
---------- Begin Simulation Statistics ----------
final_tick                               1528217021500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61716                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702512                       # Number of bytes of host memory used
host_op_rate                                    61881                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 25377.45                       # Real time elapsed on the host
host_tick_rate                               60219482                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1566184345                       # Number of instructions simulated
sim_ops                                    1570388119                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.528217                       # Number of seconds simulated
sim_ticks                                1528217021500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.129632                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              189784125                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           222935445                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12685926                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        290951384                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          28926909                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       29460396                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          533487                       # Number of indirect misses.
system.cpu0.branchPred.lookups              375478392                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2276299                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100287                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8220271                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 343025515                       # Number of branches committed
system.cpu0.commit.bw_lim_events             49662352                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309811                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      141471569                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1408182045                       # Number of instructions committed
system.cpu0.commit.committedOps            1410285639                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2499281441                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.564276                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.397762                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1858447201     74.36%     74.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    372698819     14.91%     89.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     91727248      3.67%     92.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     77940145      3.12%     96.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     32047865      1.28%     97.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8826799      0.35%     97.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4829466      0.19%     97.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3101546      0.12%     98.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     49662352      1.99%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2499281441                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            29098071                       # Number of function calls committed.
system.cpu0.commit.int_insts               1363643922                       # Number of committed integer instructions.
system.cpu0.commit.loads                    423704940                       # Number of loads committed
system.cpu0.commit.membars                    4203768                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203774      0.30%      0.30% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       798537470     56.62%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       12621998      0.89%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3672708      0.26%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      425805219     30.19%     88.27% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     165444420     11.73%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1410285639                       # Class of committed instruction
system.cpu0.commit.refs                     591249667                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1408182045                       # Number of Instructions Simulated
system.cpu0.committedOps                   1410285639                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.162832                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.162832                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            549327927                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4477396                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           186906257                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1571426499                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               866909841                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1088380776                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8235371                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             14159460                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              9539415                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  375478392                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                277474560                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1639228742                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4956630                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           83                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1600040532                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 146                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           72                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               25402072                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.123283                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         870463251                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         218711034                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.525351                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2522393330                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.635168                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.875982                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1369095000     54.28%     54.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               859847598     34.09%     88.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               182780701      7.25%     95.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                84979658      3.37%     98.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12056643      0.48%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                10340186      0.41%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1188844      0.05%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2101463      0.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3237      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2522393330                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      523268406                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8350887                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               359880496                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.503370                       # Inst execution rate
system.cpu0.iew.exec_refs                   667175772                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 191641576                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              409789657                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            474702905                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106319                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4895498                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           194892265                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1551698882                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            475534196                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          8080529                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1533093516                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1815574                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             19183481                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8235371                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             23698496                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       694070                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        33573404                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        33431                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        15404                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8450351                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     50997965                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     27347532                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         15404                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       548304                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7802583                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                676726011                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1519599319                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.845793                       # average fanout of values written-back
system.cpu0.iew.wb_producers                572369849                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.498939                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1519734264                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1890836079                       # number of integer regfile reads
system.cpu0.int_regfile_writes              981632889                       # number of integer regfile writes
system.cpu0.ipc                              0.462357                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.462357                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205649      0.27%      0.27% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            852274257     55.30%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            12624653      0.82%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3673620      0.24%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           478690161     31.06%     87.69% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          189705656     12.31%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1541174047                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    5825411                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003780                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1025178     17.60%     17.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  7044      0.12%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                1095601     18.81%     36.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     36.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     36.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     36.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     36.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     36.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     36.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     36.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     36.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     36.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     36.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     36.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     36.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     36.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     36.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     36.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     36.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     36.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     36.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     36.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     36.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     36.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     36.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     36.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     36.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     36.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     36.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     36.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     36.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     36.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     36.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     36.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     36.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     36.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     36.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     36.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     36.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     36.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     36.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     36.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     36.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     36.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     36.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2994224     51.40%     87.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               703360     12.07%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1542793754                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5610967078                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1519599268                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1693127068                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1545388468                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1541174047                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310414                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      141413203                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           400351                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           603                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     32676661                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2522393330                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.610997                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.848169                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1422283099     56.39%     56.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          763858876     30.28%     86.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          269651588     10.69%     97.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           43333625      1.72%     99.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           14972925      0.59%     99.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3144181      0.12%     99.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3982804      0.16%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             828165      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             338067      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2522393330                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.506023                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         21961962                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         9001715                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           474702905                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          194892265                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1894                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      3045661736                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12313235                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              450247115                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            911010905                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              15622421                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               876321609                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              31023437                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                41653                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1934344256                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1566661324                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1017729734                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1086774328                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              52919327                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8235371                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            100644666                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               106718796                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1934344212                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        170241                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5943                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 37458284                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5933                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  4001352156                       # The number of ROB reads
system.cpu0.rob.rob_writes                 3126679512                       # The number of ROB writes
system.cpu0.timesIdled                       27887957                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1861                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            86.496280                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               24999121                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            28901961                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2896122                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         33255222                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           2173414                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        2187780                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           14366                       # Number of indirect misses.
system.cpu1.branchPred.lookups               42155181                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       148241                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100007                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1956286                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  34312296                       # Number of branches committed
system.cpu1.commit.bw_lim_events              6335209                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300691                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       18722875                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           158002300                       # Number of instructions committed
system.cpu1.commit.committedOps             160102480                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    575721644                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.278090                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.079000                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    511597516     88.86%     88.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     32371419      5.62%     94.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     12414920      2.16%     96.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      5948977      1.03%     97.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      3068781      0.53%     98.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2385720      0.41%     98.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1024820      0.18%     98.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       574282      0.10%     98.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      6335209      1.10%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    575721644                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             3695476                       # Number of function calls committed.
system.cpu1.commit.int_insts                152795614                       # Number of committed integer instructions.
system.cpu1.commit.loads                     38886338                       # Number of loads committed
system.cpu1.commit.membars                    4200124                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200124      2.62%      2.62% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        98339096     61.42%     64.05% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         265371      0.17%     64.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          526963      0.33%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40986345     25.60%     90.14% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      15784569      9.86%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        160102480                       # Class of committed instruction
system.cpu1.commit.refs                      56770926                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  158002300                       # Number of Instructions Simulated
system.cpu1.committedOps                    160102480                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.702612                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.702612                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            438913431                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               956261                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            23519768                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             186237466                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                42092253                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 90827086                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1957671                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2370602                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5742925                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   42155181                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 33334965                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    531575675                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               784498                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     193203955                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5795014                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.072058                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          45060183                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          27172535                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.330251                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         579533366                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.337004                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.762122                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               450496030     77.73%     77.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                87056923     15.02%     92.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                26436596      4.56%     97.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10367349      1.79%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2305450      0.40%     99.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2175798      0.38%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  694773      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     209      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     238      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           579533366                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        5487899                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2031727                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                37188101                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.296353                       # Inst execution rate
system.cpu1.iew.exec_refs                    61598835                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  18531891                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              345371632                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             43824873                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100680                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1784358                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            19122248                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          178780190                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             43066944                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1632601                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            173372556                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1253070                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              9693554                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1957671                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             13682051                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       115697                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1606052                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        29566                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1803                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         3654                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4938535                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1237660                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1803                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       418080                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1613647                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 95877273                       # num instructions consuming a value
system.cpu1.iew.wb_count                    171904197                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.811989                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 77851328                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.293843                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     171983643                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               218904361                       # number of integer regfile reads
system.cpu1.int_regfile_writes              116067284                       # number of integer regfile writes
system.cpu1.ipc                              0.270080                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.270080                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200230      2.40%      2.40% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            107655341     61.52%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              265410      0.15%     64.07% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               527092      0.30%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            45838676     26.19%     90.56% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           16518396      9.44%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             175005157                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4294316                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.024538                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 738024     17.19%     17.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  5517      0.13%     17.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                 483905     11.27%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               2426121     56.50%     85.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               640745     14.92%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             175099227                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         934111275                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    171904185                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        197459422                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 172479252                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                175005157                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300938                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       18677709                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           273307                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           247                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      8203361                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    579533366                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.301976                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.787281                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          470313511     81.15%     81.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           72188547     12.46%     93.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           22654158      3.91%     97.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5739628      0.99%     98.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5675084      0.98%     99.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1084254      0.19%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1170319      0.20%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             517030      0.09%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             190835      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      579533366                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.299143                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         15149770                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2904513                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            43824873                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           19122248                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    106                       # number of misc regfile reads
system.cpu1.numCycles                       585021265                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2471398895                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              374591170                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            107555762                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              15563241                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                45999398                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               6261999                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                42750                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            232685007                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             183604107                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          124194752                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 91446629                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              43049489                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1957671                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             65519614                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                16638990                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       232684995                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         18884                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               644                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 31180960                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           644                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   748211452                       # The number of ROB reads
system.cpu1.rob.rob_writes                  361499946                       # The number of ROB writes
system.cpu1.timesIdled                         519990                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6179965                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                26258                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             6638472                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              18922860                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     16646464                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      33180055                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2905358                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       278562                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     77474925                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     14801974                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    154949331                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       15080536                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1528217021500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           12473268                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5056135                       # Transaction distribution
system.membus.trans_dist::CleanEvict         11477353                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              371                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            279                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4172467                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4172463                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      12473271                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           179                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     49825786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               49825786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1388919424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1388919424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              548                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          16646567                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                16646567    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            16646567                       # Request fanout histogram
system.membus.respLayer1.occupancy        87816566398                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         57766225189                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1528217021500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1528217021500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1528217021500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1528217021500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1528217021500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1528217021500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1528217021500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1528217021500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1528217021500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1528217021500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    879517285.714286                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   935231261.023972                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      1229000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2284912000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1522060400500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6156621000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1528217021500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    245821201                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       245821201                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    245821201                       # number of overall hits
system.cpu0.icache.overall_hits::total      245821201                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     31653358                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      31653358                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     31653358                       # number of overall misses
system.cpu0.icache.overall_misses::total     31653358                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 637317311498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 637317311498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 637317311498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 637317311498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    277474559                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    277474559                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    277474559                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    277474559                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.114077                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.114077                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.114077                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.114077                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 20134.271741                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 20134.271741                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 20134.271741                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 20134.271741                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2176                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               50                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    43.520000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29414073                       # number of writebacks
system.cpu0.icache.writebacks::total         29414073                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2239251                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2239251                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2239251                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2239251                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29414107                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29414107                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29414107                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29414107                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 582095048498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 582095048498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 582095048498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 582095048498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.106007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.106007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.106007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.106007                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 19789.655640                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 19789.655640                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 19789.655640                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 19789.655640                       # average overall mshr miss latency
system.cpu0.icache.replacements              29414073                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    245821201                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      245821201                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     31653358                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     31653358                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 637317311498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 637317311498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    277474559                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    277474559                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.114077                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.114077                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 20134.271741                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 20134.271741                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2239251                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2239251                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29414107                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29414107                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 582095048498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 582095048498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.106007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.106007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 19789.655640                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 19789.655640                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1528217021500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999961                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          275235098                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29414073                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             9.357259                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999961                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        584363223                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       584363223                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1528217021500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    515664764                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       515664764                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    515664764                       # number of overall hits
system.cpu0.dcache.overall_hits::total      515664764                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     81972616                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      81972616                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     81972616                       # number of overall misses
system.cpu0.dcache.overall_misses::total     81972616                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2709882523383                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2709882523383                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2709882523383                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2709882523383                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    597637380                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    597637380                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    597637380                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    597637380                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.137161                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.137161                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.137161                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.137161                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 33058.387735                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 33058.387735                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 33058.387735                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33058.387735                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     23560975                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       126896                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1482791                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1684                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    15.889613                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    75.353919                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     43983950                       # number of writebacks
system.cpu0.dcache.writebacks::total         43983950                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     38903754                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     38903754                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     38903754                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     38903754                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     43068862                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     43068862                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     43068862                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     43068862                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 977533553705                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 977533553705                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 977533553705                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 977533553705                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.072065                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.072065                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.072065                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.072065                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 22696.990547                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22696.990547                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 22696.990547                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22696.990547                       # average overall mshr miss latency
system.cpu0.dcache.replacements              43983950                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    382618560                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      382618560                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     49578270                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     49578270                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1474814972000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1474814972000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    432196830                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    432196830                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.114712                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.114712                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 29747.205217                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29747.205217                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     17395509                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     17395509                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     32182761                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     32182761                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 693934002000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 693934002000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.074463                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.074463                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 21562.289264                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 21562.289264                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    133046204                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     133046204                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     32394346                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     32394346                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1235067551383                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1235067551383                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    165440550                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    165440550                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.195807                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.195807                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 38126.022096                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 38126.022096                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     21508245                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     21508245                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data     10886101                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     10886101                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 283599551705                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 283599551705                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.065801                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.065801                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26051.526778                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26051.526778                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2127                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2127                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1814                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1814                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11685000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11685000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.460289                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.460289                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6441.565601                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6441.565601                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1805                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1805                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            9                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       529500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       529500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002284                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002284                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 58833.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 58833.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3719                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3719                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          169                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          169                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       932000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       932000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3888                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3888                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.043467                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.043467                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5514.792899                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5514.792899                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          169                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          169                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       763000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       763000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.043467                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.043467                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4514.792899                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4514.792899                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1184300                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1184300                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       915987                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       915987                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92770361500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92770361500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100287                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100287                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.436125                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.436125                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101279.124595                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101279.124595                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       915987                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       915987                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91854374500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91854374500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.436125                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.436125                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100279.124595                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100279.124595                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1528217021500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999528                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          560840063                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         43984562                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.750839                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999528                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999985                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1243475586                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1243475586                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1528217021500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26197681                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            37633167                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              641685                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              645207                       # number of demand (read+write) hits
system.l2.demand_hits::total                 65117740                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26197681                       # number of overall hits
system.l2.overall_hits::.cpu0.data           37633167                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             641685                       # number of overall hits
system.l2.overall_hits::.cpu1.data             645207                       # number of overall hits
system.l2.overall_hits::total                65117740                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           3216424                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           6350415                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              9417                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2779265                       # number of demand (read+write) misses
system.l2.demand_misses::total               12355521                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          3216424                       # number of overall misses
system.l2.overall_misses::.cpu0.data          6350415                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             9417                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2779265                       # number of overall misses
system.l2.overall_misses::total              12355521                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 256415801000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 581068702997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    830419500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 298717742496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1137032665993                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 256415801000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 581068702997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    830419500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 298717742496                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1137032665993                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29414105                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        43983582                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          651102                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3424472                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             77473261                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29414105                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       43983582                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         651102                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3424472                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            77473261                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.109350                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.144381                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.014463                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.811589                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.159481                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.109350                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.144381                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.014463                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.811589                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.159481                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 79720.770956                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 91500.902381                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88183.020070                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 107480.842056                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92026.282501                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 79720.770956                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 91500.902381                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88183.020070                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 107480.842056                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92026.282501                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               4339                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        99                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      43.828283                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3598476                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5056135                       # number of writebacks
system.l2.writebacks::total                   5056135                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             36                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         173447                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             29                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          71353                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              244865                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            36                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        173447                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            29                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         71353                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             244865                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      3216388                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      6176968                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         9388                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2707912                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          12110656                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      3216388                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      6176968                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         9388                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2707912                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      4631633                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         16742289                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 224249947000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 508360247999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    734840001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 266692704497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1000037739497                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 224249947000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 508360247999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    734840001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 266692704497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 360399642711                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1360437382208                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.109348                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.140438                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.014419                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.790753                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.156320                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.109348                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.140438                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.014419                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.790753                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.216104                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 69721.049513                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 82299.317076                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78274.392948                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 98486.473895                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82575.026448                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 69721.049513                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 82299.317076                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78274.392948                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 98486.473895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 77812.651113                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81257.549801                       # average overall mshr miss latency
system.l2.replacements                       31316626                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     14249088                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         14249088                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     14249088                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     14249088                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     62371955                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         62371955                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     62371955                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     62371955                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      4631633                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4631633                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 360399642711                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 360399642711                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 77812.651113                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 77812.651113                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            74                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 92                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       454500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       122000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       576500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           80                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           18                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               98                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.925000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.938776                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6141.891892                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  6777.777778                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6266.304348                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           74                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            92                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1494500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       371500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1866000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.925000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.938776                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20195.945946                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20638.888889                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20282.608696                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       178000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        83000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       261000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19777.777778                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20076.923077                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          9119979                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           241704                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               9361683                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2686908                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1651521                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4338429                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 256433348497                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 180355543999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  436788892496                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     11806887                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1893225                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          13700112                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.227571                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.872332                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.316671                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 95438.082918                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 109205.722482                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100679.045916                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       125991                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        42721                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           168712                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2560917                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1608800                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4169717                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 221900663999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 160508657999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 382409321998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.216900                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.849767                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.304356                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 86648.908965                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 99769.180755                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91711.097419                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26197681                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        641685                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26839366                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      3216424                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         9417                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          3225841                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 256415801000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    830419500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 257246220500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29414105                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       651102                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       30065207                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.109350                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.014463                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.107295                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 79720.770956                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88183.020070                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79745.474281                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           36                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           29                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            65                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      3216388                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         9388                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      3225776                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 224249947000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    734840001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 224984787001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.109348                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.014419                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.107293                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 69721.049513                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78274.392948                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69745.942372                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     28513188                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       403503                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          28916691                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3663507                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1127744                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4791251                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 324635354500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 118362198497                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 442997552997                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     32176695                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1531247                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      33707942                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.113856                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.736487                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.142140                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 88613.275340                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 104954.846576                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92459.683911                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        47456                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        28632                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        76088                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      3616051                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1099112                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4715163                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 286459584000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 106184046498                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 392643630498                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.112381                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.717789                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.139883                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 79218.900397                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 96608.941125                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83272.546569                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           36                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           33                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                69                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          144                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          110                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             254                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2801000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1835500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      4636500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          180                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          143                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           323                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.800000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.769231                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.786378                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 19451.388889                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 16686.363636                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 18253.937008                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           43                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           32                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           75                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          101                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           78                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          179                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1947500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1535000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3482500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.561111                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.545455                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.554180                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19282.178218                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19679.487179                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19455.307263                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1528217021500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1528217021500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999933                       # Cycle average of tags in use
system.l2.tags.total_refs                   158384514                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  31316770                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.057498                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.255770                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.804736                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.892274                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.097695                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.727601                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    19.221857                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.472746                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.028199                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.170192                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001526                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.026994                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.300342                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            50                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.781250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.218750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1264074738                       # Number of tag accesses
system.l2.tags.data_accesses               1264074738                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1528217021500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     205848704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     395440256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        600832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     173369536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    290067584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1065326912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    205848704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       600832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     206449536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    323592640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       323592640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        3216386                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        6178754                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           9388                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2708899                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4532306                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            16645733                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5056135                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5056135                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        134698607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        258759228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           393159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        113445626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    189807848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             697104467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    134698607                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       393159                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        135091766                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      211745214                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            211745214                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      211745214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       134698607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       258759228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          393159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       113445626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    189807848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            908849681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4653620.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   3216386.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   5729407.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      9388.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2684113.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4479722.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005467699750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       284442                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       284442                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            33647060                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4382020                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    16645734                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5056135                       # Number of write requests accepted
system.mem_ctrls.readBursts                  16645734                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5056135                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 526718                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                402515                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            599095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            599279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            600725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            644709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2157985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2250403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1027520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            625830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            633756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            620160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           625943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           862625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           956965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1507496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           598321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1808204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            276255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            278082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            276252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            276509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            279360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            279002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            281269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            283449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            292378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            288803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           288406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           328728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           394461                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           275560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           277999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           277079                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.76                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.22                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 420059295127                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                80595080000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            722290845127                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     26059.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44809.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 10894516                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2535154                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                54.48                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              16645734                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5056135                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8016267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2892791                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1531235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1280968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  988803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  482305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  276579                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  203616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  144815                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   98141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  66428                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  50960                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  33858                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  22299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  13738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   8702                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   4629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   2626                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  34955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  39189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 117138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 218690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 260309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 280245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 287692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 291041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 293269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 296383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 302230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 312579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 302434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 304125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 299981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 290305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 286868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 287136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  17421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  11584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   8651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   6836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   6244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   6049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   6145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   6237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   5583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   5157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7342931                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    181.050981                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   111.653544                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.386233                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4631414     63.07%     63.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1152639     15.70%     78.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       540103      7.36%     86.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       349985      4.77%     90.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       149802      2.04%     92.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        84798      1.15%     94.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        60521      0.82%     94.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        45740      0.62%     95.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       327929      4.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7342931                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       284442                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      56.668825                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     33.001411                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    426.302034                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       284437    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-40959            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::204800-212991            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        284442                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       284442                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.360425                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.336659                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.923776                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           241158     84.78%     84.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4487      1.58%     86.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            24725      8.69%     95.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             9582      3.37%     98.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3117      1.10%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              989      0.35%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              296      0.10%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               62      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               20      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        284442                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1031617024                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                33709952                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               297829888                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1065326976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            323592640                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       675.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       194.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    697.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    211.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1528217009500                       # Total gap between requests
system.mem_ctrls.avgGap                      70418.68                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    205848704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    366682048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       600832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    171783232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    286702208                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    297829888                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 134698607.006714344025                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 239941083.524961918592                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 393158.819426223752                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 112407615.923155069351                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 187605689.484201312065                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 194887168.386378318071                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      3216386                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      6178754                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         9388                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2708899                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4532307                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5056135                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  92152438209                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 257641254155                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    339876040                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 154553164125                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 217604112598                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 37148961209211                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     28650.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     41697.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36203.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     57053.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     48011.78                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7347304.06                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          24297013020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          12914145915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         54360175800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        12650221080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     120636007440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     666480966210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      25588207200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       916926736665                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        599.997725                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  60282330736                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  51030460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1416904230764                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          28131564300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          14952277230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         60729598440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        11641529160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     120636007440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     672335394600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      20658162240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       929084533410                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        607.953269                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  47094269167                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  51030460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1430092292333                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                159                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           80                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean     15441759775                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   73531031691.588303                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           76     95.00%     95.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.25%     96.25% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.25%     97.50% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.25%     98.75% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5.5e+11-6e+11            1      1.25%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        31000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 579688530000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             80                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   292876239500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1235340782000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1528217021500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     32671423                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        32671423                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     32671423                       # number of overall hits
system.cpu1.icache.overall_hits::total       32671423                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       663542                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        663542                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       663542                       # number of overall misses
system.cpu1.icache.overall_misses::total       663542                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  10021297500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  10021297500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  10021297500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  10021297500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     33334965                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     33334965                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     33334965                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     33334965                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.019905                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.019905                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.019905                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.019905                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 15102.732758                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 15102.732758                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 15102.732758                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 15102.732758                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          170                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           85                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       651070                       # number of writebacks
system.cpu1.icache.writebacks::total           651070                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        12440                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        12440                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        12440                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        12440                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       651102                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       651102                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       651102                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       651102                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   9241389000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   9241389000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   9241389000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   9241389000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.019532                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.019532                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.019532                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.019532                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 14193.458168                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14193.458168                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 14193.458168                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14193.458168                       # average overall mshr miss latency
system.cpu1.icache.replacements                651070                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     32671423                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       32671423                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       663542                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       663542                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  10021297500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  10021297500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     33334965                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     33334965                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.019905                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.019905                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 15102.732758                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 15102.732758                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        12440                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        12440                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       651102                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       651102                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   9241389000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   9241389000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.019532                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.019532                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 14193.458168                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14193.458168                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1528217021500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.980901                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           32624695                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           651070                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            50.109351                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        365816500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.980901                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999403                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999403                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         67321032                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        67321032                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1528217021500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     43272249                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        43272249                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     43272249                       # number of overall hits
system.cpu1.dcache.overall_hits::total       43272249                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     13527747                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      13527747                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     13527747                       # number of overall misses
system.cpu1.dcache.overall_misses::total     13527747                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1287894520011                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1287894520011                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1287894520011                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1287894520011                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     56799996                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     56799996                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     56799996                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     56799996                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.238165                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.238165                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.238165                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.238165                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 95203.918288                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 95203.918288                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 95203.918288                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 95203.918288                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      7922967                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       125461                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           132697                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1442                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    59.707205                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    87.004854                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3424423                       # number of writebacks
system.cpu1.dcache.writebacks::total          3424423                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     10879934                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     10879934                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     10879934                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     10879934                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2647813                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2647813                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2647813                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2647813                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 236798014063                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 236798014063                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 236798014063                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 236798014063                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.046616                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.046616                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.046616                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.046616                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 89431.547493                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 89431.547493                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 89431.547493                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 89431.547493                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3424423                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33772185                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33772185                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      7243684                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      7243684                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 561386813000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 561386813000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     41015869                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     41015869                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.176607                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.176607                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 77500.179881                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 77500.179881                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      5712109                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      5712109                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1531575                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1531575                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 125865766000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 125865766000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.037341                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.037341                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 82180.608850                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 82180.608850                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      9500064                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       9500064                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      6284063                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      6284063                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 726507707011                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 726507707011                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     15784127                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     15784127                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.398125                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.398125                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 115611.143143                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 115611.143143                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      5167825                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      5167825                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1116238                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1116238                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 110932248063                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 110932248063                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.070719                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.070719                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 99380.461929                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 99380.461929                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          344                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          344                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          144                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          144                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6395500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6395500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          488                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          488                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.295082                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.295082                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 44413.194444                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 44413.194444                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          143                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          143                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            1                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data         3000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         3000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.002049                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002049                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          342                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          342                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          111                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          111                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       559000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       559000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          453                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          453                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.245033                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.245033                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5036.036036                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5036.036036                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          111                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          111                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       449000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       449000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.245033                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.245033                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4045.045045                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4045.045045                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1322380                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1322380                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       777627                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       777627                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  76891115500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  76891115500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100007                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100007                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.370297                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.370297                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 98879.174077                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 98879.174077                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       777627                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       777627                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  76113488500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  76113488500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.370297                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.370297                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 97879.174077                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 97879.174077                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1528217021500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.360684                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           48019460                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3425298                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.019061                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        365828000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.360684                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.948771                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.948771                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        121227217                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       121227217                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1528217021500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          63773942                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     19305223                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     63224428                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        26260491                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          7858078                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              73                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             376                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           279                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            655                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         13700865                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        13700864                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      30065209                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     33708735                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          323                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          323                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     88242283                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    131952865                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1953274                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     10274647                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             232423069                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3765003264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5629924416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     83339008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    438331520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9916598208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        39176870                       # Total snoops (count)
system.tol2bus.snoopTraffic                 323696448                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        116650499                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.156585                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.369922                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               98663303     84.58%     84.58% # Request fanout histogram
system.tol2bus.snoop_fanout::1               17708634     15.18%     99.76% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 278562      0.24%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          116650499                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       154948194985                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       65982101482                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44634946358                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5141759231                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         977970359                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           109585                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1757454913000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1166259                       # Simulator instruction rate (inst/s)
host_mem_usage                                 708672                       # Number of bytes of host memory used
host_op_rate                                  1169533                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1397.77                       # Real time elapsed on the host
host_tick_rate                              164002789                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1630159087                       # Number of instructions simulated
sim_ops                                    1634736513                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.229238                       # Number of seconds simulated
sim_ticks                                229237891500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            80.493364                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                5048902                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             6272445                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           783528                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted          7662559                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            400414                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         457150                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           56736                       # Number of indirect misses.
system.cpu0.branchPred.lookups                9517252                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        28674                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        106565                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           555625                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   6309637                       # Number of branches committed
system.cpu0.commit.bw_lim_events               627801                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         712280                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        8146653                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            27237552                       # Number of instructions committed
system.cpu0.commit.committedOps              27498196                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    113423133                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.242439                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.894401                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     99392022     87.63%     87.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      9003530      7.94%     95.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1738147      1.53%     97.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1686237      1.49%     98.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       406086      0.36%     98.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       217098      0.19%     99.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       238065      0.21%     99.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       114147      0.10%     99.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       627801      0.55%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    113423133                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2361                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              827164                       # Number of function calls committed.
system.cpu0.commit.int_insts                 26660372                       # Number of committed integer instructions.
system.cpu0.commit.loads                      5487100                       # Number of loads committed
system.cpu0.commit.membars                     425397                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       425910      1.55%      1.55% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        16630111     60.48%     62.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         182035      0.66%     62.69% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           76126      0.28%     62.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     62.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           342      0.00%     62.97% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1027      0.00%     62.97% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     62.97% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     62.97% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           171      0.00%     62.97% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          205      0.00%     62.97% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     62.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     62.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     62.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     62.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     62.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     62.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     62.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     62.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     62.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     62.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     62.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     62.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     62.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     62.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     62.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     62.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     62.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     62.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     62.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     62.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     62.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     62.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     62.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     62.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     62.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     62.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     62.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     62.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     62.97% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     62.97% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5593269     20.34%     83.31% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       4588384     16.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          396      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          204      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         27498196                       # Class of committed instruction
system.cpu0.commit.refs                      10182253                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   27237552                       # Number of Instructions Simulated
system.cpu0.committedOps                     27498196                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              8.230402                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        8.230402                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             62534299                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               229015                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             4529291                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              37827440                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                31014498                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 20272043                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                576008                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               505047                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               516448                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                    9517252                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  4486448                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     76889417                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               275706                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          837                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      43134011                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 314                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          436                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1607930                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.042454                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          37218327                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           5449316                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.192411                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         114913296                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.380912                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.865845                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                86372689     75.16%     75.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                21060057     18.33%     93.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 3345665      2.91%     96.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 1980894      1.72%     98.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1488276      1.30%     99.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  326671      0.28%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   94080      0.08%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   32819      0.03%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  212145      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           114913296                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2034                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1479                       # number of floating regfile writes
system.cpu0.idleCycles                      109262708                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              606217                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 7064091                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.147454                       # Inst execution rate
system.cpu0.iew.exec_refs                    12937877                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   4959193                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                2003135                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              8256643                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            398861                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           183647                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             5195147                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           35565571                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              7978684                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           388856                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             33055647                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 14247                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              7134582                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                576008                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              7136749                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       185677                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           84885                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         1536                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          675                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           98                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2769543                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       500000                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           675                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       235347                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        370870                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 18294108                       # num instructions consuming a value
system.cpu0.iew.wb_count                     31899280                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.745799                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 13643729                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.142296                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      31972138                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                43041229                       # number of integer regfile reads
system.cpu0.int_regfile_writes               20372020                       # number of integer regfile writes
system.cpu0.ipc                              0.121501                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.121501                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           445873      1.33%      1.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             19524360     58.38%     59.71% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              254101      0.76%     60.47% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                76207      0.23%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 18      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                342      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1027      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              4      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                171      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               205      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     60.70% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             8252981     24.68%     85.38% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4888583     14.62%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            415      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           214      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              33444501                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2427                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4825                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2373                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2421                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     171008                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005113                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  21982     12.85%     12.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    86      0.05%     12.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     44      0.03%     12.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     12.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     12.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     12.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     12.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     12.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     12.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     12.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     12.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     12.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     12.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     12.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     12.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     12.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     12.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     12.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     12.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     12.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     12.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     12.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     12.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     12.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     12.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     12.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     12.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     12.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     12.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     12.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     12.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     12.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     12.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     12.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     12.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     12.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     12.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     12.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     12.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     12.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     12.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     12.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     12.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                113027     66.09%     79.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                35838     20.96%     99.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               31      0.02%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              33167209                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         182032691                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     31896907                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         43631174                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  34563138                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 33444501                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1002433                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        8067414                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            64208                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        290153                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      4328881                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    114913296                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.291041                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.715283                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           92644828     80.62%     80.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           15295952     13.31%     93.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            4160286      3.62%     97.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1918703      1.67%     99.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             593521      0.52%     99.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             161864      0.14%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6              93724      0.08%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              29224      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              15194      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      114913296                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.149189                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           629983                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          154721                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             8256643                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            5195147                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  22516                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1761                       # number of misc regfile writes
system.cpu0.numCycles                       224176004                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   234299863                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles                9278067                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             16796773                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                158184                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                31815007                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5182725                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                10910                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             47240901                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              36329084                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           23578964                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 19932965                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               7519299                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                576008                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             12974616                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 6782224                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2042                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        47238859                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      40336633                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            285001                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2666489                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        290220                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   148266423                       # The number of ROB reads
system.cpu0.rob.rob_writes                   72785962                       # The number of ROB writes
system.cpu0.timesIdled                        1250273                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                19881                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            73.095041                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                5236077                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             7163382                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           626636                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7329035                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            843914                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         954791                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          110877                       # Number of indirect misses.
system.cpu1.branchPred.lookups                9520434                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       117357                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         72748                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           444492                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   8439634                       # Number of branches committed
system.cpu1.commit.bw_lim_events               669304                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         399630                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        1886802                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            36737190                       # Number of instructions committed
system.cpu1.commit.committedOps              36850198                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     91634208                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.402145                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.068729                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     72148452     78.74%     78.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     12051329     13.15%     91.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3295355      3.60%     95.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2067659      2.26%     97.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       770700      0.84%     98.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       304771      0.33%     98.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       242371      0.26%     99.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        84267      0.09%     99.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       669304      0.73%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     91634208                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                     80128                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1492165                       # Number of function calls committed.
system.cpu1.commit.int_insts                 36296357                       # Number of committed integer instructions.
system.cpu1.commit.loads                      6418000                       # Number of loads committed
system.cpu1.commit.membars                     181624                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       200104      0.54%      0.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        23878238     64.80%     65.34% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         209920      0.57%     65.91% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv           67730      0.18%     66.09% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.09% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         12320      0.03%     66.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         36960      0.10%     66.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          6160      0.02%     66.25% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc         6160      0.02%     66.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.26% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        6478396     17.58%     83.84% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5935682     16.11%     99.95% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        12352      0.03%     99.98% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         6176      0.02%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         36850198                       # Class of committed instruction
system.cpu1.commit.refs                      12432606                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   36737190                       # Number of Instructions Simulated
system.cpu1.committedOps                     36850198                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              8.566127                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        8.566127                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             14977879                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               183895                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             5110220                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39835183                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                52488635                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 24083059                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                488709                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               230991                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               193340                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    9520434                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5490807                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     36686894                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               317670                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles         7504                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      41340252                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                 669                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           65                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                1341726                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.030253                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          54865627                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           6079991                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.131366                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          92231622                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.450370                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.909801                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                64235641     69.65%     69.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                21073507     22.85%     92.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3662508      3.97%     96.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1553812      1.68%     98.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  965980      1.05%     99.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  299121      0.32%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  162757      0.18%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   84034      0.09%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  194262      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            92231622                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                    67782                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   49312                       # number of floating regfile writes
system.cpu1.idleCycles                      222463819                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              461331                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 8681066                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.121960                       # Inst execution rate
system.cpu1.iew.exec_refs                    13194140                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6089205                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                 214216                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              6960009                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            243512                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           250238                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6169257                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           38734737                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              7104935                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           319599                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             38380234                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                   943                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1366579                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                488709                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1368325                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        76164                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          320889                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         1625                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          492                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads           27                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       542009                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       154651                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           492                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       194509                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        266822                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 15848565                       # num instructions consuming a value
system.cpu1.iew.wb_count                     37855430                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.778858                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 12343782                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.120292                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      37914611                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                50240716                       # number of integer regfile reads
system.cpu1.int_regfile_writes               23905780                       # number of integer regfile writes
system.cpu1.ipc                              0.116739                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.116739                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           243914      0.63%      0.63% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             24801776     64.09%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              211954      0.55%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                67873      0.18%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              12320      0.03%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              36960      0.10%     65.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               6160      0.02%     65.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc              6160      0.02%     65.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.60% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             7258564     18.76%     84.36% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            6035615     15.60%     99.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          12355      0.03%     99.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          6182      0.02%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              38699833                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                  80137                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             160274                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses        80128                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes             80146                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     253901                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.006561                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   8836      3.48%      3.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                   127      0.05%      3.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                   3323      1.31%      4.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      4.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      4.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      4.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      4.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      4.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      4.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%      4.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      4.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      4.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      4.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      4.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      4.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      4.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      4.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      4.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      4.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      4.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      4.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%      4.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      4.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      4.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      4.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      4.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      4.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      4.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      4.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      4.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      4.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%      4.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%      4.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%      4.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%      4.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%      4.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%      4.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%      4.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%      4.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%      4.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%      4.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%      4.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%      4.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                166083     65.41%     70.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                75532     29.75%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              38629683                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         169753549                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     37775302                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         40539614                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  38301993                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 38699833                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             432744                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        1884539                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            28634                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         33114                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined       766055                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     92231622                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.419594                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.826899                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           66106463     71.67%     71.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           18516658     20.08%     91.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4466327      4.84%     96.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1966004      2.13%     98.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             742340      0.80%     99.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             282921      0.31%     99.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              99506      0.11%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              39716      0.04%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              11687      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       92231622                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.122976                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           187933                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           73732                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             6960009                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6169257                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 136190                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 61600                       # number of misc regfile writes
system.cpu1.numCycles                       314695441                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   143690545                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles                1613257                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             23125098                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                 18721                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                53023167                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                550416                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                  546                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             51038395                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              39310518                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           24822378                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 23736869                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               7509312                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                488709                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              8181326                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 1697280                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups            67782                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        50970613                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       5188294                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            148640                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                   966423                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        148649                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   129292222                       # The number of ROB reads
system.cpu1.rob.rob_writes                   78071630                       # The number of ROB writes
system.cpu1.timesIdled                        2281460                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued           766244                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                32907                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified              854955                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1454337                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4865640                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9173709                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       739302                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       400663                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5867881                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3964832                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11760008                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4365495                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 229237891500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4293546                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1063359                       # Transaction distribution
system.membus.trans_dist::WritebackClean            3                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3256762                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            97208                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          46533                       # Transaction distribution
system.membus.trans_dist::ReadExReq            414646                       # Transaction distribution
system.membus.trans_dist::ReadExResp           412267                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4293543                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1654                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     13879521                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13879521                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    369227200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               369227200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           118177                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4853584                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4853584    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4853584                       # Request fanout histogram
system.membus.respLayer1.occupancy        25015985459                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         14583033779                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   229237891500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 229237891500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 229237891500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 229237891500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 229237891500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   229237891500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 229237891500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 229237891500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 229237891500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 229237891500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13058                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6529                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    17943512.942258                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   4157749.181723                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6529    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     96375000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6529                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   112084695500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 117153196000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 229237891500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      3202470                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3202470                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      3202470                       # number of overall hits
system.cpu0.icache.overall_hits::total        3202470                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1283974                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1283974                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1283974                       # number of overall misses
system.cpu0.icache.overall_misses::total      1283974                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  84390380492                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  84390380492                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  84390380492                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  84390380492                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4486444                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4486444                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4486444                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4486444                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.286190                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.286190                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.286190                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.286190                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 65725.926298                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 65725.926298                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 65725.926298                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 65725.926298                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        18200                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              416                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    43.750000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1191460                       # number of writebacks
system.cpu0.icache.writebacks::total          1191460                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        92430                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        92430                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        92430                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        92430                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1191544                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1191544                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1191544                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1191544                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  77895216492                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  77895216492                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  77895216492                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  77895216492                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.265588                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.265588                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.265588                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.265588                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 65373.344578                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 65373.344578                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 65373.344578                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 65373.344578                       # average overall mshr miss latency
system.cpu0.icache.replacements               1191460                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      3202470                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3202470                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1283974                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1283974                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  84390380492                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  84390380492                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4486444                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4486444                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.286190                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.286190                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 65725.926298                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 65725.926298                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        92430                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        92430                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1191544                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1191544                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  77895216492                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  77895216492                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.265588                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.265588                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 65373.344578                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 65373.344578                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 229237891500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999041                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4394223                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1191577                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             3.687737                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999041                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999970                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999970                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         10164433                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        10164433                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 229237891500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      7475183                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         7475183                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      7475183                       # number of overall hits
system.cpu0.dcache.overall_hits::total        7475183                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      4044455                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4044455                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      4044455                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4044455                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 295398017197                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 295398017197                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 295398017197                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 295398017197                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     11519638                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     11519638                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     11519638                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     11519638                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.351092                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.351092                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.351092                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.351092                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 73037.780664                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 73037.780664                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 73037.780664                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 73037.780664                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     17750000                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         1184                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           255440                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             12                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    69.487942                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    98.666667                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1381254                       # number of writebacks
system.cpu0.dcache.writebacks::total          1381254                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2548692                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2548692                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2548692                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2548692                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1495763                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1495763                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1495763                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1495763                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 110608597454                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 110608597454                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 110608597454                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 110608597454                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.129845                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.129845                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.129845                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.129845                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 73947.943260                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 73947.943260                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 73947.943260                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 73947.943260                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1381254                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      5167805                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        5167805                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      1923168                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1923168                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 141334810500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 141334810500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      7090973                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      7090973                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.271214                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.271214                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 73490.620944                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 73490.620944                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data       863255                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       863255                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1059913                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1059913                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  78641916000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  78641916000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.149474                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.149474                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 74196.576511                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 74196.576511                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2307378                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2307378                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2121287                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2121287                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 154063206697                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 154063206697                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      4428665                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4428665                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.478990                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.478990                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 72627.233702                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 72627.233702                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1685437                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1685437                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       435850                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       435850                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  31966681454                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  31966681454                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.098416                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.098416                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 73343.309519                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 73343.309519                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       156606                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       156606                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        20019                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        20019                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    894197500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    894197500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       176625                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       176625                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.113342                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.113342                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 44667.440931                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 44667.440931                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        16969                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        16969                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         3050                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         3050                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     28872500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     28872500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.017268                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.017268                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  9466.393443                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9466.393443                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       140128                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       140128                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        19566                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        19566                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    123167000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    123167000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       159694                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       159694                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.122522                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.122522                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6294.950424                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6294.950424                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        19488                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        19488                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    103688000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    103688000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.122033                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.122033                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5320.607553                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5320.607553                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       263000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       263000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       254000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       254000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        75173                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          75173                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        31392                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        31392                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    520047996                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    520047996                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       106565                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       106565                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.294581                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.294581                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 16566.258792                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 16566.258792                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        31391                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        31391                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    488638496                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    488638496                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.294571                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.294571                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 15566.197190                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 15566.197190                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 229237891500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.590384                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9416203                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1471379                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.399577                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.590384                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.987200                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.987200                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         25396391                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        25396391                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 229237891500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              330638                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              286810                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              432513                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              234611                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1284572                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             330638                       # number of overall hits
system.l2.overall_hits::.cpu0.data             286810                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             432513                       # number of overall hits
system.l2.overall_hits::.cpu1.data             234611                       # number of overall hits
system.l2.overall_hits::total                 1284572                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            860870                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1086028                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           1733930                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            719767                       # number of demand (read+write) misses
system.l2.demand_misses::total                4400595                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           860870                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1086028                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          1733930                       # number of overall misses
system.l2.overall_misses::.cpu1.data           719767                       # number of overall misses
system.l2.overall_misses::total               4400595                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  72225429500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 104543566994                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 138919450000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  64962524991                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     380650971485                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  72225429500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 104543566994                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 138919450000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  64962524991                       # number of overall miss cycles
system.l2.overall_miss_latency::total    380650971485                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1191508                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1372838                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         2166443                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          954378                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5685167                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1191508                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1372838                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        2166443                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         954378                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5685167                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.722505                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.791082                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.800358                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.754174                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.774049                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.722505                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.791082                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.800358                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.754174                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.774049                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83898.183814                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96262.312753                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80118.257369                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 90254.936655                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86499.887285                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83898.183814                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96262.312753                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80118.257369                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 90254.936655                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86499.887285                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                182                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         9                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      20.222222                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    332088                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1063355                       # number of writebacks
system.l2.writebacks::total                   1063355                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           2708                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          85385                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            733                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          88275                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              177101                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          2708                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         85385                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           733                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         88275                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             177101                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       858162                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1000643                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      1733197                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       631492                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4223494                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       858162                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1000643                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      1733197                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       631492                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       486168                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4709662                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  63484443050                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  86785254043                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 121545377556                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  50709859501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 322524934150                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  63484443050                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  86785254043                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 121545377556                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  50709859501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  58005308376                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 380530242526                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.720232                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.728886                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.800020                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.661679                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.742897                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.720232                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.728886                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.800020                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.661679                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.828412                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73977.224638                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 86729.486983                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70127.849030                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 80301.665739                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76364.482618                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73977.224638                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 86729.486983                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70127.849030                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 80301.665739                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 119311.242978                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80797.781778                       # average overall mshr miss latency
system.l2.replacements                        8649543                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1249100                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1249100                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            4                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              4                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      1249104                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1249104                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000003                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000003                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            4                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            4                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000003                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000003                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      3942347                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3942347                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            3                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              3                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      3942350                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3942350                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            3                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            3                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       486168                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         486168                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  58005308376                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  58005308376                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 119311.242978                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 119311.242978                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            1463                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             379                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1842                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         15736                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          4401                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              20137                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     40714000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     24256500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     64970500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        17199                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         4780                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            21979                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.914937                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.920711                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.916193                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2587.315709                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  5511.588275                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3226.423996                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            9                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               9                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        15727                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         4401                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         20128                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    319093997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     87316500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    406410497                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.914414                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.920711                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.915783                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20289.565524                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19840.149966                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20191.300527                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           120                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           412                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                532                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         1522                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         5894                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             7416                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1113500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     11455000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     12568500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1642                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         6306                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           7948                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.926918                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.934665                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.933065                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data   731.603154                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1943.501866                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1694.781553                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           11                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            13                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         1511                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         5892                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         7403                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     30814986                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data    119263488                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    150078474                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.920219                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.934348                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.931429                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20393.769689                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20241.596741                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20272.656220                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           100173                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           125925                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                226098                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         294320                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         281574                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              575894                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  29905272495                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  27645109491                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   57550381986                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       394493                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       407499                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            801992                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.746072                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.690981                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.718079                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101608.020165                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 98180.618562                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99932.247924                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        82742                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        82957                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           165699                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       211578                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       198617                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         410195                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  20176266997                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  18016752992                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  38193019989                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.536329                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.487405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.511470                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 95360.892895                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90711.031745                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93109.423540                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        330638                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        432513                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             763151                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       860870                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      1733930                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          2594800                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  72225429500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 138919450000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 211144879500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1191508                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      2166443                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3357951                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.722505                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.800358                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.772733                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83898.183814                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80118.257369                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81372.313666                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         2708                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          733                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          3441                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       858162                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      1733197                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      2591359                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  63484443050                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 121545377556                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 185029820606                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.720232                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.800020                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.771708                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73977.224638                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70127.849030                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71402.619477                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       186637                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       108686                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            295323                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       791708                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       438193                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1229901                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  74638294499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  37317415500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 111955709999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       978345                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       546879                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1525224                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.809232                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.801261                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.806374                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 94275.028797                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 85162.053022                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91028.229101                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         2643                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         5318                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         7961                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       789065                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       432875                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1221940                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  66608987046                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  32693106509                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  99302093555                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.806530                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.791537                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.801154                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 84415.082466                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 75525.513160                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81265.932497                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1153                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           50                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1203                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1566                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           89                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1655                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu1.data        25500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total        25500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         2719                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          139                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2858                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.575947                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.640288                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.579076                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data   286.516854                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total    15.407855                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu1.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1566                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           88                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1654                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     30040499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1688000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     31728499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.575947                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.633094                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.578726                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19182.949553                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19181.818182                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19182.889359                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 229237891500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 229237891500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.997201                       # Cycle average of tags in use
system.l2.tags.total_refs                    11188524                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8650811                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.293350                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      39.216728                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        7.140717                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        3.607554                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        9.036474                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.663956                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     2.331771                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.612761                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.111574                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.056368                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.141195                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.041624                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.036434                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999956                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.093750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  95926115                       # Number of tag accesses
system.l2.tags.data_accesses                 95926115                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 229237891500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      54922496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      64096576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     110924608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      40496256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     30731968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          301171904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     54922496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    110924608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     165847104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     68054976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        68054976                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         858164                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1001509                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        1733197                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         632754                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       480187                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4705811                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1063359                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1063359                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        239587337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        279607248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        483884262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        176656031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    134061467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1313796345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    239587337                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    483884262                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        723471599                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      296874899                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            296874899                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      296874899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       239587337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       279607248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       483884262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       176656031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    134061467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1610671245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1004735.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    858156.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    900088.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   1733194.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    531415.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    477908.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000358498750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        61982                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        61982                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8920391                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             948243                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4705810                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1063362                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4705810                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1063362                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 205049                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 58627                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             76525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             70428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            487236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            211641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            322594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            982535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            217852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            417151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            132782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            282571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           157847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           394805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           223846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           243992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           158388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           120568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             46454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             39589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             55123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             48831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             80533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             82158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             47558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             42276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             45994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             61681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            53826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           148695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           122326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            39884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            45324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            44485                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.85                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 107841088088                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                22503805000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            192230356838                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     23960.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42710.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3046717                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  798820                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.51                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4705810                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1063362                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2496290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  987245                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  370591                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  162797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   90726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   61572                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   52891                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   47101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   41219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   36777                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  32651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  30008                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  25630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  22802                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  19418                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  14384                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   5663                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   2988                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  28222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  34046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  35927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  36869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  38130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  40340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  44526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  52470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  64477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  77750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  73414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  73945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  74338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  73594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  72995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  72408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  18399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  15399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  12653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  10590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1659955                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    212.265494                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   131.644145                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   257.462248                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       832887     50.18%     50.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       420401     25.33%     75.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       129236      7.79%     83.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        76506      4.61%     87.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        47399      2.86%     90.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        32516      1.96%     92.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        13136      0.79%     93.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9919      0.60%     94.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        97955      5.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1659955                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        61982                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      72.613533                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     44.703628                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     73.056201                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          27721     44.72%     44.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          9584     15.46%     60.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          7765     12.53%     72.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127         4929      7.95%     80.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159         2958      4.77%     85.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191         2848      4.59%     90.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223         2729      4.40%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255         1704      2.75%     97.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287          909      1.47%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319          434      0.70%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351          248      0.40%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383          105      0.17%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415           37      0.06%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            6      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         61982                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        61982                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.210142                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.197363                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.671883                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            55772     89.98%     89.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1039      1.68%     91.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3845      6.20%     97.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1059      1.71%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              229      0.37%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               29      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         61982                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              288048704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                13123136                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                64303168                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               301171840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             68055168                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1256.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       280.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1313.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    296.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  229237827000                       # Total gap between requests
system.mem_ctrls.avgGap                      39734.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     54921984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     57605632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    110924416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     34010560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     30586112                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     64303168                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 239585103.669477760792                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 251291929.196617990732                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 483883424.656259298325                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 148363605.063083559275                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 133425202.089681580663                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 280508460.356345593929                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       858164                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1001509                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      1733197                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       632754                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       480186                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1063362                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  27967886444                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  46175750899                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst  50026841659                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  25464124060                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  42595753776                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5694507710185                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32590.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46106.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     28863.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     40243.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     88706.78                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5355192.03                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5138693700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2731284270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         12243664860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2934762300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     18095616240.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     101479521930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2570910720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       145194454020                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        633.378946                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5828618527                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7654660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 215754612973                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6713427840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3568244955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         19891768680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2309964840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     18095616240.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     103390544970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        961628160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       154931195685                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        675.853345                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1612670772                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7654660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 219970560728                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              24552                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        12277                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5856179.074693                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   12598536.023903                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        12277    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    742800000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          12277                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   157341581000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  71896310500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 229237891500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3238734                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3238734                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3238734                       # number of overall hits
system.cpu1.icache.overall_hits::total        3238734                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      2252072                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       2252072                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      2252072                       # number of overall misses
system.cpu1.icache.overall_misses::total      2252072                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 154791762483                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 154791762483                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 154791762483                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 154791762483                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5490806                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5490806                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5490806                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5490806                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.410153                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.410153                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.410153                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.410153                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 68733.043385                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 68733.043385                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 68733.043385                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 68733.043385                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       482924                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             4709                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   102.553408                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      2166438                       # number of writebacks
system.cpu1.icache.writebacks::total          2166438                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        85620                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        85620                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        85620                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        85620                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      2166452                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      2166452                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      2166452                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      2166452                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 147246666984                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 147246666984                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 147246666984                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 147246666984                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.394560                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.394560                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.394560                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.394560                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 67966.734081                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 67966.734081                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 67966.734081                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 67966.734081                       # average overall mshr miss latency
system.cpu1.icache.replacements               2166438                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3238734                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3238734                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      2252072                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      2252072                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 154791762483                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 154791762483                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5490806                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5490806                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.410153                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.410153                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 68733.043385                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 68733.043385                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        85620                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        85620                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      2166452                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      2166452                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 147246666984                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 147246666984                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.394560                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.394560                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 67966.734081                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 67966.734081                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 229237891500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.999901                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6103016                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          2166484                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             2.817014                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.999901                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999997                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         13148064                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        13148064                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 229237891500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8743738                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8743738                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8743738                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8743738                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3485495                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3485495                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3485495                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3485495                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 228347573403                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 228347573403                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 228347573403                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 228347573403                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     12229233                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     12229233                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     12229233                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     12229233                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.285013                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.285013                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.285013                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.285013                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 65513.671201                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 65513.671201                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 65513.671201                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 65513.671201                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      9881733                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          251                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           127977                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    77.214914                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    62.750000                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       976693                       # number of writebacks
system.cpu1.dcache.writebacks::total           976693                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2406964                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2406964                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2406964                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2406964                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1078531                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1078531                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1078531                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1078531                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  70096731930                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  70096731930                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  70096731930                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  70096731930                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.088193                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.088193                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.088193                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.088193                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 64992.783638                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 64992.783638                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 64992.783638                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 64992.783638                       # average overall mshr miss latency
system.cpu1.dcache.replacements                976693                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      5199799                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        5199799                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1170564                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1170564                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  68559286000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  68559286000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      6370363                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      6370363                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.183752                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.183752                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 58569.446865                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 58569.446865                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       535255                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       535255                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       635309                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       635309                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  39744884500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  39744884500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.099729                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.099729                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 62559.926744                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 62559.926744                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3543939                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3543939                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2314931                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2314931                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 159788287403                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 159788287403                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5858870                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5858870                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.395116                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.395116                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 69025.075651                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 69025.075651                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1871709                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1871709                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       443222                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       443222                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  30351847430                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  30351847430                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.075650                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.075650                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 68480.010988                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 68480.010988                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        76037                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        76037                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        25733                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        25733                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    640322000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    640322000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       101770                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       101770                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.252854                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.252854                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 24883.301597                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 24883.301597                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        22890                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        22890                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         2843                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         2843                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     25759000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     25759000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.027936                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.027936                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  9060.499472                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9060.499472                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        53986                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        53986                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        27825                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        27825                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    284265500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    284265500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        81811                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        81811                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.340113                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.340113                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 10216.190476                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 10216.190476                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        27825                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        27825                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    256673500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    256673500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.340113                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.340113                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  9224.564241                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  9224.564241                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      3718000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      3718000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      3485000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      3485000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data        45557                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total          45557                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        27191                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        27191                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    127152000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    127152000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        72748                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        72748                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.373770                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.373770                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  4676.253172                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  4676.253172                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            3                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            3                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        27188                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        27188                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     99850500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     99850500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.373728                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.373728                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  3672.594527                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  3672.594527                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 229237891500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.473203                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10070788                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1069078                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.420069                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.473203                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.983538                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.983538                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26040171                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26040171                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 229237891500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5059095                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2312459                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      4466730                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7586188                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           862607                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           98654                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         47071                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         145725                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          242                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          242                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           836195                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          836196                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3357995                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1701098                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2858                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2858                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      3574513                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      4325369                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      6499333                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3078687                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17477902                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    152510080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    176261504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    277304384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    123588288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              729664256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9838311                       # Total snoops (count)
system.tol2bus.snoopTraffic                  81517952                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         15556283                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.363564                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.531881                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10301248     66.22%     66.22% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4854369     31.21%     97.42% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 400666      2.58%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           15556283                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        11596057560                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2245065360                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1789246634                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1638339759                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        3250415520                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             1.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
