

C:/intelFPGA/18.1/modelsim_projects/projeto/sint/pll.v

Feb 11 07PM:53:46>: The following design file, which has identical name but a different extension 
from the specified variation file, already exists in the working directory:

pll.vhd

This may create a conflict of design files and/or lead to undesirable side
effects.

Is it OK to continue file generation?

C:/intelFPGA/18.1/modelsim_projects/projeto/sint/pll.v

Feb 11 07PM:57:13>: The following design file, which has identical name but a different extension 
from the specified variation file, already exists in the working directory:

pll.vhd

This may create a conflict of design files and/or lead to undesirable side
effects.

Is it OK to continue file generation?