
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-LI6GKLP

Implementation : impl1

# Written on Thu Oct 24 00:57:36 2024

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\Users\alberto\Lattice\FPGARX\sdc1.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                          Requested     Requested     Clock        Clock                   Clock
Level     Clock                          Frequency     Period        Type         Group                   Load 
---------------------------------------------------------------------------------------------------------------
0 -       System                         100.0 MHz     10.000        system       system_clkgroup         0    
                                                                                                               
0 -       osc_clk                        2.5 MHz       400.000       virtual      default_clkgroup        0    
                                                                                                               
0 -       top|osc_clk_inferred_clock     88.7 MHz      11.278        inferred     Inferred_clkgroup_0     2329 
===============================================================================================================


Clock Load Summary
******************

                               Clock     Source                  Clock Pin                      Non-clock Pin     Non-clock Pin
Clock                          Load      Pin                     Seq Example                    Seq Example       Comb Example 
-------------------------------------------------------------------------------------------------------------------------------
System                         0         -                       -                              -                 -            
                                                                                                                               
osc_clk                        0         -                       -                              -                 -            
                                                                                                                               
top|osc_clk_inferred_clock     2329      OSCH_inst.OSC(OSCH)     phase_inc_carrGen1[63:0].C     -                 -            
===============================================================================================================================
