# d-latch-characterization
This repository contains the characterization of a CMOS D-Latch using SPICE simulations both pre and post layout. The project demonstrates latch behavior through circuit simulation and waveform analysis. Netlists, simulation setups, spice file, LTSPICE schematic are included using TSMC 180nm.

## Positive level D latch layout

![dd](https://github.com/user-attachments/assets/6cf3694f-c301-4adb-8440-d6422be417eb)

## Waveform

![Screenshot 2025-08-21 112147](https://github.com/user-attachments/assets/0b401336-346a-4821-b2fc-7b5af71dc08c) 

## Clock to Q delay 

<img width="637" height="61" alt="image" src="https://github.com/user-attachments/assets/a5981e0b-9cdc-42c6-a5c0-4537b144cd7f" />

# D latch Schematic -

## Negative Level D latch -

**Schematic**

<img width="843" height="377" alt="image" src="https://github.com/user-attachments/assets/e6c07bfe-e9d6-4296-9583-7a70a540e51a" />

**Waveform**

![waveform Negative level d latch](https://github.com/user-attachments/assets/361d9376-1a8a-4733-a3ac-4f95b0d4cf63)

## Positive Level D latch -

<img width="879" height="385" alt="image" src="https://github.com/user-attachments/assets/bbeb19b2-a780-438a-9745-5d60fea2901a" />

![Positive D-latch waveform](https://github.com/user-attachments/assets/43ed8c1e-99f2-41c1-b12d-844347233382)

# D flip flop - 









