Analysis & Synthesis report for ethernet_board
Mon Mar 24 16:30:41 2025
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |ethernet_board|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|current_state
 10. State Machine - |ethernet_board|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|current_state
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|dual_ram:tx_ram|altsyncram:mem_rtl_0|altsyncram_qji1:auto_generated
 18. Source assignments for ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|altshift_taps:shiftRegister_rtl_0|shift_taps_vsv:auto_generated|altsyncram_pcc1:altsyncram5
 19. Source assignments for ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|altshift_taps:shiftRegister_rtl_0|shift_taps_vsv:auto_generated|cntr_h1h:cntr6
 20. Parameter Settings for User Entity Instance: ethernet:ethernet_0
 21. Parameter Settings for User Entity Instance: ethernet:ethernet_0|vector_synchronizer:syncing_physical
 22. Parameter Settings for User Entity Instance: ethernet:ethernet_0|vector_synchronizer:syncing_physical|synchronizer:\GEN_SYNC:3:sync
 23. Parameter Settings for User Entity Instance: ethernet:ethernet_0|vector_synchronizer:syncing_physical|synchronizer:\GEN_SYNC:2:sync
 24. Parameter Settings for User Entity Instance: ethernet:ethernet_0|vector_synchronizer:syncing_physical|synchronizer:\GEN_SYNC:1:sync
 25. Parameter Settings for User Entity Instance: ethernet:ethernet_0|vector_synchronizer:syncing_physical|synchronizer:\GEN_SYNC:0:sync
 26. Parameter Settings for User Entity Instance: ethernet:ethernet_0|vector_synchronizer:syncing_data
 27. Parameter Settings for User Entity Instance: ethernet:ethernet_0|vector_synchronizer:syncing_data|synchronizer:\GEN_SYNC:3:sync
 28. Parameter Settings for User Entity Instance: ethernet:ethernet_0|vector_synchronizer:syncing_data|synchronizer:\GEN_SYNC:2:sync
 29. Parameter Settings for User Entity Instance: ethernet:ethernet_0|vector_synchronizer:syncing_data|synchronizer:\GEN_SYNC:1:sync
 30. Parameter Settings for User Entity Instance: ethernet:ethernet_0|vector_synchronizer:syncing_data|synchronizer:\GEN_SYNC:0:sync
 31. Parameter Settings for User Entity Instance: ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity
 32. Parameter Settings for User Entity Instance: ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx
 33. Parameter Settings for User Entity Instance: ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|ram_strobeGenerator:eth_ram_tx_reset
 34. Parameter Settings for User Entity Instance: ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|dual_ram:tx_ram
 35. Parameter Settings for User Entity Instance: ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|address:addr_a_creator
 36. Parameter Settings for User Entity Instance: ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|address:addr_b_creator
 37. Parameter Settings for User Entity Instance: ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data
 38. Parameter Settings for User Entity Instance: ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register
 39. Parameter Settings for User Entity Instance: ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity
 40. Parameter Settings for User Entity Instance: ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_storage:ethernet_rx_storage_0
 41. Parameter Settings for User Entity Instance: ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_storage:ethernet_rx_storage_0|ram_strobeGenerator:eth_ram_rx_reset
 42. Parameter Settings for User Entity Instance: ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_storage:ethernet_rx_storage_0|dual_ram:rx_RAM
 43. Parameter Settings for User Entity Instance: ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0
 44. Parameter Settings for Inferred Entity Instance: ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|dual_ram:tx_ram|altsyncram:mem_rtl_0
 45. Parameter Settings for Inferred Entity Instance: ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|altshift_taps:shiftRegister_rtl_0
 46. altsyncram Parameter Settings by Entity Instance
 47. altshift_taps Parameter Settings by Entity Instance
 48. Port Connectivity Checks: "ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_storage:ethernet_rx_storage_0|dual_ram:rx_RAM"
 49. Port Connectivity Checks: "ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_storage:ethernet_rx_storage_0|ram_strobeGenerator:eth_ram_rx_reset"
 50. Port Connectivity Checks: "ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity"
 51. Port Connectivity Checks: "ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|dual_ram:tx_ram"
 52. Port Connectivity Checks: "ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|ram_strobeGenerator:eth_ram_tx_reset"
 53. Port Connectivity Checks: "ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity"
 54. Post-Synthesis Netlist Statistics for Top Partition
 55. Elapsed Time Per Partition
 56. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Mar 24 16:30:41 2025       ;
; Quartus Prime Version           ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                   ; ethernet_board                              ;
; Top-level Entity Name           ; ethernet_board                              ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 458                                         ;
; Total pins                      ; 26                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 4,138                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; ethernet_board     ; ethernet_board     ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                     ;
+--------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                             ; Library ;
+--------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------+
; ../rtl/ethernet_ea.vhd               ; yes             ; User VHDL File               ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_ea.vhd               ;         ;
; ../../sim/vhdl/TBSSimVals_p.vhd      ; yes             ; User VHDL File               ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/sim/vhdl/TBSSimVals_p.vhd                  ;         ;
; ../rtl/vector_synchronizer_ea.vhd    ; yes             ; User VHDL File               ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/vector_synchronizer_ea.vhd    ;         ;
; ../rtl/synchronizer_ea.vhd           ; yes             ; User VHDL File               ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/synchronizer_ea.vhd           ;         ;
; ../rtl/std_p.vhd                     ; yes             ; User VHDL File               ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/std_p.vhd                     ;         ;
; ../rtl/sr_ff_ea.vhd                  ; yes             ; User VHDL File               ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/sr_ff_ea.vhd                  ;         ;
; ../rtl/ram_strobeGenerator_ea.vhd    ; yes             ; User VHDL File               ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ram_strobeGenerator_ea.vhd    ;         ;
; ../rtl/ethernet_tx_storage_ea.vhd    ; yes             ; User VHDL File               ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_tx_storage_ea.vhd    ;         ;
; ../rtl/ethernet_tx_ea.vhd            ; yes             ; User VHDL File               ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_tx_ea.vhd            ;         ;
; ../rtl/ethernet_tx_controller_ea.vhd ; yes             ; User VHDL File               ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_tx_controller_ea.vhd ;         ;
; ../rtl/ethernet_rx_storage_ea.vhd    ; yes             ; User VHDL File               ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_rx_storage_ea.vhd    ;         ;
; ../rtl/ethernet_rx_ea.vhd            ; yes             ; User VHDL File               ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_rx_ea.vhd            ;         ;
; ../rtl/ethernet_rx_controller_ea.vhd ; yes             ; User VHDL File               ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_rx_controller_ea.vhd ;         ;
; ../rtl/ethernet_board.vhd            ; yes             ; User VHDL File               ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_board.vhd            ;         ;
; ../rtl/dual_ram_ea.vhd               ; yes             ; User VHDL File               ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/dual_ram_ea.vhd               ;         ;
; ../rtl/cyclicShift_ea.vhd            ; yes             ; User VHDL File               ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/cyclicShift_ea.vhd            ;         ;
; ../rtl/address_ea.vhd                ; yes             ; User VHDL File               ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/address_ea.vhd                ;         ;
; altsyncram.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                    ;         ;
; stratix_ram_block.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                             ;         ;
; lpm_mux.inc                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                       ;         ;
; lpm_decode.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                    ;         ;
; aglobal201.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                    ;         ;
; a_rdenreg.inc                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                     ;         ;
; altrom.inc                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                        ;         ;
; altram.inc                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                        ;         ;
; altdpram.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                      ;         ;
; db/altsyncram_qji1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/quartus/db/altsyncram_qji1.tdf    ;         ;
; altshift_taps.tdf                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf                                                 ;         ;
; lpm_counter.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc                                                   ;         ;
; lpm_compare.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc                                                   ;         ;
; lpm_constant.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.inc                                                  ;         ;
; db/shift_taps_vsv.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/quartus/db/shift_taps_vsv.tdf     ;         ;
; db/altsyncram_pcc1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/quartus/db/altsyncram_pcc1.tdf    ;         ;
; db/cntr_thf.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/quartus/db/cntr_thf.tdf           ;         ;
; db/cmpr_b9c.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/quartus/db/cmpr_b9c.tdf           ;         ;
; db/cntr_h1h.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/quartus/db/cntr_h1h.tdf           ;         ;
+--------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 256         ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 334         ;
;     -- 7 input functions                    ; 0           ;
;     -- 6 input functions                    ; 28          ;
;     -- 5 input functions                    ; 43          ;
;     -- 4 input functions                    ; 25          ;
;     -- <=3 input functions                  ; 238         ;
;                                             ;             ;
; Dedicated logic registers                   ; 458         ;
;                                             ;             ;
; I/O pins                                    ; 26          ;
; Total MLAB memory bits                      ; 0           ;
; Total block memory bits                     ; 4138        ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; clk_i~input ;
; Maximum fan-out                             ; 472         ;
; Total fan-out                               ; 2906        ;
; Average fan-out                             ; 3.39        ;
+---------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                          ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                       ; Entity Name            ; Library Name ;
+-----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |ethernet_board                                     ; 334 (0)             ; 458 (0)                   ; 4138              ; 0          ; 26   ; 0            ; |ethernet_board                                                                                                                                                                                                                           ; ethernet_board         ; work         ;
;    |ethernet:ethernet_0|                            ; 334 (0)             ; 458 (0)                   ; 4138              ; 0          ; 0    ; 0            ; |ethernet_board|ethernet:ethernet_0                                                                                                                                                                                                       ; ethernet               ; work         ;
;       |ethernet_tx:ethernet_tx_entity|              ; 334 (31)            ; 456 (10)                  ; 4138              ; 0          ; 0    ; 0            ; |ethernet_board|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity                                                                                                                                                                        ; ethernet_tx            ; work         ;
;          |ethernet_tx_controller:eth_transmit_data| ; 277 (107)           ; 427 (59)                  ; 42                ; 0          ; 0    ; 0            ; |ethernet_board|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data                                                                                                                               ; ethernet_tx_controller ; work         ;
;             |cyclicShift:header_shift_register|     ; 170 (148)           ; 368 (358)                 ; 42                ; 0          ; 0    ; 0            ; |ethernet_board|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register                                                                                             ; cyclicShift            ; work         ;
;                |altshift_taps:shiftRegister_rtl_0|  ; 22 (0)              ; 10 (0)                    ; 42                ; 0          ; 0    ; 0            ; |ethernet_board|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|altshift_taps:shiftRegister_rtl_0                                                           ; altshift_taps          ; work         ;
;                   |shift_taps_vsv:auto_generated|   ; 22 (8)              ; 10 (4)                    ; 42                ; 0          ; 0    ; 0            ; |ethernet_board|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|altshift_taps:shiftRegister_rtl_0|shift_taps_vsv:auto_generated                             ; shift_taps_vsv         ; work         ;
;                      |altsyncram_pcc1:altsyncram5|  ; 0 (0)               ; 0 (0)                     ; 42                ; 0          ; 0    ; 0            ; |ethernet_board|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|altshift_taps:shiftRegister_rtl_0|shift_taps_vsv:auto_generated|altsyncram_pcc1:altsyncram5 ; altsyncram_pcc1        ; work         ;
;                      |cntr_h1h:cntr6|               ; 7 (7)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ethernet_board|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|altshift_taps:shiftRegister_rtl_0|shift_taps_vsv:auto_generated|cntr_h1h:cntr6              ; cntr_h1h               ; work         ;
;                      |cntr_thf:cntr1|               ; 7 (7)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ethernet_board|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|altshift_taps:shiftRegister_rtl_0|shift_taps_vsv:auto_generated|cntr_thf:cntr1              ; cntr_thf               ; work         ;
;          |ethernet_tx_storage:eth_ram_tx|           ; 26 (0)              ; 19 (1)                    ; 4096              ; 0          ; 0    ; 0            ; |ethernet_board|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx                                                                                                                                         ; ethernet_tx_storage    ; work         ;
;             |address:addr_a_creator|                ; 16 (16)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ethernet_board|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|address:addr_a_creator                                                                                                                  ; address                ; work         ;
;             |address:addr_b_creator|                ; 10 (10)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ethernet_board|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|address:addr_b_creator                                                                                                                  ; address                ; work         ;
;             |dual_ram:tx_ram|                       ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |ethernet_board|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|dual_ram:tx_ram                                                                                                                         ; dual_ram               ; work         ;
;                |altsyncram:mem_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |ethernet_board|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|dual_ram:tx_ram|altsyncram:mem_rtl_0                                                                                                    ; altsyncram             ; work         ;
;                   |altsyncram_qji1:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |ethernet_board|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|dual_ram:tx_ram|altsyncram:mem_rtl_0|altsyncram_qji1:auto_generated                                                                     ; altsyncram_qji1        ; work         ;
;       |vector_synchronizer:syncing_physical|        ; 0 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ethernet_board|ethernet:ethernet_0|vector_synchronizer:syncing_physical                                                                                                                                                                  ; vector_synchronizer    ; work         ;
;          |synchronizer:\GEN_SYNC:2:sync|            ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ethernet_board|ethernet:ethernet_0|vector_synchronizer:syncing_physical|synchronizer:\GEN_SYNC:2:sync                                                                                                                                    ; synchronizer           ; work         ;
+-----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|altshift_taps:shiftRegister_rtl_0|shift_taps_vsv:auto_generated|altsyncram_pcc1:altsyncram5|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 7            ; 6            ; 7            ; 6            ; 42   ; None ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|dual_ram:tx_ram|altsyncram:mem_rtl_0|altsyncram_qji1:auto_generated|ALTSYNCRAM                                                                     ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096 ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ethernet_board|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|current_state                                   ;
+---------------------------------+----------------------------+-----------------------------+---------------------------------+--------------------------------+--------------------+
; Name                            ; current_state.IGNOREPACKET ; current_state.RECEIVING_CRC ; current_state.RECEIVING_PAYLOAD ; current_state.RECEIVING_HEADER ; current_state.IDLE ;
+---------------------------------+----------------------------+-----------------------------+---------------------------------+--------------------------------+--------------------+
; current_state.IDLE              ; 0                          ; 0                           ; 0                               ; 0                              ; 0                  ;
; current_state.RECEIVING_HEADER  ; 0                          ; 0                           ; 0                               ; 1                              ; 1                  ;
; current_state.RECEIVING_PAYLOAD ; 0                          ; 0                           ; 1                               ; 0                              ; 1                  ;
; current_state.RECEIVING_CRC     ; 0                          ; 1                           ; 0                               ; 0                              ; 1                  ;
; current_state.IGNOREPACKET      ; 1                          ; 0                           ; 0                               ; 0                              ; 1                  ;
+---------------------------------+----------------------------+-----------------------------+---------------------------------+--------------------------------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ethernet_board|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|current_state     ;
+-------------------------------+---------------------------+-------------------------------+------------------------------+--------------------+
; Name                          ; current_state.SENDING_CRC ; current_state.SENDING_PAYLOAD ; current_state.SENDING_HEADER ; current_state.IDLE ;
+-------------------------------+---------------------------+-------------------------------+------------------------------+--------------------+
; current_state.IDLE            ; 0                         ; 0                             ; 0                            ; 0                  ;
; current_state.SENDING_HEADER  ; 0                         ; 0                             ; 1                            ; 1                  ;
; current_state.SENDING_PAYLOAD ; 0                         ; 1                             ; 0                            ; 1                  ;
; current_state.SENDING_CRC     ; 1                         ; 0                             ; 0                            ; 1                  ;
+-------------------------------+---------------------------+-------------------------------+------------------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; Register name                                                                                                                      ; Reason for Removal ;
+------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|discard_packet_signal           ; Lost fanout        ;
; ethernet:ethernet_0|vector_synchronizer:syncing_physical|synchronizer:\GEN_SYNC:1:sync|synchronizer_chain[1]                       ; Lost fanout        ;
; ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|nibble                          ; Lost fanout        ;
; ethernet:ethernet_0|vector_synchronizer:syncing_physical|synchronizer:\GEN_SYNC:3:sync|synchronizer_chain[1]                       ; Lost fanout        ;
; ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|rx_clk_before                   ; Lost fanout        ;
; ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|byte_number[0..8]               ; Lost fanout        ;
; ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|rx_byte[0..7]                   ; Lost fanout        ;
; ethernet:ethernet_0|vector_synchronizer:syncing_physical|synchronizer:\GEN_SYNC:1:sync|synchronizer_chain[0]                       ; Lost fanout        ;
; ethernet:ethernet_0|vector_synchronizer:syncing_physical|synchronizer:\GEN_SYNC:3:sync|synchronizer_chain[0]                       ; Lost fanout        ;
; ethernet:ethernet_0|vector_synchronizer:syncing_data|synchronizer:\GEN_SYNC:3:sync|synchronizer_chain[1]                           ; Lost fanout        ;
; ethernet:ethernet_0|vector_synchronizer:syncing_data|synchronizer:\GEN_SYNC:2:sync|synchronizer_chain[1]                           ; Lost fanout        ;
; ethernet:ethernet_0|vector_synchronizer:syncing_data|synchronizer:\GEN_SYNC:1:sync|synchronizer_chain[1]                           ; Lost fanout        ;
; ethernet:ethernet_0|vector_synchronizer:syncing_data|synchronizer:\GEN_SYNC:0:sync|synchronizer_chain[1]                           ; Lost fanout        ;
; ethernet:ethernet_0|vector_synchronizer:syncing_data|synchronizer:\GEN_SYNC:3:sync|synchronizer_chain[0]                           ; Lost fanout        ;
; ethernet:ethernet_0|vector_synchronizer:syncing_data|synchronizer:\GEN_SYNC:2:sync|synchronizer_chain[0]                           ; Lost fanout        ;
; ethernet:ethernet_0|vector_synchronizer:syncing_data|synchronizer:\GEN_SYNC:1:sync|synchronizer_chain[0]                           ; Lost fanout        ;
; ethernet:ethernet_0|vector_synchronizer:syncing_data|synchronizer:\GEN_SYNC:0:sync|synchronizer_chain[0]                           ; Lost fanout        ;
; ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|current_state.IDLE              ; Lost fanout        ;
; ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|current_state.RECEIVING_HEADER  ; Lost fanout        ;
; ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|current_state.RECEIVING_PAYLOAD ; Lost fanout        ;
; ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|current_state.RECEIVING_CRC     ; Lost fanout        ;
; ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|current_state.IGNOREPACKET      ; Lost fanout        ;
; Total Number of Removed Registers = 37                                                                                             ;                    ;
+------------------------------------------------------------------------------------------------------------------------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                            ; Reason for Removal ; Registers Removed due to This Register                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|discard_packet_signal ; Lost Fanouts       ; ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|nibble,                          ;
;                                                                                                                          ;                    ; ethernet:ethernet_0|vector_synchronizer:syncing_physical|synchronizer:\GEN_SYNC:3:sync|synchronizer_chain[1],                       ;
;                                                                                                                          ;                    ; ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|rx_clk_before,                   ;
;                                                                                                                          ;                    ; ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|byte_number[3],                  ;
;                                                                                                                          ;                    ; ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|byte_number[6],                  ;
;                                                                                                                          ;                    ; ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|byte_number[7],                  ;
;                                                                                                                          ;                    ; ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|byte_number[8],                  ;
;                                                                                                                          ;                    ; ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|rx_byte[7],                      ;
;                                                                                                                          ;                    ; ethernet:ethernet_0|vector_synchronizer:syncing_physical|synchronizer:\GEN_SYNC:3:sync|synchronizer_chain[0],                       ;
;                                                                                                                          ;                    ; ethernet:ethernet_0|vector_synchronizer:syncing_data|synchronizer:\GEN_SYNC:3:sync|synchronizer_chain[1],                           ;
;                                                                                                                          ;                    ; ethernet:ethernet_0|vector_synchronizer:syncing_data|synchronizer:\GEN_SYNC:3:sync|synchronizer_chain[0],                           ;
;                                                                                                                          ;                    ; ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|current_state.IDLE,              ;
;                                                                                                                          ;                    ; ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|current_state.RECEIVING_HEADER,  ;
;                                                                                                                          ;                    ; ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|current_state.RECEIVING_PAYLOAD, ;
;                                                                                                                          ;                    ; ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|current_state.RECEIVING_CRC,     ;
;                                                                                                                          ;                    ; ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|current_state.IGNOREPACKET       ;
; ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|rx_byte[6]            ; Lost Fanouts       ; ethernet:ethernet_0|vector_synchronizer:syncing_data|synchronizer:\GEN_SYNC:2:sync|synchronizer_chain[1],                           ;
;                                                                                                                          ;                    ; ethernet:ethernet_0|vector_synchronizer:syncing_data|synchronizer:\GEN_SYNC:2:sync|synchronizer_chain[0]                            ;
; ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|rx_byte[5]            ; Lost Fanouts       ; ethernet:ethernet_0|vector_synchronizer:syncing_data|synchronizer:\GEN_SYNC:1:sync|synchronizer_chain[1],                           ;
;                                                                                                                          ;                    ; ethernet:ethernet_0|vector_synchronizer:syncing_data|synchronizer:\GEN_SYNC:1:sync|synchronizer_chain[0]                            ;
; ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|rx_byte[4]            ; Lost Fanouts       ; ethernet:ethernet_0|vector_synchronizer:syncing_data|synchronizer:\GEN_SYNC:0:sync|synchronizer_chain[1],                           ;
;                                                                                                                          ;                    ; ethernet:ethernet_0|vector_synchronizer:syncing_data|synchronizer:\GEN_SYNC:0:sync|synchronizer_chain[0]                            ;
; ethernet:ethernet_0|vector_synchronizer:syncing_physical|synchronizer:\GEN_SYNC:1:sync|synchronizer_chain[1]             ; Lost Fanouts       ; ethernet:ethernet_0|vector_synchronizer:syncing_physical|synchronizer:\GEN_SYNC:1:sync|synchronizer_chain[0]                        ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 458   ;
; Number of registers using Synchronous Clear  ; 34    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 452   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 418   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                             ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[0][4]                                                                             ; 2       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[28]                                                                                                                         ; 2       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[20]                                                                                                                         ; 2       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[4]                                                                                                                          ; 6       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[12]                                                                                                                         ; 2       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[0][0]                                                                             ; 2       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[24]                                                                                                                         ; 2       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[16]                                                                                                                         ; 2       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[0]                                                                                                                          ; 5       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[8]                                                                                                                          ; 2       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[29]                                                                                                                         ; 2       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[21]                                                                                                                         ; 2       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[5]                                                                                                                          ; 10      ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[13]                                                                                                                         ; 2       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[25]                                                                                                                         ; 2       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[17]                                                                                                                         ; 2       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[1]                                                                                                                          ; 5       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[9]                                                                                                                          ; 2       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[0][6]                                                                             ; 2       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[30]                                                                                                                         ; 2       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[22]                                                                                                                         ; 2       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[6]                                                                                                                          ; 2       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[14]                                                                                                                         ; 2       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[0][2]                                                                             ; 2       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[26]                                                                                                                         ; 2       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[18]                                                                                                                         ; 2       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[2]                                                                                                                          ; 5       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[10]                                                                                                                         ; 2       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[31]                                                                                                                         ; 2       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[23]                                                                                                                         ; 2       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[7]                                                                                                                          ; 3       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[15]                                                                                                                         ; 2       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[27]                                                                                                                         ; 2       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[19]                                                                                                                         ; 2       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[3]                                                                                                                          ; 5       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[11]                                                                                                                         ; 2       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[1][4]                                                                             ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[1][0]                                                                             ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[1][6]                                                                             ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[1][2]                                                                             ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|altshift_taps:shiftRegister_rtl_0|shift_taps_vsv:auto_generated|dffe7                           ; 6       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[7][7]                                                                             ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[2][4]                                                                             ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[2][0]                                                                             ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[2][6]                                                                             ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[2][2]                                                                             ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[8][3]                                                                             ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[3][4]                                                                             ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[3][0]                                                                             ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[3][6]                                                                             ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[3][2]                                                                             ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[9][7]                                                                             ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[9][3]                                                                             ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[4][4]                                                                             ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[4][0]                                                                             ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[4][6]                                                                             ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[4][2]                                                                             ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|altshift_taps:shiftRegister_rtl_0|shift_taps_vsv:auto_generated|cntr_h1h:cntr6|counter_reg_bit2 ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[10][7]                                                                            ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[10][3]                                                                            ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[5][4]                                                                             ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[5][0]                                                                             ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[5][6]                                                                             ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[5][2]                                                                             ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[6][4]                                                                             ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[6][0]                                                                             ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[6][6]                                                                             ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[6][2]                                                                             ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|altshift_taps:shiftRegister_rtl_0|shift_taps_vsv:auto_generated|cntr_h1h:cntr6|counter_reg_bit0 ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[18][3]                                                                            ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[7][4]                                                                             ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[7][0]                                                                             ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[7][6]                                                                             ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[7][2]                                                                             ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[13][7]                                                                            ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[20][3]                                                                            ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[9][4]                                                                             ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[9][5]                                                                             ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[9][1]                                                                             ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[9][2]                                                                             ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[10][5]                                                                            ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[10][2]                                                                            ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[11][5]                                                                            ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[11][1]                                                                            ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[11][2]                                                                            ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[12][4]                                                                            ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[12][0]                                                                            ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[12][1]                                                                            ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[12][6]                                                                            ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[13][4]                                                                            ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[13][0]                                                                            ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[13][5]                                                                            ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[13][6]                                                                            ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[13][2]                                                                            ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[19][7]                                                                            ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[25][3]                                                                            ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[15][4]                                                                            ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[15][1]                                                                            ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[27][3]                                                                            ; 1       ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[16][4]                                                                            ; 1       ;
; Total number of inverted registers = 169*                                                                                                                                                                                     ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                                                                 ; Megafunction                                                                                                                                      ; Type       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|dual_ram:tx_ram|b_data_o[0..7]                                              ; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|dual_ram:tx_ram|mem_rtl_0                                       ; RAM        ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[11..17][3]        ; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister_rtl_0 ; SHIFT_TAPS ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[0..6][3,7]        ; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister_rtl_0 ; SHIFT_TAPS ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[35..40][4]        ; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister_rtl_0 ; SHIFT_TAPS ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[34][4,5]          ; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister_rtl_0 ; SHIFT_TAPS ;
; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister[19..25,28..33][5] ; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister_rtl_0 ; SHIFT_TAPS ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |ethernet_board|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|byte_to_send[5]              ;
; 8:1                ; 9 bits    ; 45 LEs        ; 0 LEs                ; 45 LEs                 ; Yes        ; |ethernet_board|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|byte_number[8]               ;
; 13:1               ; 9 bits    ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |ethernet_board|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|byte_number[3]        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ethernet_board|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[0]                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ethernet_board|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[28]                    ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |ethernet_board|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[24]                    ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |ethernet_board|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|CRC32[20]                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |ethernet_board|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|address:addr_a_creator|next_address[5] ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |ethernet_board|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|Selector0                    ;
; 16:1               ; 5 bits    ; 50 LEs        ; 40 LEs               ; 10 LEs                 ; No         ; |ethernet_board|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0|Selector0             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|dual_ram:tx_ram|altsyncram:mem_rtl_0|altsyncram_qji1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|altshift_taps:shiftRegister_rtl_0|shift_taps_vsv:auto_generated|altsyncram_pcc1:altsyncram5 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|altshift_taps:shiftRegister_rtl_0|shift_taps_vsv:auto_generated|cntr_h1h:cntr6 ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                  ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit2                                                                                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethernet:ethernet_0 ;
+-----------------+-------+----------------------------------------+
; Parameter Name  ; Value ; Type                                   ;
+-----------------+-------+----------------------------------------+
; n_payload_bytes ; 300   ; Signed Integer                         ;
+-----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethernet:ethernet_0|vector_synchronizer:syncing_physical ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; sync_cnt       ; 2     ; Signed Integer                                                               ;
; sync_len       ; 4     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethernet:ethernet_0|vector_synchronizer:syncing_physical|synchronizer:\GEN_SYNC:3:sync ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; sync_cnt       ; 2     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethernet:ethernet_0|vector_synchronizer:syncing_physical|synchronizer:\GEN_SYNC:2:sync ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; sync_cnt       ; 2     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethernet:ethernet_0|vector_synchronizer:syncing_physical|synchronizer:\GEN_SYNC:1:sync ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; sync_cnt       ; 2     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethernet:ethernet_0|vector_synchronizer:syncing_physical|synchronizer:\GEN_SYNC:0:sync ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; sync_cnt       ; 2     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethernet:ethernet_0|vector_synchronizer:syncing_data ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; sync_cnt       ; 2     ; Signed Integer                                                           ;
; sync_len       ; 4     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethernet:ethernet_0|vector_synchronizer:syncing_data|synchronizer:\GEN_SYNC:3:sync ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; sync_cnt       ; 2     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethernet:ethernet_0|vector_synchronizer:syncing_data|synchronizer:\GEN_SYNC:2:sync ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; sync_cnt       ; 2     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethernet:ethernet_0|vector_synchronizer:syncing_data|synchronizer:\GEN_SYNC:1:sync ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; sync_cnt       ; 2     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethernet:ethernet_0|vector_synchronizer:syncing_data|synchronizer:\GEN_SYNC:0:sync ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; sync_cnt       ; 2     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity ;
+-----------------+-------+-----------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                  ;
+-----------------+-------+-----------------------------------------------------------------------+
; inter_frame_gap ; 0     ; Signed Integer                                                        ;
; ram_initialise  ; '0'   ; Enumerated                                                            ;
; n_payload_bytes ; 300   ; Signed Integer                                                        ;
+-----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ram_initialise ; '0'   ; Enumerated                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|ram_strobeGenerator:eth_ram_tx_reset ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; max_count      ; 2     ; Signed Integer                                                                                                                             ;
; max_strobes    ; 300   ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|dual_ram:tx_ram ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; data_bitwidth  ; 8     ; Signed Integer                                                                                                        ;
; addr_bitwidth  ; 9     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|address:addr_a_creator ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; addr_bitwidth  ; 9     ; Signed Integer                                                                                                               ;
; addr_max_value ; 300   ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|address:addr_b_creator ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; addr_bitwidth  ; 9     ; Signed Integer                                                                                                               ;
; addr_max_value ; 300   ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------+
; n_payload_bytes ; 300   ; Signed Integer                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register ;
+------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value            ; Type                                                                                                                                 ;
+------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; shift_size       ; 50               ; Signed Integer                                                                                                                       ;
; ip_frame_length  ; 0000000101001000 ; Unsigned Binary                                                                                                                      ;
; udp_frame_length ; 0000000100110100 ; Unsigned Binary                                                                                                                      ;
; ip_cs_h          ; 00000001         ; Unsigned Binary                                                                                                                      ;
; ip_cs_l          ; 10011000         ; Unsigned Binary                                                                                                                      ;
+------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity ;
+-----------------+-------+-----------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                  ;
+-----------------+-------+-----------------------------------------------------------------------+
; ram_initialise  ; '0'   ; Enumerated                                                            ;
; n_payload_bytes ; 300   ; Signed Integer                                                        ;
; check_mac       ; '1'   ; Enumerated                                                            ;
; check_ip        ; '1'   ; Enumerated                                                            ;
; check_length    ; '1'   ; Enumerated                                                            ;
+-----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_storage:ethernet_rx_storage_0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; ram_initialise ; '0'   ; Enumerated                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_storage:ethernet_rx_storage_0|ram_strobeGenerator:eth_ram_rx_reset ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; max_count      ; 2     ; Signed Integer                                                                                                                                        ;
; max_strobes    ; 300   ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_storage:ethernet_rx_storage_0|dual_ram:rx_RAM ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; data_bitwidth  ; 8     ; Signed Integer                                                                                                                   ;
; addr_bitwidth  ; 9     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                  ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; n_payload_bytes ; 300   ; Signed Integer                                                                                                        ;
; check_mac       ; '1'   ; Enumerated                                                                                                            ;
; check_ip        ; '1'   ; Enumerated                                                                                                            ;
; check_length    ; '1'   ; Enumerated                                                                                                            ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|dual_ram:tx_ram|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                     ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                     ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                                                                     ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                     ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                                                                     ;
; NUMWORDS_B                         ; 512                  ; Untyped                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_qji1      ; Untyped                                                                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|altshift_taps:shiftRegister_rtl_0 ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                           ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                        ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                                        ;
; TAP_DISTANCE   ; 7              ; Untyped                                                                                                                                                                        ;
; WIDTH          ; 6              ; Untyped                                                                                                                                                                        ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                                                                                                                        ;
; CBXI_PARAMETER ; shift_taps_vsv ; Untyped                                                                                                                                                                        ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                   ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                  ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                                                      ;
; Entity Instance                           ; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|dual_ram:tx_ram|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                                                      ;
;     -- NUMWORDS_B                         ; 512                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                              ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                                                          ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                           ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                               ;
; Entity Instance            ; ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|altshift_taps:shiftRegister_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                               ;
;     -- TAP_DISTANCE        ; 7                                                                                                                                                               ;
;     -- WIDTH               ; 6                                                                                                                                                               ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_storage:ethernet_rx_storage_0|dual_ram:rx_RAM" ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; a_data_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; b_write_i ; Input  ; Info     ; Stuck at GND                                                                                             ;
; b_data_i  ; Input  ; Info     ; Stuck at GND                                                                                             ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_storage:ethernet_rx_storage_0|ram_strobeGenerator:eth_ram_rx_reset" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                      ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; enable_i   ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; strobe_o   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; finished_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity"                                                 ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; rx_finished_strobe_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rx_ip_wrong_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rx_mac_wrong_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rx_crc_wrong_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rx_discard_packet_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rx_port_o            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ram_a_write_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ram_a_addr_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ram_b_addr_i         ; Input  ; Info     ; Stuck at GND                                                                        ;
; ram_b_data_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ram_initialised_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|dual_ram:tx_ram" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                       ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------+
; a_data_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; b_write_i ; Input  ; Info     ; Stuck at GND                                                                                  ;
; b_data_i  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|ram_strobeGenerator:eth_ram_tx_reset" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; enable_i   ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; strobe_o   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                               ;
; finished_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                               ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity"                                                    ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                             ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; tx_err_o                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tx_finished_o           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ram_b_overflow_strobe_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ram_initialised_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 458                         ;
;     CLR               ; 24                          ;
;     CLR SCLR          ; 16                          ;
;     ENA               ; 6                           ;
;     ENA CLR           ; 394                         ;
;     ENA CLR SCLR      ; 18                          ;
; arriav_lcell_comb     ; 334                         ;
;     arith             ; 54                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 47                          ;
;         2 data inputs ; 2                           ;
;         3 data inputs ; 3                           ;
;     normal            ; 280                         ;
;         1 data inputs ; 153                         ;
;         2 data inputs ; 10                          ;
;         3 data inputs ; 21                          ;
;         4 data inputs ; 25                          ;
;         5 data inputs ; 43                          ;
;         6 data inputs ; 28                          ;
; boundary_port         ; 26                          ;
; stratixv_ram_block    ; 14                          ;
;                       ;                             ;
; Max LUT depth         ; 4.20                        ;
; Average LUT depth     ; 1.32                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Mon Mar 24 16:30:17 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ethernet_board -c ethernet_board
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/ethernet_ea.vhd
    Info (12022): Found design unit 1: ethernet-rtl File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_ea.vhd Line: 50
    Info (12023): Found entity 1: ethernet File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_ea.vhd Line: 22
Info (12021): Found 1 design units, including 0 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/sim/vhdl/tbssimvals_p.vhd
    Info (12022): Found design unit 1: TBSSimVals File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/sim/vhdl/TBSSimVals_p.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/vector_synchronizer_ea.vhd
    Info (12022): Found design unit 1: vector_synchronizer-rtl File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/vector_synchronizer_ea.vhd Line: 25
    Info (12023): Found entity 1: vector_synchronizer File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/vector_synchronizer_ea.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/synchronizer_ea.vhd
    Info (12022): Found design unit 1: synchronizer-rtl File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/synchronizer_ea.vhd Line: 24
    Info (12023): Found entity 1: synchronizer File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/synchronizer_ea.vhd Line: 12
Info (12021): Found 4 design units, including 0 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/std_p.vhd
    Info (12022): Found design unit 1: StandardDefinitions File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/std_p.vhd Line: 14
    Info (12022): Found design unit 2: EthernetDefinitions File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/std_p.vhd Line: 29
    Info (12022): Found design unit 3: EthernetDefinitions-body File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/std_p.vhd Line: 59
    Info (12022): Found design unit 4: RAMDefinitions File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/std_p.vhd Line: 122
Info (12021): Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/sr_ff_ea.vhd
    Info (12022): Found design unit 1: sr_ff-rtl File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/sr_ff_ea.vhd Line: 20
    Info (12023): Found entity 1: sr_ff File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/sr_ff_ea.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/ram_strobegenerator_ea.vhd
    Info (12022): Found design unit 1: ram_strobeGenerator-rtl File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ram_strobeGenerator_ea.vhd Line: 28
    Info (12023): Found entity 1: ram_strobeGenerator File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ram_strobeGenerator_ea.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/ethernet_tx_storage_ea.vhd
    Info (12022): Found design unit 1: ethernet_tx_storage-rtl File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_tx_storage_ea.vhd Line: 35
    Info (12023): Found entity 1: ethernet_tx_storage File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_tx_storage_ea.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/ethernet_tx_ea.vhd
    Info (12022): Found design unit 1: ethernet_tx-rtl File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_tx_ea.vhd Line: 43
    Info (12023): Found entity 1: ethernet_tx File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_tx_ea.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/ethernet_tx_controller_ea.vhd
    Info (12022): Found design unit 1: ethernet_tx_controller-rtl File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_tx_controller_ea.vhd Line: 44
    Info (12023): Found entity 1: ethernet_tx_controller File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_tx_controller_ea.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/ethernet_rx_storage_ea.vhd
    Info (12022): Found design unit 1: ethernet_rx_storage-rtl File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_rx_storage_ea.vhd Line: 33
    Info (12023): Found entity 1: ethernet_rx_storage File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_rx_storage_ea.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/ethernet_rx_ea.vhd
    Info (12022): Found design unit 1: ethernet_rx-rtl File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_rx_ea.vhd Line: 46
    Info (12023): Found entity 1: ethernet_rx File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_rx_ea.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/ethernet_rx_controller_ea.vhd
    Info (12022): Found design unit 1: ethernet_rx_controller-rtl File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_rx_controller_ea.vhd Line: 54
    Info (12023): Found entity 1: ethernet_rx_controller File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_rx_controller_ea.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/ethernet_board.vhd
    Info (12022): Found design unit 1: ethernet_board-rtl File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_board.vhd Line: 48
    Info (12023): Found entity 1: ethernet_board File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_board.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/dual_ram_ea.vhd
    Info (12022): Found design unit 1: dual_ram-rtl File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/dual_ram_ea.vhd Line: 35
    Info (12023): Found entity 1: dual_ram File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/dual_ram_ea.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/cyclicshift_ea.vhd
    Info (12022): Found design unit 1: cyclicShift-rtl File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/cyclicShift_ea.vhd Line: 31
    Info (12023): Found entity 1: cyclicShift File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/cyclicShift_ea.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/ethernet/rtl/address_ea.vhd
    Info (12022): Found design unit 1: address-rtl File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/address_ea.vhd Line: 25
    Info (12023): Found entity 1: address File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/address_ea.vhd Line: 11
Info (12127): Elaborating entity "ethernet_board" for the top level hierarchy
Info (12129): Elaborating entity "ethernet" using architecture "A:rtl" for hierarchy "ethernet:ethernet_0" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_board.vhd Line: 59
Warning (10036): Verilog HDL or VHDL warning at ethernet_ea.vhd(71): object "ram_rx_ready" assigned a value but never read File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_ea.vhd Line: 71
Warning (10036): Verilog HDL or VHDL warning at ethernet_ea.vhd(72): object "ram_tx_ready" assigned a value but never read File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_ea.vhd Line: 72
Info (12129): Elaborating entity "vector_synchronizer" using architecture "A:rtl" for hierarchy "ethernet:ethernet_0|vector_synchronizer:syncing_physical" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_ea.vhd Line: 79
Info (12129): Elaborating entity "synchronizer" using architecture "A:rtl" for hierarchy "ethernet:ethernet_0|vector_synchronizer:syncing_physical|synchronizer:\GEN_SYNC:3:sync" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/vector_synchronizer_ea.vhd Line: 31
Info (12129): Elaborating entity "ethernet_tx" using architecture "A:rtl" for hierarchy "ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_ea.vhd Line: 112
Info (12129): Elaborating entity "ethernet_tx_storage" using architecture "A:rtl" for hierarchy "ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_tx_ea.vhd Line: 152
Info (12129): Elaborating entity "ram_strobeGenerator" using architecture "A:rtl" for hierarchy "ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|ram_strobeGenerator:eth_ram_tx_reset" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_tx_storage_ea.vhd Line: 74
Info (12129): Elaborating entity "dual_ram" using architecture "A:rtl" for hierarchy "ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|dual_ram:tx_ram" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_tx_storage_ea.vhd Line: 91
Info (12129): Elaborating entity "address" using architecture "A:rtl" for hierarchy "ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|address:addr_a_creator" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_tx_storage_ea.vhd Line: 112
Info (12129): Elaborating entity "ethernet_tx_controller" using architecture "A:rtl" for hierarchy "ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_tx_ea.vhd Line: 174
Info (12129): Elaborating entity "cyclicShift" using architecture "A:rtl" for hierarchy "ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_tx_controller_ea.vhd Line: 135
Info (12129): Elaborating entity "ethernet_rx" using architecture "A:rtl" for hierarchy "ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_ea.vhd Line: 140
Info (12129): Elaborating entity "ethernet_rx_storage" using architecture "A:rtl" for hierarchy "ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_storage:ethernet_rx_storage_0" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_rx_ea.vhd Line: 55
Info (12129): Elaborating entity "ethernet_rx_controller" using architecture "A:rtl" for hierarchy "ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_rx_ea.vhd Line: 75
Info (286030): Timing-Driven Synthesis is running
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|dual_ram:tx_ram|mem" is uninferred due to asynchronous read logic File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/dual_ram_ea.vhd Line: 39
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|dual_ram:tx_ram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|shiftRegister_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 7
        Info (286033): Parameter WIDTH set to 6
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
Info (12130): Elaborated megafunction instantiation "ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|dual_ram:tx_ram|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|dual_ram:tx_ram|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qji1.tdf
    Info (12023): Found entity 1: altsyncram_qji1 File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/quartus/db/altsyncram_qji1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|altshift_taps:shiftRegister_rtl_0"
Info (12133): Instantiated megafunction "ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register|altshift_taps:shiftRegister_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "7"
    Info (12134): Parameter "WIDTH" = "6"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_vsv.tdf
    Info (12023): Found entity 1: shift_taps_vsv File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/quartus/db/shift_taps_vsv.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pcc1.tdf
    Info (12023): Found entity 1: altsyncram_pcc1 File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/quartus/db/altsyncram_pcc1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_thf.tdf
    Info (12023): Found entity 1: cntr_thf File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/quartus/db/cntr_thf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b9c.tdf
    Info (12023): Found entity 1: cmpr_b9c File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/quartus/db/cmpr_b9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h1h.tdf
    Info (12023): Found entity 1: cntr_h1h File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/quartus/db/cntr_h1h.tdf Line: 28
Info (17049): 37 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 7 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "rx_err_i" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_board.vhd Line: 44
    Warning (15610): No output dependent on input pin "rx_dv_i" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_board.vhd Line: 43
    Warning (15610): No output dependent on input pin "rx_clk_i" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_board.vhd Line: 28
    Warning (15610): No output dependent on input pin "rx_data_i[3]" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_board.vhd Line: 42
    Warning (15610): No output dependent on input pin "rx_data_i[2]" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_board.vhd Line: 42
    Warning (15610): No output dependent on input pin "rx_data_i[1]" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_board.vhd Line: 42
    Warning (15610): No output dependent on input pin "rx_data_i[0]" File: C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/ethernet_board.vhd Line: 42
Info (21057): Implemented 595 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 7 output pins
    Info (21061): Implemented 555 logic cells
    Info (21064): Implemented 14 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 4969 megabytes
    Info: Processing ended: Mon Mar 24 16:30:41 2025
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:45


