--------------------------------------------------------------------------------
-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: P.20131013
--  \   \         Application: netgen
--  /   /         Filename: tri_mode_eth_mac_v5_5.vhd
-- /___/   /\     Timestamp: Tue Apr 09 20:01:55 2019
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -w -sim -ofmt vhdl "C:/Users/Kevin/Desktop/HMB/EIC-Beamtest-FW/SCROD_A5_RJ45/HMB_SCROD_Rev1/remote_sources/_/SCROD_A5_RJ45/source/Ethernet files/IPcores/tmp/_cg/tri_mode_eth_mac_v5_5.ngc" "C:/Users/Kevin/Desktop/HMB/EIC-Beamtest-FW/SCROD_A5_RJ45/HMB_SCROD_Rev1/remote_sources/_/SCROD_A5_RJ45/source/Ethernet files/IPcores/tmp/_cg/tri_mode_eth_mac_v5_5.vhd" 
-- Device	: 6slx150tfgg676-3
-- Input file	: C:/Users/Kevin/Desktop/HMB/EIC-Beamtest-FW/SCROD_A5_RJ45/HMB_SCROD_Rev1/remote_sources/_/SCROD_A5_RJ45/source/Ethernet files/IPcores/tmp/_cg/tri_mode_eth_mac_v5_5.ngc
-- Output file	: C:/Users/Kevin/Desktop/HMB/EIC-Beamtest-FW/SCROD_A5_RJ45/HMB_SCROD_Rev1/remote_sources/_/SCROD_A5_RJ45/source/Ethernet files/IPcores/tmp/_cg/tri_mode_eth_mac_v5_5.vhd
-- # of Entities	: 1
-- Design Name	: tri_mode_eth_mac_v5_5
-- Xilinx	: C:\Xilinx\14.7\ISE_DS\ISE\
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------


-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity tri_mode_eth_mac_v5_5 is
  port (
    glbl_rstn : in STD_LOGIC := 'X'; 
    rx_axi_rstn : in STD_LOGIC := 'X'; 
    tx_axi_rstn : in STD_LOGIC := 'X'; 
    rx_axi_clk : in STD_LOGIC := 'X'; 
    rx_enable : in STD_LOGIC := 'X'; 
    tx_axi_clk : in STD_LOGIC := 'X'; 
    tx_axis_mac_tvalid : in STD_LOGIC := 'X'; 
    tx_axis_mac_tlast : in STD_LOGIC := 'X'; 
    tx_enable : in STD_LOGIC := 'X'; 
    stats_ref_clk : in STD_LOGIC := 'X'; 
    pause_req : in STD_LOGIC := 'X'; 
    gmii_rx_dv : in STD_LOGIC := 'X'; 
    gmii_rx_er : in STD_LOGIC := 'X'; 
    mdio_in : in STD_LOGIC := 'X'; 
    bus2ip_clk : in STD_LOGIC := 'X'; 
    bus2ip_reset : in STD_LOGIC := 'X'; 
    bus2ip_cs : in STD_LOGIC := 'X'; 
    bus2ip_rdce : in STD_LOGIC := 'X'; 
    bus2ip_wrce : in STD_LOGIC := 'X'; 
    rx_reset_out : out STD_LOGIC; 
    rx_axis_mac_tvalid : out STD_LOGIC; 
    rx_axis_mac_tlast : out STD_LOGIC; 
    rx_axis_mac_tuser : out STD_LOGIC; 
    rx_statistics_valid : out STD_LOGIC; 
    tx_reset_out : out STD_LOGIC; 
    tx_axis_mac_tready : out STD_LOGIC; 
    tx_statistics_valid : out STD_LOGIC; 
    speed_is_100 : out STD_LOGIC; 
    speed_is_10_100 : out STD_LOGIC; 
    gmii_tx_en : out STD_LOGIC; 
    gmii_tx_er : out STD_LOGIC; 
    mdc_out : out STD_LOGIC; 
    mdio_out : out STD_LOGIC; 
    mdio_tri : out STD_LOGIC; 
    ip2bus_wrack : out STD_LOGIC; 
    ip2bus_rdack : out STD_LOGIC; 
    ip2bus_error : out STD_LOGIC; 
    mac_irq : out STD_LOGIC; 
    tx_axis_mac_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
    tx_axis_mac_tuser : in STD_LOGIC_VECTOR ( 0 downto 0 ); 
    tx_ifg_delay : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
    increment_vector : in STD_LOGIC_VECTOR ( 4 to 33 ); 
    pause_val : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
    gmii_rxd : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
    bus2ip_addr : in STD_LOGIC_VECTOR ( 31 downto 0 ); 
    bus2ip_data : in STD_LOGIC_VECTOR ( 31 downto 0 ); 
    rx_axis_mac_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    rx_statistics_vector : out STD_LOGIC_VECTOR ( 27 downto 0 ); 
    rx_axis_filter_tuser : out STD_LOGIC_VECTOR ( 4 downto 0 ); 
    tx_statistics_vector : out STD_LOGIC_VECTOR ( 31 downto 0 ); 
    gmii_txd : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    ip2bus_data : out STD_LOGIC_VECTOR ( 31 downto 0 ) 
  );
end tri_mode_eth_mac_v5_5;

architecture STRUCTURE of tri_mode_eth_mac_v5_5 is
  signal NlwRenamedSig_OI_rx_statistics_vector_26_Q : STD_LOGIC; 
  signal NlwRenamedSig_OI_rx_statistics_vector_22_Q : STD_LOGIC; 
  signal NlwRenamedSig_OI_rx_statistics_vector_2_Q : STD_LOGIC; 
  signal NlwRenamedSig_OI_tx_statistics_vector_31_Q : STD_LOGIC; 
  signal NlwRenamedSig_OI_tx_statistics_vector_30_Q : STD_LOGIC; 
  signal NlwRenamedSig_OI_tx_statistics_vector_2_Q : STD_LOGIC; 
  signal NlwRenamedSig_OI_rx_reset_out : STD_LOGIC; 
  signal NlwRenamedSig_OI_rx_statistics_valid : STD_LOGIC; 
  signal NlwRenamedSig_OI_tx_reset_out : STD_LOGIC; 
  signal NlwRenamedSig_OI_tx_axis_mac_tready : STD_LOGIC; 
  signal NlwRenamedSig_OI_tx_statistics_valid : STD_LOGIC; 
  signal NlwRenamedSig_OI_gmii_tx_en : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG6_OUT211_5167 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12_shift5_5166 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12_shift4_5165 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12_shift3_5164 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12_shift2_5163 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12_shift1_5162 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG6_OUT21_5161 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_REG6_OUT2_5160 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_STATISTICS_VECTOR_22_5159 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N381 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N380 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N379 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N378 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N377 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N376 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N375 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N374 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N373 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N372 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N371 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N370 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N369 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N368 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N367 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N366 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N365 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N364 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_1_5140 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb11 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_4_1_5138 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_0_rstpot_5137 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_1_rstpot_5136 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_2_rstpot_5135 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_3_rstpot_5134 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_4_rstpot_5133 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_5_rstpot_5132 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_6_rstpot_5131 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_7_rstpot_5130 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_8_rstpot_5129 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_9_rstpot_5128 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_10_rstpot_5127 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_11_rstpot_5126 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_12_rstpot_5125 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_13_rstpot_5124 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_14_rstpot_5123 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_0_rstpot_5122 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_1_rstpot_5121 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_2_rstpot_5120 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_3_rstpot_5119 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_4_rstpot_5118 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_5_rstpot_5117 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_6_rstpot_5116 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_7_rstpot_5115 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_1_1_5114 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_0_1_5113 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_2_1_5112 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_3_1_5111 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_7_rstpot_5110 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_0_rstpot_5109 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_1_rstpot_5108 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_2_rstpot_5107 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_3_rstpot_5106 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_4_rstpot_5105 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_5_rstpot_5104 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_6_rstpot_5103 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_rstpot_5102 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_0_rstpot_5101 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_1_rstpot_5100 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_rstpot_5099 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_3_rstpot_5098 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_4_rstpot_5097 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_5_rstpot_5096 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_6_rstpot_5095 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_7_rstpot_5094 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_8_rstpot_5093 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_9_rstpot_5092 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_10_rstpot_5091 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_11_rstpot_5090 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_12_rstpot_5089 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_13_rstpot_5088 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_0_rstpot_5087 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_2_rstpot_5086 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_4_rstpot_5085 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_6_rstpot_5084 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_0_rstpot_5083 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_1_rstpot_5082 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_2_rstpot_5081 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_3_rstpot_5080 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_4_rstpot_5079 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_5_rstpot_5078 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_6_rstpot_5077 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_7_rstpot_5076 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_21 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2_5074 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD_0_rstpot_5073 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD_1_rstpot_5072 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_2_rstpot_5071 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_4_rstpot_5070 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_5_rstpot_5069 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_6_rstpot_5068 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_7_rstpot_5067 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_1_5066 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_0_rstpot_5065 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_1_rstpot_5064 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_2_rstpot_5063 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_3_rstpot_5062 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_4_rstpot_5061 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_5_rstpot_5060 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_6_rstpot_5059 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_rstpot_5058 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_5057 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N362 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N360 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N356 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N354 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N352 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N350 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N348 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N346 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N344 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N342 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N340 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N336 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N335 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N334 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N332 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N330 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N328 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N326 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N322 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N320 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N318 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N316 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N312 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N310 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N308 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N306 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N304 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N302 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N300 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N298 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N296 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N293 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N291 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N289 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N283 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N281 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N279 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N277 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N275 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N273 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N263 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N261 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N259 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_3_rstpot_5013 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_1_rstpot_5012 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_2_rstpot_5011 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_0_rstpot_5010 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_filter_tuser_3_rstpot_5009 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_filter_tuser_2_rstpot_5008 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_filter_tuser_1_rstpot_5007 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_filter_tuser_0_rstpot_5006 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N257 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N255 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N251 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N249 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N247 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N245 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_69_o_GND_69_o_mux_24_OUT261_lut : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N243 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N241 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N239 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N237 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N236 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N235 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N233 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N232 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N230 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N228 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N226 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N222 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N220 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MIIM_ENABLE_rstpot1_4985 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filtered_data_valid_rstpot1_4984 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_ENABLE_REG_rstpot1_4983 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ENABLE_REG_rstpot1_4982 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ENGINE_ERR_rstpot1_4981 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GOOD_FRAME_rstpot1_4980 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME_rstpot1_4979 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_STATISTICS_VALID_rstpot1_4978 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_LENGTH_TYPE_ERR_rstpot1_4977 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PADDED_FRAME_rstpot1_4976 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_WITH_FCS_rstpot1_4975 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_MATCH_rstpot1_4974 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_ENABLE_rstpot1_4973 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_INT_rstpot1_4972 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_MATCH_rstpot1_4971 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FCS_rstpot1_4970 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_rstpot1_4969 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_DATA_rstpot1_4968 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_rstpot1_4967 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_FINAL_rstpot1_4966 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_2_rstpot1_4965 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC100_EN_rstpot1_4964 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC1000_EN_rstpot1_4963 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_NUMBER_OF_BYTES_rstpot1_4962 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_rstpot_4961 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_end_rstpot_4960 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_2_rstpot_4959 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_mac_tlast_rstpot_4958 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_mac_tvalid_rstpot_4957 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_rdack_rstpot_4956 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_wrack_rstpot_4955 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_error_rstpot_4954 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_rdack_rstpot_4953 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_wrack_rstpot_4952 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_update_pause_ad_sync_reg_rstpot_4951 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_rdce_re_int_rstpot_4950 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_rstpot_4949 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_rstpot_4948 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_irq_rstpot_4947 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_tx_bin_rstpot_4946 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_rx_bin_rstpot_4945 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wepa_rstpot_4944 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_no_burst_rstpot_4943 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1_rstpot_4942 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_ENABLE_REG_rstpot_4941 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_15_rstpot_4940 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_14_rstpot_4939 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_13_rstpot_4938 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_10_rstpot_4937 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_12_rstpot_4936 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_11_rstpot_4935 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_9_rstpot_4934 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_8_rstpot_4933 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_7_rstpot_4932 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_6_rstpot_4931 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_3_rstpot_4930 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_5_rstpot_4929 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_4_rstpot_4928 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_2_rstpot_4927 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_1_rstpot_4926 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_0_rstpot_4925 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_ENABLE_rstpot_4924 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_ENABLE_rstpot_4923 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_UPDATE_PAUSE_AD_INT_rstpot_4922 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_RST_rstpot_4921 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_RST_rstpot_4920 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_INIT_rstpot_4919 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_rstpot_4918 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_filter_tuser_4_rstpot_4917 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_promiscuous_mode_sample_rstpot_4916 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_rstpot_4915 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_unicast_match_cap_rstpot_4914 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_filter_enable_reg_3_rstpot_4913 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_filter_enable_reg_0_rstpot_4912 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_filter_enable_reg_2_rstpot_4911 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_filter_enable_reg_1_rstpot_4910 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ipic_ier_0_rstpot_4909 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_set_isr_0_rstpot_4908 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_clear_isr_0_rstpot_4907 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_data_0_rstpot_4906 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_rstpot_4905 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_response_toggle_rstpot_4904 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_rstpot_4903 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx_rstpot_4902 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET_rstpot_4901 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MATCH_FRAME_INT_rstpot_4900 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_rstpot_4899 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_rstpot_4898 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_rstpot_4897 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_rstpot_4896 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_rstpot_4895 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_rstpot_4894 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_rstpot_4893 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_rstpot_4892 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_rstpot_4891 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_BAD_rstpot_4890 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_rstpot_4889 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_GOOD_rstpot_4888 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_rstpot_4887 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_rstpot_4886 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_rstpot_4885 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_rstpot_4884 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2_rstpot_4883 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_SUCCESS_rstpot_4882 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE5_MATCH_rstpot_4881 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIN_PKT_LEN_REACHED_rstpot_4880 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN_rstpot_4879 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_rstpot_4878 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_rstpot_4877 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_14_rt_4876 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_xor_10_rt_4875 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_14_rt_4874 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_1_rt_4873 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_2_rt_4872 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_3_rt_4871 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_4_rt_4870 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_5_rt_4869 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_6_rt_4868 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_7_rt_4867 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_8_rt_4866 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_9_rt_4865 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_10_rt_4864 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_11_rt_4863 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_12_rt_4862 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_13_rt_4861 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_14_rt_4860 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_15_rt_4859 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_16_rt_4858 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_17_rt_4857 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_18_rt_4856 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_19_rt_4855 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_20_rt_4854 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_21_rt_4853 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_22_rt_4852 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_23_rt_4851 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_24_rt_4850 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_25_rt_4849 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_26_rt_4848 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_27_rt_4847 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_28_rt_4846 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_29_rt_4845 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_30_rt_4844 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_31_rt_4843 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_1_rt_4842 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_2_rt_4841 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_3_rt_4840 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_4_rt_4839 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_5_rt_4838 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_6_rt_4837 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_7_rt_4836 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_8_rt_4835 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_9_rt_4834 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_10_rt_4833 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_11_rt_4832 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_12_rt_4831 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_13_rt_4830 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_14_rt_4829 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_15_rt_4828 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_16_rt_4827 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_17_rt_4826 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_18_rt_4825 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_19_rt_4824 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_20_rt_4823 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_21_rt_4822 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_22_rt_4821 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_23_rt_4820 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_24_rt_4819 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_25_rt_4818 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_26_rt_4817 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_27_rt_4816 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_28_rt_4815 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_29_rt_4814 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_30_rt_4813 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_1_rt_4812 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_2_rt_4811 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_3_rt_4810 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_4_rt_4809 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_5_rt_4808 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_6_rt_4807 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_7_rt_4806 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_8_rt_4805 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_9_rt_4804 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_10_rt_4803 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_11_rt_4802 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_12_rt_4801 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_13_rt_4800 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_1_rt_4799 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_2_rt_4798 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_3_rt_4797 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_4_rt_4796 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_5_rt_4795 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_6_rt_4794 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_7_rt_4793 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_8_rt_4792 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_9_rt_4791 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_X36_1I4_rt_4790 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I4_rt_4789 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I26_rt_4788 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I233_rt_4787 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I259_rt_4786 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I246_rt_4785 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I298_rt_4784 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I285_rt_4783 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I272_rt_4782 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I4_rt_4781 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I26_rt_4780 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I233_rt_4779 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I259_rt_4778 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I246_rt_4777 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I298_rt_4776 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I285_rt_4775 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I272_rt_4774 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I4_rt_4773 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I26_rt_4772 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I233_rt_4771 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I259_rt_4770 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I246_rt_4769 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I298_rt_4768 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I285_rt_4767 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I272_rt_4766 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I4_rt_4765 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I26_rt_4764 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I233_rt_4763 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I259_rt_4762 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I246_rt_4761 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I298_rt_4760 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I285_rt_4759 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I272_rt_4758 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I4_rt_4757 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I298_rt_4756 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I298_rt_4755 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I4_rt_4754 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I272_rt_4753 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I285_rt_4752 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I298_rt_4751 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I246_rt_4750 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I259_rt_4749 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I233_rt_4748 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I26_rt_4747 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I4_rt_4746 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I272_rt_4745 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I285_rt_4744 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I298_rt_4743 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I246_rt_4742 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I259_rt_4741 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I233_rt_4740 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I26_rt_4739 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I4_rt_4738 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I272_rt_4737 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I285_rt_4736 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I298_rt_4735 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I246_rt_4734 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I259_rt_4733 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I233_rt_4732 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I26_rt_4731 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I4_rt_4730 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I272_rt_4729 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I285_rt_4728 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I298_rt_4727 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I246_rt_4726 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I259_rt_4725 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I233_rt_4724 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I26_rt_4723 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I4_rt_4722 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_X36_1I4_rt_4721 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_1_rt_4720 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_2_rt_4719 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_3_rt_4718 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_4_rt_4717 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_5_rt_4716 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_6_rt_4715 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_7_rt_4714 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_8_rt_4713 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_9_rt_4712 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_10_rt_4711 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_11_rt_4710 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_12_rt_4709 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_13_rt_4708 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT_glue_rst_4707 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_HOLD_MA_INIT_glue_set_4706 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_REQ_INT_REC_glue_set_4705 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_READY_INT_REC_glue_set_4704 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_match_glue_set_4703 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_match_glue_set_4702 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_match_glue_set_4701 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_match_glue_set_4700 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_match_glue_set_4699 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcast_match_glue_set_4698 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_glue_set_4697 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_glue_set_4696 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rxstatsaddressmatch_glue_set_4695 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_uc_glue_set_4694 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_0_glue_set_4693 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_0_glue_set_4692 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_1_glue_set_4691 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_1_glue_set_4690 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_2_glue_set_4689 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_2_glue_set_4688 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_3_glue_set_4687 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_3_glue_set_4686 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_access_glue_set_4685 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_sat_glue_set_4684 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_1_glue_set_4683 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_0_glue_set_4682 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_wrack_glue_set_4681 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_glue_set_4680 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ipic_isr_0_glue_set_4679 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_glue_set_4678 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_HELD_glue_set_4677 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_glue_ce_4676 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT_glue_set_4675 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_1_glue_set_4674 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_glue_set_4673 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_0_glue_set_4672 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_OPCODE_INT_glue_set_4671 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_OPCODE_INT_glue_ce_4670 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_REQ_INT_glue_set_4669 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_REQ_INT_glue_ce_4668 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_PAUSE_VECTOR_0_glue_set_4667 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_0_fast_statistics_increment_control_glue_set_4666 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_1_fast_statistics_increment_control_glue_set_4665 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_2_fast_statistics_increment_control_glue_set_4664 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_3_fast_statistics_increment_control_glue_set_4663 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_4_frame_size_stats1_increment_control_glue_set_4662 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_5_frame_size_stats1_increment_control_glue_set_4661 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_6_frame_size_stats1_increment_control_glue_set_4660 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_7_frame_size_stats1_increment_control_glue_set_4659 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_8_frame_size_stats1_increment_control_glue_set_4658 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_9_frame_size_stats1_increment_control_glue_set_4657 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_10_frame_size_stats1_increment_control_glue_set_4656 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_11_frame_size_stats2_increment_control_glue_set_4655 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_12_frame_size_stats2_increment_control_glue_set_4654 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_13_frame_size_stats2_increment_control_glue_set_4653 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_14_frame_size_stats2_increment_control_glue_set_4652 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_15_frame_size_stats2_increment_control_glue_set_4651 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_16_frame_size_stats2_increment_control_glue_set_4650 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_17_frame_size_stats2_increment_control_glue_set_4649 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_18_general_statisics_increment_control_glue_set_4648 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_19_general_statisics_increment_control_glue_set_4647 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_20_general_statisics_increment_control_glue_set_4646 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_21_general_statisics_increment_control_glue_set_4645 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_22_general_statisics_increment_control_glue_set_4644 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_23_general_statisics_increment_control_glue_set_4643 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_24_general_statisics_increment_control_glue_set_4642 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_25_general_statisics_increment_control_glue_set_4641 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_26_general_statisics_increment_control_glue_set_4640 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_27_general_statisics_increment_control_glue_set_4639 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_28_general_statisics_increment_control_glue_set_4638 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_29_general_statisics_increment_control_glue_set_4637 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_30_general_statisics_increment_control_glue_set_4636 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_31_general_statisics_increment_control_glue_set_4635 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_32_general_statisics_increment_control_glue_set_4634 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_33_general_statisics_increment_control_glue_set_4633 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_return_error_glue_set_4632 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_return_high_word_glue_set_4631 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_gate_tready_glue_set_4630 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_ignore_packet_glue_set_4629 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_valid_glue_set_4628 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_underrun_glue_set_4627 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_glue_set_4626 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst2_glue_set_4625 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_assert_glue_set_4624 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst1_glue_set_4623 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_underrun_glue_set_4622 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tlast_reg_glue_set_4621 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_glue_set_4620 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MIN_SIZE_glue_set_4619 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_glue_set_4618 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_glue_set_4617 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_glue_set_4616 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_VALIDATE_REQUIRED_glue_set_4615 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_0_glue_set_4614 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_1_glue_set_4613 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_2_glue_set_4612 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_3_glue_set_4611 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_4_glue_set_4610 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_5_glue_set_4609 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_6_glue_set_4608 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_7_glue_set_4607 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_8_glue_set_4606 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_9_glue_set_4605 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_10_glue_set_4604 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_11_glue_set_4603 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_12_glue_set_4602 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_13_glue_set_4601 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_4_glue_set_4600 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_3_glue_rst_4599 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_2_glue_rst_4598 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_TX_EN_DELAY_glue_set_4597 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CAPTURE_glue_set_4596 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N218 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N216 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING1011_4593 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING1010_4592 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING109_4591 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING108_4590 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING107_4589 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING106_4588 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING105_4587 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING104_4586 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING103_4585 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING102_4584 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING101_4583 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING10 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N214 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_26_2_4580 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_26_1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_27_2_4577 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_27_1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_28_2_4575 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_28_1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_29_2_4573 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_29_1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0715_17_2_4569 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0715_17_1_4568 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0716_19_2_4566 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0716_19_1_4565 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0716_20_2_4563 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0716_20_1_4562 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0719_23_2_4560 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0719_23_1_4559 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0713_16_3_4557 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0713_16_2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_32_4_4554 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_32_3_4553 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_32_2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0715_18_2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0718_21_2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0721_25_2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N212 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N210 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N206 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N204 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N202 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_30_3_4540 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_30_2_4539 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_30_1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_31_3_4537 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_31_2_4536 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_31_1_4535 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0719_22_2_4534 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0719_22_1_4533 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0719_24_2_4531 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0719_24_1_4530 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_5_CLK_DIVIDE_INT_5_equal_6_o61_4528 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_5_CLK_DIVIDE_INT_5_equal_6_o6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT210 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT41_4524 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT51_4522 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT33_4520 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT71_4518 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT81_4516 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT8 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT61_4514 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT112_4512 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT111_4511 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT91_4510 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT9 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT101_4508 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT10 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT121_4506 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT12 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT131_4504 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT13 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT161_4502 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT16 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT141_4500 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT14 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT151_4498 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT15 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT181_4496 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT18 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT201_4494 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT20 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT171_4492 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT17 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT191_4490 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT19 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT221_4488 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT22_4487 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT211_4486 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT21_4485 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT231_4484 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT23_4483 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT241_4482 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT24 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT261_4480 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT26 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT271_4478 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT27 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT251_4476 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT25 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT301_4474 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT30 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT281_4472 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT28 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT291_4470 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT29 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT321_4468 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT32_4467 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT11 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_n00832_4464 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_n00831_4463 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N196 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_n00832_4461 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_n00831_4460 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N194 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_n00832_4458 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_n00831_4457 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N192 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_n00832_4455 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_n00831_4454 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N190 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N188 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N186 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_7_expected_pause_data_7_equal_33_o81_4450 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_7_expected_pause_data_7_equal_33_o8 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_comb81_4448 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_comb8 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT13_4446 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT12_4445 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT22_4443 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT21_4442 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT32_4440 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT31_4439 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT42_4437 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT41_4436 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT52_4434 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT51_4433 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT62_4431 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT61_4430 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT72_4428 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT71_4427 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT82_4425 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT81_4424 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT8 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT11_4422 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT21_4420 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT31_4418 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT41_4416 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT51_4414 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT61_4412 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT71_4410 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N184 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N182 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N180 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N178 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N176 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N172 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15_GND_31_o_equal_8_o_15_1_4402 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15_GND_31_o_equal_8_o_15_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_246_o13_4400 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_246_o11_4399 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_246_o1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N170 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N168 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N166 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT193_4394 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT192_4393 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT191_4392 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT19 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT163_4390 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT162_4389 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT161_4388 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT16 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT53_4386 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT52_4385 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT51_4384 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT32_4382 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT31_4381 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT121_4379 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT12 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT141_4377 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT14 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT71_4375 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT103_4373 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT102_4372 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT101_4371 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT10 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In2_4369 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In1_4368 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N164 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N162 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N160 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N158 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N156 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GND_27_o_DATA_7_equal_8_o_7_1_4362 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GND_27_o_DATA_7_equal_8_o_7_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_60_o_PWR_60_o_mux_2_OUT1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_60_o_PWR_60_o_mux_2_OUT2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_60_o_PWR_60_o_mux_2_OUT3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_60_o_PWR_60_o_mux_2_OUT4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_60_o_PWR_60_o_mux_2_OUT5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_60_o_PWR_60_o_mux_2_OUT6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_60_o_PWR_60_o_mux_2_OUT7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_69_o_mux_10_OUT10 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_69_o_mux_10_OUT42_4352 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_69_o_mux_10_OUT41_4351 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_69_o_mux_10_OUT4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_69_o_mux_10_OUT62_4349 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_69_o_mux_10_OUT61_4348 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_69_o_mux_10_OUT6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_69_o_mux_10_OUT8 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address_5_bus2ip_addr_8_equal_34_o61_4345 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address_5_bus2ip_addr_8_equal_34_o6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N152 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N150 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N148 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_In : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N146 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N144 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_tx_state_3_OR_35_o3_4337 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_tx_state_3_OR_35_o1_4336 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_60_o5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_60_o3_4334 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_60_o2_4333 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N142 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N140 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_253_o2_4330 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_253_o1_4329 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n014824_4328 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n014823_4327 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n014822_4326 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n014821_4325 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n01484_4324 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n01483_4323 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n01481_4322 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N138 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_10_LENGTH_TYPE_10_equal_8_o113_4320 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_10_LENGTH_TYPE_10_equal_8_o112_4319 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_10_LENGTH_TYPE_10_equal_8_o111_4318 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_10_LENGTH_TYPE_10_equal_8_o11 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Reset_OR_DriverANDClockEnable41_4316 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N134 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N132 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N130 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Reset_OR_DriverANDClockEnable12_4312 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N128 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_Mmux_RX_DV_REG6_RX_DV_REG6_MUX_838_o11_4310 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_Mmux_RX_DV_REG6_RX_DV_REG6_MUX_838_o1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N124 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N120 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N118 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N114 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N112 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N110 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N108 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N106 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N104 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N102 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N100 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N98 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N96 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N94 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N92 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N90 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N88 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT51_4291 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N84 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N82 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N80 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT281_4286 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT28 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N78 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N76 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N74 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT281_4281 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT28 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N70 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N68 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N66 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT51_4276 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N64 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N62 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N60 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N58 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N56 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N54 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N52 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N50 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N48 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N46 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N44 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N42 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N40 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N38 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N36 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N34 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N32 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N30 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N28 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N26 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_REG_TX_CONTROL_GND_52_o_MUX_600_o112_4254 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_REG_TX_CONTROL_GND_52_o_MUX_600_o111_4253 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N24 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N22 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N20 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N18 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N16 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N14 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N12 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N10 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N8 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_N0 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG1_4214 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG2_4213 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_4212 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_ENABLE_REG_4211 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_MDIO_CLK_REG_AND_505_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_MDIO_CLK_REG_AND_501_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_OUT_RISING : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_TRISTATE_COMB_4185 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0253_inv_4184 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT5_4178 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_MIIM_READY_D1_INT_4161 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_HOLD_MA_INIT_4160 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_14_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_13_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_12_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_11_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_10_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_9_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_8_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_7_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_6_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_536_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_W_R_AND_537_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_REG_4141 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_11_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_MIIM_READY_EDGE_INT_PWR_57_o_AND_539_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0385_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0379_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0442_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Reset_OR_DriverANDClockEnable_4087 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0466_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0462_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0496_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0518_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0394_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0387_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0381_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_100_o_10_1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_95_o_10_1_4078 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_15_o_10_1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0462_inv1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MIIM_ENABLE_4008 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_INIT_4007 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_15_4004 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_14_4003 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_13_4002 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_12_4001 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_11_4000 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_10_3999 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_9_3998 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_8_3997 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_7_3996 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_6_3995 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_5_3994 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_4_3993 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_3_3992 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_2_3991 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_1_3990 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_0_3989 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT_3988 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_3981 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_REQ_INT_REC_3980 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_STATE_VAR_INT_3979 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_WR_INT : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_CE_0 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_RD_INT_inv_0 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT_INT_val : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd1_3964 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_1_rx_enable_AND_8_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state_1_rx_enable_AND_7_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_filter_match_3_rx_good_frame_OR_22_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state_1_rx_enable_AND_10_o_inv1_0 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd2_In : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd1_In : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd2_3954 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_rdack_reg_3953 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_wrack_reg_3952 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_error_reg_3951 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_bus2ip_addr_10_mux_4_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_bus2ip_addr_10_mux_4_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_bus2ip_addr_10_mux_4_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_bus2ip_addr_10_mux_4_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_clk_en : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_wrack_stats_ip2bus_wrack_af_OR_531_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_31_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_30_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_29_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_28_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_27_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_26_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_25_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_24_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_23_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_22_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_21_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_20_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_19_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_18_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_17_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_16_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_15_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_14_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_13_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_12_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_11_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_10_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_9_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_8_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_7_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_6_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_1_3896 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_2_3895 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_3_3894 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_4_3893 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_5_3892 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_6_3891 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_7_3890 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_0_3889 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_0_compare_mac_data_0_OR_449_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_1_compare_mac_data_1_OR_450_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_2_compare_mac_data_2_OR_451_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_3_compare_mac_data_3_OR_452_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_4_compare_mac_data_4_OR_453_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_5_compare_mac_data_5_OR_454_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_6_compare_mac_data_6_OR_455_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_7_compare_mac_data_7_OR_456_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_0_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_compare_mac_data_0_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_1_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_compare_mac_data_1_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_2_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_compare_mac_data_2_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_3_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_compare_mac_data_3_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_4_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_compare_mac_data_4_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_5_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_compare_mac_data_5_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_6_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_compare_mac_data_6_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_7_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_compare_mac_data_7_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_1_3864 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_2_3863 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_3_3862 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_4_3861 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_5_3860 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_6_3859 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_7_3858 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_0_3857 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_0_compare_mac_data_0_OR_449_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_1_compare_mac_data_1_OR_450_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_2_compare_mac_data_2_OR_451_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_3_compare_mac_data_3_OR_452_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_4_compare_mac_data_4_OR_453_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_5_compare_mac_data_5_OR_454_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_6_compare_mac_data_6_OR_455_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_7_compare_mac_data_7_OR_456_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_0_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_compare_mac_data_0_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_1_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_compare_mac_data_1_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_2_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_compare_mac_data_2_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_3_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_compare_mac_data_3_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_4_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_compare_mac_data_4_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_5_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_compare_mac_data_5_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_6_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_compare_mac_data_6_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_7_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_compare_mac_data_7_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_1_3832 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_2_3831 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_3_3830 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_4_3829 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_5_3828 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_6_3827 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_7_3826 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_0_3825 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_0_compare_mac_data_0_OR_449_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_1_compare_mac_data_1_OR_450_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_2_compare_mac_data_2_OR_451_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_3_compare_mac_data_3_OR_452_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_4_compare_mac_data_4_OR_453_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_5_compare_mac_data_5_OR_454_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_6_compare_mac_data_6_OR_455_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_7_compare_mac_data_7_OR_456_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_0_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_compare_mac_data_0_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_1_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_compare_mac_data_1_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_2_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_compare_mac_data_2_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_3_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_compare_mac_data_3_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_4_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_compare_mac_data_4_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_5_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_compare_mac_data_5_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_6_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_compare_mac_data_6_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_7_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_compare_mac_data_7_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_1_3800 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_2_3799 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_3_3798 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_4_3797 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_5_3796 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_6_3795 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_7_3794 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_0_3793 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_0_compare_mac_data_0_OR_449_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_1_compare_mac_data_1_OR_450_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_2_compare_mac_data_2_OR_451_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_3_compare_mac_data_3_OR_452_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_4_compare_mac_data_4_OR_453_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_5_compare_mac_data_5_OR_454_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_6_compare_mac_data_6_OR_455_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_7_compare_mac_data_7_OR_456_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_0_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_compare_mac_data_0_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_1_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_compare_mac_data_1_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_2_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_compare_mac_data_2_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_3_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_compare_mac_data_3_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_4_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_compare_mac_data_4_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_5_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_compare_mac_data_5_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_6_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_compare_mac_data_6_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_7_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_compare_mac_data_7_Q : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_1_3768 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_2_3767 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_3_3766 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_4_3765 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_5_3764 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_6_3763 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_7_3762 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_0_3761 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_0_compare_mac_data_0_OR_449_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_1_compare_mac_data_1_OR_450_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_2_compare_mac_data_2_OR_451_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_3_compare_mac_data_3_OR_452_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_4_compare_mac_data_4_OR_453_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_5_compare_mac_data_5_OR_454_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_6_compare_mac_data_6_OR_455_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_7_compare_mac_data_7_OR_456_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_match_3744 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_match_3727 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_match_3710 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_match_3693 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_match_3676 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_7_expected_pause_data_7_equal_33_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_comb : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_31_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_30_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_29_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_28_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_27_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_26_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_25_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_24_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_23_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_22_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_21_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_20_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_19_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_18_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_17_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_16_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_15_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_14_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_13_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_12_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_11_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_10_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_9_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_8_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_7_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_6_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_sync_update_data_sync2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_sync_enable_data_sync2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_sync_enable_data_sync2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_sync_enable_data_sync2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_sync_enable_data_sync2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_srl16 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_resync_promiscuous_mode_data_sync2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_3611 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_update_pause_ad_sync_reg_3610 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg2_3609 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcast_byte_match_3602 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcastaddressmatch_int_3601 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_unicast_match_cap_3600 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_reg_3596 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pauseaddressmatch_int_3595 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_reg_3594 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_specialpauseaddressmatch_int_3593 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_configurable_match_cap_0_3592 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_configurable_match_cap_1_3591 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_configurable_match_cap_2_3590 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_configurable_match_cap_3_3589 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_match_3588 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_srl16_reg1_3587 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_srl16_reg2_3586 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_3585 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_promiscuous_mode_sample_3584 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_sat_3583 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcast_match_3582 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_3581 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_3580 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_3579 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_access_reg_3570 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_3533 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_uc_3532 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_0_3531 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_0_3530 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_1_3529 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_1_3528 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_2_3527 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_2_3526 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_3_3525 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_3_3524 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_access_3523 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_GND_101_o_uc_ram_data_7_mux_133_OUT_7_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_GND_101_o_uc_ram_data_7_mux_133_OUT_6_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_GND_101_o_uc_ram_data_7_mux_133_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_GND_101_o_uc_ram_data_7_mux_133_OUT_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_GND_101_o_uc_ram_data_7_mux_133_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_GND_101_o_uc_ram_data_7_mux_133_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_GND_101_o_uc_ram_data_7_mux_133_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_GND_101_o_uc_ram_data_7_mux_133_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_configurable_match_cap_0_GND_101_o_MUX_1801_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_configurable_match_cap_1_GND_101_o_MUX_1806_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_configurable_match_cap_2_GND_101_o_MUX_1811_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_configurable_match_cap_3_GND_101_o_MUX_1816_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_7_PWR_73_o_equal_11_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_29_OUT_7_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_29_OUT_6_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_29_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_29_OUT_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_29_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_29_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_29_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_29_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_rx_data_valid_reg2_AND_817_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcastaddressmatch_int_GND_101_o_MUX_1737_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pauseaddressmatch_int_GND_101_o_MUX_1782_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_specialpauseaddressmatch_int_GND_101_o_MUX_1794_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0509 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_bus2ip_ce_bus2ip_wrce_AND_837_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_match_GND_101_o_MUX_1820_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe_2_GND_101_o_MUX_1773_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0003 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0194 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0706_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0671_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0587_inv_3481 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0626_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0580_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0601_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n05481 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_resync_promiscuous_mode_data_sync1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_sync_enable_data_sync1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_sync_enable_data_sync1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_sync_enable_data_sync1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_sync_enable_data_sync1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_sync_update_data_sync1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_rdack_3423 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_wrack_3422 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_rdce_re_int_3389 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3388 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3380 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3379 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_resync_promiscuous_mode_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_sync_enable_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_sync_enable_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_sync_enable_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_sync_enable_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_comb_bus2ip_ce_AND_766_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb_bus2ip_addr_3_AND_774_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_31_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_30_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_29_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_28_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_27_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_26_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_25_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_24_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_23_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_22_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_21_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_20_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_19_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_18_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_17_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_16_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_15_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_14_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_13_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_12_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_11_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_10_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_9_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_8_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_7_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_6_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_af_pat_msk_slt_comb : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_n0189_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_gen_sync_0_sync_request_data_sync1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_gen_sync_0_sync_request_data_sync2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_wrce_int_3330 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_rdce_int_3329 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_intr_sync_reg_0_3328 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_cs_int_3327 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_set_isr_0_3326 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_clear_isr_0_3325 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ipic_ier_0_3324 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ipic_isr_0_3323 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_cs_int_bus2ip_addr_3_AND_562_o_3322 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_GND_67_o_bus2ip_wrce_int_MUX_1311_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_cs_int_bus2ip_addr_3_AND_570_o_3320 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_GND_67_o_bus2ip_rdce_int_MUX_1310_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_REG_3301 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_3294 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15_GND_31_o_equal_8_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0082_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv_3291 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT8 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT9 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT10 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT11 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT12 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT13 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT14 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT15 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_246_o12_3237 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN2_3235 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN3_3234 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN1_3233 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN1_GOOD_FRAME_IN3_OR_97_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_n0034_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_3166 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_3165 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_INT_3164 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_CONTROL_3155 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_REG_3146 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_HELD_3145 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_3144 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT_3143 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_COMB : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_INV_44_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0156 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0150_3134 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_Mux_26_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_7_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_6_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0176_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0183_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_In : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_3119 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0200_inv_3118 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mcount_DATA_COUNT_val : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_Mux_26_o11_3113 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_REQ_INT_3104 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_OPCODE_INT_3103 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0100_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv1_3080 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0127_inv_3078 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n00811_3072 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GND_27_o_DATA_7_equal_8_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GOOD_FRAME_COMB : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_FRAME_COMB : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_PAUSE_REQ_LOCAL : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_CONTROL_COMPLETE : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_3025 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_enable_data_sync2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_duplex_data_sync2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_ENABLE_REG_3022 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_3021 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_3020 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_enable_data_sync2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_duplex_data_sync2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_UNDERRUN_INT_3017 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ENABLE_REG_3016 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_duplex_data_sync1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_enable_data_sync1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_duplex_data_sync1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_enable_data_sync1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_0_fast_statistics_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_0_fast_statistics_increment_vector_sync_reg_3010 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_0_fast_statistics_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_1_fast_statistics_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_1_fast_statistics_increment_vector_sync_reg_3007 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_1_fast_statistics_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_2_fast_statistics_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_2_fast_statistics_increment_vector_sync_reg_3004 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_2_fast_statistics_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_3_fast_statistics_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_3_fast_statistics_increment_vector_sync_reg_3001 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_3_fast_statistics_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_4_frame_size_stats1_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_4_frame_size_stats1_increment_vector_sync_reg_2998 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_4_frame_size_stats1_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_5_frame_size_stats1_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_5_frame_size_stats1_increment_vector_sync_reg_2995 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_5_frame_size_stats1_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_6_frame_size_stats1_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_6_frame_size_stats1_increment_vector_sync_reg_2992 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_6_frame_size_stats1_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_7_frame_size_stats1_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_7_frame_size_stats1_increment_vector_sync_reg_2989 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_7_frame_size_stats1_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_8_frame_size_stats1_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_8_frame_size_stats1_increment_vector_sync_reg_2986 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_8_frame_size_stats1_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_9_frame_size_stats1_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_9_frame_size_stats1_increment_vector_sync_reg_2983 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_9_frame_size_stats1_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_10_frame_size_stats1_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_10_frame_size_stats1_increment_vector_sync_reg_2980 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_10_frame_size_stats1_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_11_frame_size_stats2_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_11_frame_size_stats2_increment_vector_sync_reg_2977 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_11_frame_size_stats2_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_12_frame_size_stats2_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_12_frame_size_stats2_increment_vector_sync_reg_2974 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_12_frame_size_stats2_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_13_frame_size_stats2_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_13_frame_size_stats2_increment_vector_sync_reg_2971 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_13_frame_size_stats2_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_14_frame_size_stats2_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_14_frame_size_stats2_increment_vector_sync_reg_2968 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_14_frame_size_stats2_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_15_frame_size_stats2_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_15_frame_size_stats2_increment_vector_sync_reg_2965 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_15_frame_size_stats2_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_16_frame_size_stats2_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_16_frame_size_stats2_increment_vector_sync_reg_2962 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_16_frame_size_stats2_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_17_frame_size_stats2_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_17_frame_size_stats2_increment_vector_sync_reg_2959 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_17_frame_size_stats2_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_18_general_statisics_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_18_general_statisics_increment_vector_sync_reg_2956 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_18_general_statisics_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_19_general_statisics_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_19_general_statisics_increment_vector_sync_reg_2953 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_19_general_statisics_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_20_general_statisics_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_20_general_statisics_increment_vector_sync_reg_2950 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_20_general_statisics_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_21_general_statisics_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_21_general_statisics_increment_vector_sync_reg_2947 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_21_general_statisics_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_22_general_statisics_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_22_general_statisics_increment_vector_sync_reg_2944 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_22_general_statisics_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_23_general_statisics_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_23_general_statisics_increment_vector_sync_reg_2941 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_23_general_statisics_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_24_general_statisics_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_24_general_statisics_increment_vector_sync_reg_2938 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_24_general_statisics_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_25_general_statisics_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_25_general_statisics_increment_vector_sync_reg_2935 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_25_general_statisics_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_26_general_statisics_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_26_general_statisics_increment_vector_sync_reg_2932 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_26_general_statisics_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_27_general_statisics_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_27_general_statisics_increment_vector_sync_reg_2929 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_27_general_statisics_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_28_general_statisics_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_28_general_statisics_increment_vector_sync_reg_2926 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_28_general_statisics_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_29_general_statisics_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_29_general_statisics_increment_vector_sync_reg_2923 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_29_general_statisics_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_30_general_statisics_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_30_general_statisics_increment_vector_sync_reg_2920 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_30_general_statisics_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_31_general_statisics_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_31_general_statisics_increment_vector_sync_reg_2917 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_31_general_statisics_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_32_general_statisics_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_32_general_statisics_increment_vector_sync_reg_2914 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_32_general_statisics_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_33_general_statisics_sync_inc_vector_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_33_general_statisics_increment_vector_sync_reg_2911 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_33_general_statisics_sync_inc_vector_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_RX_RESET_I_R2_2909 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_RX_RESET_I_R1_2908 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_RX_RESET_I_R3_2907 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_RX_RESET_I_R3_PWR_21_o_MUX_14_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_TX_RESET_I_R2_2905 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_TX_RESET_I_R1_2904 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_TX_RESET_I_R3_2903 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_TX_RESET_I_R3_PWR_21_o_MUX_14_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R2_2901 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R1_2900 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R3_2899 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R3_PWR_21_o_MUX_14_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R2_2897 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R1_2896 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R3_2895 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R3_PWR_21_o_MUX_14_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_SYNC_STATS_RESET_R2_2893 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_SYNC_STATS_RESET_R1_2892 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_SYNC_STATS_RESET_R3_2891 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_SYNC_STATS_RESET_R3_PWR_21_o_MUX_14_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_SYNC_STATS_RESET_R2_2889 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_SYNC_STATS_RESET_R1_2888 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_SYNC_STATS_RESET_R3_2887 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_SYNC_STATS_RESET_R3_PWR_21_o_MUX_14_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_SYNC_STATS_RESET_R2_2885 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_SYNC_STATS_RESET_R1_2884 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_SYNC_STATS_RESET_R3_2883 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_SYNC_STATS_RESET_R3_PWR_21_o_MUX_14_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_SYNC_STATS_RESET_R2_2881 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_SYNC_STATS_RESET_R1_2880 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_SYNC_STATS_RESET_R3_2879 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_SYNC_STATS_RESET_R3_PWR_21_o_MUX_14_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_SYNC_STATS_RESET_R4_2877 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_0_sync_accum_gray_i_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_1_sync_accum_gray_i_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_2_sync_accum_gray_i_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_3_sync_accum_gray_i_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_5_sync_accum_gray_i_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_7_accumulator_6_XOR_347_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_6_accumulator_5_XOR_348_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_5_accumulator_4_XOR_349_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_4_accumulator_3_XOR_350_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_3_accumulator_2_XOR_351_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_2_accumulator_1_XOR_352_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_1_accumulator_0_XOR_353_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_0_XOR_381_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_1_XOR_374_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_2_XOR_368_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_3_XOR_363_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_4_XOR_359_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_5_XOR_356_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_6_XOR_354_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Maccum_accumulator_xor_5_11_2830 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_SYNC_STATS_RESET_R4_2821 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_0_sync_accum_gray_i_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_1_sync_accum_gray_i_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_2_sync_accum_gray_i_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_3_sync_accum_gray_i_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_5_sync_accum_gray_i_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_7_accumulator_6_XOR_347_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_6_accumulator_5_XOR_348_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_5_accumulator_4_XOR_349_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_4_accumulator_3_XOR_350_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_3_accumulator_2_XOR_351_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_2_accumulator_1_XOR_352_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_1_accumulator_0_XOR_353_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_0_XOR_381_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_1_XOR_374_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_2_XOR_368_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_3_XOR_363_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_4_XOR_359_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_5_XOR_356_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_6_XOR_354_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Maccum_accumulator_xor_5_11_2774 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_SYNC_STATS_RESET_R4_2765 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_0_sync_accum_gray_i_data_in : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_1_sync_accum_gray_i_data_in : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_2_sync_accum_gray_i_data_in : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_3_sync_accum_gray_i_data_in : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_4_sync_accum_gray_i_data_in : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_5_sync_accum_gray_i_data_in : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_6_sync_accum_gray_i_data_in : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_7_sync_accum_gray_i_data_in : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_7_accumulator_6_XOR_347_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_6_accumulator_5_XOR_348_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_5_accumulator_4_XOR_349_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_4_accumulator_3_XOR_350_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_3_accumulator_2_XOR_351_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_2_accumulator_1_XOR_352_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_1_accumulator_0_XOR_353_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_refclk_7_accum_gray_refclk_0_XOR_381_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_refclk_7_accum_gray_refclk_1_XOR_374_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_refclk_7_accum_gray_refclk_2_XOR_368_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_refclk_7_accum_gray_refclk_3_XOR_363_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_refclk_7_accum_gray_refclk_4_XOR_359_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_refclk_7_accum_gray_refclk_5_XOR_356_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_refclk_7_accum_gray_refclk_6_XOR_354_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Maccum_accumulator_xor_5_11_2718 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_SYNC_STATS_RESET_R4_2709 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_0_sync_accum_gray_i_data_in : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_1_sync_accum_gray_i_data_in : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_2_sync_accum_gray_i_data_in : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_3_sync_accum_gray_i_data_in : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_4_sync_accum_gray_i_data_in : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_5_sync_accum_gray_i_data_in : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_6_sync_accum_gray_i_data_in : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_7_sync_accum_gray_i_data_in : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_7_accumulator_6_XOR_347_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_6_accumulator_5_XOR_348_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_5_accumulator_4_XOR_349_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_4_accumulator_3_XOR_350_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_3_accumulator_2_XOR_351_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_2_accumulator_1_XOR_352_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_1_accumulator_0_XOR_353_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_refclk_7_accum_gray_refclk_0_XOR_381_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_refclk_7_accum_gray_refclk_1_XOR_374_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_refclk_7_accum_gray_refclk_2_XOR_368_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_refclk_7_accum_gray_refclk_3_XOR_363_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_refclk_7_accum_gray_refclk_4_XOR_359_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_refclk_7_accum_gray_refclk_5_XOR_356_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_refclk_7_accum_gray_refclk_6_XOR_354_o : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Maccum_accumulator_xor_5_11_2662 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync1 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_0_fast_statistics_sync_inc_vector_data_in : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_1_fast_statistics_sync_inc_vector_data_in : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_2_fast_statistics_sync_inc_vector_data_in : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_3_fast_statistics_sync_inc_vector_data_in : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_0_fast_statistics_increment_control_2485 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_1_fast_statistics_increment_control_2484 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_2_fast_statistics_increment_control_2483 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_3_fast_statistics_increment_control_2482 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_4_frame_size_stats1_increment_control_2481 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_5_frame_size_stats1_increment_control_2480 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_6_frame_size_stats1_increment_control_2479 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_7_frame_size_stats1_increment_control_2478 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_8_frame_size_stats1_increment_control_2477 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_9_frame_size_stats1_increment_control_2476 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_10_frame_size_stats1_increment_control_2475 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_11_frame_size_stats2_increment_control_2474 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_12_frame_size_stats2_increment_control_2473 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_13_frame_size_stats2_increment_control_2472 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_14_frame_size_stats2_increment_control_2471 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_15_frame_size_stats2_increment_control_2470 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_16_frame_size_stats2_increment_control_2469 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_17_frame_size_stats2_increment_control_2468 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_18_general_statisics_increment_control_2467 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_19_general_statisics_increment_control_2466 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_20_general_statisics_increment_control_2465 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_21_general_statisics_increment_control_2464 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_22_general_statisics_increment_control_2463 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_23_general_statisics_increment_control_2462 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_24_general_statisics_increment_control_2461 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_25_general_statisics_increment_control_2460 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_26_general_statisics_increment_control_2459 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_27_general_statisics_increment_control_2458 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_28_general_statisics_increment_control_2457 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_29_general_statisics_increment_control_2456 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_30_general_statisics_increment_control_2455 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_31_general_statisics_increment_control_2454 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_32_general_statisics_increment_control_2453 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_33_general_statisics_increment_control_2452 : STD_LOGIC;
 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_sync_request_data_sync2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_fast_2437 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_tx_bin_2436 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_rx_bin_2435 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_0_2434 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_1_2433 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_2_2432 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_3_2431 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_4_2430 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_5_2429 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_reg2_2425 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_reg3_2424 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wepa_2423 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2422 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2406 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_next_2405 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_sync_response_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_request_reg_2139 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_request_reg2_2138 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_21_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_20_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_19_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_18_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_17_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_16_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_15_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_14_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_13_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_12_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_11_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_10_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_9_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_8_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_7_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_6_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_sync_response_data_sync2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_bus2ip_cs_reg_2114 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_response_reg_2113 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_return_error_2112 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_return_high_word_2111 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_sync_request_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address_5_bus2ip_addr_8_equal_34_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_fast_inc_rx_bin_OR_401_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_0_inc_other_2_OR_397_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_3_inc_other_5_OR_399_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_next_inc_reg3_OR_410_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_69_o_mux_10_OUT_6_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_69_o_mux_10_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_69_o_mux_10_OUT_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_69_o_mux_10_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_69_o_mux_10_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_69_o_mux_10_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_69_o_mux_10_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0410 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_bus2ip_cs_int_return_error_OR_414_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_response_reg_return_error_OR_413_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_request_toggle_INV_576_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_bus2ip_cs_int_GND_69_o_MUX_1606_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_31_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_30_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_29_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_28_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_27_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_26_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_25_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_24_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_23_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_22_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_21_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_20_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_19_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_18_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_17_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_16_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_15_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_14_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_13_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_12_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_11_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_10_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_9_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_8_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_7_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_6_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_0_increment_control_3_OR_371_o_2021 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_18_increment_control_20_OR_385_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_21_increment_control_23_OR_387_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_24_increment_control_26_OR_389_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_27_increment_control_29_OR_391_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_30_increment_control_32_OR_393_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_31_increment_control_33_OR_395_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_reg_0_inc_reg_2_OR_403_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_6_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_7_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_8_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_9_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_10_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_11_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_12_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_13_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_14_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_15_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_16_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_17_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_18_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_19_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_20_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_21_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_60_o_count_read_6_equal_10_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_X_52_o_Mux_52_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_69_o_mux_14_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_69_o_mux_14_OUT_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_69_o_mux_14_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_69_o_mux_14_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_69_o_mux_14_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_69_o_mux_14_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_33_GND_69_o_MUX_1610_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_32_GND_69_o_MUX_1611_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_31_GND_69_o_MUX_1612_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_30_GND_69_o_MUX_1613_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_29_GND_69_o_MUX_1614_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_28_GND_69_o_MUX_1615_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_27_GND_69_o_MUX_1616_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_26_GND_69_o_MUX_1617_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_25_GND_69_o_MUX_1618_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_24_GND_69_o_MUX_1619_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_23_GND_69_o_MUX_1620_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_22_GND_69_o_MUX_1621_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_21_GND_69_o_MUX_1622_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_20_GND_69_o_MUX_1623_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_19_GND_69_o_MUX_1624_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_18_GND_69_o_MUX_1625_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_17_GND_69_o_MUX_1626_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_16_GND_69_o_MUX_1627_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_15_GND_69_o_MUX_1628_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_14_GND_69_o_MUX_1629_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_13_GND_69_o_MUX_1630_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_12_GND_69_o_MUX_1631_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_11_GND_69_o_MUX_1632_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_10_GND_69_o_MUX_1633_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_9_GND_69_o_MUX_1634_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_8_GND_69_o_MUX_1635_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_7_GND_69_o_MUX_1636_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_6_GND_69_o_MUX_1637_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_5_GND_69_o_MUX_1638_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_4_GND_69_o_MUX_1639_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_3_GND_69_o_MUX_1640_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_2_GND_69_o_MUX_1641_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_1_GND_69_o_MUX_1642_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_0_GND_69_o_MUX_1643_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_31_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_30_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_29_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_28_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_27_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_26_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_25_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_24_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_23_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_22_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_21_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_20_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_19_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_18_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_17_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_16_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_15_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_14_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_13_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_12_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_11_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_10_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_9_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_8_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_7_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_6_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_request_tog_sync_request_reg_OR_411_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_0 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0434_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0426_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_52_o_Mux_38_o_5_f7_1871 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_52_o_Mux_38_o_7_1870 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_52_o_Mux_38_o_13_1869 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_52_o_Mux_38_o_122_1868 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_52_o_Mux_38_o_121_1867 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_52_o_Mux_38_o_112_1866 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_52_o_Mux_38_o_6_1865 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_52_o_Mux_38_o_12_1864 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_52_o_Mux_38_o_111_1863 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_52_o_Mux_38_o_11_1862 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_52_o_Mux_38_o_10_1861 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_52_o_Mux_52_o_7_1827 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_52_o_Mux_52_o_13_1826 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_52_o_Mux_52_o_122_1825 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_52_o_Mux_52_o_121_1824 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_52_o_Mux_52_o_112_1823 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_52_o_Mux_52_o_6_1822 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_52_o_Mux_52_o_12_1821 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_52_o_Mux_52_o_111_1820 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_52_o_Mux_52_o_11_1819 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_52_o_Mux_52_o_10_1818 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_12_mmx_out : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_lut_0_Q_1810 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_0_Q_1809 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_1_Q_1808 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_2_Q_1807 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_3_Q_1806 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_4_Q_1805 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_5_Q_1804 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_6_Q_1803 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_7_Q_1802 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_8_Q_1801 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_9_Q_1800 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_10_Q_1799 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_11_Q_1798 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_12_Q_1797 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_13_Q_1796 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_14_Q_1795 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_15_Q_1794 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_16_Q_1793 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_17_Q_1792 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_18_Q_1791 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_19_Q_1790 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_20_Q_1789 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_21_Q_1788 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_22_Q_1787 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_23_Q_1786 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_24_Q_1785 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_25_Q_1784 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_26_Q_1783 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_27_Q_1782 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_28_Q_1781 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_29_Q_1780 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_30_Q_1779 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_11_6_1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_13_6_1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_10_6_1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_0_6_1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_69_o_mux_10_OUT91 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_60_o_count_read_6_equal_10_o_6_11 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_69_o_mux_10_OUT1211 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_sync_response_data_sync1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_sync_request_data_sync1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_7_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_6_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_no_burst_1753 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_mac_tready_reg_1752 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_gate_tready_1751 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_end_1750 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx_1749 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_ignore_packet_1748 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_underrun_1747 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_1746 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_assert_1745 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst1_1744 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst2_1743 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tlast_reg_1742 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd5_1741 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd7_1740 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_1739 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_1738 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1_1737 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd8_1736 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd6_1735 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd3_1734 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd2_1733 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_GND_25_o_equal_30_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_GND_25_o_equal_31_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_GND_25_o_equal_73_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_GND_25_o_equal_75_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_PWR_24_o_equal_77_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_valid_two_byte_tx_OR_45_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_60_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_3_tx_state_3_OR_48_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_force_assert_OR_33_o_1724 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_two_byte_tx_OR_49_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_tx_state_3_OR_35_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_n0250_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd7_In_1720 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd6_In : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd3_In_1718 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd9_1717 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT11_1716 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_60_o1_1715 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_In1_1714 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT12 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_60_o4_1712 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_RXD_REG_7_INV_493_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MIN_LENGTH_MATCH_1710 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_EXCEEDED_MIN_LEN_1709 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_1708 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ENGINE_ERR_1707 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_1706 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_INHIBIT_FRAME_1705 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_1704 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GND_62_o_FRAME_COUNTER_7_equal_1_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MIN_LENGTH_MATCH_EXCEEDED_MIN_LEN_OR_247_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_RUNT_FRAME_ERR_OR_273_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_253_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_CRC_ENGINE_ERR_OR_279_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_EXTENSION_FIELD_OR_267_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_END_OF_FRAME_SFD_FLAG_AND_439_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Reset_OR_DriverANDClockEnable : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0174_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n01482 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LESS_THAN_256_1693 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_ZERO_1692 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_ONE_1691 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_WITH_FCS_1690 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_NO_FCS_1689 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_MATCH_1688 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_FRAME_INT_1687 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_RX_DV_REG_1686 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_ENABLE_1672 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_MATCH_1671 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_INT_1670 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_ENABLE_PWR_52_o_AND_431_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_NO_FCS_DATA_WITH_FCS_MUX_957_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PWR_52_o_RXD_7_equal_15_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_392_o_1655 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_396_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_CRC_COMPUTE_OR_228_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_DATA_NO_FCS_OR_243_o_1652 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_10_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_9_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_8_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_7_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_6_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_MATCH_1_GND_61_o_MUX_993_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_GND_61_o_PAUSEADDRESSMATCH_AND_418_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_GND_61_o_RXD_7_equal_9_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_10_LENGTH_TYPE_10_equal_8_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Reset_OR_DriverANDClockEnable : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0400_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0368_inv11 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Reset_OR_DriverANDClockEnable6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0361_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0387_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0404_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_val : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result_0_1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result_1_1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result_2_1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result_3_1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result_4_1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result_5_1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result_6_1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result_7_1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result_8_1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result_9_1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result_10_1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result_11_1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result_12_1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result_13_1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result_14_1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_lut_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_0_Q_1586 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_1_Q_1585 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_2_Q_1584 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_3_Q_1583 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_4_Q_1582 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_5_Q_1581 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_6_Q_1580 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_7_Q_1579 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_8_Q_1578 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_9_Q_1577 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_392_o1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_EXT_1575 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_DEST_ADDRESS_FIELD_AND_365_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_DAT_FIELD_AND_374_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_LEN_FIELD_AND_371_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_RX_DV_REG6_MUX_838_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_4_GND_60_o_MUX_862_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_3_GND_60_o_MUX_863_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_2_GND_60_o_MUX_864_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_1_GND_60_o_MUX_865_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_END_DATA_OR_216_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_ERR_REG5_END_EXT_AND_354_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PWR_51_o_FIELD_CONTROL_5_MUX_861_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_GND_60_o_FIELD_CONTROL_0_MUX_860_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_14_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_13_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_12_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_11_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_10_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_9_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_8_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_7_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_6_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CALCULATED_FSC : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_BROADCASTADDRESSMATCH_DELAY : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_DATA_1526 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1525 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FCS_1524 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1523 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DEST_ADDRESS_FIELD_1522 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_1521 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_1520 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DAT_FIELD_1519 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_1518 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_1517 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PADDED_FRAME_1487 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_MATCH_1486 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_VALID_1485 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1484 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET_1483 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_FRAME_1482 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_FRAME_1481 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_STATISTICS_VALID_1472 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ERR_1471 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_OUT_OF_BOUNDS_ERR_1470 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_LENGTH_TYPE_ERR_1469 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GOOD_FRAME_1468 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME_1467 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV20_REG_1466 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC50_EN_1465 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV10_REG_1464 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC100_EN_1463 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV100_REG_1462 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC1000_EN_1461 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1460 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG3_1459 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG6_1458 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG7_1457 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG1_1456 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG6_1455 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG7_1454 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SPEED_0_RESYNC_REG_1429 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SPEED_1_RESYNC_REG_1428 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_1427 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_JUMBO_FRAMES_HELD_1426 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_VLAN_ENABLE_HELD_1425 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC_MODE_HELD_1424 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_LT_CHECK_HELD_1423 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_PAUSE_LT_CHECK_HELD_1422 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SPEED_IS_10_100_HELD_1421 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_ENABLE_HELD_1420 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1419 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_EXTENSION_FLAG_1418 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_IFG_FLAG_1417 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FALSE_CARR_FLAG_1416 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MATCH_FRAME_INT_1415 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_1414 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_VALIDATE_REQUIRED_1413 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG2_OUT_1397 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG3_OUT_1396 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG4_OUT_1395 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG5_OUT_1394 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG6_OUT2_1393 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG7_OUT2_1392 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG8_OUT2_1391 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG9_OUT2_1390 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG0_OUT2_1389 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG1_OUT_1388 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG2_OUT_1387 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG3_OUT_1386 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG4_OUT_1385 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG5_OUT_1384 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG1_OUT_1383 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC_CE : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_PRE_FALSE_CARR_FLAG_1381 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_PRE_IFG_FLAG_1380 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_57_o_FRAME_SUCCESS_MUX_1046_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_SUCCESS_FRAME_FAILURE_MUX_1047_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_PWR_48_o_RX_ERR_REG6_AND_343_o_1376 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_57_o_RX_DV_REG6_AND_345_o_1375 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV10_CLK_DIV10_REG_AND_333_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG5_OUT_INV_404_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV20_CLK_DIV20_REG_AND_332_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG0_OUT2_INV_406_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV100_CLK_DIV100_REG_AND_335_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG5_OUT_INV_410_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0453_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0522_inv1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Reset_OR_DriverANDClockEnable10 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Reset_OR_DriverANDClockEnable11 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Reset_OR_DriverANDClockEnable22 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_12_bdd6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_14_bdd6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_23_bdd2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_2_Q_1357 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_3_Q_1356 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_4_Q_1355 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_6_Q_1353 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_7_Q_1352 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_8_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_9_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_10_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_11_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_12_Q_1347 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_13_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_14_Q_1345 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_15_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_16_Q_1343 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_17_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_18_Q_1341 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_19_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_20_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_21_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_22_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_23_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_24_Q_1335 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_25_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_26_Q_1333 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_27_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_28_Q_1331 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_29_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_30_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_31_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_204_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_TC_ASSIGN_I0 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_TQ0 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_Q0_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int5q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int4q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int3q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int2q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int1q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ0 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TC_ASSIGN_I1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q0_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q1_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q2_ASSIGN_S : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q4_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q3_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q7_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q6_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q5_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ0 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TC_ASSIGN_I1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q0_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q1_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q2_ASSIGN_S : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q4_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q3_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q7_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q6_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q5_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ0 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TC_ASSIGN_I1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q0_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q1_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q2_ASSIGN_S : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q4_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q3_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q7_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q6_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q5_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ0 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TC_ASSIGN_I1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q0_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q1_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q2_ASSIGN_S : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q4_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q3_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q7_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q6_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q5_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_TQ0 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_C1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_TQ1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_TC_ASSIGN_I1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_Q0_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_Q1_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_Q1_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_Q0_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_TC_ASSIGN_I1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_TQ1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_C1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_TQ0 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q5_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q6_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q7_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q3_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q4_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q2_ASSIGN_S : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q1_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q0_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TC_ASSIGN_I1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ0 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q5_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q6_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q7_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q3_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q4_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q2_ASSIGN_S : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q1_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q0_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TC_ASSIGN_I1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ0 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q5_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q6_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q7_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q3_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q4_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q2_ASSIGN_S : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q1_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q0_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TC_ASSIGN_I1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ0 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q5_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q6_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q7_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q3_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q4_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q2_ASSIGN_S : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q1_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q0_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TC_ASSIGN_I1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ7 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ0 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int1q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int2q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int3 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int3q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int4 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int4q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int5 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int5q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_Q0_ASSIGN_LI : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_TQ0 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_TC_ASSIGN_I0 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_31_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_30_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_29_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_28_Q_1038 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_27_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_26_Q_1036 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_25_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_24_Q_1034 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_23_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_22_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_21_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_20_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_19_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_18_Q_1028 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_17_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_16_Q_1026 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_15_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_14_Q_1024 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_13_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_12_Q_1022 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_11_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_10_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_9_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_8_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_7_Q_1017 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_6_Q_1016 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_4_Q_1014 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_3_Q_1013 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_2_Q_1012 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_23_bdd2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_14_bdd6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_12_bdd6 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_4_916 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_3_915 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_2_914 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_GND_52_o_MUX_402_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_JUMBO_EN_GND_52_o_MUX_404_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_VLAN_EN_GND_52_o_MUX_406_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_EN_GND_52_o_MUX_410_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_GND_52_o_MUX_412_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_14_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_13_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_12_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_11_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_10_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_9_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_8_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_7_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_6_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_ENABLE_GND_52_o_MUX_414_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_GND_52_o_MUX_441_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_GND_52_o_MUX_473_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_DONE_GND_52_o_MUX_479_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_7_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_6_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_4_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_2_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_0_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_GND_52_o_MUX_502_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_GND_52_o_MUX_504_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_GND_52_o_MUX_506_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD_GND_52_o_MUX_508_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_GND_52_o_MUX_510_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_GND_52_o_MUX_544_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD_PIPE_GND_52_o_MUX_560_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CR178124_FIX_GND_52_o_MUX_562_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_STATUS_VALID_GND_52_o_MUX_564_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_GND_52_o_MUX_569_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE0_MATCH_GND_52_o_MUX_585_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE1_MATCH_GND_52_o_MUX_587_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE2_MATCH_GND_52_o_MUX_589_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE3_MATCH_GND_52_o_MUX_591_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE4_MATCH_GND_52_o_MUX_593_o_835 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_MULTI_MATCH_GND_52_o_MUX_595_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_CONTROL_GND_52_o_MUX_600_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_VLAN_GND_52_o_MUX_602_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_GND_52_o_MUX_604_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_JUMBO_EN_822 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_VLAN_EN_821 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_820 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_EN_819 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_818 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_ENABLE_802 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_801 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_800 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_799 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_798 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_797 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_796 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_795 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_794 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_793 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_GOOD_792 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_BAD_791 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_790 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_789 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_788 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_DONE_787 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIN_PKT_LEN_REACHED_786 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_785 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN_784 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_783 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_782 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_781 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD_780 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_779 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_778 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD_PIPE_777 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CR178124_FIX_776 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_STATUS_VALID_775 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_774 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2_773 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_SUCCESS_772 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE0_MATCH_771 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE1_MATCH_770 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE2_MATCH_769 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE3_MATCH_768 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE4_MATCH_767 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_MULTI_MATCH_766 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE5_MATCH_765 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_CONTROL_764 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_VLAN_763 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_762 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_761 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DATA_VALID_760 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_759 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n0863 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_52_o_mux_60_OUT_5_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_52_o_mux_60_OUT_3_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_52_o_mux_60_OUT_1_Q : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_180_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_BROADCAST : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1227_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n0886_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n0979_inv_722 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1011_inv_721 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1019_inv_720 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1027_inv_719 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1038_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1107_inv_717 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1121_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1214_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_52_o_GND_52_o_sub_12_OUT_3_1_714 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable13 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1198_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable17 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable25 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_PRE_COUNT : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_PRE_COUNT1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_PRE_COUNT2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_CRC_COUNT : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_CRC_COUNT1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1233_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_lut_0_Q_688 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_cy_0_Q_687 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_lut_1_Q_686 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_cy_1_Q_685 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_lut_2_Q_684 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_cy_2_Q_683 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_lut_3_Q_682 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_cy_3_Q_681 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_lut_4_Q_680 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT81 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1035_inv1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_180_o1_662 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT51_661 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Msub_GND_52_o_GND_52_o_sub_12_OUT_7_0_xor_7_11 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n08481 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_FRAME_GOOD_GND_52_o_MUX_461_o11 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_REG_TX_CONTROL_GND_52_o_MUX_600_o11 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1011_inv11 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_FCS_GND_52_o_MUX_453_o11 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG2_OUT_652 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG3_OUT_651 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG4_OUT_650 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG5_OUT_649 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG1_OUT2_648 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG2_OUT2_647 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG3_OUT2_646 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG4_OUT2_645 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG5_OUT2_644 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG6_OUT2_643 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG7_OUT2_642 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG8_OUT2_641 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG9_OUT2_640 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG0_OUT2_639 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CLK_DIV10_REG_638 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC100_EN_637 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG1_OUT_636 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG2_OUT_635 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG3_OUT_634 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG4_OUT_633 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG5_OUT_632 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CLK_DIV100_REG_631 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC1000_EN_630 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_SPEED_0_RESYNC_REG_629 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_SPEED_1_RESYNC_REG_628 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_CRC_MODE_627 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_HALF_DUPLEX_626 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_SPEED_IS_10_100_625 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_JUMBO_ENABLE_624 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_ENABLE_623 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_VLAN_ENABLE_622 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_IFG_DEL_EN_621 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG1_OUT_620 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CAPTURE_619 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_TX_EN_DELAY_618 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_CRS_GND_34_o_MUX_359_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync2 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_TX_EN_DELAY_EARLY : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_CRS_613 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CLK_DIV20_REG_612 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC50_EN_611 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC_MODE_INV_95_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC_CE : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG2_OUT_GND_34_o_MUX_279_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG3_OUT_GND_34_o_MUX_280_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG1_OUT2_GND_34_o_MUX_293_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG2_OUT2_GND_34_o_MUX_294_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG3_OUT2_GND_34_o_MUX_295_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG4_OUT2_GND_34_o_MUX_296_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG5_OUT2_GND_34_o_MUX_297_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CLK_DIV20_CLK_DIV20_REG_AND_119_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG6_OUT2_GND_34_o_MUX_298_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG7_OUT2_GND_34_o_MUX_299_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG8_OUT2_GND_34_o_MUX_300_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG1_OUT_GND_34_o_MUX_329_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG2_OUT_GND_34_o_MUX_330_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG3_OUT_GND_34_o_MUX_331_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG1_OUT_GND_34_o_MUX_278_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG5_OUT_GND_34_o_MUX_277_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG0_OUT2_GND_34_o_MUX_292_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG5_OUT_GND_34_o_MUX_328_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_n0281_inv : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_Mram_SPEED_IS_100_INT : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_SPEED_IS_10_100_INT : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_RST_ASYNCH : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_RX_RST_ASYNCH : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_MGMT_HOST_RESET_INPUT : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_WRACK_578 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST_ENABLE_577 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_ENABLE_576 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_ENABLE_575 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PS_LT_DISABLE_574 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_LT_DISABLE_573 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_VLAN_572 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_EN_571 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_RST_570 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CRC_MODE_569 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_JUMBO_EN_568 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_sync_update_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_IFG_DEL_EN_566 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_VLAN_565 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_EN_564 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_RST_563 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_CRC_MODE_WR_562 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_JUMBO_EN_561 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_gen_sync_0_sync_request_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_enable_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_enable_data_in : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_MIN_SIZE_RX_CE_SAMPLE_AND_578_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_MIN_SIZE_RX_CE_SAMPLE_AND_581_o : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RX_FRAG_421 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RX_SMALL_420 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_RST : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_wrce_int_398 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_397 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_wrack_328 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rxstatsaddressmatch_326 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_specialpauseaddressmatch_325 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pauseaddressmatch_324 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcastaddressmatch_323 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_unicastaddressmatch_322 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filtered_data_valid_321 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_0_288 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_1_287 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_2_286 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_3_285 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_4_284 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_wrack_281 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT_279 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_VLAN_ENABLE_OUT : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_UNDERRUN_OUT : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_DATA_VALID_OUT : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_VALID_INT_275 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_FRAME_INT_274 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GOOD_FRAME_INT_273 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_error_261 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_wrack_259 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_underrun_226 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_valid_225 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_214 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_FRAME_213 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MIN_SIZE_212 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT_210 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_209 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_FINAL_208 : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_DATA_VALID_EARLY : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_END_OF_TX : STD_LOGIC; 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_ACK_IN : STD_LOGIC; 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_REG6_OUT2_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_STATISTICS_VECTOR_22_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_0_header_compare_dist_ram_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_1_header_compare_dist_ram_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_2_header_compare_dist_ram_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_3_header_compare_dist_ram_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_4_header_compare_dist_ram_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_5_header_compare_dist_ram_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_6_header_compare_dist_ram_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_7_header_compare_dist_ram_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_0_header_field_dist_ram_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_1_header_field_dist_ram_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_2_header_field_dist_ram_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_3_header_field_dist_ram_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_4_header_field_dist_ram_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_5_header_field_dist_ram_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_6_header_field_dist_ram_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_7_header_field_dist_ram_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_delay_rx_data_valid_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_match_filters_0_delay_configurable_match_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_match_filters_1_delay_configurable_match_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_match_filters_2_delay_configurable_match_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_match_filters_3_delay_configurable_match_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_parity_7_RAM64X1D_inst_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_parity_6_RAM64X1D_inst_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_parity_5_RAM64X1D_inst_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_parity_4_RAM64X1D_inst_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_parity_3_RAM64X1D_inst_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_parity_2_RAM64X1D_inst_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_parity_1_RAM64X1D_inst_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_parity_0_RAM64X1D_inst_SPO_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_shift_ram_count_gen_0_shift_ram_count_i_Q_UNCONNECTED : STD_LOGIC; 
  signal NlwRenamedSig_OI_rx_axis_filter_tuser : STD_LOGIC_VECTOR ( 4 downto 4 ); 
  signal NlwRenamedSig_OI_ip2bus_data : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724 : STD_LOGIC_VECTOR ( 26 downto 26 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0700 : STD_LOGIC_VECTOR ( 4 downto 4 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0701 : STD_LOGIC_VECTOR ( 5 downto 5 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0715 : STD_LOGIC_VECTOR ( 18 downto 17 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0716 : STD_LOGIC_VECTOR ( 20 downto 19 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0719 : STD_LOGIC_VECTOR ( 24 downto 22 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0713 : STD_LOGIC_VECTOR ( 16 downto 16 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0718 : STD_LOGIC_VECTOR ( 21 downto 21 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0721 : STD_LOGIC_VECTOR ( 25 downto 25 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_PHY_AD_REG : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_REG_AD_REG : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0335 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497 : STD_LOGIC_VECTOR ( 47 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_CLK_DIVIDE : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_PHYAD : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_REGAD : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_OP : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_OP_REG_INT : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Result : STD_LOGIC_VECTOR ( 5 downto 4 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_fsmfake0 : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_compare_mac_data : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_uc_ram_data : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data : STD_LOGIC_VECTOR2 ( 3 downto 0 , 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data : STD_LOGIC_VECTOR2 ( 3 downto 0 , 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_expected_pause_data : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_srl16 : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_byte : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count_lut : STD_LOGIC_VECTOR ( 2 downto 1 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int : STD_LOGIC_VECTOR ( 8 downto 2 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_af_select_reg : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_comb : STD_LOGIC_VECTOR ( 5 downto 4 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD : STD_LOGIC_VECTOR ( 47 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Result : STD_LOGIC_VECTOR ( 4 downto 2 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Result : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Result : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Maccum_accumulator_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Result : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Maccum_accumulator_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Result : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Maccum_accumulator_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Result : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Maccum_accumulator_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob : STD_LOGIC_VECTOR ( 63 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa : STD_LOGIC_VECTOR ( 63 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dopb : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_stat_data : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_stat_data : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_stat_data : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_stat_data : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_srl16 : STD_LOGIC_VECTOR ( 6 downto 1 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dipa : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_reg : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_write : STD_LOGIC_VECTOR ( 6 downto 1 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence : STD_LOGIC_VECTOR ( 21 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_next_count_read : STD_LOGIC_VECTOR ( 6 downto 1 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample : STD_LOGIC_VECTOR ( 63 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower : STD_LOGIC_VECTOR ( 32 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref : STD_LOGIC_VECTOR ( 71 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset : STD_LOGIC_VECTOR ( 33 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT : STD_LOGIC_VECTOR ( 32 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_19_OUT : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_60_o_PWR_60_o_mux_2_OUT : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_MATCH : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0 : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1 : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED : STD_LOGIC_VECTOR ( 7 downto 2 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_52_o_GND_52_o_sub_12_OUT : STD_LOGIC_VECTOR ( 7 downto 5 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD : STD_LOGIC_VECTOR ( 47 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_data : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
begin
  rx_statistics_vector(26) <= NlwRenamedSig_OI_rx_statistics_vector_26_Q;
  rx_statistics_vector(22) <= NlwRenamedSig_OI_rx_statistics_vector_22_Q;
  rx_statistics_vector(2) <= NlwRenamedSig_OI_rx_statistics_vector_2_Q;
  rx_axis_filter_tuser(4) <= NlwRenamedSig_OI_rx_axis_filter_tuser(4);
  tx_statistics_vector(31) <= NlwRenamedSig_OI_tx_statistics_vector_31_Q;
  tx_statistics_vector(30) <= NlwRenamedSig_OI_tx_statistics_vector_30_Q;
  tx_statistics_vector(29) <= NlwRenamedSig_OI_rx_statistics_vector_26_Q;
  tx_statistics_vector(28) <= NlwRenamedSig_OI_rx_statistics_vector_26_Q;
  tx_statistics_vector(27) <= NlwRenamedSig_OI_rx_statistics_vector_26_Q;
  tx_statistics_vector(26) <= NlwRenamedSig_OI_rx_statistics_vector_26_Q;
  tx_statistics_vector(25) <= NlwRenamedSig_OI_rx_statistics_vector_26_Q;
  tx_statistics_vector(24) <= NlwRenamedSig_OI_rx_statistics_vector_26_Q;
  tx_statistics_vector(23) <= NlwRenamedSig_OI_rx_statistics_vector_26_Q;
  tx_statistics_vector(22) <= NlwRenamedSig_OI_rx_statistics_vector_26_Q;
  tx_statistics_vector(21) <= NlwRenamedSig_OI_rx_statistics_vector_26_Q;
  tx_statistics_vector(20) <= NlwRenamedSig_OI_rx_statistics_vector_26_Q;
  tx_statistics_vector(2) <= NlwRenamedSig_OI_tx_statistics_vector_2_Q;
  ip2bus_data(31) <= NlwRenamedSig_OI_ip2bus_data(31);
  ip2bus_data(30) <= NlwRenamedSig_OI_ip2bus_data(30);
  ip2bus_data(29) <= NlwRenamedSig_OI_ip2bus_data(29);
  ip2bus_data(28) <= NlwRenamedSig_OI_ip2bus_data(28);
  ip2bus_data(27) <= NlwRenamedSig_OI_ip2bus_data(27);
  ip2bus_data(26) <= NlwRenamedSig_OI_ip2bus_data(26);
  ip2bus_data(25) <= NlwRenamedSig_OI_ip2bus_data(25);
  ip2bus_data(24) <= NlwRenamedSig_OI_ip2bus_data(24);
  ip2bus_data(23) <= NlwRenamedSig_OI_ip2bus_data(23);
  ip2bus_data(22) <= NlwRenamedSig_OI_ip2bus_data(22);
  ip2bus_data(21) <= NlwRenamedSig_OI_ip2bus_data(21);
  ip2bus_data(20) <= NlwRenamedSig_OI_ip2bus_data(20);
  ip2bus_data(19) <= NlwRenamedSig_OI_ip2bus_data(19);
  ip2bus_data(18) <= NlwRenamedSig_OI_ip2bus_data(18);
  ip2bus_data(17) <= NlwRenamedSig_OI_ip2bus_data(17);
  ip2bus_data(16) <= NlwRenamedSig_OI_ip2bus_data(16);
  ip2bus_data(15) <= NlwRenamedSig_OI_ip2bus_data(15);
  ip2bus_data(14) <= NlwRenamedSig_OI_ip2bus_data(14);
  ip2bus_data(13) <= NlwRenamedSig_OI_ip2bus_data(13);
  ip2bus_data(12) <= NlwRenamedSig_OI_ip2bus_data(12);
  ip2bus_data(11) <= NlwRenamedSig_OI_ip2bus_data(11);
  ip2bus_data(10) <= NlwRenamedSig_OI_ip2bus_data(10);
  ip2bus_data(9) <= NlwRenamedSig_OI_ip2bus_data(9);
  ip2bus_data(8) <= NlwRenamedSig_OI_ip2bus_data(8);
  ip2bus_data(7) <= NlwRenamedSig_OI_ip2bus_data(7);
  ip2bus_data(6) <= NlwRenamedSig_OI_ip2bus_data(6);
  ip2bus_data(5) <= NlwRenamedSig_OI_ip2bus_data(5);
  ip2bus_data(4) <= NlwRenamedSig_OI_ip2bus_data(4);
  ip2bus_data(3) <= NlwRenamedSig_OI_ip2bus_data(3);
  ip2bus_data(2) <= NlwRenamedSig_OI_ip2bus_data(2);
  ip2bus_data(1) <= NlwRenamedSig_OI_ip2bus_data(1);
  ip2bus_data(0) <= NlwRenamedSig_OI_ip2bus_data(0);
  rx_reset_out <= NlwRenamedSig_OI_rx_reset_out;
  rx_statistics_valid <= NlwRenamedSig_OI_rx_statistics_valid;
  tx_reset_out <= NlwRenamedSig_OI_tx_reset_out;
  tx_axis_mac_tready <= NlwRenamedSig_OI_tx_axis_mac_tready;
  tx_statistics_valid <= NlwRenamedSig_OI_tx_statistics_valid;
  gmii_tx_en <= NlwRenamedSig_OI_gmii_tx_en;
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG6_OUT2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG6_OUT211_5167,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG6_OUT2_1393
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG6_OUT211 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG6_OUT21_5161,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12_shift5_5166,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG6_OUT211_5167
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12_shift5 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12_shift4_5165,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12_shift5_5166
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12_shift4 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12_shift3_5164,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12_shift4_5165
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12_shift3 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12_shift2_5163,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12_shift3_5164
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12_shift2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12_shift1_5162,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12_shift2_5163
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12_shift1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12_shift1_5162
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG6_OUT21 : FDE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_REG6_OUT2_5160,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG6_OUT21_5161
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_REG6_OUT2 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      A2 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      CE => rx_enable,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG0_OUT2_INV_406_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_REG6_OUT2_5160,
      Q15 => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_REG6_OUT2_Q15_UNCONNECTED
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_STATISTICS_VECTOR_22_5159,
      Q => NlwRenamedSig_OI_rx_statistics_vector_22_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_STATISTICS_VECTOR_22 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A1 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A2 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      CE => rx_enable,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_WITH_FCS_1690,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_STATISTICS_VECTOR_22_5159,
      Q15 => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mshreg_STATISTICS_VECTOR_22_Q15_UNCONNECTED
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mram_n033516 : LUT6
    generic map(
      INIT => X"4000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0335(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mram_n0335112 : LUT6
    generic map(
      INIT => X"4000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0335(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mram_n033521 : LUT6
    generic map(
      INIT => X"1000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0335(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mram_n033531 : LUT6
    generic map(
      INIT => X"4000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0335(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mram_n033541 : LUT6
    generic map(
      INIT => X"1000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0335(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mram_n033551 : LUT6
    generic map(
      INIT => X"1000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0335(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mram_n033561 : LUT6
    generic map(
      INIT => X"0100000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0335(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mram_n033571 : LUT6
    generic map(
      INIT => X"4000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0335(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mram_n033581 : LUT6
    generic map(
      INIT => X"1000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0335(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mram_n033591 : LUT6
    generic map(
      INIT => X"1000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0335(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mram_n0335101 : LUT6
    generic map(
      INIT => X"0100000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0335(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mram_n03351111 : LUT6
    generic map(
      INIT => X"1000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0335(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mram_n0335121 : LUT6
    generic map(
      INIT => X"0100000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0335(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mram_n0335131 : LUT6
    generic map(
      INIT => X"0100000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0335(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mram_n0335141 : LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0335(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mram_n0335151 : LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0335(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT124_G : LUT6
    generic map(
      INIT => X"0101000101000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N381
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT124_F : LUT5
    generic map(
      INIT => X"64202020"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT12,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT121_4379,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N380
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT124 : MUXF7
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N380,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N381,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT144_G : LUT6
    generic map(
      INIT => X"0101000101000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(5),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N379
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT144_F : LUT5
    generic map(
      INIT => X"64202020"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT14,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT141_4377,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N378
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT144 : MUXF7
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N378,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N379,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT74_G : LUT6
    generic map(
      INIT => X"0101000101000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N377
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT74_F : LUT5
    generic map(
      INIT => X"64202020"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT7,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT71_4375,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N376
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT74 : MUXF7
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N376,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N377,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT_glue_set_G : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT_3143,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ENABLE_REG_3016,
      I2 => pause_req,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N375
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT_glue_set_F : LUT6
    generic map(
      INIT => X"3AFA2AAA2AAA2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT_3143,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ENABLE_REG_3016,
      I5 => pause_req,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N374
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT_glue_set : MUXF7
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N374,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N375,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT_glue_set_4675
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_In2_G : LUT6
    generic map(
      INIT => X"FFAAFFAAAAAAA8AA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_1738,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_no_burst_1753,
      I2 => tx_axis_mac_tuser(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_ignore_packet_1748,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd3_1734,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N373
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_In2_F : LUT5
    generic map(
      INIT => X"FFFFA888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd3_1734,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd2_1733,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT_279,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_1738,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N372
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_In2 : MUXF7
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N372,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N373,
      S => tx_axis_mac_tvalid,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_GND_25_o_equal_31_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0705_8_G : LUT6
    generic map(
      INIT => X"0202000202000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_100_o_10_1,
      I1 => bus2ip_addr(3),
      I2 => bus2ip_addr(4),
      I3 => bus2ip_addr(8),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_PHYAD(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PS_LT_DISABLE_574,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N371
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0705_8_F : LUT6
    generic map(
      INIT => X"AAAAAAAAABAAAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_95_o_10_1_4078,
      I1 => bus2ip_addr(3),
      I2 => bus2ip_addr(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_100_o_10_1,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(24),
      I5 => bus2ip_addr(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N370
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0705_8_Q : MUXF7
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N370,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N371,
      S => bus2ip_addr(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(24)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT313_G : LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N369
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT313_F : LUT6
    generic map(
      INIT => X"A8BCA88CA8B0A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(8),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N368
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT313 : MUXF7
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N368,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N369,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_8_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT83_G : LUT5
    generic map(
      INIT => X"FEAE5404"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(39),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(47),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N367
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT83_F : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(23),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(31),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(15),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N366
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT83 : MUXF7
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N366,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N367,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_29_OUT_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0703_7_3_G : LUT6
    generic map(
      INIT => X"0202000202000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_100_o_10_1,
      I1 => bus2ip_addr(4),
      I2 => bus2ip_addr(3),
      I3 => bus2ip_addr(8),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_PHYAD(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_LT_DISABLE_573,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N365
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0703_7_3_F : LUT6
    generic map(
      INIT => X"0202000202000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_100_o_10_1,
      I1 => bus2ip_addr(4),
      I2 => bus2ip_addr(8),
      I3 => bus2ip_addr(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_IFG_DEL_EN_566,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(25),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N364
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0703_7_3 : MUXF7
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N364,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N365,
      S => bus2ip_addr(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(25)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_69_o_GND_69_o_mux_24_OUT261_lut_INV_0 : INV
    port map (
      I => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2406,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_69_o_GND_69_o_mux_24_OUT261_lut
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv1_INV_0 : INV
    port map (
      I => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_3579,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mcount_DATA_COUNT_xor_0_11_INV_0 : INV
    port map (
      I => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Result(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_request_toggle_INV_576_o1_INV_0 : INV
    port map (
      I => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_sync_request_data_in,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_request_toggle_INV_576_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv1_INV_0 : INV
    port map (
      I => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG5_OUT_INV_404_o1_INV_0 : INV
    port map (
      I => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG5_OUT_1394,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG5_OUT_INV_404_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG0_OUT2_INV_406_o1_INV_0 : INV
    port map (
      I => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG0_OUT2_1389,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG0_OUT2_INV_406_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG5_OUT_INV_410_o1_INV_0 : INV
    port map (
      I => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG5_OUT_1384,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG5_OUT_INV_410_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Mmux_CE_REG5_OUT_GND_34_o_MUX_328_o11_INV_0 : INV
    port map (
      I => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG5_OUT_632,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG5_OUT_GND_34_o_MUX_328_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Mmux_REG5_OUT_GND_34_o_MUX_277_o11_INV_0 : INV
    port map (
      I => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG5_OUT_649,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG5_OUT_GND_34_o_MUX_277_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Mmux_REG0_OUT2_GND_34_o_MUX_292_o11_INV_0 : INV
    port map (
      I => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG0_OUT2_639,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG0_OUT2_GND_34_o_MUX_292_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_SPEED_IS_10_100_INT1_INV_0 : INV
    port map (
      I => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SPEED_IS_10_100_INT
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_RST1_INV_0 : INV
    port map (
      I => glbl_rstn,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_RST
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut_0_INV_0 : INV
    port map (
      I => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_lut_0_INV_0 : INV
    port map (
      I => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_lut_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_lut_0_INV_0 : INV
    port map (
      I => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_lut(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_1 : FD
    port map (
      C => tx_axi_clk,
      D => tx_enable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_1_5140
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_0_rstpot : LUT6
    generic map(
      INIT => X"1110101000101010"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_799,
      I5 => tx_ifg_delay(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_0_rstpot_5122
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_1_rstpot : LUT6
    generic map(
      INIT => X"1110101000101010"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_799,
      I5 => tx_ifg_delay(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_1_rstpot_5121
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_2_rstpot : LUT6
    generic map(
      INIT => X"1110101000101010"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_799,
      I5 => tx_ifg_delay(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_2_rstpot_5120
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_3_rstpot : LUT6
    generic map(
      INIT => X"1110101000101010"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_799,
      I5 => tx_ifg_delay(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_3_rstpot_5119
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_4_rstpot : LUT6
    generic map(
      INIT => X"1110101000101010"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_799,
      I5 => tx_ifg_delay(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_4_rstpot_5118
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_5_rstpot : LUT6
    generic map(
      INIT => X"1110101000101010"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_799,
      I5 => tx_ifg_delay(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_5_rstpot_5117
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_6_rstpot : LUT6
    generic map(
      INIT => X"1110101000101010"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_799,
      I5 => tx_ifg_delay(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_6_rstpot_5116
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_7_rstpot : LUT6
    generic map(
      INIT => X"1110101000101010"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_799,
      I5 => tx_ifg_delay(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_7_rstpot_5115
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_0_rstpot : LUT6
    generic map(
      INIT => X"1111110110101000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_783,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_0_rstpot_5087
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_2_rstpot : LUT6
    generic map(
      INIT => X"1111110110101000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_783,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_2_rstpot_5086
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_4_rstpot : LUT6
    generic map(
      INIT => X"1111110110101000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_783,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_4_rstpot_5085
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_6_rstpot : LUT6
    generic map(
      INIT => X"1111110110101000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_783,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_6_rstpot_5084
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_5 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb11
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_4_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0580_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter4,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_4_1_5138
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_0_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n08481,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_0_rstpot_5137
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_1_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n08481,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_1_rstpot_5136
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_2_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n08481,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_2_rstpot_5135
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_3_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n08481,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_3_rstpot_5134
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_4_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n08481,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_4_rstpot_5133
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_5_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n08481,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_5_rstpot_5132
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_6_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n08481,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_6_rstpot_5131
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_7_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n08481,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_7_rstpot_5130
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_8_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n08481,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_8_rstpot_5129
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_9_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(9),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(9),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n08481,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_9_rstpot_5128
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_10_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(10),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(10),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n08481,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_10_rstpot_5127
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_11_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(11),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(11),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n08481,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_11_rstpot_5126
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_12_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(12),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(12),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n08481,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_12_rstpot_5125
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_13_rstpot : LUT5
    generic map(
      INIT => X"000C000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(13),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(13),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n08481,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_13_rstpot_5124
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_14_rstpot : LUT5
    generic map(
      INIT => X"000A000C"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(14),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(14),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n08481,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_14_rstpot_5123
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_0_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_783,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_0_rstpot_5101
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_1_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_1_rstpot_5100
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_rstpot_5099
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_3_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_3_rstpot_5098
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_4_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_4_rstpot_5097
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_5_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_5_rstpot_5096
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_6_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_6_rstpot_5095
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_7_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_7_rstpot_5094
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_8_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_8_rstpot_5093
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_9_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(8),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_9_rstpot_5092
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_10_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(9),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_10_rstpot_5091
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_11_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(10),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_11_rstpot_5090
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_12_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(11),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_12_rstpot_5089
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_13_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(12),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_13_rstpot_5088
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_0_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_0_rstpot_5083
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_1_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_1_rstpot_5082
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_2_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_2_rstpot_5081
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_3_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_3_rstpot_5080
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_4_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_4_rstpot_5079
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_5_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_5_rstpot_5078
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_6_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_6_rstpot_5077
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_7_rstpot : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_7_rstpot_5076
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_0_rstpot : LUT6
    generic map(
      INIT => X"00000000AACCF0F0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_3144,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_5057,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_0_rstpot_5109
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_1_rstpot : LUT6
    generic map(
      INIT => X"00000000AACCF0F0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_3144,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_5057,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_1_rstpot_5108
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_2_rstpot : LUT6
    generic map(
      INIT => X"00000000AACCF0F0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_3144,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_5057,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_2_rstpot_5107
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_3_rstpot : LUT6
    generic map(
      INIT => X"00000000AACCF0F0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_3144,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_5057,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_3_rstpot_5106
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_4_rstpot : LUT6
    generic map(
      INIT => X"00000000AACCF0F0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_3144,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_5057,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_4_rstpot_5105
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_5_rstpot : LUT6
    generic map(
      INIT => X"00000000AACCF0F0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_3144,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_5057,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_5_rstpot_5104
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_6_rstpot : LUT6
    generic map(
      INIT => X"00000000AACCF0F0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_3144,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_5057,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_6_rstpot_5103
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_rstpot : LUT6
    generic map(
      INIT => X"00000000AACCF0F0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_3144,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_5057,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_rstpot_5102
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_7_rstpot : LUT6
    generic map(
      INIT => X"00000000AAF0CCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_DONE_787,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_783,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_5057,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_7_rstpot_5110
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_0 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_0_rstpot_5137,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_1_rstpot_5136,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_2 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_2_rstpot_5135,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_3 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_3_rstpot_5134,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_4 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_4_rstpot_5133,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_5 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_5_rstpot_5132,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_6 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_6_rstpot_5131,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_7 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_7_rstpot_5130,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_8 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_8_rstpot_5129,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_9 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_9_rstpot_5128,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_10 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_10_rstpot_5127,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_11 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_11_rstpot_5126,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_12 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_12_rstpot_5125,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_13 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_13_rstpot_5124,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_14 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0_14_rstpot_5123,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_0 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_0_rstpot_5122,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_1_rstpot_5121,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_2 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_2_rstpot_5120,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_3 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_3_rstpot_5119,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_4 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_4_rstpot_5118,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_5 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_5_rstpot_5117,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_6 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_6_rstpot_5116,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_7 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_7_rstpot_5115,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_1_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0580_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter1,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_1_1_5114
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_0_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0580_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_0_1_5113
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_2_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0580_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter2,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_2_1_5112
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_3_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0580_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter3,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_3_1_5111
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_7 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_7_rstpot_5110,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_0 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_0_rstpot_5109,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_1_rstpot_5108,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_2 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_2_rstpot_5107,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_3 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_3_rstpot_5106,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_4 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_4_rstpot_5105,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_5 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_5_rstpot_5104,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_6 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_6_rstpot_5103,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_rstpot_5102,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_0 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_0_rstpot_5101,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_1_rstpot_5100,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_rstpot_5099,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_3 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_3_rstpot_5098,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_4 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_4_rstpot_5097,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_5 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_5_rstpot_5096,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_6 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_6_rstpot_5095,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_7 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_7_rstpot_5094,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_8 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_8_rstpot_5093,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_9 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_9_rstpot_5092,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_10 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_10_rstpot_5091,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_11 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_11_rstpot_5090,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_12 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_12_rstpot_5089,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_13 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_13_rstpot_5088,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_0 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_0_rstpot_5087,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_2 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_2_rstpot_5086,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_4 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_4_rstpot_5085,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_6 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_6_rstpot_5084,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_0 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_0_rstpot_5083,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_1_rstpot_5082,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_2 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_2_rstpot_5081,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_3 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_3_rstpot_5080,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_4 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_4_rstpot_5079,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_5 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_5_rstpot_5078,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_6 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_6_rstpot_5077,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_7 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4_7_rstpot_5076,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_4 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_21
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_3 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2_5074
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_2_rstpot : LUT4
    generic map(
      INIT => X"003A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_2_rstpot_5071
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_4_rstpot : LUT6
    generic map(
      INIT => X"00000000CCC3AAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_4_rstpot_5070
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD_0 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD_0_rstpot_5073,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD_0_rstpot : LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD_0_rstpot_5073
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD_1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD_1_rstpot_5072,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD_1_rstpot : LUT4
    generic map(
      INIT => X"00AC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD_1_rstpot_5072
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_2 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_2_rstpot_5071,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_4 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_4_rstpot_5070,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_5 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_5_rstpot_5069,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_5_rstpot : LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_52_o_GND_52_o_sub_12_OUT(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_5_rstpot_5069
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_6 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_6_rstpot_5068,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_6_rstpot : LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_52_o_GND_52_o_sub_12_OUT(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_6_rstpot_5068
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_7 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_7_rstpot_5067,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_7_rstpot : LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_52_o_GND_52_o_sub_12_OUT(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_7_rstpot_5067
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_1_5066
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_0 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_0_rstpot_5065,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_0_rstpot : LUT4
    generic map(
      INIT => X"FFCA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_0_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1227_inv,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n0863,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_0_rstpot_5065
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_1_rstpot_5064,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_1_rstpot : LUT4
    generic map(
      INIT => X"0E02"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1227_inv,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n0863,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_1_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_1_rstpot_5064
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_2 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_2_rstpot_5063,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_2_rstpot : LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_2_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1227_inv,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n0863,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_2_rstpot_5063
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_3 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_3_rstpot_5062,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_3_rstpot : LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_3_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1227_inv,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n0863,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_3_rstpot_5062
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_4 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_4_rstpot_5061,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_4_rstpot : LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_4_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1227_inv,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n0863,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_4_rstpot_5061
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_5 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_5_rstpot_5060,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_5_rstpot : LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_5_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1227_inv,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n0863,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_5_rstpot_5060
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_6 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_6_rstpot_5059,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_6_rstpot : LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_6_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1227_inv,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n0863,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_6_rstpot_5059
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_rstpot_5058,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_rstpot : LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_7_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1227_inv,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n0863,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_rstpot_5058
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_5057
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_rstpot_SW1 : LUT5
    generic map(
      INIT => X"88800800"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_801,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_ENABLE_623,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_3144,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_3165,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_CONTROL_3155,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N356
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_rdack_rstpot : LUT6
    generic map(
      INIT => X"1111111111111110"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_rdack_reg_3953,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_rdack_rstpot_4956
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_wrack_rstpot : LUT6
    generic map(
      INIT => X"1111111111111110"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_wrack_reg_3952,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_wrack_328,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_WRACK_578,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_wrack_281,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_wrack_259,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_wrack_rstpot_4955
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIN_PKT_LEN_REACHED_rstpot : LUT6
    generic map(
      INIT => X"1110111000101010"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIN_PKT_LEN_REACHED_786,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_799,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIN_PKT_LEN_REACHED_rstpot_4880
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_rstpot : LUT6
    generic map(
      INIT => X"1110111000101010"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_761,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_799,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_785,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_rstpot_4878
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_ignore_packet_glue_set : LUT6
    generic map(
      INIT => X"00020202888A8A8A"
    )
    port map (
      I0 => tx_axis_mac_tvalid,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_ignore_packet_1748,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N362,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_gate_tready_1751,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_mac_tready_reg_1752,
      I5 => tx_axis_mac_tlast,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_ignore_packet_glue_set_4629
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_ignore_packet_glue_set_SW1 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_1738,
      I1 => tx_axis_mac_tuser(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N362
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_rstpot : LUT6
    generic map(
      INIT => X"55554404555577F7"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N293,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_DATA_VALID_OUT,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_UNDERRUN_INT_3017,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_3144,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_785,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N360,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_rstpot_4893
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_rstpot_SW2 : LUT6
    generic map(
      INIT => X"FFFFDDDFAAAA888A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_798,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_796,
      I4 => NlwRenamedSig_OI_tx_reset_out,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N293,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N360
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_rstpot : LUT6
    generic map(
      INIT => X"1110111000101010"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_800,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_799,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N356,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_rstpot_4897
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_rstpot : LUT6
    generic map(
      INIT => X"1110111000101010"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_799,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_798,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N356,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_rstpot_4896
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_unicast_match_cap_rstpot : LUT6
    generic map(
      INIT => X"CC44CCCCE444E4E4"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_unicast_match_cap_3600,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_match_3744,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg2_3609,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_3585,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N354,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_unicast_match_cap_rstpot_4914
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_unicast_match_cap_rstpot_SW1 : LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_1414,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1460,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N184,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N354
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_PAUSE_VECTOR_1_1 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_FRAME_213,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_ENABLE_REG_3022,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_REQ_INT_3104,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_209,
      O => rx_statistics_vector(23)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0523_21_1 : LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => bus2ip_addr(3),
      I2 => bus2ip_addr(4),
      I3 => bus2ip_addr(8),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(21),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_100_o_10_1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(21)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0523_22_1 : LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => bus2ip_addr(3),
      I2 => bus2ip_addr(4),
      I3 => bus2ip_addr(8),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(22),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_100_o_10_1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(22)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0523_23_1 : LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => bus2ip_addr(3),
      I2 => bus2ip_addr(4),
      I3 => bus2ip_addr(8),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(23),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_100_o_10_1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(23)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_rstpot : LUT6
    generic map(
      INIT => X"1110101000101010"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_797,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_798,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_DATA_VALID_OUT,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_rstpot_4894
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GOOD_FRAME_rstpot1 : LUT6
    generic map(
      INIT => X"1111115100000040"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => rx_enable,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1525,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_RUNT_FRAME_ERR_OR_273_o,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_INHIBIT_FRAME_1705,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GOOD_FRAME_1468,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GOOD_FRAME_rstpot1_4980
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME_rstpot1 : LUT6
    generic map(
      INIT => X"1010101054101010"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => rx_enable,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME_1467,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_RUNT_FRAME_ERR_OR_273_o,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1525,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_INHIBIT_FRAME_1705,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME_rstpot1_4979
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_rstpot : LUT6
    generic map(
      INIT => X"1110111000101010"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_794,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_793,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_FCS_GND_52_o_MUX_453_o11,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_rstpot_4891
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0719_22_1 : LUT6
    generic map(
      INIT => X"4040004040000000"
    )
    port map (
      I0 => bus2ip_addr(4),
      I1 => bus2ip_addr(3),
      I2 => bus2ip_addr(8),
      I3 => bus2ip_addr(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(10),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0719(22)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0719_24_1 : LUT6
    generic map(
      INIT => X"4040004040000000"
    )
    port map (
      I0 => bus2ip_addr(4),
      I1 => bus2ip_addr(3),
      I2 => bus2ip_addr(8),
      I3 => bus2ip_addr(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(8),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0719(24)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_3_GND_69_o_MUX_1640_o11 : LUT5
    generic map(
      INIT => X"AAAA2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_60_o_count_read_6_equal_10_o_6_11,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_3_GND_69_o_MUX_1640_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_2_GND_69_o_MUX_1641_o11 : LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_60_o_count_read_6_equal_10_o_6_11,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_2_GND_69_o_MUX_1641_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_1_GND_69_o_MUX_1642_o11 : LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_60_o_count_read_6_equal_10_o_6_11,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_1_GND_69_o_MUX_1642_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_0_GND_69_o_MUX_1643_o11 : LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_60_o_count_read_6_equal_10_o_6_11,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_0_GND_69_o_MUX_1643_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_rstpot : LUT6
    generic map(
      INIT => X"FFFFFF4404040444"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0194,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_3533,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3388,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3380,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3379,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_rdce_re_int_3389,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_rstpot_4915
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_mac_tvalid_rstpot : LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state(0),
      I2 => rx_enable,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd2_3954,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_mac_tvalid_rstpot_4957
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0580_inv1 : LUT5
    generic map(
      INIT => X"0888A888"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_3585,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_1414,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1460,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0003,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0580_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0626_inv1 : LUT6
    generic map(
      INIT => X"2000A000A000A000"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_sat_3583,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_1414,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1460,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_3585,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0003,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0626_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_RST_rstpot : LUT6
    generic map(
      INIT => X"4000000000000000"
    )
    port map (
      I0 => bus2ip_addr(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_15_o_10_1,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_wrce_int_398,
      I4 => bus2ip_addr(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(31),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_RST_rstpot_4921
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Mxor_accum_gray_refclk_7_accum_gray_refclk_2_XOR_368_o_xo_0_1 : LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync2,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_2_XOR_368_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Mxor_accum_gray_refclk_7_accum_gray_refclk_2_XOR_368_o_xo_0_1 : LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync2,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_2_XOR_368_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Mxor_accum_gray_refclk_7_accum_gray_refclk_2_XOR_368_o_xo_0_1 : 
LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync2,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_refclk_7_accum_gray_refclk_2_XOR_368_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Mxor_accum_gray_refclk_7_accum_gray_refclk_2_XOR_368_o_xo_0_1 : 
LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync2,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_refclk_7_accum_gray_refclk_2_XOR_368_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count_xor_1_11 : LUT6
    generic map(
      INIT => X"0FF0088008800FF0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_1414,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1460,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_update_pause_ad_sync_reg_3610,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_sync_update_data_sync2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_rdack_rstpot : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_access_3523,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_access_reg_3570,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_3579,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_rdack_rstpot_4953
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_update_pause_ad_sync_reg_rstpot : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_sync_update_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_1414,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1460,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_update_pause_ad_sync_reg_3610,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_update_pause_ad_sync_reg_rstpot_4951
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_promiscuous_mode_sample_rstpot : LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_promiscuous_mode_sample_3584,
      I1 => rx_enable,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg2_3609,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_3585,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_resync_promiscuous_mode_data_sync2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_promiscuous_mode_sample_rstpot_4916
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_INIT_rstpot : LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => bus2ip_addr(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_wrce_int_398,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_15_o_10_1,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_INIT_rstpot_4919
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Mxor_accum_gray_refclk_7_accum_gray_refclk_3_XOR_363_o_xo_0_1 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_3_XOR_363_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Mxor_accum_gray_refclk_7_accum_gray_refclk_3_XOR_363_o_xo_0_1 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_3_XOR_363_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Mxor_accum_gray_refclk_7_accum_gray_refclk_3_XOR_363_o_xo_0_1 : 
LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_refclk_7_accum_gray_refclk_3_XOR_363_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Mxor_accum_gray_refclk_7_accum_gray_refclk_3_XOR_363_o_xo_0_1 : 
LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_refclk_7_accum_gray_refclk_3_XOR_363_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx_rstpot : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => tx_axis_mac_tlast,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1_1737,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd8_1736,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx_1749,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx_rstpot_4902
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT321 : LUT5
    generic map(
      INIT => X"DDDF8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3388,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(9),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3379,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3380,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(17),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_9_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT311 : LUT5
    generic map(
      INIT => X"DDDF8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3388,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3379,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3380,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(16),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_8_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT301 : LUT5
    generic map(
      INIT => X"DDDF8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3388,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3379,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3380,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(15),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT291 : LUT5
    generic map(
      INIT => X"DDDF8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3388,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3379,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3380,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT281 : LUT5
    generic map(
      INIT => X"DDDF8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3388,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3379,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3380,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT271 : LUT5
    generic map(
      INIT => X"DDDF8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3388,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3379,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3380,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT261 : LUT5
    generic map(
      INIT => X"DDDF8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3388,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3379,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3380,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT251 : LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3388,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(31),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3379,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3380,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_31_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT241 : LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3388,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(30),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3379,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3380,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_30_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT231 : LUT5
    generic map(
      INIT => X"DDDF8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3388,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3379,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3380,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT221 : LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3388,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(29),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3379,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3380,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_29_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT211 : LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3388,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(28),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3379,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3380,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_28_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT201 : LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3388,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(27),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3379,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3380,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_27_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT191 : LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3388,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(26),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3379,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3380,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_26_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT181 : LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3388,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(25),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3379,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3380,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_25_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT171 : LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3388,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(24),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3379,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3380,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_24_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT161 : LUT5
    generic map(
      INIT => X"DDDF8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3388,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(23),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3379,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3380,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(31),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_23_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT151 : LUT5
    generic map(
      INIT => X"DDDF8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3388,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(22),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3379,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3380,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(30),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_22_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT141 : LUT5
    generic map(
      INIT => X"DDDF8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3388,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(21),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3379,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3380,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_21_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT131 : LUT5
    generic map(
      INIT => X"DDDF8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3388,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(20),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3379,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3380,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(28),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_20_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT121 : LUT5
    generic map(
      INIT => X"DDDF8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3388,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3379,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3380,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT111 : LUT5
    generic map(
      INIT => X"DDDF8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3388,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(19),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3379,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3380,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(27),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_19_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT101 : LUT5
    generic map(
      INIT => X"DDDF8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3388,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(18),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3379,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3380,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(26),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_18_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT91 : LUT5
    generic map(
      INIT => X"DDDF8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3388,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(17),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3379,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3380,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(25),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_17_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT81 : LUT5
    generic map(
      INIT => X"DDDF8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3388,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(16),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3379,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3380,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(24),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_16_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT71 : LUT5
    generic map(
      INIT => X"DDDF8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3388,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(15),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3379,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3380,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(23),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_15_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT61 : LUT5
    generic map(
      INIT => X"DDDF8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3388,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(14),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3379,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3380,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(22),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_14_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT51 : LUT5
    generic map(
      INIT => X"DDDF8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3388,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(13),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3379,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3380,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(21),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_13_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT41 : LUT5
    generic map(
      INIT => X"DDDF8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3388,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(12),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3379,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3380,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(20),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_12_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT33 : LUT5
    generic map(
      INIT => X"DDDF8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3388,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(11),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3379,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3380,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(19),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_11_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT210 : LUT5
    generic map(
      INIT => X"DDDF8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3388,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(10),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3379,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3380,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(18),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_10_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT110 : LUT5
    generic map(
      INIT => X"DDDF8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3388,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3379,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3380,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_broadcastaddressmatch_int_GND_101_o_MUX_1737_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcast_match_3582,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_3585,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg2_3609,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcastaddressmatch_int_GND_101_o_MUX_1737_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_pauseaddressmatch_int_GND_101_o_MUX_1782_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_3581,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_3585,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg2_3609,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pauseaddressmatch_int_GND_101_o_MUX_1782_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_specialpauseaddressmatch_int_GND_101_o_MUX_1794_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_3580,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_3585,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg2_3609,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_specialpauseaddressmatch_int_GND_101_o_MUX_1794_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_configurable_match_cap_0_GND_101_o_MUX_1801_o11 : LUT4
    generic map(
      INIT => X"AA2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_match_3727,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_1414,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1460,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_3585,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_configurable_match_cap_0_GND_101_o_MUX_1801_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_configurable_match_cap_1_GND_101_o_MUX_1806_o11 : LUT4
    generic map(
      INIT => X"AA2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_match_3710,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_1414,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1460,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_3585,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_configurable_match_cap_1_GND_101_o_MUX_1806_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_configurable_match_cap_2_GND_101_o_MUX_1811_o11 : LUT4
    generic map(
      INIT => X"AA2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_match_3693,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_1414,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1460,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_3585,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_configurable_match_cap_2_GND_101_o_MUX_1811_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_configurable_match_cap_3_GND_101_o_MUX_1816_o11 : LUT4
    generic map(
      INIT => X"AA2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_match_3676,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_1414,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1460,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_3585,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_configurable_match_cap_3_GND_101_o_MUX_1816_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count_lut_1_1 : LUT5
    generic map(
      INIT => X"AA828282"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_sync_update_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_update_pause_ad_sync_reg_3610,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_1414,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1460,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count_lut(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count_lut_2_1 : LUT5
    generic map(
      INIT => X"AA828282"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_sync_update_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_update_pause_ad_sync_reg_3610,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_1414,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1460,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count_lut(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count_cy_0_1 : LUT5
    generic map(
      INIT => X"AA828282"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_sync_update_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_update_pause_ad_sync_reg_3610,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_1414,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1460,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count_cy(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count_xor_0_11 : LUT5
    generic map(
      INIT => X"55414141"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_sync_update_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_update_pause_ad_sync_reg_3610,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_1414,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1460,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter_xor_0_11 : LUT4
    generic map(
      INIT => X"5111"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_3585,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1460,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_1414,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter_xor_1_11 : LUT5
    generic map(
      INIT => X"66060606"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_3585,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_1414,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1460,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter_xor_2_11 : LUT6
    generic map(
      INIT => X"7878007800780078"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_3585,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_1414,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1460,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_INV_44_o1 : LUT6
    generic map(
      INIT => X"FFFFFFFF777FF7FF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DATA_VALID_760,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_795,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_3144,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_3165,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_CONTROL_3155,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN_784,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_INV_44_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Mxor_accum_gray_refclk_7_accum_gray_refclk_4_XOR_359_o_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_4_XOR_359_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Mxor_accum_gray_refclk_7_accum_gray_refclk_4_XOR_359_o_xo_0_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_4_XOR_359_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Mxor_accum_gray_refclk_7_accum_gray_refclk_4_XOR_359_o_xo_0_1 : 
LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_refclk_7_accum_gray_refclk_4_XOR_359_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Mxor_accum_gray_refclk_7_accum_gray_refclk_4_XOR_359_o_xo_0_1 : 
LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_refclk_7_accum_gray_refclk_4_XOR_359_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd2_In1 : LUT5
    generic map(
      INIT => X"AEEE0444"
    )
    port map (
      I0 => tx_axis_mac_tvalid,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd2_1733,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT_279,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd7_1740,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_GND_25_o_equal_75_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_60_o41 : LUT5
    generic map(
      INIT => X"00808080"
    )
    port map (
      I0 => tx_axis_mac_tuser(0),
      I1 => tx_axis_mac_tlast,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd6_1735,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT_279,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_60_o4_1712
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_CRC_COMPUTE_OR_228_o1 : LUT5
    generic map(
      INIT => X"888888F8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1523,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1419,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1484,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_DATA_1526,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1525,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_CRC_COMPUTE_OR_228_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT161 : LUT5
    generic map(
      INIT => X"FF8FF888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1523,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1419,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_9_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT151 : LUT5
    generic map(
      INIT => X"FF8FF888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1523,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1419,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_8_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT141 : LUT5
    generic map(
      INIT => X"FF8FF888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1523,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1419,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT131 : LUT5
    generic map(
      INIT => X"FF8FF888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1523,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1419,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT121 : LUT5
    generic map(
      INIT => X"FF8FF888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1523,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1419,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT111 : LUT5
    generic map(
      INIT => X"FF8FF888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1523,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1419,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT101 : LUT5
    generic map(
      INIT => X"FF8FF888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1523,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1419,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT91 : LUT5
    generic map(
      INIT => X"FF8FF888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1523,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1419,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT81 : LUT5
    generic map(
      INIT => X"FF8FF888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1523,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1419,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT21 : LUT5
    generic map(
      INIT => X"FF8FF888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1523,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1419,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_10_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT17 : LUT5
    generic map(
      INIT => X"FF8FF888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1523,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1419,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_JUMBO_EN_GND_52_o_MUX_404_o11 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_JUMBO_ENABLE_624,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_JUMBO_EN_GND_52_o_MUX_404_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT151 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_ENABLE_576,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(9),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_9_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT141 : LUT4
    generic map(
      INIT => X"FEFF"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_ENABLE_576,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_8_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT131 : LUT4
    generic map(
      INIT => X"FEFF"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_ENABLE_576,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT121 : LUT4
    generic map(
      INIT => X"FEFF"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_ENABLE_576,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT111 : LUT4
    generic map(
      INIT => X"FEFF"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_ENABLE_576,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT101 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_ENABLE_576,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT91 : LUT4
    generic map(
      INIT => X"FEFF"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_ENABLE_576,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT81 : LUT4
    generic map(
      INIT => X"FEFF"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_ENABLE_576,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT71 : LUT4
    generic map(
      INIT => X"FEFF"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_ENABLE_576,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT61 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_ENABLE_576,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_14_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT51 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_ENABLE_576,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(13),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_13_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT41 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_ENABLE_576,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(12),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_12_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT31 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_ENABLE_576,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(11),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_11_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT21 : LUT4
    generic map(
      INIT => X"FEFF"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(10),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_ENABLE_576,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_10_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT16 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_ENABLE_576,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_CRC_MODE_GND_52_o_MUX_402_o11 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_CRC_MODE_627,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_GND_52_o_MUX_402_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_VLAN_EN_GND_52_o_MUX_406_o11 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_VLAN_ENABLE_622,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_VLAN_EN_GND_52_o_MUX_406_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_IFG_DEL_EN_GND_52_o_MUX_410_o11 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_IFG_DEL_EN_621,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_EN_GND_52_o_MUX_410_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_SPEED_IS_10_100_GND_52_o_MUX_412_o11 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_SPEED_IS_10_100_625,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_GND_52_o_MUX_412_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_MAX_FRAME_ENABLE_GND_52_o_MUX_414_o11 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_ENABLE_576,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_ENABLE_GND_52_o_MUX_414_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_REG_PREAMBLE_GND_52_o_MUX_504_o11 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_783,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_GND_52_o_MUX_504_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_PAD_PIPE_GND_52_o_MUX_560_o11 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD_780,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD_PIPE_GND_52_o_MUX_560_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DST_ADDR_MULTI_MATCH_GND_52_o_MUX_595_o11 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_MULTI_MATCH_GND_52_o_MUX_595_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_REG_SCSH_GND_52_o_MUX_604_o11 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_793,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_GND_52_o_MUX_604_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_GND_52_o_MUX_569_o1 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_STATUS_VALID_775,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_GND_52_o_MUX_569_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_PREAMBLE_GND_52_o_MUX_502_o11 : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_799,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_798,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_GND_52_o_MUX_502_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_CRC_GND_52_o_MUX_510_o11 : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_794,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_796,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_GND_52_o_MUX_510_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_PAD_GND_52_o_MUX_508_o11 : LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_794,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_793,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_796,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_798,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD_GND_52_o_MUX_508_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_CR178124_FIX_GND_52_o_MUX_562_o11 : LUT5
    generic map(
      INIT => X"00400000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_785,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN_784,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_793,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CR178124_FIX_GND_52_o_MUX_562_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_INT_TX_STATUS_VALID_GND_52_o_MUX_564_o11 : LUT5
    generic map(
      INIT => X"00400000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_801,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_788,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_789,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_STATUS_VALID_GND_52_o_MUX_564_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_CRC_COMPUTE_GND_52_o_MUX_544_o11 : LUT4
    generic map(
      INIT => X"1110"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD_780,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_GND_52_o_MUX_544_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_REG_PREAMBLE_DONE_GND_52_o_MUX_479_o11 : LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_DONE_GND_52_o_MUX_479_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Maccum_accumulator_xor_1_11 : LUT5
    generic map(
      INIT => X"6CCCCCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(1),
      I2 => NlwRenamedSig_OI_rx_statistics_vector_22_Q,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rxstatsaddressmatch_326,
      I4 => rx_enable,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Result(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Maccum_accumulator_xor_2_11 : LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(0),
      I2 => NlwRenamedSig_OI_rx_statistics_vector_22_Q,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rxstatsaddressmatch_326,
      I4 => rx_enable,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Result(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Maccum_accumulator_xor_1_11 : LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(0),
      I2 => NlwRenamedSig_OI_tx_statistics_vector_30_Q,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Result(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Maccum_accumulator_xor_2_11 : LUT5
    generic map(
      INIT => X"6CCCCCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(2),
      I2 => NlwRenamedSig_OI_tx_statistics_vector_30_Q,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Result(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Maccum_accumulator_xor_3_11 : LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(0),
      I2 => NlwRenamedSig_OI_tx_statistics_vector_30_Q,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Result(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Maccum_accumulator_xor_1_11 : LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RX_SMALL_420,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Result(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Maccum_accumulator_xor_2_11 : LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RX_SMALL_420,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Result(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Maccum_accumulator_xor_4_11 : LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RX_SMALL_420,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Result(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Maccum_accumulator_xor_3_11 : LUT5
    generic map(
      INIT => X"6CCCCCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RX_SMALL_420,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Result(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Maccum_accumulator_xor_1_11 : LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RX_FRAG_421,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Result(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Maccum_accumulator_xor_2_11 : LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RX_FRAG_421,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Result(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Maccum_accumulator_xor_4_11 : LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RX_FRAG_421,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Result(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Maccum_accumulator_xor_3_11 : LUT5
    generic map(
      INIT => X"6CCCCCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RX_FRAG_421,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Result(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Msub_GND_52_o_GND_52_o_sub_12_OUT_7_0_xor_6_11 : LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_52_o_GND_52_o_sub_12_OUT(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_15_Q : LUT5
    generic map(
      INIT => X"51555D55"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(15),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_3025,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_3294,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(15),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o2 : LUT5
    generic map(
      INIT => X"20000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_15_o_10_1,
      I1 => bus2ip_addr(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_wrce_int_398,
      I4 => bus2ip_addr(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0394_inv1 : LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_wrce_int_398,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_11_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0394_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0462_inv2 : LUT5
    generic map(
      INIT => X"20000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_100_o_10_1,
      I1 => bus2ip_addr(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_wrce_int_398,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0462_inv1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0462_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0183_inv1 : LUT6
    generic map(
      INIT => X"0000000200000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0183_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0387_inv1 : LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1419,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1523,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_1520,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0387_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0453_inv1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1419,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1523,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0453_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1038_inv1 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1038_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1121_inv1 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => NlwRenamedSig_OI_tx_reset_out,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1121_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n05091 : LUT5
    generic map(
      INIT => X"0000EEE0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3379,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3380,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_rdce_re_int_3389,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3388,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0509
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_val1 : LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1419,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1523,
      I3 => NlwRenamedSig_OI_rx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_val
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable251 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD_780,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => NlwRenamedSig_OI_tx_reset_out,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable25
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable171 : LUT5
    generic map(
      INIT => X"FFF1FFF0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_782,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_781,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable17
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable131 : LUT5
    generic map(
      INIT => X"FFF8FFF0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_DONE_787,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_783,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable13
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_14_Q : LUT5
    generic map(
      INIT => X"51555D55"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(14),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_3025,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_3294,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_13_Q : LUT5
    generic map(
      INIT => X"51555D55"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(13),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_3025,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_3294,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_12_Q : LUT5
    generic map(
      INIT => X"51555D55"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(12),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_3025,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_3294,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_11_Q : LUT5
    generic map(
      INIT => X"51555D55"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(11),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_3025,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_3294,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_10_Q : LUT5
    generic map(
      INIT => X"51555D55"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(10),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_3025,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_3294,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_9_Q : LUT5
    generic map(
      INIT => X"51555D55"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(9),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_3025,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_3294,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_8_Q : LUT5
    generic map(
      INIT => X"51555D55"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_3025,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_3294,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_7_Q : LUT5
    generic map(
      INIT => X"51555D55"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_3025,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_3294,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_6_Q : LUT5
    generic map(
      INIT => X"51555D55"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_3025,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_3294,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_GND_52_o_MUX_441_o1 : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_3144,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_CONTROL_3155,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_3165,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_GND_52_o_MUX_441_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o11 : LUT6
    generic map(
      INIT => X"0100000000000000"
    )
    port map (
      I0 => bus2ip_addr(3),
      I1 => bus2ip_addr(4),
      I2 => bus2ip_addr(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_100_o_10_1,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_wrce_int_398,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0671_inv1 : LUT5
    generic map(
      INIT => X"A8FFFFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3388,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3379,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3380,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0671_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PADDED_FRAME_rstpot1 : LUT6
    generic map(
      INIT => X"0444444454444444"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PADDED_FRAME_1487,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_1520,
      I3 => rx_enable,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N352,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PADDED_FRAME_rstpot1_4976
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PADDED_FRAME_rstpot1_SW1 : LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LESS_THAN_256_1693,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Reset_OR_DriverANDClockEnable12_4312,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N352
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => bus2ip_addr(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_rstpot_4948
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_data_0_rstpot : LUT6
    generic map(
      INIT => X"4EEE444E4E444444"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_cs_int_bus2ip_addr_3_AND_570_o_3320,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_data(0),
      I2 => bus2ip_addr(4),
      I3 => bus2ip_addr(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ipic_ier_0_3324,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ipic_isr_0_3323,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_data_0_rstpot_4906
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_NUMBER_OF_BYTES_rstpot1 : LUT5
    generic map(
      INIT => X"45054000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_TX_EN_DELAY_618,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I3 => NlwRenamedSig_OI_gmii_tx_en,
      I4 => NlwRenamedSig_OI_tx_statistics_vector_30_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_NUMBER_OF_BYTES_rstpot1_4962
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_rstpot : LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_3981,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_5_CLK_DIVIDE_INT_5_equal_6_o6,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_5_CLK_DIVIDE_INT_5_equal_6_o61_4528,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_rstpot_4918
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_HELD_glue_set : LUT4
    generic map(
      INIT => X"AC8C"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_3165,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_HELD_3145,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_END_OF_TX,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_HELD_glue_set_4677
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FCS_rstpot1 : LUT5
    generic map(
      INIT => X"15051000"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG5,
      I2 => rx_enable,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG6_1458,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FCS_1524,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FCS_rstpot1_4970
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_DATA_rstpot1 : LUT5
    generic map(
      INIT => X"15051000"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG2,
      I2 => rx_enable,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG3_1459,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_DATA_1526,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_DATA_rstpot1_4968
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst2_glue_set : LUT6
    generic map(
      INIT => X"FFA2A2A2A2A2A2A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst2_1743,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst1_1744,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx_1749,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N350,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tlast_reg_1742,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst2_glue_set_4625
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst2_glue_set_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd6_1735,
      I1 => tx_axis_mac_tvalid,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N350
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_2_rstpot1 : LUT6
    generic map(
      INIT => X"0101110100001000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_MULTI_MATCH_766,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_BROADCAST,
      I5 => NlwRenamedSig_OI_tx_statistics_vector_2_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_2_rstpot1_4965
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_underrun_glue_set : LUT6
    generic map(
      INIT => X"0004040455555555"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_1738,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_underrun_1747,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1_1737,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT_279,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N348,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_underrun_glue_set_4627
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_underrun_glue_set_SW0 : LUT4
    generic map(
      INIT => X"F7FF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_gate_tready_1751,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_mac_tready_reg_1752,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_1739,
      I3 => tx_axis_mac_tuser(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N348
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_assert_glue_set : LUT6
    generic map(
      INIT => X"FFFF2AEE2AEE2AEE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_assert_1745,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_valid_225,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N150,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_1746,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N346,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_assert_glue_set_4624
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_assert_glue_set_SW1 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => tx_axis_mac_tvalid,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd2_1733,
      I2 => tx_axis_mac_tlast,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N346
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_glue_set : LUT6
    generic map(
      INIT => X"BBBBBBBB00000800"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1460,
      I1 => rx_enable,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N263,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N344,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_1414,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_glue_set_4616
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_glue_set_SW1 : LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG1_1456,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N344
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_match_glue_set : LUT6
    generic map(
      INIT => X"D555555580000000"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N261,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_0_3889,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_1_3896,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N342,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_match_3744,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_match_glue_set_4703
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_match_glue_set_SW1 : LUT5
    generic map(
      INIT => X"88880080"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_2_3895,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_3_3894,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_3585,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg2_3609,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_match_3744,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N342
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_rstpot : LUT6
    generic map(
      INIT => X"1110111000101010"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_798,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N328,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N340,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_rstpot_4895
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_rstpot_SW0 : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_799,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N340
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_error_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_error_reg_3951,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_error_261,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_error_rstpot_4954
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_rdce_re_int_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_rdce_int_3329,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_397,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_rdce_re_int_rstpot_4950
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_wrce_int_3330,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_wrce_int_398,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_rstpot_4949
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_irq_rstpot : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ipic_ier_0_3324,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ipic_isr_0_3323,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_irq_rstpot_4947
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_no_burst_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => tx_axis_mac_tvalid,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd3_1734,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_no_burst_rstpot_4943
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1_rstpot : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => tx_axis_mac_tvalid,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd2_1733,
      I2 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1_rstpot_4942
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_ENABLE_REG_rstpot : LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_ENABLE_REG_4211,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_4212,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_3981,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT_3988,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MIIM_ENABLE_4008,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_ENABLE_REG_rstpot_4941
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_response_toggle_rstpot : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_sync_response_data_in,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_response_toggle_rstpot_4904
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_request_tog_sync_request_reg_OR_411_o1 : LUT4
    generic map(
      INIT => X"1554"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_request_reg_2139,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_request_reg2_2138,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_sync_request_data_sync2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_request_tog_sync_request_reg_OR_411_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_READY_INT_REC_glue_set : LUT6
    generic map(
      INIT => X"00202020FAFAFAFA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_gen_sync_0_sync_request_data_in,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_REQ_INT_REC_3980,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT_3988,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MIIM_ENABLE_4008,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_INIT_4007,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_STATE_VAR_INT_3979,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_READY_INT_REC_glue_set_4704
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_uc_glue_set : LUT5
    generic map(
      INIT => X"FF2A2A2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_uc_3532,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3380,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3388,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_uc_glue_set_4694
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_0_fast_statistics_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_0_fast_statistics_increment_control_2485,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(21),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_0_fast_statistics_sync_inc_vector_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_0_fast_statistics_increment_vector_sync_reg_3010,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_0_fast_statistics_increment_control_glue_set_4666
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_1_fast_statistics_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_1_fast_statistics_increment_control_2484,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_1_fast_statistics_sync_inc_vector_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_1_fast_statistics_increment_vector_sync_reg_3007,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_1_fast_statistics_increment_control_glue_set_4665
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_4_frame_size_stats1_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_4_frame_size_stats1_increment_control_2481,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_4_frame_size_stats1_sync_inc_vector_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_4_frame_size_stats1_increment_vector_sync_reg_2998
,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_4_frame_size_stats1_increment_control_glue_set_4662
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_5_frame_size_stats1_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_5_frame_size_stats1_increment_control_2480,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_5_frame_size_stats1_sync_inc_vector_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_5_frame_size_stats1_increment_vector_sync_reg_2995
,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_5_frame_size_stats1_increment_control_glue_set_4661
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_6_frame_size_stats1_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_6_frame_size_stats1_increment_control_2479,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_6_frame_size_stats1_sync_inc_vector_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_6_frame_size_stats1_increment_vector_sync_reg_2992
,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_6_frame_size_stats1_increment_control_glue_set_4660
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_7_frame_size_stats1_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_7_frame_size_stats1_increment_control_2478,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_7_frame_size_stats1_sync_inc_vector_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_7_frame_size_stats1_increment_vector_sync_reg_2989
,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_7_frame_size_stats1_increment_control_glue_set_4659
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_8_frame_size_stats1_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_8_frame_size_stats1_increment_control_2477,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_8_frame_size_stats1_sync_inc_vector_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_8_frame_size_stats1_increment_vector_sync_reg_2986
,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_8_frame_size_stats1_increment_control_glue_set_4658
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_9_frame_size_stats1_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_9_frame_size_stats1_increment_control_2476,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_9_frame_size_stats1_sync_inc_vector_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_9_frame_size_stats1_increment_vector_sync_reg_2983
,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_9_frame_size_stats1_increment_control_glue_set_4657
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_10_frame_size_stats1_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_10_frame_size_stats1_increment_control_2475,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_10_frame_size_stats1_sync_inc_vector_data_sync2,
      I4 => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_10_frame_size_stats1_increment_vector_sync_reg_2980,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_10_frame_size_stats1_increment_control_glue_set_4656
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_11_frame_size_stats2_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_11_frame_size_stats2_increment_control_2474,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_11_frame_size_stats2_sync_inc_vector_data_sync2,
      I4 => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_11_frame_size_stats2_increment_vector_sync_reg_2977,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_11_frame_size_stats2_increment_control_glue_set_4655
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_12_frame_size_stats2_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_12_frame_size_stats2_increment_control_2473,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_12_frame_size_stats2_sync_inc_vector_data_sync2,
      I4 => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_12_frame_size_stats2_increment_vector_sync_reg_2974,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_12_frame_size_stats2_increment_control_glue_set_4654
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_13_frame_size_stats2_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_13_frame_size_stats2_increment_control_2472,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_13_frame_size_stats2_sync_inc_vector_data_sync2,
      I4 => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_13_frame_size_stats2_increment_vector_sync_reg_2971,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_13_frame_size_stats2_increment_control_glue_set_4653
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_14_frame_size_stats2_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_14_frame_size_stats2_increment_control_2471,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_14_frame_size_stats2_sync_inc_vector_data_sync2,
      I4 => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_14_frame_size_stats2_increment_vector_sync_reg_2968,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_14_frame_size_stats2_increment_control_glue_set_4652
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_15_frame_size_stats2_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_15_frame_size_stats2_increment_control_2470,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_15_frame_size_stats2_sync_inc_vector_data_sync2,
      I4 => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_15_frame_size_stats2_increment_vector_sync_reg_2965,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_15_frame_size_stats2_increment_control_glue_set_4651
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_16_frame_size_stats2_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_16_frame_size_stats2_increment_control_2469,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_16_frame_size_stats2_sync_inc_vector_data_sync2,
      I4 => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_16_frame_size_stats2_increment_vector_sync_reg_2962,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_16_frame_size_stats2_increment_control_glue_set_4650
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_17_frame_size_stats2_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_17_frame_size_stats2_increment_control_2468,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_17_frame_size_stats2_sync_inc_vector_data_sync2,
      I4 => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_17_frame_size_stats2_increment_vector_sync_reg_2959,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_17_frame_size_stats2_increment_control_glue_set_4649
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_18_general_statisics_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_18_general_statisics_increment_control_2467,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_18_general_statisics_sync_inc_vector_data_sync2,
      I4 => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_18_general_statisics_increment_vector_sync_reg_2956,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_18_general_statisics_increment_control_glue_set_4648
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_19_general_statisics_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_19_general_statisics_increment_control_2466,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_19_general_statisics_sync_inc_vector_data_sync2,
      I4 => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_19_general_statisics_increment_vector_sync_reg_2953,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_19_general_statisics_increment_control_glue_set_4647
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_20_general_statisics_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_20_general_statisics_increment_control_2465,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_20_general_statisics_sync_inc_vector_data_sync2,
      I4 => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_20_general_statisics_increment_vector_sync_reg_2950,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_20_general_statisics_increment_control_glue_set_4646
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_21_general_statisics_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_21_general_statisics_increment_control_2464,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_21_general_statisics_sync_inc_vector_data_sync2,
      I4 => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_21_general_statisics_increment_vector_sync_reg_2947,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_21_general_statisics_increment_control_glue_set_4645
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_22_general_statisics_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_22_general_statisics_increment_control_2463,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(9),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_22_general_statisics_sync_inc_vector_data_sync2,
      I4 => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_22_general_statisics_increment_vector_sync_reg_2944,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_22_general_statisics_increment_control_glue_set_4644
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_23_general_statisics_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_23_general_statisics_increment_control_2462,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(10),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_23_general_statisics_sync_inc_vector_data_sync2,
      I4 => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_23_general_statisics_increment_vector_sync_reg_2941,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_23_general_statisics_increment_control_glue_set_4643
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_24_general_statisics_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_24_general_statisics_increment_control_2461,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(11),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_24_general_statisics_sync_inc_vector_data_sync2,
      I4 => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_24_general_statisics_increment_vector_sync_reg_2938,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_24_general_statisics_increment_control_glue_set_4642
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_25_general_statisics_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_25_general_statisics_increment_control_2460,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(12),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_25_general_statisics_sync_inc_vector_data_sync2,
      I4 => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_25_general_statisics_increment_vector_sync_reg_2935,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_25_general_statisics_increment_control_glue_set_4641
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_26_general_statisics_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_26_general_statisics_increment_control_2459,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(13),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_26_general_statisics_sync_inc_vector_data_sync2,
      I4 => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_26_general_statisics_increment_vector_sync_reg_2932,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_26_general_statisics_increment_control_glue_set_4640
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_27_general_statisics_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_27_general_statisics_increment_control_2458,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_27_general_statisics_sync_inc_vector_data_sync2,
      I4 => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_27_general_statisics_increment_vector_sync_reg_2929,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_27_general_statisics_increment_control_glue_set_4639
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_28_general_statisics_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_28_general_statisics_increment_control_2457,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(15),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_28_general_statisics_sync_inc_vector_data_sync2,
      I4 => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_28_general_statisics_increment_vector_sync_reg_2926,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_28_general_statisics_increment_control_glue_set_4638
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_29_general_statisics_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_29_general_statisics_increment_control_2456,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(16),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_29_general_statisics_sync_inc_vector_data_sync2,
      I4 => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_29_general_statisics_increment_vector_sync_reg_2923,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_29_general_statisics_increment_control_glue_set_4637
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_30_general_statisics_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_30_general_statisics_increment_control_2455,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(17),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_30_general_statisics_sync_inc_vector_data_sync2,
      I4 => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_30_general_statisics_increment_vector_sync_reg_2920,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_30_general_statisics_increment_control_glue_set_4636
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_31_general_statisics_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_31_general_statisics_increment_control_2454,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(18),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_31_general_statisics_sync_inc_vector_data_sync2,
      I4 => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_31_general_statisics_increment_vector_sync_reg_2917,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_31_general_statisics_increment_control_glue_set_4635
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_32_general_statisics_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_32_general_statisics_increment_control_2453,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(19),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_32_general_statisics_sync_inc_vector_data_sync2,
      I4 => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_32_general_statisics_increment_vector_sync_reg_2914,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_32_general_statisics_increment_control_glue_set_4634
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_33_general_statisics_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_33_general_statisics_increment_control_2452,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(20),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_33_general_statisics_sync_inc_vector_data_sync2,
      I4 => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_33_general_statisics_increment_vector_sync_reg_2911,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_33_general_statisics_increment_control_glue_set_4633
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_wrack_rstpot : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_access_reg_3570,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_access_3523,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_3579,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_wrack_rstpot_4952
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wepa_rstpot : LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wepa_rstpot_4944
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tlast_reg_glue_set : LUT5
    generic map(
      INIT => X"F4444444"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tlast_reg_1742,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_gate_tready_1751,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_mac_tready_reg_1752,
      I4 => tx_axis_mac_tlast,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tlast_reg_glue_set_4621
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcast_match_glue_set : LUT5
    generic map(
      INIT => X"8C8CAC8C"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcast_byte_match_3602,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcast_match_3582,
      I2 => rx_enable,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_3585,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg2_3609,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcast_match_glue_set_4698
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_glue_set : LUT5
    generic map(
      INIT => X"8C8CAC8C"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_reg_3596,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_3581,
      I2 => rx_enable,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_3585,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg2_3609,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_glue_set_4697
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_glue_set : LUT5
    generic map(
      INIT => X"8C8CAC8C"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_reg_3594,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_3580,
      I2 => rx_enable,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_3585,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg2_3609,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_glue_set_4696
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_PAUSE_VECTOR_0_glue_set : LUT6
    generic map(
      INIT => X"7777777704000000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_statistics_valid,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I5 => NlwRenamedSig_OI_tx_statistics_vector_31_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_PAUSE_VECTOR_0_glue_set_4667
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_1_glue_set : LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_1_glue_set_4683
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_end_rstpot : LUT6
    generic map(
      INIT => X"FF10101010101010"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_1738,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd7_1740,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_end_1750,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd5_1741,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT_279,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_end_rstpot_4960
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_0_glue_set : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_0_glue_set_4682
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_glue_set : LUT6
    generic map(
      INIT => X"444444444444444E"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_1517,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FALSE_CARR_FLAG_1416,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_IFG_FLAG_1417,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG6_1458,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N336,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_glue_set_4617
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_glue_set_SW1 : LUT4
    generic map(
      INIT => X"FF1F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_1517,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_1518,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG6_1455,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SPEED_IS_10_100_HELD_1421,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N336
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_REQ_INT_REC_glue_set : LUT5
    generic map(
      INIT => X"FFA2A2A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_REQ_INT_REC_3980,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT_3988,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_STATE_VAR_INT_3979,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_INIT_4007,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MIIM_ENABLE_4008,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_REQ_INT_REC_glue_set_4705
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_2_fast_statistics_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_2_fast_statistics_increment_control_2483,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_2_fast_statistics_sync_inc_vector_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_2_fast_statistics_increment_vector_sync_reg_3004,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_2_fast_statistics_increment_control_glue_set_4664
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_3_fast_statistics_increment_control_glue_set : LUT5
    generic map(
      INIT => X"2AFFFF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_3_fast_statistics_increment_control_2482,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_3_fast_statistics_sync_inc_vector_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_3_fast_statistics_increment_vector_sync_reg_3001,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_3_fast_statistics_increment_control_glue_set_4663
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_FINAL_rstpot1 : LUT6
    generic map(
      INIT => X"5151511140404000"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => rx_enable,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_VALID_1485,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_VALIDATE_REQUIRED_1413,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filtered_data_valid_321,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_FINAL_208,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_FINAL_rstpot1_4966
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ipic_isr_0_glue_set : LUT5
    generic map(
      INIT => X"FFFF2F22"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_gen_sync_0_sync_request_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_intr_sync_reg_0_3328,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_clear_isr_0_3325,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ipic_isr_0_3323,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_set_isr_0_3326,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ipic_isr_0_glue_set_4679
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filtered_data_valid_rstpot1 : LUT6
    generic map(
      INIT => X"5151511140404000"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => rx_enable,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_srl16_reg2_3586,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_match_3588,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_promiscuous_mode_sample_3584,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filtered_data_valid_321,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filtered_data_valid_rstpot1_4984
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_ENABLE_REG_rstpot1 : LUT5
    generic map(
      INIT => X"15051000"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_duplex_data_sync2,
      I2 => rx_enable,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_enable_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_ENABLE_REG_3022,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_ENABLE_REG_rstpot1_4983
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ENABLE_REG_rstpot1 : LUT5
    generic map(
      INIT => X"15051000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_duplex_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_enable_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ENABLE_REG_3016,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ENABLE_REG_rstpot1_4982
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_STATISTICS_VALID_rstpot1 : LUT5
    generic map(
      INIT => X"15051000"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_INHIBIT_FRAME_1705,
      I2 => rx_enable,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1525,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_STATISTICS_VALID_1472,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_STATISTICS_VALID_rstpot1_4978
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_LENGTH_TYPE_ERR_rstpot1 : LUT5
    generic map(
      INIT => X"15051000"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET_1483,
      I2 => rx_enable,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_1708,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_LENGTH_TYPE_ERR_1469,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_LENGTH_TYPE_ERR_rstpot1_4977
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_rstpot1 : LUT5
    generic map(
      INIT => X"15051000"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CALCULATED_FSC,
      I2 => rx_enable,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_EN_571,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_1427,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_rstpot1_4967
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC100_EN_rstpot1 : LUT5
    generic map(
      INIT => X"15051000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CLK_DIV10_REG_638,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG3_OUT_651,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC100_EN_637,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC100_EN_rstpot1_4964
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC1000_EN_rstpot1 : LUT5
    generic map(
      INIT => X"15051000"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CLK_DIV100_REG_631,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG3_OUT_634,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC1000_EN_630,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC1000_EN_rstpot1_4963
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_rstpot1 : LUT6
    generic map(
      INIT => X"4440550004005500"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG6_1458,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_1521,
      I4 => rx_enable,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DEST_ADDRESS_FIELD_1522,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_rstpot1_4969
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_glue_set : LUT6
    generic map(
      INIT => X"08CC08CCAACC08CC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG6_1458,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1523,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1419,
      I3 => rx_enable,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_1427,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG7_1457,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_glue_set_4618
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_WITH_FCS_rstpot1 : LUT6
    generic map(
      INIT => X"0454044404440444"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_WITH_FCS_1690,
      I2 => rx_enable,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FCS_1524,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1523,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1419,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_WITH_FCS_rstpot1_4975
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_VALIDATE_REQUIRED_glue_set : LUT6
    generic map(
      INIT => X"11F010F010F010F0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GOOD_FRAME_1468,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME_1467,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_VALIDATE_REQUIRED_1413,
      I3 => rx_enable,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_VALID_1485,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filtered_data_valid_321,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_VALIDATE_REQUIRED_glue_set_4615
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_69_o_mux_10_OUT122_G : LUT6
    generic map(
      INIT => X"1515151104040400"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2422,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_next_count_read(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N335
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_69_o_mux_10_OUT122_F : LUT6
    generic map(
      INIT => X"1111115100000040"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2422,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_next_count_read(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(3),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N334
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_69_o_mux_10_OUT122 : MUXF7
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N334,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N335,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_69_o_mux_10_OUT1211,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_69_o_mux_10_OUT_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_52_o_Mux_38_o_5_f7 : MUXF7
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_52_o_Mux_38_o_7_1870,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_52_o_Mux_38_o_6_1865,
      S => bus2ip_addr(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_52_o_Mux_38_o_5_f7_1871
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_BAD_rstpot : LUT5
    generic map(
      INIT => X"0003AAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_BAD_791,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_789,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1011_inv_721,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_BAD_rstpot_4890
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2_rstpot : LUT5
    generic map(
      INIT => X"0005CCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_774,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2_773,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1107_inv_717,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2_rstpot_4883
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE5_MATCH_rstpot : LUT6
    generic map(
      INIT => X"FFFEFFFA0002000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE5_MATCH_765,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE4_MATCH_GND_52_o_MUX_593_o_835,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE5_MATCH_rstpot_4881
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_MATCH_rstpot1 : LUT6
    generic map(
      INIT => X"1110505000105050"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1525,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_MATCH_1486,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DAT_FIELD_1519,
      I4 => rx_enable,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_10_LENGTH_TYPE_10_equal_8_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_MATCH_rstpot1_4971
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_1_rstpot : LUT5
    generic map(
      INIT => X"00151500"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_5_CLK_DIVIDE_INT_5_equal_6_o6,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_5_CLK_DIVIDE_INT_5_equal_6_o61_4528,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_1_rstpot_5012
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_2_rstpot : LUT6
    generic map(
      INIT => X"0015150015001500"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_5_CLK_DIVIDE_INT_5_equal_6_o6,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_5_CLK_DIVIDE_INT_5_equal_6_o61_4528,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_2_rstpot_5011
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_0_rstpot : LUT4
    generic map(
      INIT => X"0111"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_5_CLK_DIVIDE_INT_5_equal_6_o6,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_5_CLK_DIVIDE_INT_5_equal_6_o61_4528,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_0_rstpot_5010
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MATCH_FRAME_INT_rstpot : LUT6
    generic map(
      INIT => X"FFFFFFF788888880"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FCS_1524,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N124,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_unicastaddressmatch_322,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N332,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MATCH_FRAME_INT_1415,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MATCH_FRAME_INT_rstpot_4900
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_FILTER_MATCH_UNICASTADDRESSMATCH_OR_283_o_SW1 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_specialpauseaddressmatch_325,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_2_286,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pauseaddressmatch_324,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcastaddressmatch_323,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N332
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_UPDATE_PAUSE_AD_INT_rstpot : LUT6
    generic map(
      INIT => X"AAAAAAAA9AAAAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_sync_update_data_in,
      I1 => bus2ip_addr(8),
      I2 => bus2ip_addr(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_WR_INT,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_15_o_10_1,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_REG_4141,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_UPDATE_PAUSE_AD_INT_rstpot_4922
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_INT_rstpot1 : LUT6
    generic map(
      INIT => X"000000000A3A0A0A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_INT_1670,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0368_inv11,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N330,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_392_o1,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Reset_OR_DriverANDClockEnable6,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_INT_rstpot1_4972
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_GND_61_o_CONTROL_MATCH_AND_435_o1_SW0 : LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_MATCH_1688,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N330
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n0957_inv_SW1 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_795,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_796,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_800,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N328
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT2 : LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N326,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N176,
      I3 => bus2ip_addr(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_af_select_reg(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb_bus2ip_addr_3_AND_772_o_3_1_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_397,
      I1 => bus2ip_addr(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N326
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_In2 : LUT6
    generic map(
      INIT => X"75AA20AA20AA20AA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_3166,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_CONTROL_COMPLETE,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In2_4369,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_INT_3164,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_3119,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_In
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_underrun_glue_set : LUT6
    generic map(
      INIT => X"FFFFFFFF4E444444"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_underrun_226,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1_1737,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_underrun_1747,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N322,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N148,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_underrun_glue_set_4622
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_mac_tready_int_tx_ack_OR_43_o_SW1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT_279,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_end_1750,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N322
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst1_glue_set : LUT4
    generic map(
      INIT => X"FF2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst1_1744,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT_279,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_two_byte_tx_OR_49_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst1_glue_set_4623
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_ENABLE_rstpot1 : LUT6
    generic map(
      INIT => X"5454044404040444"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_ENABLE_1672,
      I2 => rx_enable,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1525,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_MATCH_1688,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_GND_61_o_PAUSEADDRESSMATCH_AND_418_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_ENABLE_rstpot1_4973
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_MATCH_rstpot1_SW0 : LUT6
    generic map(
      INIT => X"FFFF5575FFFF0020"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DEST_ADDRESS_FIELD_1522,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_DATA_1526,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_1518,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1525,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcastaddressmatch_323,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N273
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_60_o2 : LUT6
    generic map(
      INIT => X"F4FFF4F4FFFFF4F4"
    )
    port map (
      I0 => tx_axis_mac_tlast,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd9_1717,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_ignore_packet_1748,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT_279,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_60_o2_4333,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_60_o3_4334
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_GOOD_rstpot : LUT6
    generic map(
      INIT => X"1110111000101010"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_GOOD_792,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_789,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_FRAME_GOOD_GND_52_o_MUX_461_o11,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_GOOD_rstpot_4888
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT11 : LUT6
    generic map(
      INIT => X"FFFFF3F3FFFFFAF0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT81,
      I4 => NlwRenamedSig_OI_tx_reset_out,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_180_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_REG_TX_CONTROL_GND_52_o_MUX_600_o12 : LUT6
    generic map(
      INIT => X"0100000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(0),
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(11),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(3),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_REG_TX_CONTROL_GND_52_o_MUX_600_o11,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_CONTROL_GND_52_o_MUX_600_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1227_inv1 : LUT5
    generic map(
      INIT => X"FFFCFEFC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_799,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => NlwRenamedSig_OI_tx_reset_out,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_180_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1227_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_rstpot : LUT6
    generic map(
      INIT => X"FFF999F966600060"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_request_reg_2139,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_sync_request_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_52_o_Mux_38_o_5_f7_1871,
      I3 => bus2ip_addr(8),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N239,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_rstpot_4903
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_1 : LUT5
    generic map(
      INIT => X"F5B1E4A0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N320,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_52_o_Mux_52_o_6_1822,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_52_o_Mux_52_o_7_1827,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_X_52_o_Mux_52_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_52_o_Mux_52_o_5_f7_SW0 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(32),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(33),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N320
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT12 : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(0, 0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(0, 0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT12_4445
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT22 : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(0, 1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(0, 1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT21_4442
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT32 : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(0, 2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(0, 2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT31_4439
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT42 : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(0, 3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(0, 3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT41_4436
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT52 : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(0, 4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(0, 4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT51_4433
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT62 : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(0, 5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(0, 5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT61_4430
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT72 : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(0, 6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(0, 6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT71_4427
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT82 : LUT5
    generic map(
      INIT => X"11011000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(0, 7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(0, 7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT81_4424
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_5_Q : LUT5
    generic map(
      INIT => X"51555D55"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_3025,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_3294,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_4_Q : LUT5
    generic map(
      INIT => X"51555D55"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_3025,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_3294,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_3_Q : LUT5
    generic map(
      INIT => X"51555D55"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_3025,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_3294,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1054_inv1_SW2 : LUT5
    generic map(
      INIT => X"FFFFFAF3"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_JUMBO_EN_822,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_785,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I4 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N237
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1054_inv1_SW1 : LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_785,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => NlwRenamedSig_OI_tx_reset_out,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N236
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1054_inv1_SW0 : LUT5
    generic map(
      INIT => X"FFFBFFF3"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_JUMBO_EN_822,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_785,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N235
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT6_SW0 : LUT3
    generic map(
      INIT => X"75"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_818,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_820,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT7_SW0 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(5),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Reset_OR_DriverANDClockEnable61 : LUT6
    generic map(
      INIT => X"FFFFFFFF00808080"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1419,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1523,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_1520,
      I5 => NlwRenamedSig_OI_rx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Reset_OR_DriverANDClockEnable6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd3_In_SW0 : LUT6
    generic map(
      INIT => X"00004400F4F0F4F0"
    )
    port map (
      I0 => tx_axis_mac_tvalid,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_end_1750,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd3_1734,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd7_1740,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT_279,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N146
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Maccum_accumulator_xor_5_111 : LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RX_SMALL_420,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Maccum_accumulator_xor_5_11_2718
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Maccum_accumulator_xor_5_111 : LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RX_FRAG_421,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Maccum_accumulator_xor_5_11_2662
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In2 : LUT5
    generic map(
      INIT => X"FFFFAA2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_3165,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DATA_VALID_760,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_795,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN_784,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_3144,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In2_4369
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_2_Q : LUT5
    generic map(
      INIT => X"51555D55"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_3025,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_3294,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_1_Q : LUT5
    generic map(
      INIT => X"51555D55"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_3025,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_3294,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut_0_Q : LUT5
    generic map(
      INIT => X"51555D55"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_3025,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_3294,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0700_4_3 : LUT6
    generic map(
      INIT => X"0000200000222022"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_100_o_10_1,
      I1 => bus2ip_addr(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0700(4),
      I3 => bus2ip_addr(2),
      I4 => bus2ip_addr(3),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N318,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(28)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0700_4_2_SW0 : LUT4
    generic map(
      INIT => X"FF1D"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(28),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_EN_564,
      I3 => bus2ip_addr(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N318
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0701_5_3 : LUT6
    generic map(
      INIT => X"0000200000222022"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_100_o_10_1,
      I1 => bus2ip_addr(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0701(5),
      I3 => bus2ip_addr(2),
      I4 => bus2ip_addr(3),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N316,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(27)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0701_5_2_SW0 : LUT4
    generic map(
      INIT => X"FF1D"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(27),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_VLAN_565,
      I3 => bus2ip_addr(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N316
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_0_glue_set : LUT6
    generic map(
      INIT => X"AAFACCFCAAAACCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_761,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1214_inv,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n08481,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_0_glue_set_4614
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_1_glue_set : LUT6
    generic map(
      INIT => X"AAFACCFCAAAACCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_761,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1214_inv,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n08481,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_1_glue_set_4613
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_2_glue_set : LUT6
    generic map(
      INIT => X"AAFACCFCAAAACCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_761,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1214_inv,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n08481,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_2_glue_set_4612
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_3_glue_set : LUT6
    generic map(
      INIT => X"AAFACCFCAAAACCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_761,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1214_inv,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n08481,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_3_glue_set_4611
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_4_glue_set : LUT6
    generic map(
      INIT => X"AAFACCFCAAAACCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_761,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1214_inv,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n08481,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_4_glue_set_4610
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_5_glue_set : LUT6
    generic map(
      INIT => X"AAFACCFCAAAACCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_761,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1214_inv,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n08481,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_5_glue_set_4609
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_6_glue_set : LUT6
    generic map(
      INIT => X"AAFACCFCAAAACCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_761,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1214_inv,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n08481,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_6_glue_set_4608
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_7_glue_set : LUT6
    generic map(
      INIT => X"AAFACCFCAAAACCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_761,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1214_inv,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n08481,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_7_glue_set_4607
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_8_glue_set : LUT6
    generic map(
      INIT => X"AAFACCFCAAAACCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_761,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1214_inv,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n08481,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_8_glue_set_4606
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_9_glue_set : LUT6
    generic map(
      INIT => X"AAFACCFCAAAACCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(9),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(9),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_761,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1214_inv,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n08481,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_9_glue_set_4605
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_10_glue_set : LUT6
    generic map(
      INIT => X"AAFACCFCAAAACCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(10),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(10),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_761,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1214_inv,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n08481,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_10_glue_set_4604
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_11_glue_set : LUT6
    generic map(
      INIT => X"AAFACCFCAAAACCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(11),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(11),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_761,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1214_inv,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n08481,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_11_glue_set_4603
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_12_glue_set : LUT6
    generic map(
      INIT => X"AAFACCFCAAAACCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(12),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(12),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_761,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1214_inv,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n08481,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_12_glue_set_4602
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_13_glue_set : LUT6
    generic map(
      INIT => X"AAFACCFCAAAACCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(13),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(13),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_761,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1214_inv,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n08481,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_13_glue_set_4601
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MIN_SIZE_glue_set : LUT6
    generic map(
      INIT => X"444444444F444444"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0400_inv,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MIN_SIZE_212,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N312,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(5),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N130,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MIN_SIZE_glue_set_4619
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0309_SW1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N312
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Mxor_accum_gray_refclk_7_accum_gray_refclk_0_XOR_381_o_xo_0_1 : LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync2,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_5_XOR_356_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_0_XOR_381_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Mxor_accum_gray_refclk_7_accum_gray_refclk_0_XOR_381_o_xo_0_1 : LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync2,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_5_XOR_356_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_0_XOR_381_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Mxor_accum_gray_refclk_7_accum_gray_refclk_0_XOR_381_o_xo_0_1 : 
LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync2,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_refclk_7_accum_gray_refclk_5_XOR_356_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_refclk_7_accum_gray_refclk_0_XOR_381_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Mxor_accum_gray_refclk_7_accum_gray_refclk_0_XOR_381_o_xo_0_1 : 
LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync2,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_refclk_7_accum_gray_refclk_5_XOR_356_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_refclk_7_accum_gray_refclk_0_XOR_381_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_0_rstpot : LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_0_3989,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0335(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_4212,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_3981,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG2_4213,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_0_rstpot_4925
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_filter_tuser_4_rstpot : LUT6
    generic map(
      INIT => X"EAEAEAAA2A2A2AAA"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_axis_filter_tuser(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state(0),
      I2 => rx_enable,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N310,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_filter_match_3_rx_good_frame_OR_22_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_filter_tuser_4_rstpot_4917
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state_1_rx_enable_AND_10_o1_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd2_3954,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd1_3964,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N310
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_glue_set : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_rdack_3423,
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_397,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_glue_set_4680
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_26_5 : LUT6
    generic map(
      INIT => X"AAAAAAAA22200020"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_100_o_10_1,
      I1 => bus2ip_addr(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_26_2_4580,
      I3 => bus2ip_addr(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N308,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_26_1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_26_4_SW0 : LUT4
    generic map(
      INIT => X"8380"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(6),
      I1 => bus2ip_addr(8),
      I2 => bus2ip_addr(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(38),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N308
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_27_5 : LUT6
    generic map(
      INIT => X"AAAAAAAA22200020"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_100_o_10_1,
      I1 => bus2ip_addr(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_27_2_4577,
      I3 => bus2ip_addr(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N306,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_27_1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_27_4_SW0 : LUT4
    generic map(
      INIT => X"8380"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(5),
      I1 => bus2ip_addr(8),
      I2 => bus2ip_addr(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(37),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N306
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_28_5 : LUT6
    generic map(
      INIT => X"AAAAAAAA22200020"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_100_o_10_1,
      I1 => bus2ip_addr(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_28_2_4575,
      I3 => bus2ip_addr(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N304,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_28_1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_28_4_SW0 : LUT4
    generic map(
      INIT => X"8380"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(4),
      I1 => bus2ip_addr(8),
      I2 => bus2ip_addr(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(36),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N304
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_29_5 : LUT6
    generic map(
      INIT => X"AAAAAAAA22200020"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_100_o_10_1,
      I1 => bus2ip_addr(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_29_2_4573,
      I3 => bus2ip_addr(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N302,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_29_1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_29_4_SW0 : LUT4
    generic map(
      INIT => X"8380"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(3),
      I1 => bus2ip_addr(8),
      I2 => bus2ip_addr(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(35),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N302
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0715_18_4 : LUT6
    generic map(
      INIT => X"22A2AAA200808880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_100_o_10_1,
      I1 => bus2ip_addr(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0715(18),
      I3 => bus2ip_addr(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N300,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0715_18_2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0715_18_2_SW0 : LUT4
    generic map(
      INIT => X"9BDF"
    )
    port map (
      I0 => bus2ip_addr(8),
      I1 => bus2ip_addr(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N300
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0718_21_4 : LUT6
    generic map(
      INIT => X"22A2AAA200808880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_100_o_10_1,
      I1 => bus2ip_addr(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0718(21),
      I3 => bus2ip_addr(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N298,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0718_21_2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0718_21_2_SW0 : LUT4
    generic map(
      INIT => X"9BDF"
    )
    port map (
      I0 => bus2ip_addr(8),
      I1 => bus2ip_addr(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(11),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N298
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0721_25_4 : LUT6
    generic map(
      INIT => X"22A2AAA200808880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_100_o_10_1,
      I1 => bus2ip_addr(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0721(25),
      I3 => bus2ip_addr(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N296,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0721_25_2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0721_25_2_SW0 : LUT4
    generic map(
      INIT => X"9BDF"
    )
    port map (
      I0 => bus2ip_addr(8),
      I1 => bus2ip_addr(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N296
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT331 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(9),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_397,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_9_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT321 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(8),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_397,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_8_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT311 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(7),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_397,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT301 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(6),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_397,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT291 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(5),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_397,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT281 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(4),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_397,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT271 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(3),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_397,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT261 : LUT6
    generic map(
      INIT => X"2AAAEAAA2AAA2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(31),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_397,
      I4 => bus2ip_addr(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_resync_promiscuous_mode_data_in,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_31_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT251 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(30),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_397,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_30_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT241 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(2),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_397,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT231 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(29),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_397,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_29_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT221 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(28),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_397,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_28_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT211 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(27),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_397,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_27_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT201 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(26),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_397,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_26_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT191 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(25),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_397,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_25_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT181 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(24),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_397,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_24_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT171 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(23),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_397,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_23_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT161 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(22),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_397,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_22_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT151 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(21),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_397,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_21_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT141 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(20),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_397,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_20_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT131 : LUT6
    generic map(
      INIT => X"2AAAEAAA2AAA2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(1),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_397,
      I4 => bus2ip_addr(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_af_select_reg(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT121 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(19),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_397,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_19_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT111 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(18),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_397,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_18_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT101 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(17),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_397,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_17_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT91 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(16),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_397,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_16_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT81 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(15),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_397,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_15_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT71 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(14),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_397,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_14_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT61 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(13),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_397,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_13_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT51 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(12),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_397,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_12_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT41 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(11),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_397,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_11_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT34 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(10),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_397,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_10_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Mxor_accum_gray_refclk_7_accum_gray_refclk_1_XOR_374_o_xo_0_1 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_5_XOR_356_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_1_XOR_374_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Mxor_accum_gray_refclk_7_accum_gray_refclk_1_XOR_374_o_xo_0_1 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_5_XOR_356_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_1_XOR_374_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Mxor_accum_gray_refclk_7_accum_gray_refclk_1_XOR_374_o_xo_0_1 : 
LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_refclk_7_accum_gray_refclk_5_XOR_356_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_refclk_7_accum_gray_refclk_1_XOR_374_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Mxor_accum_gray_refclk_7_accum_gray_refclk_1_XOR_374_o_xo_0_1 : 
LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync2,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_refclk_7_accum_gray_refclk_5_XOR_356_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_refclk_7_accum_gray_refclk_1_XOR_374_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_rstpot_SW0 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA8FF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_1_5140,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_793,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_794,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_796,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I5 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N293
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_0_increment_control_3_OR_371_o : LUT6
    generic map(
      INIT => X"FEEEFCCCFAAAF000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_0_fast_statistics_increment_control_2485,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_1_fast_statistics_increment_control_2484,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N291,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_0_Q,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_1_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_0_increment_control_3_OR_371_o_2021
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_0_increment_control_3_OR_371_o_SW1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_3_fast_statistics_increment_control_2482,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_2_fast_statistics_increment_control_2483,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N291
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT_glue_rst : LUT6
    generic map(
      INIT => X"AFAAAFAAAAAAA2AA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT_3988,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_REQ_INT_REC_3980,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_4212,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_3981,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N289,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0335(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT_glue_rst_4707
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT_glue_rst_SW0 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_ENABLE_REG_4211,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N289
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count_xor_2_11 : LUT6
    generic map(
      INIT => X"3CCC288828883CCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_DATA_VALID_EARLY,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_update_pause_ad_sync_reg_3610,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_sync_update_data_sync2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_RXD_REG_7_INV_493_o5 : LUT6
    generic map(
      INIT => X"FFFF7BDEFFFFFFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(27),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(26),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N222,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N249,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_RXD_REG_7_INV_493_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_glue_ce : LUT6
    generic map(
      INIT => X"FFFAF0F0FBFAF0F0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_3021,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_3165,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_3144,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N220,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_END_OF_TX,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_glue_ce_4676
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_3_rstpot : LUT5
    generic map(
      INIT => X"00006AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT_INT_val,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_3_rstpot_5013
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_filter_tuser_3_rstpot : LUT3
    generic map(
      INIT => X"07"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_3_285,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GOOD_FRAME_INT_273,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state_1_rx_enable_AND_10_o_inv1_0,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_filter_tuser_3_rstpot_5009
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_filter_tuser_2_rstpot : LUT3
    generic map(
      INIT => X"07"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_2_286,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GOOD_FRAME_INT_273,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state_1_rx_enable_AND_10_o_inv1_0,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_filter_tuser_2_rstpot_5008
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_filter_tuser_1_rstpot : LUT3
    generic map(
      INIT => X"07"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_1_287,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GOOD_FRAME_INT_273,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state_1_rx_enable_AND_10_o_inv1_0,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_filter_tuser_1_rstpot_5007
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_filter_tuser_0_rstpot : LUT3
    generic map(
      INIT => X"07"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_0_288,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GOOD_FRAME_INT_273,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state_1_rx_enable_AND_10_o_inv1_0,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_filter_tuser_0_rstpot_5006
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_match_glue_set : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_match_3727,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N283,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_n00832_4464,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_n00831_4463,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_4_3861,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_3_3862,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_match_glue_set_4702
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_match_glue_set_SW0 : LUT6
    generic map(
      INIT => X"D555555555555555"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_sync_enable_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_7_3858,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_6_3859,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_5_3860,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N196,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N283
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_match_glue_set : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_match_3710,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N281,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_n00832_4461,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_n00831_4460,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_4_3829,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_3_3830,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_match_glue_set_4701
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_match_glue_set_SW0 : LUT6
    generic map(
      INIT => X"D555555555555555"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_sync_enable_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_7_3826,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_6_3827,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_5_3828,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N194,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N281
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_match_glue_set : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_match_3693,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N279,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_n00832_4458,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_n00831_4457,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_4_3797,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_3_3798,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_match_glue_set_4700
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_match_glue_set_SW0 : LUT6
    generic map(
      INIT => X"D555555555555555"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_sync_enable_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_7_3794,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_6_3795,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_5_3796,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N192,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N279
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_match_glue_set : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_match_3676,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N277,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_n00832_4455,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_n00831_4454,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_4_3765,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_3_3766,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_match_glue_set_4699
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_match_glue_set_SW0 : LUT6
    generic map(
      INIT => X"D555555555555555"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_sync_enable_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_7_3762,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_6_3763,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_5_3764,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N190,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N277
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET_rstpot : LUT6
    generic map(
      INIT => X"FEEEAAAA0222AAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET_1483,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_1520,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(0),
      I4 => rx_enable,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N275,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET_rstpot_4901
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET_rstpot_SW0 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N132,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N275
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_rstpot : LUT6
    generic map(
      INIT => X"00000A00CCCCCCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_785,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_795,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_796,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_798,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n0979_inv_722,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_rstpot_4892
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_MATCH_rstpot1 : LUT6
    generic map(
      INIT => X"1110505000105050"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Reset_OR_DriverANDClockEnable41_4316,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_MATCH_1671,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N273,
      I4 => rx_enable,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_MATCH_rstpot1_4974
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_1_glue_set : LUT4
    generic map(
      INIT => X"F6FA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I2 => NlwRenamedSig_OI_tx_reset_out,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0200_inv_3118,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_1_glue_set_4674
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_0_glue_set : LUT3
    generic map(
      INIT => X"DE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0200_inv_3118,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_0_glue_set_4672
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_rstpot : LUT6
    generic map(
      INIT => X"00000400F0F0F0F0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_BAD_791,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_GOOD_792,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_790,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_793,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1019_inv_720,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_rstpot_4887
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_return_error_glue_set : LUT6
    generic map(
      INIT => X"0800080808000800"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_397,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_bus2ip_cs_reg_2114,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_return_error_2112,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address_5_bus2ip_addr_8_equal_34_o,
      I5 => bus2ip_addr(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_return_error_glue_set_4632
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_return_high_word_glue_set : LUT6
    generic map(
      INIT => X"0808080808000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_397,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_bus2ip_cs_reg_2114,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address_5_bus2ip_addr_8_equal_34_o,
      I4 => bus2ip_addr(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_return_high_word_2111,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_return_high_word_glue_set_4631
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n08391_SW0 : LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(11),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_ENABLE_802,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_VLAN_EN_821,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N251
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_OPCODE_INT_glue_ce : LUT4
    generic map(
      INIT => X"02AA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_OPCODE_INT_3103,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_209,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT_210,
      I3 => rx_enable,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_OPCODE_INT_glue_ce_4670
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_REQ_INT_glue_ce : LUT4
    generic map(
      INIT => X"02AA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_REQ_INT_3104,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_209,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT_210,
      I3 => rx_enable,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_REQ_INT_glue_ce_4668
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_0_glue_set : LUT6
    generic map(
      INIT => X"00030000AAABAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_0_3531,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(8),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n05481,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0706_inv,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_0_glue_set_4693
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_0_glue_set : LUT6
    generic map(
      INIT => X"00300000AABAAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_0_3530,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n05481,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0706_inv,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_0_glue_set_4692
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_1_glue_set : LUT6
    generic map(
      INIT => X"00300000AABAAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_1_3529,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(8),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n05481,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0706_inv,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_1_glue_set_4691
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_1_glue_set : LUT6
    generic map(
      INIT => X"30000000BAAAAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_1_3528,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n05481,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0706_inv,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_1_glue_set_4690
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_2_glue_set : LUT6
    generic map(
      INIT => X"00300000AABAAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_2_3527,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n05481,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0706_inv,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_2_glue_set_4689
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_2_glue_set : LUT6
    generic map(
      INIT => X"30000000BAAAAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_2_3526,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n05481,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0706_inv,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_2_glue_set_4688
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_3_glue_set : LUT6
    generic map(
      INIT => X"30000000BAAAAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_3_3525,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n05481,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0706_inv,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_3_glue_set_4687
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_3_glue_set : LUT6
    generic map(
      INIT => X"C0000000EAAAAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_3_3524,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n05481,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0706_inv,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_3_glue_set_4686
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_mac_tlast_rstpot : LUT6
    generic map(
      INIT => X"0808080808000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state(0),
      I1 => rx_enable,
      I2 => NlwRenamedSig_OI_rx_reset_out,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd1_3964,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd2_3954,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_mac_tlast_rstpot_4958
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_tx_bin_rstpot : LUT6
    generic map(
      INIT => X"8888888888888880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_69_o_mux_10_OUT91,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_10_frame_size_stats1_increment_control_2475,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_8_frame_size_stats1_increment_control_2477,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_9_frame_size_stats1_increment_control_2476,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_tx_bin_rstpot_4946
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_rx_bin_rstpot : LUT5
    generic map(
      INIT => X"88888088"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_16_frame_size_stats2_increment_control_2469,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_69_o_mux_10_OUT1211,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_17_frame_size_stats2_increment_control_2468,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_rx_bin_rstpot_4945
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_15_rstpot : LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_15_4004,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0335(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_4212,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_3981,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG2_4213,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_15_rstpot_4940
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_14_rstpot : LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_14_4003,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0335(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_4212,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_3981,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG2_4213,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_14_rstpot_4939
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_13_rstpot : LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_13_4002,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0335(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_4212,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_3981,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG2_4213,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_13_rstpot_4938
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_10_rstpot : LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_10_3999,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0335(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_4212,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_3981,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG2_4213,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_10_rstpot_4937
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_12_rstpot : LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_12_4001,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0335(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_4212,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_3981,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG2_4213,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_12_rstpot_4936
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_11_rstpot : LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_11_4000,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0335(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_4212,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_3981,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG2_4213,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_11_rstpot_4935
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_9_rstpot : LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_9_3998,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0335(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_4212,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_3981,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG2_4213,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_9_rstpot_4934
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_8_rstpot : LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_8_3997,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0335(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_4212,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_3981,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG2_4213,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_8_rstpot_4933
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_7_rstpot : LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_7_3996,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0335(9),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_4212,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_3981,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG2_4213,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_7_rstpot_4932
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_6_rstpot : LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_6_3995,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0335(10),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_4212,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_3981,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG2_4213,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_6_rstpot_4931
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_3_rstpot : LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_3_3992,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0335(13),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_4212,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_3981,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG2_4213,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_3_rstpot_4930
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_5_rstpot : LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_5_3994,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0335(11),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_4212,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_3981,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG2_4213,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_5_rstpot_4929
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_4_rstpot : LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_4_3993,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0335(12),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_4212,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_3981,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG2_4213,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_4_rstpot_4928
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_2_rstpot : LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_2_3991,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0335(14),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_4212,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_3981,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG2_4213,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_2_rstpot_4927
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_1_rstpot : LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_1_3990,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0335(15),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_4212,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_3981,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG2_4213,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_1_rstpot_4926
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ipic_ier_0_rstpot : LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ipic_ier_0_3324,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_cs_int_bus2ip_addr_3_AND_562_o_3322,
      I2 => bus2ip_addr(4),
      I3 => bus2ip_addr(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ipic_ier_0_rstpot_4909
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN_rstpot : LUT6
    generic map(
      INIT => X"0000F0F004CCF4CC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_801,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN_784,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_795,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n0886_inv,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN_rstpot_4879
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_access_glue_set : LUT6
    generic map(
      INIT => X"FCA8FFFFFCA8FCA8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3380,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_rdce_re_int_3389,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3388,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3379,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0194,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_access_3523,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_access_glue_set_4685
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_sat_glue_set : LUT5
    generic map(
      INIT => X"8880F8F0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1460,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_1414,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_sat_3583,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0003,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_3585,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_sat_glue_set_4684
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_glue_set_SW0 : LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N263
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_rstpot : LUT6
    generic map(
      INIT => X"FFFF00F0AAEAAAEA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_788,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1035_inv1,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_DATA_VALID_OUT,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n0886_inv,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_rstpot_4885
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_SUCCESS_rstpot : LUT6
    generic map(
      INIT => X"000030308AAABAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_SUCCESS_772,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2_773,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_790,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n0886_inv,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_SUCCESS_rstpot_4882
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_rstpot : LUT6
    generic map(
      INIT => X"00000000AAAECCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_STATUS_VALID_775,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_774,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_798,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT81,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_rstpot_4877
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_match_glue_set_SW0 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_7_3890,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_6_3891,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_5_3892,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_4_3893,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N261
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_2_rstpot : LUT5
    generic map(
      INIT => X"CCF0CCAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_759,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1233_inv,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_2_rstpot_4959
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_set_isr_0_rstpot : LUT6
    generic map(
      INIT => X"88808880888A8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_cs_int_bus2ip_addr_3_AND_562_o_3322,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_set_isr_0_3326,
      I2 => bus2ip_addr(4),
      I3 => bus2ip_addr(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ipic_isr_0_3323,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_set_isr_0_rstpot_4908
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_rstpot : LUT5
    generic map(
      INIT => X"E2EA222A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_3020,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_246_o12_3237,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_3021,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_246_o13_4400,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_rstpot_4905
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_rstpot : LUT6
    generic map(
      INIT => X"00000000AAB8F0F0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_HALF_DUPLEX_626,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_800,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_820,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_799,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_rstpot_4899
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_glue_set : LUT6
    generic map(
      INIT => X"0000000ACCCCCCCE"
    )
    port map (
      I0 => tx_axis_mac_tvalid,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_1746,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_1739,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_1738,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_In1_1714,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_valid_two_byte_tx_OR_45_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_glue_set_4626
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_clear_isr_0_rstpot : LUT6
    generic map(
      INIT => X"A8800880088A0880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_cs_int_bus2ip_addr_3_AND_562_o_3322,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_clear_isr_0_3325,
      I2 => bus2ip_addr(4),
      I3 => bus2ip_addr(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ipic_isr_0_3323,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_clear_isr_0_rstpot_4907
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_rstpot_4899,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_820
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_rstpot_4898,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_801
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_rstpot_4897,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_800
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_rstpot_4896,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_799
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_rstpot_4895,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_798
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_rstpot_4894,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_797
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_rstpot_4893,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_796
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_rstpot_4892,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_795
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_rstpot_4891,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_794
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_BAD : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_BAD_rstpot_4890,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_BAD_791
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_rstpot_4889,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_793
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_GOOD : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_GOOD_rstpot_4888,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_GOOD_792
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_rstpot_4887,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_790
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_rstpot_4886,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_789
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_rstpot_4885,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_788
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_rstpot_4884,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_785
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2_rstpot_4883,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2_773
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_SUCCESS : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_SUCCESS_rstpot_4882,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_SUCCESS_772
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE5_MATCH : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE5_MATCH_rstpot_4881,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE5_MATCH_765
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIN_PKT_LEN_REACHED : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIN_PKT_LEN_REACHED_rstpot_4880,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIN_PKT_LEN_REACHED_786
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN_rstpot_4879,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN_784
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_rstpot_4878,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_761
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_rstpot_4877,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_774
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_RX_RESET_I_R4 : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_RX_RESET_I_R3_PWR_21_o_MUX_14_o,
      Q => NlwRenamedSig_OI_rx_reset_out
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_RX_RESET_I_R3 : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_RX_RESET_I_R2_2909,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_RX_RESET_I_R3_2907
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_TX_RESET_I_R4 : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_TX_RESET_I_R3_PWR_21_o_MUX_14_o,
      Q => NlwRenamedSig_OI_tx_reset_out
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_TX_RESET_I_R3 : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_TX_RESET_I_R2_2905,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_TX_RESET_I_R3_2903
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4 : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R3_PWR_21_o_MUX_14_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R3 : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R2_2901,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R3_2899
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4 : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R3_PWR_21_o_MUX_14_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R3 : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R2_2897,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R3_2895
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_SYNC_STATS_RESET_R4 : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_SYNC_STATS_RESET_R3_PWR_21_o_MUX_14_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_SYNC_STATS_RESET_R4_2709
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_SYNC_STATS_RESET_R3 : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_SYNC_STATS_RESET_R2_2893,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_SYNC_STATS_RESET_R3_2891
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_SYNC_STATS_RESET_R4 : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_SYNC_STATS_RESET_R3_PWR_21_o_MUX_14_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_SYNC_STATS_RESET_R4_2765
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_SYNC_STATS_RESET_R3 : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_SYNC_STATS_RESET_R2_2889,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_SYNC_STATS_RESET_R3_2887
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_SYNC_STATS_RESET_R4 : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_SYNC_STATS_RESET_R3_PWR_21_o_MUX_14_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_SYNC_STATS_RESET_R4_2821
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_SYNC_STATS_RESET_R3 : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_SYNC_STATS_RESET_R2_2885,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_SYNC_STATS_RESET_R3_2883
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_SYNC_STATS_RESET_R4 : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_SYNC_STATS_RESET_R3_PWR_21_o_MUX_14_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_SYNC_STATS_RESET_R4_2877
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_SYNC_STATS_RESET_R3 : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_SYNC_STATS_RESET_R2_2881,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_SYNC_STATS_RESET_R3_2879
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_FF6 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int6,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CALCULATED_FSC
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_X36_1I36 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int5q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_TQ0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_Q0_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_FF5 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int5,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int5q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_FF4 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int4,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int4q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_FF3 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int3,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int3q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_FF2 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int2,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int2q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_FF1 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int1q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I36 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int3q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q0_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I35 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int3q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q1_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I224 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int3q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ2,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q2_ASSIGN_S
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I250 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int3q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ4,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q4_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I237 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int3q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ3,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q3_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I289 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int3q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ7,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q7_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I276 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int3q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ6,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q6_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I263 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int3q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ5,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q5_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I36 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int2q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q0_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I35 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int2q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q1_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I224 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int2q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ2,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q2_ASSIGN_S
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I250 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int2q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ4,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q4_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I237 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int2q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ3,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q3_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I289 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int2q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ7,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q7_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I276 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int2q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ6,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q6_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I263 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int2q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ5,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q5_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I36 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int1q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q0_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I35 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int1q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q1_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I224 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int1q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ2,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q2_ASSIGN_S
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I250 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int1q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ4,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q4_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I237 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int1q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ3,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q3_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I289 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int1q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ7,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q7_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I276 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int1q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ6,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q6_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I263 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int1q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ5,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q5_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I36 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC_CE,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q0_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I35 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC_CE,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q1_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I224 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC_CE,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ2,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q2_ASSIGN_S
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I250 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC_CE,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ4,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q4_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I237 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC_CE,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ3,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q3_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I289 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC_CE,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ7,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q7_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I276 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC_CE,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ6,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q6_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I263 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC_CE,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ5,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q5_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I36 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int4q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_TQ0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_Q0_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I35 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int4q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_TQ1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_Q1_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I35 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int4q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_TQ1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_Q1_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I36 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int4q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_TQ0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_Q0_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I263 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC_CE,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ5,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q5_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I276 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC_CE,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ6,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q6_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I289 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC_CE,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ7,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q7_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I237 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC_CE,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ3,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q3_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I250 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC_CE,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ4,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q4_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I224 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC_CE,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ2,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q2_ASSIGN_S
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I35 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC_CE,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q1_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I36 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC_CE,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q0_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I263 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int1q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ5,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q5_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I276 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int1q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ6,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q6_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I289 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int1q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ7,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q7_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I237 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int1q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ3,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q3_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I250 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int1q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ4,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q4_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I224 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int1q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ2,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q2_ASSIGN_S
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I35 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int1q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q1_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I36 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int1q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q0_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I263 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int2q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ5,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q5_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I276 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int2q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ6,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q6_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I289 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int2q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ7,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q7_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I237 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int2q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ3,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q3_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I250 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int2q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ4,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q4_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I224 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int2q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ2,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q2_ASSIGN_S
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I35 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int2q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q1_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I36 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int2q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q0_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I263 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int3q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ5,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q5_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I276 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int3q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ6,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q6_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I289 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int3q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ7,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q7_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I237 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int3q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ3,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q3_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I250 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int3q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ4,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q4_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I224 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int3q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ2,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q2_ASSIGN_S
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I35 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int3q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q1_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I36 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int3q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q0_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_FF1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int1q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_FF2 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int2,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int2q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_FF3 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int3,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int3q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_FF4 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int4,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int4q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_FF5 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int5,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int5q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_X36_1I36 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int5q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_TQ0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_Q0_ASSIGN_LI
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_FF6 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_JUMBO_EN : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n0886_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_JUMBO_EN_GND_52_o_MUX_404_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_JUMBO_EN_822
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_VLAN_EN : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n0886_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_VLAN_EN_GND_52_o_MUX_406_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_VLAN_EN_821
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_EN : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n0886_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_EN_GND_52_o_MUX_410_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_EN_819
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n0886_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_GND_52_o_MUX_412_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_818
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_ENABLE : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n0886_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_ENABLE_GND_52_o_MUX_414_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_ENABLE_802
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_DONE : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1038_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_DONE_GND_52_o_MUX_479_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_DONE_787
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1038_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_GND_52_o_MUX_502_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_783
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1038_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_GND_52_o_MUX_506_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_781
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1038_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD_GND_52_o_MUX_508_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD_780
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1038_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_GND_52_o_MUX_510_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_779
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1038_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_GND_52_o_MUX_544_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_778
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CR178124_FIX : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1038_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CR178124_FIX_GND_52_o_MUX_562_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CR178124_FIX_776
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_STATUS_VALID : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1038_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_STATUS_VALID_GND_52_o_MUX_564_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_STATUS_VALID_775
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE0_MATCH : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1121_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE0_MATCH_GND_52_o_MUX_585_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE0_MATCH_771
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE1_MATCH : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1121_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE1_MATCH_GND_52_o_MUX_587_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE1_MATCH_770
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE2_MATCH : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1121_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE2_MATCH_GND_52_o_MUX_589_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE2_MATCH_769
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE3_MATCH : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1121_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE3_MATCH_GND_52_o_MUX_591_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE3_MATCH_768
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE4_MATCH : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1121_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE4_MATCH_GND_52_o_MUX_593_o_835,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE4_MATCH_767
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_CONTROL : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1038_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_CONTROL_GND_52_o_MUX_600_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_CONTROL_764
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_VLAN : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1038_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_VLAN_GND_52_o_MUX_602_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_VLAN_763
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DATA_VALID : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1038_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_GND_52_o_MUX_441_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DATA_VALID_760
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n0886_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_GND_52_o_MUX_402_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_759
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1038_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_GND_52_o_MUX_504_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_782
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD_PIPE : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1038_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD_PIPE_GND_52_o_MUX_560_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD_PIPE_777
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1038_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_GND_52_o_MUX_604_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_762
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VALID : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1038_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_GND_52_o_MUX_569_o,
      Q => NlwRenamedSig_OI_tx_statistics_valid
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_MULTI_MATCH : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1121_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_MULTI_MATCH_GND_52_o_MUX_595_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_MULTI_MATCH_766
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mcount_DATA_COUNT_val1 : LUT6
    generic map(
      INIT => X"FF10FF00FFF0FF00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_INT_3164,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_3166,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT_3143,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N247,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mcount_DATA_COUNT_val
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_glue_set : LUT6
    generic map(
      INIT => X"0E0CCECC0C0CCCCC"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_1704,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N259,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n01484_4324,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0174_inv,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n01482,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_glue_set_4620
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n01485_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1523,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_JUMBO_FRAMES_HELD_1426,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N259
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_3 : FD
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_3_rstpot_5013,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_1 : FD
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_1_rstpot_5012,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_2 : FD
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_2_rstpot_5011,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_0 : FD
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_0_rstpot_5010,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_filter_tuser_3 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_filter_tuser_3_rstpot_5009,
      Q => rx_axis_filter_tuser(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_filter_tuser_2 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_filter_tuser_2_rstpot_5008,
      Q => rx_axis_filter_tuser(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_filter_tuser_1 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_filter_tuser_1_rstpot_5007,
      Q => rx_axis_filter_tuser(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_filter_tuser_0 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_filter_tuser_0_rstpot_5006,
      Q => rx_axis_filter_tuser(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_536_o1 : LUT6
    generic map(
      INIT => X"0100000000000000"
    )
    port map (
      I0 => bus2ip_addr(8),
      I1 => bus2ip_addr(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N257,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_wrce_int_398,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_100_o_10_1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_536_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_WR_INT1_SW0 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => bus2ip_addr(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N257
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb_bus2ip_addr_3_AND_774_o_3_1 : LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => bus2ip_addr(7),
      I1 => bus2ip_addr(6),
      I2 => bus2ip_addr(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N255,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_wrce_int_398,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb_bus2ip_addr_3_AND_774_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb1_SW0 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => bus2ip_addr(4),
      I1 => bus2ip_addr(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N255
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_3_glue_rst : LUT6
    generic map(
      INIT => X"AACCAACCA0CCAACC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_3_915,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N251,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_REG_TX_CONTROL_GND_52_o_MUX_600_o11,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_3_glue_rst_4599
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_2_glue_rst : LUT6
    generic map(
      INIT => X"AACCAACCA0CCAACC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_2_914,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N251,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_REG_TX_CONTROL_GND_52_o_MUX_600_o11,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_2_glue_rst_4598
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_W_R_AND_537_o1 : LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => bus2ip_addr(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_wrce_int_398,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_15_o_10_1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_W_R_AND_537_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0442_inv1 : LUT5
    generic map(
      INIT => X"20000000"
    )
    port map (
      I0 => bus2ip_addr(8),
      I1 => bus2ip_addr(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_wrce_int_398,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_15_o_10_1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0442_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0706_inv1 : LUT4
    generic map(
      INIT => X"7000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3379,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3388,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0706_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0400_inv1 : LUT5
    generic map(
      INIT => X"20000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1419,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(14),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1523,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_RX_DV_REG_1686,
      I4 => rx_enable,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0400_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0368_inv111 : LUT5
    generic map(
      INIT => X"AA808080"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_1520,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1419,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1523,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0368_inv11
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n0886_inv1 : LUT4
    generic map(
      INIT => X"FEFC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_799,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I2 => NlwRenamedSig_OI_tx_reset_out,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n0886_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1214_inv1 : LUT6
    generic map(
      INIT => X"0000000100000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_762,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_789,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_794,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_0(14),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STOP_MAX_PKT_761,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1214_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT_INT_val1 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_5_CLK_DIVIDE_INT_5_equal_6_o6,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_5_CLK_DIVIDE_INT_5_equal_6_o61_4528,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT_INT_val
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state_1_rx_enable_AND_10_o_inv1_01 : LUT6
    generic map(
      INIT => X"FFFF557FFFFFFFFF"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd1_3964,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd2_3954,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state(1),
      I4 => NlwRenamedSig_OI_rx_reset_out,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state_1_rx_enable_AND_10_o_inv1_0
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_RXD_REG_7_INV_493_o3_SW1 : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(29),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(30),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(28),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N249
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n01563 : LUT6
    generic map(
      INIT => X"0010000000F00000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_INT_3164,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_3166,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT_3143,
      I3 => NlwRenamedSig_OI_tx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N247,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0156
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n01563_SW0 : LUT6
    generic map(
      INIT => X"FD00FF00FF00FF00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_3144,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N247
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ENGINE_ERR_rstpot1 : LUT5
    generic map(
      INIT => X"00E40044"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ENGINE_ERR_1707,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_1518,
      I3 => NlwRenamedSig_OI_rx_reset_out,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_RXD_REG_7_INV_493_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ENGINE_ERR_rstpot1_4981
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_TX_EN_DELAY_glue_set : LUT5
    generic map(
      INIT => X"AE2A2E2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_TX_EN_DELAY_618,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CAPTURE_619,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_TX_EN_DELAY_EARLY,
      I4 => NlwRenamedSig_OI_gmii_tx_en,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_TX_EN_DELAY_glue_set_4597
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CAPTURE_glue_set : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CAPTURE_619,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_TX_EN_DELAY_EARLY,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CAPTURE_glue_set_4596
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_HOLD_MA_INIT_glue_set : LUT4
    generic map(
      INIT => X"0CAE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_HOLD_MA_INIT_4160,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_INIT_4007,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_W_R_AND_537_o,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0518_inv,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_HOLD_MA_INIT_glue_set_4706
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_glue_set : LUT6
    generic map(
      INIT => X"00000A00CCCCCECC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_REG_3301,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_3021,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_3119,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15_GND_31_o_equal_8_o,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0082_inv,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_glue_set_4678
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MIIM_ENABLE_rstpot1 : LUT4
    generic map(
      INIT => X"00CA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MIIM_ENABLE_4008,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0442_inv,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Reset_OR_DriverANDClockEnable_4087,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MIIM_ENABLE_rstpot1_4985
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_filter_enable_reg_3_rstpot : LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_sync_enable_data_in,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_af_select_reg(0),
      I2 => bus2ip_addr(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_af_select_reg(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb_bus2ip_addr_3_AND_774_o,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_filter_enable_reg_3_rstpot_4913
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_filter_enable_reg_0_rstpot : LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAA2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_sync_enable_data_in,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb_bus2ip_addr_3_AND_774_o,
      I2 => bus2ip_addr(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_af_select_reg(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_af_select_reg(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_filter_enable_reg_0_rstpot_4912
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_filter_enable_reg_2_rstpot : LUT6
    generic map(
      INIT => X"AAAAEAAAAAAA2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_sync_enable_data_in,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb_bus2ip_addr_3_AND_774_o,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_af_select_reg(1),
      I3 => bus2ip_addr(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_af_select_reg(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_filter_enable_reg_2_rstpot_4911
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_filter_enable_reg_1_rstpot : LUT6
    generic map(
      INIT => X"AAAAEAAAAAAA2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_sync_enable_data_in,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb_bus2ip_addr_3_AND_774_o,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_af_select_reg(0),
      I3 => bus2ip_addr(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_af_select_reg(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_filter_enable_reg_1_rstpot_4910
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_rstpot : LUT5
    generic map(
      INIT => X"FF00EC4C"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_790,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_793,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_GND_52_o_MUX_473_o,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1027_inv_719,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_rstpot_4889
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_glue_set : LUT4
    generic map(
      INIT => X"FCEE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => NlwRenamedSig_OI_tx_reset_out,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Result(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0200_inv_3118,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_glue_set_4673
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_OPCODE_INT_glue_set : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n00811_3072,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GND_27_o_DATA_7_equal_8_o,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_OPCODE_INT_glue_ce_4670,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_OPCODE_INT_glue_set_4671
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_REQ_INT_glue_set : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_REQ_INT_glue_ce_4668,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GND_27_o_DATA_7_equal_8_o,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n00811_3072,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_REQ_INT_glue_set_4669
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_rstpot : LUT6
    generic map(
      INIT => X"FFFFFFFF2AEE2A2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_801,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CDS_800,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_180_o1_662,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N245,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_rstpot_4898
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_rstpot_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_789,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE_788,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N245
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rxstatsaddressmatch_glue_set : LUT5
    generic map(
      INIT => X"EE2EAA2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rxstatsaddressmatch_326,
      I1 => rx_enable,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_srl16,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_srl16_reg1_3587,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filtered_data_valid_321,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rxstatsaddressmatch_glue_set_4695
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_RST_rstpot : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_536_o,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(31),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_RST_rstpot_4920
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_69_o_GND_69_o_mux_24_OUT261_cy : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(31),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_69_o_GND_69_o_mux_24_OUT261_lut,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(32)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_ERR_REG5_END_EXT_AND_354_o1 : LUT6
    generic map(
      INIT => X"2222000222222222"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_1517,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_EXT_1575,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N243,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N114,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG5,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG5,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_ERR_REG5_END_EXT_AND_354_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_PRE_FALSE_CARR_FLAG_SW0 : LUT4
    generic map(
      INIT => X"F7FF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N243
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_Mmux_RX_DV_REG6_RX_DV_REG6_MUX_838_o13 : LUT6
    generic map(
      INIT => X"FFFFFFFF8A8A8AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_Mmux_RX_DV_REG6_RX_DV_REG6_MUX_838_o11_4310,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SPEED_IS_10_100_HELD_1421,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG6_1455,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N114,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N241,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_Mmux_RX_DV_REG6_RX_DV_REG6_MUX_838_o1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_RX_DV_REG6_MUX_838_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_Mmux_RX_DV_REG6_RX_DV_REG6_MUX_838_o13_SW0 : LUT5
    generic map(
      INIT => X"FF7EFFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG5,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N241
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_bus2ip_addr_8_1_SW0 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(32),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(33),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N239
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_rstpot : LUT6
    generic map(
      INIT => X"000AB1BB444EF5FF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_789,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_180_o1_662,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N236,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N235,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N237,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_rstpot_4884
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0174_inv1 : LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n014821_4325,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n014824_4328,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n014822_4326,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n014823_4327,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N232,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N233,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n0174_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n014825_SW1 : LUT6
    generic map(
      INIT => X"AAAAAAAA88888A88"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_JUMBO_FRAMES_HELD_1426,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_ENABLE_HELD_1420,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_FRAME_1482,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_1517,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1523,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N233
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n014825_SW0 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_JUMBO_FRAMES_HELD_1426,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1523,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N232
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0082_inv1 : LUT6
    generic map(
      INIT => X"0100000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(15),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(14),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N230,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15_GND_31_o_equal_8_o_15_1_4402,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15_GND_31_o_equal_8_o_15_Q,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0082_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15_GND_31_o_equal_8_o_15_3_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(13),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N230
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_180_o1 : LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_789,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT51_661,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_180_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_In3 : LUT6
    generic map(
      INIT => X"FFFF0F00FFFF4F44"
    )
    port map (
      I0 => tx_axis_mac_tvalid,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd7_1740,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N228,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_In1_1714,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_In,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_60_o1_1715,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_PWR_24_o_equal_77_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_In2_SW0 : LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_1746,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx_1749,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_1739,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N228
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_tx_state_3_OR_35_o4 : LUT6
    generic map(
      INIT => X"FFFFFEFA00000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd3_1734,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT_279,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_tx_state_3_OR_35_o1_4336,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N226,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_tx_state_3_OR_35_o3_4337,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_tx_state_3_OR_35_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_tx_state_3_OR_35_o2_SW0 : LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_1746,
      I1 => tx_axis_mac_tvalid,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd2_1733,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N226
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0518_inv1 : LUT6
    generic map(
      INIT => X"007F000000FF0000"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_15_o_10_1,
      I2 => bus2ip_addr(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_MIIM_READY_D1_INT_4161,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_gen_sync_0_sync_request_data_in,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_WR_INT,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0518_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_RXD_REG_7_INV_493_o3_SW0 : LUT6
    generic map(
      INIT => X"7FBFDFEFF7FBFDFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(25),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(24),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(31),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N222
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_gate_tready_glue_set : LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => tx_enable,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_PWR_24_o_equal_77_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_gate_tready_glue_set_4630
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_valid_glue_set : LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_valid_225,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_tx_state_3_OR_35_o,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_force_assert_OR_33_o_1724,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_valid_glue_set_4628
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_END_OF_TX1 : LUT6
    generic map(
      INIT => X"080800000A000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_DATA_VALID_760,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_CONTROL_3155,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN_784,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_3165,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_795,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_3144,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_END_OF_TX
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0192_inv2_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_3020,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT_3143,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N220
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_rstpot : LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_glue_ce_4676,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0150_3134,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_rstpot_4961
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Mxor_accum_gray_refclk_7_accum_gray_refclk_5_XOR_356_o_xo_0_1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_5_XOR_356_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Mxor_accum_gray_refclk_7_accum_gray_refclk_5_XOR_356_o_xo_0_1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_5_XOR_356_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Mxor_accum_gray_refclk_7_accum_gray_refclk_5_XOR_356_o_xo_0_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_refclk_7_accum_gray_refclk_5_XOR_356_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Mxor_accum_gray_refclk_7_accum_gray_refclk_5_XOR_356_o_xo_0_1 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_refclk_7_accum_gray_refclk_5_XOR_356_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MIIM_ENABLE : FD
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MIIM_ENABLE_rstpot1_4985,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MIIM_ENABLE_4008
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filtered_data_valid : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filtered_data_valid_rstpot1_4984,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filtered_data_valid_321
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_ENABLE_REG : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_ENABLE_REG_rstpot1_4983,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_ENABLE_REG_3022
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ENABLE_REG : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ENABLE_REG_rstpot1_4982,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ENABLE_REG_3016
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ENGINE_ERR : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ENGINE_ERR_rstpot1_4981,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ENGINE_ERR_1707
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GOOD_FRAME : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GOOD_FRAME_rstpot1_4980,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GOOD_FRAME_1468
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME_rstpot1_4979,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME_1467
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_STATISTICS_VALID : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_STATISTICS_VALID_rstpot1_4978,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_STATISTICS_VALID_1472
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_LENGTH_TYPE_ERR : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_LENGTH_TYPE_ERR_rstpot1_4977,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_LENGTH_TYPE_ERR_1469
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PADDED_FRAME : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PADDED_FRAME_rstpot1_4976,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PADDED_FRAME_1487
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_WITH_FCS : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_WITH_FCS_rstpot1_4975,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_WITH_FCS_1690
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_MATCH : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_MATCH_rstpot1_4974,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_MATCH_1671
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_ENABLE : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_ENABLE_rstpot1_4973,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_ENABLE_1672
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_INT : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_INT_rstpot1_4972,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_INT_1670
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_MATCH : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_MATCH_rstpot1_4971,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_MATCH_1486
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FCS : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FCS_rstpot1_4970,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FCS_1524
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_rstpot1_4969,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_1521
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_DATA : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_DATA_rstpot1_4968,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_DATA_1526
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_rstpot1_4967,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_1427
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_FINAL : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_FINAL_rstpot1_4966,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_FINAL_208
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_2 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_2_rstpot1_4965,
      Q => NlwRenamedSig_OI_tx_statistics_vector_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC100_EN : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC100_EN_rstpot1_4964,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC100_EN_637
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC1000_EN : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC1000_EN_rstpot1_4963,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC1000_EN_630
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_NUMBER_OF_BYTES : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_NUMBER_OF_BYTES_rstpot1_4962,
      Q => NlwRenamedSig_OI_tx_statistics_vector_30_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_rstpot_4961,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_3144
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_end : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_end_rstpot_4960,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_end_1750
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_2 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_2_rstpot_4959,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_mac_tlast : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_mac_tlast_rstpot_4958,
      Q => rx_axis_mac_tlast
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_mac_tvalid : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_mac_tvalid_rstpot_4957,
      Q => rx_axis_mac_tvalid
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_rdack : FD
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_rdack_rstpot_4956,
      Q => ip2bus_rdack
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_wrack : FD
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_wrack_rstpot_4955,
      Q => ip2bus_wrack
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_error : FD
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_error_rstpot_4954,
      Q => ip2bus_error
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_rdack : FD
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_rdack_rstpot_4953,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_rdack_3423
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_wrack : FD
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_wrack_rstpot_4952,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_wrack_3422
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_update_pause_ad_sync_reg : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_update_pause_ad_sync_reg_rstpot_4951,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_update_pause_ad_sync_reg_3610
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_rdce_re_int : FD
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_rdce_re_int_rstpot_4950,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_rdce_re_int_3389
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int : FD
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_rstpot_4949,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3388
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc : FD
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_rstpot_4948,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3380
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_irq : FD
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_irq_rstpot_4947,
      Q => mac_irq
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_tx_bin : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_tx_bin_rstpot_4946,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_tx_bin_2436
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_rx_bin : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_rx_bin_rstpot_4945,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_rx_bin_2435
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wepa : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wepa_rstpot_4944,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wepa_2423
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_no_burst : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_no_burst_rstpot_4943,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_no_burst_1753
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1 : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1_rstpot_4942,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1_1737
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_SPEED_IS_10_100 : FD
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SPEED_IS_10_100_INT,
      Q => speed_is_10_100
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_ENABLE_REG : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_ENABLE_REG_rstpot_4941,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_ENABLE_REG_4211
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_15 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_15_rstpot_4940,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_15_4004
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_14 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_14_rstpot_4939,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_14_4003
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_13 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_13_rstpot_4938,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_13_4002
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_10 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_10_rstpot_4937,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_10_3999
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_12 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_12_rstpot_4936,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_12_4001
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_11 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_11_rstpot_4935,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_11_4000
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_9 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_9_rstpot_4934,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_9_3998
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_8 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_8_rstpot_4933,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_8_3997
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_7 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_7_rstpot_4932,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_7_3996
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_6 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_6_rstpot_4931,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_6_3995
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_3 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_3_rstpot_4930,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_3_3992
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_5 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_5_rstpot_4929,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_5_3994
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_4 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_4_rstpot_4928,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_4_3993
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_2 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_2_rstpot_4927,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_2_3991
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_1 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_1_rstpot_4926,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_1_3990
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_0 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_0_rstpot_4925,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_0_3989
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_ENABLE : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_ENABLE_rstpot_4924,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_ENABLE_576
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_ENABLE_rstpot : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0385_inv,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_ENABLE_576,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(16),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_ENABLE_rstpot_4924
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_ENABLE : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_ENABLE_rstpot_4923,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_ENABLE_575
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_ENABLE_rstpot : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0379_inv,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_ENABLE_575,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(16),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_ENABLE_rstpot_4923
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_UPDATE_PAUSE_AD_INT : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_UPDATE_PAUSE_AD_INT_rstpot_4922,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_sync_update_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_RST : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_RST_rstpot_4921,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_RST_570
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_RST : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_RST_rstpot_4920,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_RST_563
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_INIT : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_INIT_rstpot_4919,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_INIT_4007
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_rstpot_4918,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_3981
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_filter_tuser_4 : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_filter_tuser_4_rstpot_4917,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => NlwRenamedSig_OI_rx_axis_filter_tuser(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_promiscuous_mode_sample : FDS
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_promiscuous_mode_sample_rstpot_4916,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_promiscuous_mode_sample_3584
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_rstpot_4915,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_3533
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_unicast_match_cap : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_unicast_match_cap_rstpot_4914,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_unicast_match_cap_3600
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_filter_enable_reg_3 : FDS
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_filter_enable_reg_3_rstpot_4913,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_sync_enable_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_filter_enable_reg_0 : FDS
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_filter_enable_reg_0_rstpot_4912,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_sync_enable_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_filter_enable_reg_2 : FDS
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_filter_enable_reg_2_rstpot_4911,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_sync_enable_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_filter_enable_reg_1 : FDS
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_filter_enable_reg_1_rstpot_4910,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_sync_enable_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ipic_ier_0 : FDS
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ipic_ier_0_rstpot_4909,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ipic_ier_0_3324
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_set_isr_0 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_set_isr_0_rstpot_4908,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_set_isr_0_3326
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_clear_isr_0 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_clear_isr_0_rstpot_4907,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_clear_isr_0_3325
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_data_0 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_data_0_rstpot_4906,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_data(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_rstpot_4905,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_3020
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_response_toggle : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_response_toggle_rstpot_4904,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_sync_response_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_rstpot_4903,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx_rstpot_4902,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx_1749
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET : FDS
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET_rstpot_4901,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET_1483
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MATCH_FRAME_INT : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MATCH_FRAME_INT_rstpot_4900,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MATCH_FRAME_INT_1415
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_rstpot : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_789,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_GND_52_o_MUX_473_o,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1027_inv_719,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_rstpot_4886
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_14_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_14_rt_4876
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_xor_10_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_xor_10_rt_4875
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_14_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_14_rt_4874
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_1_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_1_rt_4873
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_2_rt_4872
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_3_rt_4871
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_4_rt_4870
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_5_rt_4869
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_6_rt_4868
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_7_rt_4867
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_8_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_8_rt_4866
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_9_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_9_rt_4865
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_10_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_10_rt_4864
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_11_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_11_rt_4863
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_12_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_12_rt_4862
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_13_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_13_rt_4861
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_14_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_14_rt_4860
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_15_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(15),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_15_rt_4859
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_16_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(16),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_16_rt_4858
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_17_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(17),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_17_rt_4857
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_18_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(18),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_18_rt_4856
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_19_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(19),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_19_rt_4855
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_20_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(20),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_20_rt_4854
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_21_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(21),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_21_rt_4853
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_22_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(22),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_22_rt_4852
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_23_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(23),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_23_rt_4851
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_24_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(24),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_24_rt_4850
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_25_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(25),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_25_rt_4849
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_26_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(26),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_26_rt_4848
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_27_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(27),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_27_rt_4847
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_28_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(28),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_28_rt_4846
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_29_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_29_rt_4845
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_30_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(30),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_30_rt_4844
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_31_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(31),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_31_rt_4843
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_1_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(33),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_1_rt_4842
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(34),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_2_rt_4841
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(35),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_3_rt_4840
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(36),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_4_rt_4839
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(37),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_5_rt_4838
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(38),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_6_rt_4837
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(39),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_7_rt_4836
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_8_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(40),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_8_rt_4835
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_9_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(41),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_9_rt_4834
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_10_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(42),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_10_rt_4833
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_11_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(43),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_11_rt_4832
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_12_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(44),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_12_rt_4831
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_13_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(45),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_13_rt_4830
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_14_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(46),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_14_rt_4829
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_15_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(47),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_15_rt_4828
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_16_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(48),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_16_rt_4827
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_17_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(49),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_17_rt_4826
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_18_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(50),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_18_rt_4825
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_19_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(51),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_19_rt_4824
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_20_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(52),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_20_rt_4823
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_21_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(53),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_21_rt_4822
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_22_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(54),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_22_rt_4821
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_23_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(55),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_23_rt_4820
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_24_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(56),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_24_rt_4819
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_25_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(57),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_25_rt_4818
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_26_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(58),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_26_rt_4817
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_27_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(59),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_27_rt_4816
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_28_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(60),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_28_rt_4815
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_29_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(61),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_29_rt_4814
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_30_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(62),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_30_rt_4813
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_1_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_1_rt_4812
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_2_rt_4811
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_3_rt_4810
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_4_rt_4809
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_5_rt_4808
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_6_rt_4807
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_7_rt_4806
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_8_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_8_rt_4805
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_9_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_9_rt_4804
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_10_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_10_rt_4803
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_11_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_11_rt_4802
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_12_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_12_rt_4801
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_13_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_13_rt_4800
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_1_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_1_rt_4799
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_2_rt_4798
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_3_rt_4797
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_4_rt_4796
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_5_rt_4795
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_6_rt_4794
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_7_rt_4793
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_8_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_8_rt_4792
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_9_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_9_rt_4791
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_X36_1I4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_Q0_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_X36_1I4_rt_4790
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q0_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I4_rt_4789
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I26_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q1_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I26_rt_4788
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I233_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q2_ASSIGN_S,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I233_rt_4787
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I259_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q4_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I259_rt_4786
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I246_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q3_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I246_rt_4785
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I298_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q7_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I298_rt_4784
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I285_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q6_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I285_rt_4783
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I272_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_Q5_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I272_rt_4782
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q0_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I4_rt_4781
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I26_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q1_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I26_rt_4780
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I233_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q2_ASSIGN_S,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I233_rt_4779
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I259_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q4_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I259_rt_4778
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I246_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q3_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I246_rt_4777
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I298_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q7_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I298_rt_4776
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I285_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q6_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I285_rt_4775
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I272_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_Q5_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I272_rt_4774
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q0_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I4_rt_4773
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I26_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q1_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I26_rt_4772
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I233_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q2_ASSIGN_S,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I233_rt_4771
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I259_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q4_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I259_rt_4770
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I246_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q3_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I246_rt_4769
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I298_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q7_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I298_rt_4768
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I285_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q6_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I285_rt_4767
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I272_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_Q5_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I272_rt_4766
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q0_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I4_rt_4765
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I26_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q1_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I26_rt_4764
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I233_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q2_ASSIGN_S,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I233_rt_4763
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I259_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q4_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I259_rt_4762
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I246_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q3_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I246_rt_4761
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I298_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q7_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I298_rt_4760
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I285_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q6_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I285_rt_4759
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I272_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_Q5_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I272_rt_4758
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_Q0_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I4_rt_4757
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I298_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_Q1_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I298_rt_4756
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I298_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_Q1_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I298_rt_4755
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_Q0_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I4_rt_4754
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I272_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q5_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I272_rt_4753
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I285_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q6_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I285_rt_4752
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I298_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q7_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I298_rt_4751
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I246_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q3_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I246_rt_4750
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I259_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q4_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I259_rt_4749
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I233_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q2_ASSIGN_S,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I233_rt_4748
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I26_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q1_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I26_rt_4747
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_Q0_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I4_rt_4746
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I272_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q5_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I272_rt_4745
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I285_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q6_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I285_rt_4744
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I298_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q7_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I298_rt_4743
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I246_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q3_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I246_rt_4742
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I259_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q4_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I259_rt_4741
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I233_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q2_ASSIGN_S,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I233_rt_4740
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I26_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q1_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I26_rt_4739
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_Q0_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I4_rt_4738
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I272_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q5_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I272_rt_4737
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I285_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q6_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I285_rt_4736
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I298_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q7_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I298_rt_4735
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I246_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q3_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I246_rt_4734
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I259_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q4_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I259_rt_4733
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I233_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q2_ASSIGN_S,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I233_rt_4732
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I26_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q1_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I26_rt_4731
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_Q0_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I4_rt_4730
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I272_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q5_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I272_rt_4729
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I285_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q6_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I285_rt_4728
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I298_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q7_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I298_rt_4727
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I246_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q3_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I246_rt_4726
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I259_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q4_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I259_rt_4725
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I233_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q2_ASSIGN_S,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I233_rt_4724
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I26_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q1_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I26_rt_4723
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_Q0_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I4_rt_4722
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_X36_1I4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_Q0_ASSIGN_LI,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_X36_1I4_rt_4721
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_1_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_1_rt_4720
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_2_rt_4719
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_3_rt_4718
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_4_rt_4717
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_5_rt_4716
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_6_rt_4715
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_7_rt_4714
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_8_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_8_rt_4713
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_9_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_9_rt_4712
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_10_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_10_rt_4711
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_11_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_11_rt_4710
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_12_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_12_rt_4709
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_13_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_13_rt_4708
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT : FDS
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT_glue_rst_4707,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT_3988
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_HOLD_MA_INIT : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_HOLD_MA_INIT_glue_set_4706,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_HOLD_MA_INIT_4160
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_STATE_VAR_INT : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT_3988,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_STATE_VAR_INT_3979
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_REQ_INT_REC : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_REQ_INT_REC_glue_set_4705,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_REQ_INT_REC_3980
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_READY_INT_REC : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_READY_INT_REC_glue_set_4704,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_gen_sync_0_sync_request_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_match : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_match_glue_set_4703,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_match_3744
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_match : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_match_glue_set_4702,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_match_3727
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_match : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_match_glue_set_4701,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_match_3710
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_match : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_match_glue_set_4700,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_match_3693
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_match : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_match_glue_set_4699,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_match_3676
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcast_match : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcast_match_glue_set_4698,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcast_match_3582
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_glue_set_4697,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_3581
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_glue_set_4696,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_3580
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rxstatsaddressmatch : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rxstatsaddressmatch_glue_set_4695,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rxstatsaddressmatch_326
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_uc : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_uc_glue_set_4694,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_uc_3532
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_0 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_0_glue_set_4693,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_0_3531
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_0 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_0_glue_set_4692,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_0_3530
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_1 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_1_glue_set_4691,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_1_3529
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_1 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_1_glue_set_4690,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_1_3528
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_2 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_2_glue_set_4689,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_2_3527
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_2 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_2_glue_set_4688,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_2_3526
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_3 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_3_glue_set_4687,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_3_3525
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_3 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_3_glue_set_4686,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_3_3524
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_access : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_access_glue_set_4685,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_access_3523
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_sat : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_sat_glue_set_4684,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_sat_3583
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_1 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_1_glue_set_4683,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0509,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_0_glue_set_4682,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0509,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_wrack_glue_set : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_wrack_3422,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb_bus2ip_addr_3_AND_774_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_wrack_glue_set_4681
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_wrack : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_wrack_glue_set_4681,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_wrack_328
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_glue_set_4680,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ipic_isr_0 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ipic_isr_0_glue_set_4679,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ipic_isr_0_3323
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_glue_set_4678,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_3021
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_HELD : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_HELD_glue_set_4677,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_HELD_3145
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT_glue_set_4675,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT_3143
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_1 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_1_glue_set_4674,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0156,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_glue_set_4673,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0156,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_0 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_0_glue_set_4672,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0156,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_OPCODE_INT : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_OPCODE_INT_glue_set_4671,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_OPCODE_INT_3103
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_REQ_INT : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_REQ_INT_glue_set_4669,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_REQ_INT_3104
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_PAUSE_VECTOR_0 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_PAUSE_VECTOR_0_glue_set_4667,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => NlwRenamedSig_OI_tx_statistics_vector_31_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_0_fast_statistics_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_0_fast_statistics_increment_control_glue_set_4666,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_0_fast_statistics_increment_control_2485
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_1_fast_statistics_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_1_fast_statistics_increment_control_glue_set_4665,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_1_fast_statistics_increment_control_2484
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_2_fast_statistics_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_2_fast_statistics_increment_control_glue_set_4664,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_2_fast_statistics_increment_control_2483
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_3_fast_statistics_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_3_fast_statistics_increment_control_glue_set_4663,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_3_fast_statistics_increment_control_2482
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_4_frame_size_stats1_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_4_frame_size_stats1_increment_control_glue_set_4662
,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_4_frame_size_stats1_increment_control_2481
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_5_frame_size_stats1_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_5_frame_size_stats1_increment_control_glue_set_4661
,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_5_frame_size_stats1_increment_control_2480
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_6_frame_size_stats1_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_6_frame_size_stats1_increment_control_glue_set_4660
,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_6_frame_size_stats1_increment_control_2479
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_7_frame_size_stats1_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_7_frame_size_stats1_increment_control_glue_set_4659
,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_7_frame_size_stats1_increment_control_2478
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_8_frame_size_stats1_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_8_frame_size_stats1_increment_control_glue_set_4658
,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_8_frame_size_stats1_increment_control_2477
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_9_frame_size_stats1_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_9_frame_size_stats1_increment_control_glue_set_4657
,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_9_frame_size_stats1_increment_control_2476
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_10_frame_size_stats1_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_10_frame_size_stats1_increment_control_glue_set_4656,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_10_frame_size_stats1_increment_control_2475
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_11_frame_size_stats2_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_11_frame_size_stats2_increment_control_glue_set_4655,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_11_frame_size_stats2_increment_control_2474
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_12_frame_size_stats2_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_12_frame_size_stats2_increment_control_glue_set_4654,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_12_frame_size_stats2_increment_control_2473
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_13_frame_size_stats2_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_13_frame_size_stats2_increment_control_glue_set_4653,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_13_frame_size_stats2_increment_control_2472
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_14_frame_size_stats2_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_14_frame_size_stats2_increment_control_glue_set_4652,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_14_frame_size_stats2_increment_control_2471
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_15_frame_size_stats2_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_15_frame_size_stats2_increment_control_glue_set_4651,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_15_frame_size_stats2_increment_control_2470
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_16_frame_size_stats2_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_16_frame_size_stats2_increment_control_glue_set_4650,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_16_frame_size_stats2_increment_control_2469
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_17_frame_size_stats2_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_17_frame_size_stats2_increment_control_glue_set_4649,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_17_frame_size_stats2_increment_control_2468
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_18_general_statisics_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_18_general_statisics_increment_control_glue_set_4648,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_18_general_statisics_increment_control_2467
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_19_general_statisics_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_19_general_statisics_increment_control_glue_set_4647,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_19_general_statisics_increment_control_2466
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_20_general_statisics_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_20_general_statisics_increment_control_glue_set_4646,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_20_general_statisics_increment_control_2465
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_21_general_statisics_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_21_general_statisics_increment_control_glue_set_4645,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_21_general_statisics_increment_control_2464
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_22_general_statisics_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_22_general_statisics_increment_control_glue_set_4644,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_22_general_statisics_increment_control_2463
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_23_general_statisics_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_23_general_statisics_increment_control_glue_set_4643,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_23_general_statisics_increment_control_2462
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_24_general_statisics_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_24_general_statisics_increment_control_glue_set_4642,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_24_general_statisics_increment_control_2461
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_25_general_statisics_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_25_general_statisics_increment_control_glue_set_4641,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_25_general_statisics_increment_control_2460
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_26_general_statisics_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_26_general_statisics_increment_control_glue_set_4640,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_26_general_statisics_increment_control_2459
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_27_general_statisics_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_27_general_statisics_increment_control_glue_set_4639,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_27_general_statisics_increment_control_2458
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_28_general_statisics_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_28_general_statisics_increment_control_glue_set_4638,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_28_general_statisics_increment_control_2457
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_29_general_statisics_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_29_general_statisics_increment_control_glue_set_4637,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_29_general_statisics_increment_control_2456
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_30_general_statisics_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_30_general_statisics_increment_control_glue_set_4636,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_30_general_statisics_increment_control_2455
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_31_general_statisics_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_31_general_statisics_increment_control_glue_set_4635,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_31_general_statisics_increment_control_2454
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_32_general_statisics_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_32_general_statisics_increment_control_glue_set_4634,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_32_general_statisics_increment_control_2453
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_33_general_statisics_increment_control : FDR
    port map (
      C => stats_ref_clk,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_33_general_statisics_increment_control_glue_set_4633,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_33_general_statisics_increment_control_2452
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_return_error : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_return_error_glue_set_4632,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_return_error_2112
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_return_high_word : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_return_high_word_glue_set_4631,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_return_high_word_2111
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_gate_tready : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_gate_tready_glue_set_4630,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_gate_tready_1751
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_ignore_packet : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_ignore_packet_glue_set_4629,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_ignore_packet_1748
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_valid : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_valid_glue_set_4628,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_valid_225
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_underrun : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_underrun_glue_set_4627,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_underrun_1747
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_glue_set_4626,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_1746
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst2 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst2_glue_set_4625,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst2_1743
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_assert : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_assert_glue_set_4624,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_assert_1745
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst1 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst1_glue_set_4623,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst1_1744
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_underrun : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_underrun_glue_set_4622,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_underrun_226
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tlast_reg : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tlast_reg_glue_set_4621,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tlast_reg_1742
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_glue_set_4620,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_1704
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MIN_SIZE : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MIN_SIZE_glue_set_4619,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MIN_SIZE_212
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_glue_set_4618,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1523
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_glue_set_4617,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_1517
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_glue_set_4616,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_1414
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_VALIDATE_REQUIRED : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_VALIDATE_REQUIRED_glue_set_4615,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_VALIDATE_REQUIRED_1413
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_0 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_0_glue_set_4614,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_5057,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_1 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_1_glue_set_4613,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_5057,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_2 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_2_glue_set_4612,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_5057,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_3 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_3_glue_set_4611,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_5057,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_4 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_4_glue_set_4610,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_5057,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_5 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_5_glue_set_4609,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_5057,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_6 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_6_glue_set_4608,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_5057,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_7 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_7_glue_set_4607,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_5057,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_8 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_8_glue_set_4606,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_5057,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_9 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_9_glue_set_4605,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_5057,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_10 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_10_glue_set_4604,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_5057,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_11 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_11_glue_set_4603,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_5057,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_12 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_12_glue_set_4602,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_5057,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_13 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1_13_glue_set_4601,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_5057,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_4_glue_set : LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_VLAN_EN_821,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N18,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_REG_TX_CONTROL_GND_52_o_MUX_600_o11,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_4_glue_set_4600
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_4_glue_set_4600,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_4_916
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_3 : FDS
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_3_glue_rst_4599,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_21,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_3_915
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_2 : FDS
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_2_glue_rst_4598,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_21,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_2_914
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_TX_EN_DELAY : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_TX_EN_DELAY_glue_set_4597,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_TX_EN_DELAY_618
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CAPTURE : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CAPTURE_glue_set_4596,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CAPTURE_619
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0253_inv : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N218,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0253_inv_4184
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0253_inv_SW0 : LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_3981,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_4212,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N218
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_TRISTATE_COMB : LUT6
    generic map(
      INIT => X"FFFFFFFFA8888888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N216,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT_3988,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_TRISTATE_COMB_4185
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_TRISTATE_COMB_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_OP(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N216
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING1013 : LUT6
    generic map(
      INIT => X"FFFFFDFDFF77FD75"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING102_4584,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING108_4590,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING105_4587,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING1011_4593,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_OUT_RISING
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING1012 : LUT6
    generic map(
      INIT => X"0F0F0F0F0F0F0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_PHY_AD_REG(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING109_4591,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING1010_4592,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING1011_4593
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING1011 : LUT6
    generic map(
      INIT => X"CCF00000AA000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(10),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_REG_AD_REG(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING1010_4592
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING1010 : LUT6
    generic map(
      INIT => X"0000CCF00000AAFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(14),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_REG_AD_REG(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING109_4591
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING109 : LUT4
    generic map(
      INIT => X"D580"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING106_4588,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING107_4589,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING108_4590
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING108 : LUT6
    generic map(
      INIT => X"0000AA00CC00F0F0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_REG_AD_REG(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_PHY_AD_REG(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_OP_REG_INT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING107_4589
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING107 : LUT6
    generic map(
      INIT => X"F0F0CCCCFF00AAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(12),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(8),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING106_4588
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING106 : LUT6
    generic map(
      INIT => X"F0F0F0F0F0F02000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_REG_AD_REG(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING103_4585,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING104_4586,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING105_4587
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING105 : LUT6
    generic map(
      INIT => X"0000AA000000CCF0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(13),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_OP_REG_INT(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING104_4586
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING104 : LUT6
    generic map(
      INIT => X"CCFF0000AAF00000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(9),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_PHY_AD_REG(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING103_4585
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING103 : LUT4
    generic map(
      INIT => X"7520"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING10,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING101_4583,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING102_4584
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING102 : LUT6
    generic map(
      INIT => X"CCCC00AA00F00000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_PHY_AD_REG(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_REG_AD_REG(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_PHY_AD_REG(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING101_4583
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING101 : LUT6
    generic map(
      INIT => X"F0F0CCCCFF00AAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(15),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(11),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mmux_MDIO_OUT_RISING10
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT5 : LUT6
    generic map(
      INIT => X"4444444414444444"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT_3988,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N214,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT5_4178
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT5_SW0 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N214
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_26_3 : LUT5
    generic map(
      INIT => X"D9C85140"
    )
    port map (
      I0 => bus2ip_addr(3),
      I1 => bus2ip_addr(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MIIM_ENABLE_4008,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_26_2_4580
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_26_2 : LUT6
    generic map(
      INIT => X"A8A0282088800800"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724(26),
      I1 => bus2ip_addr(2),
      I2 => bus2ip_addr(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(6),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_26_1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_27_3 : LUT5
    generic map(
      INIT => X"D9C85140"
    )
    port map (
      I0 => bus2ip_addr(3),
      I1 => bus2ip_addr(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_CLK_DIVIDE(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_27_2_4577
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_27_2 : LUT6
    generic map(
      INIT => X"A8A0282088800800"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724(26),
      I1 => bus2ip_addr(2),
      I2 => bus2ip_addr(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(5),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_27_1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_28_3 : LUT5
    generic map(
      INIT => X"D9C85140"
    )
    port map (
      I0 => bus2ip_addr(3),
      I1 => bus2ip_addr(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_CLK_DIVIDE(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_28_2_4575
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_28_2 : LUT6
    generic map(
      INIT => X"A8A0282088800800"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724(26),
      I1 => bus2ip_addr(2),
      I2 => bus2ip_addr(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_28_1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_29_3 : LUT5
    generic map(
      INIT => X"D9C85140"
    )
    port map (
      I0 => bus2ip_addr(3),
      I1 => bus2ip_addr(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_CLK_DIVIDE(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_29_2_4573
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_29_2 : LUT6
    generic map(
      INIT => X"A8A0282088800800"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724(26),
      I1 => bus2ip_addr(2),
      I2 => bus2ip_addr(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(3),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_29_1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0700_4_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_EN_571,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_PHYAD(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0700(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0701_5_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_VLAN_572,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_PHYAD(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0701(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0715_17_4 : LUT6
    generic map(
      INIT => X"2020A82020202020"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_100_o_10_1,
      I1 => bus2ip_addr(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0715_17_1_4568,
      I3 => bus2ip_addr(3),
      I4 => bus2ip_addr(8),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0715_17_2_4569,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0715_17_3 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(15),
      I1 => bus2ip_addr(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0715_17_2_4569
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0715_17_2 : LUT6
    generic map(
      INIT => X"EAAFEAAA40054000"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(15),
      I2 => bus2ip_addr(3),
      I3 => bus2ip_addr(8),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(15),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0715(17),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0715_17_1_4568
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0715_17_1 : LUT5
    generic map(
      INIT => X"D9C85140"
    )
    port map (
      I0 => bus2ip_addr(3),
      I1 => bus2ip_addr(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_OP(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(47),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(15),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0715(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0716_19_4 : LUT6
    generic map(
      INIT => X"2020A82020202020"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_100_o_10_1,
      I1 => bus2ip_addr(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0716_19_1_4565,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0716_19_2_4566,
      I4 => bus2ip_addr(4),
      I5 => bus2ip_addr(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0716_19_3 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(13),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0716_19_2_4566
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0716_19_2 : LUT6
    generic map(
      INIT => X"EAAFEAAA40054000"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(13),
      I2 => bus2ip_addr(3),
      I3 => bus2ip_addr(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(13),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0716(19),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0716_19_1_4565
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0716_19_1 : LUT5
    generic map(
      INIT => X"D9C85140"
    )
    port map (
      I0 => bus2ip_addr(3),
      I1 => bus2ip_addr(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(13),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(45),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0716(19)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0716_20_4 : LUT6
    generic map(
      INIT => X"2020A82020202020"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_100_o_10_1,
      I1 => bus2ip_addr(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0716_20_1_4562,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0716_20_2_4563,
      I4 => bus2ip_addr(4),
      I5 => bus2ip_addr(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0716_20_3 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(12),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0716_20_2_4563
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0716_20_2 : LUT6
    generic map(
      INIT => X"EAAFEAAA40054000"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(12),
      I2 => bus2ip_addr(3),
      I3 => bus2ip_addr(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(12),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0716(20),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0716_20_1_4562
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0716_20_1 : LUT5
    generic map(
      INIT => X"D9C85140"
    )
    port map (
      I0 => bus2ip_addr(3),
      I1 => bus2ip_addr(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(12),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(44),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0716(20)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0719_23_4 : LUT6
    generic map(
      INIT => X"2020A82020202020"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_100_o_10_1,
      I1 => bus2ip_addr(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0719_23_1_4559,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0719_23_2_4560,
      I4 => bus2ip_addr(4),
      I5 => bus2ip_addr(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0719_23_3 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(9),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0719_23_2_4560
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0719_23_2 : LUT6
    generic map(
      INIT => X"EAAFEAAA40054000"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(9),
      I2 => bus2ip_addr(3),
      I3 => bus2ip_addr(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(9),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0719(23),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0719_23_1_4559
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0719_23_1 : LUT5
    generic map(
      INIT => X"D9C85140"
    )
    port map (
      I0 => bus2ip_addr(3),
      I1 => bus2ip_addr(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(9),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(41),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0719(23)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0713_16_5 : LUT6
    generic map(
      INIT => X"FFFFFFFF0A8A0080"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_100_o_10_1,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0713_16_3_4557,
      I2 => bus2ip_addr(4),
      I3 => bus2ip_addr(8),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0713_16_2,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0713(16),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0713_16_4 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_ENABLE_575,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST_ENABLE_577,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_ENABLE_576,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0713_16_3_4557
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0713_16_3 : LUT6
    generic map(
      INIT => X"D8000055D8000000"
    )
    port map (
      I0 => bus2ip_addr(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_gen_sync_0_sync_request_data_in,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_REGAD(0),
      I3 => bus2ip_addr(2),
      I4 => bus2ip_addr(8),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(16),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0713_16_2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0713_16_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_95_o_10_1_4078,
      I1 => bus2ip_addr(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0713(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_32_6 : LUT5
    generic map(
      INIT => X"FFFF88A8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_100_o_10_1,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_32_2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_32_4_4554,
      I3 => bus2ip_addr(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_95_o_10_1_4078,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_32_5 : LUT6
    generic map(
      INIT => X"D7D5575582800200"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => bus2ip_addr(3),
      I2 => bus2ip_addr(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(32),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_32_3_4553,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_32_4_4554
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_32_4 : LUT5
    generic map(
      INIT => X"D9C85140"
    )
    port map (
      I0 => bus2ip_addr(3),
      I1 => bus2ip_addr(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_CLK_DIVIDE(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_32_3_4553
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_32_3 : LUT6
    generic map(
      INIT => X"A8A0282088800800"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724(26),
      I1 => bus2ip_addr(2),
      I2 => bus2ip_addr(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_32_2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0715_18_3 : LUT6
    generic map(
      INIT => X"2921090128200800"
    )
    port map (
      I0 => bus2ip_addr(3),
      I1 => bus2ip_addr(4),
      I2 => bus2ip_addr(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(14),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(14),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0715_18_2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0715_18_1 : LUT5
    generic map(
      INIT => X"5E0E5404"
    )
    port map (
      I0 => bus2ip_addr(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(46),
      I2 => bus2ip_addr(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_OP(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0715(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0718_21_3 : LUT6
    generic map(
      INIT => X"2921090128200800"
    )
    port map (
      I0 => bus2ip_addr(3),
      I1 => bus2ip_addr(4),
      I2 => bus2ip_addr(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(11),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(11),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0718_21_2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0718_21_1 : LUT5
    generic map(
      INIT => X"5E0E5404"
    )
    port map (
      I0 => bus2ip_addr(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(43),
      I2 => bus2ip_addr(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_HOLD_MA_INIT_4160,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0718(21)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0721_25_3 : LUT6
    generic map(
      INIT => X"2921090128200800"
    )
    port map (
      I0 => bus2ip_addr(3),
      I1 => bus2ip_addr(4),
      I2 => bus2ip_addr(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(7),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0721_25_2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0721_25_1 : LUT5
    generic map(
      INIT => X"5E0E5404"
    )
    port map (
      I0 => bus2ip_addr(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(39),
      I2 => bus2ip_addr(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_gen_sync_0_sync_request_data_in,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0721(25)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_95_o_10_1 : LUT6
    generic map(
      INIT => X"1000000000000000"
    )
    port map (
      I0 => bus2ip_addr(9),
      I1 => bus2ip_addr(8),
      I2 => bus2ip_addr(7),
      I3 => bus2ip_addr(6),
      I4 => bus2ip_addr(5),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N212,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_95_o_10_1_4078
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_95_o_10_1_SW0 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => bus2ip_addr(4),
      I1 => bus2ip_addr(3),
      I2 => bus2ip_addr(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N212
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Reset_OR_DriverANDClockEnable : LUT6
    generic map(
      INIT => X"FFFFFFFF02000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_15_o_10_1,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_WR_INT,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N210,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Reset_OR_DriverANDClockEnable_4087
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Reset_OR_DriverANDClockEnable_SW0 : LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(5),
      I4 => bus2ip_addr(8),
      I5 => bus2ip_addr(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N210
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0698_2_Q : LUT6
    generic map(
      INIT => X"FFFF000200020002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_100_o_10_1,
      I1 => bus2ip_addr(8),
      I2 => bus2ip_addr(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N206,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_in,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_11_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(30)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0698_2_SW0 : LUT6
    generic map(
      INIT => X"02A252F207A757F7"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_JUMBO_EN_568,
      I2 => bus2ip_addr(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_enable_data_in,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_JUMBO_EN_561,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(30),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N206
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0699_3_Q : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_100_o_10_1,
      I1 => bus2ip_addr(8),
      I2 => bus2ip_addr(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N204,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(29)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0699_3_SW0 : LUT6
    generic map(
      INIT => X"02A252F207A757F7"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CRC_MODE_569,
      I2 => bus2ip_addr(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_enable_data_in,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_CRC_MODE_WR_562,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N204
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0697_1_Q : LUT6
    generic map(
      INIT => X"FFFF000200020002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_100_o_10_1,
      I1 => bus2ip_addr(8),
      I2 => bus2ip_addr(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N202,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_11_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(31)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0697_1_SW0 : LUT5
    generic map(
      INIT => X"A2F2A7F7"
    )
    port map (
      I0 => bus2ip_addr(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_RST_563,
      I2 => bus2ip_addr(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_RST_570,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(31),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N202
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_30_5 : LUT6
    generic map(
      INIT => X"FFFF88A888A888A8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_100_o_10_1,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_30_1,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_30_3_4540,
      I3 => bus2ip_addr(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_95_o_10_1_4078,
      I5 => bus2ip_addr(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_30_4 : LUT6
    generic map(
      INIT => X"D7D5575582800200"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => bus2ip_addr(3),
      I2 => bus2ip_addr(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(34),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_30_2_4539,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_30_3_4540
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_30_3 : LUT5
    generic map(
      INIT => X"D9C85140"
    )
    port map (
      I0 => bus2ip_addr(3),
      I1 => bus2ip_addr(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_CLK_DIVIDE(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_30_2_4539
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_30_2 : LUT6
    generic map(
      INIT => X"A8A0282088800800"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724(26),
      I1 => bus2ip_addr(2),
      I2 => bus2ip_addr(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_30_1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_31_5 : LUT6
    generic map(
      INIT => X"FFFF88A888A888A8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_100_o_10_1,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_31_1_4535,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_31_3_4537,
      I3 => bus2ip_addr(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_95_o_10_1_4078,
      I5 => bus2ip_addr(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_31_4 : LUT6
    generic map(
      INIT => X"D7D5575582800200"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => bus2ip_addr(3),
      I2 => bus2ip_addr(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(33),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_31_2_4536,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_31_3_4537
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_31_3 : LUT5
    generic map(
      INIT => X"D9C85140"
    )
    port map (
      I0 => bus2ip_addr(3),
      I1 => bus2ip_addr(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_CLK_DIVIDE(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_31_2_4536
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_31_2 : LUT6
    generic map(
      INIT => X"A8A0282088800800"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724(26),
      I1 => bus2ip_addr(2),
      I2 => bus2ip_addr(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_31_1_4535
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724_31_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => bus2ip_addr(4),
      I1 => bus2ip_addr(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0724(26)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0719_22_4 : LUT6
    generic map(
      INIT => X"FFFF88A888A888A8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_100_o_10_1,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0719(22),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0719_22_2_4534,
      I3 => bus2ip_addr(8),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_95_o_10_1_4078,
      I5 => bus2ip_addr(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0719_22_3 : LUT6
    generic map(
      INIT => X"EAAFEAAA40054000"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(10),
      I2 => bus2ip_addr(3),
      I3 => bus2ip_addr(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(10),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0719_22_1_4533,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0719_22_2_4534
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0719_22_2 : LUT5
    generic map(
      INIT => X"D9C85140"
    )
    port map (
      I0 => bus2ip_addr(3),
      I1 => bus2ip_addr(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(10),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(42),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0719_22_1_4533
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0719_24_4 : LUT6
    generic map(
      INIT => X"FFFF88A888A888A8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_100_o_10_1,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0719(24),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0719_24_2_4531,
      I3 => bus2ip_addr(8),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_95_o_10_1_4078,
      I5 => bus2ip_addr(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0719_24_3 : LUT6
    generic map(
      INIT => X"EAAFEAAA40054000"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(8),
      I2 => bus2ip_addr(3),
      I3 => bus2ip_addr(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(8),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0719_24_1_4530,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0719_24_2_4531
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0719_24_2 : LUT5
    generic map(
      INIT => X"D9C85140"
    )
    port map (
      I0 => bus2ip_addr(3),
      I1 => bus2ip_addr(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(40),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0719_24_1_4530
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_5_CLK_DIVIDE_INT_5_equal_6_o62 : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_CLK_DIVIDE(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_CLK_DIVIDE(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_CLK_DIVIDE(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_5_CLK_DIVIDE_INT_5_equal_6_o61_4528
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_5_CLK_DIVIDE_INT_5_equal_6_o61 : LUT6
    generic map(
      INIT => X"8200410000820041"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_CLK_DIVIDE(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_CLK_DIVIDE(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_CLK_DIVIDE(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_5_CLK_DIVIDE_INT_5_equal_6_o6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT23 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT210,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_10_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT22 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(10),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT210
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT21 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(10),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT43 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT4,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT41_4524,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_12_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT42 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(12),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT41_4524
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT41 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(12),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT53 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT5,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT51_4522,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_13_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT52 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(13),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT51_4522
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT51 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(13),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT33 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT3,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT33_4520,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_11_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT32 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(11),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT33_4520
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT31 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(11),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT73 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT7,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT71_4518,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_15_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT72 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(15),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(15),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT71_4518
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT71 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(15),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(15),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT83 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT8,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT81_4516,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_16_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT82 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(16),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(16),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT81_4516
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT81 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(16),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(16),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT8
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT63 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT6,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT61_4514,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_14_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT62 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(14),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT61_4514
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT61 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(14),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT115 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT111_4511,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT112_4512,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_19_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT114 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(19),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(19),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT112_4512
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT113 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(19),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(19),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT111_4511
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT93 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT9,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT91_4510,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_17_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT92 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(17),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(17),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT91_4510
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT91 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(17),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(17),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT9
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT103 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT10,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT101_4508,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_18_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT102 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(18),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(18),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT101_4508
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT101 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(18),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(18),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT10
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT123 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT12,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT121_4506,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT122 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT121_4506
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT121 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT12
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT133 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT13,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT131_4504,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_20_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT132 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(20),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(20),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT131_4504
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT131 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(20),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(20),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT13
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT163 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT16,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT161_4502,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_23_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT162 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(23),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(23),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT161_4502
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT161 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(23),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(23),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT16
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT143 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT14,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT141_4500,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_21_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT142 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(21),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(21),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT141_4500
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT141 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(21),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(21),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT14
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT153 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT15,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT151_4498,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_22_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT152 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(22),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(22),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT151_4498
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT151 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(22),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(22),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT15
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT183 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT18,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT181_4496,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_25_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT182 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(25),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(25),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT181_4496
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT181 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(25),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(25),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT18
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT203 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT20,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT201_4494,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_27_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT202 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(27),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(27),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT201_4494
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT201 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(27),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(27),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT20
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT173 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT17,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT171_4492,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_24_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT172 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(24),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(24),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT171_4492
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT171 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(24),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(24),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT17
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT193 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT19,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT191_4490,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_26_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT192 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(26),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(26),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT191_4490
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT191 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(26),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(26),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT19
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT223 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT22_4487,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT221_4488,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_29_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT222 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(29),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT221_4488
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT221 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(29),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT22_4487
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT213 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT21_4485,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT211_4486,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_28_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT212 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(28),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(28),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT211_4486
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT211 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(28),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(28),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT21_4485
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT233 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT23_4483,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT231_4484,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT232 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT231_4484
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT231 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT23_4483
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT243 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT24,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT241_4482,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_30_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT242 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(30),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(30),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT241_4482
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT241 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(30),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(30),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT24
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT263 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT26,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT261_4480,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT262 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(3),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT261_4480
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT261 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT26
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT273 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT27,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT271_4478,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT272 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT271_4478
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT271 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT27
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT253 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT25,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT251_4476,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_31_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT252 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(31),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(31),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT251_4476
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT251 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(31),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(31),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT25
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT303 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT30,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT301_4474,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT302 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(7),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT301_4474
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT301 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT30
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT283 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT28,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT281_4472,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT282 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(5),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT281_4472
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT281 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT28
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT293 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT29,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT291_4470,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT292 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(6),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT291_4470
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT291 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT29
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT323 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT32_4467,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT321_4468,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_9_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT322 : LUT6
    generic map(
      INIT => X"0110010000100000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(9),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT321_4468
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT321 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(9),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT32_4467
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT112 : LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT1,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT11,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT111 : LUT6
    generic map(
      INIT => X"1606120214041000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_data(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT11
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT110 : LUT6
    generic map(
      INIT => X"AAA8A88CAAA8A880"
    )
    port map (
      I0 => NlwRenamedSig_OI_ip2bus_data(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_n00832 : LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_6_3859,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_5_3860,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_sync_enable_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_3585,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_7_3858,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_n00832_4464
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_n00831 : LUT5
    generic map(
      INIT => X"20000000"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg2_3609,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_2_3863,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_1_3864,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_0_3857,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_n00831_4463
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_n0096_inv_SW0 : LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_2_3863,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_1_3864,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_0_3857,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_4_3861,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_3_3862,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N196
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_n00832 : LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_6_3827,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_5_3828,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_sync_enable_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_3585,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_7_3826,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_n00832_4461
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_n00831 : LUT5
    generic map(
      INIT => X"20000000"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg2_3609,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_2_3831,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_1_3832,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_0_3825,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_n00831_4460
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_n0096_inv_SW0 : LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_2_3831,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_1_3832,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_0_3825,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_4_3829,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_3_3830,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N194
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_n00832 : LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_6_3795,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_5_3796,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_sync_enable_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_3585,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_7_3794,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_n00832_4458
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_n00831 : LUT5
    generic map(
      INIT => X"20000000"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg2_3609,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_2_3799,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_1_3800,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_0_3793,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_n00831_4457
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_n0096_inv_SW0 : LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_2_3799,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_1_3800,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_0_3793,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_4_3797,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_3_3798,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N192
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_n00832 : LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_6_3763,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_5_3764,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_sync_enable_data_sync2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_3585,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_7_3762,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_n00832_4455
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_n00831 : LUT5
    generic map(
      INIT => X"20000000"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg2_3609,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_2_3767,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_1_3768,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_0_3761,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_n00831_4454
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_n0096_inv_SW0 : LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_2_3767,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_1_3768,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_0_3761,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_4_3765,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_3_3766,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N190
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_7_PWR_73_o_equal_11_o_7_Q : LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N188,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_7_PWR_73_o_equal_11_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_7_PWR_73_o_equal_11_o_7_SW0 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N188
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_address_match_GND_101_o_MUX_1820_o1 : LUT6
    generic map(
      INIT => X"5555555555555554"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_rx_data_valid_reg2_AND_817_o,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_match_3710,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_match_3727,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_match_3676,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_match_3693,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N186,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_match_GND_101_o_MUX_1820_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_address_match_GND_101_o_MUX_1820_o1_SW0 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcast_match_3582,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_promiscuous_mode_sample_3584,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_3581,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_match_3744,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_3580,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N186
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_7_expected_pause_data_7_equal_33_o83 : LUT6
    generic map(
      INIT => X"8421000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_7_expected_pause_data_7_equal_33_o8,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_7_expected_pause_data_7_equal_33_o81_4450,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_7_expected_pause_data_7_equal_33_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_7_expected_pause_data_7_equal_33_o82 : LUT6
    generic map(
      INIT => X"8040201008040201"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(3),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_7_expected_pause_data_7_equal_33_o81_4450
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_7_expected_pause_data_7_equal_33_o81 : LUT6
    generic map(
      INIT => X"8040201008040201"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(6),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_7_expected_pause_data_7_equal_33_o8
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_comb83 : LUT6
    generic map(
      INIT => X"8421000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_comb8,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_comb81_4448,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_comb
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_comb82 : LUT6
    generic map(
      INIT => X"8040201008040201"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(3),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_comb81_4448
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_comb81 : LUT6
    generic map(
      INIT => X"8040201008040201"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(6),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_comb8
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT14 : LUT6
    generic map(
      INIT => X"F3F3F3E2F3F3F3C0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3380,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_uc_ram_data(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT13_4446,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT12_4445,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_GND_101_o_uc_ram_data_7_mux_133_OUT_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT13 : LUT5
    generic map(
      INIT => X"22200200"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(2, 0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(2, 0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT13_4446
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT11 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(1, 0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(3, 0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(3, 0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(1, 0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT24 : LUT6
    generic map(
      INIT => X"F3F3F3E2F3F3F3C0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3380,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_uc_ram_data(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT22_4443,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT21_4442,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_GND_101_o_uc_ram_data_7_mux_133_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT23 : LUT5
    generic map(
      INIT => X"22200200"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(2, 1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(2, 1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT22_4443
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT21 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(1, 1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(3, 1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(3, 1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(1, 1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT34 : LUT6
    generic map(
      INIT => X"F3F3F3E2F3F3F3C0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3380,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_uc_ram_data(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT32_4440,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT31_4439,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT3,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_GND_101_o_uc_ram_data_7_mux_133_OUT_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT33 : LUT5
    generic map(
      INIT => X"22200200"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(2, 2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(2, 2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT32_4440
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT31 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(1, 2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(3, 2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(3, 2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(1, 2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT44 : LUT6
    generic map(
      INIT => X"F3F3F3E2F3F3F3C0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3380,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_uc_ram_data(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT42_4437,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT41_4436,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT4,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_GND_101_o_uc_ram_data_7_mux_133_OUT_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT43 : LUT5
    generic map(
      INIT => X"22200200"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(2, 3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(2, 3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT42_4437
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT41 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(1, 3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(3, 3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(3, 3),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(1, 3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT54 : LUT6
    generic map(
      INIT => X"F3F3F3E2F3F3F3C0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3380,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_uc_ram_data(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT52_4434,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT51_4433,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT5,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_GND_101_o_uc_ram_data_7_mux_133_OUT_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT53 : LUT5
    generic map(
      INIT => X"22200200"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(2, 4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(2, 4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT52_4434
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT51 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(1, 4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(3, 4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(3, 4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(1, 4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT64 : LUT6
    generic map(
      INIT => X"F3F3F3E2F3F3F3C0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3380,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_uc_ram_data(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT62_4431,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT61_4430,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT6,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_GND_101_o_uc_ram_data_7_mux_133_OUT_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT63 : LUT5
    generic map(
      INIT => X"22200200"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(2, 5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(2, 5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT62_4431
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT61 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(1, 5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(3, 5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(3, 5),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(1, 5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT74 : LUT6
    generic map(
      INIT => X"F3F3F3E2F3F3F3C0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3380,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_uc_ram_data(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT72_4428,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT71_4427,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT7,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_GND_101_o_uc_ram_data_7_mux_133_OUT_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT73 : LUT5
    generic map(
      INIT => X"22200200"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(2, 6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(2, 6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT72_4428
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT71 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(1, 6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(3, 6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(3, 6),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(1, 6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT84 : LUT6
    generic map(
      INIT => X"F3F3F3E2F3F3F3C0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3380,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_uc_ram_data(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT82_4425,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT81_4424,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT8,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_GND_101_o_uc_ram_data_7_mux_133_OUT_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT83 : LUT5
    generic map(
      INIT => X"22200200"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(2, 7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(2, 7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT82_4425
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT81 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(1, 7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(3, 7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(3, 7),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(1, 7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_GND_101_o_uc_ram_data_7_mux_133_OUT8
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT13 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT1,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT11_4422,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_29_OUT_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT12 : LUT5
    generic map(
      INIT => X"FEAE5404"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(16),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(24),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT11_4422
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT11 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(40),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(32),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT23 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT21_4420,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_29_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT22 : LUT5
    generic map(
      INIT => X"FEAE5404"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(17),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(25),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT21_4420
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT21 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(9),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(41),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(33),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT33 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT3,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT31_4418,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_29_OUT_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT32 : LUT5
    generic map(
      INIT => X"FEAE5404"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(18),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(26),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT31_4418
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT31 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(10),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(42),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(34),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT43 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT4,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT41_4416,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_29_OUT_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT42 : LUT5
    generic map(
      INIT => X"FEAE5404"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(19),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(27),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT41_4416
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT41 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(11),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(43),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(35),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT53 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT5,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT51_4414,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_29_OUT_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT52 : LUT5
    generic map(
      INIT => X"FEAE5404"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(20),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(28),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT51_4414
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT51 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(12),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(44),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(36),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT63 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT6,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT61_4412,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_29_OUT_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT62 : LUT5
    generic map(
      INIT => X"FEAE5404"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(21),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(29),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT61_4412
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT61 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(13),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(45),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(37),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT73 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT7,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT71_4410,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_29_OUT_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT72 : LUT5
    generic map(
      INIT => X"FEAE5404"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(22),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(30),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT71_4410
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT71 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(46),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(38),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_2_pause_addr_7_wide_mux_29_OUT7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0598_inv_SW0 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_4_1_5138,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N184
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0587_inv : LUT6
    generic map(
      INIT => X"AAAA0000AAAA8000"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_rx_data_valid_reg2_AND_817_o,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N182,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0587_inv_3481
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0587_inv_SW0 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_3_1_5111,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_4_1_5138,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N182
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter_xor_5_1 : LUT6
    generic map(
      INIT => X"88884888AAAA5AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_DATA_VALID_EARLY,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N180,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_3585,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter_xor_5_1_SW0 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N180
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter_xor_4_1 : LUT6
    generic map(
      INIT => X"88884888AAAA5AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_DATA_VALID_EARLY,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N178,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_3585,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter_xor_4_1_SW0 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N178
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_Mmux_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT2_SW0 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_af_select_reg(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_af_select_reg(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_sync_enable_data_in,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_sync_enable_data_in,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_sync_enable_data_in,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_sync_enable_data_in,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N176
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_cs_int_bus2ip_addr_3_AND_562_o : LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => bus2ip_addr(7),
      I1 => bus2ip_addr(6),
      I2 => bus2ip_addr(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N172,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_wrce_int_3330,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_cs_int_3327,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_cs_int_bus2ip_addr_3_AND_562_o_3322
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_cs_int_bus2ip_addr_3_AND_570_o : LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => bus2ip_addr(7),
      I1 => bus2ip_addr(6),
      I2 => bus2ip_addr(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N172,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_cs_int_3327,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_rdce_int_3329,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_cs_int_bus2ip_addr_3_AND_570_o_3320
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_cs_int_bus2ip_addr_3_AND_570_o_SW0 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => bus2ip_addr(1),
      I2 => bus2ip_addr(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N172
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15_GND_31_o_equal_8_o_15_3 : LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(13),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(12),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(15),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15_GND_31_o_equal_8_o_15_1_4402,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15_GND_31_o_equal_8_o_15_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15_GND_31_o_equal_8_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15_GND_31_o_equal_8_o_15_2 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(9),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(10),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15_GND_31_o_equal_8_o_15_1_4402
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15_GND_31_o_equal_8_o_15_1 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15_GND_31_o_equal_8_o_15_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_246_o13 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(10),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(11),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(12),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(13),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_246_o11_4399,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_246_o13_4400
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_246_o12 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(14),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(15),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(3),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_246_o1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_246_o11_4399
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_246_o11 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(8),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_246_o1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv : LUT6
    generic map(
      INIT => X"FFFF008000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_3021,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N170,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_246_o12_3237,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv_3291
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv_SW0 : LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_3020,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N170
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA_xor_5_1 : LUT6
    generic map(
      INIT => X"88884888AAAA5AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_3119,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N168,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_3020,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA_xor_5_1_SW0 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N168
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA_xor_4_1 : LUT6
    generic map(
      INIT => X"2888888888888888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N166,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(3),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA_xor_4_1_SW0 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_3119,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_3020,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N166
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT195 : LUT5
    generic map(
      INIT => X"FFFF5140"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT192_4393,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT193_4394,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT19,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT194 : LUT5
    generic map(
      INIT => X"75226422"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(31),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(23),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT193_4394
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT193 : LUT6
    generic map(
      INIT => X"54FF10FF54101010"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(15),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT191_4392,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT192_4393
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT192 : LUT4
    generic map(
      INIT => X"A0CF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(47),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(39),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT191_4392
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT191 : LUT4
    generic map(
      INIT => X"AC00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(15),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_Mux_26_o11_3113,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT19
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT165 : LUT5
    generic map(
      INIT => X"FFFF4454"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT161_4388,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT163_4390,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT16,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT164 : LUT6
    generic map(
      INIT => X"FB44EA4451444044"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(38),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(22),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT162_4389,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT163_4390
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT163 : LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(46),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(30),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT162_4389
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT162 : LUT6
    generic map(
      INIT => X"4440040004000400"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(14),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT161_4388
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT161 : LUT4
    generic map(
      INIT => X"AC00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(14),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_Mux_26_o11_3113,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT16
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT55 : LUT5
    generic map(
      INIT => X"FFFF4454"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT51_4384,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT53_4386,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT5,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT54 : LUT6
    generic map(
      INIT => X"FB44EA4451444044"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(33),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(17),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT52_4385,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT53_4386
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT53 : LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(41),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(25),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT52_4385
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT52 : LUT6
    generic map(
      INIT => X"4440040004000400"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(9),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT51_4384
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT51 : LUT4
    generic map(
      INIT => X"AC00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(9),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_Mux_26_o11_3113,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT34 : LUT6
    generic map(
      INIT => X"FFFF514051405140"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT3,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT31_4381,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_Mux_26_o11_3113,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT32_4382,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT33 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT32_4382
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT32 : LUT6
    generic map(
      INIT => X"5499109954111011"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(16),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(32),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT31_4381
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT31 : LUT6
    generic map(
      INIT => X"DDA2DD8099A29980"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(40),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(24),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT122 : LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(12),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT121_4379
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT121 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(20),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(36),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(44),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(28),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT12
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT142 : LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(13),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT141_4377
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT141 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(21),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(37),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(45),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(29),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT14
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT72 : LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(10),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT71_4375
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT71 : LUT6
    generic map(
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(18),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(34),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(42),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(26),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT105 : LUT5
    generic map(
      INIT => X"FFFF5140"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT102_4372,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT103_4373,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT10,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT104 : LUT5
    generic map(
      INIT => X"88800800"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT103_4373
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT103 : LUT6
    generic map(
      INIT => X"7776676655544544"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(19),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(27),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT101_4371,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT102_4372
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT102 : LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(43),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(35),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT101_4371
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT101 : LUT4
    generic map(
      INIT => X"AC00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(11),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_Mux_26_o11_3113,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT10
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In3 : LUT6
    generic map(
      INIT => X"6E2A6E2AFEFA6E2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_3119,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_3166,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In1_4368,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In2_4369,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_CONTROL_COMPLETE,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In1 : LUT5
    generic map(
      INIT => X"FFFF0010"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_3021,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_3144,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_3165,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_HELD_3145,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT_3143,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In1_4368
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0200_inv : LUT6
    generic map(
      INIT => X"FDFFFFFF00000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N164,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0200_inv_3118
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0200_inv_SW0 : LUT5
    generic map(
      INIT => X"E0000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_INT_3164,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_3166,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT_3143,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_3144,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_1_5140,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N164
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0150 : LUT6
    generic map(
      INIT => X"0000000007070747"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_HELD_3145,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_3165,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_3020,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_3144,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_END_OF_TX,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N162,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0150_3134
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0150_SW0 : LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT_3021,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_1_5140,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT_3143,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_3119,
      I4 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N162
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0127_inv : LUT6
    generic map(
      INIT => X"AAA8AAAAAAAAAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N160,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0127_inv_3078
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0127_inv_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_FINAL_208,
      I1 => rx_enable,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N160
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv1 : LUT6
    generic map(
      INIT => X"AAAAAAAA00020000"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N158,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv1_3080
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv1_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT_210,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_209,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N158
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n00811 : LUT6
    generic map(
      INIT => X"0000000000400000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT_210,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N156,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n00811_3072
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n00811_SW0 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_209,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N156
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GND_27_o_DATA_7_equal_8_o_7_3 : LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GND_27_o_DATA_7_equal_8_o_7_Q,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GND_27_o_DATA_7_equal_8_o_7_1_4362,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GND_27_o_DATA_7_equal_8_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GND_27_o_DATA_7_equal_8_o_7_2 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GND_27_o_DATA_7_equal_8_o_7_1_4362
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GND_27_o_DATA_7_equal_8_o_7_1 : LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GND_27_o_DATA_7_equal_8_o_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_60_o_PWR_60_o_mux_2_OUT12 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_60_o_PWR_60_o_mux_2_OUT1,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_stat_data(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_60_o_PWR_60_o_mux_2_OUT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_60_o_PWR_60_o_mux_2_OUT11 : LUT5
    generic map(
      INIT => X"FEAE5404"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_stat_data(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_stat_data(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_stat_data(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_60_o_PWR_60_o_mux_2_OUT1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_60_o_PWR_60_o_mux_2_OUT22 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_60_o_PWR_60_o_mux_2_OUT2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_stat_data(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_60_o_PWR_60_o_mux_2_OUT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_60_o_PWR_60_o_mux_2_OUT21 : LUT5
    generic map(
      INIT => X"FEAE5404"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_stat_data(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_stat_data(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_stat_data(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_60_o_PWR_60_o_mux_2_OUT2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_60_o_PWR_60_o_mux_2_OUT32 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_60_o_PWR_60_o_mux_2_OUT3,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_stat_data(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_60_o_PWR_60_o_mux_2_OUT(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_60_o_PWR_60_o_mux_2_OUT31 : LUT5
    generic map(
      INIT => X"FEAE5404"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_stat_data(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_stat_data(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_stat_data(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_60_o_PWR_60_o_mux_2_OUT3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_60_o_PWR_60_o_mux_2_OUT42 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_60_o_PWR_60_o_mux_2_OUT4,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_stat_data(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_60_o_PWR_60_o_mux_2_OUT(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_60_o_PWR_60_o_mux_2_OUT41 : LUT5
    generic map(
      INIT => X"FEAE5404"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_stat_data(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_stat_data(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_stat_data(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_60_o_PWR_60_o_mux_2_OUT4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_60_o_PWR_60_o_mux_2_OUT52 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_60_o_PWR_60_o_mux_2_OUT5,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_stat_data(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_60_o_PWR_60_o_mux_2_OUT(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_60_o_PWR_60_o_mux_2_OUT51 : LUT5
    generic map(
      INIT => X"FEAE5404"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_stat_data(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_stat_data(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_stat_data(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_60_o_PWR_60_o_mux_2_OUT5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_60_o_PWR_60_o_mux_2_OUT62 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_60_o_PWR_60_o_mux_2_OUT6,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_stat_data(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_60_o_PWR_60_o_mux_2_OUT(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_60_o_PWR_60_o_mux_2_OUT61 : LUT5
    generic map(
      INIT => X"FEAE5404"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_stat_data(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_stat_data(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_stat_data(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_60_o_PWR_60_o_mux_2_OUT6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_60_o_PWR_60_o_mux_2_OUT72 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_60_o_PWR_60_o_mux_2_OUT7,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_stat_data(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_60_o_PWR_60_o_mux_2_OUT(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_60_o_PWR_60_o_mux_2_OUT71 : LUT5
    generic map(
      INIT => X"FEAE5404"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_stat_data(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_stat_data(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_stat_data(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_PWR_60_o_PWR_60_o_mux_2_OUT7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_69_o_mux_10_OUT102 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2422,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_69_o_mux_10_OUT10,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_69_o_mux_10_OUT_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_69_o_mux_10_OUT101 : LUT6
    generic map(
      INIT => X"55514440FFFBEEEA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_12_mmx_out,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_11_frame_size_stats2_increment_control_2474,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_next_count_read(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_69_o_mux_10_OUT91,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_69_o_mux_10_OUT10
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_69_o_mux_10_OUT44 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2422,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_69_o_mux_10_OUT42_4352,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_69_o_mux_10_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_69_o_mux_10_OUT43 : LUT6
    generic map(
      INIT => X"5410FEBA54105410"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_next_count_read(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_69_o_mux_10_OUT4,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_4_frame_size_stats1_increment_control_2481,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_69_o_mux_10_OUT41_4351,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_69_o_mux_10_OUT42_4352
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_69_o_mux_10_OUT42 : LUT5
    generic map(
      INIT => X"FFFF4454"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_6_frame_size_stats1_increment_control_2479,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_7_frame_size_stats1_increment_control_2478,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_9_frame_size_stats1_increment_control_2476,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_8_frame_size_stats1_increment_control_2477,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_5_frame_size_stats1_increment_control_2480,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_69_o_mux_10_OUT41_4351
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_69_o_mux_10_OUT41 : LUT6
    generic map(
      INIT => X"FFFFFFFF55551011"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_12_frame_size_stats2_increment_control_2473,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_14_frame_size_stats2_increment_control_2471,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_15_frame_size_stats2_increment_control_2470,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_16_frame_size_stats2_increment_control_2469,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_13_frame_size_stats2_increment_control_2472,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_11_frame_size_stats2_increment_control_2474,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_69_o_mux_10_OUT4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_69_o_mux_10_OUT64 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2422,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_69_o_mux_10_OUT62_4349,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_69_o_mux_10_OUT_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_69_o_mux_10_OUT63 : LUT6
    generic map(
      INIT => X"33FB333B00FA000A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_next_count_read(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_4_frame_size_stats1_increment_control_2481,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_69_o_mux_10_OUT6,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_69_o_mux_10_OUT61_4348,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_69_o_mux_10_OUT62_4349
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_69_o_mux_10_OUT62 : LUT6
    generic map(
      INIT => X"0000FFF100000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_8_frame_size_stats1_increment_control_2477,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_9_frame_size_stats1_increment_control_2476,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_6_frame_size_stats1_increment_control_2479,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_7_frame_size_stats1_increment_control_2478,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_5_frame_size_stats1_increment_control_2480,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_69_o_mux_10_OUT61_4348
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_69_o_mux_10_OUT61 : LUT5
    generic map(
      INIT => X"FFFF1110"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_13_frame_size_stats2_increment_control_2472,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_12_frame_size_stats2_increment_control_2473,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_14_frame_size_stats2_increment_control_2471,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_15_frame_size_stats2_increment_control_2470,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_11_frame_size_stats2_increment_control_2474,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_69_o_mux_10_OUT6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_69_o_mux_10_OUT82 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2422,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_69_o_mux_10_OUT8,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_69_o_mux_10_OUT_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_69_o_mux_10_OUT81 : LUT6
    generic map(
      INIT => X"AEFEAEAE04540404"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_next_count_read(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_11_frame_size_stats2_increment_control_2474,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_12_mmx_out,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_69_o_mux_10_OUT91,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_69_o_mux_10_OUT8
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address_5_bus2ip_addr_8_equal_34_o63 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address_5_bus2ip_addr_8_equal_34_o6,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address_5_bus2ip_addr_8_equal_34_o61_4345,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address_5_bus2ip_addr_8_equal_34_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address_5_bus2ip_addr_8_equal_34_o62 : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => bus2ip_addr(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address(0),
      I2 => bus2ip_addr(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address(3),
      I4 => bus2ip_addr(5),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address_5_bus2ip_addr_8_equal_34_o61_4345
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address_5_bus2ip_addr_8_equal_34_o61 : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => bus2ip_addr(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address(1),
      I2 => bus2ip_addr(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address(5),
      I4 => bus2ip_addr(7),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address_5_bus2ip_addr_8_equal_34_o6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_69_o_mux_14_OUT6 : LUT6
    generic map(
      INIT => X"4444444414444444"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N152,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_69_o_mux_14_OUT_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_69_o_mux_14_OUT6_SW0 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N152
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_force_burst2_OR_47_o_SW0 : LUT3
    generic map(
      INIT => X"9B"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst1_1744,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_burst2_1743,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT_279,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N150
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_mac_tready_int_tx_ack_OR_43_o_SW0 : LUT5
    generic map(
      INIT => X"80008080"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_mac_tready_reg_1752,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_gate_tready_1751,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_1739,
      I3 => tx_axis_mac_tuser(0),
      I4 => tx_axis_mac_tvalid,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N148
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_In1 : LUT4
    generic map(
      INIT => X"E000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd6_1735,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1_1737,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT_279,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_1_5140,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_In
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd3_In : LUT5
    generic map(
      INIT => X"FFFFAA8A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_1739,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_1746,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_In1_1714,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx_1749,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N146,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd3_In_1718
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd7_In : LUT6
    generic map(
      INIT => X"EEEFEEEEEEEEEEEE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N144,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd5_1741,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_end_1750,
      I3 => tx_axis_mac_tvalid,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_60_o1_1715,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd7_1740,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd7_In_1720
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd7_In_SW0 : LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => tx_axis_mac_tlast,
      I1 => tx_axis_mac_tuser(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd9_1717,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd8_1736,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N144
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_tx_state_3_OR_35_o3 : LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_1738,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_ignore_packet_1748,
      I2 => tx_axis_mac_tuser(0),
      I3 => tx_axis_mac_tvalid,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_no_burst_1753,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_tx_state_3_OR_35_o3_4337
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_tx_state_3_OR_35_o1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx_1749,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_1739,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_tx_state_3_OR_35_o1_4336
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_60_o4 : LUT6
    generic map(
      INIT => X"FFFFAB03FFFFAA00"
    )
    port map (
      I0 => tx_axis_mac_tvalid,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_1746,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx_1749,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_60_o5,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_60_o3_4334,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_PWR_24_o_equal_77_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_60_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_60_o3 : LUT6
    generic map(
      INIT => X"FFF1FFF0FFF0FFF0"
    )
    port map (
      I0 => tx_axis_mac_tuser(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_no_burst_1753,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd7_1740,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd2_1733,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_1738,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_60_o5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_60_o1 : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd2_1733,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd6_1735,
      I2 => tx_axis_mac_tlast,
      I3 => tx_axis_mac_tuser(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_60_o2_4333
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_force_assert_OR_33_o : LUT6
    generic map(
      INIT => X"CCCECCCC00000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N142,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_force_assert_1745,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_no_burst_1753,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_ignore_packet_1748,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_1738,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_force_assert_OR_33_o_1724
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_force_assert_OR_33_o_SW0 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => tx_axis_mac_tvalid,
      I1 => tx_axis_mac_tuser(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N142
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GND_62_o_FRAME_COUNTER_7_equal_1_o_7_Q : LUT6
    generic map(
      INIT => X"0100000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N140,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(5),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GND_62_o_FRAME_COUNTER_7_equal_1_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GND_62_o_FRAME_COUNTER_7_equal_1_o_7_SW0 : LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N140
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_253_o3 : LUT6
    generic map(
      INIT => X"FFA8FFA8FFFFFFA8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_DATA_1526,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_253_o2_4330,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_253_o1_4329,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_1708,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_1518,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_EXCEEDED_MIN_LEN_1709,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_253_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_253_o2 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PADDED_FRAME_1487,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET_1483,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_LT_CHECK_HELD_1423,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_MATCH_1486,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_253_o2_4330
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_253_o1 : LUT6
    generic map(
      INIT => X"00B000B0BBBB00B0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_EXCEEDED_MIN_LEN_1709,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MIN_LENGTH_MATCH_1710,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_214,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_PAUSE_LT_CHECK_HELD_1422,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PADDED_FRAME_1487,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_LT_CHECK_HELD_1423,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_253_o1_4329
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n014825 : LUT5
    generic map(
      INIT => X"40000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_1517,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n014824_4328,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n014823_4327,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n014821_4325,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n014822_4326,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n01482
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n014824 : LUT6
    generic map(
      INIT => X"8008400420021001"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(10),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(10),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(6),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n014824_4328
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n014823 : LUT6
    generic map(
      INIT => X"8040201008040201"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(11),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(12),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(11),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(12),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n014823_4327
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n014822 : LUT6
    generic map(
      INIT => X"8040201008040201"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(9),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(8),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(9),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n014822_4326
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n014821 : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(13),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(13),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(14),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n014821_4325
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n01484 : LUT6
    generic map(
      INIT => X"BBBFBBBB000F0000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_ENABLE_HELD_1420,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_FRAME_1482,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n01483_4323,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n01481_4322,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n01484_4324
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n01483 : LUT6
    generic map(
      INIT => X"00200020AAAA0020"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_FRAME_1482,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_ENABLE_HELD_1420,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n01483_4323
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n01481 : LUT6
    generic map(
      INIT => X"8040200008040201"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(3),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_n01481_4322
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_ENABLE_PWR_52_o_AND_431_o_0_Q : LUT6
    generic map(
      INIT => X"4000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_392_o1,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N138,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_ENABLE_PWR_52_o_AND_431_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_ENABLE_PWR_52_o_AND_431_o_0_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_1520,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_VLAN_ENABLE_HELD_1425,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N138
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_10_LENGTH_TYPE_10_equal_8_o115 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_10_LENGTH_TYPE_10_equal_8_o112_4319,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_10_LENGTH_TYPE_10_equal_8_o113_4320,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_10_LENGTH_TYPE_10_equal_8_o11,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_10_LENGTH_TYPE_10_equal_8_o111_4318,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_10_LENGTH_TYPE_10_equal_8_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_10_LENGTH_TYPE_10_equal_8_o114 : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_10_LENGTH_TYPE_10_equal_8_o113_4320
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_10_LENGTH_TYPE_10_equal_8_o113 : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_10_LENGTH_TYPE_10_equal_8_o112_4319
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_10_LENGTH_TYPE_10_equal_8_o112 : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(10),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(10),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(7),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_10_LENGTH_TYPE_10_equal_8_o111_4318
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_10_LENGTH_TYPE_10_equal_8_o111 : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(9),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(9),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(8),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_10_LENGTH_TYPE_10_equal_8_o11
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Reset_OR_DriverANDClockEnable41 : LUT6
    generic map(
      INIT => X"AAA2FFFFAAA2AAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1525,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_1518,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_DATA_1526,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DEST_ADDRESS_FIELD_1522,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcastaddressmatch_323,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Reset_OR_DriverANDClockEnable41_4316
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_DATA_NO_FCS_OR_243_o : LUT6
    generic map(
      INIT => X"FFFFFFFF00010101"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1525,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_ZERO_1692,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N134,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_DATA_1526,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DAT_FIELD_1519,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_DATA_NO_FCS_OR_243_o_1652
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_DATA_NO_FCS_OR_243_o_SW0 : LUT5
    generic map(
      INIT => X"FFFF5755"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_NO_FCS_1689,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET_1483,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_LT_CHECK_HELD_1423,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_MATCH_1486,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_ONE_1691,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N134
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_TYPE_PACKET_GND_61_o_MUX_966_o1_SW0 : LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_1520,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N132
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0309_SW0 : LUT6
    generic map(
      INIT => X"FFFFFFFFFF7FFFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_RX_DV_REG_1686,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1525,
      I4 => rx_enable,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N130
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Reset_OR_DriverANDClockEnable12 : LUT5
    generic map(
      INIT => X"E0C0C0C0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Reset_OR_DriverANDClockEnable12_4312
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_392_o : LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_LT_CHECK_HELD_1423,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N128,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_392_o1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_392_o_1655
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_392_o_SW0 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_1520,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LESS_THAN_256_1693,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N128
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_Mmux_RX_DV_REG6_RX_DV_REG6_MUX_838_o12 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG7_1457,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG6_1458,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_Mmux_RX_DV_REG6_RX_DV_REG6_MUX_838_o11_4310
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_Mmux_RX_DV_REG6_RX_DV_REG6_MUX_838_o11 : LUT6
    generic map(
      INIT => X"1111111100000100"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SPEED_IS_10_100_HELD_1421,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1525,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG6_1455,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG7_1454,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG7_1457,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_EXT_1575,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_Mmux_RX_DV_REG6_RX_DV_REG6_MUX_838_o1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_FILTER_MATCH_UNICASTADDRESSMATCH_OR_283_o_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_4_284,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_3_285,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_1_287,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_0_288,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N124
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_PWR_48_o_RX_ERR_REG6_AND_343_o : LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG6_1455,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N120,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(7),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG6_1458,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_PWR_48_o_RX_ERR_REG6_AND_343_o_1376
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_PWR_48_o_RX_ERR_REG6_AND_343_o_SW0 : LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N120
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_57_o_RX_DV_REG6_AND_345_o : LUT6
    generic map(
      INIT => X"0100000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG6_1458,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N118,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG6_1455,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_57_o_RX_DV_REG6_AND_345_o_1375
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_57_o_RX_DV_REG6_AND_345_o_SW0 : LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N118
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_PRE_FALSE_CARR_FLAG : LUT6
    generic map(
      INIT => X"1000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N114,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG5,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_PRE_FALSE_CARR_FLAG_1381
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_PRE_IFG_FLAG : LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG5,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N114,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_PRE_IFG_FLAG_1380
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_PRE_IFG_FLAG_SW0 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG5,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N114
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_12_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_12_bdd6,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1484,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N112,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_12_Q_1347
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_12_SW0 : LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(26),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(28),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(24),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N112
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_26_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_14_bdd6,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(18),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1484,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N110,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_26_Q_1333
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_26_SW0 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(28),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(24),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N110
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_2_Q : LUT6
    generic map(
      INIT => X"E44E4EE44EE4E44E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1484,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_23_bdd2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N108,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_2_Q_1357
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_2_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(26),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(31),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(24),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N108
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_4_Q : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1484,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_14_bdd6,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N106,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_4_Q_1355
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_4_SW0 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(26),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(28),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(24),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N106
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_6_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_12_bdd6,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1484,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N104,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_6_Q_1353
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_6_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(26),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(28),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(31),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N104
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_7_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1484,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N102,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_7_Q_1352
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_7_SW0 : LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(26),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(31),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(24),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(27),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N102
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_16_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(28),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(8),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1484,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N100,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_16_Q_1343
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_16_SW0 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(24),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N100
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_18_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(26),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(10),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1484,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N98,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_18_Q_1341
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_18_SW0 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(31),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(30),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N98
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_24_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(26),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(16),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1484,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N96,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_24_Q_1335
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_24_SW0 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(31),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(25),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N96
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_28_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(26),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(20),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1484,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N94,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_28_Q_1331
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_28_SW0 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(29),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(30),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N94
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_3_Q : LUT6
    generic map(
      INIT => X"E44E4EE44EE4E44E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1484,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N92,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_3_Q_1356
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_3_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(26),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(31),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(25),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(27),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N92
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_14_Q : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1484,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_14_bdd6,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(6),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N90,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_14_Q_1345
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_14_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(26),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(28),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(31),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N90
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT2 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1484,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(26),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N88,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_10_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT2_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(24),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(27),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N88
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT3 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1484,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(28),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(3),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N78,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_11_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT53 : LUT5
    generic map(
      INIT => X"69FF6900"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT51_4291,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(31),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT5,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1484,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_13_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT52 : LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(30),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(29),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT51_4291
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT51 : LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(25),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(27),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(26),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT7 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1484,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(7),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N84,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_15_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT7_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(28),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(31),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(27),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N84
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT12 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1484,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(31),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N82,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT12_SW0 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(24),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(25),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(30),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N82
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT20 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1484,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(28),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(19),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N80,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_27_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT20_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(31),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(25),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N80
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT283 : LUT6
    generic map(
      INIT => X"6996FFFF69960000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT281_4286,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(31),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT28,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1484,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT282 : LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(28),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(27),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(25),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT281_4286
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT281 : LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(29),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(30),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(24),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT28
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT31 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1484,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(28),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N78,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_8_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT31_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(24),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(25),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(27),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N78
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT32 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1484,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(26),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N76,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_9_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT32_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(28),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(25),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N76
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT32 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_778,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N74,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_9_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT32_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(25),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N74
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT31 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_778,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N64,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_8_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT283 : LUT6
    generic map(
      INIT => X"6996FFFF69960000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT281_4281,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT28,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_778,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT282 : LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(27),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(25),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT281_4281
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT281 : LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(29),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(30),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT28
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT20 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_778,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(19),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N70,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_27_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT20_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(25),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N70
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT12 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_778,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N68,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT12_SW0 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(25),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(30),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N68
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT7 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_778,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(7),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N66,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_15_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT7_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(27),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N66
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT53 : LUT5
    generic map(
      INIT => X"69FF6900"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT51_4276,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT5,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_778,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_13_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT52 : LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(30),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(29),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT51_4276
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT51 : LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(25),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(27),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT3 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_778,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(3),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N64,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_11_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT3_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(25),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(27),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N64
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT2 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_778,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N62,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_10_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT2_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(27),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N62
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_14_Q : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_778,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_14_bdd6,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(6),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N60,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_14_Q_1024
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_14_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N60
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_3_Q : LUT6
    generic map(
      INIT => X"E44E4EE44EE4E44E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_778,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N58,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_3_Q_1013
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_3_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(25),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(27),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N58
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_28_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(20),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_778,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N56,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_28_Q_1038
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_28_SW0 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(29),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(30),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N56
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_24_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(16),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_778,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N54,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_24_Q_1034
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_24_SW0 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(25),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N54
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_18_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(10),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_778,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N52,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_18_Q_1028
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_18_SW0 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(30),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N52
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_16_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(8),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_778,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N50,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_16_Q_1026
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_16_SW0 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N50
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_7_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_778,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N48,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_7_Q_1017
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_7_SW0 : LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(27),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N48
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_6_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_12_bdd6,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_778,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N46,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_6_Q_1016
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_6_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N46
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_4_Q : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_778,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_14_bdd6,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N44,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_4_Q_1014
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_4_SW0 : LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N44
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_2_Q : LUT6
    generic map(
      INIT => X"E44E4EE44EE4E44E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_778,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_23_bdd2,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N42,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_2_Q_1012
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_2_SW0 : LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N42
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_26_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_14_bdd6,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(18),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_778,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N40,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_26_Q_1036
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_26_SW0 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N40
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_12_Q : LUT6
    generic map(
      INIT => X"6996FF009669FF00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_12_bdd6,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_778,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N38,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_12_Q_1022
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_12_SW0 : LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N38
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DST_ADDR_BYTE0_MATCH_GND_52_o_MUX_585_o1 : LUT6
    generic map(
      INIT => X"0000000080000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N36,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE0_MATCH_GND_52_o_MUX_585_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DST_ADDR_BYTE0_MATCH_GND_52_o_MUX_585_o1_SW0 : LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_797,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_4(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N36
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DST_ADDR_BYTE1_MATCH_GND_52_o_MUX_587_o1 : LUT6
    generic map(
      INIT => X"0000000080000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N34,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE1_MATCH_GND_52_o_MUX_587_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DST_ADDR_BYTE1_MATCH_GND_52_o_MUX_587_o1_SW0 : LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_797,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N34
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DST_ADDR_BYTE2_MATCH_GND_52_o_MUX_589_o1 : LUT6
    generic map(
      INIT => X"0000000080000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N32,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE2_MATCH_GND_52_o_MUX_589_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DST_ADDR_BYTE2_MATCH_GND_52_o_MUX_589_o1_SW0 : LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_797,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N32
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DST_ADDR_BYTE3_MATCH_GND_52_o_MUX_591_o1 : LUT6
    generic map(
      INIT => X"0000000080000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N30,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE3_MATCH_GND_52_o_MUX_591_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DST_ADDR_BYTE3_MATCH_GND_52_o_MUX_591_o1_SW0 : LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_797,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N30
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE4_MATCH_GND_52_o_MUX_593_o : LUT6
    generic map(
      INIT => X"0000000080000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N28,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_21,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE4_MATCH_GND_52_o_MUX_593_o_835
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE4_MATCH_GND_52_o_MUX_593_o_SW0 : LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_DA_797,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N28
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Msub_GND_52_o_GND_52_o_sub_12_OUT_7_0_xor_7_1 : LUT6
    generic map(
      INIT => X"AAAAAAAB00000001"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N26,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Msub_GND_52_o_GND_52_o_sub_12_OUT_7_0_xor_7_11,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_52_o_GND_52_o_sub_12_OUT(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Msub_GND_52_o_GND_52_o_sub_12_OUT_7_0_xor_7_1_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N26
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_REG_TX_CONTROL_GND_52_o_MUX_600_o113 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_REG_TX_CONTROL_GND_52_o_MUX_600_o112_4254,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_REG_TX_CONTROL_GND_52_o_MUX_600_o111_4253,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_REG_TX_CONTROL_GND_52_o_MUX_600_o11
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_REG_TX_CONTROL_GND_52_o_MUX_600_o112 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(10),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(9),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(6),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_REG_TX_CONTROL_GND_52_o_MUX_600_o112_4254
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_REG_TX_CONTROL_GND_52_o_MUX_600_o111 : LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(12),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(13),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(15),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(7),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_REG_TX_CONTROL_GND_52_o_MUX_600_o111_4253
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1011_inv : LUT6
    generic map(
      INIT => X"FFFFFFFFA8888888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N24,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1011_inv11,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN_784,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_785,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_21,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1011_inv_721
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1011_inv_SW0 : LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_789,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_759,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_795,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N24
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1107_inv : LUT6
    generic map(
      INIT => X"FFFFFFFFAAAA8880"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_UNDERRUN_OUT,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_794,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N22,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID_774,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_21,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1107_inv_717
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1107_inv_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_798,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_799,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N22
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT3 : LUT6
    generic map(
      INIT => X"FFFFFFFF3C3CAAFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N20,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT81,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_180_o,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb11,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT3_SW0 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N20
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n08392_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(11),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_ENABLE_802,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N18
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1027_inv : LUT6
    generic map(
      INIT => X"FFFFFFFFAA8AAA80"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1011_inv11,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_759,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IDL_801,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N16,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_21,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1027_inv_719
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1027_inv_SW0 : LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_795,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIN_PKT_LEN_REACHED_786,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_796,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N16
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1019_inv : LUT6
    generic map(
      INIT => X"FFFFFFFFA8888888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_789,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_793,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_GOOD_792,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N14,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_21,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1019_inv_720
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1019_inv_SW0 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_OK_790,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_BAD_791,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N14
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT4 : LUT6
    generic map(
      INIT => X"000000003C3CAAFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N12,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT81,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_180_o,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb11,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT4_SW0 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N12
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n0979_inv : LUT6
    generic map(
      INIT => X"FFFFFFFFA8AAA8A8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_793,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_794,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_796,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N10,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_21,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n0979_inv_722
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n0979_inv_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_798,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_785,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N10
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT8 : LUT6
    generic map(
      INIT => X"00000000CC00ECA0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT81,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N8,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_180_o,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb11,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT8_SW0 : LUT5
    generic map(
      INIT => X"FF00FE00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_789,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT51_661,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N8
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT6 : LUT6
    generic map(
      INIT => X"00000000AA990F0F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N6,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT51_661,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_180_o,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb11,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT7 : LUT6
    generic map(
      INIT => X"0000000033CCA0A0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT81,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N4,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_180_o,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb11,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ER : LUT6
    generic map(
      INIT => X"FF03AA02AA02AA02"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_UNDERRUN_OUT,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N0,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_798,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_795,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_785,
      O => gmii_tx_er
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_ER_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_N0
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDC1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_3981,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_ENABLE_REG_4211,
      O => mdc_out
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_MDIO_CLK_REG_AND_505_o1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_3981,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_4212,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_MDIO_CLK_REG_AND_505_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_MDIO_CLK_REG_AND_501_o1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_4212,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_3981,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_MDIO_CLK_REG_AND_501_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT_xor_0_11 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT_3988,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT_xor_2_11 : LUT4
    generic map(
      INIT => X"1444"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT_3988,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT_xor_1_11 : LUT3
    generic map(
      INIT => X"14"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT_3988,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT41 : LUT6
    generic map(
      INIT => X"1230303030303030"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT_3988,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT31 : LUT5
    generic map(
      INIT => X"14444444"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_READY_INT_3988,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_MIIM_READY_EDGE_INT_PWR_57_o_AND_539_o1 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_MIIM_READY_D1_INT_4161,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_gen_sync_0_sync_request_data_in,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_OP_REG_INT(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_OP_REG_INT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_MIIM_READY_EDGE_INT_PWR_57_o_AND_539_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0497481 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(38),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0497471 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(39),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0497461 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(40),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0497451 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(41),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0497441 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(42),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0497431 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(43),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0497421 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(47)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0497411 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(46)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0497401 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(45)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0497391 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(44)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0497381 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(43)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0497371 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(42)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0497361 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(41)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0497351 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(40)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0497341 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(44),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0497331 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(8),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(39)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0497321 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(9),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(38)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0497311 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(10),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(37)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0497301 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(11),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(36)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0497291 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(12),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(35)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0497281 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(13),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(34)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0497271 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(14),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(33)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0497261 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(15),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(15),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(32)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0497251 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(16),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(16),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(31)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0497241 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(17),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(17),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(30)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0497231 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(45),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0497221 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(18),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(18),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(29)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0497211 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(19),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(19),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(28)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0497201 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(20),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(20),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(27)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0497191 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(21),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(21),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(26)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0497181 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(22),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(22),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(25)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0497171 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(23),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(23),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(24)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0497161 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(24),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(24),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(23)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0497151 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(25),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(25),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(22)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0497141 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(26),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(26),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(21)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0497131 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(27),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(27),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(20)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0497121 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(46),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0497111 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(28),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(28),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(19)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0497101 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(29),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n049791 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(30),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(30),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n049781 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(31),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(31),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n049771 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(32),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n049761 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(33),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n049751 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(34),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n049749 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(35),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0497310 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(36),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0497210 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(37),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_Mmux_n0497110 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(47),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(15),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_9_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_9_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_8_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_8_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_7_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_6_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_5_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_4_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_3_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_2_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_1_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_14_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(14),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_14_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_13_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(13),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_13_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_12_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(12),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_12_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_11_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(11),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_11_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_10_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_10_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_0_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_100_o_10_11 : LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => bus2ip_addr(10),
      I1 => bus2ip_addr(9),
      I2 => bus2ip_addr(7),
      I3 => bus2ip_addr(6),
      I4 => bus2ip_addr(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_100_o_10_1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_15_o_10_11 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => bus2ip_addr(3),
      I1 => bus2ip_addr(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_100_o_10_1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_15_o_10_1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0713_12_1 : LUT5
    generic map(
      INIT => X"82800200"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_15_o_10_1,
      I1 => bus2ip_addr(2),
      I2 => bus2ip_addr(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(20),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_REGAD(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(20)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0713_13_1 : LUT5
    generic map(
      INIT => X"82800200"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_15_o_10_1,
      I1 => bus2ip_addr(2),
      I2 => bus2ip_addr(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(19),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_REGAD(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(19)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0713_15_1 : LUT5
    generic map(
      INIT => X"82800200"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_15_o_10_1,
      I1 => bus2ip_addr(2),
      I2 => bus2ip_addr(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(17),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_REGAD(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0462_inv11 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => bus2ip_addr(8),
      I1 => bus2ip_addr(3),
      I2 => bus2ip_addr(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0462_inv1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0381_inv1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0379_inv,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0381_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0387_inv1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0385_inv,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0387_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_11_o_10_1 : LUT5
    generic map(
      INIT => X"00000400"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_100_o_10_1,
      I2 => bus2ip_addr(8),
      I3 => bus2ip_addr(4),
      I4 => bus2ip_addr(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_11_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0379_inv1 : LUT6
    generic map(
      INIT => X"0000008000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_100_o_10_1,
      I1 => bus2ip_addr(4),
      I2 => bus2ip_addr(2),
      I3 => bus2ip_addr(3),
      I4 => bus2ip_addr(8),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_WR_INT,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0379_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0702_6_1 : LUT6
    generic map(
      INIT => X"D5D5848055550400"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_15_o_10_1,
      I2 => bus2ip_addr(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(26),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_95_o_10_1_4078,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_PHYAD(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(26)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0713_14_1 : LUT6
    generic map(
      INIT => X"D5D5848055550400"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_15_o_10_1,
      I2 => bus2ip_addr(8),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(18),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_95_o_10_1_4078,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_REGAD(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0385_inv1 : LUT6
    generic map(
      INIT => X"1000000000000000"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => bus2ip_addr(8),
      I2 => bus2ip_addr(4),
      I3 => bus2ip_addr(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_100_o_10_1,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_WR_INT,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0385_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0466_inv1 : LUT6
    generic map(
      INIT => X"4000000000000000"
    )
    port map (
      I0 => bus2ip_addr(8),
      I1 => bus2ip_addr(4),
      I2 => bus2ip_addr(2),
      I3 => bus2ip_addr(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_100_o_10_1,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_WR_INT,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0466_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0496_inv1 : LUT6
    generic map(
      INIT => X"1000000000000000"
    )
    port map (
      I0 => bus2ip_addr(4),
      I1 => bus2ip_addr(8),
      I2 => bus2ip_addr(2),
      I3 => bus2ip_addr(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_ADDR_10_equal_100_o_10_1,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_WR_INT,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0496_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_WR_INT1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_wrce_int_398,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_WR_INT
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_CE_01 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_CE_0
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_RD_INT_inv_01 : LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_397,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_RD_INT_inv_0
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT_INT_xor_5_11 : LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(3),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Result(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT_INT_xor_4_11 : LUT5
    generic map(
      INIT => X"6CCCCCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Result(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_1_rx_enable_AND_8_o1 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd2_3954,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd1_3964,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_1_rx_enable_AND_8_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_filter_match_3_rx_good_frame_OR_22_o1 : LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GOOD_FRAME_INT_273,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_0_288,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_3_285,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_2_286,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_1_287,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_filter_match_3_rx_good_frame_OR_22_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state_1_rx_enable_AND_7_o1 : LUT6
    generic map(
      INIT => X"0808080808000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state(0),
      I1 => rx_enable,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GOOD_FRAME_INT_273,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd1_3964,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd2_3954,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state_1_rx_enable_AND_7_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd1_In1 : LUT6
    generic map(
      INIT => X"DDD5DDDD88808888"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd2_3954,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_FRAME_INT_274,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GOOD_FRAME_INT_273,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_VALID_INT_275,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd1_3964,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd1_In
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd2_In1 : LUT6
    generic map(
      INIT => X"222A222A666E222A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd2_3954,
      I1 => rx_enable,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GOOD_FRAME_INT_273,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_FRAME_INT_274,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_VALID_INT_275,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd1_3964,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd2_In
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_Mmux_next_rx_state11 : LUT6
    generic map(
      INIT => X"FFFFFEEC00FA00FA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_fsmfake0(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_FRAME_INT_274,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_VALID_INT_275,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd1_3964,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GOOD_FRAME_INT_273,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd2_3954,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_Mmux_next_rx_state21 : LUT4
    generic map(
      INIT => X"FD00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_VALID_INT_275,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_FRAME_INT_274,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GOOD_FRAME_INT_273,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd2_3954,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_clk_en1 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_rdack_327,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_clk_en
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_wrack_stats_ip2bus_wrack_af_OR_531_o1 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_wrack_328,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_WRACK_578,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_wrack_281,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_wrack_259,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_wrack_stats_ip2bus_wrack_af_OR_531_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_bus2ip_addr_10_mux_4_OUT21 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => bus2ip_cs,
      I1 => bus2ip_addr(10),
      I2 => bus2ip_addr(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_bus2ip_addr_10_mux_4_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_Mmux_GND_111_o_bus2ip_addr_10_mux_4_OUT11 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => bus2ip_addr(9),
      I1 => bus2ip_cs,
      I2 => bus2ip_addr(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_bus2ip_addr_10_mux_4_OUT_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_bus2ip_addr_10_mux_4_OUT_3_1 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => bus2ip_addr(8),
      I1 => bus2ip_addr(10),
      I2 => bus2ip_addr(9),
      I3 => bus2ip_cs,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_bus2ip_addr_10_mux_4_OUT_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_bus2ip_addr_10_mux_4_OUT_2_1 : LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => bus2ip_addr(8),
      I1 => bus2ip_addr(10),
      I2 => bus2ip_addr(9),
      I3 => bus2ip_cs,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_bus2ip_addr_10_mux_4_OUT_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_0_compare_mac_data_0_OR_449_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_compare_mac_data(0),
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_0_compare_mac_data_0_OR_449_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_1_compare_mac_data_1_OR_450_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_compare_mac_data(1),
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_1_compare_mac_data_1_OR_450_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_2_compare_mac_data_2_OR_451_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_compare_mac_data(2),
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_2_compare_mac_data_2_OR_451_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_5_compare_mac_data_5_OR_454_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_compare_mac_data(5),
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_5_compare_mac_data_5_OR_454_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_3_compare_mac_data_3_OR_452_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_compare_mac_data(3),
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_3_compare_mac_data_3_OR_452_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_4_compare_mac_data_4_OR_453_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_compare_mac_data(4),
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_4_compare_mac_data_4_OR_453_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_6_compare_mac_data_6_OR_455_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_compare_mac_data(6),
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_6_compare_mac_data_6_OR_455_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_7_compare_mac_data_7_OR_456_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_compare_mac_data(7),
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_7_compare_mac_data_7_OR_456_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_0_compare_mac_data_0_OR_449_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_0_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_compare_mac_data_0_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_0_compare_mac_data_0_OR_449_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_1_compare_mac_data_1_OR_450_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_1_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_compare_mac_data_1_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_1_compare_mac_data_1_OR_450_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_2_compare_mac_data_2_OR_451_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_2_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_compare_mac_data_2_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_2_compare_mac_data_2_OR_451_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_5_compare_mac_data_5_OR_454_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_5_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_compare_mac_data_5_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_5_compare_mac_data_5_OR_454_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_3_compare_mac_data_3_OR_452_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_3_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_compare_mac_data_3_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_3_compare_mac_data_3_OR_452_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_4_compare_mac_data_4_OR_453_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_4_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_compare_mac_data_4_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_4_compare_mac_data_4_OR_453_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_6_compare_mac_data_6_OR_455_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_6_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_compare_mac_data_6_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_6_compare_mac_data_6_OR_455_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_7_compare_mac_data_7_OR_456_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_7_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_compare_mac_data_7_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_7_compare_mac_data_7_OR_456_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_0_compare_mac_data_0_OR_449_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_0_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_compare_mac_data_0_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_0_compare_mac_data_0_OR_449_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_1_compare_mac_data_1_OR_450_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_1_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_compare_mac_data_1_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_1_compare_mac_data_1_OR_450_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_2_compare_mac_data_2_OR_451_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_2_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_compare_mac_data_2_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_2_compare_mac_data_2_OR_451_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_5_compare_mac_data_5_OR_454_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_5_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_compare_mac_data_5_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_5_compare_mac_data_5_OR_454_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_3_compare_mac_data_3_OR_452_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_3_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_compare_mac_data_3_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_3_compare_mac_data_3_OR_452_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_4_compare_mac_data_4_OR_453_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_4_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_compare_mac_data_4_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_4_compare_mac_data_4_OR_453_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_6_compare_mac_data_6_OR_455_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_6_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_compare_mac_data_6_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_6_compare_mac_data_6_OR_455_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_7_compare_mac_data_7_OR_456_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_7_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_compare_mac_data_7_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_7_compare_mac_data_7_OR_456_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_0_compare_mac_data_0_OR_449_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_0_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_compare_mac_data_0_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_0_compare_mac_data_0_OR_449_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_1_compare_mac_data_1_OR_450_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_1_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_compare_mac_data_1_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_1_compare_mac_data_1_OR_450_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_2_compare_mac_data_2_OR_451_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_2_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_compare_mac_data_2_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_2_compare_mac_data_2_OR_451_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_5_compare_mac_data_5_OR_454_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_5_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_compare_mac_data_5_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_5_compare_mac_data_5_OR_454_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_3_compare_mac_data_3_OR_452_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_3_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_compare_mac_data_3_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_3_compare_mac_data_3_OR_452_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_4_compare_mac_data_4_OR_453_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_4_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_compare_mac_data_4_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_4_compare_mac_data_4_OR_453_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_6_compare_mac_data_6_OR_455_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_6_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_compare_mac_data_6_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_6_compare_mac_data_6_OR_455_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_7_compare_mac_data_7_OR_456_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_7_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_compare_mac_data_7_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_7_compare_mac_data_7_OR_456_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_0_compare_mac_data_0_OR_449_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_0_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_compare_mac_data_0_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_0_compare_mac_data_0_OR_449_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_1_compare_mac_data_1_OR_450_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_1_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_compare_mac_data_1_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_1_compare_mac_data_1_OR_450_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_2_compare_mac_data_2_OR_451_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_2_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_compare_mac_data_2_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_2_compare_mac_data_2_OR_451_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_5_compare_mac_data_5_OR_454_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_5_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_compare_mac_data_5_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_5_compare_mac_data_5_OR_454_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_3_compare_mac_data_3_OR_452_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_3_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_compare_mac_data_3_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_3_compare_mac_data_3_OR_452_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_4_compare_mac_data_4_OR_453_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_4_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_compare_mac_data_4_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_4_compare_mac_data_4_OR_453_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_6_compare_mac_data_6_OR_455_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_6_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_compare_mac_data_6_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_6_compare_mac_data_6_OR_455_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_7_compare_mac_data_7_OR_456_o1 : 
LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_7_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_compare_mac_data_7_Q,
      O => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_7_compare_mac_data_7_OR_456_o

    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_rx_data_valid_reg2_AND_817_o1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_3585,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg2_3609,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_rx_data_valid_reg2_AND_817_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0194_1_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0194
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_bus2ip_ce_bus2ip_wrce_AND_837_o1 : LUT4
    generic map(
      INIT => X"EEE0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3379,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_sel_uc_3380,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_rdce_re_int_3389,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3388,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_bus2ip_ce_bus2ip_wrce_AND_837_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n054811 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3379,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_wrce_re_int_3388,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n05481
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0003_5_1 : LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_4_1_5138,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_3_1_5111,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_2_1_5112,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_1_1_5114,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_0_1_5113,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0003
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0601_inv1 : LUT6
    generic map(
      INIT => X"00FF0FFF66FF6FFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_sync_update_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_update_pause_ad_sync_reg_3610,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_DATA_VALID_EARLY,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0601_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mmux_load_count_pipe_2_GND_101_o_MUX_1773_o11 : LUT6
    generic map(
      INIT => X"00EB00EB00EBEBEB"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_DATA_VALID_EARLY,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_sync_update_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_update_pause_ad_sync_reg_3610,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe_2_GND_101_o_MUX_1773_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter_xor_3_11 : LUT6
    generic map(
      INIT => X"7F807F8000007F80"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_3585,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_DATA_VALID_EARLY,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_comb_5_1 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => bus2ip_addr(4),
      I1 => bus2ip_addr(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_comb(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_n0189_inv1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb_bus2ip_addr_3_AND_774_o,
      I1 => bus2ip_addr(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_n0189_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_comb_4_1 : LUT3
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => bus2ip_addr(4),
      I1 => bus2ip_addr(5),
      I2 => bus2ip_addr(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_comb(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_af_pat_msk_slt_comb1 : LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      I0 => bus2ip_addr(6),
      I1 => bus2ip_addr(4),
      I2 => bus2ip_addr(5),
      I3 => bus2ip_addr(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_af_pat_msk_slt_comb
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb1 : LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(3),
      I1 => bus2ip_addr(7),
      I2 => bus2ip_addr(6),
      I3 => bus2ip_addr(4),
      I4 => bus2ip_addr(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_local_comb
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_comb_bus2ip_ce_AND_766_o1 : LUT5
    generic map(
      INIT => X"22222228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(3),
      I1 => bus2ip_addr(7),
      I2 => bus2ip_addr(4),
      I3 => bus2ip_addr(5),
      I4 => bus2ip_addr(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_comb_bus2ip_ce_AND_766_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_Mmux_GND_67_o_bus2ip_wrce_int_MUX_1311_o11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_cs_int_3327,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_wrce_int_3330,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_GND_67_o_bus2ip_wrce_int_MUX_1311_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_Mmux_GND_67_o_bus2ip_rdce_int_MUX_1310_o11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_cs_int_3327,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_rdce_int_3329,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_GND_67_o_bus2ip_rdce_int_MUX_1310_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_246_o121 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_3025,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_3294,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_246_o12_3237
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA_xor_0_11 : LUT3
    generic map(
      INIT => X"45"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_3119,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_3020,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA_xor_1_11 : LUT4
    generic map(
      INIT => X"6606"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_3020,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_3119,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA_xor_2_11 : LUT5
    generic map(
      INIT => X"78780078"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_3020,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_3119,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA_xor_3_11 : LUT6
    generic map(
      INIT => X"7F807F8000007F80"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_3020,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_3119,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN1_GOOD_FRAME_IN3_OR_97_o1 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN2_3235,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN3_3234,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN1_3233,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN1_GOOD_FRAME_IN3_OR_97_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_n0034_inv1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_209,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_n0034_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_CONTROL_COMPLETE_1_1 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_CONTROL_COMPLETE
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv1 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT_3143,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_3119,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_1_5140,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0176_inv1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => pause_req,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0176_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_UNDERRUN_OUT11 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_UNDERRUN_INT_3017,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_3144,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_UNDERRUN_OUT
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_AVAIL_OUT11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_3144,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_3165,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_CONTROL_3155,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_DATA_VALID_OUT
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_Mux_26_o11 : LUT6
    generic map(
      INIT => X"5557555755575556"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_REG_3146,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_Mux_26_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_Mux_26_o111 : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mmux_DATA_COUNT_4_GND_28_o_Mux_26_o11_3113
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mcount_DATA_COUNT_xor_2_11 : LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Result(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mcount_DATA_COUNT_xor_3_11 : LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Result(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mcount_DATA_COUNT_xor_4_11 : LUT5
    generic map(
      INIT => X"6CCCCCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Result(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_REQ1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_FRAME_213,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_ENABLE_REG_3022,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_REQ_INT_3104,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_PAUSE_REQ_LOCAL
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_OPCODE1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_OPCODE_INT_3103,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_214,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_209,
      O => rx_statistics_vector(24)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_n0105161 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_n0105151 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_n0105141 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_n0105131 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_n0105121 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_n0105111 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_n0105101 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_n010591 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_n010581 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_n010571 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_n010561 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_n010551 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_n010541 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_n010531 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_n010521 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_n010517 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(15),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mcount_DATA_COUNT_xor_1_11 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Result(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_BAD_FRAME_OUT11 : LUT5
    generic map(
      INIT => X"FFFF2000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_209,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_OPCODE_INT_3103,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_FRAME_213,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_ENABLE_REG_3022,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT_210,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_FRAME_COMB
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mmux_GOOD_FRAME_OUT11 : LUT4
    generic map(
      INIT => X"AA2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_209,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_FRAME_213,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_ENABLE_REG_3022,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_OPCODE_INT_3103,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GOOD_FRAME_COMB
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Mcount_DATA_COUNT_xor_2_11 : LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Result(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable1 : LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT_210,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_209,
      I3 => NlwRenamedSig_OI_rx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0100_inv1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n00811_3072,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0100_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Result_4_1 : LUT5
    generic map(
      INIT => X"6CCCCCCC"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Result(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Result_3_1 : LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Result(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_VLAN_ENABLE_OUT1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_VLAN_565,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_3144,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_VLAN_ENABLE_OUT
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_RX_RESET_I_Mmux_R3_PWR_21_o_MUX_14_o11 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_RX_RESET_I_R2_2909,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_RX_RESET_I_R3_2907,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_RX_RESET_I_R3_PWR_21_o_MUX_14_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_TX_RESET_I_Mmux_R3_PWR_21_o_MUX_14_o11 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_TX_RESET_I_R2_2905,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_TX_RESET_I_R3_2903,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_TX_RESET_I_R3_PWR_21_o_MUX_14_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_Mmux_R3_PWR_21_o_MUX_14_o11 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R2_2901,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R3_2899,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R3_PWR_21_o_MUX_14_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_Mmux_R3_PWR_21_o_MUX_14_o11 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R2_2897,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R3_2895,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R3_PWR_21_o_MUX_14_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_SYNC_STATS_RESET_Mmux_R3_PWR_21_o_MUX_14_o11 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_SYNC_STATS_RESET_R2_2893,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_SYNC_STATS_RESET_R3_2891,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_SYNC_STATS_RESET_R3_PWR_21_o_MUX_14_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_SYNC_STATS_RESET_Mmux_R3_PWR_21_o_MUX_14_o11 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_SYNC_STATS_RESET_R2_2889,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_SYNC_STATS_RESET_R3_2887,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_SYNC_STATS_RESET_R3_PWR_21_o_MUX_14_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_SYNC_STATS_RESET_Mmux_R3_PWR_21_o_MUX_14_o11 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_SYNC_STATS_RESET_R2_2885,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_SYNC_STATS_RESET_R3_2883,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_SYNC_STATS_RESET_R3_PWR_21_o_MUX_14_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_SYNC_STATS_RESET_Mmux_R3_PWR_21_o_MUX_14_o11 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_SYNC_STATS_RESET_R2_2881,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_SYNC_STATS_RESET_R3_2879,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_SYNC_STATS_RESET_R3_PWR_21_o_MUX_14_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Maccum_accumulator_lut_0_1 : LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => rx_enable,
      I1 => NlwRenamedSig_OI_rx_statistics_vector_22_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rxstatsaddressmatch_326,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Maccum_accumulator_lut(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Mxor_accum_gray_refclk_7_accum_gray_refclk_6_XOR_354_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_6_XOR_354_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Mxor_accumulator_1_accumulator_0_XOR_353_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_1_accumulator_0_XOR_353_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Mxor_accumulator_3_accumulator_2_XOR_351_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_3_accumulator_2_XOR_351_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Mxor_accumulator_4_accumulator_3_XOR_350_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_4_accumulator_3_XOR_350_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Mxor_accumulator_2_accumulator_1_XOR_352_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_2_accumulator_1_XOR_352_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Mxor_accumulator_6_accumulator_5_XOR_348_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_6_accumulator_5_XOR_348_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Mxor_accumulator_7_accumulator_6_XOR_347_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_7_accumulator_6_XOR_347_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Mxor_accumulator_5_accumulator_4_XOR_349_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_5_accumulator_4_XOR_349_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Maccum_accumulator_xor_7_11 : LUT4
    generic map(
      INIT => X"AA6A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Maccum_accumulator_xor_5_11_2830,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Result(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Maccum_accumulator_xor_6_11 : LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Maccum_accumulator_xor_5_11_2830,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Result(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Maccum_accumulator_xor_5_11 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Maccum_accumulator_xor_5_11_2830,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Result(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Maccum_accumulator_xor_5_111 : LUT6
    generic map(
      INIT => X"FFFFFFFF7FFFFFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Maccum_accumulator_lut(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Maccum_accumulator_xor_5_11_2830
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Maccum_accumulator_xor_4_11 : LUT6
    generic map(
      INIT => X"9AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Maccum_accumulator_lut(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Result(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Maccum_accumulator_xor_3_11 : LUT5
    generic map(
      INIT => X"9AAAAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Maccum_accumulator_lut(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Result(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Maccum_accumulator_lut_0_1 : LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(0),
      I1 => NlwRenamedSig_OI_tx_statistics_vector_30_Q,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_1_5140,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Maccum_accumulator_lut(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Mxor_accum_gray_refclk_7_accum_gray_refclk_6_XOR_354_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_6_XOR_354_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Mxor_accumulator_1_accumulator_0_XOR_353_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_1_accumulator_0_XOR_353_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Mxor_accumulator_3_accumulator_2_XOR_351_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_3_accumulator_2_XOR_351_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Mxor_accumulator_4_accumulator_3_XOR_350_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_4_accumulator_3_XOR_350_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Mxor_accumulator_2_accumulator_1_XOR_352_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_2_accumulator_1_XOR_352_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Mxor_accumulator_6_accumulator_5_XOR_348_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_6_accumulator_5_XOR_348_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Mxor_accumulator_7_accumulator_6_XOR_347_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_7_accumulator_6_XOR_347_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Mxor_accumulator_5_accumulator_4_XOR_349_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_5_accumulator_4_XOR_349_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Maccum_accumulator_xor_7_11 : LUT4
    generic map(
      INIT => X"AA6A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Maccum_accumulator_xor_5_11_2774,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Result(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Maccum_accumulator_xor_6_11 : LUT3
    generic map(
      INIT => X"A6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Maccum_accumulator_xor_5_11_2774,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Result(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Maccum_accumulator_xor_5_11 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Maccum_accumulator_xor_5_11_2774,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Result(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Maccum_accumulator_xor_5_111 : LUT6
    generic map(
      INIT => X"FFFFFFFF7FFFFFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(0),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Maccum_accumulator_lut(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Maccum_accumulator_xor_5_11_2774
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Maccum_accumulator_xor_4_11 : LUT6
    generic map(
      INIT => X"AAAAAAAA6AAAAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Maccum_accumulator_lut(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Result(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Maccum_accumulator_lut_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RX_SMALL_420,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Maccum_accumulator_lut(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Mxor_accum_gray_refclk_7_accum_gray_refclk_6_XOR_354_o_xo_0_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_refclk_7_accum_gray_refclk_6_XOR_354_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Mxor_accumulator_1_accumulator_0_XOR_353_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_1_accumulator_0_XOR_353_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Mxor_accumulator_3_accumulator_2_XOR_351_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_3_accumulator_2_XOR_351_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Mxor_accumulator_4_accumulator_3_XOR_350_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_4_accumulator_3_XOR_350_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Mxor_accumulator_2_accumulator_1_XOR_352_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_2_accumulator_1_XOR_352_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Mxor_accumulator_6_accumulator_5_XOR_348_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_6_accumulator_5_XOR_348_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Mxor_accumulator_7_accumulator_6_XOR_347_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_7_accumulator_6_XOR_347_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Mxor_accumulator_5_accumulator_4_XOR_349_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_5_accumulator_4_XOR_349_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Maccum_accumulator_xor_7_11 : LUT4
    generic map(
      INIT => X"9AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Maccum_accumulator_xor_5_11_2718,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Result(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Maccum_accumulator_xor_6_11 : LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Maccum_accumulator_xor_5_11_2718,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Result(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Maccum_accumulator_xor_5_11 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Maccum_accumulator_xor_5_11_2718,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Result(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Maccum_accumulator_lut_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RX_FRAG_421,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Maccum_accumulator_lut(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Mxor_accum_gray_refclk_7_accum_gray_refclk_6_XOR_354_o_xo_0_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync2,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_refclk_7_accum_gray_refclk_6_XOR_354_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Mxor_accumulator_1_accumulator_0_XOR_353_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_1_accumulator_0_XOR_353_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Mxor_accumulator_3_accumulator_2_XOR_351_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_3_accumulator_2_XOR_351_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Mxor_accumulator_4_accumulator_3_XOR_350_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_4_accumulator_3_XOR_350_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Mxor_accumulator_2_accumulator_1_XOR_352_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_2_accumulator_1_XOR_352_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Mxor_accumulator_6_accumulator_5_XOR_348_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_6_accumulator_5_XOR_348_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Mxor_accumulator_7_accumulator_6_XOR_347_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_7_accumulator_6_XOR_347_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Mxor_accumulator_5_accumulator_4_XOR_349_o_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_5_accumulator_4_XOR_349_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Maccum_accumulator_xor_7_11 : LUT4
    generic map(
      INIT => X"9AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Maccum_accumulator_xor_5_11_2662,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Result(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Maccum_accumulator_xor_6_11 : LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Maccum_accumulator_xor_5_11_2662,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Result(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Maccum_accumulator_xor_5_11 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Maccum_accumulator_xor_5_11_2662,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Result(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_fast_inc_rx_bin_OR_401_o1 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_rx_bin_2435,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_tx_bin_2436,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_fast_2437,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_fast_inc_rx_bin_OR_401_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_0_inc_other_2_OR_397_o_0_1 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_1_2433,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_2_2432,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_0_2434,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_0_inc_other_2_OR_397_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_3_inc_other_5_OR_399_o_3_1 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_4_2430,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_5_2429,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_3_2431,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_3_inc_other_5_OR_399_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_next_inc_reg3_OR_410_o1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_next_2405,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_reg3_2424,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_next_inc_reg3_OR_410_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0410_0_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_next_2405,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0410
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_response_reg_return_error_OR_413_o1 : LUT4
    generic map(
      INIT => X"FFF6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_response_reg_2113,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_sync_response_data_sync2,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_return_high_word_2111,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_return_error_2112,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_response_reg_return_error_OR_413_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_18_increment_control_20_OR_385_o1 : LUT6
    generic map(
      INIT => X"FEFCFAF0EECCAA00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_18_general_statisics_increment_control_2467,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_20_general_statisics_increment_control_2465,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_19_general_statisics_increment_control_2466,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_6_Q,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_8_Q,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_7_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_18_increment_control_20_OR_385_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_21_increment_control_23_OR_387_o1 : LUT6
    generic map(
      INIT => X"FEFCFAF0EECCAA00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_21_general_statisics_increment_control_2464,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_23_general_statisics_increment_control_2462,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_22_general_statisics_increment_control_2463,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_9_Q,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_11_Q,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_10_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_21_increment_control_23_OR_387_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_24_increment_control_26_OR_389_o1 : LUT6
    generic map(
      INIT => X"FEFCFAF0EECCAA00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_24_general_statisics_increment_control_2461,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_26_general_statisics_increment_control_2459,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_25_general_statisics_increment_control_2460,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_12_Q,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_14_Q,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_13_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_24_increment_control_26_OR_389_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_27_increment_control_29_OR_391_o1 : LUT6
    generic map(
      INIT => X"FEFCFAF0EECCAA00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_27_general_statisics_increment_control_2458,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_29_general_statisics_increment_control_2456,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_28_general_statisics_increment_control_2457,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_15_Q,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_17_Q,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_16_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_27_increment_control_29_OR_391_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_30_increment_control_32_OR_393_o1 : LUT6
    generic map(
      INIT => X"FEFCFAF0EECCAA00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_30_general_statisics_increment_control_2455,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_32_general_statisics_increment_control_2453,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_31_general_statisics_increment_control_2454,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_18_Q,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_20_Q,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_19_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_30_increment_control_32_OR_393_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_31_increment_control_33_OR_395_o1 : LUT6
    generic map(
      INIT => X"FEFCFAF0EECCAA00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_33_general_statisics_increment_control_2452,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_31_general_statisics_increment_control_2454,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_32_general_statisics_increment_control_2453,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_21_Q,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_19_Q,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_20_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_31_increment_control_33_OR_395_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_reg_0_inc_reg_2_OR_403_o_0_1 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_reg(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_reg(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_reg(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_reg_0_inc_reg_2_OR_403_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_0_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(21),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_1_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_6_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_7_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_8_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_8_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_9_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_9_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_10_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(9),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_10_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_11_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(10),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_11_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_12_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(11),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_12_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_13_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(12),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_13_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_14_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(13),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_14_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_15_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(14),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_15_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_16_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(15),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_16_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_17_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(16),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_17_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_18_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(17),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_18_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_19_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(18),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_19_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_20_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(19),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_20_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_21_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(20),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_reset_21_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_01 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_0
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0426_inv1 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2422,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0426_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_round_robin_sequence_0_PWR_60_o_mux_6_OUT221 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2422,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_9_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_round_robin_sequence_0_PWR_60_o_mux_6_OUT211 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2422,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_8_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_round_robin_sequence_0_PWR_60_o_mux_6_OUT201 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2422,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_round_robin_sequence_0_PWR_60_o_mux_6_OUT191 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2422,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_round_robin_sequence_0_PWR_60_o_mux_6_OUT181 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2422,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(15),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_round_robin_sequence_0_PWR_60_o_mux_6_OUT171 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2422,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(16),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_round_robin_sequence_0_PWR_60_o_mux_6_OUT161 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2422,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(17),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_round_robin_sequence_0_PWR_60_o_mux_6_OUT151 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2422,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(18),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_round_robin_sequence_0_PWR_60_o_mux_6_OUT141 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2422,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_21_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_round_robin_sequence_0_PWR_60_o_mux_6_OUT131 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2422,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_20_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_round_robin_sequence_0_PWR_60_o_mux_6_OUT121 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2422,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(19),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_round_robin_sequence_0_PWR_60_o_mux_6_OUT111 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2422,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_19_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_round_robin_sequence_0_PWR_60_o_mux_6_OUT101 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2422,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_18_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_round_robin_sequence_0_PWR_60_o_mux_6_OUT91 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2422,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_17_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_round_robin_sequence_0_PWR_60_o_mux_6_OUT81 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2422,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_16_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_round_robin_sequence_0_PWR_60_o_mux_6_OUT71 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2422,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_15_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_round_robin_sequence_0_PWR_60_o_mux_6_OUT61 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2422,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_14_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_round_robin_sequence_0_PWR_60_o_mux_6_OUT51 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2422,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_13_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_round_robin_sequence_0_PWR_60_o_mux_6_OUT41 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2422,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_12_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_round_robin_sequence_0_PWR_60_o_mux_6_OUT31 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2422,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_11_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_round_robin_sequence_0_PWR_60_o_mux_6_OUT23 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2422,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_10_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_round_robin_sequence_0_PWR_60_o_mux_6_OUT110 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2422,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(20),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_69_o_GND_69_o_mux_19_OUT61 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_write(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_19_OUT(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_69_o_GND_69_o_mux_19_OUT51 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_write(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_19_OUT(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_69_o_GND_69_o_mux_19_OUT41 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_write(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_19_OUT(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_69_o_GND_69_o_mux_19_OUT31 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_write(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_19_OUT(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_69_o_GND_69_o_mux_19_OUT21 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_write(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_19_OUT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_69_o_GND_69_o_mux_19_OUT11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_write(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_19_OUT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_12_1 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_14_frame_size_stats2_increment_control_2471,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_15_frame_size_stats2_increment_control_2470,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_12_frame_size_stats2_increment_control_2473,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_13_frame_size_stats2_increment_control_2472,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_12_mmx_out
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_69_o_mux_10_OUT11 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2422,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_69_o_mux_10_OUT_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_69_o_GND_69_o_mux_24_OUT331 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(9),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2406,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_69_o_GND_69_o_mux_24_OUT321 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2406,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_69_o_GND_69_o_mux_24_OUT311 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2406,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_69_o_GND_69_o_mux_24_OUT301 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2406,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_69_o_GND_69_o_mux_24_OUT291 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2406,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_69_o_GND_69_o_mux_24_OUT281 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2406,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_69_o_GND_69_o_mux_24_OUT271 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2406,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_69_o_GND_69_o_mux_24_OUT251 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(31),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2406,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(31)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_69_o_GND_69_o_mux_24_OUT241 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(30),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2406,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(30)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_69_o_GND_69_o_mux_24_OUT231 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2406,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_69_o_GND_69_o_mux_24_OUT221 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(29),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2406,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(29)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_69_o_GND_69_o_mux_24_OUT211 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(28),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2406,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(28)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_69_o_GND_69_o_mux_24_OUT201 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(27),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2406,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(27)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_69_o_GND_69_o_mux_24_OUT191 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(26),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2406,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(26)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_69_o_GND_69_o_mux_24_OUT181 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(25),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2406,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(25)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_69_o_GND_69_o_mux_24_OUT171 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(24),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2406,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(24)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_69_o_GND_69_o_mux_24_OUT161 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(23),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2406,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(23)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_69_o_GND_69_o_mux_24_OUT151 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(22),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2406,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(22)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_69_o_GND_69_o_mux_24_OUT141 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(21),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2406,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(21)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_69_o_GND_69_o_mux_24_OUT131 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(20),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2406,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(20)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_69_o_GND_69_o_mux_24_OUT121 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2406,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_69_o_GND_69_o_mux_24_OUT111 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(19),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2406,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(19)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_69_o_GND_69_o_mux_24_OUT101 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(18),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2406,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_69_o_GND_69_o_mux_24_OUT91 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(17),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2406,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_69_o_GND_69_o_mux_24_OUT81 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(16),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2406,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_69_o_GND_69_o_mux_24_OUT71 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(15),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2406,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_69_o_GND_69_o_mux_24_OUT61 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(14),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2406,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_69_o_GND_69_o_mux_24_OUT51 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(13),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2406,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_69_o_GND_69_o_mux_24_OUT41 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(12),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2406,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_69_o_GND_69_o_mux_24_OUT34 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(11),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2406,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_69_o_GND_69_o_mux_24_OUT210 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(10),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2406,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_GND_69_o_GND_69_o_mux_24_OUT110 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2406,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_reg2_2425,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_69_o_mux_14_OUT21 : LUT3
    generic map(
      INIT => X"BE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_69_o_mux_14_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_69_o_mux_14_OUT11 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_69_o_mux_14_OUT_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_11_6_11 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_11_6_1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_13_6_11 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_13_6_1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_10_6_11 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_10_6_1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_0_6_11 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_0_6_1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_69_o_mux_10_OUT911 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_6_frame_size_stats1_increment_control_2479,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_7_frame_size_stats1_increment_control_2478,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_4_frame_size_stats1_increment_control_2481,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_5_frame_size_stats1_increment_control_2480,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_69_o_mux_10_OUT91
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_60_o_count_read_6_equal_10_o_6_111 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_60_o_count_read_6_equal_10_o_6_11
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_69_o_mux_10_OUT131 : LUT6
    generic map(
      INIT => X"1111115100000040"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2422,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_next_count_read(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_69_o_mux_10_OUT_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_69_o_mux_10_OUT12111 : LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_11_frame_size_stats2_increment_control_2474,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_12_frame_size_stats2_increment_control_2473,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_13_frame_size_stats2_increment_control_2472,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_14_frame_size_stats2_increment_control_2471,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_15_frame_size_stats2_increment_control_2470,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_69_o_mux_10_OUT1211
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT181 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(64),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(57),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(25),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(32),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_25_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT101 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(57),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(50),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(18),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(25),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_18_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT11 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(39),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(32),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT191 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(65),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(58),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(26),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(33),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_26_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT111 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(58),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(51),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(19),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(26),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_19_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT121 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(40),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(33),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT201 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(66),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(59),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(27),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(34),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_27_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT131 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(59),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(52),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(20),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(27),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_20_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT211 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(67),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(60),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(28),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(35),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_28_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT221 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(68),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(61),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(29),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(36),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_29_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT241 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(69),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(62),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(30),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(37),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_30_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT251 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(70),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(63),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(31),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(38),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_31_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT261 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(42),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(35),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(3),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT23 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(49),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(42),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(10),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(17),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_10_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT231 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(41),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(34),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT271 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(43),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(36),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT31 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(50),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(43),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(11),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(18),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_11_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT281 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(44),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(37),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(5),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT41 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(51),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(44),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(12),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(19),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_12_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT291 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(45),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(38),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(6),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT51 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(52),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(45),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(13),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(20),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_13_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT301 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(46),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(39),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(7),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT311 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(47),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(40),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(8),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(15),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_8_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT321 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(48),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(41),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(9),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(16),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_9_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT141 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(60),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(53),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(21),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(28),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_21_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT61 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(53),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(46),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(14),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(21),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_14_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT151 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(61),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(54),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(22),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_22_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT71 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(54),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(47),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(15),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(22),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_15_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT161 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(62),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(55),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(23),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(30),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_23_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT81 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(55),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(48),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(16),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(23),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_16_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT171 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(63),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(56),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(24),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(31),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_24_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_rd_data_ref_70_rd_data_ref_38_mux_45_OUT91 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(56),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(49),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(17),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(24),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_17_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_bus2ip_cs_int_return_error_OR_414_o1 : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_wrce_int_398,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_bus2ip_cs_reg_2114,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_return_error_2112,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_bus2ip_cs_int_return_error_OR_414_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_cs_int_GND_69_o_MUX_1606_o11 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_response_reg_return_error_OR_413_o,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_wrce_int_398,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_bus2ip_cs_reg_2114,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_bus2ip_cs_int_GND_69_o_MUX_1606_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_69_o_mux_14_OUT31 : LUT4
    generic map(
      INIT => X"1444"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_69_o_mux_14_OUT_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_69_o_mux_14_OUT41 : LUT5
    generic map(
      INIT => X"14444444"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_69_o_mux_14_OUT_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_60_o_count_read_6_equal_10_o_6_1 : LUT5
    generic map(
      INIT => X"00400000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_60_o_count_read_6_equal_10_o_6_11,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_60_o_count_read_6_equal_10_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_33_GND_69_o_MUX_1610_o11 : LUT5
    generic map(
      INIT => X"AAAA2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(33),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_60_o_count_read_6_equal_10_o_6_11,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_33_GND_69_o_MUX_1610_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_32_GND_69_o_MUX_1611_o11 : LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(32),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_60_o_count_read_6_equal_10_o_6_11,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_32_GND_69_o_MUX_1611_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_GND_69_o_mux_14_OUT51 : LUT6
    generic map(
      INIT => X"FFFFFFFF6AAAAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_69_o_mux_14_OUT_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_10_GND_69_o_MUX_1633_o11 : LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(10),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_10_6_1,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_10_GND_69_o_MUX_1633_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_11_GND_69_o_MUX_1632_o11 : LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(11),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_11_6_1,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_11_GND_69_o_MUX_1632_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_9_GND_69_o_MUX_1634_o11 : LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(9),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_13_6_1,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_9_GND_69_o_MUX_1634_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_8_GND_69_o_MUX_1635_o11 : LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_0_6_1,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_8_GND_69_o_MUX_1635_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_15_GND_69_o_MUX_1628_o11 : LUT5
    generic map(
      INIT => X"AAAA2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(15),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_11_6_1,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_15_GND_69_o_MUX_1628_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_14_GND_69_o_MUX_1629_o11 : LUT5
    generic map(
      INIT => X"AAAA2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(14),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_10_6_1,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_14_GND_69_o_MUX_1629_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_13_GND_69_o_MUX_1630_o11 : LUT5
    generic map(
      INIT => X"AAAA2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(13),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_13_6_1,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_13_GND_69_o_MUX_1630_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_12_GND_69_o_MUX_1631_o11 : LUT5
    generic map(
      INIT => X"AAAA2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(12),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_0_6_1,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_12_GND_69_o_MUX_1631_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_17_GND_69_o_MUX_1626_o11 : LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(17),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_13_6_1,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_17_GND_69_o_MUX_1626_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_19_GND_69_o_MUX_1624_o11 : LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(19),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_11_6_1,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_19_GND_69_o_MUX_1624_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_18_GND_69_o_MUX_1625_o11 : LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(18),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_10_6_1,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_18_GND_69_o_MUX_1625_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_16_GND_69_o_MUX_1627_o11 : LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(16),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_0_6_1,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_16_GND_69_o_MUX_1627_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_23_GND_69_o_MUX_1620_o11 : LUT5
    generic map(
      INIT => X"AAAA2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(23),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_11_6_1,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_23_GND_69_o_MUX_1620_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_22_GND_69_o_MUX_1621_o11 : LUT5
    generic map(
      INIT => X"AAAA2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(22),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_10_6_1,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_22_GND_69_o_MUX_1621_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_21_GND_69_o_MUX_1622_o11 : LUT5
    generic map(
      INIT => X"AAAA2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(21),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_13_6_1,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_21_GND_69_o_MUX_1622_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_20_GND_69_o_MUX_1623_o11 : LUT5
    generic map(
      INIT => X"AAAA2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(20),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_0_6_1,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_20_GND_69_o_MUX_1623_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_27_GND_69_o_MUX_1616_o11 : LUT5
    generic map(
      INIT => X"AAAA2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(27),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_11_6_1,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_27_GND_69_o_MUX_1616_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_24_GND_69_o_MUX_1619_o11 : LUT5
    generic map(
      INIT => X"AAAA2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(24),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_0_6_1,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_24_GND_69_o_MUX_1619_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_26_GND_69_o_MUX_1617_o11 : LUT5
    generic map(
      INIT => X"AAAA2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(26),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_10_6_1,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_26_GND_69_o_MUX_1617_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_25_GND_69_o_MUX_1618_o11 : LUT5
    generic map(
      INIT => X"AAAA2AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(25),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_13_6_1,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_25_GND_69_o_MUX_1618_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_31_GND_69_o_MUX_1612_o11 : LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(31),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_11_6_1,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_31_GND_69_o_MUX_1612_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_30_GND_69_o_MUX_1613_o11 : LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(30),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_10_6_1,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_30_GND_69_o_MUX_1613_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_29_GND_69_o_MUX_1614_o11 : LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(29),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_13_6_1,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_29_GND_69_o_MUX_1614_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_28_GND_69_o_MUX_1615_o11 : LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(28),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_0_6_1,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_28_GND_69_o_MUX_1615_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_7_GND_69_o_MUX_1636_o11 : LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_11_6_1,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_7_GND_69_o_MUX_1636_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_6_GND_69_o_MUX_1637_o11 : LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_10_6_1,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_6_GND_69_o_MUX_1637_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_5_GND_69_o_MUX_1638_o11 : LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_13_6_1,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_5_GND_69_o_MUX_1638_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_counter_reset_4_GND_69_o_MUX_1639_o11 : LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_Decoder_48_OUT_0_6_1,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_4_GND_69_o_MUX_1639_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0434_inv1 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => bus2ip_addr(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_397,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_bus2ip_cs_reg_2114,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0434_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_mac_tready_int1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_mac_tready_reg_1752,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_gate_tready_1751,
      O => NlwRenamedSig_OI_tx_axis_mac_tready
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_tx_state_3_tx_state_3_OR_48_o1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1_1737,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd8_1736,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_3_tx_state_3_OR_48_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_valid_two_byte_tx_OR_45_o1 : LUT5
    generic map(
      INIT => X"F8FFF8F8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd2_1733,
      I1 => tx_axis_mac_tvalid,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx_1749,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_valid_225,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_valid_two_byte_tx_OR_45_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_60_o11 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT_279,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_1_5140,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_60_o1_1715
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_In11 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_mac_tready_reg_1752,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_gate_tready_1751,
      I2 => tx_axis_mac_tlast,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_In1_1714
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT11 : LUT5
    generic map(
      INIT => X"ECCCA000"
    )
    port map (
      I0 => tx_axis_mac_tdata(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT11_1716,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT12,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT21 : LUT5
    generic map(
      INIT => X"ECCCA000"
    )
    port map (
      I0 => tx_axis_mac_tdata(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT11_1716,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT12,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT31 : LUT5
    generic map(
      INIT => X"ECCCA000"
    )
    port map (
      I0 => tx_axis_mac_tdata(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT11_1716,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT12,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT41 : LUT5
    generic map(
      INIT => X"ECCCA000"
    )
    port map (
      I0 => tx_axis_mac_tdata(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT11_1716,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT12,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT51 : LUT5
    generic map(
      INIT => X"ECCCA000"
    )
    port map (
      I0 => tx_axis_mac_tdata(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT11_1716,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT12,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT61 : LUT5
    generic map(
      INIT => X"ECCCA000"
    )
    port map (
      I0 => tx_axis_mac_tdata(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT11_1716,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT12,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT71 : LUT5
    generic map(
      INIT => X"ECCCA000"
    )
    port map (
      I0 => tx_axis_mac_tdata(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT11_1716,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT12,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT81 : LUT5
    generic map(
      INIT => X"ECCCA000"
    )
    port map (
      I0 => tx_axis_mac_tdata(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT11_1716,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT12,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT121 : LUT6
    generic map(
      INIT => X"00010101FFFFFFFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd2_1733,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_1739,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_1738,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1_1737,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT_279,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT12
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_two_byte_tx_OR_49_o1 : LUT6
    generic map(
      INIT => X"8888800080008000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tlast_reg_1742,
      I1 => tx_axis_mac_tvalid,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_1746,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_3_tx_state_3_OR_48_o,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_two_byte_tx_1749,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd6_1735,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_early_deassert_two_byte_tx_OR_49_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT111 : LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_1738,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd2_1733,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT_279,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1_1737,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_1739,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_Mmux_tx_data_7_tx_mac_tdata_7_mux_66_OUT11_1716
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_n0250_inv1 : LUT5
    generic map(
      INIT => X"FFFE0000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_1739,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd2_1733,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_1738,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT_279,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_n0250_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd9_In1 : LUT6
    generic map(
      INIT => X"0100000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_ignore_packet_1748,
      I1 => tx_axis_mac_tuser(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_no_burst_1753,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_1738,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I5 => tx_axis_mac_tvalid,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_GND_25_o_equal_30_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd8_In1 : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd9_1717,
      I1 => tx_axis_mac_tlast,
      I2 => tx_axis_mac_tuser(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_GND_25_o_equal_73_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd6_In1 : LUT6
    generic map(
      INIT => X"FFFF777070707070"
    )
    port map (
      I0 => tx_axis_mac_tuser(0),
      I1 => tx_axis_mac_tlast,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd8_1736,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd6_1735,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd1_1737,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_60_o1_1715,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd6_In
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MIN_LENGTH_MATCH_EXCEEDED_MIN_LEN_OR_247_o1 : LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_EXCEEDED_MIN_LEN_1709,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MIN_LENGTH_MATCH_1710,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DAT_FIELD_1519,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MIN_LENGTH_MATCH_EXCEEDED_MIN_LEN_OR_247_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_RUNT_FRAME_ERR_OR_273_o1 : LUT6
    generic map(
      INIT => X"FFFEFFFEFFFFFFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_1708,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_1704,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ENGINE_ERR_1707,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_1706,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1525,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_EXCEEDED_MIN_LEN_1709,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_RUNT_FRAME_ERR_OR_273_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_CRC_ENGINE_ERR_OR_279_o1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_1706,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ENGINE_ERR_1707,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_CRC_ENGINE_ERR_OR_279_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_EXTENSION_FIELD_OR_267_o1 : LUT6
    generic map(
      INIT => X"FFFFFFFF4040FF40"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1523,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG7_1457,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG7_1454,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_1517,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_EXTENSION_FLAG_1418,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_CRC_ENGINE_ERR_OR_279_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_EXTENSION_FIELD_OR_267_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_END_OF_FRAME_SFD_FLAG_AND_439_o1 : LUT4
    generic map(
      INIT => X"7770"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1523,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1419,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1525,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_INHIBIT_FRAME_1705,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_END_OF_FRAME_SFD_FLAG_AND_439_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_392_o11 : LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_392_o1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Reset_OR_DriverANDClockEnable71 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1525,
      I2 => NlwRenamedSig_OI_rx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Reset_OR_DriverANDClockEnable
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0404_inv1 : LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DAT_FIELD_1519,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_1517,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_1518,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_1520,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0404_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_GND_61_o_RXD_7_equal_9_o_7_1 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_392_o1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_GND_61_o_RXD_7_equal_9_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_DATA_NO_FCS_DATA_WITH_FCS_MUX_957_o11 : LUT6
    generic map(
      INIT => X"8888888D88888888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC_MODE_HELD_1424,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_WITH_FCS_1690,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD_1517,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1525,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_ZERO_1692,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_NO_FCS_1689,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_NO_FCS_DATA_WITH_FCS_MUX_957_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PWR_52_o_RXD_7_equal_15_o_7_1 : LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_392_o1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PWR_52_o_RXD_7_equal_15_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_GND_61_o_PAUSEADDRESSMATCH_AND_418_o1 : LUT6
    generic map(
      INIT => X"00000E0000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_specialpauseaddressmatch_325,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pauseaddressmatch_324,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_392_o1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_GND_61_o_PAUSEADDRESSMATCH_AND_418_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Reset_OR_DriverANDClockEnable3 : LUT4
    generic map(
      INIT => X"FF2A"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_1520,
      I3 => NlwRenamedSig_OI_rx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Reset_OR_DriverANDClockEnable
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0361_inv1 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_RX_DV_REG_1686,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0361_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mmux_VLAN_MATCH_1_GND_61_o_MUX_993_o11 : LUT6
    generic map(
      INIT => X"F444044404440444"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1525,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_MATCH(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_1520,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_MATCH(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_GND_61_o_RXD_7_equal_9_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_MATCH_1_GND_61_o_MUX_993_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_396_o1 : LUT5
    generic map(
      INIT => X"20000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LESS_THAN_256_1693,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_LT_CHECK_HELD_1423,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_1520,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_GND_61_o_RXD_7_equal_9_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_396_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_END_DATA_OR_216_o1 : LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_DATA_1526,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FCS_1524,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_1518,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_END_DATA_OR_216_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_Mmux_FIELD_CONTROL_2_GND_60_o_MUX_864_o11 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1525,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_2_GND_60_o_MUX_864_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_Mmux_FIELD_CONTROL_4_GND_60_o_MUX_862_o11 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1525,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_4_GND_60_o_MUX_862_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_Mmux_FIELD_CONTROL_3_GND_60_o_MUX_863_o11 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1525,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_3_GND_60_o_MUX_863_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_Mmux_FIELD_CONTROL_1_GND_60_o_MUX_865_o11 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1525,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_1_GND_60_o_MUX_865_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_Mmux_PWR_51_o_FIELD_CONTROL_5_MUX_861_o11 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0001"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_1520,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_1521,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_1518,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DEST_ADDRESS_FIELD_1522,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1525,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PWR_51_o_FIELD_CONTROL_5_MUX_861_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_Mmux_GND_60_o_FIELD_CONTROL_0_MUX_860_o11 : LUT6
    generic map(
      INIT => X"4444444444444440"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1525,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_1518,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DEST_ADDRESS_FIELD_1522,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_1520,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_1521,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_GND_60_o_FIELD_CONTROL_0_MUX_860_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_DEST_ADDRESS_FIELD_AND_365_o1 : LUT6
    generic map(
      INIT => X"4444444440004040"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG6_1458,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1419,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1523,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG7_1457,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DEST_ADDRESS_FIELD_1522,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_DEST_ADDRESS_FIELD_AND_365_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_DAT_FIELD_AND_374_o1 : LUT5
    generic map(
      INIT => X"44444000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_DATA_1526,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG6_1458,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_1520,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DAT_FIELD_1519,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_DAT_FIELD_AND_374_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_LEN_FIELD_AND_371_o1 : LUT5
    generic map(
      INIT => X"44444000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG6_1458,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD_1521,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_1520,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_LEN_FIELD_AND_371_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1419,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PREAMBLE_1523,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_EARLY_INT_1414,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1460,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_DATA_VALID_EARLY
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV10_CLK_DIV10_REG_AND_333_o1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG3_OUT_1396,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV10_REG_1464,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV10_CLK_DIV10_REG_AND_333_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV20_CLK_DIV20_REG_AND_332_o1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG6_OUT2_1393,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV20_REG_1466,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV20_CLK_DIV20_REG_AND_332_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV100_CLK_DIV100_REG_AND_335_o1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG3_OUT_1386,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV100_REG_1462,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV100_CLK_DIV100_REG_AND_335_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Reset_OR_DriverANDClockEnable111 : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG5_OUT_1394,
      I1 => rx_enable,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG4_OUT_1395,
      I3 => NlwRenamedSig_OI_rx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Reset_OR_DriverANDClockEnable11
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Reset_OR_DriverANDClockEnable121 : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG0_OUT2_1389,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG9_OUT2_1390,
      I3 => NlwRenamedSig_OI_rx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Reset_OR_DriverANDClockEnable221 : LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_VALIDATE_REQUIRED_1413,
      I2 => NlwRenamedSig_OI_rx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Reset_OR_DriverANDClockEnable22
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT151 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_ENABLE_575,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_9_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT141 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_ENABLE_575,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_8_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT131 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_ENABLE_575,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT121 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_ENABLE_575,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT111 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_ENABLE_575,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT101 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_ENABLE_575,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT91 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_ENABLE_575,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT81 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_ENABLE_575,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT71 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_ENABLE_575,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT61 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_ENABLE_575,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_14_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT51 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_ENABLE_575,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_13_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT41 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_ENABLE_575,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_12_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT31 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_ENABLE_575,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_11_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT21 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(10),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_ENABLE_575,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_10_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT16 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_ENABLE_575,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_GND_57_o_FRAME_SUCCESS_MUX_1046_o11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MATCH_FRAME_INT_1415,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GOOD_FRAME_1468,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_57_o_FRAME_SUCCESS_MUX_1046_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0522_inv11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC100_EN_1463,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0522_inv1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_FRAME_SUCCESS_FRAME_FAILURE_MUX_1047_o11 : LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME_1467,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MATCH_FRAME_INT_1415,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GOOD_FRAME_1468,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_SUCCESS_FRAME_FAILURE_MUX_1047_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Reset_OR_DriverANDClockEnable101 : LUT5
    generic map(
      INIT => X"FFFF2000"
    )
    port map (
      I0 => rx_enable,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG4_OUT_1385,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG5_OUT_1384,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC100_EN_1463,
      I4 => NlwRenamedSig_OI_rx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Reset_OR_DriverANDClockEnable10
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Mmux_CRC_CE11 : LUT5
    generic map(
      INIT => X"FEAE5404"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SPEED_1_RESYNC_REG_1428,
      I1 => rx_enable,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SPEED_0_RESYNC_REG_1429,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC50_EN_1465,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC1000_EN_1461,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC_CE
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_21_1 : LUT4
    generic map(
      INIT => X"6CC6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1484,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(13),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_21_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_31_1 : LUT4
    generic map(
      INIT => X"6CC6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1484,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(23),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_31_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_12_41 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(30),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(29),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(25),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_12_bdd6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_14_41 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(30),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(27),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_14_bdd6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_20_1 : LUT4
    generic map(
      INIT => X"6CC6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1484,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(12),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(28),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_20_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_22_1 : LUT4
    generic map(
      INIT => X"6CC6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1484,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(14),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(24),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_22_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_23_21 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(30),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(25),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_23_bdd2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_17_1 : LUT5
    generic map(
      INIT => X"D7287D82"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1484,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(9),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_12_bdd6,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_17_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_23_1 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1484,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(24),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(15),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_23_bdd2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_23_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_29_1 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1484,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(31),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(21),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_14_bdd6,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_29_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_204_o1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_ENABLE_REG_1427,
      I1 => rx_enable,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_204_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT11 : LUT6
    generic map(
      INIT => X"E44E4EE44EE4E44E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1484,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(30),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(24),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT111 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1484,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(27),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(31),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(11),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_19_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT181 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1484,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(27),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(26),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(17),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_25_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_Mmux_CALC_23_CALC_23_mux_3_OUT241 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1484,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(31),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(28),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(22),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_30_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT241 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_778,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(22),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_30_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT181 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_778,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(27),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(17),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_25_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT111 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_778,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(27),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(11),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_19_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_Mmux_CALC_23_CALC_23_mux_3_OUT13 : LUT6
    generic map(
      INIT => X"E44E4EE44EE4E44E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_778,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(30),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_29_1 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_778,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(21),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_14_bdd6,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_29_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_23_1 : LUT6
    generic map(
      INIT => X"D77D28827DD78228"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_778,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(15),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_23_bdd2,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_23_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_17_1 : LUT5
    generic map(
      INIT => X"D7287D82"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_778,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(9),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_12_bdd6,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_17_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_23_21 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(30),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(25),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_23_bdd2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_22_1 : LUT4
    generic map(
      INIT => X"6CC6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_778,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(14),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_22_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_20_1 : LUT4
    generic map(
      INIT => X"6CC6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_778,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(12),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_20_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_14_41 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(30),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(27),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_14_bdd6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_12_41 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(30),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(29),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(25),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_12_bdd6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_31_1 : LUT4
    generic map(
      INIT => X"6CC6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_778,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(23),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_31_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_21_1 : LUT4
    generic map(
      INIT => X"6CC6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE_778,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(13),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(29),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_21_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_ACK1 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_783,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_ACK_IN
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1198_inv1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(13),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1198_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_0_7_GND_52_o_mux_60_OUT61 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_783,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_52_o_mux_60_OUT_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_0_7_GND_52_o_mux_60_OUT41 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_783,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_52_o_mux_60_OUT_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_0_7_GND_52_o_mux_60_OUT21 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_783,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_52_o_mux_60_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_OUT81 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_779,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24),
      O => gmii_txd(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_OUT71 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_779,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(25),
      O => gmii_txd(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_OUT61 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_779,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26),
      O => gmii_txd(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_OUT51 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_779,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(27),
      O => gmii_txd(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_OUT41 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_779,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28),
      O => gmii_txd(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_OUT31 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_779,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(29),
      O => gmii_txd(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_OUT21 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_779,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(30),
      O => gmii_txd(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_DATA_REG_OUT11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_779,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31),
      O => gmii_txd(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n08631 : LUT6
    generic map(
      INIT => X"0000000000008000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_818,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_820,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_799,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2_5074,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_180_o,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n0863
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_PRE_COUNT_xor_0_11 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_799,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_PRE_COUNT
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_CRC_COUNT_xor_0_11 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_794,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_CRC_COUNT
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_PRE_COUNT_xor_1_11 : LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_799,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_PRE_COUNT1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_CRC_COUNT_xor_1_11 : LUT3
    generic map(
      INIT => X"9F"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_794,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_CRC_COUNT1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT811 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100_818,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_820,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT81
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst11 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_794,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_796,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_798,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n084811 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_SCSH_762,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_789,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_794,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n08481
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_180_o11 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(7),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(5),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT51_661,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_180_o1_662
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable1611 : LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE0_MATCH_771,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE1_MATCH_770,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE2_MATCH_769,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE3_MATCH_768,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE4_MATCH_767,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DST_ADDR_BYTE5_MATCH_765,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_BROADCAST
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1011_inv111 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_794,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1011_inv11
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1233_inv1 : LUT5
    generic map(
      INIT => X"55540000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(14),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_794,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_798,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_796,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1233_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT51 : LUT6
    generic map(
      INIT => X"00000000CC33A0A0"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(4),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT81,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT51_661,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_180_o,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb11,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT21 : LUT6
    generic map(
      INIT => X"00000000C3C3AA00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD(1),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT81,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_TX_FAIL_DELAY_AND_180_o,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7_GND_52_o_mux_33_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_52_o_GND_52_o_sub_12_OUT_3_1 : LUT5
    generic map(
      INIT => X"FF8A8AFF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_820,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_EN_819,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_52_o_GND_52_o_sub_12_OUT_3_1_714
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_FRAME_GOOD_GND_52_o_MUX_461_o111 : LUT6
    generic map(
      INIT => X"5DDD088808880888"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_759,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1011_inv11,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN_784,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED_785,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_796,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIN_PKT_LEN_REACHED_786,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_FRAME_GOOD_GND_52_o_MUX_461_o11
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_EN1 : LUT5
    generic map(
      INIT => X"FFFFFF54"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CR178124_FIX_776,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_779,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PAD_PIPE_777,
      O => NlwRenamedSig_OI_gmii_tx_en
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_PRE_COUNT_xor_2_11 : LUT4
    generic map(
      INIT => X"A9FF"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(2),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(0),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_799,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_PRE_COUNT2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_REG_TX_VLAN_GND_52_o_MUX_602_o11 : LUT6
    generic map(
      INIT => X"0000000000080000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_VLAN_EN_821,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(11),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_REG_TX_CONTROL_GND_52_o_MUX_600_o11,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_VLAN_GND_52_o_MUX_602_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_FCS_GND_52_o_MUX_453_o111 : LUT6
    generic map(
      INIT => X"A888A888A8880000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_759,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_795,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_796,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIN_PKT_LEN_REACHED_786,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT(0),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_FCS_GND_52_o_MUX_453_o11
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_GND_52_o_MUX_473_o1 : LUT6
    generic map(
      INIT => X"00000000FEFC3230"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIN_PKT_LEN_REACHED_786,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE_759,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_795,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_796,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1011_inv11,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_21,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_GND_52_o_MUX_473_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_TRANSMIT_GND_52_o_MUX_506_o11 : LUT6
    generic map(
      INIT => X"0000000000000100"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_779,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_795,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_796,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_798,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_799,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_GND_52_o_MUX_506_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT511 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mmux_IFG_COUNT_7_GND_52_o_mux_33_OUT51_661
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1035_inv11 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_MIFG_789,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TX_798,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CFL_796,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FCS_794,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_SCSH_793,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_COF_795,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1035_inv1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable331 : LUT6
    generic map(
      INIT => X"FFFFFFFF8A8A8AAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_HALF_DUPLEX_820,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_EN_819,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Msub_GND_52_o_GND_52_o_sub_12_OUT_7_0_xor_7_11,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_2_5074,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Msub_GND_52_o_GND_52_o_sub_12_OUT_7_0_xor_7_111 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(4),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Msub_GND_52_o_GND_52_o_sub_12_OUT_7_0_xor_7_11
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Msub_GND_52_o_GND_52_o_sub_12_OUT_7_0_xor_5_11 : LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(5),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(2),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_52_o_GND_52_o_sub_12_OUT(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6q,
      I1 => NlwRenamedSig_OI_tx_reset_out,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC_MODE_INV_95_o1 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_3144,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_CRC_MODE_WR_562,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC_MODE_INV_95_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CLK_DIV20_CLK_DIV20_REG_AND_119_o1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG6_OUT2_643,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CLK_DIV20_REG_612,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CLK_DIV20_CLK_DIV20_REG_AND_119_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_n0281_inv1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC100_EN_637,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_n0281_inv
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Mmux_CRC_CE11 : LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC50_EN_611,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_SPEED_0_RESYNC_REG_629,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_SPEED_1_RESYNC_REG_628,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC1000_EN_630,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_1_5140,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC_CE
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Mmux_INT_CRS_GND_34_o_MUX_359_o11 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => NlwRenamedSig_OI_tx_reset_out,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_CRS_613,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_CRS_GND_34_o_MUX_359_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Mmux_CE_REG2_OUT_GND_34_o_MUX_330_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG2_OUT_635,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG5_OUT_632,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG4_OUT_633,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG2_OUT_GND_34_o_MUX_330_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Mmux_CE_REG1_OUT_GND_34_o_MUX_329_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG1_OUT_636,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG5_OUT_632,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG4_OUT_633,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG1_OUT_GND_34_o_MUX_329_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Mmux_CE_REG3_OUT_GND_34_o_MUX_331_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG3_OUT_634,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG5_OUT_632,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG4_OUT_633,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG3_OUT_GND_34_o_MUX_331_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Mmux_REG2_OUT_GND_34_o_MUX_279_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG2_OUT_652,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG5_OUT_649,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG4_OUT_650,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG2_OUT_GND_34_o_MUX_279_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Mmux_REG3_OUT_GND_34_o_MUX_280_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG3_OUT_651,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG5_OUT_649,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG4_OUT_650,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG3_OUT_GND_34_o_MUX_280_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Mmux_REG1_OUT_GND_34_o_MUX_278_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG1_OUT_620,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG5_OUT_649,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG4_OUT_650,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG1_OUT_GND_34_o_MUX_278_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Mmux_REG1_OUT2_GND_34_o_MUX_293_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG1_OUT2_648,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG0_OUT2_639,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG9_OUT2_640,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG1_OUT2_GND_34_o_MUX_293_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Mmux_REG4_OUT2_GND_34_o_MUX_296_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG4_OUT2_645,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG0_OUT2_639,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG9_OUT2_640,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG4_OUT2_GND_34_o_MUX_296_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Mmux_REG2_OUT2_GND_34_o_MUX_294_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG2_OUT2_647,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG0_OUT2_639,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG9_OUT2_640,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG2_OUT2_GND_34_o_MUX_294_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Mmux_REG3_OUT2_GND_34_o_MUX_295_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG3_OUT2_646,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG0_OUT2_639,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG9_OUT2_640,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG3_OUT2_GND_34_o_MUX_295_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Mmux_REG5_OUT2_GND_34_o_MUX_297_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG5_OUT2_644,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG0_OUT2_639,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG9_OUT2_640,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG5_OUT2_GND_34_o_MUX_297_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Mmux_REG6_OUT2_GND_34_o_MUX_298_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG6_OUT2_643,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG0_OUT2_639,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG9_OUT2_640,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG6_OUT2_GND_34_o_MUX_298_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Mmux_REG7_OUT2_GND_34_o_MUX_299_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG7_OUT2_642,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG0_OUT2_639,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG9_OUT2_640,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG7_OUT2_GND_34_o_MUX_299_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_Mmux_REG8_OUT2_GND_34_o_MUX_300_o11 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG8_OUT2_641,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG0_OUT2_639,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG9_OUT2_640,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG8_OUT2_GND_34_o_MUX_300_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_MIN_SIZE_RX_CE_SAMPLE_AND_581_o1 : LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MIN_SIZE_212,
      I1 => NlwRenamedSig_OI_rx_statistics_valid,
      I2 => rx_enable,
      I3 => NlwRenamedSig_OI_rx_statistics_vector_2_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_MIN_SIZE_RX_CE_SAMPLE_AND_581_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_MIN_SIZE_RX_CE_SAMPLE_AND_578_o1 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => NlwRenamedSig_OI_rx_statistics_vector_2_Q,
      I1 => rx_enable,
      I2 => NlwRenamedSig_OI_rx_statistics_valid,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MIN_SIZE_212,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_MIN_SIZE_RX_CE_SAMPLE_AND_578_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_Mram_SPEED_IS_100_INT11 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_in,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_Mram_SPEED_IS_100_INT
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_RST_ASYNCH1 : LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => tx_axi_rstn,
      I1 => glbl_rstn,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_RST_563,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_RST_ASYNCH
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_RX_RST_ASYNCH1 : LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => rx_axi_rstn,
      I1 => glbl_rstn,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_RST_570,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_RX_RST_ASYNCH
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_MGMT_HOST_RESET_INPUT1 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => bus2ip_reset,
      I1 => glbl_rstn,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_MGMT_HOST_RESET_INPUT
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_OP_REG_INT_0 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0253_inv_4184,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_OP(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_OP_REG_INT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_OP_REG_INT_1 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0253_inv_4184,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_OP(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_OP_REG_INT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_PHY_AD_REG_0 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0253_inv_4184,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_PHYAD(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_PHY_AD_REG(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_PHY_AD_REG_1 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0253_inv_4184,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_PHYAD(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_PHY_AD_REG(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_PHY_AD_REG_2 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0253_inv_4184,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_PHYAD(2),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_PHY_AD_REG(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_PHY_AD_REG_3 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0253_inv_4184,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_PHYAD(3),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_PHY_AD_REG(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_PHY_AD_REG_4 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0253_inv_4184,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_PHYAD(4),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_PHY_AD_REG(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_REG_AD_REG_0 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0253_inv_4184,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_REGAD(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_REG_AD_REG(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_REG_AD_REG_1 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0253_inv_4184,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_REGAD(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_REG_AD_REG(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_REG_AD_REG_2 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0253_inv_4184,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_REGAD(2),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_REG_AD_REG(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_REG_AD_REG_3 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0253_inv_4184,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_REGAD(3),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_REG_AD_REG(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_REG_AD_REG_4 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0253_inv_4184,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_REGAD(4),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_REG_AD_REG(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG_0 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0253_inv_4184,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG_1 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0253_inv_4184,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG_2 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0253_inv_4184,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(2),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG_3 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0253_inv_4184,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(3),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG_4 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0253_inv_4184,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(4),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG_5 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0253_inv_4184,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(5),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG_6 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0253_inv_4184,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(6),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG_7 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0253_inv_4184,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(7),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG_8 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0253_inv_4184,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(8),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG_9 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0253_inv_4184,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(9),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG_10 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0253_inv_4184,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(10),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG_11 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0253_inv_4184,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(11),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG_12 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0253_inv_4184,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(12),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG_13 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0253_inv_4184,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(13),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG_14 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0253_inv_4184,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(14),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG_15 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_n0253_inv_4184,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(15),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_WR_DATA_REG(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG1 : FDR
    port map (
      C => bus2ip_clk,
      D => mdio_in,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG1_4214
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_MIIM_CLK_INT_3981,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_REG_4212
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_TRISTATE : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_MDIO_CLK_REG_AND_501_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_TRISTATE_COMB_4185,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => mdio_tri
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG2 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG1_4214,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_IN_REG2_4213
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_OUT : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_MDIO_CLK_REG_AND_501_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_OUT_RISING,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => mdio_out
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT_0 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_MDIO_CLK_REG_AND_505_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT_1 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_MDIO_CLK_REG_AND_505_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT1,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT_2 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_MDIO_CLK_REG_AND_505_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT_3 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_MDIO_CLK_REG_AND_505_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT3,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT_4 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_MDIO_CLK_REG_AND_505_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT4,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT_5 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_MDIO_CLK_MDIO_CLK_REG_AND_505_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_Mcount_STATE_COUNT5_4178,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_STATE_COUNT(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA_0 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_MIIM_READY_EDGE_INT_PWR_57_o_AND_539_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_0_3989,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA_1 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_MIIM_READY_EDGE_INT_PWR_57_o_AND_539_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_1_3990,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA_2 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_MIIM_READY_EDGE_INT_PWR_57_o_AND_539_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_2_3991,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA_3 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_MIIM_READY_EDGE_INT_PWR_57_o_AND_539_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_3_3992,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA_4 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_MIIM_READY_EDGE_INT_PWR_57_o_AND_539_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_4_3993,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA_5 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_MIIM_READY_EDGE_INT_PWR_57_o_AND_539_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_5_3994,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA_6 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_MIIM_READY_EDGE_INT_PWR_57_o_AND_539_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_6_3995,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA_7 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_MIIM_READY_EDGE_INT_PWR_57_o_AND_539_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_7_3996,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA_8 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_MIIM_READY_EDGE_INT_PWR_57_o_AND_539_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_8_3997,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA_9 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_MIIM_READY_EDGE_INT_PWR_57_o_AND_539_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_9_3998,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA_10 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_MIIM_READY_EDGE_INT_PWR_57_o_AND_539_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_10_3999,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA_11 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_MIIM_READY_EDGE_INT_PWR_57_o_AND_539_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_11_4000,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA_12 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_MIIM_READY_EDGE_INT_PWR_57_o_AND_539_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_12_4001,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA_13 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_MIIM_READY_EDGE_INT_PWR_57_o_AND_539_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_13_4002,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA_14 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_MIIM_READY_EDGE_INT_PWR_57_o_AND_539_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_14_4003,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA_15 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_MIIM_READY_EDGE_INT_PWR_57_o_AND_539_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_PHY_RD_DATA_15_4004,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_RX_DATA(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_MIIM_READY_D1_INT : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_gen_sync_0_sync_request_data_in,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_MA_MIIM_READY_D1_INT_4161
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_VLAN : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(27),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_VLAN_572
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PS_LT_DISABLE : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(24),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PS_LT_DISABLE_574
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_LT_DISABLE : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(25),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_LT_DISABLE_573
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CRC_MODE : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(29),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CRC_MODE_569
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_JUMBO_EN : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(30),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_JUMBO_EN_568
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_VLAN : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_536_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(27),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_VLAN_565
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_JUMBO_EN : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_536_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(30),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_JUMBO_EN_561
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_CRC_MODE_WR : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_536_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(29),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_CRC_MODE_WR_562
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_IFG_DEL_EN : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_536_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(25),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_IFG_DEL_EN_566
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_PHYAD_0 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_W_R_AND_537_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(24),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_PHYAD(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_PHYAD_1 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_W_R_AND_537_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(25),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_PHYAD(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_PHYAD_2 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_W_R_AND_537_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(26),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_PHYAD(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_PHYAD_3 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_W_R_AND_537_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(27),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_PHYAD(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_PHYAD_4 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_W_R_AND_537_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(28),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_PHYAD(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_CLK_DIVIDE_0 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0442_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_CLK_DIVIDE(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_CLK_DIVIDE_1 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0442_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_CLK_DIVIDE(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_CLK_DIVIDE_2 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0442_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(2),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_CLK_DIVIDE(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_CLK_DIVIDE_3 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0442_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(3),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_CLK_DIVIDE(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_CLK_DIVIDE_4 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0442_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(4),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_CLK_DIVIDE(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_CLK_DIVIDE_5 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0442_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(5),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_CLK_DIVIDE(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_REGAD_0 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_W_R_AND_537_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(16),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_REGAD(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_REGAD_1 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_W_R_AND_537_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(17),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_REGAD(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_REGAD_2 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_W_R_AND_537_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(18),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_REGAD(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_REGAD_3 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_W_R_AND_537_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(19),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_REGAD(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_REGAD_4 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_W_R_AND_537_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(20),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_REGAD(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_OP_0 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_W_R_AND_537_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(14),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_OP(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_OP_1 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_PWR_57_o_W_R_AND_537_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(15),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_MDIO_OP(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST_ENABLE : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0466_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(16),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST_ENABLE_577
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA_0 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0462_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA_1 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0462_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA_2 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0462_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(2),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA_3 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0462_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(3),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA_4 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0462_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(4),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA_5 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0462_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(5),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA_6 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0462_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(6),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA_7 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0462_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(7),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA_8 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0462_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(8),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA_9 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0462_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(9),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA_10 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0462_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(10),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA_11 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0462_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(11),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA_12 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0462_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(12),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA_13 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0462_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(13),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA_14 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0462_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(14),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA_15 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0462_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(15),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_MA_TX_DATA(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST_0 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0466_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST_1 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0466_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST_2 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0466_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(2),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST_3 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0466_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(3),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST_4 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0466_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(4),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST_5 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0466_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(5),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST_6 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0466_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(6),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST_7 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0466_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(7),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST_8 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0466_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(8),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST_9 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0466_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(9),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST_10 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0466_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(10),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST_11 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0466_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(11),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST_12 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0466_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(12),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST_13 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0466_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(13),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST_14 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0466_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(14),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST_15 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0466_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(15),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_LATENCY_ADJUST(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_EN : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_536_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(28),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_EN_564
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_EN : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(28),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_EN_571
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_FC_EN_0 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0496_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(29),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_enable_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_FC_EN_1 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0496_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(30),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_enable_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_REG : FD
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_WR_INT,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_REG_4141
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_SPEED_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0394_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(30),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_SPEED_1 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0394_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(31),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_0 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(47),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_1 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(46),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_2 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(45),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_3 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(44),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_4 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(43),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_5 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(42),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_6 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(41),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_7 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(40),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_8 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(39),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_9 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(38),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_10 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(37),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_11 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(36),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_12 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(35),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_13 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(34),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_14 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(33),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_15 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(32),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_16 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(31),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_17 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(30),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_18 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(29),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_19 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(28),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(19)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_20 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(27),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(20)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_21 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(26),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(21)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_22 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(25),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(22)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_23 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(24),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(23)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_24 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(23),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(24)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_25 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(22),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(25)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_26 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(21),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(26)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_27 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(20),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(27)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_28 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(19),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(28)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_29 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(18),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(29)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_30 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(17),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(30)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_31 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(16),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(31)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_32 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(15),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(32)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_33 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(14),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(33)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_34 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(13),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(34)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_35 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(12),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(35)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_36 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(11),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(36)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_37 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(10),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(37)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_38 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(9),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(38)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_39 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(8),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(39)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_40 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(7),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(40)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_41 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(6),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(41)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_42 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(5),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(42)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_43 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(4),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(43)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_44 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(3),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(44)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_45 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(2),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(45)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_46 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(1),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(46)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD_47 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_W_R_PWR_57_o_AND_535_o1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0497(0),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(47)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH_0 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0387_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_0_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH_1 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0387_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_1_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH_2 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0387_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_2_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH_3 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0387_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_3_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH_4 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0387_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_4_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH_5 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0387_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_5_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH_6 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0387_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_6_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH_7 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0387_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_7_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH_8 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0387_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_8_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH_9 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0387_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_9_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH_10 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0387_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_10_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH_11 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0387_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_11_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH_12 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0387_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_12_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH_13 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0387_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_13_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH_14 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0387_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_14_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_FRAME_LENGTH(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_0 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0381_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_0_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_1 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0381_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_1_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_2 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0381_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_2_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_3 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0381_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_3_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_4 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0381_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_4_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_5 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0381_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_5_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_6 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0381_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_6_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_7 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0381_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_7_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_8 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0381_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_8_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_9 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0381_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_9_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_10 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0381_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_10_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_11 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0381_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_11_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_12 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0381_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_12_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_13 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0381_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_13_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14 : FDE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_n0381_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH_14_INIT_RX_MAX_FRAME_LENGTH_14_mux_57_OUT_14_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_LENGTH(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_397,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_CE_0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_RDACK_579
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_WRACK : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_wrce_int_398,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_CE_0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_WRACK_578
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_0 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_RD_INT_inv_0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_1 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_RD_INT_inv_0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_2 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(2),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_RD_INT_inv_0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_3 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(3),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_RD_INT_inv_0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_4 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(4),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_RD_INT_inv_0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_5 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(5),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_RD_INT_inv_0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_6 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(6),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_RD_INT_inv_0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_7 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(7),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_RD_INT_inv_0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_8 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(8),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_RD_INT_inv_0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_9 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(9),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_RD_INT_inv_0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_10 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(10),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_RD_INT_inv_0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_11 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(11),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_RD_INT_inv_0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_12 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(12),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_RD_INT_inv_0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_13 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(13),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_RD_INT_inv_0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_14 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(14),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_RD_INT_inv_0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_15 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(15),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_RD_INT_inv_0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_16 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(16),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_RD_INT_inv_0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_17 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(17),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_RD_INT_inv_0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_18 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(18),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_RD_INT_inv_0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_19 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(19),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_RD_INT_inv_0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(19)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_20 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(20),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_RD_INT_inv_0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(20)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_21 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(21),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_RD_INT_inv_0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(21)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_22 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(22),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_RD_INT_inv_0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(22)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_23 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(23),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_RD_INT_inv_0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(23)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_24 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(24),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_RD_INT_inv_0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(24)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_25 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(25),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_RD_INT_inv_0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(25)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_26 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(26),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_RD_INT_inv_0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(26)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_27 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(27),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_RD_INT_inv_0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(27)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_28 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(28),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_RD_INT_inv_0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(28)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_29 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(29),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_RD_INT_inv_0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(29)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_30 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(30),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_RD_INT_inv_0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(30)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_31 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA_INT(31),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_BUS2IP_RD_INT_inv_0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_IP2BUS_DATA(31)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_4 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Result(4),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT_INT_val,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT_5 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Result(5),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_Mcount_COUNT_INT_val,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_COUNT_INT(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg_0 : FDE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT(0),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg_1 : FDE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT(1),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg_2 : FDE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg_3 : FDE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT(3),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg_4 : FDE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT(4),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg_5 : FDE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT(5),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg_6 : FDE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT(6),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg_7 : FDE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT(7),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_mac_tuser : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state_1_rx_enable_AND_7_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => rx_axis_mac_tuser
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_mac_tdata_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_1_rx_enable_AND_8_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg(0),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => rx_axis_mac_tdata(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_mac_tdata_1 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_1_rx_enable_AND_8_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg(1),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => rx_axis_mac_tdata(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_mac_tdata_2 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_1_rx_enable_AND_8_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg(2),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => rx_axis_mac_tdata(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_mac_tdata_3 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_1_rx_enable_AND_8_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg(3),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => rx_axis_mac_tdata(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_mac_tdata_4 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_1_rx_enable_AND_8_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg(4),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => rx_axis_mac_tdata(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_mac_tdata_5 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_1_rx_enable_AND_8_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg(5),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => rx_axis_mac_tdata(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_mac_tdata_6 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_1_rx_enable_AND_8_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg(6),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => rx_axis_mac_tdata(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_mac_tdata_7 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_1_rx_enable_AND_8_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_data_reg(7),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => rx_axis_mac_tdata(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_fsmfake0_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_next_rx_state(0),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_fsmfake0(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd2 : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd2_In,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd2_3954
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd1 : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd1_In,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_rx_axi_shim_rx_state_FSM_FFd1_3964
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_0 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_1 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_2 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(2),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_3 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(3),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_4 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(4),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_5 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(5),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_6 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(6),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_7 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(7),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_8 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(8),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_9 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(9),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_10 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(10),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_11 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(11),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_12 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(12),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_13 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(13),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_14 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(14),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_15 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(15),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_16 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(16),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_17 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(17),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_18 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(18),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_19 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(19),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(19)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_20 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(20),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(20)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_21 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(21),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(21)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_22 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(22),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(22)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_23 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(23),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(23)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_24 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(24),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(24)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_25 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(25),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(25)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_26 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(26),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(26)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_27 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(27),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(27)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_28 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(28),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(28)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_29 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(29),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(29)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_30 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(30),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(30)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int_31 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_data(31),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(31)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_rdce,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_397
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_wrce_int : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_wrce,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_wrce_int_398
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_rdack_reg : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_clk_en,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_rdack_reg_3953
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_wrack_reg : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_wrack_stats_ip2bus_wrack_af_OR_531_o,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_wrack_reg_3952
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_error_reg : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_error_261,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_error_reg_3951
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_0 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_0_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => NlwRenamedSig_OI_ip2bus_data(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_1 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_1_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => NlwRenamedSig_OI_ip2bus_data(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_2 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_2_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => NlwRenamedSig_OI_ip2bus_data(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_3 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_3_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => NlwRenamedSig_OI_ip2bus_data(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_4 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_4_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => NlwRenamedSig_OI_ip2bus_data(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_5 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_5_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => NlwRenamedSig_OI_ip2bus_data(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_6 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_6_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => NlwRenamedSig_OI_ip2bus_data(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_7 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_7_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => NlwRenamedSig_OI_ip2bus_data(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_8 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_8_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => NlwRenamedSig_OI_ip2bus_data(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_9 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_9_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => NlwRenamedSig_OI_ip2bus_data(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_10 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_10_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => NlwRenamedSig_OI_ip2bus_data(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_11 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_11_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => NlwRenamedSig_OI_ip2bus_data(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_12 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_12_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => NlwRenamedSig_OI_ip2bus_data(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_13 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_13_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => NlwRenamedSig_OI_ip2bus_data(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_14 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_14_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => NlwRenamedSig_OI_ip2bus_data(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_15 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_15_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => NlwRenamedSig_OI_ip2bus_data(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_16 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_16_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => NlwRenamedSig_OI_ip2bus_data(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_17 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_17_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => NlwRenamedSig_OI_ip2bus_data(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_18 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_18_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => NlwRenamedSig_OI_ip2bus_data(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_19 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_19_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => NlwRenamedSig_OI_ip2bus_data(19)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_20 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_20_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => NlwRenamedSig_OI_ip2bus_data(20)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_21 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_21_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => NlwRenamedSig_OI_ip2bus_data(21)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_22 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_22_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => NlwRenamedSig_OI_ip2bus_data(22)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_23 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_23_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => NlwRenamedSig_OI_ip2bus_data(23)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_24 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_24_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => NlwRenamedSig_OI_ip2bus_data(24)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_25 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_25_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => NlwRenamedSig_OI_ip2bus_data(25)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_26 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_26_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => NlwRenamedSig_OI_ip2bus_data(26)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_27 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_27_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => NlwRenamedSig_OI_ip2bus_data(27)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_28 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_28_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => NlwRenamedSig_OI_ip2bus_data(28)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_29 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_29_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => NlwRenamedSig_OI_ip2bus_data(29)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_30 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_30_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => NlwRenamedSig_OI_ip2bus_data(30)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_ip2bus_data_31 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_ip2bus_data_mux_sel_3_mux_21_OUT_31_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => NlwRenamedSig_OI_ip2bus_data(31)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int_0 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_bus2ip_addr_10_mux_4_OUT_0_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int_1 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_bus2ip_addr_10_mux_4_OUT_1_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int_2 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_bus2ip_addr_10_mux_4_OUT_2_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int_3 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_GND_111_o_bus2ip_addr_10_mux_4_OUT_3_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_1_compare_mac_data_1_OR_450_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_1_3896
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_2_compare_mac_data_2_OR_451_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_2_3895
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_3 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_3_compare_mac_data_3_OR_452_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_3_3894
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_4 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_4_compare_mac_data_4_OR_453_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_4_3893
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_5 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_5_compare_mac_data_5_OR_454_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_5_3892
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_6 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_6_compare_mac_data_6_OR_455_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_6_3891
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_7 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_7_compare_mac_data_7_OR_456_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_7_3890
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data_0_compare_mac_data_0_OR_449_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_bit_match_0_3889
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_0_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000103F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A5 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(0),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_uc_3532,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_uc_ram_data(0),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_0_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A5 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(0),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      SPO => 
NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_0_header_compare_dist_ram_SPO_UNCONNECTED
,
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_compare_mac_data(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_1_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A5 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(1),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_uc_3532,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_uc_ram_data(1),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_1_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A5 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(1),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      SPO => 
NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_1_header_compare_dist_ram_SPO_UNCONNECTED
,
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_compare_mac_data(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_2_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A5 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(2),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_uc_3532,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_uc_ram_data(2),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_2_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A5 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(2),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      SPO => 
NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_2_header_compare_dist_ram_SPO_UNCONNECTED
,
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_compare_mac_data(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_3_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A5 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(3),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_uc_3532,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_uc_ram_data(3),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_3_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A5 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(3),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      SPO => 
NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_3_header_compare_dist_ram_SPO_UNCONNECTED
,
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_compare_mac_data(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_4_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A5 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(4),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_uc_3532,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_uc_ram_data(4),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_4_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A5 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(4),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      SPO => 
NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_4_header_compare_dist_ram_SPO_UNCONNECTED
,
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_compare_mac_data(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_5_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A5 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(5),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_uc_3532,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_uc_ram_data(5),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_5_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A5 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(5),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      SPO => 
NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_5_header_compare_dist_ram_SPO_UNCONNECTED
,
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_compare_mac_data(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_6_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A5 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(6),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_uc_3532,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_uc_ram_data(6),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_6_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A5 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(6),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      SPO => 
NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_6_header_compare_dist_ram_SPO_UNCONNECTED
,
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_compare_mac_data(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_7_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000103F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A5 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(7),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_uc_3532,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_uc_ram_data(7),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_expected_mac_data(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_7_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A5 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(7),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      SPO => 
NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_byte_wide_ram_7_header_compare_dist_ram_SPO_UNCONNECTED
,
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_addr_regs_unicast_address_compare_compare_mac_data(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_1_compare_mac_data_1_OR_450_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_1_3864
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_2_compare_mac_data_2_OR_451_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_2_3863
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_3 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_3_compare_mac_data_3_OR_452_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_3_3862
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_4 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_4_compare_mac_data_4_OR_453_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_4_3861
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_5 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_5_compare_mac_data_5_OR_454_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_5_3860
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_6 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_6_compare_mac_data_6_OR_455_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_6_3859
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_7 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_7_compare_mac_data_7_OR_456_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_7_3858
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_0_compare_mac_data_0_OR_449_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_bit_match_0_3857
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_byte_wide_ram_0_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000103F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(0),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_0_3531,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(0, 0),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_byte_wide_ram_0_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(0),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_0_3530,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(0, 0),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_compare_mac_data_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_byte_wide_ram_1_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(1),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_0_3531,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(0, 1),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_byte_wide_ram_1_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(1),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_0_3530,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(0, 1),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_compare_mac_data_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_byte_wide_ram_2_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(2),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_0_3531,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(0, 2),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_byte_wide_ram_2_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(2),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_0_3530,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(0, 2),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_compare_mac_data_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_byte_wide_ram_3_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(3),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_0_3531,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(0, 3),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_byte_wide_ram_3_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(3),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_0_3530,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(0, 3),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_compare_mac_data_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_byte_wide_ram_4_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(4),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_0_3531,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(0, 4),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_byte_wide_ram_4_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(4),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_0_3530,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(0, 4),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_compare_mac_data_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_byte_wide_ram_5_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(5),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_0_3531,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(0, 5),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_byte_wide_ram_5_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(5),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_0_3530,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(0, 5),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_compare_mac_data_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_byte_wide_ram_6_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(6),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_0_3531,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(0, 6),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_byte_wide_ram_6_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(6),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_0_3530,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(0, 6),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_compare_mac_data_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_byte_wide_ram_7_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000103F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(7),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_0_3531,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(0, 7),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_expected_mac_data_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_byte_wide_ram_7_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(7),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_0_3530,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(0, 7),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_configurable_addresses_compare_mac_data_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_1_compare_mac_data_1_OR_450_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_1_3832
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_2_compare_mac_data_2_OR_451_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_2_3831
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_3 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_3_compare_mac_data_3_OR_452_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_3_3830
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_4 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_4_compare_mac_data_4_OR_453_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_4_3829
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_5 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_5_compare_mac_data_5_OR_454_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_5_3828
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_6 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_6_compare_mac_data_6_OR_455_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_6_3827
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_7 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_7_compare_mac_data_7_OR_456_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_7_3826
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_0_compare_mac_data_0_OR_449_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_bit_match_0_3825
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_byte_wide_ram_0_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000103F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(0),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_1_3529,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(1, 0),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_byte_wide_ram_0_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(0),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_1_3528,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(1, 0),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_compare_mac_data_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_byte_wide_ram_1_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(1),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_1_3529,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(1, 1),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_byte_wide_ram_1_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(1),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_1_3528,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(1, 1),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_compare_mac_data_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_byte_wide_ram_2_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(2),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_1_3529,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(1, 2),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_byte_wide_ram_2_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(2),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_1_3528,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(1, 2),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_compare_mac_data_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_byte_wide_ram_3_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(3),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_1_3529,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(1, 3),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_byte_wide_ram_3_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(3),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_1_3528,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(1, 3),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_compare_mac_data_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_byte_wide_ram_4_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(4),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_1_3529,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(1, 4),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_byte_wide_ram_4_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(4),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_1_3528,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(1, 4),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_compare_mac_data_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_byte_wide_ram_5_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(5),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_1_3529,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(1, 5),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_byte_wide_ram_5_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(5),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_1_3528,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(1, 5),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_compare_mac_data_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_byte_wide_ram_6_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(6),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_1_3529,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(1, 6),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_byte_wide_ram_6_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(6),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_1_3528,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(1, 6),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_compare_mac_data_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_byte_wide_ram_7_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000103F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(7),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_1_3529,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(1, 7),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_expected_mac_data_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_byte_wide_ram_7_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(7),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_1_3528,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(1, 7),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_configurable_addresses_compare_mac_data_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_1_compare_mac_data_1_OR_450_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_1_3800
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_2_compare_mac_data_2_OR_451_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_2_3799
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_3 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_3_compare_mac_data_3_OR_452_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_3_3798
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_4 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_4_compare_mac_data_4_OR_453_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_4_3797
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_5 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_5_compare_mac_data_5_OR_454_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_5_3796
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_6 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_6_compare_mac_data_6_OR_455_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_6_3795
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_7 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_7_compare_mac_data_7_OR_456_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_7_3794
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_0_compare_mac_data_0_OR_449_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_bit_match_0_3793
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_byte_wide_ram_0_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000103F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(0),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_2_3527,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(2, 0),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_byte_wide_ram_0_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(0),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_2_3526,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(2, 0),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_compare_mac_data_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_byte_wide_ram_1_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(1),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_2_3527,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(2, 1),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_byte_wide_ram_1_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(1),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_2_3526,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(2, 1),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_compare_mac_data_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_byte_wide_ram_2_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(2),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_2_3527,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(2, 2),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_byte_wide_ram_2_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(2),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_2_3526,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(2, 2),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_compare_mac_data_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_byte_wide_ram_3_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(3),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_2_3527,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(2, 3),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_byte_wide_ram_3_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(3),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_2_3526,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(2, 3),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_compare_mac_data_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_byte_wide_ram_4_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(4),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_2_3527,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(2, 4),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_byte_wide_ram_4_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(4),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_2_3526,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(2, 4),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_compare_mac_data_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_byte_wide_ram_5_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(5),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_2_3527,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(2, 5),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_byte_wide_ram_5_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(5),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_2_3526,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(2, 5),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_compare_mac_data_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_byte_wide_ram_6_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(6),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_2_3527,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(2, 6),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_byte_wide_ram_6_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(6),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_2_3526,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(2, 6),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_compare_mac_data_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_byte_wide_ram_7_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000103F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(7),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_2_3527,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(2, 7),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_expected_mac_data_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_byte_wide_ram_7_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(7),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_2_3526,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(2, 7),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_configurable_addresses_compare_mac_data_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_1_compare_mac_data_1_OR_450_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_1_3768
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_2_compare_mac_data_2_OR_451_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_2_3767
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_3 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_3_compare_mac_data_3_OR_452_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_3_3766
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_4 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_4_compare_mac_data_4_OR_453_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_4_3765
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_5 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_5_compare_mac_data_5_OR_454_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_5_3764
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_6 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_6_compare_mac_data_6_OR_455_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_6_3763
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_7 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_7_compare_mac_data_7_OR_456_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_7_3762
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_0_compare_mac_data_0_OR_449_o
,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_bit_match_0_3761
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_byte_wide_ram_0_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000103F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(0),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_3_3525,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(3, 0),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_byte_wide_ram_0_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(0),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_3_3524,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(3, 0),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_compare_mac_data_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_byte_wide_ram_1_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(1),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_3_3525,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(3, 1),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_byte_wide_ram_1_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(1),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_3_3524,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(3, 1),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_compare_mac_data_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_byte_wide_ram_2_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(2),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_3_3525,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(3, 2),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_byte_wide_ram_2_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(2),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_3_3524,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(3, 2),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_compare_mac_data_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_byte_wide_ram_3_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(3),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_3_3525,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(3, 3),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_byte_wide_ram_3_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(3),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_3_3524,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(3, 3),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_compare_mac_data_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_byte_wide_ram_4_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(4),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_3_3525,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(3, 4),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_byte_wide_ram_4_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(4),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_3_3524,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(3, 4),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_compare_mac_data_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_byte_wide_ram_5_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(5),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_3_3525,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(3, 5),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_byte_wide_ram_5_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(5),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_3_3524,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(3, 5),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_compare_mac_data_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_byte_wide_ram_6_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(6),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_3_3525,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(3, 6),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_byte_wide_ram_6_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(6),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_3_3524,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(3, 6),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_compare_mac_data_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_byte_wide_ram_7_header_field_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000103F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(7),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_field_wr_3_3525,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_field_data(3, 7),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_expected_mac_data_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_byte_wide_ram_7_header_compare_dist_ram : 
RAM64X1D
    generic map(
      INIT => X"000000000000003F"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(1),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_1_0_Q(0),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534,
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535,
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536,
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(7),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => bus2ip_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_compare_wr_3_3524,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_compare_data(3, 7),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_configurable_addresses_compare_mac_data_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcast_byte_match : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_7_PWR_73_o_equal_11_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcast_byte_match_3602
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_DATA_VALID_EARLY,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_3585
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_bus2ip_ce_bus2ip_wrce_AND_837_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(5),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_5_3537
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_bus2ip_ce_bus2ip_wrce_AND_837_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(4),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_4_3536
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_bus2ip_ce_bus2ip_wrce_AND_837_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(3),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_3_3535
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_bus2ip_ce_bus2ip_wrce_AND_837_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(2),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_addr_2_3534
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg1_3585,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_reg2_3609
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_match : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0587_inv_3481,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_match_GND_101_o_MUX_1820_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_match_3588
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_srl16_reg1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_srl16,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_srl16_reg1_3587
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_access_reg : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_access_3523,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_access_reg_3570
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_0 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0671_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_0_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_1 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0671_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_1_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_2 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0671_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_2_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_3 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0671_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_3_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_4 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0671_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_4_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_5 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0671_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_5_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_6 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0671_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_6_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_7 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0671_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_7_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_8 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0671_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_8_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_9 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0671_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_9_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_10 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0671_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_10_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_11 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0671_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_11_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_12 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0671_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_12_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_13 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0671_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_13_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_14 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0671_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_14_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_15 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0671_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_15_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_16 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0671_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_16_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_17 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0671_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_17_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_18 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0671_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_18_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_19 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0671_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_19_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(19)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_20 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0671_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_20_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(20)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_21 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0671_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_21_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(21)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_22 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0671_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_22_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(22)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_23 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0671_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_23_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(23)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_24 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0671_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_24_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(24)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_25 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0671_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_25_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(25)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_26 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0671_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_26_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(26)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_27 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0671_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_27_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(27)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_28 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0671_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_28_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(28)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_29 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0671_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_29_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(29)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_30 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0671_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_30_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(30)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0671_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift_31_bus2ip_data_31_mux_76_OUT_31_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_cpu_data_shift(31)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data_0 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_29_OUT_0_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data_1 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_29_OUT_1_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data_2 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_29_OUT_2_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data_3 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_29_OUT_3_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data_4 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_29_OUT_4_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data_5 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_29_OUT_5_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data_6 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_29_OUT_6_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data_7 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2_pause_addr_7_wide_mux_29_OUT_7_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_4 : FD
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_promiscuous_mode_sample_3584,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_4_284
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe_0 : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count_cy(0),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe_1 : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count_lut(1),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe_2 : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count_lut(2),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcastaddressmatch_int : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0587_inv_3481,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcastaddressmatch_int_GND_101_o_MUX_1737_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcastaddressmatch_int_3601
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pauseaddressmatch_int : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0587_inv_3481,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pauseaddressmatch_int_GND_101_o_MUX_1782_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pauseaddressmatch_int_3595
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_specialpauseaddressmatch_int : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0587_inv_3481,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_specialpauseaddressmatch_int_GND_101_o_MUX_1794_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_specialpauseaddressmatch_int_3593
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_srl16_reg2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_srl16_reg1_3587,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_srl16_reg2_3586
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg : FD
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_3533,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_3579
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcastaddressmatch : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcastaddressmatch_int_3601,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcastaddressmatch_323
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pauseaddressmatch : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pauseaddressmatch_int_3595,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pauseaddressmatch_324
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_reg : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_comb,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_match_reg_3594
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_specialpauseaddressmatch : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_specialpauseaddressmatch_int_3593,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_specialpauseaddressmatch_325
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_configurable_match_cap_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0626_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_configurable_match_cap_0_GND_101_o_MUX_1801_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_configurable_match_cap_0_3592
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_configurable_match_cap_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0626_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_configurable_match_cap_1_GND_101_o_MUX_1806_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_configurable_match_cap_1_3591
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_configurable_match_cap_2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0626_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_configurable_match_cap_2_GND_101_o_MUX_1811_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_configurable_match_cap_2_3590
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_configurable_match_cap_3 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0626_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_configurable_match_cap_3_GND_101_o_MUX_1816_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_configurable_match_cap_3_3589
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_byte_0 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_GND_101_o_uc_ram_data_7_mux_133_OUT_0_Q,
      R => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_byte(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_byte_1 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_GND_101_o_uc_ram_data_7_mux_133_OUT_1_Q,
      R => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_byte(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_byte_2 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_GND_101_o_uc_ram_data_7_mux_133_OUT_2_Q,
      R => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_byte(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_byte_3 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_GND_101_o_uc_ram_data_7_mux_133_OUT_3_Q,
      R => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_byte(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_byte_4 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_GND_101_o_uc_ram_data_7_mux_133_OUT_4_Q,
      R => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_byte(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_byte_5 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_GND_101_o_uc_ram_data_7_mux_133_OUT_5_Q,
      R => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_byte(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_byte_6 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_GND_101_o_uc_ram_data_7_mux_133_OUT_6_Q,
      R => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_byte(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_byte_7 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_GND_101_o_uc_ram_data_7_mux_133_OUT_7_Q,
      R => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_byte(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe_2_GND_101_o_MUX_1773_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_3611
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_unicastaddressmatch : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_unicast_match_cap_3600,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_unicastaddressmatch_322
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_srl16(0),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_0_288
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_srl16(1),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_1_287
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_srl16(2),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_2_286
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_3 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_srl16(3),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_3_285
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_0 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(8),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_1 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(9),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_2 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(10),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_3 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(11),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_4 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(12),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_5 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(13),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_6 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(14),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_7 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(15),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_8 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(16),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_9 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(17),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_10 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(18),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_11 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(19),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_12 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(20),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_13 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(21),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_14 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(22),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_15 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(23),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_16 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(24),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_17 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(25),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_18 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(26),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_19 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(27),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(19)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_20 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(28),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(20)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_21 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(29),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(21)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_22 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(30),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(22)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_23 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(31),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(23)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_24 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_byte(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(24)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_25 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_byte(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(25)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_26 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_byte(2),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(26)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_27 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_byte(3),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(27)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_28 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_byte(4),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(28)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_29 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_byte(5),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(29)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_30 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_byte(6),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(30)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data_31 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_byte(7),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ram_rd_reg_inv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_ip2bus_data(31)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_reg : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_7_expected_pause_data_7_equal_33_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_pause_match_reg_3596
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0580_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0580_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter1,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0580_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter2,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_3 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0580_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter3,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_4 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0580_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter4,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_5 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0580_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_counter5,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0601_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0601_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count1,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_n0601_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_Mcount_load_count2,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_0_header_field_dist_ram : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(2),
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A4 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A5 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data(0),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => rx_axi_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_3611,
      SPO => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_0_header_field_dist_ram_SPO_UNCONNECTED,
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_1_header_field_dist_ram : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(2),
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A4 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A5 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data(1),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_0_1_5113,
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_1_1_5114,
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => rx_axi_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_3611,
      SPO => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_1_header_field_dist_ram_SPO_UNCONNECTED,
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_2_header_field_dist_ram : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(2),
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A4 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A5 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data(2),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_0_1_5113,
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_1_1_5114,
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_2_1_5112,
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_3_1_5111,
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_4_1_5138,
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => rx_axi_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_3611,
      SPO => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_2_header_field_dist_ram_SPO_UNCONNECTED,
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_3_header_field_dist_ram : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(2),
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A4 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A5 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data(3),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_0_1_5113,
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_1_1_5114,
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => rx_axi_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_3611,
      SPO => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_3_header_field_dist_ram_SPO_UNCONNECTED,
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_4_header_field_dist_ram : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(2),
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A4 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A5 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data(4),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_0_1_5113,
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_1_1_5114,
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => rx_axi_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_3611,
      SPO => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_4_header_field_dist_ram_SPO_UNCONNECTED,
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_5_header_field_dist_ram : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(2),
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A4 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A5 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data(5),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_0_1_5113,
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_1_1_5114,
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_2_1_5112,
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_3_1_5111,
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_4_1_5138,
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => rx_axi_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_3611,
      SPO => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_5_header_field_dist_ram_SPO_UNCONNECTED,
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_6_header_field_dist_ram : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(2),
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A4 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A5 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data(6),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_0_1_5113,
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_1_1_5114,
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_2_1_5112,
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_3_1_5111,
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => rx_axi_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_3611,
      SPO => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_6_header_field_dist_ram_SPO_UNCONNECTED,
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_7_header_field_dist_ram : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_count_pipe(2),
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A4 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A5 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_data(7),
      DPRA0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      DPRA1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      DPRA2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      DPRA3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(3),
      DPRA4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(4),
      DPRA5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(5),
      WCLK => rx_axi_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_load_wr_3611,
      SPO => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_byte_wide_ram_7_header_field_dist_ram_SPO_UNCONNECTED,
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_expected_pause_data(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_delay_rx_data_valid : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      A1 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      CE => rx_enable,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_DATA_VALID_EARLY,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_data_valid_srl16,
      Q15 => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_delay_rx_data_valid_Q15_UNCONNECTED
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_match_filters_0_delay_configurable_match : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      CE => rx_enable,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_configurable_match_cap_0_3592,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_srl16(0),
      Q15 => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_match_filters_0_delay_configurable_match_Q15_UNCONNECTED
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_match_filters_1_delay_configurable_match : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      CE => rx_enable,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_configurable_match_cap_1_3591,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_srl16(1),
      Q15 => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_match_filters_1_delay_configurable_match_Q15_UNCONNECTED
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_match_filters_2_delay_configurable_match : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      CE => rx_enable,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_configurable_match_cap_2_3590,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_srl16(2),
      Q15 => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_match_filters_2_delay_configurable_match_Q15_UNCONNECTED
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_match_filters_3_delay_configurable_match : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      CE => rx_enable,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_configurable_match_cap_3_3589,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rx_filter_match_srl16(3),
      Q15 => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_match_filters_3_delay_configurable_match_Q15_UNCONNECTED
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_address_0_LUT3_special_pause_inst : LUT3
    generic map(
      INIT => X"21"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_address_1_LUT3_special_pause_inst : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_0_1_5113,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_1_1_5114,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_2_1_5112,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_address_2_LUT3_special_pause_inst : LUT3
    generic map(
      INIT => X"00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_0_1_5113,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_1_1_5114,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_2_1_5112,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_address_3_LUT3_special_pause_inst : LUT3
    generic map(
      INIT => X"00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_0_1_5113,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_1_1_5114,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_2_1_5112,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_address_4_LUT3_special_pause_inst : LUT3
    generic map(
      INIT => X"00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_0_1_5113,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_1_1_5114,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_2_1_5112,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_address_5_LUT3_special_pause_inst : LUT3
    generic map(
      INIT => X"00"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_0_1_5113,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_1_1_5114,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_2_1_5112,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_address_6_LUT3_special_pause_inst : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_0_1_5113,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_1_1_5114,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter_2_1_5112,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_address_7_LUT3_special_pause_inst : LUT3
    generic map(
      INIT => X"06"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_counter(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_special_pause_addr_lut(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_resync_promiscuous_mode_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_resync_promiscuous_mode_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_resync_promiscuous_mode_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_resync_promiscuous_mode_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_resync_promiscuous_mode_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_resync_promiscuous_mode_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_sync_enable_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_sync_enable_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_sync_enable_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_sync_enable_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_sync_enable_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_3_sync_enable_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_sync_enable_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_sync_enable_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_sync_enable_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_sync_enable_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_sync_enable_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_2_sync_enable_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_sync_enable_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_sync_enable_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_sync_enable_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_sync_enable_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_sync_enable_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_1_sync_enable_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_sync_enable_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_sync_enable_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_sync_enable_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_sync_enable_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_sync_enable_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_address_filters_0_sync_enable_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_sync_update_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_sync_update_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_sync_update_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_sync_update_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_sync_update_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_sync_update_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_0 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_1 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_2 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(2),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_3 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(3),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_4 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(4),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_5 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(5),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_6 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(6),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_7 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(7),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_8 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(8),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_9 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(9),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_10 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(10),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_11 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(11),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_12 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(12),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_13 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(13),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_14 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(14),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_15 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(15),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_16 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(16),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_17 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(17),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_18 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(18),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_19 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(19),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(19)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_20 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(20),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(20)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_21 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(21),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(21)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_22 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(22),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(22)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_23 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(23),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(23)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_24 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(24),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(24)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_25 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(25),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(25)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_26 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(26),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(26)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_27 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(27),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(27)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_28 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(28),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(28)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_29 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(29),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(29)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_30 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(30),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(30)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int_31 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(31),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_data_int(31)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_comb_bus2ip_ce_AND_766_o,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_ce_int_3379
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_af_select_reg_0 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_n0189_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_af_select_reg(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_af_select_reg_1 : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_n0189_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_af_select_reg(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_promiscuous_mode_reg : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_n0189_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_data_int(31),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_resync_promiscuous_mode_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int_2 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_addr(2),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int_3 : FDR
    port map (
      C => bus2ip_clk,
      D => bus2ip_addr(3),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int_4 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_comb(4),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int_5 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_comb(5),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int_6 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_af_pat_msk_slt_comb,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int_7 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_af_select_reg(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int_8 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_af_select_reg(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_bus2ip_addr_int(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_0 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_0_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_1 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_1_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_2 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_2_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_3 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_3_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_4 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_4_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_5 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_5_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_6 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_6_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_7 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_7_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_8 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_8_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_9 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_9_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_10 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_10_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_11 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_11_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_12 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_12_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_13 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_13_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_14 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_14_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_15 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_15_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_16 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_16_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_17 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_17_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_18 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_18_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_19 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_19_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(19)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_20 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_20_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(20)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_21 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_21_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(21)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_22 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_22_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(22)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_23 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_23_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(23)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_24 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_24_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(24)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_25 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_25_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(25)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_26 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_26_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(26)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_27 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_27_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(27)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_28 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_28_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(28)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_29 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_29_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(29)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_30 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_30_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(30)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_31 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data_int_31_bus2ip_addr_2_mux_21_OUT_31_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_ip2bus_data(31)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_gen_sync_0_sync_request_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_gen_sync_0_sync_request_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_gen_sync_0_sync_request_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_gen_sync_0_sync_request_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_gen_sync_0_sync_request_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_gen_sync_0_sync_request_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_rdce_int : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_rdce_int_397,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_rdce_int_3329
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_wrce_int : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_wrce_int_398,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_wrce_int_3330
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_cs_int : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(2),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_bus2ip_cs_int_3327
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_intr_sync_reg_0 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_gen_sync_0_sync_request_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_intr_sync_reg_0_3328
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_GND_67_o_bus2ip_rdce_int_MUX_1310_o,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_rdack_282
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_wrack : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_GND_67_o_bus2ip_wrce_int_MUX_1311_o,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INTCGEN_intc_ip2bus_wrack_281
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_GOOD_FRAME_IN_TX_REG_3294
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_REG : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_3020,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_COUNT_SET_REG_3301
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_0_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_246_o12_3237,
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_0_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mmux_COUNT_SET_GND_31_o_MUX_246_o12_3237,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_1_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(0),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_1_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(0),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_2_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(1),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_2_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(1),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(2),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_3_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(2),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_3_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(2),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(3),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_4_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(3),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_4_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(3),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_5_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(4),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_5_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(4),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_6_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(5),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_6_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(5),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(6),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_7_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(6),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_7_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(6),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(7),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_8_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(7),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_8_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(7),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT8
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_9_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(8),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_9_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(8),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(9),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT9
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_10_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(9),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_10_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(9),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(10),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT10
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_11_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(10),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_11_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(10),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT11
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_12_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(11),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_12_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(11),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT12
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_13_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(12),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_13_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(12),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(13),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT13
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy_14_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(13),
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_14_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(13),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT14
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_xor_15_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_cy(14),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT_lut(15),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT15
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv_3291,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv_3291,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT1,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv_3291,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT2,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv_3291,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT3,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv_3291,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT4,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv_3291,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT5,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv_3291,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT6,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv_3291,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT7,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_8 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv_3291,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT8,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_9 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv_3291,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT9,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_10 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv_3291,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT10,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_11 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv_3291,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT11,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_12 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv_3291,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT12,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_13 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv_3291,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT13,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_14 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv_3291,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT14,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_n0068_inv_3291,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_COUNT15,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA1,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA2,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA3,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA4,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_Mcount_PAUSE_QUANTA5,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_n0034_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(0),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_n0034_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(1),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_n0034_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(2),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_3 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_n0034_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(3),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_4 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_n0034_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(4),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_5 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_n0034_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(5),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_6 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_n0034_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(6),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_7 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_n0034_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(7),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_8 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_n0034_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(8),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_9 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_n0034_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(9),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_10 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_n0034_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(10),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_11 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_n0034_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(11),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_12 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_n0034_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(12),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_13 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_n0034_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(13),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_14 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_n0034_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(14),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX_15 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_n0034_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(15),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_VALUE_TO_TX(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_209,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN1_3233
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_TO_TX : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN1_GOOD_FRAME_IN3_OR_97_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_sync_good_rx_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_n0034_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_PAUSE_REQ_LOCAL,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_PAUSE_REQ_TO_TX_3025
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN1_3233,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN2_3235
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN3 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN2_3235,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_GOOD_FRAME_IN3_3234
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(0),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(1),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(2),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(3),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(4),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(5),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(6),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(7),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_8 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(8),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_9 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(9),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_10 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(10),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_11 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(11),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_12 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(12),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_13 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(13),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_14 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(14),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_15 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(15),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_16 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(16),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_17 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(17),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_18 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(18),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_19 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(19),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(19)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_20 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(20),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(20)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_21 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(21),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(21)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_22 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(22),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(22)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_23 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(23),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(23)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_24 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(24),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(24)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_25 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(25),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(25)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_26 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(26),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(26)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_27 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(27),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(27)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_28 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(28),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(28)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_29 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(29),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(29)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_30 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(30),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(30)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_31 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(31),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(31)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_32 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(32),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(32)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_33 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(33),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(33)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_34 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(34),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(34)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_35 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(35),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(35)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_36 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(36),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(36)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_37 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(37),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(37)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_38 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(38),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(38)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_39 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(39),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(39)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_40 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(40),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(40)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_41 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(41),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(41)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_42 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(42),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(42)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_43 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(43),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(43)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_44 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(44),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(44)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_45 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(45),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(45)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_46 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(46),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(46)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD_47 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0172_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PAUSE_AD(47),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_SOURCE_HELD(47)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0176_inv,
      D => pause_val(0),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0176_inv,
      D => pause_val(1),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0176_inv,
      D => pause_val(2),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0176_inv,
      D => pause_val(3),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0176_inv,
      D => pause_val(4),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0176_inv,
      D => pause_val(5),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0176_inv,
      D => pause_val(6),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0176_inv,
      D => pause_val(7),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_8 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0176_inv,
      D => pause_val(8),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_9 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0176_inv,
      D => pause_val(9),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_10 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0176_inv,
      D => pause_val(10),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_11 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0176_inv,
      D => pause_val(11),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_12 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0176_inv,
      D => pause_val(12),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_13 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0176_inv,
      D => pause_val(13),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_14 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0176_inv,
      D => pause_val(14),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_15 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0176_inv,
      D => pause_val(15),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_valid_225,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG_3165
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_INT : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_ACK_IN,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_INT_3164
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_REG : FDSE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_INV_44_o,
      S => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_END_OF_TX_REG_3146
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0183_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(0),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0183_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(1),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0183_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(2),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0183_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(3),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0183_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(4),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0183_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(5),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0183_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(6),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0183_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD(7),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_PAUSE_VALUE_SAMPLE(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_COMB,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_OUT_279
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_CONTROL : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_Mux_26_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_AVAIL_CONTROL_3155
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_0_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_1_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_2_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_3_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_4_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_5_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_6_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_4_GND_28_o_wide_mux_25_OUT_7_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_CONTROL(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_In,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd2_3119
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_In,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_STATE_COUNT_FSM_FFd1_3166
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0200_inv_3118,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Result(2),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mcount_DATA_COUNT_val,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_n0200_inv_3118,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Result(3),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_Mcount_DATA_COUNT_val,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_COUNT(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_ACK_OUT : MUXF5
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_ACK_IN,
      I1 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_MUX_CONTROL_3144,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_ACK_COMB
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0100_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(0),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0100_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(1),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY_2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0100_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(2),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY_3 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0100_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(3),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY_4 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0100_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(4),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY_5 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0100_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(5),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY_6 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0100_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(6),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY_7 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0100_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(7),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_OPCODE_EARLY(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv1_3080,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(15),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv1_3080,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(14),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv1_3080,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(13),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_3 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv1_3080,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(12),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_4 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv1_3080,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(11),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_5 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv1_3080,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(10),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_6 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv1_3080,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(9),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_7 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv1_3080,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(8),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_8 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv1_3080,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(7),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_9 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv1_3080,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(6),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_10 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv1_3080,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(5),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_11 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv1_3080,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(4),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_12 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv1_3080,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(3),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_13 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv1_3080,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(2),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_14 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv1_3080,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE_15 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0123_inv1_3080,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0105(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_PAUSE_VALUE(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0127_inv_3078,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Result(2),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0127_inv_3078,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Result(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_3 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0127_inv_3078,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Result(3),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_4 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0127_inv_3078,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Result(4),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_n0127_inv_3078,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Result(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_COUNT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(0),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(1),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(2),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(3),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(4),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(5),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(6),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(7),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_DATA_INT(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(0),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(1),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT_2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(2),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT_3 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(3),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT_4 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(4),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT_5 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(5),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT_6 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(6),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT_7 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(7),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_INT(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_VALID_INT : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_VALID_FINAL_208,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_DATA_VALID_INT_275
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_UNDERRUN_INT : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_underrun_226,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_TX_UNDERRUN_INT_3017
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GOOD_FRAME_INT : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GOOD_FRAME_COMB,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_GOOD_FRAME_INT_273
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_FRAME_INT : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_FRAME_COMB,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_RX_BAD_FRAME_INT_274
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_duplex_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_duplex_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_duplex_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_duplex_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_duplex_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_enable_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_enable_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_enable_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_enable_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_enable_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_tx_enable_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_duplex_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_duplex_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_duplex_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_duplex_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_duplex_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_enable_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_enable_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_enable_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_enable_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_enable_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_FLOW_sync_rx_enable_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_0_fast_statistics_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_0_fast_statistics_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_0_fast_statistics_increment_vector_sync_reg_3010
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_0_fast_statistics_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_0_fast_statistics_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_0_fast_statistics_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_0_fast_statistics_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_0_fast_statistics_sync_inc_vector_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_0_fast_statistics_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_1_fast_statistics_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_1_fast_statistics_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_1_fast_statistics_increment_vector_sync_reg_3007
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_1_fast_statistics_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_1_fast_statistics_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_1_fast_statistics_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_1_fast_statistics_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_1_fast_statistics_sync_inc_vector_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_1_fast_statistics_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_2_fast_statistics_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_2_fast_statistics_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_2_fast_statistics_increment_vector_sync_reg_3004
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_2_fast_statistics_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_2_fast_statistics_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_2_fast_statistics_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_2_fast_statistics_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_2_fast_statistics_sync_inc_vector_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_2_fast_statistics_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_3_fast_statistics_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_3_fast_statistics_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_3_fast_statistics_increment_vector_sync_reg_3001
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_3_fast_statistics_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_3_fast_statistics_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_3_fast_statistics_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_3_fast_statistics_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_3_fast_statistics_sync_inc_vector_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_3_fast_statistics_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_4_frame_size_stats1_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_4_frame_size_stats1_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_4_frame_size_stats1_increment_vector_sync_reg_2998
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_4_frame_size_stats1_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_4_frame_size_stats1_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_4_frame_size_stats1_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_4_frame_size_stats1_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(4),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_4_frame_size_stats1_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_5_frame_size_stats1_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_5_frame_size_stats1_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_5_frame_size_stats1_increment_vector_sync_reg_2995
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_5_frame_size_stats1_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_5_frame_size_stats1_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_5_frame_size_stats1_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_5_frame_size_stats1_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(5),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_5_frame_size_stats1_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_6_frame_size_stats1_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_6_frame_size_stats1_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_6_frame_size_stats1_increment_vector_sync_reg_2992
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_6_frame_size_stats1_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_6_frame_size_stats1_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_6_frame_size_stats1_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_6_frame_size_stats1_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(6),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_6_frame_size_stats1_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_7_frame_size_stats1_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_7_frame_size_stats1_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_7_frame_size_stats1_increment_vector_sync_reg_2989
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_7_frame_size_stats1_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_7_frame_size_stats1_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_7_frame_size_stats1_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_7_frame_size_stats1_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(7),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_7_frame_size_stats1_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_8_frame_size_stats1_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_8_frame_size_stats1_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_8_frame_size_stats1_increment_vector_sync_reg_2986
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_8_frame_size_stats1_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_8_frame_size_stats1_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_8_frame_size_stats1_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_8_frame_size_stats1_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(8),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_8_frame_size_stats1_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_9_frame_size_stats1_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_9_frame_size_stats1_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_9_frame_size_stats1_increment_vector_sync_reg_2983
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_9_frame_size_stats1_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_9_frame_size_stats1_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_9_frame_size_stats1_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_9_frame_size_stats1_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(9),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_9_frame_size_stats1_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_10_frame_size_stats1_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_10_frame_size_stats1_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_10_frame_size_stats1_increment_vector_sync_reg_2980
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_10_frame_size_stats1_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_10_frame_size_stats1_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_10_frame_size_stats1_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_10_frame_size_stats1_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(10),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control1_10_frame_size_stats1_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_11_frame_size_stats2_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_11_frame_size_stats2_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_11_frame_size_stats2_increment_vector_sync_reg_2977
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_11_frame_size_stats2_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_11_frame_size_stats2_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_11_frame_size_stats2_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_11_frame_size_stats2_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(11),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_11_frame_size_stats2_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_12_frame_size_stats2_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_12_frame_size_stats2_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_12_frame_size_stats2_increment_vector_sync_reg_2974
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_12_frame_size_stats2_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_12_frame_size_stats2_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_12_frame_size_stats2_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_12_frame_size_stats2_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(12),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_12_frame_size_stats2_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_13_frame_size_stats2_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_13_frame_size_stats2_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_13_frame_size_stats2_increment_vector_sync_reg_2971
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_13_frame_size_stats2_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_13_frame_size_stats2_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_13_frame_size_stats2_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_13_frame_size_stats2_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(13),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_13_frame_size_stats2_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_14_frame_size_stats2_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_14_frame_size_stats2_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_14_frame_size_stats2_increment_vector_sync_reg_2968
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_14_frame_size_stats2_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_14_frame_size_stats2_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_14_frame_size_stats2_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_14_frame_size_stats2_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(14),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_14_frame_size_stats2_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_15_frame_size_stats2_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_15_frame_size_stats2_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_15_frame_size_stats2_increment_vector_sync_reg_2965
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_15_frame_size_stats2_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_15_frame_size_stats2_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_15_frame_size_stats2_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_15_frame_size_stats2_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(15),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_15_frame_size_stats2_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_16_frame_size_stats2_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_16_frame_size_stats2_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_16_frame_size_stats2_increment_vector_sync_reg_2962
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_16_frame_size_stats2_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_16_frame_size_stats2_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_16_frame_size_stats2_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_16_frame_size_stats2_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(16),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_16_frame_size_stats2_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_17_frame_size_stats2_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_17_frame_size_stats2_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_17_frame_size_stats2_increment_vector_sync_reg_2959
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_17_frame_size_stats2_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_17_frame_size_stats2_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_17_frame_size_stats2_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_17_frame_size_stats2_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(17),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_frame_size_bin_control2_17_frame_size_stats2_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_18_general_statisics_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_18_general_statisics_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_18_general_statisics_increment_vector_sync_reg_2956
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_18_general_statisics_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_18_general_statisics_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_18_general_statisics_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_18_general_statisics_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(18),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_18_general_statisics_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_19_general_statisics_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_19_general_statisics_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_19_general_statisics_increment_vector_sync_reg_2953
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_19_general_statisics_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_19_general_statisics_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_19_general_statisics_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_19_general_statisics_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(19),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_19_general_statisics_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_20_general_statisics_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_20_general_statisics_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_20_general_statisics_increment_vector_sync_reg_2950
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_20_general_statisics_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_20_general_statisics_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_20_general_statisics_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_20_general_statisics_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(20),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_20_general_statisics_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_21_general_statisics_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_21_general_statisics_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_21_general_statisics_increment_vector_sync_reg_2947
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_21_general_statisics_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_21_general_statisics_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_21_general_statisics_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_21_general_statisics_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(21),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_21_general_statisics_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_22_general_statisics_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_22_general_statisics_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_22_general_statisics_increment_vector_sync_reg_2944
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_22_general_statisics_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_22_general_statisics_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_22_general_statisics_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_22_general_statisics_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(22),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_22_general_statisics_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_23_general_statisics_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_23_general_statisics_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_23_general_statisics_increment_vector_sync_reg_2941
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_23_general_statisics_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_23_general_statisics_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_23_general_statisics_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_23_general_statisics_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(23),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_23_general_statisics_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_24_general_statisics_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_24_general_statisics_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_24_general_statisics_increment_vector_sync_reg_2938
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_24_general_statisics_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_24_general_statisics_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_24_general_statisics_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_24_general_statisics_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(24),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_24_general_statisics_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_25_general_statisics_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_25_general_statisics_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_25_general_statisics_increment_vector_sync_reg_2935
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_25_general_statisics_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_25_general_statisics_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_25_general_statisics_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_25_general_statisics_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(25),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_25_general_statisics_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_26_general_statisics_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_26_general_statisics_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_26_general_statisics_increment_vector_sync_reg_2932
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_26_general_statisics_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_26_general_statisics_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_26_general_statisics_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_26_general_statisics_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(26),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_26_general_statisics_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_27_general_statisics_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_27_general_statisics_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_27_general_statisics_increment_vector_sync_reg_2929
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_27_general_statisics_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_27_general_statisics_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_27_general_statisics_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_27_general_statisics_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(27),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_27_general_statisics_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_28_general_statisics_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_28_general_statisics_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_28_general_statisics_increment_vector_sync_reg_2926
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_28_general_statisics_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_28_general_statisics_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_28_general_statisics_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_28_general_statisics_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(28),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_28_general_statisics_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_29_general_statisics_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_29_general_statisics_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_29_general_statisics_increment_vector_sync_reg_2923
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_29_general_statisics_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_29_general_statisics_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_29_general_statisics_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_29_general_statisics_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(29),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_29_general_statisics_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_30_general_statisics_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_30_general_statisics_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_30_general_statisics_increment_vector_sync_reg_2920
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_30_general_statisics_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_30_general_statisics_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_30_general_statisics_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_30_general_statisics_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(30),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_30_general_statisics_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_31_general_statisics_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_31_general_statisics_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_31_general_statisics_increment_vector_sync_reg_2917
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_31_general_statisics_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_31_general_statisics_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_31_general_statisics_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_31_general_statisics_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(31),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_31_general_statisics_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_32_general_statisics_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_32_general_statisics_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_32_general_statisics_increment_vector_sync_reg_2914
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_32_general_statisics_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_32_general_statisics_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_32_general_statisics_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_32_general_statisics_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(32),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_32_general_statisics_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_33_general_statisics_increment_vector_sync_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_33_general_statisics_sync_inc_vector_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => 
U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_33_general_statisics_increment_vector_sync_reg_2911
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_33_general_statisics_sync_inc_vector_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_33_general_statisics_sync_inc_vector_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_33_general_statisics_sync_inc_vector_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_33_general_statisics_sync_inc_vector_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => increment_vector(33),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_general_statisic_control_33_general_statisics_sync_inc_vector_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_RX_RESET_I_R1 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_axi_clk,
      D => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      PRE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_RX_RST_ASYNCH,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_RX_RESET_I_R1_2908
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_RX_RESET_I_R2 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_RX_RESET_I_R1_2908,
      PRE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_RX_RST_ASYNCH,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_RX_RESET_I_R2_2909
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_TX_RESET_I_R1 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => tx_axi_clk,
      D => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      PRE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_RST_ASYNCH,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_TX_RESET_I_R1_2904
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_TX_RESET_I_R2 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_TX_RESET_I_R1_2904,
      PRE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_RST_ASYNCH,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_TX_RESET_I_R2_2905
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R1 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => stats_ref_clk,
      D => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      PRE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_RST,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R1_2900
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R2 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R1_2900,
      PRE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_RST,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R2_2901
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R1 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => bus2ip_clk,
      D => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      PRE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_MGMT_HOST_RESET_INPUT,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R1_2896
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R2 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R1_2896,
      PRE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_MGMT_HOST_RESET_INPUT,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R2_2897
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_SYNC_STATS_RESET_R1 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_axi_clk,
      D => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      PRE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_SYNC_STATS_RESET_R1_2892
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_SYNC_STATS_RESET_R2 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_SYNC_STATS_RESET_R1_2892,
      PRE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_SYNC_STATS_RESET_R2_2893
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_SYNC_STATS_RESET_R1 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_axi_clk,
      D => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      PRE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_SYNC_STATS_RESET_R1_2888
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_SYNC_STATS_RESET_R2 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_SYNC_STATS_RESET_R1_2888,
      PRE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_SYNC_STATS_RESET_R2_2889
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_SYNC_STATS_RESET_R1 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => tx_axi_clk,
      D => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      PRE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_SYNC_STATS_RESET_R1_2884
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_SYNC_STATS_RESET_R2 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_SYNC_STATS_RESET_R1_2884,
      PRE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_SYNC_STATS_RESET_R2_2885
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_SYNC_STATS_RESET_R1 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_axi_clk,
      D => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      PRE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_SYNC_STATS_RESET_R1_2880
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_SYNC_STATS_RESET_R2 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_SYNC_STATS_RESET_R1_2880,
      PRE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_SYNC_STATS_RESET_R2_2881
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_gray_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_1_accumulator_0_XOR_353_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_0_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_gray_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_2_accumulator_1_XOR_352_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_1_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_gray_2 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_3_accumulator_2_XOR_351_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_2_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_gray_3 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_4_accumulator_3_XOR_350_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_3_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_gray_4 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_5_accumulator_4_XOR_349_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_gray_5 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_6_accumulator_5_XOR_348_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_5_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_gray_6 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_7_accumulator_6_XOR_347_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_gray_7 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(7),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_stat_data_0 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_0_XOR_381_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_stat_data(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_stat_data_1 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_1_XOR_374_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_stat_data(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_stat_data_2 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_2_XOR_368_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_stat_data(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_stat_data_3 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_3_XOR_363_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_stat_data(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_stat_data_4 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_4_XOR_359_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_stat_data(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_stat_data_5 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_5_XOR_356_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_stat_data(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_stat_data_6 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_6_XOR_354_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_stat_data(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_stat_data_7 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_0_fast_statistics_sync_inc_vector_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Maccum_accumulator_lut(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_SYNC_STATS_RESET_R4_2877,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_1 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Result(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_SYNC_STATS_RESET_R4_2877,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_2 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Result(2),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_SYNC_STATS_RESET_R4_2877,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_3 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Result(3),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_SYNC_STATS_RESET_R4_2877,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_4 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Result(4),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_SYNC_STATS_RESET_R4_2877,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_5 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Result(5),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_SYNC_STATS_RESET_R4_2877,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_6 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Result(6),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_SYNC_STATS_RESET_R4_2877,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator_7 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_Result(7),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_SYNC_STATS_RESET_R4_2877,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accumulator(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_5_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_3_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_2_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_1_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_0_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_byte_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_gray_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_1_accumulator_0_XOR_353_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_0_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_gray_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_2_accumulator_1_XOR_352_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_1_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_gray_2 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_3_accumulator_2_XOR_351_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_2_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_gray_3 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_4_accumulator_3_XOR_350_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_3_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_gray_4 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_5_accumulator_4_XOR_349_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_gray_5 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_6_accumulator_5_XOR_348_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_5_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_gray_6 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_7_accumulator_6_XOR_347_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_gray_7 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(7),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_stat_data_0 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_0_XOR_381_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_stat_data(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_stat_data_1 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_1_XOR_374_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_stat_data(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_stat_data_2 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_2_XOR_368_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_stat_data(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_stat_data_3 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_3_XOR_363_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_stat_data(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_stat_data_4 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_4_XOR_359_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_stat_data(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_stat_data_5 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_5_XOR_356_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_stat_data(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_stat_data_6 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_refclk_7_accum_gray_refclk_6_XOR_354_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_stat_data(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_stat_data_7 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_1_fast_statistics_sync_inc_vector_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Maccum_accumulator_lut(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_SYNC_STATS_RESET_R4_2821,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_1 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Result(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_SYNC_STATS_RESET_R4_2821,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_2 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Result(2),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_SYNC_STATS_RESET_R4_2821,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_3 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Result(3),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_SYNC_STATS_RESET_R4_2821,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_4 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Result(4),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_SYNC_STATS_RESET_R4_2821,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_5 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Result(5),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_SYNC_STATS_RESET_R4_2821,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_6 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Result(6),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_SYNC_STATS_RESET_R4_2821,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator_7 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_Result(7),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_SYNC_STATS_RESET_R4_2821,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accumulator(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_5_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_3_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_2_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_1_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_0_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_tx_byte_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_gray_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_1_accumulator_0_XOR_353_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_0_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_gray_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_2_accumulator_1_XOR_352_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_1_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_gray_2 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_3_accumulator_2_XOR_351_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_2_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_gray_3 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_4_accumulator_3_XOR_350_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_3_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_gray_4 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_5_accumulator_4_XOR_349_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_4_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_gray_5 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_6_accumulator_5_XOR_348_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_5_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_gray_6 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_7_accumulator_6_XOR_347_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_6_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_gray_7 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(7),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_7_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_stat_data_0 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_refclk_7_accum_gray_refclk_0_XOR_381_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_stat_data(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_stat_data_1 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_refclk_7_accum_gray_refclk_1_XOR_374_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_stat_data(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_stat_data_2 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_refclk_7_accum_gray_refclk_2_XOR_368_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_stat_data(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_stat_data_3 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_refclk_7_accum_gray_refclk_3_XOR_363_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_stat_data(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_stat_data_4 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_refclk_7_accum_gray_refclk_4_XOR_359_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_stat_data(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_stat_data_5 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_refclk_7_accum_gray_refclk_5_XOR_356_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_stat_data(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_stat_data_6 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_refclk_7_accum_gray_refclk_6_XOR_354_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_stat_data(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_stat_data_7 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_2_fast_statistics_sync_inc_vector_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Maccum_accumulator_lut(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_SYNC_STATS_RESET_R4_2765,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_1 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Result(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_SYNC_STATS_RESET_R4_2765,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_2 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Result(2),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_SYNC_STATS_RESET_R4_2765,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_3 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Result(3),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_SYNC_STATS_RESET_R4_2765,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_4 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Result(4),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_SYNC_STATS_RESET_R4_2765,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_5 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Result(5),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_SYNC_STATS_RESET_R4_2765,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_6 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Result(6),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_SYNC_STATS_RESET_R4_2765,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator_7 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_Result(7),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_SYNC_STATS_RESET_R4_2765,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accumulator(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_7_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_6_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_5_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_4_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_3_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_2_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_1_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_0_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_undersized_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_gray_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_1_accumulator_0_XOR_353_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_0_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_gray_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_2_accumulator_1_XOR_352_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_1_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_gray_2 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_3_accumulator_2_XOR_351_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_2_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_gray_3 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_4_accumulator_3_XOR_350_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_3_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_gray_4 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_5_accumulator_4_XOR_349_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_4_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_gray_5 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_6_accumulator_5_XOR_348_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_5_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_gray_6 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_7_accumulator_6_XOR_347_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_6_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_gray_7 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(7),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_7_sync_accum_gray_i_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_stat_data_0 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_refclk_7_accum_gray_refclk_0_XOR_381_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_stat_data(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_stat_data_1 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_refclk_7_accum_gray_refclk_1_XOR_374_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_stat_data(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_stat_data_2 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_refclk_7_accum_gray_refclk_2_XOR_368_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_stat_data(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_stat_data_3 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_refclk_7_accum_gray_refclk_3_XOR_363_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_stat_data(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_stat_data_4 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_refclk_7_accum_gray_refclk_4_XOR_359_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_stat_data(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_stat_data_5 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_refclk_7_accum_gray_refclk_5_XOR_356_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_stat_data(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_stat_data_6 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_refclk_7_accum_gray_refclk_6_XOR_354_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_stat_data(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_stat_data_7 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_fast_statistic_control_3_fast_statistics_sync_inc_vector_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Maccum_accumulator_lut(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_SYNC_STATS_RESET_R4_2709,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_1 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Result(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_SYNC_STATS_RESET_R4_2709,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_2 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Result(2),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_SYNC_STATS_RESET_R4_2709,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_3 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Result(3),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_SYNC_STATS_RESET_R4_2709,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_4 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Result(4),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_SYNC_STATS_RESET_R4_2709,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_5 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Result(5),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_SYNC_STATS_RESET_R4_2709,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_6 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Result(6),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_SYNC_STATS_RESET_R4_2709,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator_7 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_Result(7),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_SYNC_STATS_RESET_R4_2709,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accumulator(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_7_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_7_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_6_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_6_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_5_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_5_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_4_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_4_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_3_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_3_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_2_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_2_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_1_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_1_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_0_sync_accum_gray_i_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rx_fragment_counter_accum_gray_resync_0_sync_accum_gray_i_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_fast : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_0_increment_control_3_OR_371_o_2021,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_fast_2437
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_0 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_18_increment_control_20_OR_385_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_0_2434
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_1 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_21_increment_control_23_OR_387_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_1_2433
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_2 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_24_increment_control_26_OR_389_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_2_2432
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_3 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_27_increment_control_29_OR_391_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_3_2431
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_4 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_30_increment_control_32_OR_393_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_4_2430
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_5 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_increment_control_31_increment_control_33_OR_395_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_5_2429
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_reg_0 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_fast_inc_rx_bin_OR_401_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_reg(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_reg_1 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_0_inc_other_2_OR_397_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_reg(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_reg_2 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_other_3_inc_other_5_OR_399_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_reg(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_reg2 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_reg_0_inc_reg_2_OR_403_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_reg2_2425
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_60_o_count_read_6_equal_10_o,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_done_2422
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_next_inc_reg3_OR_410_o,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_request_tog_sync_request_reg_OR_411_o,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_X_52_o_Mux_52_o,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_0,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2406
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_bus2ip_cs_reg : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_ipic_mux_inst_bus2ip_cs_int(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_bus2ip_cs_reg_2114
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_error : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_bus2ip_cs_int_return_error_OR_414_o,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_error_261
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_response_reg_return_error_OR_413_o,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_rdack_260
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_request_toggle : FDRE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0434_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_request_toggle_INV_576_o,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_sync_request_data_in
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address_0 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0434_inv,
      D => bus2ip_addr(3),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address_1 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0434_inv,
      D => bus2ip_addr(4),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address_2 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0434_inv,
      D => bus2ip_addr(5),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address_3 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0434_inv,
      D => bus2ip_addr(6),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address_4 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0434_inv,
      D => bus2ip_addr(7),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address_5 : FDSE
    port map (
      C => bus2ip_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0434_inv,
      D => bus2ip_addr(8),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_capture_address(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_reg3 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_reg2_2425,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_reg3_2424
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_next : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_pipe_2406,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_clear_read_next_2405
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_wrack : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_bus2ip_cs_int_GND_69_o_MUX_1606_o,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_wrack_259
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_request_reg2 : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_request_reg_2139,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_request_reg2_2138
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_request_reg : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_sync_request_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_request_reg_2139
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_21 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0426_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_0_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(21)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_20 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0426_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_1_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(20)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_19 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0426_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_2_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(19)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_18 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0426_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_3_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_17 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0426_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_4_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_16 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0426_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_5_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_15 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0426_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_6_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_14 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0426_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_7_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_13 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0426_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_8_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_12 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0426_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_9_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_11 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0426_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_10_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_10 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0426_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_11_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_9 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0426_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_12_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_8 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0426_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_13_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_7 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0426_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_14_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_6 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0426_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_15_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_5 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0426_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_16_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_4 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0426_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_17_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_3 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0426_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_18_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_2 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0426_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_19_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_1 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0426_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_20_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0426_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence_0_PWR_60_o_mux_6_OUT_21_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_round_robin_sequence(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_response_reg : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_sync_response_data_sync2,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_response_reg_2113
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_next_count_read_1 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_69_o_mux_14_OUT_0_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_next_count_read(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_next_count_read_2 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_69_o_mux_14_OUT_1_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_next_count_read(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_next_count_read_3 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_69_o_mux_14_OUT_2_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_next_count_read(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_next_count_read_4 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_69_o_mux_14_OUT_3_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_next_count_read(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_next_count_read_5 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_69_o_mux_14_OUT_4_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_next_count_read(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_next_count_read_6 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_69_o_mux_14_OUT_5_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_next_count_read(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dipa_0 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_60_o_PWR_60_o_mux_2_OUT(0),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dipa(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dipa_1 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_60_o_PWR_60_o_mux_2_OUT(1),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dipa(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dipa_2 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_60_o_PWR_60_o_mux_2_OUT(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dipa(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dipa_3 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_60_o_PWR_60_o_mux_2_OUT(3),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dipa(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dipa_4 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_60_o_PWR_60_o_mux_2_OUT(4),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dipa(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dipa_5 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_60_o_PWR_60_o_mux_2_OUT(5),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dipa(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dipa_6 : FD
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_PWR_60_o_PWR_60_o_mux_2_OUT(6),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dipa(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0 : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_69_o_mux_10_OUT_0_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_1 : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_69_o_mux_10_OUT_1_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_2 : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_69_o_mux_10_OUT_2_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_3 : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_69_o_mux_10_OUT_3_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_4 : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_69_o_mux_10_OUT_4_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_5 : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_69_o_mux_10_OUT_5_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6 : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_6_GND_69_o_mux_10_OUT_6_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_0 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(0),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_1 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(1),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_2 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_3 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(3),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_4 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(4),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_5 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(5),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_6 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(6),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_7 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(7),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_8 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(8),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_9 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(9),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_10 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(10),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_11 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(11),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_12 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(12),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_13 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(13),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_14 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(14),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_15 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(15),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_16 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(16),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_17 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(17),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_18 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(18),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_19 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(19),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(19)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_20 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(20),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(20)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_21 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(21),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(21)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_22 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(22),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(22)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_23 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(23),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(23)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_24 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(24),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(24)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_25 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(25),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(25)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_26 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(26),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(26)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_27 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(27),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(27)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_28 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(28),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(28)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_29 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(29),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(29)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_30 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(30),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(30)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_31 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(31),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(31)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower_32 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_0_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_24_OUT(32),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(32)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_33 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_33_GND_69_o_MUX_1610_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(33)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_32 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_32_GND_69_o_MUX_1611_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(32)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_31 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_31_GND_69_o_MUX_1612_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(31)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_30 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_30_GND_69_o_MUX_1613_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(30)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_29 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_29_GND_69_o_MUX_1614_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(29)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_28 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_28_GND_69_o_MUX_1615_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(28)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_27 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_27_GND_69_o_MUX_1616_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(27)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_26 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_26_GND_69_o_MUX_1617_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(26)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_25 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_25_GND_69_o_MUX_1618_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(25)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_24 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_24_GND_69_o_MUX_1619_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(24)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_23 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_23_GND_69_o_MUX_1620_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(23)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_22 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_22_GND_69_o_MUX_1621_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(22)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_21 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_21_GND_69_o_MUX_1622_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(21)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_20 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_20_GND_69_o_MUX_1623_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(20)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_19 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_19_GND_69_o_MUX_1624_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(19)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_18 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_18_GND_69_o_MUX_1625_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_17 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_17_GND_69_o_MUX_1626_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_16 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_16_GND_69_o_MUX_1627_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_15 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_15_GND_69_o_MUX_1628_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_14 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_14_GND_69_o_MUX_1629_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_13 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_13_GND_69_o_MUX_1630_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_12 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_12_GND_69_o_MUX_1631_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_11 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_11_GND_69_o_MUX_1632_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_10 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_10_GND_69_o_MUX_1633_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_9 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_9_GND_69_o_MUX_1634_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_8 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_8_GND_69_o_MUX_1635_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_7 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_7_GND_69_o_MUX_1636_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_6 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_6_GND_69_o_MUX_1637_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_5 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_5_GND_69_o_MUX_1638_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_4 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_4_GND_69_o_MUX_1639_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_3 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_3_GND_69_o_MUX_1640_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_2 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_2_GND_69_o_MUX_1641_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_1 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_1_GND_69_o_MUX_1642_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_0 : FDSE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset_0_GND_69_o_MUX_1643_o,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_write_1 : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_srl16(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_write(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_write_2 : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_srl16(2),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_write(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_write_3 : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_srl16(3),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_write(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_write_4 : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_srl16(4),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_write(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_write_5 : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_srl16(5),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_write(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_write_6 : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_srl16(6),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_write(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra_0 : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_19_OUT(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra_1 : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_19_OUT(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra_2 : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_19_OUT(2),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra_3 : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_19_OUT(3),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra_4 : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_19_OUT(4),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra_5 : FDR
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_mux_19_OUT(5),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SYNC_STATS_RESET_R4_426,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_0 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(0),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_1 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(1),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_2 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_3 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(3),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_4 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(4),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_5 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(5),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_6 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(6),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_7 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(7),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_8 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(8),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_9 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(9),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_10 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(10),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_11 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(11),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_12 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(12),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_13 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(13),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_14 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(14),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_15 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(15),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_16 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(16),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_17 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(17),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_18 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(18),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_19 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(19),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(19)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_20 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(20),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(20)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_21 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(21),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(21)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_22 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(22),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(22)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_23 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(23),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(23)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_24 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(24),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(24)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_25 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(25),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(25)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_26 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(26),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(26)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_27 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(27),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(27)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_28 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(28),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(28)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_29 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(29),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(29)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_30 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(30),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(30)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_31 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(31),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(31)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_32 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(32),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(32)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_33 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(33),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(33)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_34 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(34),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(34)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_35 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(35),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(35)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_36 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(36),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(36)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_37 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(37),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(37)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_38 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(38),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(38)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_39 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(39),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(39)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_40 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(40),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(40)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_41 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(41),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(41)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_42 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(42),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(42)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_43 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(43),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(43)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_44 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(44),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(44)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_45 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(45),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(45)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_46 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(46),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(46)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_47 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(47),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(47)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_48 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(48),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(48)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_49 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(49),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(49)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_50 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(50),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(50)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_51 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(51),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(51)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_52 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(52),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(52)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_53 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(53),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(53)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_54 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(54),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(54)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_55 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(55),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(55)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_56 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(56),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(56)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_57 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(57),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(57)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_58 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(58),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(58)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_59 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(59),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(59)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_60 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(60),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(60)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_61 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(61),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(61)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_62 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(62),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(62)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63 : FDE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(63),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(63)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_0 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_0_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0410,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_1 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_1_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0410,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_2 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_2_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0410,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_3 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_3_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0410,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_4 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_4_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0410,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_5 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_5_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0410,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_6 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_6_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0410,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_7 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_7_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0410,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_8 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_8_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0410,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_9 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_9_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0410,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_10 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_10_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0410,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_11 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_11_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0410,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_12 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_12_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0410,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_13 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_13_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0410,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_14 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_14_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0410,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_15 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_15_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0410,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_16 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_16_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0410,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_17 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_17_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0410,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_18 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_18_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0410,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_19 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_19_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0410,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(19)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_20 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_20_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0410,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(20)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_21 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_21_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0410,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(21)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_22 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_22_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0410,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(22)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_23 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_23_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0410,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(23)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_24 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_24_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0410,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(24)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_25 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_25_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0410,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(25)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_26 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_26_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0410,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(26)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_27 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_27_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0410,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(27)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_28 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_28_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0410,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(28)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_29 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_29_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0410,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(29)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_30 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_30_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0410,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(30)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper_31 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_31_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_n0410,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(31)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_0 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dopb(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_1 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dopb(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_2 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dopb(2),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_3 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dopb(3),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_4 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dopb(4),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_5 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dopb(5),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_6 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dopb(6),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_7 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_8 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_9 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(2),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_10 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(3),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_11 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(4),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_12 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(5),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_13 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(6),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_14 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(7),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_15 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(8),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_16 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(9),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_17 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(10),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_18 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(11),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_19 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(12),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(19)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_20 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(13),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(20)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_21 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(14),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(21)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_22 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(15),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(22)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_23 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(16),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(23)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_24 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(17),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(24)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_25 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(18),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(25)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_26 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(19),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(26)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_27 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(20),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(27)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_28 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(21),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(28)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_29 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(22),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(29)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_30 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(23),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(30)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_31 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(24),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(31)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_32 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(25),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(32)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_33 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(26),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(33)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_34 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(27),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(34)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_35 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(28),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(35)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_36 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(29),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(36)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_37 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(30),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(37)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_38 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(31),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(38)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_39 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(32),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(39)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_40 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(33),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(40)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_41 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(34),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(41)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_42 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(35),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(42)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_43 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(36),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(43)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_44 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(37),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(44)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_45 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(38),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(45)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_46 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(39),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(46)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_47 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(40),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(47)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_48 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(41),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(48)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_49 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(42),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(49)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_50 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(43),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(50)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_51 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(44),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(51)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_52 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(45),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(52)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_53 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(46),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(53)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_54 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(47),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(54)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_55 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(48),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(55)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_56 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(49),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(56)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_57 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(50),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(57)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_58 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(51),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(58)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_59 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(52),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(59)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_60 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(53),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(60)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_61 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(54),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(61)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_62 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(55),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(62)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_63 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(56),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(63)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_64 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(57),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(64)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_65 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(58),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(65)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_66 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(59),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(66)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_67 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(60),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(67)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_68 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(61),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(68)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_69 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(62),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(69)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(63),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(70)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_71 : FDRE
    port map (
      C => stats_ref_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_enb_2407,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dopb(7),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ipic_rd_clear_2247,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref(71)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_0 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_0_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_1 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_1_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_2 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_2_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_3 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_3_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_4 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_4_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_5 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_5_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_6 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_6_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_7 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_7_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_8 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_8_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_9 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_9_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_10 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_10_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_11 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_11_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_12 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_12_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_13 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_13_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_14 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_14_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_15 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_15_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_16 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_16_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_17 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_17_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_18 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_18_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_19 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_19_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(19)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_20 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_20_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(20)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_21 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_21_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(21)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_22 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_22_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(22)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_23 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_23_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(23)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_24 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_24_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(24)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_25 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_25_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(25)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_26 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_26_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(26)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_27 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_27_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(27)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_28 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_28_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(28)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_29 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_29_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(29)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_30 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_30_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(30)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data_31 : FDR
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_rd_data_ref_70_rd_data_ref_38_mux_45_OUT_31_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_SYNC_MGMT_RESET_SYNC_MGMT_RESET_HOST_I_R4_580,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_ip2bus_data(31)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_52_o_Mux_38_o_7 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(6),
      I1 => bus2ip_addr(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_52_o_Mux_38_o_122_1868,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_52_o_Mux_38_o_13_1869,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_52_o_Mux_38_o_121_1867,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_52_o_Mux_38_o_112_1866,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_52_o_Mux_38_o_7_1870
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_52_o_Mux_38_o_13 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(4),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(14),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(15),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(13),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(12),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_52_o_Mux_38_o_13_1869
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_52_o_Mux_38_o_122 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(4),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(10),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(11),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(9),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_52_o_Mux_38_o_122_1868
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_52_o_Mux_38_o_121 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(4),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(6),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(5),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(4),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_52_o_Mux_38_o_121_1867
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_52_o_Mux_38_o_112 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(4),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(2),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(3),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(1),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_52_o_Mux_38_o_112_1866
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_52_o_Mux_38_o_6 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(6),
      I1 => bus2ip_addr(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_52_o_Mux_38_o_111_1863,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_52_o_Mux_38_o_12_1864,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_52_o_Mux_38_o_11_1862,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_52_o_Mux_38_o_10_1861,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_52_o_Mux_38_o_6_1865
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_52_o_Mux_38_o_12 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(4),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(30),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(31),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(29),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(28),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_52_o_Mux_38_o_12_1864
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_52_o_Mux_38_o_111 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(4),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(26),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(27),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(25),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(24),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_52_o_Mux_38_o_111_1863
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_52_o_Mux_38_o_11 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(4),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(22),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(23),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(21),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(20),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_52_o_Mux_38_o_11_1862
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_52_o_Mux_38_o_10 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => bus2ip_addr(4),
      I1 => bus2ip_addr(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(18),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(19),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(17),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(16),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_bus2ip_addr_8_X_52_o_Mux_38_o_10_1861
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_lut_0_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_inc_reg2_2425,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_lut(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(0),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_lut(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_xor_0_Q : XORCY
    port map (
      CI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_lut(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_1_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(0),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_1_rt_4873,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_xor_1_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(0),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_1_rt_4873,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_2_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(1),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_2_rt_4872,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_xor_2_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(1),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_2_rt_4872,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_3_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(2),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_3_rt_4871,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_xor_3_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(2),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_3_rt_4871,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_4_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(3),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_4_rt_4870,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_xor_4_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(3),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_4_rt_4870,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_5_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(4),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_5_rt_4869,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_xor_5_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(4),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_5_rt_4869,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_6_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(5),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_6_rt_4868,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_xor_6_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(5),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_6_rt_4868,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_7_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(6),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_7_rt_4867,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_xor_7_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(6),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_7_rt_4867,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_8_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(7),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_8_rt_4866,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_xor_8_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(7),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_8_rt_4866,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_9_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(8),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_9_rt_4865,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_xor_9_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(8),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_9_rt_4865,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_10_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(9),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_10_rt_4864,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_xor_10_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(9),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_10_rt_4864,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_11_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(10),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_11_rt_4863,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_xor_11_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(10),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_11_rt_4863,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_12_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(11),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_12_rt_4862,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_xor_12_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(11),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_12_rt_4862,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_13_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(12),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_13_rt_4861,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_xor_13_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(12),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_13_rt_4861,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_14_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(13),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_14_rt_4860,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_xor_14_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(13),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_14_rt_4860,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_15_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(14),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_15_rt_4859,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_xor_15_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(14),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_15_rt_4859,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_16_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(15),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_16_rt_4858,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_xor_16_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(15),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_16_rt_4858,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_17_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(16),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_17_rt_4857,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_xor_17_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(16),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_17_rt_4857,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_18_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(17),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_18_rt_4856,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_xor_18_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(17),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_18_rt_4856,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_19_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(18),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_19_rt_4855,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(19)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_xor_19_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(18),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_19_rt_4855,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(19)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_20_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(19),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_20_rt_4854,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(20)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_xor_20_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(19),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_20_rt_4854,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(20)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_21_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(20),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_21_rt_4853,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(21)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_xor_21_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(20),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_21_rt_4853,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(21)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_22_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(21),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_22_rt_4852,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(22)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_xor_22_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(21),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_22_rt_4852,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(22)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_23_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(22),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_23_rt_4851,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(23)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_xor_23_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(22),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_23_rt_4851,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(23)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_24_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(23),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_24_rt_4850,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(24)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_xor_24_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(23),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_24_rt_4850,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(24)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_25_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(24),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_25_rt_4849,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(25)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_xor_25_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(24),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_25_rt_4849,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(25)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_26_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(25),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_26_rt_4848,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(26)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_xor_26_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(25),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_26_rt_4848,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(26)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_27_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(26),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_27_rt_4847,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(27)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_xor_27_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(26),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_27_rt_4847,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(27)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_28_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(27),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_28_rt_4846,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(28)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_xor_28_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(27),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_28_rt_4846,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(28)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_29_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(28),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_29_rt_4845,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(29)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_xor_29_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(28),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_29_rt_4845,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(29)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_30_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(29),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_30_rt_4844,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(30)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_xor_30_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(29),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_30_rt_4844,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(30)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_31_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(30),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_31_rt_4843,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(31)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_xor_31_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy(30),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_GND_69_o_GND_69_o_add_23_OUT_cy_31_rt_4843,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_GND_69_o_GND_69_o_add_23_OUT(31)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_52_o_Mux_52_o_7 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_52_o_Mux_52_o_122_1825,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_52_o_Mux_52_o_13_1826,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_52_o_Mux_52_o_121_1824,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_52_o_Mux_52_o_112_1823,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_52_o_Mux_52_o_7_1827
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_52_o_Mux_52_o_13 : LUT6
    generic map(
      INIT => X"F0F0CCCCFF00AAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(12),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(13),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(15),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(14),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_52_o_Mux_52_o_13_1826
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_52_o_Mux_52_o_122 : LUT6
    generic map(
      INIT => X"F0F0CCCCFF00AAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(8),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(9),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(11),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(10),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_52_o_Mux_52_o_122_1825
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_52_o_Mux_52_o_121 : LUT6
    generic map(
      INIT => X"F0F0CCCCFF00AAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(5),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(6),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_52_o_Mux_52_o_121_1824
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_52_o_Mux_52_o_112 : LUT6
    generic map(
      INIT => X"F0F0CCCCFF00AAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(1),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(3),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(2),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_52_o_Mux_52_o_112_1823
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_52_o_Mux_52_o_6 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_52_o_Mux_52_o_111_1820,
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_52_o_Mux_52_o_12_1821,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_52_o_Mux_52_o_11_1819,
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_52_o_Mux_52_o_10_1818,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_52_o_Mux_52_o_6_1822
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_52_o_Mux_52_o_12 : LUT6
    generic map(
      INIT => X"F0F0CCCCFF00AAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(28),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(29),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(31),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(30),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_52_o_Mux_52_o_12_1821
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_52_o_Mux_52_o_111 : LUT6
    generic map(
      INIT => X"F0F0CCCCFF00AAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(24),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(25),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(27),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(26),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_52_o_Mux_52_o_111_1820
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_52_o_Mux_52_o_11 : LUT6
    generic map(
      INIT => X"F0F0CCCCFF00AAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(20),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(21),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(23),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(22),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_52_o_Mux_52_o_11_1819
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_52_o_Mux_52_o_10 : LUT6
    generic map(
      INIT => X"F0F0CCCCFF00AAAA"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(16),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(17),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(19),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_counter_reset(18),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Mmux_count_read_6_X_52_o_Mux_52_o_10_1818
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_lut_0_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(32),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(32),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_lut_0_Q_1810
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(32),
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_lut_0_Q_1810,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_0_Q_1809
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_xor_0_Q : XORCY
    port map (
      CI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_lut_0_Q_1810,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_0_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_1_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_0_Q_1809,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_1_rt_4842,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_1_Q_1808
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_xor_1_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_0_Q_1809,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_1_rt_4842,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_1_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_2_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_1_Q_1808,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_2_rt_4841,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_2_Q_1807
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_xor_2_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_1_Q_1808,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_2_rt_4841,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_3_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_2_Q_1807,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_3_rt_4840,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_3_Q_1806
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_xor_3_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_2_Q_1807,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_3_rt_4840,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_3_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_4_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_3_Q_1806,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_4_rt_4839,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_4_Q_1805
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_xor_4_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_3_Q_1806,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_4_rt_4839,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_4_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_5_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_4_Q_1805,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_5_rt_4838,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_5_Q_1804
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_xor_5_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_4_Q_1805,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_5_rt_4838,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_5_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_6_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_5_Q_1804,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_6_rt_4837,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_6_Q_1803
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_xor_6_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_5_Q_1804,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_6_rt_4837,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_6_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_7_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_6_Q_1803,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_7_rt_4836,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_7_Q_1802
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_xor_7_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_6_Q_1803,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_7_rt_4836,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_7_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_8_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_7_Q_1802,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_8_rt_4835,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_8_Q_1801
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_xor_8_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_7_Q_1802,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_8_rt_4835,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_8_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_9_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_8_Q_1801,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_9_rt_4834,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_9_Q_1800
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_xor_9_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_8_Q_1801,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_9_rt_4834,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_9_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_10_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_9_Q_1800,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_10_rt_4833,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_10_Q_1799
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_xor_10_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_9_Q_1800,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_10_rt_4833,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_10_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_11_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_10_Q_1799,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_11_rt_4832,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_11_Q_1798
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_xor_11_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_10_Q_1799,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_11_rt_4832,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_11_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_12_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_11_Q_1798,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_12_rt_4831,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_12_Q_1797
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_xor_12_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_11_Q_1798,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_12_rt_4831,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_12_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_13_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_12_Q_1797,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_13_rt_4830,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_13_Q_1796
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_xor_13_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_12_Q_1797,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_13_rt_4830,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_13_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_14_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_13_Q_1796,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_14_rt_4829,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_14_Q_1795
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_xor_14_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_13_Q_1796,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_14_rt_4829,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_14_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_15_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_14_Q_1795,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_15_rt_4828,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_15_Q_1794
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_xor_15_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_14_Q_1795,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_15_rt_4828,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_15_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_16_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_15_Q_1794,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_16_rt_4827,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_16_Q_1793
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_xor_16_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_15_Q_1794,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_16_rt_4827,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_16_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_17_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_16_Q_1793,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_17_rt_4826,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_17_Q_1792
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_xor_17_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_16_Q_1793,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_17_rt_4826,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_17_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_18_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_17_Q_1792,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_18_rt_4825,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_18_Q_1791
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_xor_18_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_17_Q_1792,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_18_rt_4825,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_18_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_19_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_18_Q_1791,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_19_rt_4824,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_19_Q_1790
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_xor_19_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_18_Q_1791,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_19_rt_4824,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_19_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_20_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_19_Q_1790,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_20_rt_4823,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_20_Q_1789
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_xor_20_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_19_Q_1790,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_20_rt_4823,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_20_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_21_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_20_Q_1789,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_21_rt_4822,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_21_Q_1788
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_xor_21_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_20_Q_1789,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_21_rt_4822,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_21_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_22_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_21_Q_1788,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_22_rt_4821,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_22_Q_1787
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_xor_22_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_21_Q_1788,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_22_rt_4821,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_22_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_23_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_22_Q_1787,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_23_rt_4820,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_23_Q_1786
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_xor_23_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_22_Q_1787,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_23_rt_4820,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_23_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_24_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_23_Q_1786,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_24_rt_4819,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_24_Q_1785
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_xor_24_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_23_Q_1786,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_24_rt_4819,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_24_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_25_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_24_Q_1785,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_25_rt_4818,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_25_Q_1784
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_xor_25_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_24_Q_1785,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_25_rt_4818,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_25_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_26_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_25_Q_1784,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_26_rt_4817,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_26_Q_1783
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_xor_26_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_25_Q_1784,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_26_rt_4817,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_26_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_27_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_26_Q_1783,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_27_rt_4816,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_27_Q_1782
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_xor_27_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_26_Q_1783,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_27_rt_4816,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_27_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_28_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_27_Q_1782,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_28_rt_4815,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_28_Q_1781
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_xor_28_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_27_Q_1782,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_28_rt_4815,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_28_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_29_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_28_Q_1781,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_29_rt_4814,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_29_Q_1780
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_xor_29_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_28_Q_1781,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_29_rt_4814,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_29_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_30_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_29_Q_1780,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_30_rt_4813,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_30_Q_1779
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_xor_30_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_29_Q_1780,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_30_rt_4813,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_30_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_xor_31_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_Madd_doa_sample_63_GND_69_o_add_26_OUT_cy_30_Q_1779,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample(63),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa_sample_63_GND_69_o_add_26_OUT_31_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_63_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(31),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(63),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(63)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_62_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(30),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(62),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(62)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_61_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(29),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(61),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(61)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_60_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(28),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(60),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(60)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_59_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(27),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(59),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(59)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_58_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(26),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(58),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(58)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_57_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(25),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(57),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(57)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_56_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(24),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(56),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(56)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_55_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(23),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(55),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(55)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_54_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(22),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(54),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(54)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_53_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(21),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(53),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(53)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_52_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(20),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(52),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(52)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_51_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(19),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(51),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(51)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_50_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(18),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(50),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(50)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_49_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(17),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(49),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(49)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_48_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(16),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(48),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(48)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_47_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(15),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(47),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(47)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_46_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(14),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(46),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(46)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_45_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(13),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(45),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(45)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_44_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(12),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(44),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(44)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_43_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(11),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(43),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(43)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_42_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(10),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(42),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(42)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_41_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(9),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(41),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(41)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_40_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(8),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(40),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(40)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_39_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(7),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(39),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(39)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_38_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(6),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(38),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(38)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_37_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(5),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(37),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(37)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_36_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(4),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(36),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(36)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_35_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(3),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(35),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(35)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_34_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(2),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(34),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(34)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_33_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(1),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(33),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(33)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_32_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_upper(0),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(32),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(32)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_31_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(31),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(31),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(31)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_30_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(30),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(30),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(30)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_29_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(29),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(29),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(29)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_28_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(28),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(28),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(28)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_27_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(27),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(27),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(27)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_26_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(26),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(26),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(26)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_25_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(25),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(25),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(25)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_24_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(24),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(24),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(24)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_23_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(23),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(23),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(23)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_22_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(22),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(22),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(22)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_21_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(21),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(21),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(21)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_20_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(20),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(20),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(20)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_19_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(19),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(19),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(19)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_18_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(18),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(18),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_17_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(17),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(17),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_16_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(16),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(16),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_15_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(15),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(15),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_14_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(14),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(14),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_13_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(13),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(13),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_12_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(12),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(12),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_11_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(11),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(11),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_10_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(10),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(10),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_9_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(9),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(9),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_8_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(8),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(8),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_7_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(7),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(7),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_6_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(6),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(6),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_5_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(5),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(5),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_4_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(4),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(4),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_3_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(3),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(3),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_2_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(2),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(2),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_1_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(1),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(1),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_mem_0_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_accum_lower(0),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wea_2408,
      SPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_doa(0),
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dob(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_parity_7_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wepa_2423,
      SPO => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_parity_7_RAM64X1D_inst_SPO_UNCONNECTED,
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dopb(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_parity_6_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dipa(6),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wepa_2423,
      SPO => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_parity_6_RAM64X1D_inst_SPO_UNCONNECTED,
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dopb(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_parity_5_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dipa(5),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wepa_2423,
      SPO => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_parity_5_RAM64X1D_inst_SPO_UNCONNECTED,
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dopb(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_parity_4_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dipa(4),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wepa_2423,
      SPO => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_parity_4_RAM64X1D_inst_SPO_UNCONNECTED,
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dopb(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_parity_3_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dipa(3),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wepa_2423,
      SPO => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_parity_3_RAM64X1D_inst_SPO_UNCONNECTED,
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dopb(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_parity_2_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dipa(2),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wepa_2423,
      SPO => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_parity_2_RAM64X1D_inst_SPO_UNCONNECTED,
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dopb(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_parity_1_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dipa(1),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wepa_2423,
      SPO => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_parity_1_RAM64X1D_inst_SPO_UNCONNECTED,
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dopb(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_parity_0_RAM64X1D_inst : RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(0),
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(1),
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(2),
      A3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(3),
      A4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(4),
      A5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_addra(5),
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dipa(0),
      DPRA0 => bus2ip_addr(3),
      DPRA1 => bus2ip_addr(4),
      DPRA2 => bus2ip_addr(5),
      DPRA3 => bus2ip_addr(6),
      DPRA4 => bus2ip_addr(7),
      DPRA5 => bus2ip_addr(8),
      WCLK => stats_ref_clk,
      WE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_wepa_2423,
      SPO => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_gen_distributed_parity_0_RAM64X1D_inst_SPO_UNCONNECTED,
      DPO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_dopb(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_shift_ram_count_gen_0_shift_ram_count_i : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A1 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A2 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      CLK => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(0),
      Q => NLW_U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_shift_ram_count_gen_0_shift_ram_count_i_Q_UNCONNECTED
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_shift_ram_count_gen_1_shift_ram_count_i : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A1 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A2 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      CLK => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(1),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_srl16(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_shift_ram_count_gen_2_shift_ram_count_i : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A1 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A2 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      CLK => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_srl16(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_shift_ram_count_gen_3_shift_ram_count_i : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A1 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A2 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      CLK => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(3),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_srl16(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_shift_ram_count_gen_4_shift_ram_count_i : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A1 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A2 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      CLK => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(4),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_srl16(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_shift_ram_count_gen_5_shift_ram_count_i : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A1 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A2 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      CLK => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(5),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_srl16(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_shift_ram_count_gen_6_shift_ram_count_i : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A1 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A2 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      CLK => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read(6),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_count_read_srl16(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_sync_response_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_sync_response_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_sync_response_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_sync_response_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_sync_response_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_sync_response_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_sync_request_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_sync_request_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_sync_request_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_sync_request_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => stats_ref_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_sync_request_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_STATGEN_statistics_counters_sync_request_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => NlwRenamedSig_OI_tx_axis_mac_tready,
      D => tx_axis_mac_tdata(0),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => NlwRenamedSig_OI_tx_axis_mac_tready,
      D => tx_axis_mac_tdata(1),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => NlwRenamedSig_OI_tx_axis_mac_tready,
      D => tx_axis_mac_tdata(2),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => NlwRenamedSig_OI_tx_axis_mac_tready,
      D => tx_axis_mac_tdata(3),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => NlwRenamedSig_OI_tx_axis_mac_tready,
      D => tx_axis_mac_tdata(4),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => NlwRenamedSig_OI_tx_axis_mac_tready,
      D => tx_axis_mac_tdata(5),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => NlwRenamedSig_OI_tx_axis_mac_tready,
      D => tx_axis_mac_tdata(6),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => NlwRenamedSig_OI_tx_axis_mac_tready,
      D => tx_axis_mac_tdata(7),
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_hold(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg : FD
    port map (
      C => tx_axi_clk,
      D => tx_enable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_mac_tready_reg : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_60_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_mac_tready_reg_1752
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_n0250_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_0_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_n0250_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_1_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_n0250_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_2_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_n0250_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_3_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_n0250_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_4_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_n0250_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_5_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_n0250_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_6_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_n0250_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data_7_tx_mac_tdata_7_mux_66_OUT_7_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_data(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd9 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_GND_25_o_equal_30_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd9_1717
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10 : FDS
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_GND_25_o_equal_31_o,
      S => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd10_1738
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd6 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd6_In,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd6_1735
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd8 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_GND_25_o_equal_73_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd8_1736
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd7 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd7_In_1720,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd7_1740
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd3 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd3_In_1718,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd3_1734
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd5 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_ignore_packet_OR_60_o4_1712,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd5_1741
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_PWR_24_o_equal_77_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd4_1739
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd2 : FDR
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_next_tx_state_3_GND_25_o_equal_75_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_state_FSM_FFd2_1733
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_EXCEEDED_MIN_LEN : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MIN_LENGTH_MATCH_EXCEEDED_MIN_LEN_OR_247_o,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_EXCEEDED_MIN_LEN_1709
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MIN_LENGTH_MATCH : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GND_62_o_FRAME_COUNTER_7_equal_1_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MIN_LENGTH_MATCH_1710
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_END_OF_DATA_OR_253_o,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERR_1708
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_EXTENSION_FIELD_OR_267_o,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_1706
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ERR : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERR_CRC_ENGINE_ERR_OR_279_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ERR_1471
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_INHIBIT_FRAME : FDSE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_END_OF_FRAME_SFD_FLAG_AND_439_o,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_INHIBIT_FRAME_1705
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_OUT_OF_BOUNDS_ERR : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERR_1704,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_OUT_OF_BOUNDS_ERR_1470
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LESS_THAN_256 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_GND_61_o_RXD_7_equal_9_o,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LESS_THAN_256_1693
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_ZERO : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_396_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_ZERO_1692
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_ONE : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_FIELD_LT_CHECK_DISABLE_AND_392_o_1655,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_ONE_1691
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_VALID : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_NO_FCS_DATA_WITH_FCS_MUX_957_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_VALID_1485
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_NO_FCS : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_DATA_NO_FCS_OR_243_o_1652,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_NO_FCS_1689
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_MATCH : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_PWR_52_o_RXD_7_equal_15_o,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_MATCH_1688
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_RX_DV_REG : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG7_1457,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_RX_DV_REG_1686
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_SFD_FLAG_CRC_COMPUTE_OR_228_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE_1484
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_0 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0361_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(0),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_1 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0361_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(1),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_2 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0361_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_3 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0361_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(3),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_4 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0361_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(4),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_5 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0361_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(5),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_6 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0361_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(6),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_7 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0361_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(7),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_8 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0361_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(8),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_9 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0361_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(9),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_10 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0361_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(10),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_11 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0361_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(11),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_12 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0361_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(12),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH_13 : FDE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0361_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(13),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_FRAME_INT : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_ENABLE_1672,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_FRAME_INT_1687
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_FRAME : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_MATCH_1671,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_FRAME_1481
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_INT_1670,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_214
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_FRAME : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_FRAME_INT_1687,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_ADD_CONTROL_FRAME_213
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_MATCH_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_ENABLE_PWR_52_o_AND_431_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_MATCH(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_MATCH_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_MATCH_1_GND_61_o_MUX_993_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_MATCH(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_0 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0387_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_0_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_1 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0387_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_1_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_2 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0387_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_2_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_3 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0387_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_3_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_4 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0387_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_4_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_5 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0387_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_5_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_6 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0387_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_6_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_7 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0387_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_7_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_8 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0387_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_8_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_9 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0387_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_9_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_10 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0387_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_15_PWR_52_o_mux_2_OUT_10_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_FRAME : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_MATCH(1),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_FRAME_1482
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_3 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0404_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result(3),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_1 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0404_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_2 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0404_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result(2),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_4 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0404_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result(4),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_5 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0404_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result(5),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_6 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0404_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result(6),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_7 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0404_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result(7),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_10 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0404_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result(10),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_8 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0404_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result(8),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_9 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0404_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result(9),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0361_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result_1_1,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_val,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0361_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result_0_1,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_val,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0361_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result_2_1,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_val,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_3 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0361_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result_3_1,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_val,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_4 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0361_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result_4_1,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_val,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_5 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0361_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result_5_1,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_val,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_8 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0361_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result_8_1,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_val,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_6 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0361_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result_6_1,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_val,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_7 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0361_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result_7_1,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_val,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_11 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0361_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result_11_1,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_val,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_9 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0361_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result_9_1,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_val,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_10 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0361_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result_10_1,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_val,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_14 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0361_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result_14_1,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_val,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_12 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0361_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result_12_1,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_val,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER_13 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0361_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result_13_1,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_val,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_FRAME_COUNTER(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_n0404_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_Reset_OR_DriverANDClockEnable,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_14_0_Q(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_0_Q : XORCY
    port map (
      CI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_lut(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result_0_1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_1_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(0),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_1_rt_4812,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_1_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(0),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_1_rt_4812,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result_1_1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_2_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(1),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_2_rt_4811,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_2_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(1),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_2_rt_4811,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result_2_1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_3_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(2),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_3_rt_4810,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_3_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(2),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_3_rt_4810,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result_3_1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_4_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(3),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_4_rt_4809,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_4_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(3),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_4_rt_4809,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result_4_1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_5_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(4),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_5_rt_4808,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_5_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(4),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_5_rt_4808,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result_5_1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_6_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(5),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_6_rt_4807,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_6_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(5),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_6_rt_4807,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result_6_1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_7_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(6),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_7_rt_4806,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_7_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(6),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_7_rt_4806,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result_7_1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_8_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(7),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_8_rt_4805,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_8_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(7),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_8_rt_4805,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result_8_1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_9_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(8),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_9_rt_4804,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_9_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(8),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_9_rt_4804,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result_9_1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_10_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(9),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_10_rt_4803,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_10_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(9),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_10_rt_4803,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result_10_1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_11_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(10),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_11_rt_4802,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_11_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(10),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_11_rt_4802,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result_11_1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_12_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(11),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_12_rt_4801,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_12_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(11),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_12_rt_4801,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result_12_1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_13_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(12),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_13_rt_4800,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_13_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(12),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy_13_rt_4800,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result_13_1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_14_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_cy(13),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_FRAME_COUNTER_xor_14_rt_4876,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result_14_1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_lut_0_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_0_Q_1586
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_xor_0_Q : XORCY
    port map (
      CI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_lut_0_Q,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_1_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_0_Q_1586,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_1_rt_4799,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_1_Q_1585
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_xor_1_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_0_Q_1586,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_1_rt_4799,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_2_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_1_Q_1585,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_2_rt_4798,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_2_Q_1584
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_xor_2_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_1_Q_1585,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_2_rt_4798,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_3_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_2_Q_1584,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_3_rt_4797,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_3_Q_1583
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_xor_3_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_2_Q_1584,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_3_rt_4797,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_4_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_3_Q_1583,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_4_rt_4796,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_4_Q_1582
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_xor_4_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_3_Q_1583,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_4_rt_4796,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_5_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_4_Q_1582,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_5_rt_4795,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_5_Q_1581
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_xor_5_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_4_Q_1582,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_5_rt_4795,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_6_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_5_Q_1581,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_6_rt_4794,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_6_Q_1580
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_xor_6_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_5_Q_1581,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_6_rt_4794,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_7_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_6_Q_1580,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_7_rt_4793,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_7_Q_1579
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_xor_7_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_6_Q_1580,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_7_rt_4793,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_8_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_7_Q_1579,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_8_rt_4792,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_8_Q_1578
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_xor_8_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_7_Q_1579,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_8_rt_4792,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_9_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_8_Q_1578,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_9_rt_4791,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_9_Q_1577
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_xor_9_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_8_Q_1578,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_9_rt_4791,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_xor_10_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_cy_9_Q_1577,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Mcount_DATA_COUNTER_14_0_xor_10_rt_4875,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_Result(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_RX_DV_REG6_MUX_838_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_FRAME_1525
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_EXT : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_ERR_REG5_END_EXT_AND_354_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_END_EXT_1575
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DEST_ADDRESS_FIELD : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_DEST_ADDRESS_FIELD_AND_365_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DEST_ADDRESS_FIELD_1522
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_LEN_FIELD_AND_371_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD_1520
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DAT_FIELD : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_RX_DV_REG6_DAT_FIELD_AND_374_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_DAT_FIELD_1519
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_END_DATA_OR_216_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD_1518
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_0 : FDSE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_PWR_51_o_FIELD_CONTROL_5_MUX_861_o,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_GND_60_o_FIELD_CONTROL_0_MUX_860_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_1_GND_60_o_MUX_865_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_3 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_2_GND_60_o_MUX_864_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_4 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_3_GND_60_o_MUX_863_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_4_GND_60_o_MUX_862_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => gmii_rxd(0),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => gmii_rxd(1),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => gmii_rxd(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => gmii_rxd(3),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => gmii_rxd(4),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => gmii_rxd(5),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => gmii_rxd(6),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => gmii_rxd(7),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC100_EN : FDE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV10_CLK_DIV10_REG_AND_333_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC100_EN_1463
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC50_EN : FDE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV20_CLK_DIV20_REG_AND_332_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC50_EN_1465
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC1000_EN : FDE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV100_CLK_DIV100_REG_AND_335_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC1000_EN_1461
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => gmii_rx_dv,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1460
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => gmii_rx_er,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG1_1456
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_JUMBO_FRAMES_HELD : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0453_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_JUMBO_EN_568,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_JUMBO_FRAMES_HELD_1426
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_LT_CHECK_HELD : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0453_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_LT_DISABLE_573,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_LT_CHECK_HELD_1423
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_VLAN_ENABLE_HELD : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0453_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_VLAN_572,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_VLAN_ENABLE_HELD_1425
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC_MODE_HELD : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0453_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_CRC_MODE_569,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC_MODE_HELD_1424
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_ENABLE_HELD : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0453_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_FRAME_ENABLE_575,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_ENABLE_HELD_1420
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_PAUSE_LT_CHECK_HELD : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0453_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_RX_PS_LT_DISABLE_574,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_PAUSE_LT_CHECK_HELD_1422
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SPEED_IS_10_100_HELD : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0453_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SPEED_IS_10_100_INT,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SPEED_IS_10_100_HELD_1421
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_IFG_FLAG : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_PRE_IFG_FLAG_1380,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_IFG_FLAG_1417
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_PWR_48_o_RX_ERR_REG6_AND_343_o_1376,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SFD_FLAG_1419
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_EXTENSION_FLAG : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_57_o_RX_DV_REG6_AND_345_o_1375,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_EXTENSION_FLAG_1418
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FALSE_CARR_FLAG : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_PRE_FALSE_CARR_FLAG_1381,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FALSE_CARR_FLAG_1416
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG1_OUT : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0522_inv1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG5_OUT_INV_410_o,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Reset_OR_DriverANDClockEnable10,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG1_OUT_1388
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG1_OUT : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG5_OUT_INV_404_o,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Reset_OR_DriverANDClockEnable11,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG1_OUT_1383
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SPEED_1_RESYNC_REG : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync2,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SPEED_1_RESYNC_REG_1428
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SPEED_0_RESYNC_REG : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync2,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_SPEED_0_RESYNC_REG_1429
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0453_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_0_Q,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_1 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0453_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_1_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_2 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0453_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_2_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_3 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0453_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_3_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_4 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0453_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_4_Q,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_5 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0453_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_5_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_6 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0453_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_6_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_7 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0453_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_7_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_8 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0453_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_8_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_9 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0453_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_9_Q,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_10 : FDSE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0453_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_10_Q,
      S => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_11 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0453_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_11_Q,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_12 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0453_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_12_Q,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_13 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0453_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_13_Q,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD_14 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0453_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_57_o_MAX_FRAME_LENGTH_14_mux_2_OUT_14_Q,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_MAX_FRAME_LENGTH_HELD(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG2_OUT : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG1_OUT_1383,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Reset_OR_DriverANDClockEnable11,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG2_OUT_1397
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG2_OUT : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0522_inv1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG1_OUT_1388,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Reset_OR_DriverANDClockEnable10,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG2_OUT_1387
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG2,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG3_1459
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG5,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG6_1455
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(0),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(1),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(3),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(4),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(5),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(6),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(7),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG3_OUT : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG2_OUT_1397,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Reset_OR_DriverANDClockEnable11,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG3_OUT_1396
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG3_OUT : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0522_inv1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG2_OUT_1387,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Reset_OR_DriverANDClockEnable10,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG3_OUT_1386
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV10_REG : FDE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG3_OUT_1396,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV10_REG_1464
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV100_REG : FDE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG3_OUT_1386,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV100_REG_1462
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG6_1455,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG7_1454
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(0),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(1),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(3),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(4),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(5),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(6),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG6(7),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG4_OUT : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG3_OUT_1396,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Reset_OR_DriverANDClockEnable11,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG4_OUT_1395
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG4_OUT : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0522_inv1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG3_OUT_1386,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Reset_OR_DriverANDClockEnable10,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG4_OUT_1385
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG5,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG6_1458
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(0),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(1),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(3),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(4),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(5),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(6),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG7(7),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG5_OUT : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG4_OUT_1395,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Reset_OR_DriverANDClockEnable11,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG5_OUT_1394
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG5_OUT : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_n0522_inv1,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG4_OUT_1385,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Reset_OR_DriverANDClockEnable10,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CE_REG5_OUT_1384
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG6_1458,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG7_1457
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8(0),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8(1),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8(2),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_3 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8(3),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_4 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8(4),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_5 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8(5),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_6 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8(6),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA_7 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG8(7),
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DATA(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV20_REG : FDE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG6_OUT2_1393,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CLK_DIV20_REG_1466
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG7_OUT2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG6_OUT2_1393,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG7_OUT2_1392
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG8_OUT2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG7_OUT2_1392,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG8_OUT2_1391
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG9_OUT2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG8_OUT2_1391,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG9_OUT2_1390
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG0_OUT2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG9_OUT2_1390,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Reset_OR_DriverANDClockEnable12,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_REG0_OUT2_1389
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_GOOD_FRAME_1468,
      Q => rx_statistics_vector(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME_1467,
      Q => rx_statistics_vector(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ERR_1471,
      Q => NlwRenamedSig_OI_rx_statistics_vector_2_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_BROADCASTADDRESSMATCH_DELAY,
      Q => rx_statistics_vector(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_MULTICAST_FRAME_1481,
      Q => rx_statistics_vector(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(0),
      Q => rx_statistics_vector(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(1),
      Q => rx_statistics_vector(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(2),
      Q => rx_statistics_vector(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(3),
      Q => rx_statistics_vector(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(4),
      Q => rx_statistics_vector(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(5),
      Q => rx_statistics_vector(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(6),
      Q => rx_statistics_vector(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(7),
      Q => rx_statistics_vector(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(8),
      Q => rx_statistics_vector(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(9),
      Q => rx_statistics_vector(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(10),
      Q => rx_statistics_vector(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(11),
      Q => rx_statistics_vector(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(12),
      Q => rx_statistics_vector(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_STATISTICS_LENGTH(13),
      Q => rx_statistics_vector(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_214,
      Q => rx_statistics_vector(19)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_OUT_OF_BOUNDS_ERR_1470,
      Q => rx_statistics_vector(20)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_DECODER_VLAN_FRAME_1482,
      Q => rx_statistics_vector(21)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VECTOR_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_LENGTH_TYPE_ERR_1469,
      Q => rx_statistics_vector(25)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_STATISTICS_VALID : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_CHECKER_STATISTICS_VALID_1472,
      Q => NlwRenamedSig_OI_rx_statistics_valid
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GND_57_o_FRAME_SUCCESS_MUX_1046_o,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Reset_OR_DriverANDClockEnable22,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_GOOD_FRAME_INT_209
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT : FDRE
    port map (
      C => rx_axi_clk,
      CE => rx_enable,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FRAME_SUCCESS_FRAME_FAILURE_MUX_1047_o,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_Reset_OR_DriverANDClockEnable22,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_BAD_FRAME_INT_210
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DELAY_BROADCASTADDRESSMATCH : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      A1 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      CE => rx_enable,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_broadcastaddressmatch_323,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_BROADCASTADDRESSMATCH_DELAY
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DELAY_RXD_BUS_7_DELAY_RXD : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      A1 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      CE => rx_enable,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(7),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DELAY_RXD_BUS_6_DELAY_RXD : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      A1 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      CE => rx_enable,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(6),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DELAY_RXD_BUS_5_DELAY_RXD : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      A1 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      CE => rx_enable,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(5),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DELAY_RXD_BUS_4_DELAY_RXD : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      A1 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      CE => rx_enable,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(4),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DELAY_RXD_BUS_3_DELAY_RXD : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      A1 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      CE => rx_enable,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(3),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DELAY_RXD_BUS_2_DELAY_RXD : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      A1 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      CE => rx_enable,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DELAY_RXD_BUS_1_DELAY_RXD : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      A1 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      CE => rx_enable,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(1),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DELAY_RXD_BUS_0_DELAY_RXD : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      A1 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      CE => rx_enable,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG1(0),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RXD_REG5(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DELAY_RX_DV1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      A1 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A2 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      CE => rx_enable,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG1_1460,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DELAY_RX_DV2 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      A2 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      CE => rx_enable,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG3_1459,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_DV_REG5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_DELAY_RX_ERR : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      A1 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      CE => rx_enable,
      CLK => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG1_1456,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RX_ERR_REG5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_31 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_204_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_31_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(31)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_30 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_204_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_30_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(30)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_29 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_204_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_29_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(29)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_28 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_204_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_28_Q_1331,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(28)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_27 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_204_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_27_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(27)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_26 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_204_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_26_Q_1333,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(26)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_25 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_204_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_25_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(25)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_24 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_204_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_24_Q_1335,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(24)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_204_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_23_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(23)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_22 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_204_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_22_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(22)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_21 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_204_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_21_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(21)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_20 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_204_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_20_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(20)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_19 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_204_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_19_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(19)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_18 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_204_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_18_Q_1341,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_17 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_204_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_17_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_16 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_204_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_16_Q_1343,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_15 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_204_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_15_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_14 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_204_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_14_Q_1345,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_13 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_204_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_13_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_12 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_204_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_12_Q_1347,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_11 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_204_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_11_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_10 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_204_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_10_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_9 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_204_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_9_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_8 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_204_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_8_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_7 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_204_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_7_Q_1352,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_6 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_204_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_6_Q_1353,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_5 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_204_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_5_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_4 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_204_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_4_Q_1355,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_3 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_204_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_3_Q_1356,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_2 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_204_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_2_Q_1357,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_1 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_204_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_1_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_0 : FDRE
    port map (
      C => rx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CLKEN_CE_IN_AND_204_o,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC_23_CALC_23_mux_3_OUT_0_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_RECLOCK_RX_CONFIG,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_FCS_CHECK_CALC(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_X36_1I4 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_X36_1I4_rt_4790,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_TC_ASSIGN_I0
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_X36_1I6 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_X36_1I4_rt_4790,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_TQ0
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_X36_1I956 : AND2
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int5q,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_TC_ASSIGN_I0,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I6 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I4_rt_4789,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ0
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I4 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I4_rt_4789,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I28 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C1,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I26_rt_4788,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I26 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C1,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I26_rt_4788,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I226 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C2,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I233_rt_4787,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I233 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C2,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I233_rt_4787,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I252 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C4,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I259_rt_4786,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I259 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C4,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I259_rt_4786,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I239 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C3,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I246_rt_4785,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I246 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C3,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I246_rt_4785,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I291 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C7,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I298_rt_4784,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I298 : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C7,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I298_rt_4784,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TC_ASSIGN_I1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I278 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C6,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I285_rt_4783,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I285 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C6,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I285_rt_4783,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I265 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C5,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I272_rt_4782,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TQ5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I272 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C5,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I272_rt_4782,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_C6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_X36_1I956 : AND2
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int3q,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC4_TC_ASSIGN_I1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I6 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I4_rt_4781,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ0
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I4 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I4_rt_4781,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I28 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C1,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I26_rt_4780,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I26 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C1,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I26_rt_4780,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I226 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C2,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I233_rt_4779,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I233 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C2,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I233_rt_4779,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I252 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C4,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I259_rt_4778,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I259 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C4,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I259_rt_4778,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I239 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C3,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I246_rt_4777,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I246 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C3,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I246_rt_4777,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I291 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C7,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I298_rt_4776,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I298 : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C7,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I298_rt_4776,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TC_ASSIGN_I1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I278 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C6,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I285_rt_4775,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I285 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C6,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I285_rt_4775,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I265 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C5,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I272_rt_4774,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TQ5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I272 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C5,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I272_rt_4774,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_C6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_X36_1I956 : AND2
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int2q,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC3_TC_ASSIGN_I1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I6 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I4_rt_4773,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ0
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I4 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I4_rt_4773,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I28 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C1,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I26_rt_4772,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I26 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C1,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I26_rt_4772,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I226 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C2,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I233_rt_4771,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I233 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C2,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I233_rt_4771,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I252 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C4,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I259_rt_4770,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I259 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C4,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I259_rt_4770,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I239 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C3,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I246_rt_4769,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I246 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C3,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I246_rt_4769,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I291 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C7,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I298_rt_4768,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I298 : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C7,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I298_rt_4768,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TC_ASSIGN_I1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I278 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C6,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I285_rt_4767,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I285 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C6,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I285_rt_4767,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I265 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C5,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I272_rt_4766,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TQ5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I272 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C5,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I272_rt_4766,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_C6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_X36_1I956 : AND2
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int1q,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC2_TC_ASSIGN_I1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I6 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I4_rt_4765,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ0
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I4 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I4_rt_4765,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I28 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C1,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I26_rt_4764,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I26 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C1,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I26_rt_4764,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I226 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C2,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I233_rt_4763,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I233 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C2,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I233_rt_4763,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I252 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C4,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I259_rt_4762,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I259 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C4,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I259_rt_4762,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I239 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C3,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I246_rt_4761,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I246 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C3,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I246_rt_4761,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I291 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C7,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I298_rt_4760,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I298 : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C7,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I298_rt_4760,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TC_ASSIGN_I1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I278 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C6,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I285_rt_4759,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I285 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C6,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I285_rt_4759,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I265 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C5,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I272_rt_4758,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TQ5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I272 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C5,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I272_rt_4758,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_C6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_X36_1I956 : AND2
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CRC_CE,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC1_TC_ASSIGN_I1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I6 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I4_rt_4757,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_TQ0
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I4 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I4_rt_4757,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_C1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I28 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_C1,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I298_rt_4756,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_TQ1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I298 : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_C1,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I298_rt_4756,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_TC_ASSIGN_I1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_X36_1I956 : AND2
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int4q,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_CRC5_TC_ASSIGN_I1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_CALCULATE_CRC2_int5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_in,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync_reg : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I956 : AND2
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int4q,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_TC_ASSIGN_I1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I298 : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_C1,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I298_rt_4755,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_TC_ASSIGN_I1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I28 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_C1,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I298_rt_4755,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_TQ1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I4 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I4_rt_4754,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_C1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I6 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_X36_1I4_rt_4754,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC5_TQ0
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I956 : AND2
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC_CE,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TC_ASSIGN_I1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I272 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C5,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I272_rt_4753,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I265 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C5,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I272_rt_4753,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I285 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C6,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I285_rt_4752,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I278 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C6,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I285_rt_4752,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I298 : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C7,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I298_rt_4751,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TC_ASSIGN_I1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I291 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C7,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I298_rt_4751,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I246 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C3,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I246_rt_4750,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I239 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C3,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I246_rt_4750,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I259 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C4,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I259_rt_4749,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I252 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C4,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I259_rt_4749,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I233 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C2,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I233_rt_4748,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I226 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C2,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I233_rt_4748,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I26 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C1,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I26_rt_4747,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I28 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C1,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I26_rt_4747,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I4 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I4_rt_4746,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_C1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I6 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_X36_1I4_rt_4746,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC1_TQ0
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I956 : AND2
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int1q,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TC_ASSIGN_I1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I272 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C5,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I272_rt_4745,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I265 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C5,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I272_rt_4745,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I285 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C6,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I285_rt_4744,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I278 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C6,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I285_rt_4744,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I298 : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C7,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I298_rt_4743,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TC_ASSIGN_I1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I291 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C7,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I298_rt_4743,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I246 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C3,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I246_rt_4742,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I239 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C3,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I246_rt_4742,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I259 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C4,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I259_rt_4741,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I252 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C4,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I259_rt_4741,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I233 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C2,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I233_rt_4740,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I226 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C2,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I233_rt_4740,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I26 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C1,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I26_rt_4739,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I28 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C1,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I26_rt_4739,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I4 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I4_rt_4738,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_C1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I6 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_X36_1I4_rt_4738,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC2_TQ0
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I956 : AND2
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int2q,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TC_ASSIGN_I1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I272 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C5,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I272_rt_4737,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I265 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C5,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I272_rt_4737,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I285 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C6,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I285_rt_4736,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I278 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C6,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I285_rt_4736,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I298 : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C7,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I298_rt_4735,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TC_ASSIGN_I1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I291 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C7,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I298_rt_4735,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I246 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C3,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I246_rt_4734,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I239 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C3,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I246_rt_4734,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I259 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C4,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I259_rt_4733,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I252 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C4,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I259_rt_4733,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I233 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C2,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I233_rt_4732,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I226 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C2,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I233_rt_4732,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I26 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C1,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I26_rt_4731,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I28 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C1,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I26_rt_4731,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I4 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I4_rt_4730,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_C1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I6 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_X36_1I4_rt_4730,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC3_TQ0
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I956 : AND2
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int3q,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TC_ASSIGN_I1,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I272 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C5,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I272_rt_4729,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I265 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C5,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I272_rt_4729,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I285 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C6,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I285_rt_4728,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I278 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C6,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I285_rt_4728,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I298 : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C7,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I298_rt_4727,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TC_ASSIGN_I1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I291 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C7,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I298_rt_4727,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ7
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I246 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C3,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I246_rt_4726,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I239 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C3,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I246_rt_4726,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I259 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C4,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I259_rt_4725,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C5
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I252 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C4,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I259_rt_4725,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ4
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I233 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C2,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I233_rt_4724,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C3
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I226 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C2,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I233_rt_4724,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I26 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C1,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I26_rt_4723,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C2
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I28 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C1,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I26_rt_4723,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I4 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I4_rt_4722,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_C1
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I6 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_X36_1I4_rt_4722,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_CRC4_TQ0
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_X36_1I956 : AND2
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int5q,
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_TC_ASSIGN_I0,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_int6
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_X36_1I6 : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_X36_1I4_rt_4721,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_TQ0
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_X36_1I4 : MUXCY_L
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_X36_1I4_rt_4721,
      LO => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_CRCGEN2_TC_ASSIGN_I0
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_0_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_1_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_2_Q_1012,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_3_Q_1013,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_4_Q_1014,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_5_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_6_Q_1016,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_7_Q_1017,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_8 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_8_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_9 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_9_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_10 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_10_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_11 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_11_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_12 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_12_Q_1022,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_13 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_13_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_14 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_14_Q_1024,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_15 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_15_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_16 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_16_Q_1026,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_17 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_17_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_18 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_18_Q_1028,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_19 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_19_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(19)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_20 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_20_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(20)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_21 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_21_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(21)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_22 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_22_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(22)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_23_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(23)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_24 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_24_Q_1034,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(24)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_25 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_25_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(25)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_26 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_26_Q_1036,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(26)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_27 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_27_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(27)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_28 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_28_Q_1038,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(28)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_29 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_29_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(29)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_30 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_30_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(30)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_31 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC_23_CALC_23_mux_3_OUT_31_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE(2),
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_CALC(31)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_781,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_1_5066,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_1_5066,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_GND_52_o_GND_52_o_sub_12_OUT_3_1_714,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DEL_MASKED(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_0 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n0886_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_0_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_1 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n0886_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_1_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_2 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n0886_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_2_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_3 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n0886_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_3_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_4 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n0886_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_4_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_5 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n0886_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_5_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_6 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n0886_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_6_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_7 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n0886_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_7_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_8 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n0886_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_8_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_9 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n0886_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_9_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_10 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n0886_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_10_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_11 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n0886_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_11_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_12 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n0886_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_12_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_13 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n0886_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_13_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14 : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n0886_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH_14_GND_52_o_mux_7_OUT_14_Q,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_52_o_mux_60_OUT_1_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable13,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_52_o_mux_60_OUT_3_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable13,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7_GND_52_o_mux_60_OUT_5_Q,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable13,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_SUCCESS_772,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_1_5066,
      Q => tx_statistics_vector(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_BROADCAST,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_1_5066,
      Q => tx_statistics_vector(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_TX_UNDERRUN2_773,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_1_5066,
      Q => tx_statistics_vector(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_CONTROL_764,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_1_5066,
      Q => tx_statistics_vector(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_1_5066,
      Q => tx_statistics_vector(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_1_5066,
      Q => tx_statistics_vector(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(2),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_1_5066,
      Q => tx_statistics_vector(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_8 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(3),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_1_5066,
      Q => tx_statistics_vector(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_9 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(4),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_1_5066,
      Q => tx_statistics_vector(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_10 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(5),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_1_5066,
      Q => tx_statistics_vector(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_11 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(6),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_1_5066,
      Q => tx_statistics_vector(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_12 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(7),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_1_5066,
      Q => tx_statistics_vector(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_13 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(8),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_1_5066,
      Q => tx_statistics_vector(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_14 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(9),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_1_5066,
      Q => tx_statistics_vector(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_15 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(10),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_1_5066,
      Q => tx_statistics_vector(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_16 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(11),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_1_5066,
      Q => tx_statistics_vector(16)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_17 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(12),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_1_5066,
      Q => tx_statistics_vector(17)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_18 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_BYTE_COUNT_1(13),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_1_5066,
      Q => tx_statistics_vector(18)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_STATUS_VECTOR_19 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_REG_TX_VLAN_763,
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_1_5066,
      Q => tx_statistics_vector(19)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1198_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_1_5066,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1198_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_1_5066,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1198_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(2),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_1_5066,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1198_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(3),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_1_5066,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1198_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(4),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_1_5066,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1198_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(5),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_1_5066,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1198_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(6),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_1_5066,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1198_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(7),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_1_5066,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_8 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1198_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_1_5066,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_9 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1198_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_1_5066,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_10 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1198_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(2),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_1_5066,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_11 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1198_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(3),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_1_5066,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_12 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1198_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(4),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_1_5066,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_13 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1198_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(5),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_1_5066,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_14 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1198_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(6),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_1_5066,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN_15 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1198_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0(7),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_1_5066,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_LEN(15)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable17,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable17,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(2),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable17,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(3),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable17,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(4),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable17,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(5),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable17,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(6),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable17,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1(7),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable17,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_0 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable25,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_1 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable25,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(2),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable25,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_3 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(3),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable25,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_4 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(4),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable25,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_5 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(5),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable25,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_6 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(6),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable25,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_7 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2(7),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Reset_OR_DriverANDClockEnable25,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT_0 : FDSE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_PRE_COUNT,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_21,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT_1 : FDSE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_PRE_COUNT1,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_21,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT_2 : FDSE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_PRE_COUNT2,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_21,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT_0 : FDSE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_CRC_COUNT,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_21,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT_1 : FDSE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_CRC_COUNT1,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_RESETb1_21,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1233_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(0),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_1 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1233_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(1),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_3 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1233_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(3),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_4 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1233_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(4),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_7 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1233_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(7),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_5 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1233_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(5),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_8 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1233_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(8),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_9 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1233_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(9),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_12 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1233_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(12),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_10 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1233_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(10),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_11 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1233_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(11),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_13 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1233_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(13),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_14 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1233_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(14),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_6 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_n1233_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(6),
      R => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_cst1,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_lut_0_Q : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(0),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(0),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(1),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(1),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(2),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_2_914,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_lut_0_Q_688
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_cy_0_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_lut_0_Q_688,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_cy_0_Q_687
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_lut_1_Q : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(3),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_3_915,
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(4),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_MAX_4_916,
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(5),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(5),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_lut_1_Q_686
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_cy_1_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_cy_0_Q_687,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_lut_1_Q_686,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_cy_1_Q_685
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_lut_2_Q : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(6),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(6),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(7),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(7),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(8),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(8),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_lut_2_Q_684
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_cy_2_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_cy_1_Q_685,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_lut_2_Q_684,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_cy_2_Q_683
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_lut_3_Q : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(9),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(9),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(10),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(10),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(11),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(11),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_lut_3_Q_682
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_cy_3_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_cy_2_Q_683,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_lut_3_Q_682,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_cy_3_Q_681
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_lut_4_Q : LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(12),
      I1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(12),
      I2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(13),
      I3 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(13),
      I4 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT(14),
      I5 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_FRAME_LENGTH(14),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_lut_4_Q_680
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_cy_4_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_cy_3_Q_681,
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcompar_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o_lut_4_Q_680,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_14_FRAME_MAX_14_equal_51_o
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      DI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_lut(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_0_Q : XORCY
    port map (
      CI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_lut(0),
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(0)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_1_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(0),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_1_rt_4720,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_1_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(0),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_1_rt_4720,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(1)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_2_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(1),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_2_rt_4719,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_2_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(1),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_2_rt_4719,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(2)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_3_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(2),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_3_rt_4718,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_3_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(2),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_3_rt_4718,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(3)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_4_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(3),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_4_rt_4717,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_4_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(3),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_4_rt_4717,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(4)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_5_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(4),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_5_rt_4716,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_5_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(4),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_5_rt_4716,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(5)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_6_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(5),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_6_rt_4715,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_6_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(5),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_6_rt_4715,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(6)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_7_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(6),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_7_rt_4714,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_7_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(6),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_7_rt_4714,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(7)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_8_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(7),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_8_rt_4713,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_8_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(7),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_8_rt_4713,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(8)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_9_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(8),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_9_rt_4712,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_9_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(8),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_9_rt_4712,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(9)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_10_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(9),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_10_rt_4711,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_10_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(9),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_10_rt_4711,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(10)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_11_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(10),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_11_rt_4710,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_11_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(10),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_11_rt_4710,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(11)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_12_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(11),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_12_rt_4709,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_12_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(11),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_12_rt_4709,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(12)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_13_Q : MUXCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(12),
      DI => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      S => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_13_rt_4708,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_13_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(12),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy_13_rt_4708,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(13)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_14_Q : XORCY
    port map (
      CI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_cy(13),
      LI => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Mcount_FRAME_COUNT_xor_14_rt_4874,
      O => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_TX_SM1_Result(14)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_CRC_MODE : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC_MODE_INV_95_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_CRC_MODE_627
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_HALF_DUPLEX : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_HALF_DUPLEX_626
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_SPEED_IS_10_100 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_SPEED_IS_10_100_INT,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_SPEED_IS_10_100_625
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_JUMBO_ENABLE : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_JUMBO_EN_561,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_JUMBO_ENABLE_624
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_ENABLE : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_EN_564,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_ENABLE_623
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_VLAN_ENABLE : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_TX_VLAN_ENABLE_OUT,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_VLAN_ENABLE_622
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_IFG_DEL_EN : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_MANIFGEN_MANAGEN_CONF_INT_TX_IFG_DEL_EN_566,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_IFG_DEL_EN_621
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC50_EN : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CLK_DIV20_CLK_DIV20_REG_AND_119_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CRC50_EN_611
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG1_OUT2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG0_OUT2_GND_34_o_MUX_292_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG1_OUT2_648
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG1_OUT : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_n0281_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG5_OUT_GND_34_o_MUX_328_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG1_OUT_636
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_SPEED_0_RESYNC_REG : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_0_SYNC_data_sync2,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_SPEED_0_RESYNC_REG_629
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_SPEED_1_RESYNC_REG : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CONFIG_SELECT_SPEED_1_SYNC_data_sync2,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_SPEED_1_RESYNC_REG_628
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG1_OUT : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG5_OUT_GND_34_o_MUX_277_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG1_OUT_620
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_CRS : FD
    port map (
      C => tx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_CRS_GND_34_o_MUX_359_o,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_CRS_613
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG2_OUT : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG1_OUT_GND_34_o_MUX_278_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG2_OUT_652
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG2_OUT2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG1_OUT2_GND_34_o_MUX_293_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG2_OUT2_647
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG2_OUT : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_n0281_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG1_OUT_GND_34_o_MUX_329_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG2_OUT_635
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG3_OUT : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG2_OUT_GND_34_o_MUX_279_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG3_OUT_651
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG3_OUT2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG2_OUT2_GND_34_o_MUX_294_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG3_OUT2_646
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG3_OUT : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_n0281_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG2_OUT_GND_34_o_MUX_330_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG3_OUT_634
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CLK_DIV10_REG : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG3_OUT_651,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CLK_DIV10_REG_638
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CLK_DIV100_REG : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG3_OUT_634,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CLK_DIV100_REG_631
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG4_OUT : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG3_OUT_GND_34_o_MUX_280_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG4_OUT_650
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG4_OUT2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG3_OUT2_GND_34_o_MUX_295_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG4_OUT2_645
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG4_OUT : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_n0281_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG3_OUT_GND_34_o_MUX_331_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG4_OUT_633
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG5_OUT : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG4_OUT_650,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG5_OUT_649
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG5_OUT2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG4_OUT2_GND_34_o_MUX_296_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG5_OUT2_644
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG5_OUT : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_n0281_inv,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG4_OUT_633,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CE_REG5_OUT_632
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG6_OUT2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG5_OUT2_GND_34_o_MUX_297_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG6_OUT2_643
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CLK_DIV20_REG : FDE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG6_OUT2_643,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_CLK_DIV20_REG_612
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG7_OUT2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG6_OUT2_GND_34_o_MUX_298_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG7_OUT2_642
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG8_OUT2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG7_OUT2_GND_34_o_MUX_299_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG8_OUT2_641
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG9_OUT2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG8_OUT2_GND_34_o_MUX_300_o,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG9_OUT2_640
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG0_OUT2 : FDRE
    port map (
      C => tx_axi_clk,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG9_OUT2_640,
      R => NlwRenamedSig_OI_tx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_REG0_OUT2_639
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_BYTECNTSRL : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      A1 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      A2 => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII,
      A3 => NlwRenamedSig_OI_rx_statistics_vector_26_Q,
      CE => U0_trimac_top_TRI_SPEED_TRIMAC_INST_G_AXI_SHIM_tx_axi_shim_tx_enable_reg_224,
      CLK => tx_axi_clk,
      D => NlwRenamedSig_OI_gmii_tx_en,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_TXGEN_INT_TX_EN_DELAY_EARLY
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_SPEED_IS_100 : FD
    port map (
      C => bus2ip_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_Mram_SPEED_IS_100_INT,
      Q => speed_is_100
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RXSTATSADDRESSMATCH_DEL : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_addr_filter_top_address_filter_inst_rxstatsaddressmatch_326,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => rx_statistics_vector(27)
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RX_FRAG : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_MIN_SIZE_RX_CE_SAMPLE_AND_581_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RX_FRAG_421
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_RX_SMALL : FDR
    port map (
      C => rx_axi_clk,
      D => U0_trimac_top_TRI_SPEED_TRIMAC_INST_INT_MIN_SIZE_RX_CE_SAMPLE_AND_578_o,
      R => NlwRenamedSig_OI_rx_reset_out,
      Q => U0_trimac_top_TRI_SPEED_TRIMAC_INST_RX_SMALL_420
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_XST_GND : GND
    port map (
      G => NlwRenamedSig_OI_rx_statistics_vector_26_Q
    );
  U0_trimac_top_TRI_SPEED_TRIMAC_INST_XST_VCC : VCC
    port map (
      P => U0_trimac_top_TRI_SPEED_TRIMAC_INST_CORE_HAS_SGMII
    );

end STRUCTURE;

-- synthesis translate_on
