<html><body><samp><pre>
<!@TC:0>

                               Synplify Pro (R) 

               Version T-2022.09M-SP2-1 for win64 - Jun 27, 2023 

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Starting:    C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\bin64\mbin\synplify.exe
Install:     C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
Hostname:    DESKTOP-HO2RJRQ
Date:        Wed Nov 15 17:52:14 2023
Version:     T-2022.09M-SP2-1

Arguments:   -product synplify_pro
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel from server DESKTOP-HO2RJRQ 
Licensed Vendor: actel
License Option: actel_oem


use_module_idb is not supported in current product.
auto_infer_blackbox is not supported in current product.
log file: "D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\Prueba06_UART\synthesis\Top_SEND.srr"
Running: synthesis in foreground

Running Top_SEND_syn|synthesis

Running Flow: compile (Compile) on Top_SEND_syn|synthesis
# Wed Nov 15 17:52:37 2023

Running Flow: compile_flow (Compile Process) on Top_SEND_syn|synthesis
# Wed Nov 15 17:52:37 2023

Running: compiler (Compile Input) on Top_SEND_syn|synthesis
# Wed Nov 15 17:52:37 2023

compiler completed
# Wed Nov 15 17:52:37 2023

Return Code: 0
Run Time:00h:00m:00s

Running: multi_srs_gen (Multi-srs Generator) on Top_SEND_syn|synthesis
# Wed Nov 15 17:52:37 2023
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on Top_SEND_syn|synthesis

Running: premap (Premap) on Top_SEND_syn|synthesis
# Wed Nov 15 17:52:38 2023

premap completed with warnings
# Wed Nov 15 17:52:40 2023

Return Code: 1
Run Time:00h:00m:02s
Complete: Compile on Top_SEND_syn|synthesis

Running Flow: map (Map) on Top_SEND_syn|synthesis
# Wed Nov 15 17:52:40 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on Top_SEND_syn|synthesis
# Wed Nov 15 17:52:40 2023
Copied D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\Prueba06_UART\synthesis\synwork\Top_SEND_m.srm to D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\Prueba06_UART\synthesis\Top_SEND.srm

fpga_mapper completed
# Wed Nov 15 17:52:45 2023

Return Code: 0
Run Time:00h:00m:05s
Complete: Map on Top_SEND_syn|synthesis
Complete: Logic Synthesis on Top_SEND_syn|synthesis

</pre></samp></body></html>
