[+] Printed file newdir/newdir/1-seed_0,1.sv
// Seed: 0,1

module zolspkvipx
  ( output logic [4:2][3:2] qvjnq
  , output real thvd [4:3][3:4]
  , output uwire eckuucc [3:4][1:0]
  , output uwire giquvqdauo
  , input bit utsbypy
  , input bit rjvykl
  );
  
  
  not hbwkk(mhlffmqvw, giquvqdauo);
  nand duxnohw(giquvqdauo, jrnxz, giquvqdauo);
  
  // Top inputs -> top outputs assigns
  assign qvjnq = utsbypy;
  
  // Assigns
  assign jrnxz = 'bz;
  assign eckuucc = '{'{'b1,'b1},'{'b1,'b0}};
  assign thvd = '{'{'b0,'bz},'{'bx,'bz}};
  assign mhlffmqvw = 'bx;
endmodule: zolspkvipx

module mqwropwpa
  (input logic [4:4] xrgux [0:4], input logic rj, input integer ujnuzxm [1:0][3:1]);
  
  
  
  // Top inputs -> top outputs assigns
  
  // Assigns
endmodule: mqwropwpa



// Seed after: 6215,1
