{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 24 18:46:05 2023 " "Info: Processing started: Wed May 24 18:46:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Robot -c Robot " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Robot -c Robot" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk_50MHZ " "Info: Assuming node \"Clk_50MHZ\" is an undefined clock" {  } { { "Robot.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Robot.bdf" { { 200 32 200 216 "Clk_50MHZ" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk_50MHZ" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[7\] " "Info: Detected ripple clock \"Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[7\]\" as buffer" {  } { { "db/cntr_09h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_09h.tdf" 274 8 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clk_50MHZ register Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[0\] register Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[7\] 229.73 MHz 4.353 ns Internal " "Info: Clock \"Clk_50MHZ\" has Internal fmax of 229.73 MHz between source register \"Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[0\]\" and destination register \"Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[7\]\" (period= 4.353 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.644 ns + Longest register register " "Info: + Longest register to register delay is 3.644 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[0\] 1 REG LC_X2_Y3_N0 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y3_N0; Fanout = 3; REG Node = 'Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_09h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_09h.tdf" 274 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.747 ns) 1.647 ns Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|counter_cella0~COUT 2 COMB LC_X2_Y3_N0 2 " "Info: 2: + IC(0.900 ns) + CELL(0.747 ns) = 1.647 ns; Loc. = LC_X2_Y3_N0; Fanout = 2; COMB Node = 'Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|counter_cella0~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[0] Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella0~COUT } "NODE_NAME" } } { "db/cntr_09h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_09h.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 1.770 ns Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|counter_cella1~COUT 3 COMB LC_X2_Y3_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 1.770 ns; Loc. = LC_X2_Y3_N1; Fanout = 2; COMB Node = 'Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|counter_cella1~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella0~COUT Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella1~COUT } "NODE_NAME" } } { "db/cntr_09h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_09h.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 1.893 ns Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|counter_cella2~COUT 4 COMB LC_X2_Y3_N2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 1.893 ns; Loc. = LC_X2_Y3_N2; Fanout = 2; COMB Node = 'Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|counter_cella2~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella1~COUT Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella2~COUT } "NODE_NAME" } } { "db/cntr_09h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_09h.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 2.016 ns Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|counter_cella3~COUT 5 COMB LC_X2_Y3_N3 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 2.016 ns; Loc. = LC_X2_Y3_N3; Fanout = 2; COMB Node = 'Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|counter_cella3~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella2~COUT Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella3~COUT } "NODE_NAME" } } { "db/cntr_09h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_09h.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 2.277 ns Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|counter_cella4~COUT 6 COMB LC_X2_Y3_N4 3 " "Info: 6: + IC(0.000 ns) + CELL(0.261 ns) = 2.277 ns; Loc. = LC_X2_Y3_N4; Fanout = 3; COMB Node = 'Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|counter_cella4~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella3~COUT Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella4~COUT } "NODE_NAME" } } { "db/cntr_09h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_09h.tdf" 62 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.367 ns) 3.644 ns Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[7\] 7 REG LC_X2_Y3_N7 3 " "Info: 7: + IC(0.000 ns) + CELL(1.367 ns) = 3.644 ns; Loc. = LC_X2_Y3_N7; Fanout = 3; REG Node = 'Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[7\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.367 ns" { Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella4~COUT Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_09h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_09h.tdf" 274 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.744 ns ( 75.30 % ) " "Info: Total cell delay = 2.744 ns ( 75.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.900 ns ( 24.70 % ) " "Info: Total interconnect delay = 0.900 ns ( 24.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.644 ns" { Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[0] Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella0~COUT Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella1~COUT Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella2~COUT Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella3~COUT Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella4~COUT Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.644 ns" { Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[0] {} Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella0~COUT {} Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella1~COUT {} Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella2~COUT {} Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella3~COUT {} Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella4~COUT {} Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] {} } { 0.000ns 0.900ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.747ns 0.123ns 0.123ns 0.123ns 0.261ns 1.367ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_50MHZ destination 3.458 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk_50MHZ\" to destination register is 3.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Clk_50MHZ 1 CLK PIN_64 8 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_64; Fanout = 8; CLK Node = 'Clk_50MHZ'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50MHZ } "NODE_NAME" } } { "Robot.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Robot.bdf" { { 200 32 200 216 "Clk_50MHZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.918 ns) 3.458 ns Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[7\] 2 REG LC_X2_Y3_N7 3 " "Info: 2: + IC(1.377 ns) + CELL(0.918 ns) = 3.458 ns; Loc. = LC_X2_Y3_N7; Fanout = 3; REG Node = 'Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[7\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.295 ns" { Clk_50MHZ Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_09h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_09h.tdf" 274 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 60.18 % ) " "Info: Total cell delay = 2.081 ns ( 60.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.377 ns ( 39.82 % ) " "Info: Total interconnect delay = 1.377 ns ( 39.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { Clk_50MHZ Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 1.377ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_50MHZ source 3.458 ns - Longest register " "Info: - Longest clock path from clock \"Clk_50MHZ\" to source register is 3.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Clk_50MHZ 1 CLK PIN_64 8 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_64; Fanout = 8; CLK Node = 'Clk_50MHZ'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50MHZ } "NODE_NAME" } } { "Robot.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Robot.bdf" { { 200 32 200 216 "Clk_50MHZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.918 ns) 3.458 ns Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[0\] 2 REG LC_X2_Y3_N0 3 " "Info: 2: + IC(1.377 ns) + CELL(0.918 ns) = 3.458 ns; Loc. = LC_X2_Y3_N0; Fanout = 3; REG Node = 'Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.295 ns" { Clk_50MHZ Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_09h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_09h.tdf" 274 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 60.18 % ) " "Info: Total cell delay = 2.081 ns ( 60.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.377 ns ( 39.82 % ) " "Info: Total interconnect delay = 1.377 ns ( 39.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { Clk_50MHZ Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.377ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { Clk_50MHZ Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 1.377ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { Clk_50MHZ Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.377ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "db/cntr_09h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_09h.tdf" 274 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "db/cntr_09h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_09h.tdf" 274 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.644 ns" { Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[0] Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella0~COUT Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella1~COUT Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella2~COUT Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella3~COUT Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella4~COUT Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.644 ns" { Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[0] {} Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella0~COUT {} Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella1~COUT {} Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella2~COUT {} Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella3~COUT {} Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella4~COUT {} Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] {} } { 0.000ns 0.900ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.747ns 0.123ns 0.123ns 0.123ns 0.261ns 1.367ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { Clk_50MHZ Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 1.377ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { Clk_50MHZ Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.377ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk_50MHZ Seg_Colon Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|safe_q\[0\] 14.087 ns register " "Info: tco from clock \"Clk_50MHZ\" to destination pin \"Seg_Colon\" through register \"Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|safe_q\[0\]\" is 14.087 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_50MHZ source 7.483 ns + Longest register " "Info: + Longest clock path from clock \"Clk_50MHZ\" to source register is 7.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Clk_50MHZ 1 CLK PIN_64 8 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_64; Fanout = 8; CLK Node = 'Clk_50MHZ'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50MHZ } "NODE_NAME" } } { "Robot.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Robot.bdf" { { 200 32 200 216 "Clk_50MHZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(1.294 ns) 3.834 ns Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[7\] 2 REG LC_X2_Y3_N7 3 " "Info: 2: + IC(1.377 ns) + CELL(1.294 ns) = 3.834 ns; Loc. = LC_X2_Y3_N7; Fanout = 3; REG Node = 'Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[7\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { Clk_50MHZ Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_09h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_09h.tdf" 274 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.731 ns) + CELL(0.918 ns) 7.483 ns Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|safe_q\[0\] 3 REG LC_X6_Y1_N6 8 " "Info: 3: + IC(2.731 ns) + CELL(0.918 ns) = 7.483 ns; Loc. = LC_X6_Y1_N6; Fanout = 8; REG Node = 'Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.649 ns" { Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_f7h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_f7h.tdf" 50 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 45.10 % ) " "Info: Total cell delay = 3.375 ns ( 45.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.108 ns ( 54.90 % ) " "Info: Total interconnect delay = 4.108 ns ( 54.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.483 ns" { Clk_50MHZ Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.483 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] {} Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.377ns 2.731ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "db/cntr_f7h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_f7h.tdf" 50 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.228 ns + Longest register pin " "Info: + Longest register to pin delay is 6.228 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|safe_q\[0\] 1 REG LC_X6_Y1_N6 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y1_N6; Fanout = 8; REG Node = 'Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_f7h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_f7h.tdf" 50 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.435 ns) + CELL(0.200 ns) 1.635 ns mux4to1:inst15\|lpm_mux:lpm_mux_component\|mux_sld:auto_generated\|result_node\[0\]~1 2 COMB LC_X6_Y1_N2 1 " "Info: 2: + IC(1.435 ns) + CELL(0.200 ns) = 1.635 ns; Loc. = LC_X6_Y1_N2; Fanout = 1; COMB Node = 'mux4to1:inst15\|lpm_mux:lpm_mux_component\|mux_sld:auto_generated\|result_node\[0\]~1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.635 ns" { Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] mux4to1:inst15|lpm_mux:lpm_mux_component|mux_sld:auto_generated|result_node[0]~1 } "NODE_NAME" } } { "db/mux_sld.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/mux_sld.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.271 ns) + CELL(2.322 ns) 6.228 ns Seg_Colon 3 PIN PIN_38 0 " "Info: 3: + IC(2.271 ns) + CELL(2.322 ns) = 6.228 ns; Loc. = PIN_38; Fanout = 0; PIN Node = 'Seg_Colon'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.593 ns" { mux4to1:inst15|lpm_mux:lpm_mux_component|mux_sld:auto_generated|result_node[0]~1 Seg_Colon } "NODE_NAME" } } { "Robot.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Robot.bdf" { { 424 1400 1576 440 "Seg_Colon" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.522 ns ( 40.49 % ) " "Info: Total cell delay = 2.522 ns ( 40.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.706 ns ( 59.51 % ) " "Info: Total interconnect delay = 3.706 ns ( 59.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.228 ns" { Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] mux4to1:inst15|lpm_mux:lpm_mux_component|mux_sld:auto_generated|result_node[0]~1 Seg_Colon } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.228 ns" { Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] {} mux4to1:inst15|lpm_mux:lpm_mux_component|mux_sld:auto_generated|result_node[0]~1 {} Seg_Colon {} } { 0.000ns 1.435ns 2.271ns } { 0.000ns 0.200ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.483 ns" { Clk_50MHZ Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.483 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} Big_Count:inst9|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] {} Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.377ns 2.731ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.228 ns" { Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] mux4to1:inst15|lpm_mux:lpm_mux_component|mux_sld:auto_generated|result_node[0]~1 Seg_Colon } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.228 ns" { Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] {} mux4to1:inst15|lpm_mux:lpm_mux_component|mux_sld:auto_generated|result_node[0]~1 {} Seg_Colon {} } { 0.000ns 1.435ns 2.271ns } { 0.000ns 0.200ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "data2 Seg_E 9.059 ns Longest " "Info: Longest tpd from source pin \"data2\" to destination pin \"Seg_E\" is 9.059 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns data2 1 PIN PIN_18 7 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_18; Fanout = 7; PIN Node = 'data2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { data2 } "NODE_NAME" } } { "Robot.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Robot.bdf" { { 496 40 208 512 "data2" "" } { 280 632 769 296 "data3, data2, data1, data0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.750 ns) + CELL(0.511 ns) 4.393 ns Seven_Seg_Driver:inst18\|Mux4~3 2 COMB LC_X5_Y2_N8 1 " "Info: 2: + IC(2.750 ns) + CELL(0.511 ns) = 4.393 ns; Loc. = LC_X5_Y2_N8; Fanout = 1; COMB Node = 'Seven_Seg_Driver:inst18\|Mux4~3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.261 ns" { data2 Seven_Seg_Driver:inst18|Mux4~3 } "NODE_NAME" } } { "Seven_Seg_Driver.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Seven_Seg_Driver.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.344 ns) + CELL(2.322 ns) 9.059 ns Seg_E 3 PIN PIN_34 0 " "Info: 3: + IC(2.344 ns) + CELL(2.322 ns) = 9.059 ns; Loc. = PIN_34; Fanout = 0; PIN Node = 'Seg_E'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.666 ns" { Seven_Seg_Driver:inst18|Mux4~3 Seg_E } "NODE_NAME" } } { "Robot.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Robot.bdf" { { 368 1400 1576 384 "Seg_E" "" } { 304 1080 1357 320 "Seg_A, Seg_B, Seg_C, Seg_D, Seg_E, Seg_F, Seg_G" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.965 ns ( 43.77 % ) " "Info: Total cell delay = 3.965 ns ( 43.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.094 ns ( 56.23 % ) " "Info: Total interconnect delay = 5.094 ns ( 56.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.059 ns" { data2 Seven_Seg_Driver:inst18|Mux4~3 Seg_E } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.059 ns" { data2 {} data2~combout {} Seven_Seg_Driver:inst18|Mux4~3 {} Seg_E {} } { 0.000ns 0.000ns 2.750ns 2.344ns } { 0.000ns 1.132ns 0.511ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 24 18:46:05 2023 " "Info: Processing ended: Wed May 24 18:46:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
