<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Silicon Labs EFM32 CMSIS: EFM32G200F16_PRS Bit Fields</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="modules.html"><span>Modules</span></a></li>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<h1>EFM32G200F16_PRS Bit Fields<br>
<small>
[<a class="el" href="group__EFM32G200F16__BitFields.html">EFM32G200F16 Bit Fields</a>]</small>
</h1><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g2ab5f8a8f7976cfe780bb23fc7ca184d">_PRS_SWPULSE_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gaa2b7d9ce7b1d07e4c577ed71ccb6159">_PRS_SWPULSE_MASK</a>&nbsp;&nbsp;&nbsp;0x000000FFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g47e4c4568b630420def76b5f17c5604a">PRS_SWPULSE_CH0PULSE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g4e0d36605d5bab8ceffaf0b5ed656cb8">_PRS_SWPULSE_CH0PULSE_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g842bcb3c30296ac18afca2b56a8ce6ab">_PRS_SWPULSE_CH0PULSE_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gd5c23b89db4226729382f2c44f1f49d9">_PRS_SWPULSE_CH0PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g59c9abf38131dd8c97d7001bf50fadff">PRS_SWPULSE_CH0PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH0PULSE_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gcb8ece77849aa64e0543fed5af7779c3">PRS_SWPULSE_CH1PULSE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g9e95394eb0ab7787b2079e907d22cd7b">_PRS_SWPULSE_CH1PULSE_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g0cd68f32e827c6a06a5aabb234be148c">_PRS_SWPULSE_CH1PULSE_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g6fb1b5120ea80441d41cb7b593bbc6ba">_PRS_SWPULSE_CH1PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gd15e33a50b951b6b6b281f7c80b82d6f">PRS_SWPULSE_CH1PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH1PULSE_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g3cca3d9562632938beb49c44b0b77081">PRS_SWPULSE_CH2PULSE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g61ebcad9414ce5a7cccaa54912d5d15a">_PRS_SWPULSE_CH2PULSE_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gfaa1e7e199925102d3c08a262db65e8a">_PRS_SWPULSE_CH2PULSE_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g4e9b8b736b62f53b0b5e12284e6ffe59">_PRS_SWPULSE_CH2PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g0d81a08359239371922eb240b8ce2951">PRS_SWPULSE_CH2PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH2PULSE_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g41a9bbbe23222308b559675c7081fd1a">PRS_SWPULSE_CH3PULSE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g30f8a72bc3720526a9c812af478c288d">_PRS_SWPULSE_CH3PULSE_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g7e2f71181e478510ef883ada7e3cb174">_PRS_SWPULSE_CH3PULSE_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#ge6a1b90b929ad89379989173e5ce50fc">_PRS_SWPULSE_CH3PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g146e72d0dd1c912f9bec9f22fd02f5ff">PRS_SWPULSE_CH3PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH3PULSE_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g2b92f7540f22606be0ce8a9a1249df9a">PRS_SWPULSE_CH4PULSE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gaa74f4f1a23b360bf4c38e898bcc06af">_PRS_SWPULSE_CH4PULSE_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gc59ba7081d8c9a1631fcfa799827d260">_PRS_SWPULSE_CH4PULSE_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gee49a595c3008b4e21e37b82503d5b17">_PRS_SWPULSE_CH4PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g324fcd189c2692f4e0edc11147687d78">PRS_SWPULSE_CH4PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH4PULSE_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g8af1a96b003a812f907cf7379c295bd8">PRS_SWPULSE_CH5PULSE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g02696950de6c118d7dae5623e437f60a">_PRS_SWPULSE_CH5PULSE_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gb610ab5b4518d29d8e134d4adbedb120">_PRS_SWPULSE_CH5PULSE_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g7212eb33ce1712f0ec6c6fbfde7f8a80">_PRS_SWPULSE_CH5PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g9b791a69eaff5dce5b38b6289cb3e328">PRS_SWPULSE_CH5PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH5PULSE_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g66a317e3ab52a8a601ee98c66e5e206e">PRS_SWPULSE_CH6PULSE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g6c85db0f109c2f075a42ca0adba0b1ed">_PRS_SWPULSE_CH6PULSE_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g9c1ea01ae7735a53cc1bb26c5d195a3f">_PRS_SWPULSE_CH6PULSE_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g464c565d0d27084570a0edf57989ad1e">_PRS_SWPULSE_CH6PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gb302495ea9f047914b2a2dd54510793f">PRS_SWPULSE_CH6PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH6PULSE_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g0c2b61da7ac772efdac69b0f560c4352">PRS_SWPULSE_CH7PULSE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gc1cc2e1007a52ec7380b5e0c7b757221">_PRS_SWPULSE_CH7PULSE_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g55dba15ff54e6c30f0d92e5509204539">_PRS_SWPULSE_CH7PULSE_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gbcc4430bf73addfce0442cda61c96df5">_PRS_SWPULSE_CH7PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#ge3786f9adf9a989bd6819bd2030a6a3a">PRS_SWPULSE_CH7PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH7PULSE_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gdeac54101aca47a17ecb61f9f559c811">_PRS_SWLEVEL_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gc733addf8455b38abfa0a2a0d4024e6a">_PRS_SWLEVEL_MASK</a>&nbsp;&nbsp;&nbsp;0x000000FFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g783f93f8907f806b06cdf20d4800e074">PRS_SWLEVEL_CH0LEVEL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g7e1f525b00b4466c77da8037b66b9bfb">_PRS_SWLEVEL_CH0LEVEL_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g04e2e56f9003cd6ea6a51f9b802279be">_PRS_SWLEVEL_CH0LEVEL_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gc6b7a9be4702c70797b9beaa5ca4c283">_PRS_SWLEVEL_CH0LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g737949d3661a5f24fb60ce0f62759890">PRS_SWLEVEL_CH0LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH0LEVEL_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g1ce5b99f05e49d947a868dc4d49f5a4e">PRS_SWLEVEL_CH1LEVEL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gdf5f2ea0475476c63fd57a0ebf11e9e9">_PRS_SWLEVEL_CH1LEVEL_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g9dfa84e502d8c90093045dc4793a1fc9">_PRS_SWLEVEL_CH1LEVEL_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g844e86a2e412df19d7a21117c8e9fcef">_PRS_SWLEVEL_CH1LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g8ce1e40ca36c543e77c0b283f262e09c">PRS_SWLEVEL_CH1LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH1LEVEL_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g96661a8a2065b449ec1eda025dfa27c0">PRS_SWLEVEL_CH2LEVEL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gf65f960bbd86c57739bdf0deeb620f09">_PRS_SWLEVEL_CH2LEVEL_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g4e0b67c62cf3144bf467e5fba6b557cd">_PRS_SWLEVEL_CH2LEVEL_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g7c179bad8d4dd561922479b3d8ed0d6f">_PRS_SWLEVEL_CH2LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gb39ef1e79dd5c8a23adca1e36e074665">PRS_SWLEVEL_CH2LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH2LEVEL_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g7335db4897e7caeee27a9bd91e770a2a">PRS_SWLEVEL_CH3LEVEL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g02d4f17fbefe41a918193d77b639204c">_PRS_SWLEVEL_CH3LEVEL_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g68d0c529d67fd21616d7bd4367e9ae8b">_PRS_SWLEVEL_CH3LEVEL_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g0b2f85f931cde674fe2139df74b8f840">_PRS_SWLEVEL_CH3LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g1f153587e837f422b5e2f010cdf8c08e">PRS_SWLEVEL_CH3LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH3LEVEL_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g3c06a0b03a9e5932ca7217c6d0473100">PRS_SWLEVEL_CH4LEVEL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#ge697f1a4a5697bdf132b6a066a466fce">_PRS_SWLEVEL_CH4LEVEL_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g755910355aa76170c5589f83878fcd39">_PRS_SWLEVEL_CH4LEVEL_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gaad85954f2c83a803e102aac23334296">_PRS_SWLEVEL_CH4LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gb657ca23b04708c904d5aa4cb6126ab4">PRS_SWLEVEL_CH4LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH4LEVEL_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g7ddeb3dc42d98f99d6c20ac29cada48a">PRS_SWLEVEL_CH5LEVEL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gee124c5369b67c87897c23365a4cd849">_PRS_SWLEVEL_CH5LEVEL_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g3e38417472f2356e5506d9d8b75aaa20">_PRS_SWLEVEL_CH5LEVEL_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gb2149cd14b83aa5bfa019079ac037f89">_PRS_SWLEVEL_CH5LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gc55e246cb0cf623393a186a98f9dd0c2">PRS_SWLEVEL_CH5LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH5LEVEL_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g8187051a392e3f370207cb601f47aba8">PRS_SWLEVEL_CH6LEVEL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gf434b3485e012b5060cafe2a0f55b3fd">_PRS_SWLEVEL_CH6LEVEL_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gd30cb7f8c3f353d356f2b8e78be74ba3">_PRS_SWLEVEL_CH6LEVEL_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g7b0954211a88e98d611ddb8f19416097">_PRS_SWLEVEL_CH6LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g4b7f68e8faacc547f2e3762052d75bae">PRS_SWLEVEL_CH6LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH6LEVEL_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gcf05d56765a4229befaef5922e69f7cc">PRS_SWLEVEL_CH7LEVEL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gce372f5c82e7ee1b8ea6d2d572eebe65">_PRS_SWLEVEL_CH7LEVEL_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g8d14f6b406249e6d3f3e5347e9b59068">_PRS_SWLEVEL_CH7LEVEL_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gb866117cfc610a81dd61e7b125fc94cf">_PRS_SWLEVEL_CH7LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g6e048213c0fabb89c251c72ec15b82dc">PRS_SWLEVEL_CH7LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH7LEVEL_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gd0a563709dfb1b119309ee4476564f22">_PRS_CH_CTRL_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g85de3354323cef7c3f39dd63cde6147e">_PRS_CH_CTRL_MASK</a>&nbsp;&nbsp;&nbsp;0x033F0007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g817be6803fe7800cd03ca4c4170bf159">_PRS_CH_CTRL_SIGSEL_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g2d36c8c56174e5db5abcbc04c1141597">_PRS_CH_CTRL_SIGSEL_MASK</a>&nbsp;&nbsp;&nbsp;0x7UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gfd6e16c30eaef4e96c8d7e71ec5159aa">_PRS_CH_CTRL_SIGSEL_VCMPOUT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g2c82c33152490e72c09ac999d0267560">_PRS_CH_CTRL_SIGSEL_ACMP0OUT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g4a1d8da2f8f31659665f6cd8cdcade08">_PRS_CH_CTRL_SIGSEL_ACMP1OUT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g019a140a4dbd6c501b5fdf25c2c71f31">_PRS_CH_CTRL_SIGSEL_DAC0CH0</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gde59af93301160d6983e3d33c4a1b9bc">_PRS_CH_CTRL_SIGSEL_ADC0SINGLE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gfad6ca93e1c9f8ea734618c10b0abeb6">_PRS_CH_CTRL_SIGSEL_USART0IRTX</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gc6956bebcb2e0b1db6f5349f75c2ce94">_PRS_CH_CTRL_SIGSEL_TIMER0UF</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gde959fb85e9b57478c3b40fd66257c32">_PRS_CH_CTRL_SIGSEL_TIMER1UF</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#geb8f8caf167447c839438c779007b5d4">_PRS_CH_CTRL_SIGSEL_RTCOF</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gd789e86b470c18c1a8a36562110bf303">_PRS_CH_CTRL_SIGSEL_GPIOPIN0</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gaf281e92ef88b7833594c1cb6c53cb9b">_PRS_CH_CTRL_SIGSEL_GPIOPIN8</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g903fa3206aa02d7b95130920b00a2428">_PRS_CH_CTRL_SIGSEL_DAC0CH1</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#ged456e3f5392833177c4e1311f05cae3">_PRS_CH_CTRL_SIGSEL_ADC0SCAN</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g04c870260039c22df540d0ab6dfc0200">_PRS_CH_CTRL_SIGSEL_USART0TXC</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g7fbcb0f847bb09ff758fcfed19f7a31c">_PRS_CH_CTRL_SIGSEL_USART1TXC</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gfbbd8baa929834533ff8911a936b5664">_PRS_CH_CTRL_SIGSEL_TIMER0OF</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g79452f30afc24153299fbadc093238cc">_PRS_CH_CTRL_SIGSEL_TIMER1OF</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g3ca9c6b45f6c8513dd5c2e361f0e7e32">_PRS_CH_CTRL_SIGSEL_RTCCOMP0</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g62ba89281fe564ca60163575fa56250d">_PRS_CH_CTRL_SIGSEL_GPIOPIN1</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g1205b2cd1f7614bf3fa8bea2e8275493">_PRS_CH_CTRL_SIGSEL_GPIOPIN9</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g017a7dd9995d1e88623bc1ee24a9103b">_PRS_CH_CTRL_SIGSEL_USART0RXDATAV</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g8794a820dc227b6feaca4b542e599eca">_PRS_CH_CTRL_SIGSEL_USART1RXDATAV</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g517322cdcac75fead5ebef0212dec852">_PRS_CH_CTRL_SIGSEL_TIMER0CC0</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g6b866f2d2ff9d86f3fe30f236b2fc751">_PRS_CH_CTRL_SIGSEL_TIMER1CC0</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gd7dd59df4e6c1639a7ffe35730ededc5">_PRS_CH_CTRL_SIGSEL_RTCCOMP1</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gc36735a7b6bd5a214aba6bdd8a11bcdf">_PRS_CH_CTRL_SIGSEL_GPIOPIN2</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g6a5060e31c8356ad0c0bfb527252bd27">_PRS_CH_CTRL_SIGSEL_GPIOPIN10</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gb61a70a13feff6c60b0a310c746d32ee">_PRS_CH_CTRL_SIGSEL_TIMER0CC1</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g5c7a68a182d7a9ece383be54d8648f8a">_PRS_CH_CTRL_SIGSEL_TIMER1CC1</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g620f1569a580419059b5dad61647256e">_PRS_CH_CTRL_SIGSEL_GPIOPIN3</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gb5a087428ba5be2c49e2aa52ded4a903">_PRS_CH_CTRL_SIGSEL_GPIOPIN11</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gdcacfa3e28e5a1519e96b97f8ce548d2">_PRS_CH_CTRL_SIGSEL_TIMER0CC2</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g4d840218244c71f9990a7b1cb933118c">_PRS_CH_CTRL_SIGSEL_TIMER1CC2</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gd7254eaacfaf503763af51c1e2fca241">_PRS_CH_CTRL_SIGSEL_GPIOPIN4</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g3a90004974156984e962e104f6e8cc71">_PRS_CH_CTRL_SIGSEL_GPIOPIN12</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gafe90797830caf0f7732f673abf35e84">_PRS_CH_CTRL_SIGSEL_GPIOPIN5</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gb1ec6280c56b4427758246813cecaa8a">_PRS_CH_CTRL_SIGSEL_GPIOPIN13</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gefd05b068b8572e50ab8a75d257d7171">_PRS_CH_CTRL_SIGSEL_GPIOPIN6</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g3443f38c54796d23752e6b343f834e67">_PRS_CH_CTRL_SIGSEL_GPIOPIN14</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g85abc8e7f195ea48967d5ad5192bef8d">_PRS_CH_CTRL_SIGSEL_GPIOPIN7</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#ga449617edffa499c5ef643278e66678e">_PRS_CH_CTRL_SIGSEL_GPIOPIN15</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gfad22584b9290fd2fee23a77dcb7c1e1">PRS_CH_CTRL_SIGSEL_VCMPOUT</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_VCMPOUT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g46050fa44c14c795482bbbafa8f651d7">PRS_CH_CTRL_SIGSEL_ACMP0OUT</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_ACMP0OUT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gb4670228867dae2a57090349e5953f6a">PRS_CH_CTRL_SIGSEL_ACMP1OUT</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_ACMP1OUT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g5c9966bf93e3eaaf2ab8de0fd3f407d8">PRS_CH_CTRL_SIGSEL_DAC0CH0</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_DAC0CH0 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g76718c370048a716ff13d54d52663070">PRS_CH_CTRL_SIGSEL_ADC0SINGLE</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_ADC0SINGLE &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g706768d82157b4a00bb1c16028162a86">PRS_CH_CTRL_SIGSEL_USART0IRTX</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_USART0IRTX &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gc00a17f59ef3f6d91d2cd82eee43fa9e">PRS_CH_CTRL_SIGSEL_TIMER0UF</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER0UF &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g76697c35948199a2b5723766f30a7ff4">PRS_CH_CTRL_SIGSEL_TIMER1UF</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER1UF &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g140f067bc546484319a76f78719d990a">PRS_CH_CTRL_SIGSEL_RTCOF</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_RTCOF &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gb6f6a7d871d54759467f1e0c01a38673">PRS_CH_CTRL_SIGSEL_GPIOPIN0</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN0 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g4ae8335ac21ca1108f7815acdbb40763">PRS_CH_CTRL_SIGSEL_GPIOPIN8</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN8 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g02f80ca8f45bf7f47414121eae0fe4c9">PRS_CH_CTRL_SIGSEL_DAC0CH1</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_DAC0CH1 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#ga01dc9a580cd2247f2531d74a5ae873a">PRS_CH_CTRL_SIGSEL_ADC0SCAN</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_ADC0SCAN &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gf580f500e6efca674447735401ff4aec">PRS_CH_CTRL_SIGSEL_USART0TXC</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_USART0TXC &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g45ac7f5fe630e31d0dedd618997e0ba5">PRS_CH_CTRL_SIGSEL_USART1TXC</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_USART1TXC &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gbe6b925ab91893d157b089831fbfc4f5">PRS_CH_CTRL_SIGSEL_TIMER0OF</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER0OF &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gc635883215a112e39e624392fc21fd78">PRS_CH_CTRL_SIGSEL_TIMER1OF</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER1OF &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gee3cfedbe8f8290a6a155dde00d64271">PRS_CH_CTRL_SIGSEL_RTCCOMP0</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_RTCCOMP0 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gbe2a84e58f2ece064455df1da505a869">PRS_CH_CTRL_SIGSEL_GPIOPIN1</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN1 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gca7c21155f7362490bfd8f5179d65756">PRS_CH_CTRL_SIGSEL_GPIOPIN9</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN9 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g3bee3d42cfb03b19b6fc29bab5697700">PRS_CH_CTRL_SIGSEL_USART0RXDATAV</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_USART0RXDATAV &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g9e52ef2ab07b5a42867fa7ee668fbaea">PRS_CH_CTRL_SIGSEL_USART1RXDATAV</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_USART1RXDATAV &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g4b693798cc1c8a7021363f0effcd01ca">PRS_CH_CTRL_SIGSEL_TIMER0CC0</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER0CC0 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g46c95072a414f26fefc78bfe1d6066f5">PRS_CH_CTRL_SIGSEL_TIMER1CC0</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER1CC0 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#ga12c443c22224ec74189055ca25339c2">PRS_CH_CTRL_SIGSEL_RTCCOMP1</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_RTCCOMP1 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gd00494ce69289141b10e3fc7fe3fe80c">PRS_CH_CTRL_SIGSEL_GPIOPIN2</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN2 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g3367ef8a287e62d6ec0d701a86b95e87">PRS_CH_CTRL_SIGSEL_GPIOPIN10</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN10 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g7f42a9a994ad3ca7f824701c8667082f">PRS_CH_CTRL_SIGSEL_TIMER0CC1</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER0CC1 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#ga87f446fa919df5e8f398c13ae31500c">PRS_CH_CTRL_SIGSEL_TIMER1CC1</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER1CC1 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g3a4203b58cca23222507f906d9739874">PRS_CH_CTRL_SIGSEL_GPIOPIN3</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN3 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g10ebbc69abadd60e34bea810dfd1a0e4">PRS_CH_CTRL_SIGSEL_GPIOPIN11</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN11 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g3d25dd53bfb9b16fc587b030638b735d">PRS_CH_CTRL_SIGSEL_TIMER0CC2</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER0CC2 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g741779e211e24525b289c10710bc30eb">PRS_CH_CTRL_SIGSEL_TIMER1CC2</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER1CC2 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g63c695f10b4f4fb227b8e856b20ac7e4">PRS_CH_CTRL_SIGSEL_GPIOPIN4</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN4 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g1c5b619600de181781c6a2f893b47e34">PRS_CH_CTRL_SIGSEL_GPIOPIN12</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN12 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g6f91ed1413c6360b29ad6ea7a7096a54">PRS_CH_CTRL_SIGSEL_GPIOPIN5</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN5 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gc4bd15b44887f205d3e91c65c12eeab7">PRS_CH_CTRL_SIGSEL_GPIOPIN13</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN13 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g9f1505d7b6d54d1016f51e83ffbf7eb0">PRS_CH_CTRL_SIGSEL_GPIOPIN6</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN6 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g1c12066d18f663c7c7f5dddf35e112e1">PRS_CH_CTRL_SIGSEL_GPIOPIN14</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN14 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g41ed065e6745f25521f60466dbb95d55">PRS_CH_CTRL_SIGSEL_GPIOPIN7</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN7 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g7ad47b6e1d0def5858d962b19975432a">PRS_CH_CTRL_SIGSEL_GPIOPIN15</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN15 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gdc44f7e0f59fa9d81e5589d77158c8e9">_PRS_CH_CTRL_SOURCESEL_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g3a7487965459eeccdd641d169bb1262a">_PRS_CH_CTRL_SOURCESEL_MASK</a>&nbsp;&nbsp;&nbsp;0x3F0000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g2204a00ff1c3deb7d5cffd1dc37827ca">_PRS_CH_CTRL_SOURCESEL_NONE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gac04fc5afdbc694f6196ec77cb3a3cf0">_PRS_CH_CTRL_SOURCESEL_VCMP</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gcfbdaffa34ca8ceebd5e38a262a68789">_PRS_CH_CTRL_SOURCESEL_ACMP0</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g3e18372135f5392a0b1115650cae068c">_PRS_CH_CTRL_SOURCESEL_ACMP1</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g6d8433a51665477a5e1da7f2a9e59589">_PRS_CH_CTRL_SOURCESEL_DAC0</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gac17b2021300eb950d03c6e6a3eeb7da">_PRS_CH_CTRL_SOURCESEL_ADC0</a>&nbsp;&nbsp;&nbsp;0x00000008UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gcf4c33327d4464408ac5902386873a7e">_PRS_CH_CTRL_SOURCESEL_USART0</a>&nbsp;&nbsp;&nbsp;0x00000010UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gf51774c50e9c8813a7f33d7d903958ea">_PRS_CH_CTRL_SOURCESEL_USART1</a>&nbsp;&nbsp;&nbsp;0x00000011UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g122e8c2af23b8d1fa904fb8297ebf545">_PRS_CH_CTRL_SOURCESEL_TIMER0</a>&nbsp;&nbsp;&nbsp;0x0000001CUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g8ca4873e3b294c8d19b18ff39e3ae02e">_PRS_CH_CTRL_SOURCESEL_TIMER1</a>&nbsp;&nbsp;&nbsp;0x0000001DUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gab56c4cb4d47dc8f42ee94b438c03e21">_PRS_CH_CTRL_SOURCESEL_RTC</a>&nbsp;&nbsp;&nbsp;0x00000028UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gc98fdcefa552c264b4f59252863aaee1">_PRS_CH_CTRL_SOURCESEL_GPIOL</a>&nbsp;&nbsp;&nbsp;0x00000030UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g3948e0005fc96dca6230a67eacea6523">_PRS_CH_CTRL_SOURCESEL_GPIOH</a>&nbsp;&nbsp;&nbsp;0x00000031UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gf4257b6773dc3ee4b6e6ee7ffbe442a6">PRS_CH_CTRL_SOURCESEL_NONE</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_NONE &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#ga1d36d3bda3e26eebb0ca7e0f8ef4431">PRS_CH_CTRL_SOURCESEL_VCMP</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_VCMP &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g05455e41a92fc3aff80164a56d2bd718">PRS_CH_CTRL_SOURCESEL_ACMP0</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_ACMP0 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g7c84d084b897a2c360a6a4d2e89ec508">PRS_CH_CTRL_SOURCESEL_ACMP1</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_ACMP1 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g3c6ff7590e928750e1797d5f65b596db">PRS_CH_CTRL_SOURCESEL_DAC0</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_DAC0 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gda44d0d2ddc16c700c921a6ee21e1848">PRS_CH_CTRL_SOURCESEL_ADC0</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_ADC0 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g28e4b5835165a55fe73e34f31b36b585">PRS_CH_CTRL_SOURCESEL_USART0</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_USART0 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g346f1839f8e8941f5cd5ec6dba8bfb76">PRS_CH_CTRL_SOURCESEL_USART1</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_USART1 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g946819b2e4a99179651f73fe66970720">PRS_CH_CTRL_SOURCESEL_TIMER0</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_TIMER0 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gc18dfc8f91faff990d0ab4c595486683">PRS_CH_CTRL_SOURCESEL_TIMER1</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_TIMER1 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gba99b54c693295c2a0363bda375c06d1">PRS_CH_CTRL_SOURCESEL_RTC</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_RTC &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gd9935e476e6fc2f0eae913cdda1506c9">PRS_CH_CTRL_SOURCESEL_GPIOL</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_GPIOL &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g0044f19dcfb01574337fd4e05147270e">PRS_CH_CTRL_SOURCESEL_GPIOH</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_GPIOH &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g9d99ba164532805668cd6221917fe124">_PRS_CH_CTRL_EDSEL_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g3c1affdd7e4f63baed3d8ad36909c818">_PRS_CH_CTRL_EDSEL_MASK</a>&nbsp;&nbsp;&nbsp;0x3000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g0fa51602b5956dc3b3cb899ebc8e3db9">_PRS_CH_CTRL_EDSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g5ee943aba476b82808bdf0ef2c5fe188">_PRS_CH_CTRL_EDSEL_OFF</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g75cea2dacf6fdcba0e93046fd1487cbe">_PRS_CH_CTRL_EDSEL_POSEDGE</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gfe887098478fa2690a439693870ea844">_PRS_CH_CTRL_EDSEL_NEGEDGE</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g4f1380bfca76aba7f0b33399582cb977">_PRS_CH_CTRL_EDSEL_BOTHEDGES</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g1f8c411b984a791a0378b87496555291">PRS_CH_CTRL_EDSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_EDSEL_DEFAULT &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#gd2e8f3971f911576d36121fc2fa50fcb">PRS_CH_CTRL_EDSEL_OFF</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_EDSEL_OFF &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g629937c225db1e00a996bbba5bc0dfa9">PRS_CH_CTRL_EDSEL_POSEDGE</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_EDSEL_POSEDGE &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g03fd7be0967b8ad13fc5251643a0c2a6">PRS_CH_CTRL_EDSEL_NEGEDGE</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_EDSEL_NEGEDGE &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32G200F16__PRS__BitFields.html#g9ed74f2cef37af34d0d919470497afc7">PRS_CH_CTRL_EDSEL_BOTHEDGES</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_EDSEL_BOTHEDGES &lt;&lt; 24)</td></tr>

</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="g4f1380bfca76aba7f0b33399582cb977"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_EDSEL_BOTHEDGES" ref="g4f1380bfca76aba7f0b33399582cb977" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_EDSEL_BOTHEDGES&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode BOTHEDGES for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02524">2524</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g0fa51602b5956dc3b3cb899ebc8e3db9"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_EDSEL_DEFAULT" ref="g0fa51602b5956dc3b3cb899ebc8e3db9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_EDSEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02520">2520</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g3c1affdd7e4f63baed3d8ad36909c818"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_EDSEL_MASK" ref="g3c1affdd7e4f63baed3d8ad36909c818" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_EDSEL_MASK&nbsp;&nbsp;&nbsp;0x3000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_EDSEL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02519">2519</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gfe887098478fa2690a439693870ea844"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_EDSEL_NEGEDGE" ref="gfe887098478fa2690a439693870ea844" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_EDSEL_NEGEDGE&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode NEGEDGE for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02523">2523</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g5ee943aba476b82808bdf0ef2c5fe188"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_EDSEL_OFF" ref="g5ee943aba476b82808bdf0ef2c5fe188" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_EDSEL_OFF&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode OFF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02521">2521</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g75cea2dacf6fdcba0e93046fd1487cbe"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_EDSEL_POSEDGE" ref="g75cea2dacf6fdcba0e93046fd1487cbe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_EDSEL_POSEDGE&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode POSEDGE for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02522">2522</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g9d99ba164532805668cd6221917fe124"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_EDSEL_SHIFT" ref="g9d99ba164532805668cd6221917fe124" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_EDSEL_SHIFT&nbsp;&nbsp;&nbsp;24          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_EDSEL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02518">2518</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g85de3354323cef7c3f39dd63cde6147e"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_MASK" ref="g85de3354323cef7c3f39dd63cde6147e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_MASK&nbsp;&nbsp;&nbsp;0x033F0007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02405">2405</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gd0a563709dfb1b119309ee4476564f22"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_RESETVALUE" ref="gd0a563709dfb1b119309ee4476564f22" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02404">2404</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g2c82c33152490e72c09ac999d0267560"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_SIGSEL_ACMP0OUT" ref="g2c82c33152490e72c09ac999d0267560" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_ACMP0OUT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode ACMP0OUT for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02409">2409</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g4a1d8da2f8f31659665f6cd8cdcade08"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_SIGSEL_ACMP1OUT" ref="g4a1d8da2f8f31659665f6cd8cdcade08" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_ACMP1OUT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode ACMP1OUT for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02410">2410</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="ged456e3f5392833177c4e1311f05cae3"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_SIGSEL_ADC0SCAN" ref="ged456e3f5392833177c4e1311f05cae3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_ADC0SCAN&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode ADC0SCAN for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02420">2420</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gde59af93301160d6983e3d33c4a1b9bc"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_SIGSEL_ADC0SINGLE" ref="gde59af93301160d6983e3d33c4a1b9bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_ADC0SINGLE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode ADC0SINGLE for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02412">2412</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g019a140a4dbd6c501b5fdf25c2c71f31"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_SIGSEL_DAC0CH0" ref="g019a140a4dbd6c501b5fdf25c2c71f31" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_DAC0CH0&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DAC0CH0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02411">2411</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g903fa3206aa02d7b95130920b00a2428"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_SIGSEL_DAC0CH1" ref="g903fa3206aa02d7b95130920b00a2428" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_DAC0CH1&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DAC0CH1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02419">2419</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gd789e86b470c18c1a8a36562110bf303"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN0" ref="gd789e86b470c18c1a8a36562110bf303" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN0&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02417">2417</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g62ba89281fe564ca60163575fa56250d"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN1" ref="g62ba89281fe564ca60163575fa56250d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN1&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02426">2426</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g6a5060e31c8356ad0c0bfb527252bd27"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN10" ref="g6a5060e31c8356ad0c0bfb527252bd27" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN10&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN10 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02434">2434</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gb5a087428ba5be2c49e2aa52ded4a903"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN11" ref="gb5a087428ba5be2c49e2aa52ded4a903" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN11&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN11 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02438">2438</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g3a90004974156984e962e104f6e8cc71"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN12" ref="g3a90004974156984e962e104f6e8cc71" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN12&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN12 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02442">2442</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gb1ec6280c56b4427758246813cecaa8a"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN13" ref="gb1ec6280c56b4427758246813cecaa8a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN13&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN13 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02444">2444</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g3443f38c54796d23752e6b343f834e67"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN14" ref="g3443f38c54796d23752e6b343f834e67" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN14&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN14 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02446">2446</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="ga449617edffa499c5ef643278e66678e"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN15" ref="ga449617edffa499c5ef643278e66678e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN15&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN15 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02448">2448</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gc36735a7b6bd5a214aba6bdd8a11bcdf"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN2" ref="gc36735a7b6bd5a214aba6bdd8a11bcdf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN2&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN2 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02433">2433</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g620f1569a580419059b5dad61647256e"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN3" ref="g620f1569a580419059b5dad61647256e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN3&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN3 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02437">2437</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gd7254eaacfaf503763af51c1e2fca241"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN4" ref="gd7254eaacfaf503763af51c1e2fca241" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN4&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN4 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02441">2441</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gafe90797830caf0f7732f673abf35e84"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN5" ref="gafe90797830caf0f7732f673abf35e84" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN5&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN5 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02443">2443</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gefd05b068b8572e50ab8a75d257d7171"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN6" ref="gefd05b068b8572e50ab8a75d257d7171" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN6&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN6 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02445">2445</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g85abc8e7f195ea48967d5ad5192bef8d"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN7" ref="g85abc8e7f195ea48967d5ad5192bef8d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN7&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN7 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02447">2447</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gaf281e92ef88b7833594c1cb6c53cb9b"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN8" ref="gaf281e92ef88b7833594c1cb6c53cb9b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN8&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN8 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02418">2418</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g1205b2cd1f7614bf3fa8bea2e8275493"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN9" ref="g1205b2cd1f7614bf3fa8bea2e8275493" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN9&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN9 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02427">2427</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g2d36c8c56174e5db5abcbc04c1141597"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_SIGSEL_MASK" ref="g2d36c8c56174e5db5abcbc04c1141597" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_MASK&nbsp;&nbsp;&nbsp;0x7UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_SIGSEL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02407">2407</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g3ca9c6b45f6c8513dd5c2e361f0e7e32"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_SIGSEL_RTCCOMP0" ref="g3ca9c6b45f6c8513dd5c2e361f0e7e32" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_RTCCOMP0&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode RTCCOMP0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02425">2425</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gd7dd59df4e6c1639a7ffe35730ededc5"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_SIGSEL_RTCCOMP1" ref="gd7dd59df4e6c1639a7ffe35730ededc5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_RTCCOMP1&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode RTCCOMP1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02432">2432</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="geb8f8caf167447c839438c779007b5d4"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_SIGSEL_RTCOF" ref="geb8f8caf167447c839438c779007b5d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_RTCOF&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode RTCOF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02416">2416</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g817be6803fe7800cd03ca4c4170bf159"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_SIGSEL_SHIFT" ref="g817be6803fe7800cd03ca4c4170bf159" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_SIGSEL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02406">2406</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g517322cdcac75fead5ebef0212dec852"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_SIGSEL_TIMER0CC0" ref="g517322cdcac75fead5ebef0212dec852" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER0CC0&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER0CC0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02430">2430</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gb61a70a13feff6c60b0a310c746d32ee"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_SIGSEL_TIMER0CC1" ref="gb61a70a13feff6c60b0a310c746d32ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER0CC1&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER0CC1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02435">2435</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gdcacfa3e28e5a1519e96b97f8ce548d2"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_SIGSEL_TIMER0CC2" ref="gdcacfa3e28e5a1519e96b97f8ce548d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER0CC2&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER0CC2 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02439">2439</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gfbbd8baa929834533ff8911a936b5664"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_SIGSEL_TIMER0OF" ref="gfbbd8baa929834533ff8911a936b5664" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER0OF&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER0OF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02423">2423</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gc6956bebcb2e0b1db6f5349f75c2ce94"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_SIGSEL_TIMER0UF" ref="gc6956bebcb2e0b1db6f5349f75c2ce94" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER0UF&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER0UF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02414">2414</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g6b866f2d2ff9d86f3fe30f236b2fc751"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_SIGSEL_TIMER1CC0" ref="g6b866f2d2ff9d86f3fe30f236b2fc751" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER1CC0&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER1CC0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02431">2431</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g5c7a68a182d7a9ece383be54d8648f8a"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_SIGSEL_TIMER1CC1" ref="g5c7a68a182d7a9ece383be54d8648f8a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER1CC1&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER1CC1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02436">2436</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g4d840218244c71f9990a7b1cb933118c"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_SIGSEL_TIMER1CC2" ref="g4d840218244c71f9990a7b1cb933118c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER1CC2&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER1CC2 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02440">2440</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g79452f30afc24153299fbadc093238cc"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_SIGSEL_TIMER1OF" ref="g79452f30afc24153299fbadc093238cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER1OF&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER1OF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02424">2424</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gde959fb85e9b57478c3b40fd66257c32"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_SIGSEL_TIMER1UF" ref="gde959fb85e9b57478c3b40fd66257c32" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER1UF&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER1UF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02415">2415</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gfad6ca93e1c9f8ea734618c10b0abeb6"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_SIGSEL_USART0IRTX" ref="gfad6ca93e1c9f8ea734618c10b0abeb6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_USART0IRTX&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode USART0IRTX for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02413">2413</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g017a7dd9995d1e88623bc1ee24a9103b"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_SIGSEL_USART0RXDATAV" ref="g017a7dd9995d1e88623bc1ee24a9103b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_USART0RXDATAV&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode USART0RXDATAV for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02428">2428</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g04c870260039c22df540d0ab6dfc0200"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_SIGSEL_USART0TXC" ref="g04c870260039c22df540d0ab6dfc0200" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_USART0TXC&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode USART0TXC for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02421">2421</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g8794a820dc227b6feaca4b542e599eca"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_SIGSEL_USART1RXDATAV" ref="g8794a820dc227b6feaca4b542e599eca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_USART1RXDATAV&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode USART1RXDATAV for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02429">2429</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g7fbcb0f847bb09ff758fcfed19f7a31c"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_SIGSEL_USART1TXC" ref="g7fbcb0f847bb09ff758fcfed19f7a31c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_USART1TXC&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode USART1TXC for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02422">2422</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gfd6e16c30eaef4e96c8d7e71ec5159aa"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_SIGSEL_VCMPOUT" ref="gfd6e16c30eaef4e96c8d7e71ec5159aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_VCMPOUT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode VCMPOUT for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02408">2408</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gcfbdaffa34ca8ceebd5e38a262a68789"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_SOURCESEL_ACMP0" ref="gcfbdaffa34ca8ceebd5e38a262a68789" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_ACMP0&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode ACMP0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02494">2494</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g3e18372135f5392a0b1115650cae068c"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_SOURCESEL_ACMP1" ref="g3e18372135f5392a0b1115650cae068c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_ACMP1&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode ACMP1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02495">2495</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gac17b2021300eb950d03c6e6a3eeb7da"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_SOURCESEL_ADC0" ref="gac17b2021300eb950d03c6e6a3eeb7da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_ADC0&nbsp;&nbsp;&nbsp;0x00000008UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode ADC0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02497">2497</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g6d8433a51665477a5e1da7f2a9e59589"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_SOURCESEL_DAC0" ref="g6d8433a51665477a5e1da7f2a9e59589" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_DAC0&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DAC0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02496">2496</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g3948e0005fc96dca6230a67eacea6523"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_SOURCESEL_GPIOH" ref="g3948e0005fc96dca6230a67eacea6523" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_GPIOH&nbsp;&nbsp;&nbsp;0x00000031UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOH for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02504">2504</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gc98fdcefa552c264b4f59252863aaee1"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_SOURCESEL_GPIOL" ref="gc98fdcefa552c264b4f59252863aaee1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_GPIOL&nbsp;&nbsp;&nbsp;0x00000030UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOL for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02503">2503</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g3a7487965459eeccdd641d169bb1262a"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_SOURCESEL_MASK" ref="g3a7487965459eeccdd641d169bb1262a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_MASK&nbsp;&nbsp;&nbsp;0x3F0000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_SOURCESEL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02491">2491</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g2204a00ff1c3deb7d5cffd1dc37827ca"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_SOURCESEL_NONE" ref="g2204a00ff1c3deb7d5cffd1dc37827ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_NONE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode NONE for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02492">2492</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gab56c4cb4d47dc8f42ee94b438c03e21"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_SOURCESEL_RTC" ref="gab56c4cb4d47dc8f42ee94b438c03e21" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_RTC&nbsp;&nbsp;&nbsp;0x00000028UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode RTC for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02502">2502</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gdc44f7e0f59fa9d81e5589d77158c8e9"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_SOURCESEL_SHIFT" ref="gdc44f7e0f59fa9d81e5589d77158c8e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_SOURCESEL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02490">2490</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g122e8c2af23b8d1fa904fb8297ebf545"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_SOURCESEL_TIMER0" ref="g122e8c2af23b8d1fa904fb8297ebf545" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_TIMER0&nbsp;&nbsp;&nbsp;0x0000001CUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02500">2500</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g8ca4873e3b294c8d19b18ff39e3ae02e"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_SOURCESEL_TIMER1" ref="g8ca4873e3b294c8d19b18ff39e3ae02e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_TIMER1&nbsp;&nbsp;&nbsp;0x0000001DUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02501">2501</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gcf4c33327d4464408ac5902386873a7e"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_SOURCESEL_USART0" ref="gcf4c33327d4464408ac5902386873a7e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_USART0&nbsp;&nbsp;&nbsp;0x00000010UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode USART0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02498">2498</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gf51774c50e9c8813a7f33d7d903958ea"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_SOURCESEL_USART1" ref="gf51774c50e9c8813a7f33d7d903958ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_USART1&nbsp;&nbsp;&nbsp;0x00000011UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode USART1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02499">2499</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gac04fc5afdbc694f6196ec77cb3a3cf0"></a><!-- doxytag: member="efm32g200f16.h::_PRS_CH_CTRL_SOURCESEL_VCMP" ref="gac04fc5afdbc694f6196ec77cb3a3cf0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_VCMP&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode VCMP for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02493">2493</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gc6b7a9be4702c70797b9beaa5ca4c283"></a><!-- doxytag: member="efm32g200f16.h::_PRS_SWLEVEL_CH0LEVEL_DEFAULT" ref="gc6b7a9be4702c70797b9beaa5ca4c283" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH0LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02365">2365</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g04e2e56f9003cd6ea6a51f9b802279be"></a><!-- doxytag: member="efm32g200f16.h::_PRS_SWLEVEL_CH0LEVEL_MASK" ref="g04e2e56f9003cd6ea6a51f9b802279be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH0LEVEL_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH0LEVEL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02364">2364</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g7e1f525b00b4466c77da8037b66b9bfb"></a><!-- doxytag: member="efm32g200f16.h::_PRS_SWLEVEL_CH0LEVEL_SHIFT" ref="g7e1f525b00b4466c77da8037b66b9bfb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH0LEVEL_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH0LEVEL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02363">2363</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g844e86a2e412df19d7a21117c8e9fcef"></a><!-- doxytag: member="efm32g200f16.h::_PRS_SWLEVEL_CH1LEVEL_DEFAULT" ref="g844e86a2e412df19d7a21117c8e9fcef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH1LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02370">2370</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g9dfa84e502d8c90093045dc4793a1fc9"></a><!-- doxytag: member="efm32g200f16.h::_PRS_SWLEVEL_CH1LEVEL_MASK" ref="g9dfa84e502d8c90093045dc4793a1fc9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH1LEVEL_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH1LEVEL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02369">2369</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gdf5f2ea0475476c63fd57a0ebf11e9e9"></a><!-- doxytag: member="efm32g200f16.h::_PRS_SWLEVEL_CH1LEVEL_SHIFT" ref="gdf5f2ea0475476c63fd57a0ebf11e9e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH1LEVEL_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH1LEVEL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02368">2368</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g7c179bad8d4dd561922479b3d8ed0d6f"></a><!-- doxytag: member="efm32g200f16.h::_PRS_SWLEVEL_CH2LEVEL_DEFAULT" ref="g7c179bad8d4dd561922479b3d8ed0d6f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH2LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02375">2375</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g4e0b67c62cf3144bf467e5fba6b557cd"></a><!-- doxytag: member="efm32g200f16.h::_PRS_SWLEVEL_CH2LEVEL_MASK" ref="g4e0b67c62cf3144bf467e5fba6b557cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH2LEVEL_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH2LEVEL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02374">2374</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gf65f960bbd86c57739bdf0deeb620f09"></a><!-- doxytag: member="efm32g200f16.h::_PRS_SWLEVEL_CH2LEVEL_SHIFT" ref="gf65f960bbd86c57739bdf0deeb620f09" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH2LEVEL_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH2LEVEL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02373">2373</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g0b2f85f931cde674fe2139df74b8f840"></a><!-- doxytag: member="efm32g200f16.h::_PRS_SWLEVEL_CH3LEVEL_DEFAULT" ref="g0b2f85f931cde674fe2139df74b8f840" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH3LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02380">2380</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g68d0c529d67fd21616d7bd4367e9ae8b"></a><!-- doxytag: member="efm32g200f16.h::_PRS_SWLEVEL_CH3LEVEL_MASK" ref="g68d0c529d67fd21616d7bd4367e9ae8b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH3LEVEL_MASK&nbsp;&nbsp;&nbsp;0x8UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH3LEVEL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02379">2379</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g02d4f17fbefe41a918193d77b639204c"></a><!-- doxytag: member="efm32g200f16.h::_PRS_SWLEVEL_CH3LEVEL_SHIFT" ref="g02d4f17fbefe41a918193d77b639204c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH3LEVEL_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH3LEVEL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02378">2378</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gaad85954f2c83a803e102aac23334296"></a><!-- doxytag: member="efm32g200f16.h::_PRS_SWLEVEL_CH4LEVEL_DEFAULT" ref="gaad85954f2c83a803e102aac23334296" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH4LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02385">2385</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g755910355aa76170c5589f83878fcd39"></a><!-- doxytag: member="efm32g200f16.h::_PRS_SWLEVEL_CH4LEVEL_MASK" ref="g755910355aa76170c5589f83878fcd39" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH4LEVEL_MASK&nbsp;&nbsp;&nbsp;0x10UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH4LEVEL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02384">2384</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="ge697f1a4a5697bdf132b6a066a466fce"></a><!-- doxytag: member="efm32g200f16.h::_PRS_SWLEVEL_CH4LEVEL_SHIFT" ref="ge697f1a4a5697bdf132b6a066a466fce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH4LEVEL_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH4LEVEL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02383">2383</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gb2149cd14b83aa5bfa019079ac037f89"></a><!-- doxytag: member="efm32g200f16.h::_PRS_SWLEVEL_CH5LEVEL_DEFAULT" ref="gb2149cd14b83aa5bfa019079ac037f89" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH5LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02390">2390</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g3e38417472f2356e5506d9d8b75aaa20"></a><!-- doxytag: member="efm32g200f16.h::_PRS_SWLEVEL_CH5LEVEL_MASK" ref="g3e38417472f2356e5506d9d8b75aaa20" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH5LEVEL_MASK&nbsp;&nbsp;&nbsp;0x20UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH5LEVEL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02389">2389</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gee124c5369b67c87897c23365a4cd849"></a><!-- doxytag: member="efm32g200f16.h::_PRS_SWLEVEL_CH5LEVEL_SHIFT" ref="gee124c5369b67c87897c23365a4cd849" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH5LEVEL_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH5LEVEL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02388">2388</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g7b0954211a88e98d611ddb8f19416097"></a><!-- doxytag: member="efm32g200f16.h::_PRS_SWLEVEL_CH6LEVEL_DEFAULT" ref="g7b0954211a88e98d611ddb8f19416097" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH6LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02395">2395</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gd30cb7f8c3f353d356f2b8e78be74ba3"></a><!-- doxytag: member="efm32g200f16.h::_PRS_SWLEVEL_CH6LEVEL_MASK" ref="gd30cb7f8c3f353d356f2b8e78be74ba3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH6LEVEL_MASK&nbsp;&nbsp;&nbsp;0x40UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH6LEVEL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02394">2394</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gf434b3485e012b5060cafe2a0f55b3fd"></a><!-- doxytag: member="efm32g200f16.h::_PRS_SWLEVEL_CH6LEVEL_SHIFT" ref="gf434b3485e012b5060cafe2a0f55b3fd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH6LEVEL_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH6LEVEL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02393">2393</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gb866117cfc610a81dd61e7b125fc94cf"></a><!-- doxytag: member="efm32g200f16.h::_PRS_SWLEVEL_CH7LEVEL_DEFAULT" ref="gb866117cfc610a81dd61e7b125fc94cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH7LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02400">2400</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g8d14f6b406249e6d3f3e5347e9b59068"></a><!-- doxytag: member="efm32g200f16.h::_PRS_SWLEVEL_CH7LEVEL_MASK" ref="g8d14f6b406249e6d3f3e5347e9b59068" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH7LEVEL_MASK&nbsp;&nbsp;&nbsp;0x80UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH7LEVEL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02399">2399</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gce372f5c82e7ee1b8ea6d2d572eebe65"></a><!-- doxytag: member="efm32g200f16.h::_PRS_SWLEVEL_CH7LEVEL_SHIFT" ref="gce372f5c82e7ee1b8ea6d2d572eebe65" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH7LEVEL_SHIFT&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH7LEVEL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02398">2398</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gc733addf8455b38abfa0a2a0d4024e6a"></a><!-- doxytag: member="efm32g200f16.h::_PRS_SWLEVEL_MASK" ref="gc733addf8455b38abfa0a2a0d4024e6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_MASK&nbsp;&nbsp;&nbsp;0x000000FFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02361">2361</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gdeac54101aca47a17ecb61f9f559c811"></a><!-- doxytag: member="efm32g200f16.h::_PRS_SWLEVEL_RESETVALUE" ref="gdeac54101aca47a17ecb61f9f559c811" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02360">2360</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gd5c23b89db4226729382f2c44f1f49d9"></a><!-- doxytag: member="efm32g200f16.h::_PRS_SWPULSE_CH0PULSE_DEFAULT" ref="gd5c23b89db4226729382f2c44f1f49d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH0PULSE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02321">2321</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g842bcb3c30296ac18afca2b56a8ce6ab"></a><!-- doxytag: member="efm32g200f16.h::_PRS_SWPULSE_CH0PULSE_MASK" ref="g842bcb3c30296ac18afca2b56a8ce6ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH0PULSE_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH0PULSE 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02320">2320</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g4e0d36605d5bab8ceffaf0b5ed656cb8"></a><!-- doxytag: member="efm32g200f16.h::_PRS_SWPULSE_CH0PULSE_SHIFT" ref="g4e0d36605d5bab8ceffaf0b5ed656cb8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH0PULSE_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH0PULSE 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02319">2319</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g6fb1b5120ea80441d41cb7b593bbc6ba"></a><!-- doxytag: member="efm32g200f16.h::_PRS_SWPULSE_CH1PULSE_DEFAULT" ref="g6fb1b5120ea80441d41cb7b593bbc6ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH1PULSE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02326">2326</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g0cd68f32e827c6a06a5aabb234be148c"></a><!-- doxytag: member="efm32g200f16.h::_PRS_SWPULSE_CH1PULSE_MASK" ref="g0cd68f32e827c6a06a5aabb234be148c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH1PULSE_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH1PULSE 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02325">2325</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g9e95394eb0ab7787b2079e907d22cd7b"></a><!-- doxytag: member="efm32g200f16.h::_PRS_SWPULSE_CH1PULSE_SHIFT" ref="g9e95394eb0ab7787b2079e907d22cd7b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH1PULSE_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH1PULSE 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02324">2324</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g4e9b8b736b62f53b0b5e12284e6ffe59"></a><!-- doxytag: member="efm32g200f16.h::_PRS_SWPULSE_CH2PULSE_DEFAULT" ref="g4e9b8b736b62f53b0b5e12284e6ffe59" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH2PULSE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02331">2331</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gfaa1e7e199925102d3c08a262db65e8a"></a><!-- doxytag: member="efm32g200f16.h::_PRS_SWPULSE_CH2PULSE_MASK" ref="gfaa1e7e199925102d3c08a262db65e8a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH2PULSE_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH2PULSE 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02330">2330</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g61ebcad9414ce5a7cccaa54912d5d15a"></a><!-- doxytag: member="efm32g200f16.h::_PRS_SWPULSE_CH2PULSE_SHIFT" ref="g61ebcad9414ce5a7cccaa54912d5d15a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH2PULSE_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH2PULSE 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02329">2329</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="ge6a1b90b929ad89379989173e5ce50fc"></a><!-- doxytag: member="efm32g200f16.h::_PRS_SWPULSE_CH3PULSE_DEFAULT" ref="ge6a1b90b929ad89379989173e5ce50fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH3PULSE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02336">2336</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g7e2f71181e478510ef883ada7e3cb174"></a><!-- doxytag: member="efm32g200f16.h::_PRS_SWPULSE_CH3PULSE_MASK" ref="g7e2f71181e478510ef883ada7e3cb174" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH3PULSE_MASK&nbsp;&nbsp;&nbsp;0x8UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH3PULSE 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02335">2335</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g30f8a72bc3720526a9c812af478c288d"></a><!-- doxytag: member="efm32g200f16.h::_PRS_SWPULSE_CH3PULSE_SHIFT" ref="g30f8a72bc3720526a9c812af478c288d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH3PULSE_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH3PULSE 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02334">2334</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gee49a595c3008b4e21e37b82503d5b17"></a><!-- doxytag: member="efm32g200f16.h::_PRS_SWPULSE_CH4PULSE_DEFAULT" ref="gee49a595c3008b4e21e37b82503d5b17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH4PULSE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02341">2341</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gc59ba7081d8c9a1631fcfa799827d260"></a><!-- doxytag: member="efm32g200f16.h::_PRS_SWPULSE_CH4PULSE_MASK" ref="gc59ba7081d8c9a1631fcfa799827d260" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH4PULSE_MASK&nbsp;&nbsp;&nbsp;0x10UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH4PULSE 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02340">2340</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gaa74f4f1a23b360bf4c38e898bcc06af"></a><!-- doxytag: member="efm32g200f16.h::_PRS_SWPULSE_CH4PULSE_SHIFT" ref="gaa74f4f1a23b360bf4c38e898bcc06af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH4PULSE_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH4PULSE 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02339">2339</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g7212eb33ce1712f0ec6c6fbfde7f8a80"></a><!-- doxytag: member="efm32g200f16.h::_PRS_SWPULSE_CH5PULSE_DEFAULT" ref="g7212eb33ce1712f0ec6c6fbfde7f8a80" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH5PULSE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02346">2346</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gb610ab5b4518d29d8e134d4adbedb120"></a><!-- doxytag: member="efm32g200f16.h::_PRS_SWPULSE_CH5PULSE_MASK" ref="gb610ab5b4518d29d8e134d4adbedb120" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH5PULSE_MASK&nbsp;&nbsp;&nbsp;0x20UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH5PULSE 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02345">2345</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g02696950de6c118d7dae5623e437f60a"></a><!-- doxytag: member="efm32g200f16.h::_PRS_SWPULSE_CH5PULSE_SHIFT" ref="g02696950de6c118d7dae5623e437f60a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH5PULSE_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH5PULSE 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02344">2344</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g464c565d0d27084570a0edf57989ad1e"></a><!-- doxytag: member="efm32g200f16.h::_PRS_SWPULSE_CH6PULSE_DEFAULT" ref="g464c565d0d27084570a0edf57989ad1e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH6PULSE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02351">2351</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g9c1ea01ae7735a53cc1bb26c5d195a3f"></a><!-- doxytag: member="efm32g200f16.h::_PRS_SWPULSE_CH6PULSE_MASK" ref="g9c1ea01ae7735a53cc1bb26c5d195a3f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH6PULSE_MASK&nbsp;&nbsp;&nbsp;0x40UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH6PULSE 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02350">2350</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g6c85db0f109c2f075a42ca0adba0b1ed"></a><!-- doxytag: member="efm32g200f16.h::_PRS_SWPULSE_CH6PULSE_SHIFT" ref="g6c85db0f109c2f075a42ca0adba0b1ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH6PULSE_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH6PULSE 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02349">2349</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gbcc4430bf73addfce0442cda61c96df5"></a><!-- doxytag: member="efm32g200f16.h::_PRS_SWPULSE_CH7PULSE_DEFAULT" ref="gbcc4430bf73addfce0442cda61c96df5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH7PULSE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02356">2356</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g55dba15ff54e6c30f0d92e5509204539"></a><!-- doxytag: member="efm32g200f16.h::_PRS_SWPULSE_CH7PULSE_MASK" ref="g55dba15ff54e6c30f0d92e5509204539" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH7PULSE_MASK&nbsp;&nbsp;&nbsp;0x80UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH7PULSE 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02355">2355</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gc1cc2e1007a52ec7380b5e0c7b757221"></a><!-- doxytag: member="efm32g200f16.h::_PRS_SWPULSE_CH7PULSE_SHIFT" ref="gc1cc2e1007a52ec7380b5e0c7b757221" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH7PULSE_SHIFT&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH7PULSE 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02354">2354</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gaa2b7d9ce7b1d07e4c577ed71ccb6159"></a><!-- doxytag: member="efm32g200f16.h::_PRS_SWPULSE_MASK" ref="gaa2b7d9ce7b1d07e4c577ed71ccb6159" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_MASK&nbsp;&nbsp;&nbsp;0x000000FFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02317">2317</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g2ab5f8a8f7976cfe780bb23fc7ca184d"></a><!-- doxytag: member="efm32g200f16.h::_PRS_SWPULSE_RESETVALUE" ref="g2ab5f8a8f7976cfe780bb23fc7ca184d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02316">2316</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g9ed74f2cef37af34d0d919470497afc7"></a><!-- doxytag: member="efm32g200f16.h::PRS_CH_CTRL_EDSEL_BOTHEDGES" ref="g9ed74f2cef37af34d0d919470497afc7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_EDSEL_BOTHEDGES&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_EDSEL_BOTHEDGES &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode BOTHEDGES for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02529">2529</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g1f8c411b984a791a0378b87496555291"></a><!-- doxytag: member="efm32g200f16.h::PRS_CH_CTRL_EDSEL_DEFAULT" ref="g1f8c411b984a791a0378b87496555291" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_EDSEL_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_EDSEL_DEFAULT &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02525">2525</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g03fd7be0967b8ad13fc5251643a0c2a6"></a><!-- doxytag: member="efm32g200f16.h::PRS_CH_CTRL_EDSEL_NEGEDGE" ref="g03fd7be0967b8ad13fc5251643a0c2a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_EDSEL_NEGEDGE&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_EDSEL_NEGEDGE &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode NEGEDGE for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02528">2528</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gd2e8f3971f911576d36121fc2fa50fcb"></a><!-- doxytag: member="efm32g200f16.h::PRS_CH_CTRL_EDSEL_OFF" ref="gd2e8f3971f911576d36121fc2fa50fcb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_EDSEL_OFF&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_EDSEL_OFF &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode OFF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02526">2526</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g629937c225db1e00a996bbba5bc0dfa9"></a><!-- doxytag: member="efm32g200f16.h::PRS_CH_CTRL_EDSEL_POSEDGE" ref="g629937c225db1e00a996bbba5bc0dfa9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_EDSEL_POSEDGE&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_EDSEL_POSEDGE &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode POSEDGE for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02527">2527</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g46050fa44c14c795482bbbafa8f651d7"></a><!-- doxytag: member="efm32g200f16.h::PRS_CH_CTRL_SIGSEL_ACMP0OUT" ref="g46050fa44c14c795482bbbafa8f651d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_ACMP0OUT&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_ACMP0OUT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode ACMP0OUT for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02450">2450</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gb4670228867dae2a57090349e5953f6a"></a><!-- doxytag: member="efm32g200f16.h::PRS_CH_CTRL_SIGSEL_ACMP1OUT" ref="gb4670228867dae2a57090349e5953f6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_ACMP1OUT&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_ACMP1OUT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode ACMP1OUT for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02451">2451</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="ga01dc9a580cd2247f2531d74a5ae873a"></a><!-- doxytag: member="efm32g200f16.h::PRS_CH_CTRL_SIGSEL_ADC0SCAN" ref="ga01dc9a580cd2247f2531d74a5ae873a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_ADC0SCAN&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_ADC0SCAN &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode ADC0SCAN for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02461">2461</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g76718c370048a716ff13d54d52663070"></a><!-- doxytag: member="efm32g200f16.h::PRS_CH_CTRL_SIGSEL_ADC0SINGLE" ref="g76718c370048a716ff13d54d52663070" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_ADC0SINGLE&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_ADC0SINGLE &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode ADC0SINGLE for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02453">2453</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g5c9966bf93e3eaaf2ab8de0fd3f407d8"></a><!-- doxytag: member="efm32g200f16.h::PRS_CH_CTRL_SIGSEL_DAC0CH0" ref="g5c9966bf93e3eaaf2ab8de0fd3f407d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_DAC0CH0&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_DAC0CH0 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DAC0CH0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02452">2452</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g02f80ca8f45bf7f47414121eae0fe4c9"></a><!-- doxytag: member="efm32g200f16.h::PRS_CH_CTRL_SIGSEL_DAC0CH1" ref="g02f80ca8f45bf7f47414121eae0fe4c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_DAC0CH1&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_DAC0CH1 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DAC0CH1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02460">2460</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gb6f6a7d871d54759467f1e0c01a38673"></a><!-- doxytag: member="efm32g200f16.h::PRS_CH_CTRL_SIGSEL_GPIOPIN0" ref="gb6f6a7d871d54759467f1e0c01a38673" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN0&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN0 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02458">2458</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gbe2a84e58f2ece064455df1da505a869"></a><!-- doxytag: member="efm32g200f16.h::PRS_CH_CTRL_SIGSEL_GPIOPIN1" ref="gbe2a84e58f2ece064455df1da505a869" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN1&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN1 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02467">2467</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g3367ef8a287e62d6ec0d701a86b95e87"></a><!-- doxytag: member="efm32g200f16.h::PRS_CH_CTRL_SIGSEL_GPIOPIN10" ref="g3367ef8a287e62d6ec0d701a86b95e87" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN10&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN10 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN10 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02475">2475</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g10ebbc69abadd60e34bea810dfd1a0e4"></a><!-- doxytag: member="efm32g200f16.h::PRS_CH_CTRL_SIGSEL_GPIOPIN11" ref="g10ebbc69abadd60e34bea810dfd1a0e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN11&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN11 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN11 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02479">2479</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g1c5b619600de181781c6a2f893b47e34"></a><!-- doxytag: member="efm32g200f16.h::PRS_CH_CTRL_SIGSEL_GPIOPIN12" ref="g1c5b619600de181781c6a2f893b47e34" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN12&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN12 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN12 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02483">2483</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gc4bd15b44887f205d3e91c65c12eeab7"></a><!-- doxytag: member="efm32g200f16.h::PRS_CH_CTRL_SIGSEL_GPIOPIN13" ref="gc4bd15b44887f205d3e91c65c12eeab7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN13&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN13 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN13 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02485">2485</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g1c12066d18f663c7c7f5dddf35e112e1"></a><!-- doxytag: member="efm32g200f16.h::PRS_CH_CTRL_SIGSEL_GPIOPIN14" ref="g1c12066d18f663c7c7f5dddf35e112e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN14&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN14 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN14 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02487">2487</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g7ad47b6e1d0def5858d962b19975432a"></a><!-- doxytag: member="efm32g200f16.h::PRS_CH_CTRL_SIGSEL_GPIOPIN15" ref="g7ad47b6e1d0def5858d962b19975432a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN15&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN15 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN15 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02489">2489</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gd00494ce69289141b10e3fc7fe3fe80c"></a><!-- doxytag: member="efm32g200f16.h::PRS_CH_CTRL_SIGSEL_GPIOPIN2" ref="gd00494ce69289141b10e3fc7fe3fe80c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN2&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN2 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN2 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02474">2474</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g3a4203b58cca23222507f906d9739874"></a><!-- doxytag: member="efm32g200f16.h::PRS_CH_CTRL_SIGSEL_GPIOPIN3" ref="g3a4203b58cca23222507f906d9739874" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN3&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN3 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN3 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02478">2478</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g63c695f10b4f4fb227b8e856b20ac7e4"></a><!-- doxytag: member="efm32g200f16.h::PRS_CH_CTRL_SIGSEL_GPIOPIN4" ref="g63c695f10b4f4fb227b8e856b20ac7e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN4&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN4 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN4 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02482">2482</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g6f91ed1413c6360b29ad6ea7a7096a54"></a><!-- doxytag: member="efm32g200f16.h::PRS_CH_CTRL_SIGSEL_GPIOPIN5" ref="g6f91ed1413c6360b29ad6ea7a7096a54" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN5&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN5 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN5 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02484">2484</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g9f1505d7b6d54d1016f51e83ffbf7eb0"></a><!-- doxytag: member="efm32g200f16.h::PRS_CH_CTRL_SIGSEL_GPIOPIN6" ref="g9f1505d7b6d54d1016f51e83ffbf7eb0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN6&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN6 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN6 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02486">2486</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g41ed065e6745f25521f60466dbb95d55"></a><!-- doxytag: member="efm32g200f16.h::PRS_CH_CTRL_SIGSEL_GPIOPIN7" ref="g41ed065e6745f25521f60466dbb95d55" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN7&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN7 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN7 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02488">2488</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g4ae8335ac21ca1108f7815acdbb40763"></a><!-- doxytag: member="efm32g200f16.h::PRS_CH_CTRL_SIGSEL_GPIOPIN8" ref="g4ae8335ac21ca1108f7815acdbb40763" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN8&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN8 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN8 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02459">2459</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gca7c21155f7362490bfd8f5179d65756"></a><!-- doxytag: member="efm32g200f16.h::PRS_CH_CTRL_SIGSEL_GPIOPIN9" ref="gca7c21155f7362490bfd8f5179d65756" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN9&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN9 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN9 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02468">2468</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gee3cfedbe8f8290a6a155dde00d64271"></a><!-- doxytag: member="efm32g200f16.h::PRS_CH_CTRL_SIGSEL_RTCCOMP0" ref="gee3cfedbe8f8290a6a155dde00d64271" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_RTCCOMP0&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_RTCCOMP0 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode RTCCOMP0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02466">2466</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="ga12c443c22224ec74189055ca25339c2"></a><!-- doxytag: member="efm32g200f16.h::PRS_CH_CTRL_SIGSEL_RTCCOMP1" ref="ga12c443c22224ec74189055ca25339c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_RTCCOMP1&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_RTCCOMP1 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode RTCCOMP1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02473">2473</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g140f067bc546484319a76f78719d990a"></a><!-- doxytag: member="efm32g200f16.h::PRS_CH_CTRL_SIGSEL_RTCOF" ref="g140f067bc546484319a76f78719d990a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_RTCOF&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_RTCOF &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode RTCOF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02457">2457</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g4b693798cc1c8a7021363f0effcd01ca"></a><!-- doxytag: member="efm32g200f16.h::PRS_CH_CTRL_SIGSEL_TIMER0CC0" ref="g4b693798cc1c8a7021363f0effcd01ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER0CC0&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER0CC0 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER0CC0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02471">2471</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g7f42a9a994ad3ca7f824701c8667082f"></a><!-- doxytag: member="efm32g200f16.h::PRS_CH_CTRL_SIGSEL_TIMER0CC1" ref="g7f42a9a994ad3ca7f824701c8667082f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER0CC1&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER0CC1 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER0CC1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02476">2476</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g3d25dd53bfb9b16fc587b030638b735d"></a><!-- doxytag: member="efm32g200f16.h::PRS_CH_CTRL_SIGSEL_TIMER0CC2" ref="g3d25dd53bfb9b16fc587b030638b735d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER0CC2&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER0CC2 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER0CC2 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02480">2480</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gbe6b925ab91893d157b089831fbfc4f5"></a><!-- doxytag: member="efm32g200f16.h::PRS_CH_CTRL_SIGSEL_TIMER0OF" ref="gbe6b925ab91893d157b089831fbfc4f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER0OF&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER0OF &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER0OF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02464">2464</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gc00a17f59ef3f6d91d2cd82eee43fa9e"></a><!-- doxytag: member="efm32g200f16.h::PRS_CH_CTRL_SIGSEL_TIMER0UF" ref="gc00a17f59ef3f6d91d2cd82eee43fa9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER0UF&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER0UF &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER0UF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02455">2455</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g46c95072a414f26fefc78bfe1d6066f5"></a><!-- doxytag: member="efm32g200f16.h::PRS_CH_CTRL_SIGSEL_TIMER1CC0" ref="g46c95072a414f26fefc78bfe1d6066f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER1CC0&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER1CC0 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER1CC0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02472">2472</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="ga87f446fa919df5e8f398c13ae31500c"></a><!-- doxytag: member="efm32g200f16.h::PRS_CH_CTRL_SIGSEL_TIMER1CC1" ref="ga87f446fa919df5e8f398c13ae31500c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER1CC1&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER1CC1 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER1CC1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02477">2477</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g741779e211e24525b289c10710bc30eb"></a><!-- doxytag: member="efm32g200f16.h::PRS_CH_CTRL_SIGSEL_TIMER1CC2" ref="g741779e211e24525b289c10710bc30eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER1CC2&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER1CC2 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER1CC2 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02481">2481</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gc635883215a112e39e624392fc21fd78"></a><!-- doxytag: member="efm32g200f16.h::PRS_CH_CTRL_SIGSEL_TIMER1OF" ref="gc635883215a112e39e624392fc21fd78" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER1OF&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER1OF &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER1OF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02465">2465</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g76697c35948199a2b5723766f30a7ff4"></a><!-- doxytag: member="efm32g200f16.h::PRS_CH_CTRL_SIGSEL_TIMER1UF" ref="g76697c35948199a2b5723766f30a7ff4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER1UF&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER1UF &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER1UF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02456">2456</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g706768d82157b4a00bb1c16028162a86"></a><!-- doxytag: member="efm32g200f16.h::PRS_CH_CTRL_SIGSEL_USART0IRTX" ref="g706768d82157b4a00bb1c16028162a86" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_USART0IRTX&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_USART0IRTX &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode USART0IRTX for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02454">2454</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g3bee3d42cfb03b19b6fc29bab5697700"></a><!-- doxytag: member="efm32g200f16.h::PRS_CH_CTRL_SIGSEL_USART0RXDATAV" ref="g3bee3d42cfb03b19b6fc29bab5697700" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_USART0RXDATAV&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_USART0RXDATAV &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode USART0RXDATAV for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02469">2469</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gf580f500e6efca674447735401ff4aec"></a><!-- doxytag: member="efm32g200f16.h::PRS_CH_CTRL_SIGSEL_USART0TXC" ref="gf580f500e6efca674447735401ff4aec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_USART0TXC&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_USART0TXC &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode USART0TXC for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02462">2462</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g9e52ef2ab07b5a42867fa7ee668fbaea"></a><!-- doxytag: member="efm32g200f16.h::PRS_CH_CTRL_SIGSEL_USART1RXDATAV" ref="g9e52ef2ab07b5a42867fa7ee668fbaea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_USART1RXDATAV&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_USART1RXDATAV &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode USART1RXDATAV for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02470">2470</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g45ac7f5fe630e31d0dedd618997e0ba5"></a><!-- doxytag: member="efm32g200f16.h::PRS_CH_CTRL_SIGSEL_USART1TXC" ref="g45ac7f5fe630e31d0dedd618997e0ba5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_USART1TXC&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_USART1TXC &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode USART1TXC for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02463">2463</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gfad22584b9290fd2fee23a77dcb7c1e1"></a><!-- doxytag: member="efm32g200f16.h::PRS_CH_CTRL_SIGSEL_VCMPOUT" ref="gfad22584b9290fd2fee23a77dcb7c1e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_VCMPOUT&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_VCMPOUT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode VCMPOUT for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02449">2449</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g05455e41a92fc3aff80164a56d2bd718"></a><!-- doxytag: member="efm32g200f16.h::PRS_CH_CTRL_SOURCESEL_ACMP0" ref="g05455e41a92fc3aff80164a56d2bd718" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_ACMP0&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_ACMP0 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode ACMP0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02507">2507</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g7c84d084b897a2c360a6a4d2e89ec508"></a><!-- doxytag: member="efm32g200f16.h::PRS_CH_CTRL_SOURCESEL_ACMP1" ref="g7c84d084b897a2c360a6a4d2e89ec508" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_ACMP1&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_ACMP1 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode ACMP1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02508">2508</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gda44d0d2ddc16c700c921a6ee21e1848"></a><!-- doxytag: member="efm32g200f16.h::PRS_CH_CTRL_SOURCESEL_ADC0" ref="gda44d0d2ddc16c700c921a6ee21e1848" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_ADC0&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_ADC0 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode ADC0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02510">2510</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g3c6ff7590e928750e1797d5f65b596db"></a><!-- doxytag: member="efm32g200f16.h::PRS_CH_CTRL_SOURCESEL_DAC0" ref="g3c6ff7590e928750e1797d5f65b596db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_DAC0&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_DAC0 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DAC0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02509">2509</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g0044f19dcfb01574337fd4e05147270e"></a><!-- doxytag: member="efm32g200f16.h::PRS_CH_CTRL_SOURCESEL_GPIOH" ref="g0044f19dcfb01574337fd4e05147270e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_GPIOH&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_GPIOH &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOH for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02517">2517</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gd9935e476e6fc2f0eae913cdda1506c9"></a><!-- doxytag: member="efm32g200f16.h::PRS_CH_CTRL_SOURCESEL_GPIOL" ref="gd9935e476e6fc2f0eae913cdda1506c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_GPIOL&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_GPIOL &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOL for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02516">2516</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gf4257b6773dc3ee4b6e6ee7ffbe442a6"></a><!-- doxytag: member="efm32g200f16.h::PRS_CH_CTRL_SOURCESEL_NONE" ref="gf4257b6773dc3ee4b6e6ee7ffbe442a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_NONE&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_NONE &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode NONE for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02505">2505</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gba99b54c693295c2a0363bda375c06d1"></a><!-- doxytag: member="efm32g200f16.h::PRS_CH_CTRL_SOURCESEL_RTC" ref="gba99b54c693295c2a0363bda375c06d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_RTC&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_RTC &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode RTC for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02515">2515</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g946819b2e4a99179651f73fe66970720"></a><!-- doxytag: member="efm32g200f16.h::PRS_CH_CTRL_SOURCESEL_TIMER0" ref="g946819b2e4a99179651f73fe66970720" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_TIMER0&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_TIMER0 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02513">2513</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gc18dfc8f91faff990d0ab4c595486683"></a><!-- doxytag: member="efm32g200f16.h::PRS_CH_CTRL_SOURCESEL_TIMER1" ref="gc18dfc8f91faff990d0ab4c595486683" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_TIMER1&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_TIMER1 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02514">2514</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g28e4b5835165a55fe73e34f31b36b585"></a><!-- doxytag: member="efm32g200f16.h::PRS_CH_CTRL_SOURCESEL_USART0" ref="g28e4b5835165a55fe73e34f31b36b585" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_USART0&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_USART0 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode USART0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02511">2511</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g346f1839f8e8941f5cd5ec6dba8bfb76"></a><!-- doxytag: member="efm32g200f16.h::PRS_CH_CTRL_SOURCESEL_USART1" ref="g346f1839f8e8941f5cd5ec6dba8bfb76" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_USART1&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_USART1 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode USART1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02512">2512</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="ga1d36d3bda3e26eebb0ca7e0f8ef4431"></a><!-- doxytag: member="efm32g200f16.h::PRS_CH_CTRL_SOURCESEL_VCMP" ref="ga1d36d3bda3e26eebb0ca7e0f8ef4431" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_VCMP&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_VCMP &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode VCMP for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02506">2506</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g783f93f8907f806b06cdf20d4800e074"></a><!-- doxytag: member="efm32g200f16.h::PRS_SWLEVEL_CH0LEVEL" ref="g783f93f8907f806b06cdf20d4800e074" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH0LEVEL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 Software Level 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02362">2362</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g737949d3661a5f24fb60ce0f62759890"></a><!-- doxytag: member="efm32g200f16.h::PRS_SWLEVEL_CH0LEVEL_DEFAULT" ref="g737949d3661a5f24fb60ce0f62759890" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH0LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH0LEVEL_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02366">2366</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g1ce5b99f05e49d947a868dc4d49f5a4e"></a><!-- doxytag: member="efm32g200f16.h::PRS_SWLEVEL_CH1LEVEL" ref="g1ce5b99f05e49d947a868dc4d49f5a4e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH1LEVEL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 Software Level 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02367">2367</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g8ce1e40ca36c543e77c0b283f262e09c"></a><!-- doxytag: member="efm32g200f16.h::PRS_SWLEVEL_CH1LEVEL_DEFAULT" ref="g8ce1e40ca36c543e77c0b283f262e09c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH1LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH1LEVEL_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02371">2371</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g96661a8a2065b449ec1eda025dfa27c0"></a><!-- doxytag: member="efm32g200f16.h::PRS_SWLEVEL_CH2LEVEL" ref="g96661a8a2065b449ec1eda025dfa27c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH2LEVEL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 2 Software Level 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02372">2372</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gb39ef1e79dd5c8a23adca1e36e074665"></a><!-- doxytag: member="efm32g200f16.h::PRS_SWLEVEL_CH2LEVEL_DEFAULT" ref="gb39ef1e79dd5c8a23adca1e36e074665" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH2LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH2LEVEL_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02376">2376</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g7335db4897e7caeee27a9bd91e770a2a"></a><!-- doxytag: member="efm32g200f16.h::PRS_SWLEVEL_CH3LEVEL" ref="g7335db4897e7caeee27a9bd91e770a2a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH3LEVEL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 3 Software Level 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02377">2377</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g1f153587e837f422b5e2f010cdf8c08e"></a><!-- doxytag: member="efm32g200f16.h::PRS_SWLEVEL_CH3LEVEL_DEFAULT" ref="g1f153587e837f422b5e2f010cdf8c08e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH3LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH3LEVEL_DEFAULT &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02381">2381</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g3c06a0b03a9e5932ca7217c6d0473100"></a><!-- doxytag: member="efm32g200f16.h::PRS_SWLEVEL_CH4LEVEL" ref="g3c06a0b03a9e5932ca7217c6d0473100" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH4LEVEL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 4 Software Level 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02382">2382</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gb657ca23b04708c904d5aa4cb6126ab4"></a><!-- doxytag: member="efm32g200f16.h::PRS_SWLEVEL_CH4LEVEL_DEFAULT" ref="gb657ca23b04708c904d5aa4cb6126ab4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH4LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH4LEVEL_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02386">2386</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g7ddeb3dc42d98f99d6c20ac29cada48a"></a><!-- doxytag: member="efm32g200f16.h::PRS_SWLEVEL_CH5LEVEL" ref="g7ddeb3dc42d98f99d6c20ac29cada48a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH5LEVEL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 5 Software Level 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02387">2387</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gc55e246cb0cf623393a186a98f9dd0c2"></a><!-- doxytag: member="efm32g200f16.h::PRS_SWLEVEL_CH5LEVEL_DEFAULT" ref="gc55e246cb0cf623393a186a98f9dd0c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH5LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH5LEVEL_DEFAULT &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02391">2391</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g8187051a392e3f370207cb601f47aba8"></a><!-- doxytag: member="efm32g200f16.h::PRS_SWLEVEL_CH6LEVEL" ref="g8187051a392e3f370207cb601f47aba8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH6LEVEL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 6 Software Level 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02392">2392</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g4b7f68e8faacc547f2e3762052d75bae"></a><!-- doxytag: member="efm32g200f16.h::PRS_SWLEVEL_CH6LEVEL_DEFAULT" ref="g4b7f68e8faacc547f2e3762052d75bae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH6LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH6LEVEL_DEFAULT &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02396">2396</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gcf05d56765a4229befaef5922e69f7cc"></a><!-- doxytag: member="efm32g200f16.h::PRS_SWLEVEL_CH7LEVEL" ref="gcf05d56765a4229befaef5922e69f7cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH7LEVEL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 7 Software Level 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02397">2397</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g6e048213c0fabb89c251c72ec15b82dc"></a><!-- doxytag: member="efm32g200f16.h::PRS_SWLEVEL_CH7LEVEL_DEFAULT" ref="g6e048213c0fabb89c251c72ec15b82dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH7LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH7LEVEL_DEFAULT &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02401">2401</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g47e4c4568b630420def76b5f17c5604a"></a><!-- doxytag: member="efm32g200f16.h::PRS_SWPULSE_CH0PULSE" ref="g47e4c4568b630420def76b5f17c5604a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH0PULSE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 Pulse Generation 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02318">2318</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g59c9abf38131dd8c97d7001bf50fadff"></a><!-- doxytag: member="efm32g200f16.h::PRS_SWPULSE_CH0PULSE_DEFAULT" ref="g59c9abf38131dd8c97d7001bf50fadff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH0PULSE_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH0PULSE_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02322">2322</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gcb8ece77849aa64e0543fed5af7779c3"></a><!-- doxytag: member="efm32g200f16.h::PRS_SWPULSE_CH1PULSE" ref="gcb8ece77849aa64e0543fed5af7779c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH1PULSE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 Pulse Generation 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02323">2323</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gd15e33a50b951b6b6b281f7c80b82d6f"></a><!-- doxytag: member="efm32g200f16.h::PRS_SWPULSE_CH1PULSE_DEFAULT" ref="gd15e33a50b951b6b6b281f7c80b82d6f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH1PULSE_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH1PULSE_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02327">2327</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g3cca3d9562632938beb49c44b0b77081"></a><!-- doxytag: member="efm32g200f16.h::PRS_SWPULSE_CH2PULSE" ref="g3cca3d9562632938beb49c44b0b77081" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH2PULSE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 2 Pulse Generation 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02328">2328</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g0d81a08359239371922eb240b8ce2951"></a><!-- doxytag: member="efm32g200f16.h::PRS_SWPULSE_CH2PULSE_DEFAULT" ref="g0d81a08359239371922eb240b8ce2951" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH2PULSE_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH2PULSE_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02332">2332</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g41a9bbbe23222308b559675c7081fd1a"></a><!-- doxytag: member="efm32g200f16.h::PRS_SWPULSE_CH3PULSE" ref="g41a9bbbe23222308b559675c7081fd1a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH3PULSE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 3 Pulse Generation 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02333">2333</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g146e72d0dd1c912f9bec9f22fd02f5ff"></a><!-- doxytag: member="efm32g200f16.h::PRS_SWPULSE_CH3PULSE_DEFAULT" ref="g146e72d0dd1c912f9bec9f22fd02f5ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH3PULSE_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH3PULSE_DEFAULT &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02337">2337</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g2b92f7540f22606be0ce8a9a1249df9a"></a><!-- doxytag: member="efm32g200f16.h::PRS_SWPULSE_CH4PULSE" ref="g2b92f7540f22606be0ce8a9a1249df9a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH4PULSE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 4 Pulse Generation 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02338">2338</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g324fcd189c2692f4e0edc11147687d78"></a><!-- doxytag: member="efm32g200f16.h::PRS_SWPULSE_CH4PULSE_DEFAULT" ref="g324fcd189c2692f4e0edc11147687d78" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH4PULSE_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH4PULSE_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02342">2342</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g8af1a96b003a812f907cf7379c295bd8"></a><!-- doxytag: member="efm32g200f16.h::PRS_SWPULSE_CH5PULSE" ref="g8af1a96b003a812f907cf7379c295bd8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH5PULSE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 5 Pulse Generation 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02343">2343</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g9b791a69eaff5dce5b38b6289cb3e328"></a><!-- doxytag: member="efm32g200f16.h::PRS_SWPULSE_CH5PULSE_DEFAULT" ref="g9b791a69eaff5dce5b38b6289cb3e328" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH5PULSE_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH5PULSE_DEFAULT &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02347">2347</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g66a317e3ab52a8a601ee98c66e5e206e"></a><!-- doxytag: member="efm32g200f16.h::PRS_SWPULSE_CH6PULSE" ref="g66a317e3ab52a8a601ee98c66e5e206e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH6PULSE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 6 Pulse Generation 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02348">2348</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="gb302495ea9f047914b2a2dd54510793f"></a><!-- doxytag: member="efm32g200f16.h::PRS_SWPULSE_CH6PULSE_DEFAULT" ref="gb302495ea9f047914b2a2dd54510793f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH6PULSE_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH6PULSE_DEFAULT &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02352">2352</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="g0c2b61da7ac772efdac69b0f560c4352"></a><!-- doxytag: member="efm32g200f16.h::PRS_SWPULSE_CH7PULSE" ref="g0c2b61da7ac772efdac69b0f560c4352" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH7PULSE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 7 Pulse Generation 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02353">2353</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<a class="anchor" name="ge3786f9adf9a989bd6819bd2030a6a3a"></a><!-- doxytag: member="efm32g200f16.h::PRS_SWPULSE_CH7PULSE_DEFAULT" ref="ge3786f9adf9a989bd6819bd2030a6a3a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH7PULSE_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH7PULSE_DEFAULT &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="efm32g200f16_8h-source.html#l02357">2357</a> of file <a class="el" href="efm32g200f16_8h-source.html">efm32g200f16.h</a>.
</div>
</div><p>
<div id="footer">
<hr size="1"><address style="text-align: right;"><small>
Generated on Thu Sep 10 08:05:01 2015</small> for Silicon Labs EFM32 CMSIS by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a><small> 1.4.7 </small></address></div>
</body>
</html>
