package com.github.unaimillan.rars.riscv.instructions;

import com.github.unaimillan.rars.ProgramStatement;
import com.github.unaimillan.rars.riscv.BasicInstruction;
import com.github.unaimillan.rars.riscv.BasicInstructionFormat;
import com.github.unaimillan.rars.riscv.hardware.RegisterFile;

public class SLLIW extends BasicInstruction {
    public SLLIW() {
        super("slliw t1,t2,10", "Shift left logical (32 bit): Set t1 to result of shifting t2 left by number of bits specified by immediate",
                BasicInstructionFormat.R_FORMAT, "0000000 ttttt sssss 001 fffff 0011011", true);
    }

    public void simulate(ProgramStatement statement) {
        // Copy from SLLI
        int[] operands = statement.getOperands();
        // Shift implicitly casts to (long) type, but it should be here to sign-extend the value
        RegisterFile.updateRegister(operands[0], RegisterFile.getValue(operands[1]) << operands[2]);
    }
}
