# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../PWM_project_calibration.srcs/sources_1/new/Top.vhd" \

# Do not sort compile order
nosort
