$date
	Sun Oct 23 01:33:42 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#312789
b1 !
1"
#312790
b1 &
b1 %
1$
#312791
0"
#312794
1#
#312798
b0 &
0#
b0 %
0$
#1300110
b11110 &
b11110 %
1$
b11110 !
1"
#1300111
0"
#1300114
b1111 &
b1111 %
#1300118
b101110 &
b101110 %
#1300122
b10111 &
b10111 %
#1300126
b1000110 &
b1000110 %
#1300130
b100011 &
b100011 %
#1300134
b1101010 &
b1101010 %
#1300138
b110101 &
b110101 %
#1300142
b10100000 &
b10100000 %
#1300146
b1010000 &
b1010000 %
#1300150
b101000 &
b101000 %
#1300154
b10100 &
b10100 %
#1300158
b1010 &
b1010 %
#1300162
b101 &
b101 %
#1300166
b10000 &
b10000 %
#1300170
b1000 &
b1000 %
#1300174
b100 &
b100 %
#1300178
b10 &
b10 %
#1300182
b1 &
1#
b1 %
#1300186
b0 &
b0 %
0#
0$
#2268103
b100 !
1"
#2268106
b100 &
b100 %
1$
#2268107
0"
#2268110
b10 &
b10 %
#2268114
b1 &
b1 %
1#
#2268118
b0 &
0#
b0 %
0$
#4500012
