From f5796e4080ec8de58dc92206432a1040c0cfe108 Mon Sep 17 00:00:00 2001
From: Jeffrey Mouroux <jmouroux@xilinx.com>
Date: Mon, 8 May 2017 17:09:02 -0700
Subject: [PATCH 1560/1566] drm: xilinx: Enable use of Framebuffer Read IP in
 Xilinx DRM Driver

commit  d1ec2a20d493d57cf000e354ae6174ac0c9e5504 from
https://github.com/Xilinx/linux-xlnx.git

Xilinx Video Framebuffer read is a 'format aware' DMA device.  It
requires knowledge of the video memory format to be explicitly
programmed by DMA clients.  This change enables this data to be
passed via the dma channel private data pointer as there is no
standard DMA Engine interface for passing this information.

Signed-off-by: Jeffrey Mouroux <jmouroux@xilinx.com>
Signed-off-by: Meng Li <Meng.Li@windriver.com>
---
 drivers/gpu/drm/xilinx/xilinx_drm_plane.c |   13 +++++++++++++
 1 files changed, 13 insertions(+), 0 deletions(-)

diff --git a/drivers/gpu/drm/xilinx/xilinx_drm_plane.c b/drivers/gpu/drm/xilinx/xilinx_drm_plane.c
index abd17c8..5b76867 100644
--- a/drivers/gpu/drm/xilinx/xilinx_drm_plane.c
+++ b/drivers/gpu/drm/xilinx/xilinx_drm_plane.c
@@ -23,6 +23,7 @@
 
 #include <linux/device.h>
 #include <linux/dmaengine.h>
+#include <linux/dma/xilinx_dma.h>
 #include <linux/of_dma.h>
 #include <linux/platform_device.h>
 
@@ -142,12 +143,24 @@ void xilinx_drm_plane_commit(struct drm_plane *base_plane)
 	enum dma_ctrl_flags flags;
 	unsigned int i;
 
+#ifdef CONFIG_XILINX_FRMBUF
+	/* for xilinx video framebuffer dma, if used */
+	struct xilinx_xdma_config dma_config;
+
+	dma_config.fourcc = plane->format;
+	dma_config.type = XDMA_DRM;
+#endif
+
 	DRM_DEBUG_KMS("plane->id: %d\n", plane->id);
 
 	for (i = 0; i < MAX_NUM_SUB_PLANES; i++) {
 		struct xilinx_drm_plane_dma *dma = &plane->dma[i];
 
 		if (dma->chan && dma->is_active) {
+#ifdef CONFIG_XILINX_FRMBUF
+			/* set first channel private data */
+			dma->chan->private = &dma_config;
+#endif
 			flags = DMA_CTRL_ACK | DMA_PREP_INTERRUPT;
 			desc = dmaengine_prep_interleaved_dma(dma->chan,
 							      &dma->xt,
-- 
1.7.5.4

