; CLC Designer v4.0 Initialization File
; Contains the list of supported devices and associated CLC instances

; Change this version number with any update
VERS: 5.0

; Vers  Date        Comments
;------ ----------- ---------------------------------------------
; 5.0   08 Aug 2021 PIC24 devices for CLCDesigner V4.0 (new format)


;****************************************************************
;************************ Environment ***************************
;****************************************************************
; Expanded initialization file for CLC
; Includes register names, bit field widths, bit field offsets and register widths
; Register setups are designated with the TYPE tag.
; Devices reference type setups with the TPYE tag.
; REGC will have the prefix CLCx included in the code outputs (x is CLC instance)
; REGD will not have any additional prefix in the code outputs
; Each register is followed by the bit field controls included in that register
; Bit fields have two parameters which are the bit offset and width respectively
; Bit field tags specify the windows control associated with that field.
; Controls are suppressed and are rendered invisible with the DSBL tag

;****************************************************************
; PIC24 devices
; 1 or 2 CLCs, no PPS
;****************************************************************
TYPE: 3
BITS: 16
REGC: GLSL
G1D1: 0,2
G1D2: 2,2
G1D3: 4,2
G1D4: 6,2
G2D1: 8,2
G2D2: 10,2
G2D3: 12,2
G2D4: 14,2
REGC: GLSH
G3D1: 0,2
G3D2: 2,2
G3D3: 4,2
G3D4: 6,2
G4D1: 8,2
G4D2: 10,2
G4D3: 12,2
G4D4: 14,2
REGC: SELL
MUXA: 0,3
MUXB: 4,3
MUXC: 8,3
MUXD: 12,3
REGC: CONL
MODE: 0,3
LCCP: 4,1
OTEN: 7,1
NINT: 10,1
PINT: 11,1
LCEN: 15,1
REGC: CONH
G1PL: 0,1
G2PL: 1,1
G3PL: 2,1
G4PL: 3,1
DSBL: PPS0
DSBL: PPS1
DSBL: PPS2
DSBL: PPS3
DSBL: PPS4
DSBL: PPS5
DSBL: PPS6
DSBL: PPS7

;****************************************************************
; 24FV08/16KM20x
;****************************************************************
PIC#: PIC24FV08/16KM20x
TYPE#: 3

CLCX: CLC1
MUX1: CLCINA
MUX1: SYSCLK (TCY)
MUX1: SOSC
MUX1: LPRC
MUX1: 8 MHz FRC
MUX1: DIGITAL LOW
MUX1: SCCP4 (CCP4IF)
MUX1: SCCP5 (CCP5IF)

MUX2: CLCINB
MUX2: CLC2 OUT
MUX2: CM1 OUT
MUX2: UART1 TX
MUX2: ADC EOC
MUX2: DIGITAL LOW
MUX2: MCCP1 (CCP1IF)
MUX2: MCCP2 (CCP2IF)

MUX3: CLCINA
MUX3: CLC1 OUT
MUX3: CM2 OUT
MUX3: SPI1 SDO
MUX3: UART1 RX
MUX3: DIGITAL LOW
MUX3: MCCP2 (CCP2IF)
MUX3: MCCP3 (CCP3IF)

MUX4: CLCINB
MUX4: CLC2 OUT
MUX4: CM3 OUT
MUX4: SPI1 SDI
MUX4: CTMU
MUX4: DIGITAL LOW
MUX4: MCCP1 (CCP1IF)
MUX4: MCCP3 (CCP3IF)

CLCX: CLC2
MUX1: CLCINA
MUX1: SYSCLK (TCY)
MUX1: SOSC
MUX1: LPRC
MUX1: 8 MHz FRC
MUX1: DIGITAL LOW
MUX1: SCCP4 (CCP4IF)
MUX1: SCCP5 (CCP5IF)

MUX2: CLCINB
MUX2: CLC1 OUT
MUX2: CM1 OUT
MUX2: UART2 TX
MUX2: ADC EOC
MUX2: DIGITAL LOW
MUX2: MCCP1 (CCP1IF)
MUX2: MCCP2 (CCP2IF)

MUX3: CLCINA
MUX3: CLC2 OUT
MUX3: CM2 OUT
MUX3: SPI2 SDO
MUX3: UART2 RX
MUX3: DIGITAL LOW
MUX3: MCCP2 (CCP2IF)
MUX3: MCCP3 (CCP3IF)

MUX4: CLCINB
MUX4: CLC1 OUT
MUX4: CM3 OUT
MUX4: SPI1 SDI
MUX4: CTMU
MUX4: DIGITAL LOW
MUX4: MCCP1 (CCP1IF)
MUX4: MCCP3 (CCP3IF)

;****************************************************************
; 24FV08/16KM10x
;****************************************************************
PIC#: PIC24FV08/16KM10x
TYPE#: 3

CLCX: CLC1
MUX1: CLCINA
MUX1: SYSCLK (TCY)
MUX1: SOSC
MUX1: LPRC
MUX1: 8 MHz FRC
MUX1: DIGITAL LOW
MUX1: SCCP4 (CCP4IF)
MUX1: SCCP5 (CCP5IF)

MUX2: CLCINB
MUX2: CLC2 OUT
MUX2: CM1 OUT
MUX2: UART1 TX
MUX2: ADC EOC
MUX2: DIGITAL LOW
MUX2: MCCP1 (CCP1IF)
MUX2: MCCP2 (CCP2IF)

MUX3: CLCINA
MUX3: CLC1 OUT
MUX3: CM2 OUT
MUX3: SPI1 SDO
MUX3: UART1 RX
MUX3: DIGITAL LOW
MUX3: MCCP2 (CCP2IF)
MUX3: MCCP3 (CCP3IF)

MUX4: CLCINB
MUX4: CLC2 OUT
MUX4: CM3 OUT
MUX4: SPI1 SDI
MUX4: CTMU
MUX4: DIGITAL LOW
MUX4: MCCP1 (CCP1IF)
MUX4: MCCP3 (CCP3IF)


END:

