Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_noFIFO_tb_behav xil_defaultlib.top_noFIFO_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'output_stream' [C:/git/RLE/src/RLE.srcs/sim_1/new/top_noFIFO_tb.sv:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pkg2char_parser
Compiling module xil_defaultlib.nucleo_encoder
Compiling module xil_defaultlib.rle_encoder_beh(DATA_WIDTH=2,CTR...
Compiling module xil_defaultlib.top_noFIFO
Compiling module xil_defaultlib.top_noFIFO_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_noFIFO_tb_behav
