
*** Running vivado
    with args -log bt_uart.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bt_uart.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source bt_uart.tcl -notrace
Command: synth_design -top bt_uart -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15696 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 360.434 ; gain = 103.391
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bt_uart' [D:/Vivado Doc/bt_uart.srcs/sources_1/new/bt_uart.v:4]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter CLOCK_RATE_RX bound to: 100000000 - type: integer 
	Parameter CLOCK_RATE_TX bound to: 100000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'IBUF' [D:/Xilinx_Vivado_SDK_2017.4_1216_1/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19468]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [D:/Xilinx_Vivado_SDK_2017.4_1216_1/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19468]
INFO: [Synth 8-638] synthesizing module 'OBUF' [D:/Xilinx_Vivado_SDK_2017.4_1216_1/Vivado/2017.4/scripts/rt/data/unisim_comp.v:27270]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUF' (2#1) [D:/Xilinx_Vivado_SDK_2017.4_1216_1/Vivado/2017.4/scripts/rt/data/unisim_comp.v:27270]
INFO: [Synth 8-638] synthesizing module 'clk_gen' [D:/Vivado Doc/bt_uart.srcs/sources_1/new/clk_gen.v:33]
INFO: [Synth 8-638] synthesizing module 'clk_div' [D:/Vivado Doc/bt_uart.srcs/sources_1/new/clk_div.v:30]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (3#1) [D:/Vivado Doc/bt_uart.srcs/sources_1/new/clk_div.v:30]
INFO: [Synth 8-638] synthesizing module 'clk_core' [D:/Vivado Doc/bt_uart.runs/synth_1/.Xil/Vivado-16772-DESKTOP-I864URH/realtime/clk_core_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_core' (4#1) [D:/Vivado Doc/bt_uart.runs/synth_1/.Xil/Vivado-16772-DESKTOP-I864URH/realtime/clk_core_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'BUFHCE' [D:/Xilinx_Vivado_SDK_2017.4_1216_1/Vivado/2017.4/scripts/rt/data/unisim_comp.v:816]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter INIT_OUT bound to: 0 - type: integer 
	Parameter IS_CE_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'BUFHCE' (5#1) [D:/Xilinx_Vivado_SDK_2017.4_1216_1/Vivado/2017.4/scripts/rt/data/unisim_comp.v:816]
INFO: [Synth 8-256] done synthesizing module 'clk_gen' (6#1) [D:/Vivado Doc/bt_uart.srcs/sources_1/new/clk_gen.v:33]
INFO: [Synth 8-638] synthesizing module 'rst_gen' [D:/Vivado Doc/bt_uart.srcs/sources_1/new/rst_gen.v:26]
INFO: [Synth 8-638] synthesizing module 'reset_bridge' [D:/Vivado Doc/bt_uart.srcs/sources_1/new/reset_bridge.v:35]
INFO: [Synth 8-256] done synthesizing module 'reset_bridge' (7#1) [D:/Vivado Doc/bt_uart.srcs/sources_1/new/reset_bridge.v:35]
INFO: [Synth 8-256] done synthesizing module 'rst_gen' (8#1) [D:/Vivado Doc/bt_uart.srcs/sources_1/new/rst_gen.v:26]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [D:/Vivado Doc/bt_uart.srcs/sources_1/new/uart_rx.v:6]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter CLOCK_RATE bound to: 100000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'meta_harden' [D:/Vivado Doc/bt_uart.srcs/sources_1/new/meta_harden.v:27]
INFO: [Synth 8-256] done synthesizing module 'meta_harden' (9#1) [D:/Vivado Doc/bt_uart.srcs/sources_1/new/meta_harden.v:27]
INFO: [Synth 8-638] synthesizing module 'uart_baud_gen' [D:/Vivado Doc/bt_uart.srcs/sources_1/new/uart_baud_gen.v:35]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter CLOCK_RATE bound to: 100000000 - type: integer 
	Parameter OVERSAMPLE_RATE bound to: 153600 - type: integer 
	Parameter DIVIDER bound to: 651 - type: integer 
	Parameter OVERSAMPLE_VALUE bound to: 650 - type: integer 
	Parameter CNT_WID bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_baud_gen' (10#1) [D:/Vivado Doc/bt_uart.srcs/sources_1/new/uart_baud_gen.v:35]
INFO: [Synth 8-638] synthesizing module 'uart_rx_ctl' [D:/Vivado Doc/bt_uart.srcs/sources_1/new/uart_rx_ctl.v:52]
	Parameter IDLE bound to: 2'b00 
	Parameter START bound to: 2'b01 
	Parameter DATA bound to: 2'b10 
	Parameter STOP bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'uart_rx_ctl' (11#1) [D:/Vivado Doc/bt_uart.srcs/sources_1/new/uart_rx_ctl.v:52]
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (12#1) [D:/Vivado Doc/bt_uart.srcs/sources_1/new/uart_rx.v:6]
INFO: [Synth 8-638] synthesizing module 'cmd_parse' [D:/Vivado Doc/bt_uart.srcs/sources_1/new/cmd_parse.v:6]
	Parameter MAX_ARG_CH bound to: 8 - type: integer 
	Parameter RESP_OK bound to: 2'b00 
	Parameter RESP_ERR bound to: 2'b01 
	Parameter IDLE bound to: 3'b000 
	Parameter CMD_WAIT bound to: 3'b001 
	Parameter GET_ARG bound to: 3'b010 
	Parameter SEND_RESP bound to: 3'b011 
	Parameter CMD_W bound to: 7'b1010111 
	Parameter CMD_T bound to: 7'b1010100 
	Parameter CMD_L bound to: 7'b1001100 
	Parameter CMD_D bound to: 7'b1000100 
	Parameter CMD_R bound to: 7'b1010010 
	Parameter CMD_N bound to: 7'b1001110 
	Parameter CMD_P bound to: 7'b1010000 
	Parameter CMD_S bound to: 7'b1010011 
	Parameter CMD_Z bound to: 7'b1011010 
	Parameter CMD_n_l bound to: 7'b1101110 
	Parameter CMD_p_l bound to: 7'b1110000 
	Parameter CMD_s_l bound to: 7'b1110011 
	Parameter CMD_G bound to: 7'b1000111 
	Parameter CMD_C bound to: 7'b1000011 
	Parameter CMD_M bound to: 7'b1001101 
	Parameter CMD_H bound to: 7'b1001000 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Vivado Doc/bt_uart.srcs/sources_1/new/cmd_parse.v:285]
INFO: [Synth 8-256] done synthesizing module 'cmd_parse' (13#1) [D:/Vivado Doc/bt_uart.srcs/sources_1/new/cmd_parse.v:6]
INFO: [Synth 8-638] synthesizing module 'resp_gen' [D:/Vivado Doc/bt_uart.srcs/sources_1/new/resp_gen.v:41]
	Parameter RESP_OK bound to: 2'b00 
	Parameter RESP_ERR bound to: 2'b01 
	Parameter RESP_DATA bound to: 2'b11 
	Parameter STR_OK_LEN bound to: 5 - type: integer 
	Parameter STR_ERR_LEN bound to: 6 - type: integer 
	Parameter STR_DATA_LEN bound to: 13 - type: integer 
	Parameter STR_LEN bound to: 13 - type: integer 
	Parameter CNT_WID bound to: 4 - type: integer 
	Parameter LEN_WID bound to: 4 - type: integer 
	Parameter IDLE bound to: 1'b0 
	Parameter SENDING bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'to_bcd' [D:/Vivado Doc/bt_uart.srcs/sources_1/new/to_bcd.v:33]
INFO: [Synth 8-256] done synthesizing module 'to_bcd' (14#1) [D:/Vivado Doc/bt_uart.srcs/sources_1/new/to_bcd.v:33]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [D:/Vivado Doc/bt_uart.srcs/sources_1/new/resp_gen.v:213]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [D:/Vivado Doc/bt_uart.srcs/sources_1/new/resp_gen.v:223]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [D:/Vivado Doc/bt_uart.srcs/sources_1/new/resp_gen.v:234]
INFO: [Synth 8-256] done synthesizing module 'resp_gen' (15#1) [D:/Vivado Doc/bt_uart.srcs/sources_1/new/resp_gen.v:41]
INFO: [Synth 8-638] synthesizing module 'char_fifo' [D:/Vivado Doc/bt_uart.runs/synth_1/.Xil/Vivado-16772-DESKTOP-I864URH/realtime/char_fifo_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'char_fifo' (16#1) [D:/Vivado Doc/bt_uart.runs/synth_1/.Xil/Vivado-16772-DESKTOP-I864URH/realtime/char_fifo_stub.v:6]
WARNING: [Synth 8-350] instance 'char_fifo_i0' of module 'char_fifo' requires 11 connections, but only 9 given [D:/Vivado Doc/bt_uart.srcs/sources_1/new/bt_uart.v:254]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [D:/Vivado Doc/bt_uart.srcs/sources_1/new/uart_tx.v:35]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter CLOCK_RATE bound to: 100000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uart_tx_ctl' [D:/Vivado Doc/bt_uart.srcs/sources_1/new/uart_tx_ctl.v:60]
	Parameter IDLE bound to: 2'b00 
	Parameter START bound to: 2'b01 
	Parameter DATA bound to: 2'b10 
	Parameter STOP bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'uart_tx_ctl' (17#1) [D:/Vivado Doc/bt_uart.srcs/sources_1/new/uart_tx_ctl.v:60]
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (18#1) [D:/Vivado Doc/bt_uart.srcs/sources_1/new/uart_tx.v:35]
INFO: [Synth 8-638] synthesizing module 'lb_ctl' [D:/Vivado Doc/bt_uart.srcs/sources_1/new/lb_ctl.v:32]
	Parameter FILTER bound to: 200000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'debouncer' [D:/Vivado Doc/bt_uart.srcs/sources_1/new/debouncer.v:26]
	Parameter FILTER bound to: 200000 - type: integer 
	Parameter RELOAD bound to: 199999 - type: integer 
	Parameter FILTER_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debouncer' (19#1) [D:/Vivado Doc/bt_uart.srcs/sources_1/new/debouncer.v:26]
INFO: [Synth 8-256] done synthesizing module 'lb_ctl' (20#1) [D:/Vivado Doc/bt_uart.srcs/sources_1/new/lb_ctl.v:32]
INFO: [Synth 8-638] synthesizing module 'seg7decimal' [D:/Vivado Doc/bt_uart.srcs/sources_1/new/seg7decimal.v:23]
	Parameter MAXDELAY bound to: 28'b0001001100010010110100000000 
	Parameter MAXBITS bound to: 28 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter READ bound to: 1 - type: integer 
	Parameter DECOUNT bound to: 2 - type: integer 
	Parameter REVERSE bound to: 3 - type: integer 
	Parameter RESET bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Vivado Doc/bt_uart.srcs/sources_1/new/seg7decimal.v:58]
INFO: [Synth 8-226] default block is never used [D:/Vivado Doc/bt_uart.srcs/sources_1/new/seg7decimal.v:73]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Vivado Doc/bt_uart.srcs/sources_1/new/seg7decimal.v:138]
INFO: [Synth 8-256] done synthesizing module 'seg7decimal' (21#1) [D:/Vivado Doc/bt_uart.srcs/sources_1/new/seg7decimal.v:23]
WARNING: [Synth 8-350] instance 'seg7_0' of module 'seg7decimal' requires 11 connections, but only 7 given [D:/Vivado Doc/bt_uart.srcs/sources_1/new/bt_uart.v:295]
INFO: [Synth 8-638] synthesizing module 'beep' [D:/Vivado Doc/bt_uart.srcs/sources_1/new/beep.v:23]
	Parameter do bound to: 47774 - type: integer 
	Parameter ri bound to: 42568 - type: integer 
	Parameter mi bound to: 37919 - type: integer 
	Parameter fa bound to: 35791 - type: integer 
	Parameter so bound to: 31888 - type: integer 
	Parameter la bound to: 28410 - type: integer 
	Parameter bxi bound to: 26770 - type: integer 
	Parameter xi bound to: 25309 - type: integer 
	Parameter dfa bound to: 71581 - type: integer 
	Parameter dso bound to: 63776 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Vivado Doc/bt_uart.srcs/sources_1/new/beep.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Vivado Doc/bt_uart.srcs/sources_1/new/beep.v:111]
INFO: [Synth 8-256] done synthesizing module 'beep' (22#1) [D:/Vivado Doc/bt_uart.srcs/sources_1/new/beep.v:23]
INFO: [Synth 8-256] done synthesizing module 'bt_uart' (23#1) [D:/Vivado Doc/bt_uart.srcs/sources_1/new/bt_uart.v:4]
WARNING: [Synth 8-3331] design bt_uart has unconnected port sw_pin[5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 413.883 ; gain = 156.840
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[15] to constant 0 [D:/Vivado Doc/bt_uart.srcs/sources_1/new/bt_uart.v:142]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[14] to constant 0 [D:/Vivado Doc/bt_uart.srcs/sources_1/new/bt_uart.v:142]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[13] to constant 0 [D:/Vivado Doc/bt_uart.srcs/sources_1/new/bt_uart.v:142]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[12] to constant 0 [D:/Vivado Doc/bt_uart.srcs/sources_1/new/bt_uart.v:142]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[11] to constant 0 [D:/Vivado Doc/bt_uart.srcs/sources_1/new/bt_uart.v:142]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[10] to constant 0 [D:/Vivado Doc/bt_uart.srcs/sources_1/new/bt_uart.v:142]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[9] to constant 0 [D:/Vivado Doc/bt_uart.srcs/sources_1/new/bt_uart.v:142]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[8] to constant 0 [D:/Vivado Doc/bt_uart.srcs/sources_1/new/bt_uart.v:142]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[7] to constant 0 [D:/Vivado Doc/bt_uart.srcs/sources_1/new/bt_uart.v:142]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[6] to constant 0 [D:/Vivado Doc/bt_uart.srcs/sources_1/new/bt_uart.v:142]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[5] to constant 0 [D:/Vivado Doc/bt_uart.srcs/sources_1/new/bt_uart.v:142]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[4] to constant 0 [D:/Vivado Doc/bt_uart.srcs/sources_1/new/bt_uart.v:142]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[3] to constant 0 [D:/Vivado Doc/bt_uart.srcs/sources_1/new/bt_uart.v:142]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[2] to constant 0 [D:/Vivado Doc/bt_uart.srcs/sources_1/new/bt_uart.v:142]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[1] to constant 0 [D:/Vivado Doc/bt_uart.srcs/sources_1/new/bt_uart.v:142]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[0] to constant 0 [D:/Vivado Doc/bt_uart.srcs/sources_1/new/bt_uart.v:142]
WARNING: [Synth 8-3295] tying undriven pin rst_gen_i0:clk_samp to constant 0 [D:/Vivado Doc/bt_uart.srcs/sources_1/new/bt_uart.v:159]
WARNING: [Synth 8-3295] tying undriven pin seg7_0:pause to constant 0 [D:/Vivado Doc/bt_uart.srcs/sources_1/new/bt_uart.v:295]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 413.883 ; gain = 156.840
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Vivado Doc/bt_uart.runs/synth_1/.Xil/Vivado-16772-DESKTOP-I864URH/dcp2/clk_core_in_context.xdc] for cell 'clk_gen_i0/clk_core_i0'
Finished Parsing XDC File [D:/Vivado Doc/bt_uart.runs/synth_1/.Xil/Vivado-16772-DESKTOP-I864URH/dcp2/clk_core_in_context.xdc] for cell 'clk_gen_i0/clk_core_i0'
Parsing XDC File [D:/Vivado Doc/bt_uart.runs/synth_1/.Xil/Vivado-16772-DESKTOP-I864URH/dcp3/char_fifo_in_context.xdc] for cell 'char_fifo_i0'
Finished Parsing XDC File [D:/Vivado Doc/bt_uart.runs/synth_1/.Xil/Vivado-16772-DESKTOP-I864URH/dcp3/char_fifo_in_context.xdc] for cell 'char_fifo_i0'
Parsing XDC File [D:/Vivado Doc/bt_uart.srcs/constrs_1/new/bt_uart_EGo.xdc]
Finished Parsing XDC File [D:/Vivado Doc/bt_uart.srcs/constrs_1/new/bt_uart_EGo.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Vivado Doc/bt_uart.srcs/constrs_1/new/bt_uart_EGo.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bt_uart_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bt_uart_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 756.805 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 756.805 ; gain = 499.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 756.805 ; gain = 499.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_pin. (constraint file  {D:/Vivado Doc/bt_uart.runs/synth_1/.Xil/Vivado-16772-DESKTOP-I864URH/dcp2/clk_core_in_context.xdc}, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_pin. (constraint file  {D:/Vivado Doc/bt_uart.runs/synth_1/.Xil/Vivado-16772-DESKTOP-I864URH/dcp2/clk_core_in_context.xdc}, line 5).
Applied set_property DONT_TOUCH = true for char_fifo_i0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_gen_i0/clk_core_i0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 756.805 ; gain = 499.762
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Vivado Doc/bt_uart.srcs/sources_1/new/clk_div.v:74]
INFO: [Synth 8-5544] ROM "bit_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_data_rdy" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cmd_parse'
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arg_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "send_resp_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bt1_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bt2_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bt3_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "switch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "revtype" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "light3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "light2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "switch" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "switch" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arg_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "send_resp_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bt1_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bt2_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bt3_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "switch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "revtype" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "light3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "light2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "switch" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "send_resp_type" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dig4" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dig3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dig2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dig1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element char_cnt_reg was removed.  [D:/Vivado Doc/bt_uart.srcs/sources_1/new/resp_gen.v:161]
INFO: [Synth 8-5544] ROM "bit_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "signal_out_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'seg7decimal'
INFO: [Synth 8-5545] ROM "clk_s" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "val" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "finish" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element clkdiv_reg was removed.  [D:/Vivado Doc/bt_uart.srcs/sources_1/new/seg7decimal.v:50]
INFO: [Synth 8-5546] ROM "prediv" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prediv" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element delay_reg was removed.  [D:/Vivado Doc/bt_uart.srcs/sources_1/new/beep.v:48]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [D:/Vivado Doc/bt_uart.srcs/sources_1/new/beep.v:49]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
                CMD_WAIT |                               01 |                              001
                 GET_ARG |                               10 |                              010
               SEND_RESP |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cmd_parse'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
                   RESET |                               01 |                              100
                    READ |                               10 |                              001
                 DECOUNT |                               11 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'seg7decimal'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 756.805 ; gain = 499.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 11    
	   2 Input      7 Bit       Adders := 17    
	   2 Input      4 Bit       Adders := 20    
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               28 Bit    Registers := 3     
	               21 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 44    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 2     
	  66 Input     21 Bit        Muxes := 1     
	  37 Input     21 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 13    
	   4 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 4     
	   7 Input      8 Bit        Muxes := 1     
	  14 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 17    
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 8     
	   9 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	  13 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 3     
	  12 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 81    
	   4 Input      1 Bit        Muxes := 25    
	   9 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 2     
	  66 Input      1 Bit        Muxes := 1     
	  36 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module reset_bridge 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module meta_harden 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module uart_baud_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module uart_rx_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
Module cmd_parse 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	  13 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 43    
	   9 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 14    
Module to_bcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 9     
	   2 Input      7 Bit       Adders := 9     
	   2 Input      4 Bit       Adders := 7     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 9     
	   3 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module resp_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 1     
	  14 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module uart_tx_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module lb_ctl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module seg7decimal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 6     
	   4 Input     16 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	  12 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 4     
Module beep 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  66 Input     21 Bit        Muxes := 1     
	  37 Input     21 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	  66 Input      1 Bit        Muxes := 1     
	  36 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element char_cnt_reg was removed.  [D:/Vivado Doc/bt_uart.srcs/sources_1/new/resp_gen.v:161]
WARNING: [Synth 8-6014] Unused sequential element uart_rx_i0/uart_rx_ctl_i0/frm_err_reg was removed.  [D:/Vivado Doc/bt_uart.srcs/sources_1/new/uart_rx_ctl.v:257]
INFO: [Synth 8-5544] ROM "seg7_0/val" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg7_1/val" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "lb_ctl_i0/debouncer_i0/signal_out_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "seg7_0/clk_s" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seg7_1/clk_s" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "b1/prediv" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b1/prediv" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element seg7_0/clkdiv_reg was removed.  [D:/Vivado Doc/bt_uart.srcs/sources_1/new/seg7decimal.v:50]
WARNING: [Synth 8-6014] Unused sequential element seg7_1/clkdiv_reg was removed.  [D:/Vivado Doc/bt_uart.srcs/sources_1/new/seg7decimal.v:50]
WARNING: [Synth 8-6014] Unused sequential element b1/delay_reg was removed.  [D:/Vivado Doc/bt_uart.srcs/sources_1/new/beep.v:48]
WARNING: [Synth 8-6014] Unused sequential element b1/cnt_reg was removed.  [D:/Vivado Doc/bt_uart.srcs/sources_1/new/beep.v:49]
WARNING: [Synth 8-6014] Unused sequential element seg7_1/clkdiv_reg was removed.  [D:/Vivado Doc/bt_uart.srcs/sources_1/new/seg7decimal.v:50]
WARNING: [Synth 8-3917] design bt_uart has port seg7_0_dp driven by constant 0
WARNING: [Synth 8-3917] design bt_uart has port seg7_1_dp driven by constant 0
WARNING: [Synth 8-3331] design bt_uart has unconnected port sw_pin[5]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\seg7_0/remember_reg )
INFO: [Synth 8-3886] merging instance 'cmd_parse_i0/send_resp_data_reg[0]' (FDRE) to 'cmd_parse_i0/send_resp_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'cmd_parse_i0/send_resp_data_reg[4]' (FDRE) to 'cmd_parse_i0/send_resp_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'cmd_parse_i0/send_resp_data_reg[8]' (FDRE) to 'cmd_parse_i0/send_resp_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'cmd_parse_i0/send_resp_data_reg[12]' (FDRE) to 'cmd_parse_i0/send_resp_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'cmd_parse_i0/send_resp_data_reg[3]' (FDRE) to 'cmd_parse_i0/send_resp_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'cmd_parse_i0/send_resp_data_reg[2]' (FDRE) to 'cmd_parse_i0/send_resp_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'cmd_parse_i0/send_resp_data_reg[1]' (FDRE) to 'cmd_parse_i0/send_resp_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'cmd_parse_i0/send_resp_data_reg[7]' (FDRE) to 'cmd_parse_i0/send_resp_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'cmd_parse_i0/send_resp_data_reg[6]' (FDRE) to 'cmd_parse_i0/send_resp_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'cmd_parse_i0/send_resp_data_reg[5]' (FDRE) to 'cmd_parse_i0/send_resp_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'cmd_parse_i0/send_resp_data_reg[11]' (FDRE) to 'cmd_parse_i0/send_resp_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'cmd_parse_i0/send_resp_data_reg[10]' (FDRE) to 'cmd_parse_i0/send_resp_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'cmd_parse_i0/send_resp_data_reg[9]' (FDRE) to 'cmd_parse_i0/send_resp_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'cmd_parse_i0/send_resp_data_reg[15]' (FDRE) to 'cmd_parse_i0/send_resp_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'cmd_parse_i0/send_resp_data_reg[14]' (FDRE) to 'cmd_parse_i0/send_resp_data_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmd_parse_i0/send_resp_data_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmd_parse_i0/send_resp_type_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmd_parse_i0/switch_reg[1] )
INFO: [Synth 8-3886] merging instance 'b1/prediv_reg[17]' (FDRE) to 'b1/prediv_reg[20]'
INFO: [Synth 8-3886] merging instance 'b1/prediv_reg[18]' (FDRE) to 'b1/prediv_reg[20]'
INFO: [Synth 8-3886] merging instance 'b1/prediv_reg[19]' (FDRE) to 'b1/prediv_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\b1/prediv_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmd_parse_i0/select_reg[1] )
WARNING: [Synth 8-3332] Sequential element (resp_gen_i0/to_bcd_i0/old_value_val_reg) is unused and will be removed from module bt_uart.
WARNING: [Synth 8-3332] Sequential element (resp_gen_i0/to_bcd_i0/val_d1_reg) is unused and will be removed from module bt_uart.
WARNING: [Synth 8-3332] Sequential element (resp_gen_i0/to_bcd_i0/bcd_out_reg[18]) is unused and will be removed from module bt_uart.
WARNING: [Synth 8-3332] Sequential element (resp_gen_i0/to_bcd_i0/bcd_out_reg[17]) is unused and will be removed from module bt_uart.
WARNING: [Synth 8-3332] Sequential element (resp_gen_i0/to_bcd_i0/bcd_out_reg[16]) is unused and will be removed from module bt_uart.
WARNING: [Synth 8-3332] Sequential element (resp_gen_i0/to_bcd_i0/bcd_out_reg[15]) is unused and will be removed from module bt_uart.
WARNING: [Synth 8-3332] Sequential element (resp_gen_i0/to_bcd_i0/bcd_out_reg[14]) is unused and will be removed from module bt_uart.
WARNING: [Synth 8-3332] Sequential element (resp_gen_i0/to_bcd_i0/bcd_out_reg[13]) is unused and will be removed from module bt_uart.
WARNING: [Synth 8-3332] Sequential element (resp_gen_i0/to_bcd_i0/bcd_out_reg[12]) is unused and will be removed from module bt_uart.
WARNING: [Synth 8-3332] Sequential element (resp_gen_i0/to_bcd_i0/bcd_out_reg[11]) is unused and will be removed from module bt_uart.
WARNING: [Synth 8-3332] Sequential element (resp_gen_i0/to_bcd_i0/bcd_out_reg[10]) is unused and will be removed from module bt_uart.
WARNING: [Synth 8-3332] Sequential element (resp_gen_i0/to_bcd_i0/bcd_out_reg[9]) is unused and will be removed from module bt_uart.
WARNING: [Synth 8-3332] Sequential element (resp_gen_i0/to_bcd_i0/bcd_out_reg[8]) is unused and will be removed from module bt_uart.
WARNING: [Synth 8-3332] Sequential element (resp_gen_i0/to_bcd_i0/bcd_out_reg[7]) is unused and will be removed from module bt_uart.
WARNING: [Synth 8-3332] Sequential element (resp_gen_i0/to_bcd_i0/bcd_out_reg[6]) is unused and will be removed from module bt_uart.
WARNING: [Synth 8-3332] Sequential element (resp_gen_i0/to_bcd_i0/bcd_out_reg[5]) is unused and will be removed from module bt_uart.
WARNING: [Synth 8-3332] Sequential element (resp_gen_i0/to_bcd_i0/bcd_out_reg[4]) is unused and will be removed from module bt_uart.
WARNING: [Synth 8-3332] Sequential element (resp_gen_i0/to_bcd_i0/bcd_out_reg[3]) is unused and will be removed from module bt_uart.
WARNING: [Synth 8-3332] Sequential element (resp_gen_i0/to_bcd_i0/bcd_out_reg[2]) is unused and will be removed from module bt_uart.
WARNING: [Synth 8-3332] Sequential element (resp_gen_i0/to_bcd_i0/bcd_out_reg[1]) is unused and will be removed from module bt_uart.
WARNING: [Synth 8-3332] Sequential element (resp_gen_i0/to_bcd_i0/bcd_out_reg[0]) is unused and will be removed from module bt_uart.
WARNING: [Synth 8-3332] Sequential element (cmd_parse_i0/send_resp_type_reg[1]) is unused and will be removed from module bt_uart.
WARNING: [Synth 8-3332] Sequential element (cmd_parse_i0/send_resp_data_reg[13]) is unused and will be removed from module bt_uart.
WARNING: [Synth 8-3332] Sequential element (cmd_parse_i0/select_reg[1]) is unused and will be removed from module bt_uart.
WARNING: [Synth 8-3332] Sequential element (cmd_parse_i0/switch_reg[1]) is unused and will be removed from module bt_uart.
WARNING: [Synth 8-3332] Sequential element (seg7_0/remember_reg) is unused and will be removed from module bt_uart.
WARNING: [Synth 8-3332] Sequential element (b1/prediv_reg[20]) is unused and will be removed from module bt_uart.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 756.805 ; gain = 499.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_gen_i0/clk_core_i0/clk_out1' to pin 'clk_gen_i0/clk_core_i0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_gen_i0/clk_core_i0/clk_out2' to pin 'clk_gen_i0/clk_core_i0/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 756.805 ; gain = 499.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 809.496 ; gain = 552.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 816.328 ; gain = 559.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 816.328 ; gain = 559.285
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 816.328 ; gain = 559.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 816.328 ; gain = 559.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 816.328 ; gain = 559.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 816.328 ; gain = 559.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 816.328 ; gain = 559.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |char_fifo     |         1|
|2     |clk_core      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |char_fifo |     1|
|2     |clk_core  |     1|
|3     |BUFHCE    |     1|
|4     |CARRY4    |    42|
|5     |LUT1      |    38|
|6     |LUT2      |   113|
|7     |LUT3      |    76|
|8     |LUT4      |    80|
|9     |LUT5      |    87|
|10    |LUT6      |   267|
|11    |MUXF7     |     9|
|12    |FDCE      |    20|
|13    |FDPE      |     4|
|14    |FDRE      |   340|
|15    |FDSE      |    31|
|16    |IBUF      |    15|
|17    |OBUF      |    50|
+------+----------+------+

Report Instance Areas: 
+------+-------------------------------+----------------+------+
|      |Instance                       |Module          |Cells |
+------+-------------------------------+----------------+------+
|1     |top                            |                |  1188|
|2     |  b1                           |beep            |   351|
|3     |  clk_gen_i0                   |clk_gen         |    46|
|4     |    clk_div_i0                 |clk_div         |    41|
|5     |  cmd_parse_i0                 |cmd_parse       |   200|
|6     |  lb_ctl_i0                    |lb_ctl          |    71|
|7     |    debouncer_i0               |debouncer       |    67|
|8     |      meta_harden_signal_in_i0 |meta_harden_4   |     4|
|9     |    meta_harden_rxd_i0         |meta_harden_3   |     3|
|10    |  resp_gen_i0                  |resp_gen        |    23|
|11    |  rst_gen_i0                   |rst_gen         |     4|
|12    |    reset_bridge_clk_rx_i0     |reset_bridge    |     2|
|13    |    reset_bridge_clk_tx_i0     |reset_bridge_2  |     2|
|14    |  seg7_0                       |seg7decimal     |   143|
|15    |  seg7_1                       |seg7decimal_0   |   120|
|16    |  uart_rx_i0                   |uart_rx         |    94|
|17    |    meta_harden_rxd_i0         |meta_harden     |     2|
|18    |    uart_baud_gen_rx_i0        |uart_baud_gen_1 |    26|
|19    |    uart_rx_ctl_i0             |uart_rx_ctl     |    66|
|20    |  uart_tx_i0                   |uart_tx         |    59|
|21    |    uart_baud_gen_tx_i0        |uart_baud_gen   |    27|
|22    |    uart_tx_ctl_i0             |uart_tx_ctl     |    32|
+------+-------------------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 816.328 ; gain = 559.285
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 41 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 816.328 ; gain = 216.363
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 816.328 ; gain = 559.285
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 66 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
149 Infos, 62 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 816.328 ; gain = 570.891
INFO: [Common 17-1381] The checkpoint 'D:/Vivado Doc/bt_uart.runs/synth_1/bt_uart.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bt_uart_utilization_synth.rpt -pb bt_uart_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 816.328 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jul  3 20:49:44 2019...
