PASS 0
PASS 1 - name gt_ini gt_fni: input list
 _f1_1       OR   F_CF:	 IX0.0,		link count = 1
 IB1					link count = 1
 IB2					link count = 2
 IX0					link count = 3
 IX0.0					link count = 3
 QB1					link count = 5
 QB1_0      ARN   OUTW:	QB1,		link count = 7
 iClock					link count = 7
 link count = 7
PASS 2 - symbol table: name inputs outputs delay-references
 _f1_1      1   1
 IB1       -1   0   1
 IB2       -1   0   1
 IX0        0   1
 IX0.0      0   1
 QB1        1   1
 QB1_0      1   0
 iClock    -1   1
PASS 3
PASS 4
PASS 5
PASS 6 - name gt_ini gt_fni: output list
 _f1_1       OR   F_CF:	0x0(),	:iClock,	C2 QB1 =,	C3 IB1  v,	C4 IB2  v,
 IB1       INPW  ARITH:
 IB2       INPW  ARITH:
 IX0       INPW   TRAB:
 IX0.0     INPX   GATE:	_f1_1,
 QB1       ARNC  ARITH:	QB1_0,
 QB1_0      ARN   OUTW:	0x0()	0x101
 iClock     CLK  CLCKL:

INITIALISATION

== Pass 1:
== Pass 2:
== Pass 3:
	    |	_f1_1:	1 inputs
	    [	IB1:	0000 inputs
	    [	IB2:	0000 inputs
	    [	IX0:	0000 inputs
	    <	IX0.0:	0000 inputs
	    -	QB1:	0 inputs
	    +	QB1_0:	1 inputs
== Pass 4:
IB1:	0
IB2:	0
IX0.0:	+1
QB1:	0	QB1_0 0 ==> 0
== Init complete =======
