Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (lin64) Build 1368829 Mon Sep 28 20:06:39 MDT 2015
| Date         : Thu Dec  3 03:21:59 2015
| Host         : leonal4 running 64-bit Ubuntu 14.04.3 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_2 -file /home/aglt93/Desktop/proyectoElectrico/proyectoLeon/codigo/reportes/tea/timing/128_32.txt
| Design       : dut_impl
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 131 input ports with no input delay specified. (HIGH)

iStartCipher
iStartDecipher
rst
serial_port_in[0]
serial_port_in[100]
serial_port_in[101]
serial_port_in[102]
serial_port_in[103]
serial_port_in[104]
serial_port_in[105]
serial_port_in[106]
serial_port_in[107]
serial_port_in[108]
serial_port_in[109]
serial_port_in[10]
serial_port_in[110]
serial_port_in[111]
serial_port_in[112]
serial_port_in[113]
serial_port_in[114]
serial_port_in[115]
serial_port_in[116]
serial_port_in[117]
serial_port_in[118]
serial_port_in[119]
serial_port_in[11]
serial_port_in[120]
serial_port_in[121]
serial_port_in[122]
serial_port_in[123]
serial_port_in[124]
serial_port_in[125]
serial_port_in[126]
serial_port_in[127]
serial_port_in[12]
serial_port_in[13]
serial_port_in[14]
serial_port_in[15]
serial_port_in[16]
serial_port_in[17]
serial_port_in[18]
serial_port_in[19]
serial_port_in[1]
serial_port_in[20]
serial_port_in[21]
serial_port_in[22]
serial_port_in[23]
serial_port_in[24]
serial_port_in[25]
serial_port_in[26]
serial_port_in[27]
serial_port_in[28]
serial_port_in[29]
serial_port_in[2]
serial_port_in[30]
serial_port_in[31]
serial_port_in[32]
serial_port_in[33]
serial_port_in[34]
serial_port_in[35]
serial_port_in[36]
serial_port_in[37]
serial_port_in[38]
serial_port_in[39]
serial_port_in[3]
serial_port_in[40]
serial_port_in[41]
serial_port_in[42]
serial_port_in[43]
serial_port_in[44]
serial_port_in[45]
serial_port_in[46]
serial_port_in[47]
serial_port_in[48]
serial_port_in[49]
serial_port_in[4]
serial_port_in[50]
serial_port_in[51]
serial_port_in[52]
serial_port_in[53]
serial_port_in[54]
serial_port_in[55]
serial_port_in[56]
serial_port_in[57]
serial_port_in[58]
serial_port_in[59]
serial_port_in[5]
serial_port_in[60]
serial_port_in[61]
serial_port_in[62]
serial_port_in[63]
serial_port_in[64]
serial_port_in[65]
serial_port_in[66]
serial_port_in[67]
serial_port_in[68]
serial_port_in[69]
serial_port_in[6]
serial_port_in[70]
serial_port_in[71]
serial_port_in[72]
serial_port_in[73]
serial_port_in[74]
serial_port_in[75]
serial_port_in[76]
serial_port_in[77]
serial_port_in[78]
serial_port_in[79]
serial_port_in[7]
serial_port_in[80]
serial_port_in[81]
serial_port_in[82]
serial_port_in[83]
serial_port_in[84]
serial_port_in[85]
serial_port_in[86]
serial_port_in[87]
serial_port_in[88]
serial_port_in[89]
serial_port_in[8]
serial_port_in[90]
serial_port_in[91]
serial_port_in[92]
serial_port_in[93]
serial_port_in[94]
serial_port_in[95]
serial_port_in[96]
serial_port_in[97]
serial_port_in[98]
serial_port_in[99]
serial_port_in[9]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 130 ports with no output delay specified. (HIGH)

oDoneCipher
oDoneDecipher
serial_port_out[0]
serial_port_out[100]
serial_port_out[101]
serial_port_out[102]
serial_port_out[103]
serial_port_out[104]
serial_port_out[105]
serial_port_out[106]
serial_port_out[107]
serial_port_out[108]
serial_port_out[109]
serial_port_out[10]
serial_port_out[110]
serial_port_out[111]
serial_port_out[112]
serial_port_out[113]
serial_port_out[114]
serial_port_out[115]
serial_port_out[116]
serial_port_out[117]
serial_port_out[118]
serial_port_out[119]
serial_port_out[11]
serial_port_out[120]
serial_port_out[121]
serial_port_out[122]
serial_port_out[123]
serial_port_out[124]
serial_port_out[125]
serial_port_out[126]
serial_port_out[127]
serial_port_out[12]
serial_port_out[13]
serial_port_out[14]
serial_port_out[15]
serial_port_out[16]
serial_port_out[17]
serial_port_out[18]
serial_port_out[19]
serial_port_out[1]
serial_port_out[20]
serial_port_out[21]
serial_port_out[22]
serial_port_out[23]
serial_port_out[24]
serial_port_out[25]
serial_port_out[26]
serial_port_out[27]
serial_port_out[28]
serial_port_out[29]
serial_port_out[2]
serial_port_out[30]
serial_port_out[31]
serial_port_out[32]
serial_port_out[33]
serial_port_out[34]
serial_port_out[35]
serial_port_out[36]
serial_port_out[37]
serial_port_out[38]
serial_port_out[39]
serial_port_out[3]
serial_port_out[40]
serial_port_out[41]
serial_port_out[42]
serial_port_out[43]
serial_port_out[44]
serial_port_out[45]
serial_port_out[46]
serial_port_out[47]
serial_port_out[48]
serial_port_out[49]
serial_port_out[4]
serial_port_out[50]
serial_port_out[51]
serial_port_out[52]
serial_port_out[53]
serial_port_out[54]
serial_port_out[55]
serial_port_out[56]
serial_port_out[57]
serial_port_out[58]
serial_port_out[59]
serial_port_out[5]
serial_port_out[60]
serial_port_out[61]
serial_port_out[62]
serial_port_out[63]
serial_port_out[64]
serial_port_out[65]
serial_port_out[66]
serial_port_out[67]
serial_port_out[68]
serial_port_out[69]
serial_port_out[6]
serial_port_out[70]
serial_port_out[71]
serial_port_out[72]
serial_port_out[73]
serial_port_out[74]
serial_port_out[75]
serial_port_out[76]
serial_port_out[77]
serial_port_out[78]
serial_port_out[79]
serial_port_out[7]
serial_port_out[80]
serial_port_out[81]
serial_port_out[82]
serial_port_out[83]
serial_port_out[84]
serial_port_out[85]
serial_port_out[86]
serial_port_out[87]
serial_port_out[88]
serial_port_out[89]
serial_port_out[8]
serial_port_out[90]
serial_port_out[91]
serial_port_out[92]
serial_port_out[93]
serial_port_out[94]
serial_port_out[95]
serial_port_out[96]
serial_port_out[97]
serial_port_out[98]
serial_port_out[99]
serial_port_out[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.101        0.000                      0                 4130        0.070        0.000                      0                 4130        1.750        0.000                       0                  2457  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.100}        4.600           217.391         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.101        0.000                      0                 4130        0.070        0.000                      0                 4130        1.750        0.000                       0                  2457  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Destination:            dut_implementacion/cifrar/rAux3_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.600ns  (clk rise@4.600ns - clk rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 2.542ns (57.455%)  route 1.882ns (42.545%))
  Logic Levels:           30  (CARRY4=27 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.815ns = ( 8.415 - 4.600 ) 
    Source Clock Delay      (SCD):    4.095ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                                                               r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.823     0.823 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.587    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        1.388     4.095    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X18Y71         FDRE                                         r  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.308     4.403 f  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/Q
                         net (fo=523, routed)         0.985     5.389    dut_implementacion/cifrar/state[2]
    SLICE_X18Y67                                                      f  dut_implementacion/cifrar/rAux3[19]_i_7/I1
    SLICE_X18Y67         LUT5 (Prop_lut5_I1_O)        0.053     5.442 r  dut_implementacion/cifrar/rAux3[19]_i_7/O
                         net (fo=2, routed)           0.496     5.938    dut_implementacion/cifrar/p_1_in[16]
    SLICE_X13Y72                                                      r  dut_implementacion/cifrar/rAux3[19]_i_11/I0
    SLICE_X13Y72         LUT6 (Prop_lut6_I0_O)        0.053     5.991 r  dut_implementacion/cifrar/rAux3[19]_i_11/O
                         net (fo=1, routed)           0.000     5.991    dut_implementacion/cifrar/rAux3[19]_i_11_n_0
    SLICE_X13Y72                                                      r  dut_implementacion/cifrar/rAux3_reg[19]_i_3/S[0]
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     6.304 r  dut_implementacion/cifrar/rAux3_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.304    dut_implementacion/cifrar/rAux3_reg[19]_i_3_n_0
    SLICE_X13Y73                                                      r  dut_implementacion/cifrar/rAux3_reg[23]_i_3/CI
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.362 r  dut_implementacion/cifrar/rAux3_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.362    dut_implementacion/cifrar/rAux3_reg[23]_i_3_n_0
    SLICE_X13Y74                                                      r  dut_implementacion/cifrar/rAux3_reg[27]_i_3/CI
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.420 r  dut_implementacion/cifrar/rAux3_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.008     6.428    dut_implementacion/cifrar/rAux3_reg[27]_i_3_n_0
    SLICE_X13Y75                                                      r  dut_implementacion/cifrar/rAux3_reg[31]_i_3/CI
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.486 r  dut_implementacion/cifrar/rAux3_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.486    dut_implementacion/cifrar/rAux3_reg[31]_i_3_n_0
    SLICE_X13Y76                                                      r  dut_implementacion/cifrar/rAux3_reg[35]_i_3/CI
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.544 r  dut_implementacion/cifrar/rAux3_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.544    dut_implementacion/cifrar/rAux3_reg[35]_i_3_n_0
    SLICE_X13Y77                                                      r  dut_implementacion/cifrar/rAux3_reg[39]_i_3/CI
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.602 r  dut_implementacion/cifrar/rAux3_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.602    dut_implementacion/cifrar/rAux3_reg[39]_i_3_n_0
    SLICE_X13Y78                                                      r  dut_implementacion/cifrar/rAux3_reg[43]_i_3/CI
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.660 r  dut_implementacion/cifrar/rAux3_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.660    dut_implementacion/cifrar/rAux3_reg[43]_i_3_n_0
    SLICE_X13Y79                                                      r  dut_implementacion/cifrar/rAux3_reg[47]_i_3/CI
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.718 r  dut_implementacion/cifrar/rAux3_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.718    dut_implementacion/cifrar/rAux3_reg[47]_i_3_n_0
    SLICE_X13Y80                                                      r  dut_implementacion/cifrar/rAux3_reg[51]_i_3/CI
    SLICE_X13Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.776 r  dut_implementacion/cifrar/rAux3_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.776    dut_implementacion/cifrar/rAux3_reg[51]_i_3_n_0
    SLICE_X13Y81                                                      r  dut_implementacion/cifrar/rAux3_reg[55]_i_3/CI
    SLICE_X13Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.834 r  dut_implementacion/cifrar/rAux3_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.834    dut_implementacion/cifrar/rAux3_reg[55]_i_3_n_0
    SLICE_X13Y82                                                      r  dut_implementacion/cifrar/rAux3_reg[59]_i_3/CI
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.892 r  dut_implementacion/cifrar/rAux3_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.892    dut_implementacion/cifrar/rAux3_reg[59]_i_3_n_0
    SLICE_X13Y83                                                      r  dut_implementacion/cifrar/rAux3_reg[63]_i_3/CI
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.950 r  dut_implementacion/cifrar/rAux3_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.950    dut_implementacion/cifrar/rAux3_reg[63]_i_3_n_0
    SLICE_X13Y84                                                      r  dut_implementacion/cifrar/rAux3_reg[67]_i_3/CI
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.008 r  dut_implementacion/cifrar/rAux3_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.008    dut_implementacion/cifrar/rAux3_reg[67]_i_3_n_0
    SLICE_X13Y85                                                      r  dut_implementacion/cifrar/rAux3_reg[71]_i_3/CI
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.066 r  dut_implementacion/cifrar/rAux3_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.066    dut_implementacion/cifrar/rAux3_reg[71]_i_3_n_0
    SLICE_X13Y86                                                      r  dut_implementacion/cifrar/rAux3_reg[75]_i_3/CI
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.124 r  dut_implementacion/cifrar/rAux3_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.124    dut_implementacion/cifrar/rAux3_reg[75]_i_3_n_0
    SLICE_X13Y87                                                      r  dut_implementacion/cifrar/rAux3_reg[79]_i_3/CI
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.182 r  dut_implementacion/cifrar/rAux3_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.182    dut_implementacion/cifrar/rAux3_reg[79]_i_3_n_0
    SLICE_X13Y88                                                      r  dut_implementacion/cifrar/rAux3_reg[83]_i_3/CI
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.240 r  dut_implementacion/cifrar/rAux3_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.240    dut_implementacion/cifrar/rAux3_reg[83]_i_3_n_0
    SLICE_X13Y89                                                      r  dut_implementacion/cifrar/rAux3_reg[87]_i_3/CI
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.298 r  dut_implementacion/cifrar/rAux3_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.298    dut_implementacion/cifrar/rAux3_reg[87]_i_3_n_0
    SLICE_X13Y90                                                      r  dut_implementacion/cifrar/rAux3_reg[91]_i_3/CI
    SLICE_X13Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.356 r  dut_implementacion/cifrar/rAux3_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.356    dut_implementacion/cifrar/rAux3_reg[91]_i_3_n_0
    SLICE_X13Y91                                                      r  dut_implementacion/cifrar/rAux3_reg[95]_i_3/CI
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.414 r  dut_implementacion/cifrar/rAux3_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.414    dut_implementacion/cifrar/rAux3_reg[95]_i_3_n_0
    SLICE_X13Y92                                                      r  dut_implementacion/cifrar/rAux3_reg[99]_i_3/CI
    SLICE_X13Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.472 r  dut_implementacion/cifrar/rAux3_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.472    dut_implementacion/cifrar/rAux3_reg[99]_i_3_n_0
    SLICE_X13Y93                                                      r  dut_implementacion/cifrar/rAux3_reg[103]_i_3/CI
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.530 r  dut_implementacion/cifrar/rAux3_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.530    dut_implementacion/cifrar/rAux3_reg[103]_i_3_n_0
    SLICE_X13Y94                                                      r  dut_implementacion/cifrar/rAux3_reg[107]_i_3/CI
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.588 r  dut_implementacion/cifrar/rAux3_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.588    dut_implementacion/cifrar/rAux3_reg[107]_i_3_n_0
    SLICE_X13Y95                                                      r  dut_implementacion/cifrar/rAux3_reg[111]_i_3/CI
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.646 r  dut_implementacion/cifrar/rAux3_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.646    dut_implementacion/cifrar/rAux3_reg[111]_i_3_n_0
    SLICE_X13Y96                                                      r  dut_implementacion/cifrar/rAux3_reg[115]_i_3/CI
    SLICE_X13Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.704 r  dut_implementacion/cifrar/rAux3_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.704    dut_implementacion/cifrar/rAux3_reg[115]_i_3_n_0
    SLICE_X13Y97                                                      r  dut_implementacion/cifrar/rAux3_reg[119]_i_3/CI
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.762 r  dut_implementacion/cifrar/rAux3_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.762    dut_implementacion/cifrar/rAux3_reg[119]_i_3_n_0
    SLICE_X13Y98                                                      r  dut_implementacion/cifrar/rAux3_reg[123]_i_3/CI
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     7.975 r  dut_implementacion/cifrar/rAux3_reg[123]_i_3/O[1]
                         net (fo=1, routed)           0.393     8.368    dut_implementacion/cifrar/p_2_out[121]
    SLICE_X12Y100                                                     r  dut_implementacion/cifrar/rAux3[121]_i_1/I5
    SLICE_X12Y100        LUT6 (Prop_lut6_I5_O)        0.152     8.520 r  dut_implementacion/cifrar/rAux3[121]_i_1/O
                         net (fo=1, routed)           0.000     8.520    dut_implementacion/cifrar/rAux3_nxt[121]
    SLICE_X12Y100        FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.600     4.600 r  
    G17                                               0.000     4.600 r  clk (IN)
                         net (fo=0)                   0.000     4.600    clk
    G17                  IBUF                                         r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.747     5.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.026    clk_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     7.139 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        1.276     8.415    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X12Y100        FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[121]/C
                         clock pessimism              0.168     8.583    
                         clock uncertainty           -0.035     8.548    
    SLICE_X12Y100        FDRE (Setup_fdre_C_D)        0.073     8.621    dut_implementacion/cifrar/rAux3_reg[121]
  -------------------------------------------------------------------
                         required time                          8.621    
                         arrival time                          -8.520    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Destination:            dut_implementacion/cifrar/rAux3_reg[116]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.600ns  (clk rise@4.600ns - clk rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 2.413ns (55.047%)  route 1.971ns (44.954%))
  Logic Levels:           29  (CARRY4=26 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.815ns = ( 8.415 - 4.600 ) 
    Source Clock Delay      (SCD):    4.095ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                                                               r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.823     0.823 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.587    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        1.388     4.095    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X18Y71         FDRE                                         r  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.308     4.403 f  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/Q
                         net (fo=523, routed)         0.985     5.389    dut_implementacion/cifrar/state[2]
    SLICE_X18Y67                                                      f  dut_implementacion/cifrar/rAux3[19]_i_7/I1
    SLICE_X18Y67         LUT5 (Prop_lut5_I1_O)        0.053     5.442 r  dut_implementacion/cifrar/rAux3[19]_i_7/O
                         net (fo=2, routed)           0.496     5.938    dut_implementacion/cifrar/p_1_in[16]
    SLICE_X13Y72                                                      r  dut_implementacion/cifrar/rAux3[19]_i_11/I0
    SLICE_X13Y72         LUT6 (Prop_lut6_I0_O)        0.053     5.991 r  dut_implementacion/cifrar/rAux3[19]_i_11/O
                         net (fo=1, routed)           0.000     5.991    dut_implementacion/cifrar/rAux3[19]_i_11_n_0
    SLICE_X13Y72                                                      r  dut_implementacion/cifrar/rAux3_reg[19]_i_3/S[0]
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     6.304 r  dut_implementacion/cifrar/rAux3_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.304    dut_implementacion/cifrar/rAux3_reg[19]_i_3_n_0
    SLICE_X13Y73                                                      r  dut_implementacion/cifrar/rAux3_reg[23]_i_3/CI
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.362 r  dut_implementacion/cifrar/rAux3_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.362    dut_implementacion/cifrar/rAux3_reg[23]_i_3_n_0
    SLICE_X13Y74                                                      r  dut_implementacion/cifrar/rAux3_reg[27]_i_3/CI
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.420 r  dut_implementacion/cifrar/rAux3_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.008     6.428    dut_implementacion/cifrar/rAux3_reg[27]_i_3_n_0
    SLICE_X13Y75                                                      r  dut_implementacion/cifrar/rAux3_reg[31]_i_3/CI
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.486 r  dut_implementacion/cifrar/rAux3_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.486    dut_implementacion/cifrar/rAux3_reg[31]_i_3_n_0
    SLICE_X13Y76                                                      r  dut_implementacion/cifrar/rAux3_reg[35]_i_3/CI
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.544 r  dut_implementacion/cifrar/rAux3_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.544    dut_implementacion/cifrar/rAux3_reg[35]_i_3_n_0
    SLICE_X13Y77                                                      r  dut_implementacion/cifrar/rAux3_reg[39]_i_3/CI
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.602 r  dut_implementacion/cifrar/rAux3_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.602    dut_implementacion/cifrar/rAux3_reg[39]_i_3_n_0
    SLICE_X13Y78                                                      r  dut_implementacion/cifrar/rAux3_reg[43]_i_3/CI
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.660 r  dut_implementacion/cifrar/rAux3_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.660    dut_implementacion/cifrar/rAux3_reg[43]_i_3_n_0
    SLICE_X13Y79                                                      r  dut_implementacion/cifrar/rAux3_reg[47]_i_3/CI
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.718 r  dut_implementacion/cifrar/rAux3_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.718    dut_implementacion/cifrar/rAux3_reg[47]_i_3_n_0
    SLICE_X13Y80                                                      r  dut_implementacion/cifrar/rAux3_reg[51]_i_3/CI
    SLICE_X13Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.776 r  dut_implementacion/cifrar/rAux3_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.776    dut_implementacion/cifrar/rAux3_reg[51]_i_3_n_0
    SLICE_X13Y81                                                      r  dut_implementacion/cifrar/rAux3_reg[55]_i_3/CI
    SLICE_X13Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.834 r  dut_implementacion/cifrar/rAux3_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.834    dut_implementacion/cifrar/rAux3_reg[55]_i_3_n_0
    SLICE_X13Y82                                                      r  dut_implementacion/cifrar/rAux3_reg[59]_i_3/CI
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.892 r  dut_implementacion/cifrar/rAux3_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.892    dut_implementacion/cifrar/rAux3_reg[59]_i_3_n_0
    SLICE_X13Y83                                                      r  dut_implementacion/cifrar/rAux3_reg[63]_i_3/CI
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.950 r  dut_implementacion/cifrar/rAux3_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.950    dut_implementacion/cifrar/rAux3_reg[63]_i_3_n_0
    SLICE_X13Y84                                                      r  dut_implementacion/cifrar/rAux3_reg[67]_i_3/CI
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.008 r  dut_implementacion/cifrar/rAux3_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.008    dut_implementacion/cifrar/rAux3_reg[67]_i_3_n_0
    SLICE_X13Y85                                                      r  dut_implementacion/cifrar/rAux3_reg[71]_i_3/CI
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.066 r  dut_implementacion/cifrar/rAux3_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.066    dut_implementacion/cifrar/rAux3_reg[71]_i_3_n_0
    SLICE_X13Y86                                                      r  dut_implementacion/cifrar/rAux3_reg[75]_i_3/CI
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.124 r  dut_implementacion/cifrar/rAux3_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.124    dut_implementacion/cifrar/rAux3_reg[75]_i_3_n_0
    SLICE_X13Y87                                                      r  dut_implementacion/cifrar/rAux3_reg[79]_i_3/CI
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.182 r  dut_implementacion/cifrar/rAux3_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.182    dut_implementacion/cifrar/rAux3_reg[79]_i_3_n_0
    SLICE_X13Y88                                                      r  dut_implementacion/cifrar/rAux3_reg[83]_i_3/CI
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.240 r  dut_implementacion/cifrar/rAux3_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.240    dut_implementacion/cifrar/rAux3_reg[83]_i_3_n_0
    SLICE_X13Y89                                                      r  dut_implementacion/cifrar/rAux3_reg[87]_i_3/CI
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.298 r  dut_implementacion/cifrar/rAux3_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.298    dut_implementacion/cifrar/rAux3_reg[87]_i_3_n_0
    SLICE_X13Y90                                                      r  dut_implementacion/cifrar/rAux3_reg[91]_i_3/CI
    SLICE_X13Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.356 r  dut_implementacion/cifrar/rAux3_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.356    dut_implementacion/cifrar/rAux3_reg[91]_i_3_n_0
    SLICE_X13Y91                                                      r  dut_implementacion/cifrar/rAux3_reg[95]_i_3/CI
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.414 r  dut_implementacion/cifrar/rAux3_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.414    dut_implementacion/cifrar/rAux3_reg[95]_i_3_n_0
    SLICE_X13Y92                                                      r  dut_implementacion/cifrar/rAux3_reg[99]_i_3/CI
    SLICE_X13Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.472 r  dut_implementacion/cifrar/rAux3_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.472    dut_implementacion/cifrar/rAux3_reg[99]_i_3_n_0
    SLICE_X13Y93                                                      r  dut_implementacion/cifrar/rAux3_reg[103]_i_3/CI
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.530 r  dut_implementacion/cifrar/rAux3_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.530    dut_implementacion/cifrar/rAux3_reg[103]_i_3_n_0
    SLICE_X13Y94                                                      r  dut_implementacion/cifrar/rAux3_reg[107]_i_3/CI
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.588 r  dut_implementacion/cifrar/rAux3_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.588    dut_implementacion/cifrar/rAux3_reg[107]_i_3_n_0
    SLICE_X13Y95                                                      r  dut_implementacion/cifrar/rAux3_reg[111]_i_3/CI
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.646 r  dut_implementacion/cifrar/rAux3_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.646    dut_implementacion/cifrar/rAux3_reg[111]_i_3_n_0
    SLICE_X13Y96                                                      r  dut_implementacion/cifrar/rAux3_reg[115]_i_3/CI
    SLICE_X13Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.704 r  dut_implementacion/cifrar/rAux3_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.704    dut_implementacion/cifrar/rAux3_reg[115]_i_3_n_0
    SLICE_X13Y97                                                      r  dut_implementacion/cifrar/rAux3_reg[119]_i_3/CI
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     7.843 r  dut_implementacion/cifrar/rAux3_reg[119]_i_3/O[0]
                         net (fo=1, routed)           0.481     8.324    dut_implementacion/cifrar/p_2_out[116]
    SLICE_X12Y100                                                     r  dut_implementacion/cifrar/rAux3[116]_i_1/I5
    SLICE_X12Y100        LUT6 (Prop_lut6_I5_O)        0.155     8.479 r  dut_implementacion/cifrar/rAux3[116]_i_1/O
                         net (fo=1, routed)           0.000     8.479    dut_implementacion/cifrar/rAux3_nxt[116]
    SLICE_X12Y100        FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[116]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.600     4.600 r  
    G17                                               0.000     4.600 r  clk (IN)
                         net (fo=0)                   0.000     4.600    clk
    G17                  IBUF                                         r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.747     5.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.026    clk_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     7.139 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        1.276     8.415    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X12Y100        FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[116]/C
                         clock pessimism              0.168     8.583    
                         clock uncertainty           -0.035     8.548    
    SLICE_X12Y100        FDRE (Setup_fdre_C_D)        0.072     8.620    dut_implementacion/cifrar/rAux3_reg[116]
  -------------------------------------------------------------------
                         required time                          8.620    
                         arrival time                          -8.479    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.173ns  (required time - arrival time)
  Source:                 dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Destination:            dut_implementacion/cifrar/rAux3_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.600ns  (clk rise@4.600ns - clk rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 2.297ns (53.225%)  route 2.019ns (46.775%))
  Logic Levels:           27  (CARRY4=24 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.816ns = ( 8.416 - 4.600 ) 
    Source Clock Delay      (SCD):    4.095ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                                                               r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.823     0.823 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.587    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        1.388     4.095    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X18Y71         FDRE                                         r  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.308     4.403 f  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/Q
                         net (fo=523, routed)         0.985     5.389    dut_implementacion/cifrar/state[2]
    SLICE_X18Y67                                                      f  dut_implementacion/cifrar/rAux3[19]_i_7/I1
    SLICE_X18Y67         LUT5 (Prop_lut5_I1_O)        0.053     5.442 r  dut_implementacion/cifrar/rAux3[19]_i_7/O
                         net (fo=2, routed)           0.496     5.938    dut_implementacion/cifrar/p_1_in[16]
    SLICE_X13Y72                                                      r  dut_implementacion/cifrar/rAux3[19]_i_11/I0
    SLICE_X13Y72         LUT6 (Prop_lut6_I0_O)        0.053     5.991 r  dut_implementacion/cifrar/rAux3[19]_i_11/O
                         net (fo=1, routed)           0.000     5.991    dut_implementacion/cifrar/rAux3[19]_i_11_n_0
    SLICE_X13Y72                                                      r  dut_implementacion/cifrar/rAux3_reg[19]_i_3/S[0]
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     6.304 r  dut_implementacion/cifrar/rAux3_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.304    dut_implementacion/cifrar/rAux3_reg[19]_i_3_n_0
    SLICE_X13Y73                                                      r  dut_implementacion/cifrar/rAux3_reg[23]_i_3/CI
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.362 r  dut_implementacion/cifrar/rAux3_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.362    dut_implementacion/cifrar/rAux3_reg[23]_i_3_n_0
    SLICE_X13Y74                                                      r  dut_implementacion/cifrar/rAux3_reg[27]_i_3/CI
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.420 r  dut_implementacion/cifrar/rAux3_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.008     6.428    dut_implementacion/cifrar/rAux3_reg[27]_i_3_n_0
    SLICE_X13Y75                                                      r  dut_implementacion/cifrar/rAux3_reg[31]_i_3/CI
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.486 r  dut_implementacion/cifrar/rAux3_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.486    dut_implementacion/cifrar/rAux3_reg[31]_i_3_n_0
    SLICE_X13Y76                                                      r  dut_implementacion/cifrar/rAux3_reg[35]_i_3/CI
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.544 r  dut_implementacion/cifrar/rAux3_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.544    dut_implementacion/cifrar/rAux3_reg[35]_i_3_n_0
    SLICE_X13Y77                                                      r  dut_implementacion/cifrar/rAux3_reg[39]_i_3/CI
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.602 r  dut_implementacion/cifrar/rAux3_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.602    dut_implementacion/cifrar/rAux3_reg[39]_i_3_n_0
    SLICE_X13Y78                                                      r  dut_implementacion/cifrar/rAux3_reg[43]_i_3/CI
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.660 r  dut_implementacion/cifrar/rAux3_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.660    dut_implementacion/cifrar/rAux3_reg[43]_i_3_n_0
    SLICE_X13Y79                                                      r  dut_implementacion/cifrar/rAux3_reg[47]_i_3/CI
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.718 r  dut_implementacion/cifrar/rAux3_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.718    dut_implementacion/cifrar/rAux3_reg[47]_i_3_n_0
    SLICE_X13Y80                                                      r  dut_implementacion/cifrar/rAux3_reg[51]_i_3/CI
    SLICE_X13Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.776 r  dut_implementacion/cifrar/rAux3_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.776    dut_implementacion/cifrar/rAux3_reg[51]_i_3_n_0
    SLICE_X13Y81                                                      r  dut_implementacion/cifrar/rAux3_reg[55]_i_3/CI
    SLICE_X13Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.834 r  dut_implementacion/cifrar/rAux3_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.834    dut_implementacion/cifrar/rAux3_reg[55]_i_3_n_0
    SLICE_X13Y82                                                      r  dut_implementacion/cifrar/rAux3_reg[59]_i_3/CI
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.892 r  dut_implementacion/cifrar/rAux3_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.892    dut_implementacion/cifrar/rAux3_reg[59]_i_3_n_0
    SLICE_X13Y83                                                      r  dut_implementacion/cifrar/rAux3_reg[63]_i_3/CI
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.950 r  dut_implementacion/cifrar/rAux3_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.950    dut_implementacion/cifrar/rAux3_reg[63]_i_3_n_0
    SLICE_X13Y84                                                      r  dut_implementacion/cifrar/rAux3_reg[67]_i_3/CI
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.008 r  dut_implementacion/cifrar/rAux3_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.008    dut_implementacion/cifrar/rAux3_reg[67]_i_3_n_0
    SLICE_X13Y85                                                      r  dut_implementacion/cifrar/rAux3_reg[71]_i_3/CI
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.066 r  dut_implementacion/cifrar/rAux3_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.066    dut_implementacion/cifrar/rAux3_reg[71]_i_3_n_0
    SLICE_X13Y86                                                      r  dut_implementacion/cifrar/rAux3_reg[75]_i_3/CI
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.124 r  dut_implementacion/cifrar/rAux3_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.124    dut_implementacion/cifrar/rAux3_reg[75]_i_3_n_0
    SLICE_X13Y87                                                      r  dut_implementacion/cifrar/rAux3_reg[79]_i_3/CI
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.182 r  dut_implementacion/cifrar/rAux3_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.182    dut_implementacion/cifrar/rAux3_reg[79]_i_3_n_0
    SLICE_X13Y88                                                      r  dut_implementacion/cifrar/rAux3_reg[83]_i_3/CI
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.240 r  dut_implementacion/cifrar/rAux3_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.240    dut_implementacion/cifrar/rAux3_reg[83]_i_3_n_0
    SLICE_X13Y89                                                      r  dut_implementacion/cifrar/rAux3_reg[87]_i_3/CI
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.298 r  dut_implementacion/cifrar/rAux3_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.298    dut_implementacion/cifrar/rAux3_reg[87]_i_3_n_0
    SLICE_X13Y90                                                      r  dut_implementacion/cifrar/rAux3_reg[91]_i_3/CI
    SLICE_X13Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.356 r  dut_implementacion/cifrar/rAux3_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.356    dut_implementacion/cifrar/rAux3_reg[91]_i_3_n_0
    SLICE_X13Y91                                                      r  dut_implementacion/cifrar/rAux3_reg[95]_i_3/CI
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.414 r  dut_implementacion/cifrar/rAux3_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.414    dut_implementacion/cifrar/rAux3_reg[95]_i_3_n_0
    SLICE_X13Y92                                                      r  dut_implementacion/cifrar/rAux3_reg[99]_i_3/CI
    SLICE_X13Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.472 r  dut_implementacion/cifrar/rAux3_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.472    dut_implementacion/cifrar/rAux3_reg[99]_i_3_n_0
    SLICE_X13Y93                                                      r  dut_implementacion/cifrar/rAux3_reg[103]_i_3/CI
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.530 r  dut_implementacion/cifrar/rAux3_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.530    dut_implementacion/cifrar/rAux3_reg[103]_i_3_n_0
    SLICE_X13Y94                                                      r  dut_implementacion/cifrar/rAux3_reg[107]_i_3/CI
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.588 r  dut_implementacion/cifrar/rAux3_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.588    dut_implementacion/cifrar/rAux3_reg[107]_i_3_n_0
    SLICE_X13Y95                                                      r  dut_implementacion/cifrar/rAux3_reg[111]_i_3/CI
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     7.727 r  dut_implementacion/cifrar/rAux3_reg[111]_i_3/O[0]
                         net (fo=1, routed)           0.529     8.256    dut_implementacion/cifrar/p_2_out[108]
    SLICE_X11Y100                                                     r  dut_implementacion/cifrar/rAux3[108]_i_1/I5
    SLICE_X11Y100        LUT6 (Prop_lut6_I5_O)        0.155     8.411 r  dut_implementacion/cifrar/rAux3[108]_i_1/O
                         net (fo=1, routed)           0.000     8.411    dut_implementacion/cifrar/rAux3_nxt[108]
    SLICE_X11Y100        FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.600     4.600 r  
    G17                                               0.000     4.600 r  clk (IN)
                         net (fo=0)                   0.000     4.600    clk
    G17                  IBUF                                         r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.747     5.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.026    clk_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     7.139 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        1.277     8.416    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X11Y100        FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[108]/C
                         clock pessimism              0.168     8.584    
                         clock uncertainty           -0.035     8.549    
    SLICE_X11Y100        FDRE (Setup_fdre_C_D)        0.035     8.584    dut_implementacion/cifrar/rAux3_reg[108]
  -------------------------------------------------------------------
                         required time                          8.584    
                         arrival time                          -8.411    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Destination:            dut_implementacion/cifrar/rAux2_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.600ns  (clk rise@4.600ns - clk rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 1.350ns (30.412%)  route 3.089ns (69.588%))
  Logic Levels:           11  (CARRY4=10 LUT5=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.831ns = ( 8.431 - 4.600 ) 
    Source Clock Delay      (SCD):    4.095ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                                                               r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.823     0.823 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.587    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        1.388     4.095    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X18Y71         FDRE                                         r  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.308     4.403 r  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/Q
                         net (fo=523, routed)         3.089     7.492    dut_implementacion/cifrar/state[2]
    SLICE_X10Y89                                                      r  dut_implementacion/cifrar/rAux2[91]_i_5/I1
    SLICE_X10Y89         LUT5 (Prop_lut5_I1_O)        0.053     7.545 r  dut_implementacion/cifrar/rAux2[91]_i_5/O
                         net (fo=1, routed)           0.000     7.545    dut_implementacion/cifrar/rAux2[91]_i_5_n_0
    SLICE_X10Y89                                                      r  dut_implementacion/cifrar/rAux2_reg[91]_i_1/S[0]
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     7.842 r  dut_implementacion/cifrar/rAux2_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.842    dut_implementacion/cifrar/rAux2_reg[91]_i_1_n_0
    SLICE_X10Y90                                                      r  dut_implementacion/cifrar/rAux2_reg[95]_i_1/CI
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.902 r  dut_implementacion/cifrar/rAux2_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.902    dut_implementacion/cifrar/rAux2_reg[95]_i_1_n_0
    SLICE_X10Y91                                                      r  dut_implementacion/cifrar/rAux2_reg[99]_i_1/CI
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.962 r  dut_implementacion/cifrar/rAux2_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.962    dut_implementacion/cifrar/rAux2_reg[99]_i_1_n_0
    SLICE_X10Y92                                                      r  dut_implementacion/cifrar/rAux2_reg[103]_i_1/CI
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.022 r  dut_implementacion/cifrar/rAux2_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.022    dut_implementacion/cifrar/rAux2_reg[103]_i_1_n_0
    SLICE_X10Y93                                                      r  dut_implementacion/cifrar/rAux2_reg[107]_i_1/CI
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.082 r  dut_implementacion/cifrar/rAux2_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.082    dut_implementacion/cifrar/rAux2_reg[107]_i_1_n_0
    SLICE_X10Y94                                                      r  dut_implementacion/cifrar/rAux2_reg[111]_i_1/CI
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.142 r  dut_implementacion/cifrar/rAux2_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.142    dut_implementacion/cifrar/rAux2_reg[111]_i_1_n_0
    SLICE_X10Y95                                                      r  dut_implementacion/cifrar/rAux2_reg[115]_i_1/CI
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.202 r  dut_implementacion/cifrar/rAux2_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.202    dut_implementacion/cifrar/rAux2_reg[115]_i_1_n_0
    SLICE_X10Y96                                                      r  dut_implementacion/cifrar/rAux2_reg[119]_i_1/CI
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.262 r  dut_implementacion/cifrar/rAux2_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.262    dut_implementacion/cifrar/rAux2_reg[119]_i_1_n_0
    SLICE_X10Y97                                                      r  dut_implementacion/cifrar/rAux2_reg[123]_i_1/CI
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.322 r  dut_implementacion/cifrar/rAux2_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.322    dut_implementacion/cifrar/rAux2_reg[123]_i_1_n_0
    SLICE_X10Y98                                                      r  dut_implementacion/cifrar/rAux2_reg[127]_i_2/CI
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     8.534 r  dut_implementacion/cifrar/rAux2_reg[127]_i_2/O[1]
                         net (fo=1, routed)           0.000     8.534    dut_implementacion/cifrar/rAux2_nxt1_in[125]
    SLICE_X10Y98         FDRE                                         r  dut_implementacion/cifrar/rAux2_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.600     4.600 r  
    G17                                               0.000     4.600 r  clk (IN)
                         net (fo=0)                   0.000     4.600    clk
    G17                  IBUF                                         r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.747     5.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.026    clk_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     7.139 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        1.292     8.431    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X10Y98         FDRE                                         r  dut_implementacion/cifrar/rAux2_reg[125]/C
                         clock pessimism              0.250     8.681    
                         clock uncertainty           -0.035     8.646    
    SLICE_X10Y98         FDRE (Setup_fdre_C_D)        0.084     8.730    dut_implementacion/cifrar/rAux2_reg[125]
  -------------------------------------------------------------------
                         required time                          8.730    
                         arrival time                          -8.534    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Destination:            dut_implementacion/cifrar/rAux3_reg[118]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.600ns  (clk rise@4.600ns - clk rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 2.407ns (55.676%)  route 1.916ns (44.324%))
  Logic Levels:           29  (CARRY4=26 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.815ns = ( 8.415 - 4.600 ) 
    Source Clock Delay      (SCD):    4.095ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                                                               r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.823     0.823 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.587    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        1.388     4.095    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X18Y71         FDRE                                         r  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.308     4.403 f  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/Q
                         net (fo=523, routed)         0.985     5.389    dut_implementacion/cifrar/state[2]
    SLICE_X18Y67                                                      f  dut_implementacion/cifrar/rAux3[19]_i_7/I1
    SLICE_X18Y67         LUT5 (Prop_lut5_I1_O)        0.053     5.442 r  dut_implementacion/cifrar/rAux3[19]_i_7/O
                         net (fo=2, routed)           0.496     5.938    dut_implementacion/cifrar/p_1_in[16]
    SLICE_X13Y72                                                      r  dut_implementacion/cifrar/rAux3[19]_i_11/I0
    SLICE_X13Y72         LUT6 (Prop_lut6_I0_O)        0.053     5.991 r  dut_implementacion/cifrar/rAux3[19]_i_11/O
                         net (fo=1, routed)           0.000     5.991    dut_implementacion/cifrar/rAux3[19]_i_11_n_0
    SLICE_X13Y72                                                      r  dut_implementacion/cifrar/rAux3_reg[19]_i_3/S[0]
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     6.304 r  dut_implementacion/cifrar/rAux3_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.304    dut_implementacion/cifrar/rAux3_reg[19]_i_3_n_0
    SLICE_X13Y73                                                      r  dut_implementacion/cifrar/rAux3_reg[23]_i_3/CI
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.362 r  dut_implementacion/cifrar/rAux3_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.362    dut_implementacion/cifrar/rAux3_reg[23]_i_3_n_0
    SLICE_X13Y74                                                      r  dut_implementacion/cifrar/rAux3_reg[27]_i_3/CI
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.420 r  dut_implementacion/cifrar/rAux3_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.008     6.428    dut_implementacion/cifrar/rAux3_reg[27]_i_3_n_0
    SLICE_X13Y75                                                      r  dut_implementacion/cifrar/rAux3_reg[31]_i_3/CI
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.486 r  dut_implementacion/cifrar/rAux3_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.486    dut_implementacion/cifrar/rAux3_reg[31]_i_3_n_0
    SLICE_X13Y76                                                      r  dut_implementacion/cifrar/rAux3_reg[35]_i_3/CI
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.544 r  dut_implementacion/cifrar/rAux3_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.544    dut_implementacion/cifrar/rAux3_reg[35]_i_3_n_0
    SLICE_X13Y77                                                      r  dut_implementacion/cifrar/rAux3_reg[39]_i_3/CI
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.602 r  dut_implementacion/cifrar/rAux3_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.602    dut_implementacion/cifrar/rAux3_reg[39]_i_3_n_0
    SLICE_X13Y78                                                      r  dut_implementacion/cifrar/rAux3_reg[43]_i_3/CI
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.660 r  dut_implementacion/cifrar/rAux3_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.660    dut_implementacion/cifrar/rAux3_reg[43]_i_3_n_0
    SLICE_X13Y79                                                      r  dut_implementacion/cifrar/rAux3_reg[47]_i_3/CI
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.718 r  dut_implementacion/cifrar/rAux3_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.718    dut_implementacion/cifrar/rAux3_reg[47]_i_3_n_0
    SLICE_X13Y80                                                      r  dut_implementacion/cifrar/rAux3_reg[51]_i_3/CI
    SLICE_X13Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.776 r  dut_implementacion/cifrar/rAux3_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.776    dut_implementacion/cifrar/rAux3_reg[51]_i_3_n_0
    SLICE_X13Y81                                                      r  dut_implementacion/cifrar/rAux3_reg[55]_i_3/CI
    SLICE_X13Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.834 r  dut_implementacion/cifrar/rAux3_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.834    dut_implementacion/cifrar/rAux3_reg[55]_i_3_n_0
    SLICE_X13Y82                                                      r  dut_implementacion/cifrar/rAux3_reg[59]_i_3/CI
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.892 r  dut_implementacion/cifrar/rAux3_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.892    dut_implementacion/cifrar/rAux3_reg[59]_i_3_n_0
    SLICE_X13Y83                                                      r  dut_implementacion/cifrar/rAux3_reg[63]_i_3/CI
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.950 r  dut_implementacion/cifrar/rAux3_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.950    dut_implementacion/cifrar/rAux3_reg[63]_i_3_n_0
    SLICE_X13Y84                                                      r  dut_implementacion/cifrar/rAux3_reg[67]_i_3/CI
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.008 r  dut_implementacion/cifrar/rAux3_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.008    dut_implementacion/cifrar/rAux3_reg[67]_i_3_n_0
    SLICE_X13Y85                                                      r  dut_implementacion/cifrar/rAux3_reg[71]_i_3/CI
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.066 r  dut_implementacion/cifrar/rAux3_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.066    dut_implementacion/cifrar/rAux3_reg[71]_i_3_n_0
    SLICE_X13Y86                                                      r  dut_implementacion/cifrar/rAux3_reg[75]_i_3/CI
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.124 r  dut_implementacion/cifrar/rAux3_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.124    dut_implementacion/cifrar/rAux3_reg[75]_i_3_n_0
    SLICE_X13Y87                                                      r  dut_implementacion/cifrar/rAux3_reg[79]_i_3/CI
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.182 r  dut_implementacion/cifrar/rAux3_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.182    dut_implementacion/cifrar/rAux3_reg[79]_i_3_n_0
    SLICE_X13Y88                                                      r  dut_implementacion/cifrar/rAux3_reg[83]_i_3/CI
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.240 r  dut_implementacion/cifrar/rAux3_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.240    dut_implementacion/cifrar/rAux3_reg[83]_i_3_n_0
    SLICE_X13Y89                                                      r  dut_implementacion/cifrar/rAux3_reg[87]_i_3/CI
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.298 r  dut_implementacion/cifrar/rAux3_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.298    dut_implementacion/cifrar/rAux3_reg[87]_i_3_n_0
    SLICE_X13Y90                                                      r  dut_implementacion/cifrar/rAux3_reg[91]_i_3/CI
    SLICE_X13Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.356 r  dut_implementacion/cifrar/rAux3_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.356    dut_implementacion/cifrar/rAux3_reg[91]_i_3_n_0
    SLICE_X13Y91                                                      r  dut_implementacion/cifrar/rAux3_reg[95]_i_3/CI
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.414 r  dut_implementacion/cifrar/rAux3_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.414    dut_implementacion/cifrar/rAux3_reg[95]_i_3_n_0
    SLICE_X13Y92                                                      r  dut_implementacion/cifrar/rAux3_reg[99]_i_3/CI
    SLICE_X13Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.472 r  dut_implementacion/cifrar/rAux3_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.472    dut_implementacion/cifrar/rAux3_reg[99]_i_3_n_0
    SLICE_X13Y93                                                      r  dut_implementacion/cifrar/rAux3_reg[103]_i_3/CI
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.530 r  dut_implementacion/cifrar/rAux3_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.530    dut_implementacion/cifrar/rAux3_reg[103]_i_3_n_0
    SLICE_X13Y94                                                      r  dut_implementacion/cifrar/rAux3_reg[107]_i_3/CI
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.588 r  dut_implementacion/cifrar/rAux3_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.588    dut_implementacion/cifrar/rAux3_reg[107]_i_3_n_0
    SLICE_X13Y95                                                      r  dut_implementacion/cifrar/rAux3_reg[111]_i_3/CI
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.646 r  dut_implementacion/cifrar/rAux3_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.646    dut_implementacion/cifrar/rAux3_reg[111]_i_3_n_0
    SLICE_X13Y96                                                      r  dut_implementacion/cifrar/rAux3_reg[115]_i_3/CI
    SLICE_X13Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.704 r  dut_implementacion/cifrar/rAux3_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.704    dut_implementacion/cifrar/rAux3_reg[115]_i_3_n_0
    SLICE_X13Y97                                                      r  dut_implementacion/cifrar/rAux3_reg[119]_i_3/CI
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     7.840 r  dut_implementacion/cifrar/rAux3_reg[119]_i_3/O[2]
                         net (fo=1, routed)           0.427     8.266    dut_implementacion/cifrar/p_2_out[118]
    SLICE_X12Y100                                                     r  dut_implementacion/cifrar/rAux3[118]_i_1/I5
    SLICE_X12Y100        LUT6 (Prop_lut6_I5_O)        0.152     8.418 r  dut_implementacion/cifrar/rAux3[118]_i_1/O
                         net (fo=1, routed)           0.000     8.418    dut_implementacion/cifrar/rAux3_nxt[118]
    SLICE_X12Y100        FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.600     4.600 r  
    G17                                               0.000     4.600 r  clk (IN)
                         net (fo=0)                   0.000     4.600    clk
    G17                  IBUF                                         r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.747     5.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.026    clk_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     7.139 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        1.276     8.415    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X12Y100        FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[118]/C
                         clock pessimism              0.168     8.583    
                         clock uncertainty           -0.035     8.548    
    SLICE_X12Y100        FDRE (Setup_fdre_C_D)        0.071     8.619    dut_implementacion/cifrar/rAux3_reg[118]
  -------------------------------------------------------------------
                         required time                          8.619    
                         arrival time                          -8.418    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Destination:            dut_implementacion/cifrar/rAux3_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.600ns  (clk rise@4.600ns - clk rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 0.361ns (8.445%)  route 3.914ns (91.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.815ns = ( 8.415 - 4.600 ) 
    Source Clock Delay      (SCD):    4.095ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                                                               r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.823     0.823 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.587    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        1.388     4.095    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X18Y71         FDRE                                         r  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.308     4.403 f  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/Q
                         net (fo=523, routed)         3.914     8.317    dut_implementacion/cifrar/state[2]
    SLICE_X13Y101                                                     f  dut_implementacion/cifrar/rAux3[124]_i_1/I2
    SLICE_X13Y101        LUT6 (Prop_lut6_I2_O)        0.053     8.370 r  dut_implementacion/cifrar/rAux3[124]_i_1/O
                         net (fo=1, routed)           0.000     8.370    dut_implementacion/cifrar/rAux3_nxt[124]
    SLICE_X13Y101        FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.600     4.600 r  
    G17                                               0.000     4.600 r  clk (IN)
                         net (fo=0)                   0.000     4.600    clk
    G17                  IBUF                                         r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.747     5.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.026    clk_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     7.139 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        1.276     8.415    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X13Y101        FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[124]/C
                         clock pessimism              0.168     8.583    
                         clock uncertainty           -0.035     8.548    
    SLICE_X13Y101        FDRE (Setup_fdre_C_D)        0.034     8.582    dut_implementacion/cifrar/rAux3_reg[124]
  -------------------------------------------------------------------
                         required time                          8.582    
                         arrival time                          -8.370    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Destination:            dut_implementacion/cifrar/rAux2_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.600ns  (clk rise@4.600ns - clk rise@0.000ns)
  Data Path Delay:        4.408ns  (logic 1.319ns (29.923%)  route 3.089ns (70.077%))
  Logic Levels:           11  (CARRY4=10 LUT5=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.831ns = ( 8.431 - 4.600 ) 
    Source Clock Delay      (SCD):    4.095ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                                                               r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.823     0.823 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.587    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        1.388     4.095    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X18Y71         FDRE                                         r  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.308     4.403 r  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/Q
                         net (fo=523, routed)         3.089     7.492    dut_implementacion/cifrar/state[2]
    SLICE_X10Y89                                                      r  dut_implementacion/cifrar/rAux2[91]_i_5/I1
    SLICE_X10Y89         LUT5 (Prop_lut5_I1_O)        0.053     7.545 r  dut_implementacion/cifrar/rAux2[91]_i_5/O
                         net (fo=1, routed)           0.000     7.545    dut_implementacion/cifrar/rAux2[91]_i_5_n_0
    SLICE_X10Y89                                                      r  dut_implementacion/cifrar/rAux2_reg[91]_i_1/S[0]
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     7.842 r  dut_implementacion/cifrar/rAux2_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.842    dut_implementacion/cifrar/rAux2_reg[91]_i_1_n_0
    SLICE_X10Y90                                                      r  dut_implementacion/cifrar/rAux2_reg[95]_i_1/CI
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.902 r  dut_implementacion/cifrar/rAux2_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.902    dut_implementacion/cifrar/rAux2_reg[95]_i_1_n_0
    SLICE_X10Y91                                                      r  dut_implementacion/cifrar/rAux2_reg[99]_i_1/CI
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.962 r  dut_implementacion/cifrar/rAux2_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.962    dut_implementacion/cifrar/rAux2_reg[99]_i_1_n_0
    SLICE_X10Y92                                                      r  dut_implementacion/cifrar/rAux2_reg[103]_i_1/CI
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.022 r  dut_implementacion/cifrar/rAux2_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.022    dut_implementacion/cifrar/rAux2_reg[103]_i_1_n_0
    SLICE_X10Y93                                                      r  dut_implementacion/cifrar/rAux2_reg[107]_i_1/CI
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.082 r  dut_implementacion/cifrar/rAux2_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.082    dut_implementacion/cifrar/rAux2_reg[107]_i_1_n_0
    SLICE_X10Y94                                                      r  dut_implementacion/cifrar/rAux2_reg[111]_i_1/CI
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.142 r  dut_implementacion/cifrar/rAux2_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.142    dut_implementacion/cifrar/rAux2_reg[111]_i_1_n_0
    SLICE_X10Y95                                                      r  dut_implementacion/cifrar/rAux2_reg[115]_i_1/CI
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.202 r  dut_implementacion/cifrar/rAux2_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.202    dut_implementacion/cifrar/rAux2_reg[115]_i_1_n_0
    SLICE_X10Y96                                                      r  dut_implementacion/cifrar/rAux2_reg[119]_i_1/CI
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.262 r  dut_implementacion/cifrar/rAux2_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.262    dut_implementacion/cifrar/rAux2_reg[119]_i_1_n_0
    SLICE_X10Y97                                                      r  dut_implementacion/cifrar/rAux2_reg[123]_i_1/CI
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.322 r  dut_implementacion/cifrar/rAux2_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.322    dut_implementacion/cifrar/rAux2_reg[123]_i_1_n_0
    SLICE_X10Y98                                                      r  dut_implementacion/cifrar/rAux2_reg[127]_i_2/CI
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181     8.503 r  dut_implementacion/cifrar/rAux2_reg[127]_i_2/O[3]
                         net (fo=1, routed)           0.000     8.503    dut_implementacion/cifrar/rAux2_nxt1_in[127]
    SLICE_X10Y98         FDRE                                         r  dut_implementacion/cifrar/rAux2_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.600     4.600 r  
    G17                                               0.000     4.600 r  clk (IN)
                         net (fo=0)                   0.000     4.600    clk
    G17                  IBUF                                         r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.747     5.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.026    clk_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     7.139 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        1.292     8.431    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X10Y98         FDRE                                         r  dut_implementacion/cifrar/rAux2_reg[127]/C
                         clock pessimism              0.250     8.681    
                         clock uncertainty           -0.035     8.646    
    SLICE_X10Y98         FDRE (Setup_fdre_C_D)        0.084     8.730    dut_implementacion/cifrar/rAux2_reg[127]
  -------------------------------------------------------------------
                         required time                          8.730    
                         arrival time                          -8.503    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Destination:            dut_implementacion/cifrar/rAux3_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.600ns  (clk rise@4.600ns - clk rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 2.382ns (55.783%)  route 1.888ns (44.217%))
  Logic Levels:           28  (CARRY4=25 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.815ns = ( 8.415 - 4.600 ) 
    Source Clock Delay      (SCD):    4.095ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                                                               r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.823     0.823 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.587    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        1.388     4.095    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X18Y71         FDRE                                         r  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.308     4.403 f  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/Q
                         net (fo=523, routed)         0.985     5.389    dut_implementacion/cifrar/state[2]
    SLICE_X18Y67                                                      f  dut_implementacion/cifrar/rAux3[19]_i_7/I1
    SLICE_X18Y67         LUT5 (Prop_lut5_I1_O)        0.053     5.442 r  dut_implementacion/cifrar/rAux3[19]_i_7/O
                         net (fo=2, routed)           0.496     5.938    dut_implementacion/cifrar/p_1_in[16]
    SLICE_X13Y72                                                      r  dut_implementacion/cifrar/rAux3[19]_i_11/I0
    SLICE_X13Y72         LUT6 (Prop_lut6_I0_O)        0.053     5.991 r  dut_implementacion/cifrar/rAux3[19]_i_11/O
                         net (fo=1, routed)           0.000     5.991    dut_implementacion/cifrar/rAux3[19]_i_11_n_0
    SLICE_X13Y72                                                      r  dut_implementacion/cifrar/rAux3_reg[19]_i_3/S[0]
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     6.304 r  dut_implementacion/cifrar/rAux3_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.304    dut_implementacion/cifrar/rAux3_reg[19]_i_3_n_0
    SLICE_X13Y73                                                      r  dut_implementacion/cifrar/rAux3_reg[23]_i_3/CI
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.362 r  dut_implementacion/cifrar/rAux3_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.362    dut_implementacion/cifrar/rAux3_reg[23]_i_3_n_0
    SLICE_X13Y74                                                      r  dut_implementacion/cifrar/rAux3_reg[27]_i_3/CI
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.420 r  dut_implementacion/cifrar/rAux3_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.008     6.428    dut_implementacion/cifrar/rAux3_reg[27]_i_3_n_0
    SLICE_X13Y75                                                      r  dut_implementacion/cifrar/rAux3_reg[31]_i_3/CI
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.486 r  dut_implementacion/cifrar/rAux3_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.486    dut_implementacion/cifrar/rAux3_reg[31]_i_3_n_0
    SLICE_X13Y76                                                      r  dut_implementacion/cifrar/rAux3_reg[35]_i_3/CI
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.544 r  dut_implementacion/cifrar/rAux3_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.544    dut_implementacion/cifrar/rAux3_reg[35]_i_3_n_0
    SLICE_X13Y77                                                      r  dut_implementacion/cifrar/rAux3_reg[39]_i_3/CI
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.602 r  dut_implementacion/cifrar/rAux3_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.602    dut_implementacion/cifrar/rAux3_reg[39]_i_3_n_0
    SLICE_X13Y78                                                      r  dut_implementacion/cifrar/rAux3_reg[43]_i_3/CI
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.660 r  dut_implementacion/cifrar/rAux3_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.660    dut_implementacion/cifrar/rAux3_reg[43]_i_3_n_0
    SLICE_X13Y79                                                      r  dut_implementacion/cifrar/rAux3_reg[47]_i_3/CI
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.718 r  dut_implementacion/cifrar/rAux3_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.718    dut_implementacion/cifrar/rAux3_reg[47]_i_3_n_0
    SLICE_X13Y80                                                      r  dut_implementacion/cifrar/rAux3_reg[51]_i_3/CI
    SLICE_X13Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.776 r  dut_implementacion/cifrar/rAux3_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.776    dut_implementacion/cifrar/rAux3_reg[51]_i_3_n_0
    SLICE_X13Y81                                                      r  dut_implementacion/cifrar/rAux3_reg[55]_i_3/CI
    SLICE_X13Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.834 r  dut_implementacion/cifrar/rAux3_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.834    dut_implementacion/cifrar/rAux3_reg[55]_i_3_n_0
    SLICE_X13Y82                                                      r  dut_implementacion/cifrar/rAux3_reg[59]_i_3/CI
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.892 r  dut_implementacion/cifrar/rAux3_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.892    dut_implementacion/cifrar/rAux3_reg[59]_i_3_n_0
    SLICE_X13Y83                                                      r  dut_implementacion/cifrar/rAux3_reg[63]_i_3/CI
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.950 r  dut_implementacion/cifrar/rAux3_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.950    dut_implementacion/cifrar/rAux3_reg[63]_i_3_n_0
    SLICE_X13Y84                                                      r  dut_implementacion/cifrar/rAux3_reg[67]_i_3/CI
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.008 r  dut_implementacion/cifrar/rAux3_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.008    dut_implementacion/cifrar/rAux3_reg[67]_i_3_n_0
    SLICE_X13Y85                                                      r  dut_implementacion/cifrar/rAux3_reg[71]_i_3/CI
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.066 r  dut_implementacion/cifrar/rAux3_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.066    dut_implementacion/cifrar/rAux3_reg[71]_i_3_n_0
    SLICE_X13Y86                                                      r  dut_implementacion/cifrar/rAux3_reg[75]_i_3/CI
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.124 r  dut_implementacion/cifrar/rAux3_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.124    dut_implementacion/cifrar/rAux3_reg[75]_i_3_n_0
    SLICE_X13Y87                                                      r  dut_implementacion/cifrar/rAux3_reg[79]_i_3/CI
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.182 r  dut_implementacion/cifrar/rAux3_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.182    dut_implementacion/cifrar/rAux3_reg[79]_i_3_n_0
    SLICE_X13Y88                                                      r  dut_implementacion/cifrar/rAux3_reg[83]_i_3/CI
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.240 r  dut_implementacion/cifrar/rAux3_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.240    dut_implementacion/cifrar/rAux3_reg[83]_i_3_n_0
    SLICE_X13Y89                                                      r  dut_implementacion/cifrar/rAux3_reg[87]_i_3/CI
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.298 r  dut_implementacion/cifrar/rAux3_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.298    dut_implementacion/cifrar/rAux3_reg[87]_i_3_n_0
    SLICE_X13Y90                                                      r  dut_implementacion/cifrar/rAux3_reg[91]_i_3/CI
    SLICE_X13Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.356 r  dut_implementacion/cifrar/rAux3_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.356    dut_implementacion/cifrar/rAux3_reg[91]_i_3_n_0
    SLICE_X13Y91                                                      r  dut_implementacion/cifrar/rAux3_reg[95]_i_3/CI
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.414 r  dut_implementacion/cifrar/rAux3_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.414    dut_implementacion/cifrar/rAux3_reg[95]_i_3_n_0
    SLICE_X13Y92                                                      r  dut_implementacion/cifrar/rAux3_reg[99]_i_3/CI
    SLICE_X13Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.472 r  dut_implementacion/cifrar/rAux3_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.472    dut_implementacion/cifrar/rAux3_reg[99]_i_3_n_0
    SLICE_X13Y93                                                      r  dut_implementacion/cifrar/rAux3_reg[103]_i_3/CI
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.530 r  dut_implementacion/cifrar/rAux3_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.530    dut_implementacion/cifrar/rAux3_reg[103]_i_3_n_0
    SLICE_X13Y94                                                      r  dut_implementacion/cifrar/rAux3_reg[107]_i_3/CI
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.588 r  dut_implementacion/cifrar/rAux3_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.588    dut_implementacion/cifrar/rAux3_reg[107]_i_3_n_0
    SLICE_X13Y95                                                      r  dut_implementacion/cifrar/rAux3_reg[111]_i_3/CI
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.646 r  dut_implementacion/cifrar/rAux3_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.646    dut_implementacion/cifrar/rAux3_reg[111]_i_3_n_0
    SLICE_X13Y96                                                      r  dut_implementacion/cifrar/rAux3_reg[115]_i_3/CI
    SLICE_X13Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     7.825 r  dut_implementacion/cifrar/rAux3_reg[115]_i_3/O[3]
                         net (fo=1, routed)           0.399     8.223    dut_implementacion/cifrar/p_2_out[115]
    SLICE_X12Y101                                                     r  dut_implementacion/cifrar/rAux3[115]_i_1/I5
    SLICE_X12Y101        LUT6 (Prop_lut6_I5_O)        0.142     8.365 r  dut_implementacion/cifrar/rAux3[115]_i_1/O
                         net (fo=1, routed)           0.000     8.365    dut_implementacion/cifrar/rAux3_nxt[115]
    SLICE_X12Y101        FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.600     4.600 r  
    G17                                               0.000     4.600 r  clk (IN)
                         net (fo=0)                   0.000     4.600    clk
    G17                  IBUF                                         r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.747     5.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.026    clk_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     7.139 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        1.276     8.415    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X12Y101        FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[115]/C
                         clock pessimism              0.168     8.583    
                         clock uncertainty           -0.035     8.548    
    SLICE_X12Y101        FDRE (Setup_fdre_C_D)        0.072     8.620    dut_implementacion/cifrar/rAux3_reg[115]
  -------------------------------------------------------------------
                         required time                          8.620    
                         arrival time                          -8.365    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Destination:            dut_implementacion/cifrar/rAux2_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.600ns  (clk rise@4.600ns - clk rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 1.290ns (29.459%)  route 3.089ns (70.541%))
  Logic Levels:           10  (CARRY4=9 LUT5=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.831ns = ( 8.431 - 4.600 ) 
    Source Clock Delay      (SCD):    4.095ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                                                               r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.823     0.823 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.587    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        1.388     4.095    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X18Y71         FDRE                                         r  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.308     4.403 r  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/Q
                         net (fo=523, routed)         3.089     7.492    dut_implementacion/cifrar/state[2]
    SLICE_X10Y89                                                      r  dut_implementacion/cifrar/rAux2[91]_i_5/I1
    SLICE_X10Y89         LUT5 (Prop_lut5_I1_O)        0.053     7.545 r  dut_implementacion/cifrar/rAux2[91]_i_5/O
                         net (fo=1, routed)           0.000     7.545    dut_implementacion/cifrar/rAux2[91]_i_5_n_0
    SLICE_X10Y89                                                      r  dut_implementacion/cifrar/rAux2_reg[91]_i_1/S[0]
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     7.842 r  dut_implementacion/cifrar/rAux2_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.842    dut_implementacion/cifrar/rAux2_reg[91]_i_1_n_0
    SLICE_X10Y90                                                      r  dut_implementacion/cifrar/rAux2_reg[95]_i_1/CI
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.902 r  dut_implementacion/cifrar/rAux2_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.902    dut_implementacion/cifrar/rAux2_reg[95]_i_1_n_0
    SLICE_X10Y91                                                      r  dut_implementacion/cifrar/rAux2_reg[99]_i_1/CI
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.962 r  dut_implementacion/cifrar/rAux2_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.962    dut_implementacion/cifrar/rAux2_reg[99]_i_1_n_0
    SLICE_X10Y92                                                      r  dut_implementacion/cifrar/rAux2_reg[103]_i_1/CI
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.022 r  dut_implementacion/cifrar/rAux2_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.022    dut_implementacion/cifrar/rAux2_reg[103]_i_1_n_0
    SLICE_X10Y93                                                      r  dut_implementacion/cifrar/rAux2_reg[107]_i_1/CI
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.082 r  dut_implementacion/cifrar/rAux2_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.082    dut_implementacion/cifrar/rAux2_reg[107]_i_1_n_0
    SLICE_X10Y94                                                      r  dut_implementacion/cifrar/rAux2_reg[111]_i_1/CI
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.142 r  dut_implementacion/cifrar/rAux2_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.142    dut_implementacion/cifrar/rAux2_reg[111]_i_1_n_0
    SLICE_X10Y95                                                      r  dut_implementacion/cifrar/rAux2_reg[115]_i_1/CI
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.202 r  dut_implementacion/cifrar/rAux2_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.202    dut_implementacion/cifrar/rAux2_reg[115]_i_1_n_0
    SLICE_X10Y96                                                      r  dut_implementacion/cifrar/rAux2_reg[119]_i_1/CI
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.262 r  dut_implementacion/cifrar/rAux2_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.262    dut_implementacion/cifrar/rAux2_reg[119]_i_1_n_0
    SLICE_X10Y97                                                      r  dut_implementacion/cifrar/rAux2_reg[123]_i_1/CI
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     8.474 r  dut_implementacion/cifrar/rAux2_reg[123]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.474    dut_implementacion/cifrar/rAux2_nxt1_in[121]
    SLICE_X10Y97         FDRE                                         r  dut_implementacion/cifrar/rAux2_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.600     4.600 r  
    G17                                               0.000     4.600 r  clk (IN)
                         net (fo=0)                   0.000     4.600    clk
    G17                  IBUF                                         r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.747     5.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.026    clk_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     7.139 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        1.292     8.431    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X10Y97         FDRE                                         r  dut_implementacion/cifrar/rAux2_reg[121]/C
                         clock pessimism              0.250     8.681    
                         clock uncertainty           -0.035     8.646    
    SLICE_X10Y97         FDRE (Setup_fdre_C_D)        0.084     8.730    dut_implementacion/cifrar/rAux2_reg[121]
  -------------------------------------------------------------------
                         required time                          8.730    
                         arrival time                          -8.474    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Destination:            dut_implementacion/cifrar/rAux3_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.600ns  (clk rise@4.600ns - clk rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 2.092ns (49.045%)  route 2.173ns (50.955%))
  Logic Levels:           23  (CARRY4=20 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.815ns = ( 8.415 - 4.600 ) 
    Source Clock Delay      (SCD):    4.095ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                                                               r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.823     0.823 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.587    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        1.388     4.095    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X18Y71         FDRE                                         r  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.308     4.403 f  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/Q
                         net (fo=523, routed)         0.985     5.389    dut_implementacion/cifrar/state[2]
    SLICE_X18Y67                                                      f  dut_implementacion/cifrar/rAux3[19]_i_7/I1
    SLICE_X18Y67         LUT5 (Prop_lut5_I1_O)        0.053     5.442 r  dut_implementacion/cifrar/rAux3[19]_i_7/O
                         net (fo=2, routed)           0.496     5.938    dut_implementacion/cifrar/p_1_in[16]
    SLICE_X13Y72                                                      r  dut_implementacion/cifrar/rAux3[19]_i_11/I0
    SLICE_X13Y72         LUT6 (Prop_lut6_I0_O)        0.053     5.991 r  dut_implementacion/cifrar/rAux3[19]_i_11/O
                         net (fo=1, routed)           0.000     5.991    dut_implementacion/cifrar/rAux3[19]_i_11_n_0
    SLICE_X13Y72                                                      r  dut_implementacion/cifrar/rAux3_reg[19]_i_3/S[0]
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     6.304 r  dut_implementacion/cifrar/rAux3_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.304    dut_implementacion/cifrar/rAux3_reg[19]_i_3_n_0
    SLICE_X13Y73                                                      r  dut_implementacion/cifrar/rAux3_reg[23]_i_3/CI
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.362 r  dut_implementacion/cifrar/rAux3_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.362    dut_implementacion/cifrar/rAux3_reg[23]_i_3_n_0
    SLICE_X13Y74                                                      r  dut_implementacion/cifrar/rAux3_reg[27]_i_3/CI
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.420 r  dut_implementacion/cifrar/rAux3_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.008     6.428    dut_implementacion/cifrar/rAux3_reg[27]_i_3_n_0
    SLICE_X13Y75                                                      r  dut_implementacion/cifrar/rAux3_reg[31]_i_3/CI
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.486 r  dut_implementacion/cifrar/rAux3_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.486    dut_implementacion/cifrar/rAux3_reg[31]_i_3_n_0
    SLICE_X13Y76                                                      r  dut_implementacion/cifrar/rAux3_reg[35]_i_3/CI
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.544 r  dut_implementacion/cifrar/rAux3_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.544    dut_implementacion/cifrar/rAux3_reg[35]_i_3_n_0
    SLICE_X13Y77                                                      r  dut_implementacion/cifrar/rAux3_reg[39]_i_3/CI
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.602 r  dut_implementacion/cifrar/rAux3_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.602    dut_implementacion/cifrar/rAux3_reg[39]_i_3_n_0
    SLICE_X13Y78                                                      r  dut_implementacion/cifrar/rAux3_reg[43]_i_3/CI
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.660 r  dut_implementacion/cifrar/rAux3_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.660    dut_implementacion/cifrar/rAux3_reg[43]_i_3_n_0
    SLICE_X13Y79                                                      r  dut_implementacion/cifrar/rAux3_reg[47]_i_3/CI
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.718 r  dut_implementacion/cifrar/rAux3_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.718    dut_implementacion/cifrar/rAux3_reg[47]_i_3_n_0
    SLICE_X13Y80                                                      r  dut_implementacion/cifrar/rAux3_reg[51]_i_3/CI
    SLICE_X13Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.776 r  dut_implementacion/cifrar/rAux3_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.776    dut_implementacion/cifrar/rAux3_reg[51]_i_3_n_0
    SLICE_X13Y81                                                      r  dut_implementacion/cifrar/rAux3_reg[55]_i_3/CI
    SLICE_X13Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.834 r  dut_implementacion/cifrar/rAux3_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.834    dut_implementacion/cifrar/rAux3_reg[55]_i_3_n_0
    SLICE_X13Y82                                                      r  dut_implementacion/cifrar/rAux3_reg[59]_i_3/CI
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.892 r  dut_implementacion/cifrar/rAux3_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.892    dut_implementacion/cifrar/rAux3_reg[59]_i_3_n_0
    SLICE_X13Y83                                                      r  dut_implementacion/cifrar/rAux3_reg[63]_i_3/CI
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.950 r  dut_implementacion/cifrar/rAux3_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.950    dut_implementacion/cifrar/rAux3_reg[63]_i_3_n_0
    SLICE_X13Y84                                                      r  dut_implementacion/cifrar/rAux3_reg[67]_i_3/CI
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.008 r  dut_implementacion/cifrar/rAux3_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.008    dut_implementacion/cifrar/rAux3_reg[67]_i_3_n_0
    SLICE_X13Y85                                                      r  dut_implementacion/cifrar/rAux3_reg[71]_i_3/CI
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.066 r  dut_implementacion/cifrar/rAux3_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.066    dut_implementacion/cifrar/rAux3_reg[71]_i_3_n_0
    SLICE_X13Y86                                                      r  dut_implementacion/cifrar/rAux3_reg[75]_i_3/CI
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.124 r  dut_implementacion/cifrar/rAux3_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.124    dut_implementacion/cifrar/rAux3_reg[75]_i_3_n_0
    SLICE_X13Y87                                                      r  dut_implementacion/cifrar/rAux3_reg[79]_i_3/CI
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.182 r  dut_implementacion/cifrar/rAux3_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.182    dut_implementacion/cifrar/rAux3_reg[79]_i_3_n_0
    SLICE_X13Y88                                                      r  dut_implementacion/cifrar/rAux3_reg[83]_i_3/CI
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.240 r  dut_implementacion/cifrar/rAux3_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.240    dut_implementacion/cifrar/rAux3_reg[83]_i_3_n_0
    SLICE_X13Y89                                                      r  dut_implementacion/cifrar/rAux3_reg[87]_i_3/CI
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.298 r  dut_implementacion/cifrar/rAux3_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.298    dut_implementacion/cifrar/rAux3_reg[87]_i_3_n_0
    SLICE_X13Y90                                                      r  dut_implementacion/cifrar/rAux3_reg[91]_i_3/CI
    SLICE_X13Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.356 r  dut_implementacion/cifrar/rAux3_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.356    dut_implementacion/cifrar/rAux3_reg[91]_i_3_n_0
    SLICE_X13Y91                                                      r  dut_implementacion/cifrar/rAux3_reg[95]_i_3/CI
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     7.535 r  dut_implementacion/cifrar/rAux3_reg[95]_i_3/O[3]
                         net (fo=1, routed)           0.684     8.219    dut_implementacion/cifrar/p_2_out[95]
    SLICE_X12Y101                                                     r  dut_implementacion/cifrar/rAux3[95]_i_1/I5
    SLICE_X12Y101        LUT6 (Prop_lut6_I5_O)        0.142     8.361 r  dut_implementacion/cifrar/rAux3[95]_i_1/O
                         net (fo=1, routed)           0.000     8.361    dut_implementacion/cifrar/rAux3_nxt[95]
    SLICE_X12Y101        FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.600     4.600 r  
    G17                                               0.000     4.600 r  clk (IN)
                         net (fo=0)                   0.000     4.600    clk
    G17                  IBUF                                         r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.747     5.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.026    clk_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     7.139 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        1.276     8.415    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X12Y101        FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[95]/C
                         clock pessimism              0.168     8.583    
                         clock uncertainty           -0.035     8.548    
    SLICE_X12Y101        FDRE (Setup_fdre_C_D)        0.071     8.619    dut_implementacion/cifrar/rAux3_reg[95]
  -------------------------------------------------------------------
                         required time                          8.619    
                         arrival time                          -8.361    
  -------------------------------------------------------------------
                         slack                                  0.258    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dut_implementacion/descifrar/oC0_reg[119]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Destination:            dut_implementacion/descifrar/rAux2_reg[119]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.174ns (45.966%)  route 0.205ns (54.034%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.856ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                                                               r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.087     0.087 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.763    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        0.535     1.324    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X15Y101        FDRE                                         r  dut_implementacion/descifrar/oC0_reg[119]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDRE (Prop_fdre_C_Q)         0.100     1.424 r  dut_implementacion/descifrar/oC0_reg[119]/Q
                         net (fo=6, routed)           0.205     1.629    dut_implementacion/descifrar/oV0[119]
    SLICE_X16Y95                                                      r  dut_implementacion/descifrar/rAux2[119]_i_2/I2
    SLICE_X16Y95         LUT5 (Prop_lut5_I2_O)        0.028     1.657 r  dut_implementacion/descifrar/rAux2[119]_i_2/O
                         net (fo=1, routed)           0.000     1.657    dut_implementacion/descifrar/rAux2[119]_i_2_n_0
    SLICE_X16Y95                                                      r  dut_implementacion/descifrar/rAux2_reg[119]_i_1/S[3]
    SLICE_X16Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     1.703 r  dut_implementacion/descifrar/rAux2_reg[119]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.703    dut_implementacion/descifrar/rAux2_nxt1_in[119]
    SLICE_X16Y95         FDRE                                         r  dut_implementacion/descifrar/rAux2_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                  IBUF                                         r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.335     0.335 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.074    clk_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.104 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        0.752     1.856    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X16Y95         FDRE                                         r  dut_implementacion/descifrar/rAux2_reg[119]/C
                         clock pessimism             -0.315     1.541    
    SLICE_X16Y95         FDRE (Hold_fdre_C_D)         0.092     1.633    dut_implementacion/descifrar/rAux2_reg[119]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 iV0_reg[119]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Destination:            dut_implementacion/descifrar/oC0_reg[119]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.146ns (44.790%)  route 0.180ns (55.210%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.845ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                                                               r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.087     0.087 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.763    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        0.553     1.342    clk_IBUF_BUFG
    SLICE_X14Y99         FDRE                                         r  iV0_reg[119]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.118     1.460 r  iV0_reg[119]/Q
                         net (fo=2, routed)           0.180     1.640    dut_implementacion/descifrar/iV0_reg[127][119]
    SLICE_X15Y101                                                     r  dut_implementacion/descifrar/oC0[119]_i_1/I2
    SLICE_X15Y101        LUT4 (Prop_lut4_I2_O)        0.028     1.668 r  dut_implementacion/descifrar/oC0[119]_i_1/O
                         net (fo=1, routed)           0.000     1.668    dut_implementacion/descifrar/oC0[119]_i_1_n_0
    SLICE_X15Y101        FDRE                                         r  dut_implementacion/descifrar/oC0_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                  IBUF                                         r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.335     0.335 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.074    clk_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.104 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        0.741     1.845    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X15Y101        FDRE                                         r  dut_implementacion/descifrar/oC0_reg[119]/C
                         clock pessimism             -0.315     1.530    
    SLICE_X15Y101        FDRE (Hold_fdre_C_D)         0.060     1.590    dut_implementacion/descifrar/oC0_reg[119]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 iK2_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Destination:            dut_implementacion/descifrar/rAux1_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.225ns (57.485%)  route 0.166ns (42.515%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.855ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                                                               r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.087     0.087 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.763    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        0.534     1.323    clk_IBUF_BUFG
    SLICE_X20Y100        FDRE                                         r  iK2_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y100        FDRE (Prop_fdre_C_Q)         0.107     1.430 r  iK2_reg[123]/Q
                         net (fo=4, routed)           0.166     1.597    dut_implementacion/descifrar/iK2_reg[127][123]
    SLICE_X20Y96                                                      r  dut_implementacion/descifrar/rAux1[123]_i_6/I1
    SLICE_X20Y96         LUT6 (Prop_lut6_I1_O)        0.072     1.669 r  dut_implementacion/descifrar/rAux1[123]_i_6/O
                         net (fo=1, routed)           0.000     1.669    dut_implementacion/descifrar/rAux1[123]_i_6_n_0
    SLICE_X20Y96                                                      r  dut_implementacion/descifrar/rAux1_reg[123]_i_1/S[3]
    SLICE_X20Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     1.715 r  dut_implementacion/descifrar/rAux1_reg[123]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.715    dut_implementacion/descifrar/rAux1_nxt1_in[123]
    SLICE_X20Y96         FDRE                                         r  dut_implementacion/descifrar/rAux1_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                  IBUF                                         r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.335     0.335 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.074    clk_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.104 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        0.751     1.855    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X20Y96         FDRE                                         r  dut_implementacion/descifrar/rAux1_reg[123]/C
                         clock pessimism             -0.315     1.540    
    SLICE_X20Y96         FDRE (Hold_fdre_C_D)         0.092     1.632    dut_implementacion/descifrar/rAux1_reg[123]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dut_implementacion/descifrar/oC1_reg[112]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Destination:            dut_implementacion/descifrar/rAux1_reg[116]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.196ns (49.985%)  route 0.196ns (50.015%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.855ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                                                               r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.087     0.087 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.763    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        0.535     1.324    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X18Y101        FDRE                                         r  dut_implementacion/descifrar/oC1_reg[112]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y101        FDRE (Prop_fdre_C_Q)         0.118     1.442 r  dut_implementacion/descifrar/oC1_reg[112]/Q
                         net (fo=6, routed)           0.196     1.639    dut_implementacion/descifrar/oV1[112]
    SLICE_X20Y95                                                      r  dut_implementacion/descifrar/rAux1[119]_i_9/I3
    SLICE_X20Y95         LUT6 (Prop_lut6_I3_O)        0.028     1.667 r  dut_implementacion/descifrar/rAux1[119]_i_9/O
                         net (fo=1, routed)           0.000     1.667    dut_implementacion/descifrar/rAux1[119]_i_9_n_0
    SLICE_X20Y95                                                      r  dut_implementacion/descifrar/rAux1_reg[119]_i_1/S[0]
    SLICE_X20Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     1.717 r  dut_implementacion/descifrar/rAux1_reg[119]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.717    dut_implementacion/descifrar/rAux1_nxt1_in[116]
    SLICE_X20Y95         FDRE                                         r  dut_implementacion/descifrar/rAux1_reg[116]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                  IBUF                                         r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.335     0.335 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.074    clk_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.104 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        0.751     1.855    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X20Y95         FDRE                                         r  dut_implementacion/descifrar/rAux1_reg[116]/C
                         clock pessimism             -0.315     1.540    
    SLICE_X20Y95         FDRE (Hold_fdre_C_D)         0.092     1.632    dut_implementacion/descifrar/rAux1_reg[116]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dut_implementacion/descifrar/oC1_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Destination:            serial_port_out_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.128ns (66.055%)  route 0.066ns (33.945%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.872ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                                                               r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.087     0.087 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.763    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        0.569     1.358    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X7Y75          FDRE                                         r  dut_implementacion/descifrar/oC1_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.100     1.458 r  dut_implementacion/descifrar/oC1_reg[34]/Q
                         net (fo=6, routed)           0.066     1.524    dut_implementacion/descifrar/oV1[34]
    SLICE_X6Y75                                                       r  dut_implementacion/descifrar/serial_port_out[34]_i_1/I0
    SLICE_X6Y75          LUT6 (Prop_lut6_I0_O)        0.028     1.552 r  dut_implementacion/descifrar/serial_port_out[34]_i_1/O
                         net (fo=1, routed)           0.000     1.552    dut_implementacion_n_95
    SLICE_X6Y75          FDRE                                         r  serial_port_out_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                  IBUF                                         r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.335     0.335 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.074    clk_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.104 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        0.768     1.872    clk_IBUF_BUFG
    SLICE_X6Y75          FDRE                                         r  serial_port_out_reg[34]/C
                         clock pessimism             -0.503     1.369    
    SLICE_X6Y75          FDRE (Hold_fdre_C_D)         0.087     1.456    serial_port_out_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 dut_implementacion/cifrar/rAux3_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Destination:            dut_implementacion/cifrar/oC0_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.178ns (43.751%)  route 0.229ns (56.249%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    1.325ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                                                               r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.087     0.087 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.763    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        0.536     1.325    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X11Y100        FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDRE (Prop_fdre_C_Q)         0.100     1.425 r  dut_implementacion/cifrar/rAux3_reg[108]/Q
                         net (fo=5, routed)           0.229     1.654    dut_implementacion/cifrar/rAux3[108]
    SLICE_X8Y94                                                       r  dut_implementacion/cifrar/oC0[108]_i_9/I2
    SLICE_X8Y94          LUT5 (Prop_lut5_I2_O)        0.028     1.682 r  dut_implementacion/cifrar/oC0[108]_i_9/O
                         net (fo=1, routed)           0.000     1.682    dut_implementacion/cifrar/oC0[108]_i_9_n_0
    SLICE_X8Y94                                                       r  dut_implementacion/cifrar/oC0_reg[108]_i_1/S[0]
    SLICE_X8Y94          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     1.732 r  dut_implementacion/cifrar/oC0_reg[108]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.732    dut_implementacion/cifrar/oC0_reg[108]_i_1_n_7
    SLICE_X8Y94          FDRE                                         r  dut_implementacion/cifrar/oC0_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                  IBUF                                         r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.335     0.335 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.074    clk_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.104 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        0.753     1.857    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X8Y94          FDRE                                         r  dut_implementacion/cifrar/oC0_reg[108]/C
                         clock pessimism             -0.315     1.542    
    SLICE_X8Y94          FDRE (Hold_fdre_C_D)         0.092     1.634    dut_implementacion/cifrar/oC0_reg[108]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 dut_implementacion/descifrar/oC1_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Destination:            dut_implementacion/descifrar/rAux2_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.196ns (48.151%)  route 0.211ns (51.849%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.856ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                                                               r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.087     0.087 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.763    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        0.535     1.324    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X16Y101        FDRE                                         r  dut_implementacion/descifrar/oC1_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.118     1.442 r  dut_implementacion/descifrar/oC1_reg[108]/Q
                         net (fo=6, routed)           0.211     1.653    dut_implementacion/descifrar/oV1[108]
    SLICE_X16Y93                                                      r  dut_implementacion/descifrar/rAux2[111]_i_5/I4
    SLICE_X16Y93         LUT5 (Prop_lut5_I4_O)        0.028     1.681 r  dut_implementacion/descifrar/rAux2[111]_i_5/O
                         net (fo=1, routed)           0.000     1.681    dut_implementacion/descifrar/rAux2[111]_i_5_n_0
    SLICE_X16Y93                                                      r  dut_implementacion/descifrar/rAux2_reg[111]_i_1/S[0]
    SLICE_X16Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     1.731 r  dut_implementacion/descifrar/rAux2_reg[111]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.731    dut_implementacion/descifrar/rAux2_nxt1_in[108]
    SLICE_X16Y93         FDRE                                         r  dut_implementacion/descifrar/rAux2_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                  IBUF                                         r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.335     0.335 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.074    clk_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.104 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        0.752     1.856    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X16Y93         FDRE                                         r  dut_implementacion/descifrar/rAux2_reg[108]/C
                         clock pessimism             -0.315     1.541    
    SLICE_X16Y93         FDRE (Hold_fdre_C_D)         0.092     1.633    dut_implementacion/descifrar/rAux2_reg[108]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 iV1_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Destination:            dut_implementacion/descifrar/oC1_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.128ns (33.849%)  route 0.250ns (66.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.844ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                                                               r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.087     0.087 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.763    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        0.552     1.341    clk_IBUF_BUFG
    SLICE_X17Y95         FDRE                                         r  iV1_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y95         FDRE (Prop_fdre_C_Q)         0.100     1.441 r  iV1_reg[108]/Q
                         net (fo=2, routed)           0.250     1.692    dut_implementacion/descifrar/iV1_reg[127][108]
    SLICE_X16Y101                                                     r  dut_implementacion/descifrar/oC1[108]_i_1/I2
    SLICE_X16Y101        LUT4 (Prop_lut4_I2_O)        0.028     1.720 r  dut_implementacion/descifrar/oC1[108]_i_1/O
                         net (fo=1, routed)           0.000     1.720    dut_implementacion/descifrar/p_1_in__0[108]
    SLICE_X16Y101        FDRE                                         r  dut_implementacion/descifrar/oC1_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                  IBUF                                         r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.335     0.335 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.074    clk_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.104 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        0.740     1.844    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X16Y101        FDRE                                         r  dut_implementacion/descifrar/oC1_reg[108]/C
                         clock pessimism             -0.315     1.529    
    SLICE_X16Y101        FDRE (Hold_fdre_C_D)         0.087     1.616    dut_implementacion/descifrar/oC1_reg[108]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dut_implementacion/descifrar/oC1_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Destination:            dut_implementacion/descifrar/rAux1_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.192ns (45.757%)  route 0.228ns (54.243%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.856ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                                                               r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.087     0.087 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.763    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        0.535     1.324    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X16Y101        FDRE                                         r  dut_implementacion/descifrar/oC1_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.118     1.442 r  dut_implementacion/descifrar/oC1_reg[123]/Q
                         net (fo=6, routed)           0.228     1.670    dut_implementacion/descifrar/oV1[123]
    SLICE_X20Y97                                                      r  dut_implementacion/descifrar/rAux1[127]_i_6/I3
    SLICE_X20Y97         LUT6 (Prop_lut6_I3_O)        0.028     1.698 r  dut_implementacion/descifrar/rAux1[127]_i_6/O
                         net (fo=1, routed)           0.000     1.698    dut_implementacion/descifrar/rAux1[127]_i_6_n_0
    SLICE_X20Y97                                                      r  dut_implementacion/descifrar/rAux1_reg[127]_i_2/S[3]
    SLICE_X20Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     1.744 r  dut_implementacion/descifrar/rAux1_reg[127]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.744    dut_implementacion/descifrar/rAux1_nxt1_in[127]
    SLICE_X20Y97         FDRE                                         r  dut_implementacion/descifrar/rAux1_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                  IBUF                                         r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.335     0.335 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.074    clk_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.104 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        0.752     1.856    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X20Y97         FDRE                                         r  dut_implementacion/descifrar/rAux1_reg[127]/C
                         clock pessimism             -0.315     1.541    
    SLICE_X20Y97         FDRE (Hold_fdre_C_D)         0.092     1.633    dut_implementacion/descifrar/rAux1_reg[127]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dut_implementacion/descifrar/oC1_reg[112]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Destination:            dut_implementacion/descifrar/rAux1_reg[117]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.223ns (53.207%)  route 0.196ns (46.793%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.855ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                                                               r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.087     0.087 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.763    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        0.535     1.324    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X18Y101        FDRE                                         r  dut_implementacion/descifrar/oC1_reg[112]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y101        FDRE (Prop_fdre_C_Q)         0.118     1.442 r  dut_implementacion/descifrar/oC1_reg[112]/Q
                         net (fo=6, routed)           0.196     1.639    dut_implementacion/descifrar/oV1[112]
    SLICE_X20Y95                                                      r  dut_implementacion/descifrar/rAux1[119]_i_9/I3
    SLICE_X20Y95         LUT6 (Prop_lut6_I3_O)        0.028     1.667 r  dut_implementacion/descifrar/rAux1[119]_i_9/O
                         net (fo=1, routed)           0.000     1.667    dut_implementacion/descifrar/rAux1[119]_i_9_n_0
    SLICE_X20Y95                                                      r  dut_implementacion/descifrar/rAux1_reg[119]_i_1/S[0]
    SLICE_X20Y95         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.077     1.744 r  dut_implementacion/descifrar/rAux1_reg[119]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.744    dut_implementacion/descifrar/rAux1_nxt1_in[117]
    SLICE_X20Y95         FDRE                                         r  dut_implementacion/descifrar/rAux1_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                  IBUF                                         r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.335     0.335 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.074    clk_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.104 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        0.751     1.855    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X20Y95         FDRE                                         r  dut_implementacion/descifrar/rAux1_reg[117]/C
                         clock pessimism             -0.315     1.540    
    SLICE_X20Y95         FDRE (Hold_fdre_C_D)         0.092     1.632    dut_implementacion/descifrar/rAux1_reg[117]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.100 }
Period(ns):         4.600
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.600         4.600       3.000      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         4.600       3.850      SLICE_X21Y69    iK0_reg[42]/C
Min Period        n/a     FDRE/C   n/a            0.750         4.600       3.850      SLICE_X21Y69    iK0_reg[43]/C
Min Period        n/a     FDRE/C   n/a            0.750         4.600       3.850      SLICE_X21Y79    iK0_reg[48]/C
Min Period        n/a     FDRE/C   n/a            0.750         4.600       3.850      SLICE_X21Y79    iK0_reg[49]/C
Min Period        n/a     FDRE/C   n/a            0.750         4.600       3.850      SLICE_X21Y79    iK0_reg[55]/C
Min Period        n/a     FDRE/C   n/a            0.750         4.600       3.850      SLICE_X6Y79     iK0_reg[57]/C
Min Period        n/a     FDRE/C   n/a            0.750         4.600       3.850      SLICE_X6Y79     iK0_reg[58]/C
Min Period        n/a     FDRE/C   n/a            0.750         4.600       3.850      SLICE_X19Y64    iK0_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.750         4.600       3.850      SLICE_X2Y72     dut_implementacion/cifrar/rCount_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X14Y99    iV0_reg[126]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X21Y95    iV1_reg[99]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X21Y96    iK0_reg[113]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X21Y96    iK0_reg[121]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X21Y94    iK2_reg[99]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X21Y96    iK0_reg[125]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X22Y86    iK0_reg[84]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X22Y86    iK0_reg[85]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X22Y86    iK0_reg[87]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X22Y86    iK0_reg[88]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.100       1.750      SLICE_X5Y68     dut_implementacion/cifrar/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.100       1.750      SLICE_X18Y71    dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.100       1.750      SLICE_X18Y71    dut_implementacion/cifrar/FSM_sequential_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.100       1.750      SLICE_X8Y68     dut_implementacion/cifrar/oC0_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.100       1.750      SLICE_X8Y87     dut_implementacion/cifrar/oC0_reg[80]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.100       1.750      SLICE_X8Y87     dut_implementacion/cifrar/oC0_reg[81]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.100       1.750      SLICE_X8Y87     dut_implementacion/cifrar/oC0_reg[82]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.100       1.750      SLICE_X8Y87     dut_implementacion/cifrar/oC0_reg[83]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.100       1.750      SLICE_X8Y89     dut_implementacion/cifrar/oC0_reg[88]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.100       1.750      SLICE_X9Y81     dut_implementacion/cifrar/oC1_reg[59]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay           130 Endpoints
Min Delay           130 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serial_port_out_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Destination:            serial_port_out[53]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.370ns  (logic 2.688ns (42.201%)  route 3.682ns (57.799%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                                                               r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.823     0.823 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.587    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        1.448     4.155    clk_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  serial_port_out_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.269     4.424 r  serial_port_out_reg[53]/Q
                         net (fo=1, routed)           3.682     8.106    serial_port_out_OBUF[53]
    T17                                                               r  serial_port_out_OBUF[53]_inst/I
    T17                  OBUF (Prop_obuf_I_O)         2.419    10.526 r  serial_port_out_OBUF[53]_inst/O
                         net (fo=0)                   0.000    10.526    serial_port_out[53]
    T17                                                               r  serial_port_out[53] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Destination:            serial_port_out[51]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.291ns  (logic 2.720ns (43.229%)  route 3.572ns (56.771%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                                                               r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.823     0.823 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.587    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        1.447     4.154    clk_IBUF_BUFG
    SLICE_X4Y78          FDRE                                         r  serial_port_out_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.269     4.423 r  serial_port_out_reg[51]/Q
                         net (fo=1, routed)           3.572     7.995    serial_port_out_OBUF[51]
    P18                                                               r  serial_port_out_OBUF[51]_inst/I
    P18                  OBUF (Prop_obuf_I_O)         2.451    10.445 r  serial_port_out_OBUF[51]_inst/O
                         net (fo=0)                   0.000    10.445    serial_port_out[51]
    P18                                                               r  serial_port_out[51] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Destination:            serial_port_out[56]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.252ns  (logic 2.729ns (43.653%)  route 3.523ns (56.347%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                                                               r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.823     0.823 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.587    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        1.448     4.155    clk_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  serial_port_out_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.269     4.424 r  serial_port_out_reg[56]/Q
                         net (fo=1, routed)           3.523     7.947    serial_port_out_OBUF[56]
    N18                                                               r  serial_port_out_OBUF[56]_inst/I
    N18                  OBUF (Prop_obuf_I_O)         2.460    10.407 r  serial_port_out_OBUF[56]_inst/O
                         net (fo=0)                   0.000    10.407    serial_port_out[56]
    N18                                                               r  serial_port_out[56] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Destination:            serial_port_out[52]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.212ns  (logic 2.715ns (43.706%)  route 3.497ns (56.294%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                                                               r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.823     0.823 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.587    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        1.447     4.154    clk_IBUF_BUFG
    SLICE_X4Y78          FDRE                                         r  serial_port_out_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.269     4.423 r  serial_port_out_reg[52]/Q
                         net (fo=1, routed)           3.497     7.920    serial_port_out_OBUF[52]
    R18                                                               r  serial_port_out_OBUF[52]_inst/I
    R18                  OBUF (Prop_obuf_I_O)         2.446    10.366 r  serial_port_out_OBUF[52]_inst/O
                         net (fo=0)                   0.000    10.366    serial_port_out[52]
    R18                                                               r  serial_port_out[52] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Destination:            serial_port_out[59]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.025ns  (logic 2.713ns (45.036%)  route 3.312ns (54.964%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                                                               r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.823     0.823 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.587    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        1.451     4.158    clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  serial_port_out_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.269     4.427 r  serial_port_out_reg[59]/Q
                         net (fo=1, routed)           3.312     7.739    serial_port_out_OBUF[59]
    N17                                                               r  serial_port_out_OBUF[59]_inst/I
    N17                  OBUF (Prop_obuf_I_O)         2.444    10.183 r  serial_port_out_OBUF[59]_inst/O
                         net (fo=0)                   0.000    10.183    serial_port_out[59]
    N17                                                               r  serial_port_out[59] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Destination:            serial_port_out[62]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.024ns  (logic 2.716ns (45.082%)  route 3.308ns (54.918%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                                                               r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.823     0.823 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.587    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        1.452     4.159    clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  serial_port_out_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.269     4.428 r  serial_port_out_reg[62]/Q
                         net (fo=1, routed)           3.308     7.737    serial_port_out_OBUF[62]
    T18                                                               r  serial_port_out_OBUF[62]_inst/I
    T18                  OBUF (Prop_obuf_I_O)         2.447    10.183 r  serial_port_out_OBUF[62]_inst/O
                         net (fo=0)                   0.000    10.183    serial_port_out[62]
    T18                                                               r  serial_port_out[62] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Destination:            serial_port_out[58]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.011ns  (logic 2.713ns (45.133%)  route 3.298ns (54.867%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                                                               r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.823     0.823 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.587    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        1.451     4.158    clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  serial_port_out_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.269     4.427 r  serial_port_out_reg[58]/Q
                         net (fo=1, routed)           3.298     7.725    serial_port_out_OBUF[58]
    R16                                                               r  serial_port_out_OBUF[58]_inst/I
    R16                  OBUF (Prop_obuf_I_O)         2.444    10.169 r  serial_port_out_OBUF[58]_inst/O
                         net (fo=0)                   0.000    10.169    serial_port_out[58]
    R16                                                               r  serial_port_out[58] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Destination:            serial_port_out[63]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.905ns  (logic 2.705ns (45.808%)  route 3.200ns (54.192%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                                                               r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.823     0.823 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.587    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        1.452     4.159    clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  serial_port_out_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.269     4.428 r  serial_port_out_reg[63]/Q
                         net (fo=1, routed)           3.200     7.628    serial_port_out_OBUF[63]
    U20                                                               r  serial_port_out_OBUF[63]_inst/I
    U20                  OBUF (Prop_obuf_I_O)         2.436    10.064 r  serial_port_out_OBUF[63]_inst/O
                         net (fo=0)                   0.000    10.064    serial_port_out[63]
    U20                                                               r  serial_port_out[63] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Destination:            serial_port_out[55]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.866ns  (logic 2.730ns (46.538%)  route 3.136ns (53.462%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                                                               r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.823     0.823 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.587    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        1.448     4.155    clk_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  serial_port_out_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.269     4.424 r  serial_port_out_reg[55]/Q
                         net (fo=1, routed)           3.136     7.560    serial_port_out_OBUF[55]
    M19                                                               r  serial_port_out_OBUF[55]_inst/I
    M19                  OBUF (Prop_obuf_I_O)         2.461    10.021 r  serial_port_out_OBUF[55]_inst/O
                         net (fo=0)                   0.000    10.021    serial_port_out[55]
    M19                                                               r  serial_port_out[55] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Destination:            serial_port_out[61]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.860ns  (logic 2.710ns (46.250%)  route 3.150ns (53.750%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                                                               r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.823     0.823 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.587    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     2.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        1.452     4.159    clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  serial_port_out_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.269     4.428 r  serial_port_out_reg[61]/Q
                         net (fo=1, routed)           3.150     7.578    serial_port_out_OBUF[61]
    T19                                                               r  serial_port_out_OBUF[61]_inst/I
    T19                  OBUF (Prop_obuf_I_O)         2.441    10.019 r  serial_port_out_OBUF[61]_inst/O
                         net (fo=0)                   0.000    10.019    serial_port_out[61]
    T19                                                               r  serial_port_out[61] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serial_port_out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Destination:            serial_port_out[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.753ns  (logic 1.436ns (81.929%)  route 0.317ns (18.071%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                                                               r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.087     0.087 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.763    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        0.571     1.360    clk_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  serial_port_out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.100     1.460 r  serial_port_out_reg[22]/Q
                         net (fo=1, routed)           0.317     1.777    serial_port_out_OBUF[22]
    G24                                                               r  serial_port_out_OBUF[22]_inst/I
    G24                  OBUF (Prop_obuf_I_O)         1.336     3.114 r  serial_port_out_OBUF[22]_inst/O
                         net (fo=0)                   0.000     3.114    serial_port_out[22]
    G24                                                               r  serial_port_out[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Destination:            serial_port_out[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.790ns  (logic 1.433ns (80.035%)  route 0.357ns (19.965%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                                                               r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.087     0.087 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.763    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        0.571     1.360    clk_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  serial_port_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.100     1.460 r  serial_port_out_reg[23]/Q
                         net (fo=1, routed)           0.357     1.818    serial_port_out_OBUF[23]
    F23                                                               r  serial_port_out_OBUF[23]_inst/I
    F23                  OBUF (Prop_obuf_I_O)         1.333     3.151 r  serial_port_out_OBUF[23]_inst/O
                         net (fo=0)                   0.000     3.151    serial_port_out[23]
    F23                                                               r  serial_port_out[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Destination:            serial_port_out[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.795ns  (logic 1.430ns (79.663%)  route 0.365ns (20.337%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                                                               r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.087     0.087 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.763    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        0.571     1.360    clk_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  serial_port_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.100     1.460 r  serial_port_out_reg[24]/Q
                         net (fo=1, routed)           0.365     1.825    serial_port_out_OBUF[24]
    G22                                                               r  serial_port_out_OBUF[24]_inst/I
    G22                  OBUF (Prop_obuf_I_O)         1.330     3.155 r  serial_port_out_OBUF[24]_inst/O
                         net (fo=0)                   0.000     3.155    serial_port_out[24]
    G22                                                               r  serial_port_out[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Destination:            serial_port_out[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.795ns  (logic 1.436ns (80.043%)  route 0.358ns (19.957%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                                                               r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.087     0.087 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.763    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        0.572     1.361    clk_IBUF_BUFG
    SLICE_X7Y71          FDRE                                         r  serial_port_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDRE (Prop_fdre_C_Q)         0.100     1.461 r  serial_port_out_reg[21]/Q
                         net (fo=1, routed)           0.358     1.820    serial_port_out_OBUF[21]
    F24                                                               r  serial_port_out_OBUF[21]_inst/I
    F24                  OBUF (Prop_obuf_I_O)         1.336     3.156 r  serial_port_out_OBUF[21]_inst/O
                         net (fo=0)                   0.000     3.156    serial_port_out[21]
    F24                                                               r  serial_port_out[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Destination:            serial_port_out[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.807ns  (logic 1.434ns (79.330%)  route 0.374ns (20.670%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                                                               r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.087     0.087 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.763    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        0.571     1.360    clk_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  serial_port_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.100     1.460 r  serial_port_out_reg[26]/Q
                         net (fo=1, routed)           0.374     1.834    serial_port_out_OBUF[26]
    F22                                                               r  serial_port_out_OBUF[26]_inst/I
    F22                  OBUF (Prop_obuf_I_O)         1.334     3.168 r  serial_port_out_OBUF[26]_inst/O
                         net (fo=0)                   0.000     3.168    serial_port_out[26]
    F22                                                               r  serial_port_out[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Destination:            serial_port_out[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.811ns  (logic 1.440ns (79.497%)  route 0.371ns (20.503%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                                                               r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.087     0.087 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.763    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        0.572     1.361    clk_IBUF_BUFG
    SLICE_X5Y71          FDRE                                         r  serial_port_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.100     1.461 r  serial_port_out_reg[18]/Q
                         net (fo=1, routed)           0.371     1.833    serial_port_out_OBUF[18]
    G25                                                               r  serial_port_out_OBUF[18]_inst/I
    G25                  OBUF (Prop_obuf_I_O)         1.340     3.172 r  serial_port_out_OBUF[18]_inst/O
                         net (fo=0)                   0.000     3.172    serial_port_out[18]
    G25                                                               r  serial_port_out[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Destination:            serial_port_out[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.820ns  (logic 1.460ns (80.251%)  route 0.359ns (19.749%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                                                               r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.087     0.087 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.763    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        0.572     1.361    clk_IBUF_BUFG
    SLICE_X5Y71          FDRE                                         r  serial_port_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.100     1.461 r  serial_port_out_reg[20]/Q
                         net (fo=1, routed)           0.359     1.821    serial_port_out_OBUF[20]
    E25                                                               r  serial_port_out_OBUF[20]_inst/I
    E25                  OBUF (Prop_obuf_I_O)         1.360     3.181 r  serial_port_out_OBUF[20]_inst/O
                         net (fo=0)                   0.000     3.181    serial_port_out[20]
    E25                                                               r  serial_port_out[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Destination:            serial_port_out[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.829ns  (logic 1.463ns (80.016%)  route 0.365ns (19.984%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                                                               r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.087     0.087 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.763    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        0.572     1.361    clk_IBUF_BUFG
    SLICE_X7Y71          FDRE                                         r  serial_port_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDRE (Prop_fdre_C_Q)         0.100     1.461 r  serial_port_out_reg[19]/Q
                         net (fo=1, routed)           0.365     1.827    serial_port_out_OBUF[19]
    D25                                                               r  serial_port_out_OBUF[19]_inst/I
    D25                  OBUF (Prop_obuf_I_O)         1.363     3.190 r  serial_port_out_OBUF[19]_inst/O
                         net (fo=0)                   0.000     3.190    serial_port_out[19]
    D25                                                               r  serial_port_out[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Destination:            serial_port_out[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.827ns  (logic 1.462ns (80.009%)  route 0.365ns (19.991%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                                                               r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.087     0.087 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.763    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        0.575     1.364    clk_IBUF_BUFG
    SLICE_X7Y68          FDRE                                         r  serial_port_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.100     1.464 r  serial_port_out_reg[16]/Q
                         net (fo=1, routed)           0.365     1.830    serial_port_out_OBUF[16]
    F25                                                               r  serial_port_out_OBUF[16]_inst/I
    F25                  OBUF (Prop_obuf_I_O)         1.362     3.192 r  serial_port_out_OBUF[16]_inst/O
                         net (fo=0)                   0.000     3.192    serial_port_out[16]
    F25                                                               r  serial_port_out[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Destination:            serial_port_out[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.832ns  (logic 1.438ns (78.483%)  route 0.394ns (21.517%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                                                               r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.087     0.087 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.763    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        0.571     1.360    clk_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  serial_port_out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.100     1.460 r  serial_port_out_reg[25]/Q
                         net (fo=1, routed)           0.394     1.855    serial_port_out_OBUF[25]
    E23                                                               r  serial_port_out_OBUF[25]_inst/I
    E23                  OBUF (Prop_obuf_I_O)         1.338     3.192 r  serial_port_out_OBUF[25]_inst/O
                         net (fo=0)                   0.000     3.192    serial_port_out[25]
    E23                                                               r  serial_port_out[25] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          2840 Endpoints
Min Delay          2840 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            dut_implementacion/cifrar/rAux3_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.867ns  (logic 0.834ns (7.025%)  route 11.034ns (92.975%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M16                                               0.000     0.000 f  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    M16                                                               f  iStartCipher_IBUF_inst/I
    M16                  IBUF (Prop_ibuf_I_O)         0.781     0.781 f  iStartCipher_IBUF_inst/O
                         net (fo=513, routed)         5.509     6.290    dut_implementacion/cifrar/iStartCipher_IBUF
    SLICE_X5Y68                                                       f  dut_implementacion/cifrar/FSM_sequential_state[3]_i_1/I1
    SLICE_X5Y68          LUT2 (Prop_lut2_I1_O)        0.053     6.343 r  dut_implementacion/cifrar/FSM_sequential_state[3]_i_1/O
                         net (fo=522, routed)         5.525    11.867    dut_implementacion/cifrar/FSM_sequential_state[3]_i_1_n_0
    SLICE_X20Y63         FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                  IBUF                                         r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.747     0.747 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     2.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        1.285     3.824    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X20Y63         FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[29]/C

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            dut_implementacion/cifrar/rAux3_reg[33]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.867ns  (logic 0.834ns (7.025%)  route 11.034ns (92.975%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M16                                               0.000     0.000 f  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    M16                                                               f  iStartCipher_IBUF_inst/I
    M16                  IBUF (Prop_ibuf_I_O)         0.781     0.781 f  iStartCipher_IBUF_inst/O
                         net (fo=513, routed)         5.509     6.290    dut_implementacion/cifrar/iStartCipher_IBUF
    SLICE_X5Y68                                                       f  dut_implementacion/cifrar/FSM_sequential_state[3]_i_1/I1
    SLICE_X5Y68          LUT2 (Prop_lut2_I1_O)        0.053     6.343 r  dut_implementacion/cifrar/FSM_sequential_state[3]_i_1/O
                         net (fo=522, routed)         5.525    11.867    dut_implementacion/cifrar/FSM_sequential_state[3]_i_1_n_0
    SLICE_X20Y63         FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[33]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                  IBUF                                         r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.747     0.747 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     2.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        1.285     3.824    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X20Y63         FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[33]/C

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            dut_implementacion/cifrar/rAux3_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.852ns  (logic 0.834ns (7.034%)  route 11.018ns (92.966%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M16                                               0.000     0.000 f  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    M16                                                               f  iStartCipher_IBUF_inst/I
    M16                  IBUF (Prop_ibuf_I_O)         0.781     0.781 f  iStartCipher_IBUF_inst/O
                         net (fo=513, routed)         5.509     6.290    dut_implementacion/cifrar/iStartCipher_IBUF
    SLICE_X5Y68                                                       f  dut_implementacion/cifrar/FSM_sequential_state[3]_i_1/I1
    SLICE_X5Y68          LUT2 (Prop_lut2_I1_O)        0.053     6.343 r  dut_implementacion/cifrar/FSM_sequential_state[3]_i_1/O
                         net (fo=522, routed)         5.509    11.852    dut_implementacion/cifrar/FSM_sequential_state[3]_i_1_n_0
    SLICE_X12Y66         FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                  IBUF                                         r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.747     0.747 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     2.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        1.284     3.823    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X12Y66         FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[13]/C

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            dut_implementacion/cifrar/rAux3_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.852ns  (logic 0.834ns (7.034%)  route 11.018ns (92.966%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M16                                               0.000     0.000 f  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    M16                                                               f  iStartCipher_IBUF_inst/I
    M16                  IBUF (Prop_ibuf_I_O)         0.781     0.781 f  iStartCipher_IBUF_inst/O
                         net (fo=513, routed)         5.509     6.290    dut_implementacion/cifrar/iStartCipher_IBUF
    SLICE_X5Y68                                                       f  dut_implementacion/cifrar/FSM_sequential_state[3]_i_1/I1
    SLICE_X5Y68          LUT2 (Prop_lut2_I1_O)        0.053     6.343 r  dut_implementacion/cifrar/FSM_sequential_state[3]_i_1/O
                         net (fo=522, routed)         5.509    11.852    dut_implementacion/cifrar/FSM_sequential_state[3]_i_1_n_0
    SLICE_X12Y66         FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                  IBUF                                         r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.747     0.747 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     2.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        1.284     3.823    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X12Y66         FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[3]/C

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            dut_implementacion/cifrar/rAux3_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.852ns  (logic 0.834ns (7.034%)  route 11.018ns (92.966%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M16                                               0.000     0.000 f  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    M16                                                               f  iStartCipher_IBUF_inst/I
    M16                  IBUF (Prop_ibuf_I_O)         0.781     0.781 f  iStartCipher_IBUF_inst/O
                         net (fo=513, routed)         5.509     6.290    dut_implementacion/cifrar/iStartCipher_IBUF
    SLICE_X5Y68                                                       f  dut_implementacion/cifrar/FSM_sequential_state[3]_i_1/I1
    SLICE_X5Y68          LUT2 (Prop_lut2_I1_O)        0.053     6.343 r  dut_implementacion/cifrar/FSM_sequential_state[3]_i_1/O
                         net (fo=522, routed)         5.509    11.852    dut_implementacion/cifrar/FSM_sequential_state[3]_i_1_n_0
    SLICE_X12Y66         FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                  IBUF                                         r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.747     0.747 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     2.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        1.284     3.823    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X12Y66         FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[5]/C

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            dut_implementacion/cifrar/oDone_reg/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.789ns  (logic 0.834ns (7.071%)  route 10.955ns (92.929%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M16                                               0.000     0.000 f  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    M16                                                               f  iStartCipher_IBUF_inst/I
    M16                  IBUF (Prop_ibuf_I_O)         0.781     0.781 f  iStartCipher_IBUF_inst/O
                         net (fo=513, routed)         5.509     6.290    dut_implementacion/cifrar/iStartCipher_IBUF
    SLICE_X5Y68                                                       f  dut_implementacion/cifrar/FSM_sequential_state[3]_i_1/I1
    SLICE_X5Y68          LUT2 (Prop_lut2_I1_O)        0.053     6.343 r  dut_implementacion/cifrar/FSM_sequential_state[3]_i_1/O
                         net (fo=522, routed)         5.446    11.789    dut_implementacion/cifrar/FSM_sequential_state[3]_i_1_n_0
    SLICE_X3Y72          FDRE                                         r  dut_implementacion/cifrar/oDone_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                  IBUF                                         r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.747     0.747 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     2.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        1.339     3.878    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X3Y72          FDRE                                         r  dut_implementacion/cifrar/oDone_reg/C

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            dut_implementacion/cifrar/rCount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.789ns  (logic 0.834ns (7.071%)  route 10.955ns (92.929%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M16                                               0.000     0.000 f  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    M16                                                               f  iStartCipher_IBUF_inst/I
    M16                  IBUF (Prop_ibuf_I_O)         0.781     0.781 f  iStartCipher_IBUF_inst/O
                         net (fo=513, routed)         5.509     6.290    dut_implementacion/cifrar/iStartCipher_IBUF
    SLICE_X5Y68                                                       f  dut_implementacion/cifrar/FSM_sequential_state[3]_i_1/I1
    SLICE_X5Y68          LUT2 (Prop_lut2_I1_O)        0.053     6.343 r  dut_implementacion/cifrar/FSM_sequential_state[3]_i_1/O
                         net (fo=522, routed)         5.446    11.789    dut_implementacion/cifrar/FSM_sequential_state[3]_i_1_n_0
    SLICE_X2Y72          FDRE                                         r  dut_implementacion/cifrar/rCount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                  IBUF                                         r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.747     0.747 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     2.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        1.339     3.878    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X2Y72          FDRE                                         r  dut_implementacion/cifrar/rCount_reg[0]/C

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            dut_implementacion/cifrar/rCount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.789ns  (logic 0.834ns (7.071%)  route 10.955ns (92.929%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M16                                               0.000     0.000 f  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    M16                                                               f  iStartCipher_IBUF_inst/I
    M16                  IBUF (Prop_ibuf_I_O)         0.781     0.781 f  iStartCipher_IBUF_inst/O
                         net (fo=513, routed)         5.509     6.290    dut_implementacion/cifrar/iStartCipher_IBUF
    SLICE_X5Y68                                                       f  dut_implementacion/cifrar/FSM_sequential_state[3]_i_1/I1
    SLICE_X5Y68          LUT2 (Prop_lut2_I1_O)        0.053     6.343 r  dut_implementacion/cifrar/FSM_sequential_state[3]_i_1/O
                         net (fo=522, routed)         5.446    11.789    dut_implementacion/cifrar/FSM_sequential_state[3]_i_1_n_0
    SLICE_X2Y72          FDRE                                         r  dut_implementacion/cifrar/rCount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                  IBUF                                         r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.747     0.747 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     2.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        1.339     3.878    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X2Y72          FDRE                                         r  dut_implementacion/cifrar/rCount_reg[1]/C

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            dut_implementacion/cifrar/rCount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.789ns  (logic 0.834ns (7.071%)  route 10.955ns (92.929%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M16                                               0.000     0.000 f  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    M16                                                               f  iStartCipher_IBUF_inst/I
    M16                  IBUF (Prop_ibuf_I_O)         0.781     0.781 f  iStartCipher_IBUF_inst/O
                         net (fo=513, routed)         5.509     6.290    dut_implementacion/cifrar/iStartCipher_IBUF
    SLICE_X5Y68                                                       f  dut_implementacion/cifrar/FSM_sequential_state[3]_i_1/I1
    SLICE_X5Y68          LUT2 (Prop_lut2_I1_O)        0.053     6.343 r  dut_implementacion/cifrar/FSM_sequential_state[3]_i_1/O
                         net (fo=522, routed)         5.446    11.789    dut_implementacion/cifrar/FSM_sequential_state[3]_i_1_n_0
    SLICE_X2Y72          FDRE                                         r  dut_implementacion/cifrar/rCount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                  IBUF                                         r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.747     0.747 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     2.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        1.339     3.878    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X2Y72          FDRE                                         r  dut_implementacion/cifrar/rCount_reg[2]/C

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            dut_implementacion/cifrar/rCount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.789ns  (logic 0.834ns (7.071%)  route 10.955ns (92.929%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M16                                               0.000     0.000 f  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    M16                                                               f  iStartCipher_IBUF_inst/I
    M16                  IBUF (Prop_ibuf_I_O)         0.781     0.781 f  iStartCipher_IBUF_inst/O
                         net (fo=513, routed)         5.509     6.290    dut_implementacion/cifrar/iStartCipher_IBUF
    SLICE_X5Y68                                                       f  dut_implementacion/cifrar/FSM_sequential_state[3]_i_1/I1
    SLICE_X5Y68          LUT2 (Prop_lut2_I1_O)        0.053     6.343 r  dut_implementacion/cifrar/FSM_sequential_state[3]_i_1/O
                         net (fo=522, routed)         5.446    11.789    dut_implementacion/cifrar/FSM_sequential_state[3]_i_1_n_0
    SLICE_X2Y72          FDRE                                         r  dut_implementacion/cifrar/rCount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                  IBUF                                         r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.747     0.747 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     2.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        1.339     3.878    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X2Y72          FDRE                                         r  dut_implementacion/cifrar/rCount_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iStartDecipher
                            (input port)
  Destination:            dut_implementacion/descifrar/oC1_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.593ns  (logic 0.099ns (16.752%)  route 0.493ns (83.248%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.888ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  iStartDecipher (IN)
                         net (fo=0)                   0.000     0.000    iStartDecipher
    K18                                                               r  iStartDecipher_IBUF_inst/I
    K18                  IBUF (Prop_ibuf_I_O)         0.071     0.071 r  iStartDecipher_IBUF_inst/O
                         net (fo=259, routed)         0.493     0.565    dut_implementacion/descifrar/iStartDecipher_IBUF
    SLICE_X6Y95                                                       r  dut_implementacion/descifrar/oC1[101]_i_1/I1
    SLICE_X6Y95          LUT4 (Prop_lut4_I1_O)        0.028     0.593 r  dut_implementacion/descifrar/oC1[101]_i_1/O
                         net (fo=1, routed)           0.000     0.593    dut_implementacion/descifrar/p_1_in__0[101]
    SLICE_X6Y95          FDRE                                         r  dut_implementacion/descifrar/oC1_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                  IBUF                                         r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.335     0.335 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.074    clk_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.104 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        0.784     1.888    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X6Y95          FDRE                                         r  dut_implementacion/descifrar/oC1_reg[101]/C

Slack:                    inf
  Source:                 iStartDecipher
                            (input port)
  Destination:            dut_implementacion/descifrar/oC1_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.593ns  (logic 0.099ns (16.752%)  route 0.493ns (83.248%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.888ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  iStartDecipher (IN)
                         net (fo=0)                   0.000     0.000    iStartDecipher
    K18                                                               r  iStartDecipher_IBUF_inst/I
    K18                  IBUF (Prop_ibuf_I_O)         0.071     0.071 r  iStartDecipher_IBUF_inst/O
                         net (fo=259, routed)         0.493     0.565    dut_implementacion/descifrar/iStartDecipher_IBUF
    SLICE_X6Y95                                                       r  dut_implementacion/descifrar/oC1[105]_i_1/I1
    SLICE_X6Y95          LUT4 (Prop_lut4_I1_O)        0.028     0.593 r  dut_implementacion/descifrar/oC1[105]_i_1/O
                         net (fo=1, routed)           0.000     0.593    dut_implementacion/descifrar/p_1_in__0[105]
    SLICE_X6Y95          FDRE                                         r  dut_implementacion/descifrar/oC1_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                  IBUF                                         r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.335     0.335 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.074    clk_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.104 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        0.784     1.888    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X6Y95          FDRE                                         r  dut_implementacion/descifrar/oC1_reg[105]/C

Slack:                    inf
  Source:                 iStartDecipher
                            (input port)
  Destination:            dut_implementacion/descifrar/oC0_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.639ns  (logic 0.099ns (15.530%)  route 0.540ns (84.470%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  iStartDecipher (IN)
                         net (fo=0)                   0.000     0.000    iStartDecipher
    K18                                                               r  iStartDecipher_IBUF_inst/I
    K18                  IBUF (Prop_ibuf_I_O)         0.071     0.071 r  iStartDecipher_IBUF_inst/O
                         net (fo=259, routed)         0.540     0.611    dut_implementacion/descifrar/iStartDecipher_IBUF
    SLICE_X14Y101                                                     r  dut_implementacion/descifrar/oC0[114]_i_1/I1
    SLICE_X14Y101        LUT4 (Prop_lut4_I1_O)        0.028     0.639 r  dut_implementacion/descifrar/oC0[114]_i_1/O
                         net (fo=1, routed)           0.000     0.639    dut_implementacion/descifrar/oC0[114]_i_1_n_0
    SLICE_X14Y101        FDRE                                         r  dut_implementacion/descifrar/oC0_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                  IBUF                                         r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.335     0.335 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.074    clk_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.104 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        0.741     1.845    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X14Y101        FDRE                                         r  dut_implementacion/descifrar/oC0_reg[114]/C

Slack:                    inf
  Source:                 iStartDecipher
                            (input port)
  Destination:            dut_implementacion/descifrar/oC0_reg[109]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.656ns  (logic 0.099ns (15.122%)  route 0.557ns (84.878%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.888ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  iStartDecipher (IN)
                         net (fo=0)                   0.000     0.000    iStartDecipher
    K18                                                               r  iStartDecipher_IBUF_inst/I
    K18                  IBUF (Prop_ibuf_I_O)         0.071     0.071 r  iStartDecipher_IBUF_inst/O
                         net (fo=259, routed)         0.557     0.628    dut_implementacion/descifrar/iStartDecipher_IBUF
    SLICE_X6Y94                                                       r  dut_implementacion/descifrar/oC0[109]_i_1/I1
    SLICE_X6Y94          LUT4 (Prop_lut4_I1_O)        0.028     0.656 r  dut_implementacion/descifrar/oC0[109]_i_1/O
                         net (fo=1, routed)           0.000     0.656    dut_implementacion/descifrar/oC0[109]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  dut_implementacion/descifrar/oC0_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                  IBUF                                         r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.335     0.335 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.074    clk_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.104 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        0.784     1.888    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X6Y94          FDRE                                         r  dut_implementacion/descifrar/oC0_reg[109]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/descifrar/oC0_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.670ns  (logic 0.105ns (15.625%)  route 0.566ns (84.375%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.888ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L17                                                               r  rst_IBUF_inst/I
    L17                  IBUF (Prop_ibuf_I_O)         0.077     0.077 r  rst_IBUF_inst/O
                         net (fo=776, routed)         0.566     0.642    dut_implementacion/descifrar/rst_IBUF
    SLICE_X6Y94                                                       r  dut_implementacion/descifrar/oC0[111]_i_1/I0
    SLICE_X6Y94          LUT4 (Prop_lut4_I0_O)        0.028     0.670 r  dut_implementacion/descifrar/oC0[111]_i_1/O
                         net (fo=1, routed)           0.000     0.670    dut_implementacion/descifrar/oC0[111]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  dut_implementacion/descifrar/oC0_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                  IBUF                                         r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.335     0.335 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.074    clk_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.104 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        0.784     1.888    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X6Y94          FDRE                                         r  dut_implementacion/descifrar/oC0_reg[111]/C

Slack:                    inf
  Source:                 iStartDecipher
                            (input port)
  Destination:            dut_implementacion/descifrar/oC0_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.681ns  (logic 0.099ns (14.580%)  route 0.582ns (85.420%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  iStartDecipher (IN)
                         net (fo=0)                   0.000     0.000    iStartDecipher
    K18                                                               r  iStartDecipher_IBUF_inst/I
    K18                  IBUF (Prop_ibuf_I_O)         0.071     0.071 r  iStartDecipher_IBUF_inst/O
                         net (fo=259, routed)         0.582     0.653    dut_implementacion/descifrar/iStartDecipher_IBUF
    SLICE_X10Y99                                                      r  dut_implementacion/descifrar/oC0[125]_i_1/I1
    SLICE_X10Y99         LUT4 (Prop_lut4_I1_O)        0.028     0.681 r  dut_implementacion/descifrar/oC0[125]_i_1/O
                         net (fo=1, routed)           0.000     0.681    dut_implementacion/descifrar/oC0[125]_i_1_n_0
    SLICE_X10Y99         FDRE                                         r  dut_implementacion/descifrar/oC0_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                  IBUF                                         r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.335     0.335 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.074    clk_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.104 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        0.754     1.858    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X10Y99         FDRE                                         r  dut_implementacion/descifrar/oC0_reg[125]/C

Slack:                    inf
  Source:                 iStartDecipher
                            (input port)
  Destination:            dut_implementacion/descifrar/oC0_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.694ns  (logic 0.099ns (14.307%)  route 0.595ns (85.693%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  iStartDecipher (IN)
                         net (fo=0)                   0.000     0.000    iStartDecipher
    K18                                                               r  iStartDecipher_IBUF_inst/I
    K18                  IBUF (Prop_ibuf_I_O)         0.071     0.071 r  iStartDecipher_IBUF_inst/O
                         net (fo=259, routed)         0.595     0.666    dut_implementacion/descifrar/iStartDecipher_IBUF
    SLICE_X15Y100                                                     r  dut_implementacion/descifrar/oC0[115]_i_1/I1
    SLICE_X15Y100        LUT4 (Prop_lut4_I1_O)        0.028     0.694 r  dut_implementacion/descifrar/oC0[115]_i_1/O
                         net (fo=1, routed)           0.000     0.694    dut_implementacion/descifrar/oC0[115]_i_1_n_0
    SLICE_X15Y100        FDRE                                         r  dut_implementacion/descifrar/oC0_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                  IBUF                                         r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.335     0.335 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.074    clk_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.104 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        0.741     1.845    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X15Y100        FDRE                                         r  dut_implementacion/descifrar/oC0_reg[115]/C

Slack:                    inf
  Source:                 iStartDecipher
                            (input port)
  Destination:            dut_implementacion/descifrar/oC0_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.099ns (14.266%)  route 0.597ns (85.734%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  iStartDecipher (IN)
                         net (fo=0)                   0.000     0.000    iStartDecipher
    K18                                                               r  iStartDecipher_IBUF_inst/I
    K18                  IBUF (Prop_ibuf_I_O)         0.071     0.071 r  iStartDecipher_IBUF_inst/O
                         net (fo=259, routed)         0.597     0.668    dut_implementacion/descifrar/iStartDecipher_IBUF
    SLICE_X15Y100                                                     r  dut_implementacion/descifrar/oC0[127]_i_2/I1
    SLICE_X15Y100        LUT4 (Prop_lut4_I1_O)        0.028     0.696 r  dut_implementacion/descifrar/oC0[127]_i_2/O
                         net (fo=1, routed)           0.000     0.696    dut_implementacion/descifrar/oC0[127]_i_2_n_0
    SLICE_X15Y100        FDRE                                         r  dut_implementacion/descifrar/oC0_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                  IBUF                                         r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.335     0.335 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.074    clk_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.104 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        0.741     1.845    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X15Y100        FDRE                                         r  dut_implementacion/descifrar/oC0_reg[127]/C

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            dut_implementacion/cifrar/oC1_reg[117]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.713ns  (logic 0.122ns (17.146%)  route 0.590ns (82.854%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Clock Path Skew:        1.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M16                                               0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    M16                                                               r  iStartCipher_IBUF_inst/I
    M16                  IBUF (Prop_ibuf_I_O)         0.045     0.045 r  iStartCipher_IBUF_inst/O
                         net (fo=513, routed)         0.590     0.636    dut_implementacion/cifrar/iStartCipher_IBUF
    SLICE_X9Y96                                                       r  dut_implementacion/cifrar/oC1[116]_i_8/I0
    SLICE_X9Y96          LUT5 (Prop_lut5_I0_O)        0.028     0.664 r  dut_implementacion/cifrar/oC1[116]_i_8/O
                         net (fo=1, routed)           0.000     0.664    dut_implementacion/cifrar/oC1[116]_i_8_n_0
    SLICE_X9Y96                                                       r  dut_implementacion/cifrar/oC1_reg[116]_i_1/S[1]
    SLICE_X9Y96          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     0.713 r  dut_implementacion/cifrar/oC1_reg[116]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.713    dut_implementacion/cifrar/oC1_reg[116]_i_1_n_6
    SLICE_X9Y96          FDRE                                         r  dut_implementacion/cifrar/oC1_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                  IBUF                                         r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.335     0.335 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.074    clk_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.104 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        0.753     1.857    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X9Y96          FDRE                                         r  dut_implementacion/cifrar/oC1_reg[117]/C

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            dut_implementacion/cifrar/oC0_reg[117]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.717ns  (logic 0.120ns (16.771%)  route 0.596ns (83.229%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Clock Path Skew:        1.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M16                                               0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    M16                                                               r  iStartCipher_IBUF_inst/I
    M16                  IBUF (Prop_ibuf_I_O)         0.045     0.045 r  iStartCipher_IBUF_inst/O
                         net (fo=513, routed)         0.596     0.642    dut_implementacion/cifrar/iStartCipher_IBUF
    SLICE_X8Y96                                                       r  dut_implementacion/cifrar/oC0[116]_i_8/I0
    SLICE_X8Y96          LUT5 (Prop_lut5_I0_O)        0.028     0.670 r  dut_implementacion/cifrar/oC0[116]_i_8/O
                         net (fo=1, routed)           0.000     0.670    dut_implementacion/cifrar/oC0[116]_i_8_n_0
    SLICE_X8Y96                                                       r  dut_implementacion/cifrar/oC0_reg[116]_i_1/S[1]
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     0.717 r  dut_implementacion/cifrar/oC0_reg[116]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.717    dut_implementacion/cifrar/oC0_reg[116]_i_1_n_6
    SLICE_X8Y96          FDRE                                         r  dut_implementacion/cifrar/oC0_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G17                  IBUF                                         r  clk_IBUF_inst/I
    G17                  IBUF (Prop_ibuf_I_O)         0.335     0.335 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.074    clk_IBUF
    BUFGCTRL_X0Y16       BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.104 r  clk_IBUF_BUFG_inst/O
                         net (fo=2456, routed)        0.753     1.857    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X8Y96          FDRE                                         r  dut_implementacion/cifrar/oC0_reg[117]/C





