--------------------------------------------------------------------------------
Release 12.2 Trace  (lin)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

/opt/xilinx/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 3 -n 3
-fastpaths -xml lab3_top.twx lab3_top.ncd -o lab3_top.twr lab3_top.pcf -ucf
lab3_top.ucf

Design file:              lab3_top.ncd
Physical constraint file: lab3_top.pcf
Device,package,speed:     xc5vlx110t,ff1136,-3 (PRODUCTION 1.70 2010-06-22, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clock = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;

 2554 paths analyzed, 560 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.391ns.
--------------------------------------------------------------------------------

Paths for end point bicycle_fsm/fastBlink/timer_instance/timer_ff/q_3 (SLICE_X58Y57.D1), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bicycle_fsm/hbeat/flip/q_16 (FF)
  Destination:          bicycle_fsm/fastBlink/timer_instance/timer_ff/q_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.304ns (Levels of Logic = 3)
  Clock Path Skew:      -0.052ns (1.072 - 1.124)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: bicycle_fsm/hbeat/flip/q_16 to bicycle_fsm/fastBlink/timer_instance/timer_ff/q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y67.AQ      Tcko                  0.326   bicycle_fsm/hbeat/flip/q<19>
                                                       bicycle_fsm/hbeat/flip/q_16
    SLICE_X77Y66.B1      net (fanout=2)        0.628   bicycle_fsm/hbeat/flip/q<16>
    SLICE_X77Y66.B       Tilo                  0.080   bicycle_fsm/hbeat/count_en_cmp_eq000077
                                                       bicycle_fsm/hbeat/count_en_cmp_eq000021
    SLICE_X67Y62.B3      net (fanout=24)       1.158   bicycle_fsm/hbeat/count_en_cmp_eq000021
    SLICE_X67Y62.B       Tilo                  0.080   bicycle_fsm/slowBlink/timer_instance/timer_ff/q<2>
                                                       bicycle_fsm/hbeat/count_en_cmp_eq000096
    SLICE_X58Y57.D1      net (fanout=18)       1.004   bicycle_fsm/hbeat/count_en_cmp_eq0000
    SLICE_X58Y57.CLK     Tas                   0.028   bicycle_fsm/fastBlink/timer_instance/timer_ff/q<3>
                                                       bicycle_fsm/fastBlink/timer_instance/timer_ff/q_3_rstpot
                                                       bicycle_fsm/fastBlink/timer_instance/timer_ff/q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.304ns (0.514ns logic, 2.790ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bicycle_fsm/hbeat/flip/q_18 (FF)
  Destination:          bicycle_fsm/fastBlink/timer_instance/timer_ff/q_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.218ns (Levels of Logic = 3)
  Clock Path Skew:      -0.052ns (1.072 - 1.124)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: bicycle_fsm/hbeat/flip/q_18 to bicycle_fsm/fastBlink/timer_instance/timer_ff/q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y67.CQ      Tcko                  0.326   bicycle_fsm/hbeat/flip/q<19>
                                                       bicycle_fsm/hbeat/flip/q_18
    SLICE_X77Y66.B2      net (fanout=2)        0.542   bicycle_fsm/hbeat/flip/q<18>
    SLICE_X77Y66.B       Tilo                  0.080   bicycle_fsm/hbeat/count_en_cmp_eq000077
                                                       bicycle_fsm/hbeat/count_en_cmp_eq000021
    SLICE_X67Y62.B3      net (fanout=24)       1.158   bicycle_fsm/hbeat/count_en_cmp_eq000021
    SLICE_X67Y62.B       Tilo                  0.080   bicycle_fsm/slowBlink/timer_instance/timer_ff/q<2>
                                                       bicycle_fsm/hbeat/count_en_cmp_eq000096
    SLICE_X58Y57.D1      net (fanout=18)       1.004   bicycle_fsm/hbeat/count_en_cmp_eq0000
    SLICE_X58Y57.CLK     Tas                   0.028   bicycle_fsm/fastBlink/timer_instance/timer_ff/q<3>
                                                       bicycle_fsm/fastBlink/timer_instance/timer_ff/q_3_rstpot
                                                       bicycle_fsm/fastBlink/timer_instance/timer_ff/q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.218ns (0.514ns logic, 2.704ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bicycle_fsm/hbeat/flip/q_20 (FF)
  Destination:          bicycle_fsm/fastBlink/timer_instance/timer_ff/q_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.118ns (Levels of Logic = 3)
  Clock Path Skew:      -0.086ns (1.072 - 1.158)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: bicycle_fsm/hbeat/flip/q_20 to bicycle_fsm/fastBlink/timer_instance/timer_ff/q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y65.CQ      Tcko                  0.326   bicycle_fsm/hbeat/flip/q<20>
                                                       bicycle_fsm/hbeat/flip/q_20
    SLICE_X77Y66.C1      net (fanout=2)        0.635   bicycle_fsm/hbeat/flip/q<20>
    SLICE_X77Y66.C       Tilo                  0.080   bicycle_fsm/hbeat/count_en_cmp_eq000077
                                                       bicycle_fsm/hbeat/count_en_cmp_eq000077
    SLICE_X67Y62.B2      net (fanout=24)       0.965   bicycle_fsm/hbeat/count_en_cmp_eq000077
    SLICE_X67Y62.B       Tilo                  0.080   bicycle_fsm/slowBlink/timer_instance/timer_ff/q<2>
                                                       bicycle_fsm/hbeat/count_en_cmp_eq000096
    SLICE_X58Y57.D1      net (fanout=18)       1.004   bicycle_fsm/hbeat/count_en_cmp_eq0000
    SLICE_X58Y57.CLK     Tas                   0.028   bicycle_fsm/fastBlink/timer_instance/timer_ff/q<3>
                                                       bicycle_fsm/fastBlink/timer_instance/timer_ff/q_3_rstpot
                                                       bicycle_fsm/fastBlink/timer_instance/timer_ff/q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.118ns (0.514ns logic, 2.604ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Paths for end point bicycle_fsm/fastBlink/timer_instance/timer_ff/q_2 (SLICE_X58Y57.C1), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bicycle_fsm/hbeat/flip/q_16 (FF)
  Destination:          bicycle_fsm/fastBlink/timer_instance/timer_ff/q_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.297ns (Levels of Logic = 3)
  Clock Path Skew:      -0.052ns (1.072 - 1.124)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: bicycle_fsm/hbeat/flip/q_16 to bicycle_fsm/fastBlink/timer_instance/timer_ff/q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y67.AQ      Tcko                  0.326   bicycle_fsm/hbeat/flip/q<19>
                                                       bicycle_fsm/hbeat/flip/q_16
    SLICE_X77Y66.B1      net (fanout=2)        0.628   bicycle_fsm/hbeat/flip/q<16>
    SLICE_X77Y66.B       Tilo                  0.080   bicycle_fsm/hbeat/count_en_cmp_eq000077
                                                       bicycle_fsm/hbeat/count_en_cmp_eq000021
    SLICE_X67Y62.B3      net (fanout=24)       1.158   bicycle_fsm/hbeat/count_en_cmp_eq000021
    SLICE_X67Y62.B       Tilo                  0.080   bicycle_fsm/slowBlink/timer_instance/timer_ff/q<2>
                                                       bicycle_fsm/hbeat/count_en_cmp_eq000096
    SLICE_X58Y57.C1      net (fanout=18)       0.995   bicycle_fsm/hbeat/count_en_cmp_eq0000
    SLICE_X58Y57.CLK     Tas                   0.030   bicycle_fsm/fastBlink/timer_instance/timer_ff/q<3>
                                                       bicycle_fsm/fastBlink/timer_instance/counter_in<2>1
                                                       bicycle_fsm/fastBlink/timer_instance/timer_ff/q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.297ns (0.516ns logic, 2.781ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bicycle_fsm/hbeat/flip/q_18 (FF)
  Destination:          bicycle_fsm/fastBlink/timer_instance/timer_ff/q_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.211ns (Levels of Logic = 3)
  Clock Path Skew:      -0.052ns (1.072 - 1.124)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: bicycle_fsm/hbeat/flip/q_18 to bicycle_fsm/fastBlink/timer_instance/timer_ff/q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y67.CQ      Tcko                  0.326   bicycle_fsm/hbeat/flip/q<19>
                                                       bicycle_fsm/hbeat/flip/q_18
    SLICE_X77Y66.B2      net (fanout=2)        0.542   bicycle_fsm/hbeat/flip/q<18>
    SLICE_X77Y66.B       Tilo                  0.080   bicycle_fsm/hbeat/count_en_cmp_eq000077
                                                       bicycle_fsm/hbeat/count_en_cmp_eq000021
    SLICE_X67Y62.B3      net (fanout=24)       1.158   bicycle_fsm/hbeat/count_en_cmp_eq000021
    SLICE_X67Y62.B       Tilo                  0.080   bicycle_fsm/slowBlink/timer_instance/timer_ff/q<2>
                                                       bicycle_fsm/hbeat/count_en_cmp_eq000096
    SLICE_X58Y57.C1      net (fanout=18)       0.995   bicycle_fsm/hbeat/count_en_cmp_eq0000
    SLICE_X58Y57.CLK     Tas                   0.030   bicycle_fsm/fastBlink/timer_instance/timer_ff/q<3>
                                                       bicycle_fsm/fastBlink/timer_instance/counter_in<2>1
                                                       bicycle_fsm/fastBlink/timer_instance/timer_ff/q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.211ns (0.516ns logic, 2.695ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bicycle_fsm/hbeat/flip/q_20 (FF)
  Destination:          bicycle_fsm/fastBlink/timer_instance/timer_ff/q_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.111ns (Levels of Logic = 3)
  Clock Path Skew:      -0.086ns (1.072 - 1.158)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: bicycle_fsm/hbeat/flip/q_20 to bicycle_fsm/fastBlink/timer_instance/timer_ff/q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y65.CQ      Tcko                  0.326   bicycle_fsm/hbeat/flip/q<20>
                                                       bicycle_fsm/hbeat/flip/q_20
    SLICE_X77Y66.C1      net (fanout=2)        0.635   bicycle_fsm/hbeat/flip/q<20>
    SLICE_X77Y66.C       Tilo                  0.080   bicycle_fsm/hbeat/count_en_cmp_eq000077
                                                       bicycle_fsm/hbeat/count_en_cmp_eq000077
    SLICE_X67Y62.B2      net (fanout=24)       0.965   bicycle_fsm/hbeat/count_en_cmp_eq000077
    SLICE_X67Y62.B       Tilo                  0.080   bicycle_fsm/slowBlink/timer_instance/timer_ff/q<2>
                                                       bicycle_fsm/hbeat/count_en_cmp_eq000096
    SLICE_X58Y57.C1      net (fanout=18)       0.995   bicycle_fsm/hbeat/count_en_cmp_eq0000
    SLICE_X58Y57.CLK     Tas                   0.030   bicycle_fsm/fastBlink/timer_instance/timer_ff/q<3>
                                                       bicycle_fsm/fastBlink/timer_instance/counter_in<2>1
                                                       bicycle_fsm/fastBlink/timer_instance/timer_ff/q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.111ns (0.516ns logic, 2.595ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Paths for end point bicycle_fsm/fastBlink/timer_instance/timer_ff/q_7 (SLICE_X59Y58.D1), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bicycle_fsm/hbeat/flip/q_16 (FF)
  Destination:          bicycle_fsm/fastBlink/timer_instance/timer_ff/q_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.267ns (Levels of Logic = 3)
  Clock Path Skew:      -0.069ns (1.055 - 1.124)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: bicycle_fsm/hbeat/flip/q_16 to bicycle_fsm/fastBlink/timer_instance/timer_ff/q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y67.AQ      Tcko                  0.326   bicycle_fsm/hbeat/flip/q<19>
                                                       bicycle_fsm/hbeat/flip/q_16
    SLICE_X77Y66.B1      net (fanout=2)        0.628   bicycle_fsm/hbeat/flip/q<16>
    SLICE_X77Y66.B       Tilo                  0.080   bicycle_fsm/hbeat/count_en_cmp_eq000077
                                                       bicycle_fsm/hbeat/count_en_cmp_eq000021
    SLICE_X67Y62.B3      net (fanout=24)       1.158   bicycle_fsm/hbeat/count_en_cmp_eq000021
    SLICE_X67Y62.B       Tilo                  0.080   bicycle_fsm/slowBlink/timer_instance/timer_ff/q<2>
                                                       bicycle_fsm/hbeat/count_en_cmp_eq000096
    SLICE_X59Y58.D1      net (fanout=18)       0.967   bicycle_fsm/hbeat/count_en_cmp_eq0000
    SLICE_X59Y58.CLK     Tas                   0.028   bicycle_fsm/fastBlink/timer_instance/timer_ff/q<7>
                                                       bicycle_fsm/fastBlink/timer_instance/counter_in<7>
                                                       bicycle_fsm/fastBlink/timer_instance/timer_ff/q_7
    -------------------------------------------------  ---------------------------
    Total                                      3.267ns (0.514ns logic, 2.753ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bicycle_fsm/hbeat/flip/q_18 (FF)
  Destination:          bicycle_fsm/fastBlink/timer_instance/timer_ff/q_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.181ns (Levels of Logic = 3)
  Clock Path Skew:      -0.069ns (1.055 - 1.124)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: bicycle_fsm/hbeat/flip/q_18 to bicycle_fsm/fastBlink/timer_instance/timer_ff/q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y67.CQ      Tcko                  0.326   bicycle_fsm/hbeat/flip/q<19>
                                                       bicycle_fsm/hbeat/flip/q_18
    SLICE_X77Y66.B2      net (fanout=2)        0.542   bicycle_fsm/hbeat/flip/q<18>
    SLICE_X77Y66.B       Tilo                  0.080   bicycle_fsm/hbeat/count_en_cmp_eq000077
                                                       bicycle_fsm/hbeat/count_en_cmp_eq000021
    SLICE_X67Y62.B3      net (fanout=24)       1.158   bicycle_fsm/hbeat/count_en_cmp_eq000021
    SLICE_X67Y62.B       Tilo                  0.080   bicycle_fsm/slowBlink/timer_instance/timer_ff/q<2>
                                                       bicycle_fsm/hbeat/count_en_cmp_eq000096
    SLICE_X59Y58.D1      net (fanout=18)       0.967   bicycle_fsm/hbeat/count_en_cmp_eq0000
    SLICE_X59Y58.CLK     Tas                   0.028   bicycle_fsm/fastBlink/timer_instance/timer_ff/q<7>
                                                       bicycle_fsm/fastBlink/timer_instance/counter_in<7>
                                                       bicycle_fsm/fastBlink/timer_instance/timer_ff/q_7
    -------------------------------------------------  ---------------------------
    Total                                      3.181ns (0.514ns logic, 2.667ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bicycle_fsm/hbeat/flip/q_20 (FF)
  Destination:          bicycle_fsm/fastBlink/timer_instance/timer_ff/q_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.081ns (Levels of Logic = 3)
  Clock Path Skew:      -0.103ns (1.055 - 1.158)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: bicycle_fsm/hbeat/flip/q_20 to bicycle_fsm/fastBlink/timer_instance/timer_ff/q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y65.CQ      Tcko                  0.326   bicycle_fsm/hbeat/flip/q<20>
                                                       bicycle_fsm/hbeat/flip/q_20
    SLICE_X77Y66.C1      net (fanout=2)        0.635   bicycle_fsm/hbeat/flip/q<20>
    SLICE_X77Y66.C       Tilo                  0.080   bicycle_fsm/hbeat/count_en_cmp_eq000077
                                                       bicycle_fsm/hbeat/count_en_cmp_eq000077
    SLICE_X67Y62.B2      net (fanout=24)       0.965   bicycle_fsm/hbeat/count_en_cmp_eq000077
    SLICE_X67Y62.B       Tilo                  0.080   bicycle_fsm/slowBlink/timer_instance/timer_ff/q<2>
                                                       bicycle_fsm/hbeat/count_en_cmp_eq000096
    SLICE_X59Y58.D1      net (fanout=18)       0.967   bicycle_fsm/hbeat/count_en_cmp_eq0000
    SLICE_X59Y58.CLK     Tas                   0.028   bicycle_fsm/fastBlink/timer_instance/timer_ff/q<7>
                                                       bicycle_fsm/fastBlink/timer_instance/counter_in<7>
                                                       bicycle_fsm/fastBlink/timer_instance/timer_ff/q_7
    -------------------------------------------------  ---------------------------
    Total                                      3.081ns (0.514ns logic, 2.567ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point bpu_up/debounce/state/q_0 (SLICE_X79Y50.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.390ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bpu_up/debounce/state/q_1 (FF)
  Destination:          bpu_up/debounce/state/q_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.390ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: bpu_up/debounce/state/q_1 to bpu_up/debounce/state/q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y50.BQ      Tcko                  0.300   bpu_up/debounce/state/q<0>
                                                       bpu_up/debounce/state/q_1
    SLICE_X79Y50.C6      net (fanout=3)        0.218   bpu_up/debounce/state/q<1>
    SLICE_X79Y50.CLK     Tah         (-Th)     0.128   bpu_up/debounce/state/q<0>
                                                       bpu_up/debounce/next_state_d<0>1
                                                       bpu_up/debounce/state/q_0
    -------------------------------------------------  ---------------------------
    Total                                      0.390ns (0.172ns logic, 0.218ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Paths for end point bicycle_fsm/slowBlink/shifter_instance/flipflop/q_3 (SLICE_X68Y57.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bicycle_fsm/slowBlink/shifter_instance/flipflop/q_1 (FF)
  Destination:          bicycle_fsm/slowBlink/shifter_instance/flipflop/q_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.409ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.124 - 0.114)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: bicycle_fsm/slowBlink/shifter_instance/flipflop/q_1 to bicycle_fsm/slowBlink/shifter_instance/flipflop/q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y56.CQ      Tcko                  0.318   bicycle_fsm/slowBlink/shifter_instance/flipflop/q<1>
                                                       bicycle_fsm/slowBlink/shifter_instance/flipflop/q_1
    SLICE_X68Y57.A6      net (fanout=5)        0.242   bicycle_fsm/slowBlink/shifter_instance/flipflop/q<1>
    SLICE_X68Y57.CLK     Tah         (-Th)     0.151   bicycle_fsm/slowBlink/shifter_instance/flipflop/q<3>
                                                       bicycle_fsm/slowBlink/shifter_instance/next<3>1
                                                       bicycle_fsm/slowBlink/shifter_instance/flipflop/q_3
    -------------------------------------------------  ---------------------------
    Total                                      0.409ns (0.167ns logic, 0.242ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point bicycle_fsm/slowBlink/timer_instance/timer_ff/q_0 (SLICE_X67Y62.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.400ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bicycle_fsm/slowBlink/timer_instance/timer_ff/q_0 (FF)
  Destination:          bicycle_fsm/slowBlink/timer_instance/timer_ff/q_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.400ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: bicycle_fsm/slowBlink/timer_instance/timer_ff/q_0 to bicycle_fsm/slowBlink/timer_instance/timer_ff/q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y62.AQ      Tcko                  0.300   bicycle_fsm/slowBlink/timer_instance/timer_ff/q<2>
                                                       bicycle_fsm/slowBlink/timer_instance/timer_ff/q_0
    SLICE_X67Y62.A6      net (fanout=10)       0.230   bicycle_fsm/slowBlink/timer_instance/timer_ff/q<0>
    SLICE_X67Y62.CLK     Tah         (-Th)     0.130   bicycle_fsm/slowBlink/timer_instance/timer_ff/q<2>
                                                       bicycle_fsm/slowBlink/timer_instance/counter_in<0>1
                                                       bicycle_fsm/slowBlink/timer_instance/timer_ff/q_0
    -------------------------------------------------  ---------------------------
    Total                                      0.400ns (0.170ns logic, 0.230ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.800ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.600ns (Twpl)
  Physical resource: bpu_right/sync/ff3/q<0>/CLK
  Logical resource: bpu_right/sync/ff3/Mshreg_q_0/CLK
  Location pin: SLICE_X84Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.800ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.600ns (Twph)
  Physical resource: bpu_right/sync/ff3/q<0>/CLK
  Logical resource: bpu_right/sync/ff3/Mshreg_q_0/CLK
  Location pin: SLICE_X84Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.800ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.600ns (Twpl)
  Physical resource: bpu_up/sync/ff3/q<0>/CLK
  Logical resource: bpu_up/sync/ff3/Mshreg_q_0/CLK
  Location pin: SLICE_X88Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.391|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2554 paths, 0 nets, and 761 connections

Design statistics:
   Minimum period:   3.391ns{1}   (Maximum frequency: 294.898MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Oct 22 18:11:16 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 293 MB



