module top_module (
    input a,
    input b,
    output q
);

    // Implement the AND gate logic
    assign q = a & b;

endmodule
