{"hands_on_practices": [{"introduction": "Understanding fan-out begins with the fundamental electrical limits of a logic gate. This first practice focuses on the \"sinking\" capability of a gate's output, which is its ability to absorb current from the inputs it drives when in a logic LOW state [@problem_id:1934516]. By calculating the maximum number of inputs a single output can support based on its low-level current specifications, you will grasp a core principle that governs digital circuit connectivity.", "problem": "In digital logic design, the \"fan-out\" of a logic gate specifies the maximum number of standard inputs of gates in the same logic family that its output can reliably drive. This limitation is determined by the current sourcing and sinking capabilities of the gate's output stage.\n\nAn engineer is characterizing a new custom logic family. When a gate's output is in the logic LOW state, it acts as a current sink for any inputs it is driving. The engineer has determined the following specifications for this family:\n\n1.  The maximum current a single gate output can sink while maintaining a valid logic LOW voltage is defined as the maximum output low-level current, $I_{OL_{max}} = 16.0$ milliamperes (mA).\n2.  The current required by a single standard gate input to register a logic LOW signal is defined as the input low-level current, $I_{IL} = 0.80$ mA.\n\nCalculate the maximum number of standard gate inputs from this logic family that a single gate output can drive while guaranteeing a valid logic LOW state for all driven inputs. This integer value is the low-state fan-out ($N_{L}$).", "solution": "When the output is at logic LOW, it must sink the sum of the input low-level currents of all driven inputs. Let $N_{L}$ be the number of driven inputs. The required condition for maintaining a valid LOW is that the total sink current does not exceed the maximum output low-level current:\n$$\nN_{L} I_{IL} \\leq I_{OL_{max}}.\n$$\nSolving for $N_{L}$ gives\n$$\nN_{L} \\leq \\frac{I_{OL_{max}}}{I_{IL}}.\n$$\nSubstituting the given values yields\n$$\n\\frac{I_{OL_{max}}}{I_{IL}} = \\frac{16.0 \\, \\text{mA}}{0.80 \\, \\text{mA}} = 20.\n$$\nSince fan-out must be an integer and must not exceed the ratio, the maximum guaranteed low-state fan-out is\n$$\nN_{L} = \\left\\lfloor 20 \\right\\rfloor = 20.\n$$", "answer": "$$\\boxed{20}$$", "id": "1934516"}, {"introduction": "A reliable digital connection must work correctly in both logic HIGH and logic LOW states. This exercise expands on the previous concept by requiring you to consider both current sourcing ($I_{OH}$) and current sinking ($I_{OL}$) capabilities of a driving gate [@problem_id:1934483]. You will learn the critical design rule that the overall fan-out is limited by the more restrictive of these two conditions, ensuring functionality across all logic levels.", "problem": "An engineer is designing a custom logic circuit for a data acquisition system. A central control gate's output, labeled `ENABLE`, is used to simultaneously activate several identical processing modules. For the system to function correctly, the `ENABLE` gate must be able to drive all connected modules without its output voltage dropping out of the valid logic level specifications. The electrical characteristics of the gates are provided below.\n\nThe `ENABLE` gate's output specifications are:\n- Maximum current it can source while maintaining a valid HIGH level, $I_{OH,max} = 1.8 \\, \\text{mA}$.\n- Maximum current it can sink while maintaining a valid LOW level, $I_{OL,max} = 30 \\, \\text{mA}$.\n\nThe input specifications for each processing module are:\n- Current drawn by the input when driven HIGH, $I_{IH} = 60 \\, \\mu\\text{A}$.\n- Current flowing out of the input when driven LOW, $I_{IL} = -2.5 \\, \\text{mA}$. (The negative sign indicates current flows out of the input pin and must be sunk by the driving gate).\n\nCalculate the maximum number of processing modules that can be reliably driven by a single `ENABLE` gate. The answer must be an integer.", "solution": "Let $N$ be the number of identical processing modules driven by the single ENABLE gate. For reliable operation, the ENABLE output must meet both sourcing (HIGH) and sinking (LOW) current limits.\n\nWhen ENABLE is HIGH, the driver sources current to all inputs. The total sourced current is $N I_{IH}$ and must not exceed $I_{OH,max}$:\n$$\nN I_{IH} \\leq I_{OH,max} \\quad \\Rightarrow \\quad N \\leq \\frac{I_{OH,max}}{I_{IH}}.\n$$\nSubstituting the given values $I_{OH,max} = 1.8 \\times 10^{-3} \\, \\text{A}$ and $I_{IH} = 60 \\times 10^{-6} \\, \\text{A}$,\n$$\nN \\leq \\frac{1.8 \\times 10^{-3}}{60 \\times 10^{-6}} = \\frac{1.8}{60} \\times 10^{3} = 0.03 \\times 10^{3} = 30.\n$$\nThus, the HIGH-level fan-out limit is $N_{H} = 30$.\n\nWhen ENABLE is LOW, each input sources current out of the input pin that must be sunk by the driver. The magnitude per input is $|I_{IL}|$. The total sink current is $N |I_{IL}|$ and must not exceed $I_{OL,max}$:\n$$\nN |I_{IL}| \\leq I_{OL,max} \\quad \\Rightarrow \\quad N \\leq \\frac{I_{OL,max}}{|I_{IL}|}.\n$$\nSubstituting the given values $I_{OL,max} = 30 \\times 10^{-3} \\, \\text{A}$ and $|I_{IL}| = 2.5 \\times 10^{-3} \\, \\text{A}$,\n$$\nN \\leq \\frac{30 \\times 10^{-3}}{2.5 \\times 10^{-3}} = \\frac{30}{2.5} = 12.\n$$\nThus, the LOW-level fan-out limit is $N_{L} = 12$.\n\nTo satisfy both logic levels, the maximum number of modules is the minimum of these two limits:\n$$\nN_{\\max} = \\min\\{N_{H}, N_{L}\\} = \\min\\{30, 12\\} = 12.\n$$\nSince $N$ must be an integer, the result is $N_{\\max} = 12$.", "answer": "$$\\boxed{12}$$", "id": "1934483"}, {"introduction": "In practical circuit design, it is common to connect components from different logic families, each with unique electrical characteristics. This final practice applies your understanding of fan-out to a real-world scenario involving interfacing standard TTL with Low-power Schottky TTL (LS-TTL) [@problem_id:1934517]. This task demonstrates the importance of consulting datasheets and performing a complete fan-out analysis to guarantee compatibility between different types of digital integrated circuits.", "problem": "An engineer is designing a digital circuit interface where a single output from a control unit must drive the inputs of multiple identical peripheral devices. The control unit's output driver is a standard Transistor-Transistor Logic (TTL) gate. The inputs to the peripheral devices are implemented using Low-power Schottky TTL (LS-TTL) gates. To ensure reliable operation, the driver gate must be able to supply or sink the required current for all connected peripheral inputs in both HIGH and LOW logic states.\n\nThe current specifications for the logic families are as follows:\n\nFor the driving gate (Standard TTL):\n- Maximum output HIGH-level current, $I_{OH} = -400 \\, \\mu\\text{A}$\n- Maximum output LOW-level current, $I_{OL} = 16 \\, \\text{mA}$\n\nFor each of the driven gates (LS-TTL):\n- Maximum input HIGH-level current, $I_{IH} = 20 \\, \\mu\\text{A}$\n- Maximum input LOW-level current, $I_{IL} = -360 \\, \\mu\\text{A}$\n\nBy convention, current flowing out of a node is negative, and current flowing into a node is positive.\n\nDetermine the maximum number of peripheral inputs that can be simultaneously and reliably driven by the single control unit output. Your answer must be an integer.", "solution": "The problem asks for the fan-out of a standard Transistor-Transistor Logic (TTL) gate when it is driving multiple Low-power Schottky TTL (LS-TTL) gate inputs. The fan-out is the maximum number of inputs that a single output can reliably drive. This is limited by the current sourcing and sinking capabilities of the driving gate. We must calculate the fan-out for both the HIGH logic state and the LOW logic state and then choose the smaller of the two values, as the connection must be reliable under all conditions.\n\n**Step 1: Calculate the High-Level Fan-Out ($N_H$)**\n\nWhen the output of the driving gate is at a HIGH logic level, it sources current to the inputs of the driven gates. The total current sourced by the driver, $|I_{OH}|$, must be greater than or equal to the sum of the currents required by all the driven inputs, $N_H \\times |I_{IH}|$.\n\nThe high-level fan-out, $N_H$, is therefore given by the ratio of the driver's maximum output source current to the load's required input current. Since the number of gates must be an integer, we take the floor of this ratio.\n\n$$N_H = \\left\\lfloor \\frac{|I_{OH}|}{|I_{IH}|} \\right\\rfloor$$\n\nUsing the provided values:\n$|I_{OH}| = |-400 \\, \\mu\\text{A}| = 400 \\, \\mu\\text{A}$\n$|I_{IH}| = |20 \\, \\mu\\text{A}| = 20 \\, \\mu\\text{A}$\n\n$$N_H = \\left\\lfloor \\frac{400 \\, \\mu\\text{A}}{20 \\, \\mu\\text{A}} \\right\\rfloor = \\lfloor 20 \\rfloor = 20$$\n\nSo, in the HIGH state, the driver can support a maximum of 20 LS-TTL inputs.\n\n**Step 2: Calculate the Low-Level Fan-Out ($N_L$)**\n\nWhen the output of the driving gate is at a LOW logic level, it sinks current from the inputs of the driven gates. The total current that the driver can sink, $|I_{OL}|$, must be greater than or equal to the sum of the currents flowing from all the driven inputs, $N_L \\times |I_{IL}|$.\n\nThe low-level fan-out, $N_L$, is given by the ratio of the driver's maximum output sink current to the load's input current. Again, we take the floor of the ratio.\n\n$$N_L = \\left\\lfloor \\frac{|I_{OL}|}{|I_{IL}|} \\right\\rfloor$$\n\nUsing the provided values, we must first ensure the units are consistent. We will convert milliamperes (mA) to microamperes (ÂµA) where $1 \\, \\text{mA} = 1000 \\, \\mu\\text{A}$.\n$|I_{OL}| = |16 \\, \\text{mA}| = 16 \\, \\text{mA} = 16000 \\, \\mu\\text{A}$\n$|I_{IL}| = |-360 \\, \\mu\\text{A}| = 360 \\, \\mu\\text{A}$\n\n$$N_L = \\left\\lfloor \\frac{16000 \\, \\mu\\text{A}}{360 \\, \\mu\\text{A}} \\right\\rfloor = \\left\\lfloor \\frac{1600}{36} \\right\\rfloor = \\left\\lfloor \\frac{400}{9} \\right\\rfloor = \\lfloor 44.44... \\rfloor = 44$$\n\nSo, in the LOW state, the driver can support a maximum of 44 LS-TTL inputs.\n\n**Step 3: Determine the Overall Fan-Out**\n\nThe circuit must operate reliably in both the HIGH and LOW states. Therefore, the maximum number of gates that can be driven is limited by the worst-case scenario. This is the minimum of the high-level fan-out and the low-level fan-out.\n\n$$N = \\min(N_H, N_L)$$\n\nSubstituting the calculated values:\n\n$$N = \\min(20, 44) = 20$$\n\nThus, the standard TTL gate can reliably drive a maximum of 20 LS-TTL inputs. Although it could sink the current from 44 inputs in the LOW state, it can only source enough current for 20 inputs in the HIGH state, making the high-level condition the limiting factor.", "answer": "$$\\boxed{20}$$", "id": "1934517"}]}