
;; Function LL_SetFlashLatency.part.0 (LL_SetFlashLatency.part.0, funcdef_no=642, decl_uid=11266, cgraph_uid=647, symbol_order=648)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 25 n_edges 34 count 25 (    1)


LL_SetFlashLatency.part.0

Dataflow summary:
def_info->table_size = 74, use_info->table_size = 165
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,24u} r13={1d,24u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={13d,10u} r102={1d,24u} r103={1d,23u} r113={1d,1u} r115={1d,1u} r117={10d,5u} r118={1d,1u} r119={1d,2u} r121={1d,2u} r126={2d,2u} r127={1d,10u,8e} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r139={1d,1u} r140={1d,1u} r143={1d,1u} r144={1d,4u} r145={1d,1u} r148={1d,1u} r150={1d,1u} r154={1d,1u} 
;;    total ref usage 234{74d,152u,8e} in 110{110 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d37(102){ }d38(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 11 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 127 128 129 154
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 127 128 129 154
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127

( 2 )->[3]->( 13 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ }u10(13){ }u11(102){ }u12(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 100 [cc] 130
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; live  gen 	 100 [cc] 130
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127

( 3 )->[4]->( 14 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(7){ }u18(13){ }u19(102){ }u20(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 100 [cc] 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; live  gen 	 100 [cc] 131
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127

( 4 )->[5]->( 15 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(7){ }u26(13){ }u27(102){ }u28(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 100 [cc] 132
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; live  gen 	 100 [cc] 132
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127

( 5 )->[6]->( 16 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u33(7){ }u34(13){ }u35(102){ }u36(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 100 [cc] 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; live  gen 	 100 [cc] 133
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127

( 6 )->[7]->( 17 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u41(7){ }u42(13){ }u43(102){ }u44(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 100 [cc] 134
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; live  gen 	 100 [cc] 134
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127

( 7 )->[8]->( 18 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u49(7){ }u50(13){ }u51(102){ }u52(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 100 [cc] 135
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; live  gen 	 100 [cc] 135
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127

( 8 )->[9]->( 19 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u57(7){ }u58(13){ }u59(102){ }u60(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 100 [cc] 136
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; live  gen 	 100 [cc] 136
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127

( 9 )->[10]->( 21 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u65(7){ }u66(13){ }u67(102){ }u68(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 100 [cc] 117 139
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; live  gen 	 117 139
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117

( 2 )->[11]->( 20 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u73(7){ }u74(13){ }u75(102){ }u76(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 100 [cc] 140
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; live  gen 	 100 [cc] 140
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127

( 11 )->[12]->( 21 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u81(7){ }u82(13){ }u83(102){ }u84(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 100 [cc] 117 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; live  gen 	 117 143
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117

( 3 )->[13]->( 21 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u89(7){ }u90(13){ }u91(102){ }u92(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 117
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117

( 4 )->[14]->( 21 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u93(7){ }u94(13){ }u95(102){ }u96(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 117
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117

( 5 )->[15]->( 21 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u97(7){ }u98(13){ }u99(102){ }u100(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 117
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117

( 6 )->[16]->( 21 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u101(7){ }u102(13){ }u103(102){ }u104(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 117
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117

( 7 )->[17]->( 21 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u105(7){ }u106(13){ }u107(102){ }u108(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 117
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117

( 8 )->[18]->( 21 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u109(7){ }u110(13){ }u111(102){ }u112(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 117
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117

( 9 )->[19]->( 21 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u113(7){ }u114(13){ }u115(102){ }u116(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 117
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117

( 11 )->[20]->( 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u117(7){ }u118(13){ }u119(102){ }u120(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 117
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117

( 17 16 10 12 13 14 15 18 20 19 )->[21]->( 22 23 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u121(7){ }u122(13){ }u123(102){ }u124(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc] 115 118 119 144 145 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 100 [cc] 115 118 119 144 145 148
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 144
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 144

( 21 )->[22]->( 24 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u139(7){ }u140(13){ }u141(102){ }u142(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 144
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 144
;; lr  def 	 100 [cc] 121 126 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 144
;; live  gen 	 121 126 150
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126

( 21 )->[23]->( 24 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u150(7){ }u151(13){ }u152(102){ }u153(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 126
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 126
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126

( 23 22 )->[24]->( 1 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u154(7){ }u155(13){ }u156(102){ }u157(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 24 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u161(0){ }u162(7){ }u163(13){ }u164(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 22 to worklist
  Adding insn 19 to worklist
  Adding insn 29 to worklist
  Adding insn 36 to worklist
  Adding insn 43 to worklist
  Adding insn 50 to worklist
  Adding insn 57 to worklist
  Adding insn 64 to worklist
  Adding insn 71 to worklist
  Adding insn 218 to worklist
  Adding insn 89 to worklist
  Adding insn 220 to worklist
  Adding insn 222 to worklist
  Adding insn 224 to worklist
  Adding insn 226 to worklist
  Adding insn 228 to worklist
  Adding insn 230 to worklist
  Adding insn 232 to worklist
  Adding insn 234 to worklist
  Adding insn 127 to worklist
  Adding insn 120 to worklist
  Adding insn 111 to worklist
  Adding insn 107 to worklist
  Adding insn 236 to worklist
  Adding insn 135 to worklist
  Adding insn 155 to worklist
Finished finding needed instructions:
processing block 24 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 154 to worklist
processing block 22 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
  Adding insn 145 to worklist
  Adding insn 141 to worklist
processing block 23 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126
  Adding insn 12 to worklist
processing block 21 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 144
  Adding insn 126 to worklist
  Adding insn 125 to worklist
  Adding insn 109 to worklist
  Adding insn 108 to worklist
  Adding insn 106 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
  Adding insn 6 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
  Adding insn 7 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
  Adding insn 8 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
  Adding insn 9 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
  Adding insn 10 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
  Adding insn 5 to worklist
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
  Adding insn 4 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
  Adding insn 78 to worklist
  Adding insn 76 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
  Adding insn 70 to worklist
  Adding insn 69 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
  Adding insn 63 to worklist
  Adding insn 62 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
  Adding insn 56 to worklist
  Adding insn 55 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
  Adding insn 49 to worklist
  Adding insn 48 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
  Adding insn 42 to worklist
  Adding insn 41 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
  Adding insn 35 to worklist
  Adding insn 34 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
  Adding insn 28 to worklist
  Adding insn 27 to worklist
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
  Adding insn 11 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
  Adding insn 96 to worklist
  Adding insn 94 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
  Adding insn 88 to worklist
  Adding insn 87 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
  Adding insn 21 to worklist
  Adding insn 20 to worklist
  Adding insn 18 to worklist
  Adding insn 2 to worklist
  Adding insn 217 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 25 n_edges 34 count 25 (    1)

Pass 0 for finding pseudo/allocno costs


  r154 costs: LO_REGS:1054 HI_REGS:1054 CALLER_SAVE_REGS:1054 EVEN_REG:1054 GENERAL_REGS:1054 VFP_D0_D7_REGS:13175 VFP_LO_REGS:13175 ALL_REGS:13175 MEM:5797
  r150 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:14940 VFP_LO_REGS:14940 ALL_REGS:14940 MEM:9960
  r148 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15810 VFP_LO_REGS:15810 ALL_REGS:15810 MEM:10540
  r145 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15810 VFP_LO_REGS:15810 ALL_REGS:15810 MEM:10540
  r144 costs: LO_REGS:0 HI_REGS:1054 CALLER_SAVE_REGS:1054 EVEN_REG:1054 GENERAL_REGS:1054 VFP_D0_D7_REGS:38563 VFP_LO_REGS:38563 ALL_REGS:38563 MEM:23425
  r143 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5046 VFP_LO_REGS:5046 ALL_REGS:5046 MEM:2610
  r140 costs: LO_REGS:0 HI_REGS:696 CALLER_SAVE_REGS:696 EVEN_REG:696 GENERAL_REGS:696 VFP_D0_D7_REGS:10092 VFP_LO_REGS:10092 ALL_REGS:10092 MEM:5220
  r139 costs: LO_REGS:0 HI_REGS:2 CALLER_SAVE_REGS:2 EVEN_REG:2 GENERAL_REGS:2 VFP_D0_D7_REGS:29 VFP_LO_REGS:29 ALL_REGS:29 MEM:15
  r136 costs: LO_REGS:0 HI_REGS:4 CALLER_SAVE_REGS:4 EVEN_REG:4 GENERAL_REGS:4 VFP_D0_D7_REGS:58 VFP_LO_REGS:58 ALL_REGS:58 MEM:30
  r135 costs: LO_REGS:0 HI_REGS:10 CALLER_SAVE_REGS:10 EVEN_REG:10 GENERAL_REGS:10 VFP_D0_D7_REGS:145 VFP_LO_REGS:145 ALL_REGS:145 MEM:75
  r134 costs: LO_REGS:0 HI_REGS:22 CALLER_SAVE_REGS:22 EVEN_REG:22 GENERAL_REGS:22 VFP_D0_D7_REGS:319 VFP_LO_REGS:319 ALL_REGS:319 MEM:165
  r133 costs: LO_REGS:0 HI_REGS:44 CALLER_SAVE_REGS:44 EVEN_REG:44 GENERAL_REGS:44 VFP_D0_D7_REGS:638 VFP_LO_REGS:638 ALL_REGS:638 MEM:330
  r132 costs: LO_REGS:0 HI_REGS:88 CALLER_SAVE_REGS:88 EVEN_REG:88 GENERAL_REGS:88 VFP_D0_D7_REGS:1276 VFP_LO_REGS:1276 ALL_REGS:1276 MEM:660
  r131 costs: LO_REGS:0 HI_REGS:178 CALLER_SAVE_REGS:178 EVEN_REG:178 GENERAL_REGS:178 VFP_D0_D7_REGS:2581 VFP_LO_REGS:2581 ALL_REGS:2581 MEM:1335
  r130 costs: LO_REGS:0 HI_REGS:358 CALLER_SAVE_REGS:358 EVEN_REG:358 GENERAL_REGS:358 VFP_D0_D7_REGS:5191 VFP_LO_REGS:5191 ALL_REGS:5191 MEM:2685
  r129 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15810 VFP_LO_REGS:15810 ALL_REGS:15810 MEM:10540
  r128 costs: LO_REGS:0 HI_REGS:1054 CALLER_SAVE_REGS:1054 EVEN_REG:1054 GENERAL_REGS:1054 VFP_D0_D7_REGS:15283 VFP_LO_REGS:15283 ALL_REGS:15283 MEM:7905
  r127 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:18395 VFP_LO_REGS:18395 ALL_REGS:18395 MEM:9277
  r126 costs: LO_REGS:1054 HI_REGS:1054 CALLER_SAVE_REGS:1054 EVEN_REG:1054 GENERAL_REGS:1054 VFP_D0_D7_REGS:15781 VFP_LO_REGS:15781 ALL_REGS:15781 MEM:10395
  r121 costs: LO_REGS:0 HI_REGS:996 CALLER_SAVE_REGS:996 EVEN_REG:996 GENERAL_REGS:996 VFP_D0_D7_REGS:14940 VFP_LO_REGS:14940 ALL_REGS:14940 MEM:9960
  r119 costs: LO_REGS:0 HI_REGS:1054 CALLER_SAVE_REGS:1054 EVEN_REG:1054 GENERAL_REGS:1054 VFP_D0_D7_REGS:15810 VFP_LO_REGS:15810 ALL_REGS:15810 MEM:10540
  r118 costs: LO_REGS:0 HI_REGS:1054 CALLER_SAVE_REGS:1054 EVEN_REG:1054 GENERAL_REGS:1054 VFP_D0_D7_REGS:15810 VFP_LO_REGS:15810 ALL_REGS:15810 MEM:10540
  r117 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30777 VFP_LO_REGS:30777 ALL_REGS:30777 MEM:19010
  r115 costs: LO_REGS:0 HI_REGS:1054 CALLER_SAVE_REGS:1054 EVEN_REG:1054 GENERAL_REGS:1054 VFP_D0_D7_REGS:15810 VFP_LO_REGS:15810 ALL_REGS:15810 MEM:10540
  r113 costs: LO_REGS:0 HI_REGS:1054 CALLER_SAVE_REGS:1054 EVEN_REG:1054 GENERAL_REGS:1054 VFP_D0_D7_REGS:15810 VFP_LO_REGS:15810 ALL_REGS:15810 MEM:10540


Pass 1 for finding pseudo/allocno costs

    r154: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r153: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r152: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r151: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r150: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r149: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r148: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r147: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r146: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r145: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r144: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r143: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r142: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r141: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r137: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r126: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r154 costs: GENERAL_REGS:1054 VFP_D0_D7_REGS:23715 VFP_LO_REGS:23715 ALL_REGS:15810 MEM:15810
  r150 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:14940 VFP_LO_REGS:14940 ALL_REGS:14940 MEM:9960
  r148 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15810 VFP_LO_REGS:15810 ALL_REGS:15810 MEM:10540
  r145 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15810 VFP_LO_REGS:15810 ALL_REGS:15810 MEM:10540
  r144 costs: LO_REGS:0 HI_REGS:1054 CALLER_SAVE_REGS:1054 EVEN_REG:1054 GENERAL_REGS:1054 VFP_D0_D7_REGS:39090 VFP_LO_REGS:39090 ALL_REGS:39090 MEM:26060
  r143 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480
  r140 costs: LO_REGS:0 HI_REGS:696 CALLER_SAVE_REGS:696 EVEN_REG:696 GENERAL_REGS:696 VFP_D0_D7_REGS:10440 VFP_LO_REGS:10440 ALL_REGS:10440 MEM:6960
  r139 costs: LO_REGS:0 HI_REGS:2 CALLER_SAVE_REGS:2 EVEN_REG:2 GENERAL_REGS:2 VFP_D0_D7_REGS:30 VFP_LO_REGS:30 ALL_REGS:30 MEM:20
  r136 costs: LO_REGS:0 HI_REGS:4 CALLER_SAVE_REGS:4 EVEN_REG:4 GENERAL_REGS:4 VFP_D0_D7_REGS:60 VFP_LO_REGS:60 ALL_REGS:60 MEM:40
  r135 costs: LO_REGS:0 HI_REGS:10 CALLER_SAVE_REGS:10 EVEN_REG:10 GENERAL_REGS:10 VFP_D0_D7_REGS:150 VFP_LO_REGS:150 ALL_REGS:150 MEM:100
  r134 costs: LO_REGS:0 HI_REGS:22 CALLER_SAVE_REGS:22 EVEN_REG:22 GENERAL_REGS:22 VFP_D0_D7_REGS:330 VFP_LO_REGS:330 ALL_REGS:330 MEM:220
  r133 costs: LO_REGS:0 HI_REGS:44 CALLER_SAVE_REGS:44 EVEN_REG:44 GENERAL_REGS:44 VFP_D0_D7_REGS:660 VFP_LO_REGS:660 ALL_REGS:660 MEM:440
  r132 costs: LO_REGS:0 HI_REGS:88 CALLER_SAVE_REGS:88 EVEN_REG:88 GENERAL_REGS:88 VFP_D0_D7_REGS:1320 VFP_LO_REGS:1320 ALL_REGS:1320 MEM:880
  r131 costs: LO_REGS:0 HI_REGS:178 CALLER_SAVE_REGS:178 EVEN_REG:178 GENERAL_REGS:178 VFP_D0_D7_REGS:2670 VFP_LO_REGS:2670 ALL_REGS:2670 MEM:1780
  r130 costs: LO_REGS:0 HI_REGS:358 CALLER_SAVE_REGS:358 EVEN_REG:358 GENERAL_REGS:358 VFP_D0_D7_REGS:5370 VFP_LO_REGS:5370 ALL_REGS:5370 MEM:3580
  r129 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15810 VFP_LO_REGS:15810 ALL_REGS:15810 MEM:10540
  r128 costs: LO_REGS:0 HI_REGS:1054 CALLER_SAVE_REGS:1054 EVEN_REG:1054 GENERAL_REGS:1054 VFP_D0_D7_REGS:15810 VFP_LO_REGS:15810 ALL_REGS:15810 MEM:10540
  r127 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:21030 VFP_LO_REGS:21030 ALL_REGS:21030 MEM:14020
  r126 costs: GENERAL_REGS:1054 VFP_D0_D7_REGS:23715 VFP_LO_REGS:23715 ALL_REGS:15810 MEM:15810
  r121 costs: LO_REGS:0 HI_REGS:996 CALLER_SAVE_REGS:996 EVEN_REG:996 GENERAL_REGS:996 VFP_D0_D7_REGS:14940 VFP_LO_REGS:14940 ALL_REGS:14940 MEM:9960
  r119 costs: LO_REGS:0 HI_REGS:1054 CALLER_SAVE_REGS:1054 EVEN_REG:1054 GENERAL_REGS:1054 VFP_D0_D7_REGS:15810 VFP_LO_REGS:15810 ALL_REGS:15810 MEM:10540
  r118 costs: LO_REGS:0 HI_REGS:1054 CALLER_SAVE_REGS:1054 EVEN_REG:1054 GENERAL_REGS:1054 VFP_D0_D7_REGS:15810 VFP_LO_REGS:15810 ALL_REGS:15810 MEM:10540
  r117 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:31125 VFP_LO_REGS:31125 ALL_REGS:31125 MEM:20750
  r115 costs: LO_REGS:0 HI_REGS:1054 CALLER_SAVE_REGS:1054 EVEN_REG:1054 GENERAL_REGS:1054 VFP_D0_D7_REGS:15810 VFP_LO_REGS:15810 ALL_REGS:15810 MEM:10540
  r113 costs: LO_REGS:0 HI_REGS:1054 CALLER_SAVE_REGS:1054 EVEN_REG:1054 GENERAL_REGS:1054 VFP_D0_D7_REGS:15810 VFP_LO_REGS:15810 ALL_REGS:15810 MEM:10540

;;   ======================================================
;;   -- basic block 2 from 217 to 22 -- before reload
;;   ======================================================

;;	  0--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  16 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  18 r128=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 217 r154=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  19 r113=[r128]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   2 r127=r154                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  20 r129=r113&0x600                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  21 cc=cmp(r129,0x200)                      :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  22 pc={(cc!=0)?L82:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 15
;;   new tail = 22

;;   ======================================================
;;   -- basic block 3 from 24 to 29 -- before reload
;;   ======================================================

;;	  0--> b  0: i  24 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  27 r130=0x9896800                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  28 cc=cmp(r127,r130)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  29 pc={(gtu(cc,0))?L160:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 24
;;   new tail = 29

;;   ======================================================
;;   -- basic block 4 from 31 to 36 -- before reload
;;   ======================================================

;;	  0--> b  0: i  31 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  34 r131=0x8583b00                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  35 cc=cmp(r127,r131)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  36 pc={(gtu(cc,0))?L164:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 31
;;   new tail = 36

;;   ======================================================
;;   -- basic block 5 from 38 to 43 -- before reload
;;   ======================================================

;;	  0--> b  0: i  38 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  41 r132=0x7270e00                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  42 cc=cmp(r127,r132)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  43 pc={(gtu(cc,0))?L168:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 38
;;   new tail = 43

;;   ======================================================
;;   -- basic block 6 from 45 to 50 -- before reload
;;   ======================================================

;;	  0--> b  0: i  45 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  48 r133=0x5f5e100                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  49 cc=cmp(r127,r133)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  50 pc={(gtu(cc,0))?L172:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 45
;;   new tail = 50

;;   ======================================================
;;   -- basic block 7 from 52 to 57 -- before reload
;;   ======================================================

;;	  0--> b  0: i  52 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  55 r134=0x4c4b400                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  56 cc=cmp(r127,r134)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  57 pc={(gtu(cc,0))?L176:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 52
;;   new tail = 57

;;   ======================================================
;;   -- basic block 8 from 59 to 64 -- before reload
;;   ======================================================

;;	  0--> b  0: i  59 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  62 r135=0x3938700                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  63 cc=cmp(r127,r135)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  64 pc={(gtu(cc,0))?L180:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 59
;;   new tail = 64

;;   ======================================================
;;   -- basic block 9 from 66 to 71 -- before reload
;;   ======================================================

;;	  0--> b  0: i  66 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  69 r136=0x2625a00                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  70 cc=cmp(r127,r136)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  71 pc={(gtu(cc,0))?L184:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 66
;;   new tail = 71

;;   ======================================================
;;   -- basic block 10 from 73 to 218 -- before reload
;;   ======================================================

;;	  0--> b  0: i  73 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  76 r139=0x1312d00                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  78 {r117=gtu(r127,r139);clobber cc;}       :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 218 pc=L98                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 73
;;   new tail = 218

;;   ======================================================
;;   -- basic block 11 from 84 to 89 -- before reload
;;   ======================================================

;;	  0--> b  0: i  84 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  87 r140=0xf42400                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  88 cc=cmp(r127,r140)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  89 pc={(gtu(cc,0))?L188:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 84
;;   new tail = 89

;;   ======================================================
;;   -- basic block 12 from 91 to 220 -- before reload
;;   ======================================================

;;	  0--> b  0: i  91 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  94 r143=0x7a1200                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  96 {r117=gtu(r127,r143);clobber cc;}       :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 220 pc=L98                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 91
;;   new tail = 220

;;   ======================================================
;;   -- basic block 13 from 6 to 222 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 r117=0x8                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 222 pc=L98                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 6
;;   new tail = 222

;;   ======================================================
;;   -- basic block 14 from 7 to 224 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 r117=0x7                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 224 pc=L98                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 7
;;   new tail = 224

;;   ======================================================
;;   -- basic block 15 from 8 to 226 -- before reload
;;   ======================================================

;;	  0--> b  0: i   8 r117=0x6                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 226 pc=L98                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 8
;;   new tail = 226

;;   ======================================================
;;   -- basic block 16 from 9 to 228 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 r117=0x5                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 228 pc=L98                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 9
;;   new tail = 228

;;   ======================================================
;;   -- basic block 17 from 10 to 230 -- before reload
;;   ======================================================

;;	  0--> b  0: i  10 r117=0x4                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 230 pc=L98                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 10
;;   new tail = 230

;;   ======================================================
;;   -- basic block 18 from 5 to 232 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 r117=0x3                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 232 pc=L98                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 5
;;   new tail = 232

;;   ======================================================
;;   -- basic block 19 from 4 to 234 -- before reload
;;   ======================================================

;;	  0--> b  0: i   4 r117=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 234 pc=L98                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 4
;;   new tail = 234

;;   ======================================================
;;   -- basic block 20 from 11 to 11 -- before reload
;;   ======================================================

;;	  0--> b  0: i  11 r117=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 11
;;   new tail = 11

;;   ======================================================
;;   -- basic block 21 from 100 to 127 -- before reload
;;   ======================================================

;;	  0--> b  0: i 100 loc r117                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 101 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 102 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 103 loc r117                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 104 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 105 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 106 r144=0x40022000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 107 r115=[r144]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 108 r145=r115&0xfffffffffffffff0            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 109 r118=r145|r117                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 111 [r144]=r118                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 112 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 113 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 114 loc 0x2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 115 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 116 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 117 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 118 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 120 r119=[r144]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 121 loc r119&0xf                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 122 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 123 loc 0x1                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 124 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 125 r148=r119&0xf                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 126 cc=cmp(r117,r148)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 127 pc={(cc==0)?L192:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 11
;;   new head = 100
;;   new tail = 127

;;   ======================================================
;;   -- basic block 22 from 129 to 236 -- before reload
;;   ======================================================

;;	  0--> b  0: i 129 loc 0x1                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 130 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 131 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 132 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 133 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 135 r121=[r144]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 136 loc r121&0xf                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 137 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 138 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 139 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 140 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 141 r150=r121&0xf                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 145 {r126=r150!=r117;clobber cc;}           :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 236 pc=L146                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 129
;;   new tail = 236

;;   ======================================================
;;   -- basic block 23 from 12 to 12 -- before reload
;;   ======================================================

;;	  0--> b  0: i  12 r126=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 12
;;   new tail = 12

;;   ======================================================
;;   -- basic block 24 from 148 to 155 -- before reload
;;   ======================================================

;;	  0--> b  0: i 148 loc r126#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 149 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 154 r0=r126                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 155 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 148
;;   new tail = 155


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


LL_SetFlashLatency.part.0

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,24u} r13={1d,24u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={13d,10u} r102={1d,24u} r103={1d,23u} r113={1d,1u} r115={1d,1u} r117={10d,5u} r118={1d,1u} r119={1d,2u} r121={1d,2u} r126={2d,2u} r127={1d,10u,8e} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r139={1d,1u} r140={1d,1u} r143={1d,1u} r144={1d,4u} r145={1d,1u} r148={1d,1u} r150={1d,1u} r154={1d,1u} 
;;    total ref usage 234{74d,152u,8e} in 110{110 regular + 0 call} insns.
(note 1 0 13 NOTE_INSN_DELETED)
(note 13 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 13 15 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 15 3 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":292:5 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h":330:26 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h":332:3 -1
     (nil))
(insn 18 17 217 2 (set (reg/f:SI 128)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h":332:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 217 18 19 2 (set (reg:SI 154)
        (reg:SI 0 r0 [ HCLKFrequency ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":277:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ HCLKFrequency ])
        (nil)))
(insn 19 217 2 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (reg/f:SI 128) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h":332:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 128)
        (nil)))
(insn 2 19 20 2 (set (reg/v:SI 127 [ HCLKFrequency ])
        (reg:SI 154)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":277:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 154)
        (nil)))
(insn 20 2 21 2 (set (reg:SI 129)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 1536 [0x600]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h":332:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 21 20 22 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 129)
            (const_int 512 [0x200]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":292:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 129)
        (nil)))
(jump_insn 22 21 23 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 82)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":292:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 82)
(note 23 22 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 24 23 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":294:7 -1
     (nil))
(insn 27 24 28 3 (set (reg:SI 130)
        (const_int 160000000 [0x9896800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":294:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 27 29 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 127 [ HCLKFrequency ])
            (reg:SI 130))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":294:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 130)
        (expr_list:REG_EQUAL (compare:CC (reg/v:SI 127 [ HCLKFrequency ])
                (const_int 160000000 [0x9896800]))
            (nil))))
(jump_insn 29 28 30 3 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 160)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":294:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 160)
(note 30 29 31 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 31 30 34 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":299:12 -1
     (nil))
(insn 34 31 35 4 (set (reg:SI 131)
        (const_int 140000000 [0x8583b00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":299:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 35 34 36 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 127 [ HCLKFrequency ])
            (reg:SI 131))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":299:14 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 131)
        (expr_list:REG_EQUAL (compare:CC (reg/v:SI 127 [ HCLKFrequency ])
                (const_int 140000000 [0x8583b00]))
            (nil))))
(jump_insn 36 35 37 4 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 164)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":299:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 164)
(note 37 36 38 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 38 37 41 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":304:12 -1
     (nil))
(insn 41 38 42 5 (set (reg:SI 132)
        (const_int 120000000 [0x7270e00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":304:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 42 41 43 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 127 [ HCLKFrequency ])
            (reg:SI 132))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":304:14 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 132)
        (expr_list:REG_EQUAL (compare:CC (reg/v:SI 127 [ HCLKFrequency ])
                (const_int 120000000 [0x7270e00]))
            (nil))))
(jump_insn 43 42 44 5 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 168)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":304:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 168)
(note 44 43 45 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 45 44 48 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":309:12 -1
     (nil))
(insn 48 45 49 6 (set (reg:SI 133)
        (const_int 100000000 [0x5f5e100])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":309:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 49 48 50 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 127 [ HCLKFrequency ])
            (reg:SI 133))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":309:14 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 133)
        (expr_list:REG_EQUAL (compare:CC (reg/v:SI 127 [ HCLKFrequency ])
                (const_int 100000000 [0x5f5e100]))
            (nil))))
(jump_insn 50 49 51 6 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 172)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":309:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 172)
(note 51 50 52 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 52 51 55 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":314:12 -1
     (nil))
(insn 55 52 56 7 (set (reg:SI 134)
        (const_int 80000000 [0x4c4b400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":314:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 56 55 57 7 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 127 [ HCLKFrequency ])
            (reg:SI 134))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":314:14 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 134)
        (expr_list:REG_EQUAL (compare:CC (reg/v:SI 127 [ HCLKFrequency ])
                (const_int 80000000 [0x4c4b400]))
            (nil))))
(jump_insn 57 56 58 7 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 176)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":314:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 176)
(note 58 57 59 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 59 58 62 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":319:12 -1
     (nil))
(insn 62 59 63 8 (set (reg:SI 135)
        (const_int 60000000 [0x3938700])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":319:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 63 62 64 8 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 127 [ HCLKFrequency ])
            (reg:SI 135))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":319:14 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 135)
        (expr_list:REG_EQUAL (compare:CC (reg/v:SI 127 [ HCLKFrequency ])
                (const_int 60000000 [0x3938700]))
            (nil))))
(jump_insn 64 63 65 8 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 180)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":319:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 180)
(note 65 64 66 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 66 65 69 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":324:12 -1
     (nil))
(insn 69 66 70 9 (set (reg:SI 136)
        (const_int 40000000 [0x2625a00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":324:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 70 69 71 9 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 127 [ HCLKFrequency ])
            (reg:SI 136))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":324:14 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 136)
        (expr_list:REG_EQUAL (compare:CC (reg/v:SI 127 [ HCLKFrequency ])
                (const_int 40000000 [0x2625a00]))
            (nil))))
(jump_insn 71 70 72 9 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 184)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":324:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 184)
(note 72 71 77 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(note 77 72 73 10 NOTE_INSN_DELETED)
(debug_insn 73 77 76 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":331:9 -1
     (nil))
(insn 76 73 78 10 (set (reg:SI 139)
        (const_int 20000000 [0x1312d00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":331:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 78 76 218 10 (parallel [
            (set (reg/v:SI 117 [ latency ])
                (gtu:SI (reg/v:SI 127 [ HCLKFrequency ])
                    (reg:SI 139)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":331:11 330 {*compare_scc}
     (expr_list:REG_DEAD (reg:SI 139)
        (expr_list:REG_DEAD (reg/v:SI 127 [ HCLKFrequency ])
            (expr_list:REG_UNUSED (reg:CC 100 cc)
                (nil)))))
(jump_insn 218 78 219 10 (set (pc)
        (label_ref 98)) 284 {*arm_jump}
     (nil)
 -> 98)
(barrier 219 218 82)
(code_label 82 219 83 11 2 (nil) [1 uses])
(note 83 82 84 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 84 83 87 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":341:7 -1
     (nil))
(insn 87 84 88 11 (set (reg:SI 140)
        (const_int 16000000 [0xf42400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":341:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 88 87 89 11 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 127 [ HCLKFrequency ])
            (reg:SI 140))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":341:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 140)
        (expr_list:REG_EQUAL (compare:CC (reg/v:SI 127 [ HCLKFrequency ])
                (const_int 16000000 [0xf42400]))
            (nil))))
(jump_insn 89 88 90 11 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 188)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":341:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 188)
(note 90 89 95 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(note 95 90 91 12 NOTE_INSN_DELETED)
(debug_insn 91 95 94 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":348:9 -1
     (nil))
(insn 94 91 96 12 (set (reg:SI 143)
        (const_int 8000000 [0x7a1200])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":348:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 96 94 220 12 (parallel [
            (set (reg/v:SI 117 [ latency ])
                (gtu:SI (reg/v:SI 127 [ HCLKFrequency ])
                    (reg:SI 143)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":348:11 330 {*compare_scc}
     (expr_list:REG_DEAD (reg:SI 143)
        (expr_list:REG_DEAD (reg/v:SI 127 [ HCLKFrequency ])
            (expr_list:REG_UNUSED (reg:CC 100 cc)
                (nil)))))
(jump_insn 220 96 221 12 (set (pc)
        (label_ref 98)) 284 {*arm_jump}
     (nil)
 -> 98)
(barrier 221 220 160)
(code_label 160 221 159 13 5 (nil) [1 uses])
(note 159 160 6 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 6 159 222 13 (set (reg/v:SI 117 [ latency ])
        (const_int 8 [0x8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":297:17 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 222 6 223 13 (set (pc)
        (label_ref 98)) 284 {*arm_jump}
     (nil)
 -> 98)
(barrier 223 222 164)
(code_label 164 223 163 14 6 (nil) [1 uses])
(note 163 164 7 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 7 163 224 14 (set (reg/v:SI 117 [ latency ])
        (const_int 7 [0x7])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":302:17 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 224 7 225 14 (set (pc)
        (label_ref 98)) 284 {*arm_jump}
     (nil)
 -> 98)
(barrier 225 224 168)
(code_label 168 225 167 15 7 (nil) [1 uses])
(note 167 168 8 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 8 167 226 15 (set (reg/v:SI 117 [ latency ])
        (const_int 6 [0x6])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":307:17 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 226 8 227 15 (set (pc)
        (label_ref 98)) 284 {*arm_jump}
     (nil)
 -> 98)
(barrier 227 226 172)
(code_label 172 227 171 16 8 (nil) [1 uses])
(note 171 172 9 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 9 171 228 16 (set (reg/v:SI 117 [ latency ])
        (const_int 5 [0x5])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":312:17 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 228 9 229 16 (set (pc)
        (label_ref 98)) 284 {*arm_jump}
     (nil)
 -> 98)
(barrier 229 228 176)
(code_label 176 229 175 17 9 (nil) [1 uses])
(note 175 176 10 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 10 175 230 17 (set (reg/v:SI 117 [ latency ])
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":317:17 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 230 10 231 17 (set (pc)
        (label_ref 98)) 284 {*arm_jump}
     (nil)
 -> 98)
(barrier 231 230 180)
(code_label 180 231 179 18 10 (nil) [1 uses])
(note 179 180 5 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 5 179 232 18 (set (reg/v:SI 117 [ latency ])
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":322:17 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 232 5 233 18 (set (pc)
        (label_ref 98)) 284 {*arm_jump}
     (nil)
 -> 98)
(barrier 233 232 184)
(code_label 184 233 183 19 11 (nil) [1 uses])
(note 183 184 4 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 4 183 234 19 (set (reg/v:SI 117 [ latency ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":327:17 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 234 4 235 19 (set (pc)
        (label_ref 98)) 284 {*arm_jump}
     (nil)
 -> 98)
(barrier 235 234 188)
(code_label 188 235 187 20 12 (nil) [1 uses])
(note 187 188 11 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 11 187 98 20 (set (reg/v:SI 117 [ latency ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":327:17 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 98 11 99 21 3 (nil) [9 uses])
(note 99 98 100 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 100 99 101 21 (var_location:SI latency (reg/v:SI 117 [ latency ])) -1
     (nil))
(debug_insn 101 100 102 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":357:5 -1
     (nil))
(debug_insn 102 101 103 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":359:7 -1
     (nil))
(debug_insn 103 102 104 21 (var_location:SI Latency (reg/v:SI 117 [ latency ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":359:7 -1
     (nil))
(debug_insn 104 103 105 21 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1289:22 -1
     (nil))
(debug_insn 105 104 106 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1291:3 -1
     (nil))
(insn 106 105 107 21 (set (reg/f:SI 144)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1291:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 107 106 108 21 (set (reg:SI 115 [ _4 ])
        (mem/v:SI (reg/f:SI 144) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1291:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 108 107 109 21 (set (reg:SI 145)
        (and:SI (reg:SI 115 [ _4 ])
            (const_int -16 [0xfffffffffffffff0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1291:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _4 ])
        (nil)))
(insn 109 108 111 21 (set (reg:SI 118 [ _7 ])
        (ior:SI (reg:SI 145)
            (reg/v:SI 117 [ latency ]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1291:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 145)
        (nil)))
(insn 111 109 112 21 (set (mem/v:SI (reg/f:SI 144) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])
        (reg:SI 118 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1291:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ _7 ])
        (nil)))
(debug_insn 112 111 113 21 (var_location:SI Latency (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":359:7 -1
     (nil))
(debug_insn 113 112 114 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":363:7 -1
     (nil))
(debug_insn 114 113 115 21 (var_location:SI timeout (const_int 2 [0x2])) -1
     (nil))
(debug_insn 115 114 116 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":364:7 -1
     (nil))
(debug_insn 116 115 117 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":367:9 -1
     (nil))
(debug_insn 117 116 118 21 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1317:26 -1
     (nil))
(debug_insn 118 117 120 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1319:3 -1
     (nil))
(insn 120 118 121 21 (set (reg:SI 119 [ _8 ])
        (mem/v:SI (reg/f:SI 144) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1319:21 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 121 120 122 21 (var_location:SI getlatency (and:SI (reg:SI 119 [ _8 ])
        (const_int 15 [0xf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":367:22 -1
     (nil))
(debug_insn 122 121 123 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":368:9 -1
     (nil))
(debug_insn 123 122 124 21 (var_location:SI timeout (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":368:16 -1
     (nil))
(debug_insn 124 123 125 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":369:15 -1
     (nil))
(insn 125 124 126 21 (set (reg:SI 148)
        (and:SI (reg:SI 119 [ _8 ])
            (const_int 15 [0xf]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1319:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _8 ])
        (nil)))
(insn 126 125 127 21 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 117 [ latency ])
            (reg:SI 148))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":369:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 148)
        (nil)))
(jump_insn 127 126 128 21 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 192)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":369:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 192)
(note 128 127 142 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(note 142 128 143 22 NOTE_INSN_DELETED)
(note 143 142 129 22 NOTE_INSN_DELETED)
(debug_insn 129 143 130 22 (var_location:SI timeout (const_int 1 [0x1])) -1
     (nil))
(debug_insn 130 129 131 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":364:7 -1
     (nil))
(debug_insn 131 130 132 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":367:9 -1
     (nil))
(debug_insn 132 131 133 22 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1317:26 -1
     (nil))
(debug_insn 133 132 135 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1319:3 -1
     (nil))
(insn 135 133 136 22 (set (reg:SI 121 [ _16 ])
        (mem/v:SI (reg/f:SI 144) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1319:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 144)
        (nil)))
(debug_insn 136 135 137 22 (var_location:SI getlatency (and:SI (reg:SI 121 [ _16 ])
        (const_int 15 [0xf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":367:22 -1
     (nil))
(debug_insn 137 136 138 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":368:9 -1
     (nil))
(debug_insn 138 137 139 22 (var_location:SI timeout (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":368:16 -1
     (nil))
(debug_insn 139 138 140 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":369:15 -1
     (nil))
(debug_insn 140 139 141 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":371:7 -1
     (nil))
(insn 141 140 145 22 (set (reg:SI 150)
        (and:SI (reg:SI 121 [ _16 ])
            (const_int 15 [0xf]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1319:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ _16 ])
        (nil)))
(insn 145 141 236 22 (parallel [
            (set (reg/v:SI 126 [ <retval> ])
                (ne:SI (reg:SI 150)
                    (reg/v:SI 117 [ latency ])))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":281:15 330 {*compare_scc}
     (expr_list:REG_DEAD (reg:SI 150)
        (expr_list:REG_DEAD (reg/v:SI 117 [ latency ])
            (expr_list:REG_UNUSED (reg:CC 100 cc)
                (nil)))))
(jump_insn 236 145 237 22 (set (pc)
        (label_ref 146)) 284 {*arm_jump}
     (nil)
 -> 146)
(barrier 237 236 192)
(code_label 192 237 191 23 13 (nil) [1 uses])
(note 191 192 12 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 12 191 146 23 (set (reg/v:SI 126 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":281:15 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 146 12 147 24 4 (nil) [1 uses])
(note 147 146 148 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(debug_insn 148 147 149 24 (var_location:QI status (subreg:QI (reg/v:SI 126 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 149 148 154 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":378:3 -1
     (nil))
(insn 154 149 155 24 (set (reg/i:SI 0 r0)
        (reg/v:SI 126 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":379:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 126 [ <retval> ])
        (nil)))
(insn 155 154 250 24 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":379:1 -1
     (nil))
(note 250 155 0 NOTE_INSN_DELETED)

;; Function UTILS_EnablePLLAndSwitchSystem (UTILS_EnablePLLAndSwitchSystem, funcdef_no=641, decl_uid=11011, cgraph_uid=645, symbol_order=644)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 19 n_edges 27 count 21 (  1.1)


UTILS_EnablePLLAndSwitchSystem

Dataflow summary:
def_info->table_size = 210, use_info->table_size = 176
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,7u} r1={1d,1u} r2={3d} r3={3d} r7={1d,18u} r12={2d} r13={1d,20u} r14={3d} r15={2d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={11d,7u} r101={2d} r102={1d,18u} r103={1d,17u} r104={2d} r105={2d} r106={2d} r113={2d,2u} r118={2d,2u} r123={1d,13u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r131={1d,1u} r133={1d,1u} r134={1d,1u} r136={1d,1u} r137={1d,1u} r139={1d,1u} r141={1d,1u} r142={1d,1u} r144={1d,1u} r146={4d,1u} r148={1d,7u} r149={1d,1u} r151={1d,1u,1e} r153={1d,1u} r155={1d,1u} r157={1d,1u,1e} r158={1d,1u} r161={1d,9u} r168={1d,1u} r173={1d,5u} r174={1d,1u} r176={1d,1u} r177={1d,1u} r180={1d,1u} r181={1d,1u} r185={1d,1u} r187={1d,1u,1e} r188={1d,1u} r190={1d,4u} r191={1d,1u} r192={1d,1u} r193={1d,4u} r194={1d,4u} 
;;    total ref usage 382{209d,170u,3e} in 182{180 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d5(0){ }d6(1){ }d9(2){ }d12(3){ }d13(7){ }d16(13){ }d19(14){ }d22(16){ }d23(17){ }d24(18){ }d25(19){ }d26(20){ }d27(21){ }d28(22){ }d29(23){ }d30(24){ }d31(25){ }d32(26){ }d33(27){ }d34(28){ }d35(29){ }d36(30){ }d37(31){ }d155(102){ }d156(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 7 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 118 123 148 149 151 153 155 190 191 192
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 118 123 148 149 151 153 155 190 191 192
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 123 148 190
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 123 148 190

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u21(7){ }u22(13){ }u23(102){ }u24(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 148 190
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  def 	 100 [cc] 157 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 148 190
;; live  gen 	 100 [cc] 157 158
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 148 190
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 148 190

( 3 17 )->[4]->( 18 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u31(7){ }u32(13){ }u33(102){ }u34(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 146
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 146
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 146

( 3 )->[5]->( 6 13 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u35(7){ }u36(13){ }u37(102){ }u38(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 148 190
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  def 	 0 [r0] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 146 193
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 148 190
;; live  gen 	 0 [r0] 146 193
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 146 148 190
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 146 148 190

( 5 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u47(7){ }u48(13){ }u49(102){ }u50(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 148 190
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 190
;; lr  def 	 113 118
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 148 190
;; live  gen 	 113 118
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 123 148 190
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 123 148 190

( 6 2 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u53(7){ }u54(13){ }u55(102){ }u56(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 123 148 190
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 125 126 127 128 161
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 123 148 190
;; live  gen 	 125 126 127 128 161
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 123 148 161 190
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 123 148 161 190

( 7 8 )->[8]->( 9 8 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u66(7){ }u67(13){ }u68(102){ }u69(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 123 148 161 190
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161
;; lr  def 	 100 [cc] 129
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 123 148 161 190
;; live  gen 	 100 [cc] 129
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 123 148 161 190
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 123 148 161 190

( 8 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u74(7){ }u75(13){ }u76(102){ }u77(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 123 148 161 190
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 161
;; lr  def 	 131 133 134 136 168 173
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 123 148 161 190
;; live  gen 	 131 133 134 136 168 173
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 123 148 173 190
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 123 148 173 190

( 9 10 )->[10]->( 10 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u90(7){ }u91(13){ }u92(102){ }u93(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 123 148 173 190
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 173
;; lr  def 	 100 [cc] 137 174
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 123 148 173 190
;; live  gen 	 100 [cc] 137 174
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 123 148 173 190
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 123 148 173 190

( 10 )->[11]->( 16 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u98(7){ }u99(13){ }u100(102){ }u101(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 123 148 173 190
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 123 148 173
;; lr  def 	 100 [cc] 139 141 142 144 176 177 180 181
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 123 148 173 190
;; live  gen 	 100 [cc] 139 141 142 144 176 177 180 181
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 190
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 190

( 11 15 )->[12]->( 18 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u121(7){ }u122(13){ }u123(102){ }u124(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 190
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 190
;; lr  def 	 146
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 190
;; live  gen 	 146
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 146

( 5 )->[13]->( 14 18 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u128(7){ }u129(13){ }u130(102){ }u131(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 146 190
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 190
;; lr  def 	 100 [cc] 185
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 146 190
;; live  gen 	 100 [cc] 185
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 146 190
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 146 190

( 13 16 )->[14]->( 15 18 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u136(7){ }u137(13){ }u138(102){ }u139(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 190
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  def 	 0 [r0] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 146 194
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 190
;; live  gen 	 0 [r0] 146 194
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 146 190
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 146 190

( 14 )->[15]->( 12 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 190
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 190
;; live  out 	

( 11 )->[16]->( 17 14 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u149(7){ }u150(13){ }u151(102){ }u152(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 190
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123
;; lr  def 	 100 [cc] 187 188
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 190
;; live  gen 	 100 [cc] 187 188
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 190
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 190

( 16 )->[17]->( 4 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	

( 13 4 14 12 )->[18]->( 1 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u159(7){ }u160(13){ }u161(102){ }u162(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 146
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 146
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 18 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u165(0){ }u166(7){ }u167(13){ }u168(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 30 to worklist
  Adding insn 47 to worklist
  Adding insn 265 to worklist
  Adding insn 64 to worklist
  Adding insn 54 to worklist
  Adding insn 87 to worklist
  Adding insn 84 to worklist
  Adding insn 79 to worklist
  Adding insn 76 to worklist
  Adding insn 98 to worklist
  Adding insn 94 to worklist
  Adding insn 121 to worklist
  Adding insn 117 to worklist
  Adding insn 110 to worklist
  Adding insn 106 to worklist
  Adding insn 133 to worklist
  Adding insn 129 to worklist
  Adding insn 164 to worklist
  Adding insn 157 to worklist
  Adding insn 152 to worklist
  Adding insn 145 to worklist
  Adding insn 140 to worklist
  Adding insn 267 to worklist
  Adding insn 172 to worklist
  Adding insn 185 to worklist
  Adding insn 202 to worklist
  Adding insn 191 to worklist
  Adding insn 270 to worklist
  Adding insn 224 to worklist
  Adding insn 273 to worklist
  Adding insn 245 to worklist
Finished finding needed instructions:
processing block 18 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 244 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 146
  Adding insn 6 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 146
  Adding insn 5 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 190
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 146 190
  Adding insn 201 to worklist
  Adding insn 264 to worklist
  Adding insn 190 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 190
  Adding insn 223 to worklist
  Adding insn 222 to worklist
  Adding insn 219 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 190
  Adding insn 163 to worklist
  Adding insn 155 to worklist
  Adding insn 154 to worklist
  Adding insn 153 to worklist
  Adding insn 143 to worklist
  Adding insn 142 to worklist
  Adding insn 141 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 123 148 173 190
  Adding insn 132 to worklist
  Adding insn 131 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 123 148 173 190
  Adding insn 128 to worklist
  Adding insn 119 to worklist
  Adding insn 108 to worklist
  Adding insn 107 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 123 148 161 190
  Adding insn 97 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 123 148 161 190
  Adding insn 85 to worklist
  Adding insn 77 to worklist
  Adding insn 75 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 123 148 190
  Adding insn 68 to worklist
  Adding insn 66 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 146 190
  Adding insn 184 to worklist
  Adding insn 183 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 146 148 190
  Adding insn 63 to worklist
  Adding insn 263 to worklist
  Adding insn 53 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 123 148 190
  Adding insn 46 to worklist
  Adding insn 45 to worklist
  Adding insn 42 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 118 123 148 190
  Adding insn 29 to worklist
  Adding insn 28 to worklist
  Adding insn 27 to worklist
  Adding insn 24 to worklist
  Adding insn 23 to worklist
  Adding insn 20 to worklist
  Adding insn 19 to worklist
  Adding insn 17 to worklist
  Adding insn 16 to worklist
  Adding insn 3 to worklist
  Adding insn 262 to worklist
  Adding insn 261 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 19 n_edges 27 count 21 (  1.1)

Pass 0 for finding pseudo/allocno costs


  r194 costs: LO_REGS:88 HI_REGS:176 CALLER_SAVE_REGS:176 EVEN_REG:176 GENERAL_REGS:176 VFP_D0_D7_REGS:1760 VFP_LO_REGS:1760 ALL_REGS:1760 MEM:924
  r193 costs: LO_REGS:88 HI_REGS:176 CALLER_SAVE_REGS:176 EVEN_REG:176 GENERAL_REGS:176 VFP_D0_D7_REGS:1760 VFP_LO_REGS:1760 ALL_REGS:1760 MEM:924
  r192 costs: LO_REGS:352 HI_REGS:352 CALLER_SAVE_REGS:352 EVEN_REG:352 GENERAL_REGS:352 VFP_D0_D7_REGS:4400 VFP_LO_REGS:4400 ALL_REGS:4400 MEM:1936
  r191 costs: LO_REGS:352 HI_REGS:352 CALLER_SAVE_REGS:352 EVEN_REG:352 GENERAL_REGS:352 VFP_D0_D7_REGS:5280 VFP_LO_REGS:5280 ALL_REGS:5280 MEM:3520
  r190 costs: LO_REGS:0 HI_REGS:352 CALLER_SAVE_REGS:352 EVEN_REG:352 GENERAL_REGS:352 VFP_D0_D7_REGS:6829 VFP_LO_REGS:6829 ALL_REGS:6829 MEM:3790
  r188 costs: LO_REGS:0 HI_REGS:110 CALLER_SAVE_REGS:110 EVEN_REG:110 GENERAL_REGS:110 VFP_D0_D7_REGS:1595 VFP_LO_REGS:1595 ALL_REGS:1595 MEM:825
  r187 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:1650 MEM:1100
  r185 costs: LO_REGS:0 HI_REGS:44 CALLER_SAVE_REGS:44 EVEN_REG:44 GENERAL_REGS:44 VFP_D0_D7_REGS:660 VFP_LO_REGS:660 ALL_REGS:660 MEM:440
  r181 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r180 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r177 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r176 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r174 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r173 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:23140 VFP_LO_REGS:23140 ALL_REGS:23140 MEM:14950
  r168 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r161 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:18040 VFP_LO_REGS:18040 ALL_REGS:18040 MEM:11550
  r158 costs: LO_REGS:0 HI_REGS:176 CALLER_SAVE_REGS:176 EVEN_REG:176 GENERAL_REGS:176 VFP_D0_D7_REGS:2552 VFP_LO_REGS:2552 ALL_REGS:2552 MEM:1320
  r157 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:2640 VFP_LO_REGS:2640 ALL_REGS:2640 MEM:1760
  r155 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:5280 VFP_LO_REGS:5280 ALL_REGS:5280 MEM:3520
  r153 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:5280 VFP_LO_REGS:5280 ALL_REGS:5280 MEM:3520
  r151 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:5280 VFP_LO_REGS:5280 ALL_REGS:5280 MEM:3520
  r149 costs: LO_REGS:0 HI_REGS:352 CALLER_SAVE_REGS:352 EVEN_REG:352 GENERAL_REGS:352 VFP_D0_D7_REGS:5104 VFP_LO_REGS:5104 ALL_REGS:5104 MEM:2640
  r148 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:8030 VFP_LO_REGS:8030 ALL_REGS:8030 MEM:4356
  r146 costs: LO_REGS:352 HI_REGS:352 CALLER_SAVE_REGS:352 EVEN_REG:352 GENERAL_REGS:352 VFP_D0_D7_REGS:5438 VFP_LO_REGS:5438 ALL_REGS:5438 MEM:2533
  r144 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r142 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r141 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r139 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r137 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r136 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r134 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r133 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r131 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r129 costs: LO_REGS:0 HI_REGS:440 CALLER_SAVE_REGS:440 EVEN_REG:440 GENERAL_REGS:440 VFP_D0_D7_REGS:6600 VFP_LO_REGS:6600 ALL_REGS:6600 MEM:4400
  r128 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r127 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r126 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r125 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r123 costs: LO_REGS:176 HI_REGS:318 CALLER_SAVE_REGS:318 EVEN_REG:318 GENERAL_REGS:318 VFP_D0_D7_REGS:11790 VFP_LO_REGS:11790 ALL_REGS:11790 MEM:7860
  r118 costs: LO_REGS:0 HI_REGS:396 CALLER_SAVE_REGS:396 EVEN_REG:396 GENERAL_REGS:396 VFP_D0_D7_REGS:7260 VFP_LO_REGS:7260 ALL_REGS:7260 MEM:4840
  r113 costs: LO_REGS:0 HI_REGS:396 CALLER_SAVE_REGS:396 EVEN_REG:396 GENERAL_REGS:396 VFP_D0_D7_REGS:7260 VFP_LO_REGS:7260 ALL_REGS:7260 MEM:4840


Pass 1 for finding pseudo/allocno costs

    r194: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r193: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r192: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r191: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r190: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r189: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r188: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r187: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r186: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r185: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r184: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r183: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r182: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r181: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r180: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r179: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r178: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r177: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r176: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r175: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r174: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r173: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r172: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r171: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r170: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r169: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r168: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r167: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r166: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r165: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r164: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r163: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r162: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r161: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r160: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r159: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r158: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r157: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r156: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r155: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r154: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r153: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r152: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r151: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r150: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r149: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r148: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r147: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r146: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r145: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r144: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r143: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r142: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r139: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r194 costs: LO_REGS:88 HI_REGS:264 CALLER_SAVE_REGS:264 EVEN_REG:264 GENERAL_REGS:176 VFP_D0_D7_REGS:2640 VFP_LO_REGS:2640 ALL_REGS:1980 MEM:1760
  r193 costs: LO_REGS:88 HI_REGS:264 CALLER_SAVE_REGS:264 EVEN_REG:264 GENERAL_REGS:176 VFP_D0_D7_REGS:2640 VFP_LO_REGS:2640 ALL_REGS:1980 MEM:1760
  r192 costs: GENERAL_REGS:352 VFP_D0_D7_REGS:7920 VFP_LO_REGS:7920 ALL_REGS:5280 MEM:5280
  r191 costs: GENERAL_REGS:352 VFP_D0_D7_REGS:7920 VFP_LO_REGS:7920 ALL_REGS:5280 MEM:5280
  r190 costs: LO_REGS:0 HI_REGS:352 CALLER_SAVE_REGS:352 EVEN_REG:352 GENERAL_REGS:352 VFP_D0_D7_REGS:7005 VFP_LO_REGS:7005 ALL_REGS:7005 MEM:4670
  r188 costs: LO_REGS:0 HI_REGS:110 CALLER_SAVE_REGS:110 EVEN_REG:110 GENERAL_REGS:110 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:1650 MEM:1100
  r187 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:1650 MEM:1100
  r185 costs: LO_REGS:0 HI_REGS:44 CALLER_SAVE_REGS:44 EVEN_REG:44 GENERAL_REGS:44 VFP_D0_D7_REGS:660 VFP_LO_REGS:660 ALL_REGS:660 MEM:440
  r181 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r180 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r177 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r176 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r174 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r173 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:23250 VFP_LO_REGS:23250 ALL_REGS:23250 MEM:15500
  r168 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r161 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:18150 VFP_LO_REGS:18150 ALL_REGS:18150 MEM:12100
  r158 costs: LO_REGS:0 HI_REGS:176 CALLER_SAVE_REGS:176 EVEN_REG:176 GENERAL_REGS:176 VFP_D0_D7_REGS:2640 VFP_LO_REGS:2640 ALL_REGS:2640 MEM:1760
  r157 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:2640 VFP_LO_REGS:2640 ALL_REGS:2640 MEM:1760
  r155 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:5280 VFP_LO_REGS:5280 ALL_REGS:5280 MEM:3520
  r153 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:5280 VFP_LO_REGS:5280 ALL_REGS:5280 MEM:3520
  r151 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:5280 VFP_LO_REGS:5280 ALL_REGS:5280 MEM:3520
  r149 costs: LO_REGS:0 HI_REGS:352 CALLER_SAVE_REGS:352 EVEN_REG:352 GENERAL_REGS:352 VFP_D0_D7_REGS:5280 VFP_LO_REGS:5280 ALL_REGS:5280 MEM:3520
  r148 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:8910 VFP_LO_REGS:8910 ALL_REGS:8910 MEM:5940
  r146 costs: GENERAL_REGS:352 VFP_D0_D7_REGS:8655 VFP_LO_REGS:8655 ALL_REGS:6015 MEM:5770
  r144 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r142 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r141 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r139 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r137 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r136 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r134 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r133 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r131 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r129 costs: LO_REGS:0 HI_REGS:440 CALLER_SAVE_REGS:440 EVEN_REG:440 GENERAL_REGS:440 VFP_D0_D7_REGS:6600 VFP_LO_REGS:6600 ALL_REGS:6600 MEM:4400
  r128 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r127 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r126 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r125 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:3300 VFP_LO_REGS:3300 ALL_REGS:3300 MEM:2200
  r123 costs: LO_REGS:176 HI_REGS:494 CALLER_SAVE_REGS:494 EVEN_REG:494 GENERAL_REGS:318 VFP_D0_D7_REGS:13110 VFP_LO_REGS:13110 ALL_REGS:11790 MEM:8740
  r118 costs: LO_REGS:0 HI_REGS:396 CALLER_SAVE_REGS:396 EVEN_REG:396 GENERAL_REGS:396 VFP_D0_D7_REGS:7260 VFP_LO_REGS:7260 ALL_REGS:7260 MEM:4840
  r113 costs: LO_REGS:0 HI_REGS:396 CALLER_SAVE_REGS:396 EVEN_REG:396 GENERAL_REGS:396 VFP_D0_D7_REGS:7260 VFP_LO_REGS:7260 ALL_REGS:7260 MEM:4840

;;   ======================================================
;;   -- basic block 2 from 261 to 30 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  10 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  11 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 262 r192=r1                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   3 r148=r192                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  17 r149=`AHBPrescTable'                    :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  16 r113=[r148]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 261 r191=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  19 r151=zxt(r113,0x4,0x4)                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  20 r153=zxn([r149+r151])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  27 r190=`SystemCoreClock'                  :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  23 r155=r153&0x1f                          :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 10--> b  0: i  24 r123=r191 0>>r155                       :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  25 loc r123                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  26 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  28 r118=[r190]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  29 cc=cmp(r118,r123)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  30 pc={(geu(cc,0))?L69:pc}                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 14
;;   new head = 9
;;   new tail = 30

;;   ======================================================
;;   -- basic block 3 from 32 to 47 -- before reload
;;   ======================================================

;;	  0--> b  0: i  32 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  33 loc r123                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  34 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  35 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  36 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  37 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  38 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  39 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  40 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  41 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  45 r158=0xa21fe7f                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  42 r157=r123-0x1                           :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  46 cc=cmp(r157,r158)                       :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  47 pc={(leu(cc,0))?L51:pc}                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 32
;;   new tail = 47

;;   ======================================================
;;   -- basic block 4 from 6 to 265 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 r146=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 265 pc=L229                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 6
;;   new tail = 265

;;   ======================================================
;;   -- basic block 5 from 53 to 64 -- before reload
;;   ======================================================

;;	  0--> b  0: i  53 r0=r123                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  54 {r0=call [`LL_SetFlashLatency.part.0'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 263 r193=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  57 loc r193#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  58 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  59 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  60 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  61 loc r193#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  62 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  63 r146=r193                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  64 {pc={(r193!=0)?L175:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 53
;;   new tail = 64

;;   ======================================================
;;   -- basic block 6 from 66 to 68 -- before reload
;;   ======================================================

;;	  0--> b  0: i  66 r113=[r148]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  68 r118=[r190]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 66
;;   new tail = 68

;;   ======================================================
;;   -- basic block 7 from 71 to 87 -- before reload
;;   ======================================================

;;	  0--> b  0: i  71 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  72 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  73 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  74 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  75 r161=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  76 r127=[r161]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  77 r128=r127|0x1000000                     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  79 [r161]=r128                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  80 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  81 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  82 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  84 r125=[r161+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  85 r126=r125|0x1000000                     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  87 [r161+0xc]=r126                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 9
;;   new head = 71
;;   new tail = 87

;;   ======================================================
;;   -- basic block 8 from 89 to 98 -- before reload
;;   ======================================================

;;	  0--> b  0: i  89 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  90 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  91 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  92 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  94 r129=[r161]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  97 cc=cmp(zxt(r129,0x1,0x19),0)            :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  98 pc={(cc==0)?L95:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 89
;;   new tail = 98

;;   ======================================================
;;   -- basic block 9 from 100 to 128 -- before reload
;;   ======================================================

;;	  0--> b  0: i 100 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 101 loc [r148]                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 102 loc D#1                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 103 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 104 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 106 r134=[r161+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 107 r168=r134&0xffffffffffffff0f            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 108 r136=r168|r113                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 110 [r161+0x8]=r136                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 111 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 112 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 113 loc 0x3                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 114 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 115 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 117 r131=[r161+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 119 r133=r131|0x3                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 121 [r161+0x8]=r133                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 128 r173=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 9
;;   new head = 100
;;   new tail = 128

;;   ======================================================
;;   -- basic block 10 from 123 to 133 -- before reload
;;   ======================================================

;;	  0--> b  0: i 123 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 124 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 125 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 126 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 127 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 129 r137=[r173+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 131 r174=r137&0xc                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 132 cc=cmp(r174,0xc)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 133 pc={(cc!=0)?L130:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 123
;;   new tail = 133

;;   ======================================================
;;   -- basic block 11 from 135 to 164 -- before reload
;;   ======================================================

;;	  0--> b  0: i 135 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 136 loc [r148+0x4]                          :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 137 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 138 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 140 r142=[r173+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 141 r176=r142&0xfffffffffffff8ff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 142 r177=[r148+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 143 r144=r176|r177                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 145 [r173+0x8]=r144                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 146 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 147 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 148 loc [r148+0x8]                          :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 149 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 150 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 154 r181=[r148+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 152 r139=[r173+0x8]                         :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 10--> b  0: i 153 r180=r139&0xffffffffffffc7ff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 155 r141=r180|r181                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 157 [r173+0x8]=r141                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 158 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 159 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 160 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 161 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 162 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 163 cc=cmp(r123,r118)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 164 pc={(ltu(cc,0))?L206:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 14
;;   new head = 135
;;   new tail = 164

;;   ======================================================
;;   -- basic block 12 from 166 to 267 -- before reload
;;   ======================================================

;;	  0--> b  0: i 166 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 167 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 168 loc r123                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 169 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 170 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 172 [r190]=r123                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   5 r146=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 267 pc=L229                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 166
;;   new tail = 267

;;   ======================================================
;;   -- basic block 13 from 177 to 185 -- before reload
;;   ======================================================

;;	  0--> b  0: i 177 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 178 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 179 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 180 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 181 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 183 r185=[r190]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 184 cc=cmp(r185,r123)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 185 pc={(leu(cc,0))?L229:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 177
;;   new tail = 185

;;   ======================================================
;;   -- basic block 14 from 187 to 202 -- before reload
;;   ======================================================

;;	  0--> b  0: i 187 loc r123                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 188 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 189 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 190 r0=r123                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 191 {r0=call [`LL_SetFlashLatency.part.0'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 264 r194=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 194 loc r194#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 195 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 196 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 197 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 198 loc r194#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 199 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 201 r146=r194                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 202 {pc={(r194!=0)?L229:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 187
;;   new tail = 202

;;   ======================================================
;;   -- basic block 15 from 270 to 270 -- before reload
;;   ======================================================

;;	  0--> b  0: i 270 pc=L200                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 270
;;   new tail = 270

;;   ======================================================
;;   -- basic block 16 from 208 to 224 -- before reload
;;   ======================================================

;;	  0--> b  0: i 208 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 209 loc r123                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 210 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 211 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 212 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 213 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 214 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 215 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 216 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 217 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 222 r188=0xa21fe7f                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 219 r187=r123-0x1                           :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 223 cc=cmp(r187,r188)                       :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 224 pc={(leu(cc,0))?L225:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 208
;;   new tail = 224

;;   ======================================================
;;   -- basic block 17 from 273 to 273 -- before reload
;;   ======================================================

;;	  0--> b  0: i 273 pc=L218                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 273
;;   new tail = 273

;;   ======================================================
;;   -- basic block 18 from 231 to 245 -- before reload
;;   ======================================================

;;	  0--> b  0: i 231 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 232 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 233 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 234 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 235 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 236 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 237 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 238 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 239 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 244 r0=r146                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 245 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 231
;;   new tail = 245


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


UTILS_EnablePLLAndSwitchSystem

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,7u} r1={1d,1u} r2={3d} r3={3d} r7={1d,18u} r12={2d} r13={1d,20u} r14={3d} r15={2d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={11d,7u} r101={2d} r102={1d,18u} r103={1d,17u} r104={2d} r105={2d} r106={2d} r113={2d,2u} r118={2d,2u} r123={1d,13u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r131={1d,1u} r133={1d,1u} r134={1d,1u} r136={1d,1u} r137={1d,1u} r139={1d,1u} r141={1d,1u} r142={1d,1u} r144={1d,1u} r146={4d,1u} r148={1d,7u} r149={1d,1u} r151={1d,1u,1e} r153={1d,1u} r155={1d,1u} r157={1d,1u,1e} r158={1d,1u} r161={1d,9u} r168={1d,1u} r173={1d,5u} r174={1d,1u} r176={1d,1u} r177={1d,1u} r180={1d,1u} r181={1d,1u} r185={1d,1u} r187={1d,1u,1e} r188={1d,1u} r190={1d,4u} r191={1d,1u} r192={1d,1u} r193={1d,4u} r194={1d,4u} 
;;    total ref usage 382{209d,170u,3e} in 182{180 regular + 2 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 7 4 2 NOTE_INSN_DELETED)
(note 4 2 18 2 NOTE_INSN_FUNCTION_BEG)
(note 18 4 22 2 NOTE_INSN_DELETED)
(note 22 18 9 2 NOTE_INSN_DELETED)
(debug_insn 9 22 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":631:3 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":631:15 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":632:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":634:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":635:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":636:3 -1
     (nil))
(debug_insn 15 14 262 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":639:3 -1
     (nil))
(insn 262 15 3 2 (set (reg:SI 192)
        (reg:SI 1 r1 [ UTILS_ClkInitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":630:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ UTILS_ClkInitStruct ])
        (nil)))
(insn 3 262 17 2 (set (reg/v/f:SI 148 [ UTILS_ClkInitStruct ])
        (reg:SI 192)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":630:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 192)
        (nil)))
(insn 17 3 16 2 (set (reg/f:SI 149)
        (symbol_ref:SI ("AHBPrescTable") [flags 0xc0]  <var_decl 0000000005e81cf0 AHBPrescTable>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":639:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 16 17 261 2 (set (reg:SI 113 [ _1 ])
        (mem:SI (reg/v/f:SI 148 [ UTILS_ClkInitStruct ]) [1 UTILS_ClkInitStruct_19(D)->AHBCLKDivider+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":639:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 261 16 19 2 (set (reg:SI 191)
        (reg:SI 0 r0 [ SYSCLK_Frequency ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":630:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ SYSCLK_Frequency ])
        (nil)))
(insn 19 261 20 2 (set (reg:SI 151)
        (zero_extract:SI (reg:SI 113 [ _1 ])
            (const_int 4 [0x4])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":639:20 161 {extzv_t2}
     (nil))
(insn 20 19 27 2 (set (reg:SI 153 [ AHBPrescTable[_3] ])
        (zero_extend:SI (mem/u:QI (plus:SI (reg/f:SI 149)
                    (reg:SI 151)) [0 AHBPrescTable[_3]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":639:20 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 151)
        (expr_list:REG_DEAD (reg/f:SI 149)
            (expr_list:REG_EQUAL (zero_extend:SI (mem/u:QI (plus:SI (reg:SI 151)
                            (symbol_ref:SI ("AHBPrescTable") [flags 0xc0]  <var_decl 0000000005e81cf0 AHBPrescTable>)) [0 AHBPrescTable[_3]+0 S1 A8]))
                (nil)))))
(insn 27 20 23 2 (set (reg/f:SI 190)
        (symbol_ref:SI ("SystemCoreClock") [flags 0xc0]  <var_decl 0000000005e81c60 SystemCoreClock>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":642:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 23 27 24 2 (set (reg:SI 155)
        (and:SI (reg:SI 153 [ AHBPrescTable[_3] ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":639:20 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 153 [ AHBPrescTable[_3] ])
        (nil)))
(insn 24 23 25 2 (set (reg/v:SI 123 [ hclk_frequency ])
        (lshiftrt:SI (reg:SI 191)
            (reg:SI 155))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":639:18 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 191)
        (expr_list:REG_DEAD (reg:SI 155)
            (nil))))
(debug_insn 25 24 26 2 (var_location:SI hclk_frequency (reg/v:SI 123 [ hclk_frequency ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":639:18 -1
     (nil))
(debug_insn 26 25 28 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":642:3 -1
     (nil))
(insn 28 26 29 2 (set (reg:SI 118 [ SystemCoreClock.3_6 ])
        (mem/c:SI (reg/f:SI 190) [1 SystemCoreClock+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":642:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("SystemCoreClock") [flags 0xc0]  <var_decl 0000000005e81c60 SystemCoreClock>) [1 SystemCoreClock+0 S4 A32])
        (nil)))
(insn 29 28 30 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 118 [ SystemCoreClock.3_6 ])
            (reg/v:SI 123 [ hclk_frequency ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":642:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 30 29 31 2 (set (pc)
        (if_then_else (geu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 69)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":642:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 69)
(note 31 30 32 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 32 31 33 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":645:5 -1
     (nil))
(debug_insn 33 32 34 3 (var_location:SI HCLKFrequency (reg/v:SI 123 [ hclk_frequency ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":645:5 -1
     (nil))
(debug_insn 34 33 35 3 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":277:13 -1
     (nil))
(debug_insn 35 34 36 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":279:3 -1
     (nil))
(debug_insn 36 35 37 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":280:3 -1
     (nil))
(debug_insn 37 36 38 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":281:3 -1
     (nil))
(debug_insn 38 37 39 3 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":281:15 -1
     (nil))
(debug_insn 39 38 40 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":283:3 -1
     (nil))
(debug_insn 40 39 41 3 (var_location:SI latency (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":283:12 -1
     (nil))
(debug_insn 41 40 45 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":286:3 -1
     (nil))
(insn 45 41 42 3 (set (reg:SI 158)
        (const_int 169999999 [0xa21fe7f])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":286:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 42 45 46 3 (set (reg:SI 157)
        (plus:SI (reg/v:SI 123 [ hclk_frequency ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":286:28 7 {*arm_addsi3}
     (nil))
(insn 46 42 47 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 157)
            (reg:SI 158))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":286:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 158)
        (expr_list:REG_DEAD (reg:SI 157)
            (expr_list:REG_EQUAL (compare:CC (reg:SI 157)
                    (const_int 169999999 [0xa21fe7f]))
                (nil)))))
(jump_insn 47 46 218 3 (set (pc)
        (if_then_else (leu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 51)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":286:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 51)
(code_label 218 47 48 4 28 (nil) [1 uses])
(note 48 218 6 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 6 48 265 4 (set (reg/v:SI 146 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":288:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 265 6 266 4 (set (pc)
        (label_ref 229)) 284 {*arm_jump}
     (nil)
 -> 229)
(barrier 266 265 51)
(code_label 51 266 52 5 21 (nil) [1 uses])
(note 52 51 55 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 55 52 53 5 NOTE_INSN_DELETED)
(insn 53 55 54 5 (set (reg:SI 0 r0)
        (reg/v:SI 123 [ hclk_frequency ])) 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 54 53 263 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("LL_SetFlashLatency.part.0") [flags 0x3]  <function_decl 0000000006e2e500 LL_SetFlashLatency.part.0>) [0 LL_SetFlashLatency.part.0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("LL_SetFlashLatency.part.0") [flags 0x3]  <function_decl 0000000006e2e500 LL_SetFlashLatency.part.0>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 263 54 57 5 (set (reg:SI 193)
        (reg:SI 0 r0)) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 57 263 58 5 (var_location:QI status (subreg:QI (reg:SI 193) 0)) -1
     (nil))
(debug_insn 58 57 59 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":378:3 -1
     (nil))
(debug_insn 59 58 60 5 (var_location:SI HCLKFrequency (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":645:14 -1
     (nil))
(debug_insn 60 59 61 5 (var_location:QI status (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":645:14 -1
     (nil))
(debug_insn 61 60 62 5 (var_location:QI status (subreg:QI (reg:SI 193) 0)) -1
     (nil))
(debug_insn 62 61 63 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":649:3 -1
     (nil))
(insn 63 62 64 5 (set (reg/v:SI 146 [ <retval> ])
        (reg:SI 193)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":649:5 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 64 63 65 5 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 193)
                        (const_int 0 [0]))
                    (label_ref 175)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":649:5 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 193)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 175)
(note 65 64 66 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 66 65 68 6 (set (reg:SI 113 [ _1 ])
        (mem:SI (reg/v/f:SI 148 [ UTILS_ClkInitStruct ]) [1 UTILS_ClkInitStruct_19(D)->AHBCLKDivider+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":660:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 68 66 69 6 (set (reg:SI 118 [ SystemCoreClock.3_6 ])
        (mem/c:SI (reg/f:SI 190) [1 SystemCoreClock+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":673:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("SystemCoreClock") [flags 0xc0]  <var_decl 0000000005e81c60 SystemCoreClock>) [1 SystemCoreClock+0 S4 A32])
        (nil)))
(code_label 69 68 70 7 20 (nil) [1 uses])
(note 70 69 71 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 71 70 72 7 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 72 71 73 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":652:5 -1
     (nil))
(debug_insn 73 72 74 7 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2053:22 -1
     (nil))
(debug_insn 74 73 75 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2055:3 -1
     (nil))
(insn 75 74 76 7 (set (reg/f:SI 161)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2055:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 76 75 77 7 (set (reg:SI 127 [ _30 ])
        (mem/v:SI (reg/f:SI 161) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2055:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 77 76 79 7 (set (reg:SI 128 [ _31 ])
        (ior:SI (reg:SI 127 [ _30 ])
            (const_int 16777216 [0x1000000]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2055:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 127 [ _30 ])
        (nil)))
(insn 79 77 80 7 (set (mem/v:SI (reg/f:SI 161) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])
        (reg:SI 128 [ _31 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2055:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128 [ _31 ])
        (nil)))
(debug_insn 80 79 81 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":653:5 -1
     (nil))
(debug_insn 81 80 82 7 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2446:22 -1
     (nil))
(debug_insn 82 81 84 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2448:3 -1
     (nil))
(insn 84 82 85 7 (set (reg:SI 125 [ _28 ])
        (mem/v:SI (plus:SI (reg/f:SI 161)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2448:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 85 84 87 7 (set (reg:SI 126 [ _29 ])
        (ior:SI (reg:SI 125 [ _28 ])
            (const_int 16777216 [0x1000000]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2448:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ _28 ])
        (nil)))
(insn 87 85 95 7 (set (mem/v:SI (plus:SI (reg/f:SI 161)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])
        (reg:SI 126 [ _29 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2448:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126 [ _29 ])
        (nil)))
(code_label 95 87 88 8 24 (nil) [1 uses])
(note 88 95 96 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 96 88 89 8 NOTE_INSN_DELETED)
(debug_insn 89 96 90 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":657:5 -1
     (nil))
(debug_insn 90 89 91 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":654:11 -1
     (nil))
(debug_insn 91 90 92 8 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2074:26 -1
     (nil))
(debug_insn 92 91 94 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2076:3 -1
     (nil))
(insn 94 92 97 8 (set (reg:SI 129 [ _32 ])
        (mem/v:SI (reg/f:SI 161) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2076:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 97 94 98 8 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 129 [ _32 ])
                (const_int 1 [0x1])
                (const_int 25 [0x19]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2076:71 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 129 [ _32 ])
        (nil)))
(jump_insn 98 97 99 8 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 95)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2076:71 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 95)
(note 99 98 118 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 118 99 100 9 NOTE_INSN_DELETED)
(debug_insn 100 118 101 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":660:5 -1
     (nil))
(debug_insn 101 100 102 9 (var_location:SI D#1 (mem:SI (reg/v/f:SI 148 [ UTILS_ClkInitStruct ]) [1 UTILS_ClkInitStruct_19(D)->AHBCLKDivider+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":660:5 -1
     (nil))
(debug_insn 102 101 103 9 (var_location:SI Prescaler (debug_expr:SI D#1)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":660:5 -1
     (nil))
(debug_insn 103 102 104 9 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1373:22 -1
     (nil))
(debug_insn 104 103 106 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1375:3 -1
     (nil))
(insn 106 104 107 9 (set (reg:SI 134 [ _37 ])
        (mem/v:SI (plus:SI (reg/f:SI 161)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1375:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 107 106 108 9 (set (reg:SI 168)
        (and:SI (reg:SI 134 [ _37 ])
            (const_int -241 [0xffffffffffffff0f]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1375:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ _37 ])
        (nil)))
(insn 108 107 110 9 (set (reg:SI 136 [ _39 ])
        (ior:SI (reg:SI 168)
            (reg:SI 113 [ _1 ]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1375:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 168)
        (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
            (nil))))
(insn 110 108 111 9 (set (mem/v:SI (plus:SI (reg/f:SI 161)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])
        (reg:SI 136 [ _39 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1375:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 136 [ _39 ])
        (nil)))
(debug_insn 111 110 112 9 (var_location:SI Prescaler (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":660:5 -1
     (nil))
(debug_insn 112 111 113 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":661:5 -1
     (nil))
(debug_insn 113 112 114 9 (var_location:SI Source (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":661:5 -1
     (nil))
(debug_insn 114 113 115 9 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1340:22 -1
     (nil))
(debug_insn 115 114 117 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1342:3 -1
     (nil))
(insn 117 115 119 9 (set (reg:SI 131 [ _34 ])
        (mem/v:SI (plus:SI (reg/f:SI 161)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1342:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 119 117 121 9 (set (reg:SI 133 [ _36 ])
        (ior:SI (reg:SI 131 [ _34 ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1342:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ _34 ])
        (nil)))
(insn 121 119 128 9 (set (mem/v:SI (plus:SI (reg/f:SI 161)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])
        (reg:SI 133 [ _36 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1342:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 161)
        (expr_list:REG_DEAD (reg:SI 133 [ _36 ])
            (nil))))
(insn 128 121 130 9 (set (reg/f:SI 173)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1355:21 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 130 128 122 10 25 (nil) [1 uses])
(note 122 130 123 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 123 122 124 10 (var_location:SI Source (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":661:5 -1
     (nil))
(debug_insn 124 123 125 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":665:5 -1
     (nil))
(debug_insn 125 124 126 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":662:11 -1
     (nil))
(debug_insn 126 125 127 10 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1353:26 -1
     (nil))
(debug_insn 127 126 129 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1355:3 -1
     (nil))
(insn 129 127 131 10 (set (reg:SI 137 [ _40 ])
        (mem/v:SI (plus:SI (reg/f:SI 173)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1355:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 131 129 132 10 (set (reg:SI 174)
        (and:SI (reg:SI 137 [ _40 ])
            (const_int 12 [0xc]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1355:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ _40 ])
        (nil)))
(insn 132 131 133 10 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 174)
            (const_int 12 [0xc]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":662:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 174)
        (nil)))
(jump_insn 133 132 134 10 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 130)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":662:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 130)
(note 134 133 135 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 135 134 136 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":668:5 -1
     (nil))
(debug_insn 136 135 137 11 (var_location:SI Prescaler (mem:SI (plus:SI (reg/v/f:SI 148 [ UTILS_ClkInitStruct ])
            (const_int 4 [0x4])) [1 UTILS_ClkInitStruct_19(D)->APB1CLKDivider+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":668:5 -1
     (nil))
(debug_insn 137 136 138 11 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1389:22 -1
     (nil))
(debug_insn 138 137 140 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1391:3 -1
     (nil))
(insn 140 138 141 11 (set (reg:SI 142 [ _45 ])
        (mem/v:SI (plus:SI (reg/f:SI 173)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1391:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 141 140 142 11 (set (reg:SI 176)
        (and:SI (reg:SI 142 [ _45 ])
            (const_int -1793 [0xfffffffffffff8ff]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1391:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 142 [ _45 ])
        (nil)))
(insn 142 141 143 11 (set (reg:SI 177 [ UTILS_ClkInitStruct_19(D)->APB1CLKDivider ])
        (mem:SI (plus:SI (reg/v/f:SI 148 [ UTILS_ClkInitStruct ])
                (const_int 4 [0x4])) [1 UTILS_ClkInitStruct_19(D)->APB1CLKDivider+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1391:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 143 142 145 11 (set (reg:SI 144 [ _47 ])
        (ior:SI (reg:SI 176)
            (reg:SI 177 [ UTILS_ClkInitStruct_19(D)->APB1CLKDivider ]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1391:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 177 [ UTILS_ClkInitStruct_19(D)->APB1CLKDivider ])
        (expr_list:REG_DEAD (reg:SI 176)
            (nil))))
(insn 145 143 146 11 (set (mem/v:SI (plus:SI (reg/f:SI 173)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])
        (reg:SI 144 [ _47 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1391:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 144 [ _47 ])
        (nil)))
(debug_insn 146 145 147 11 (var_location:SI Prescaler (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":668:5 -1
     (nil))
(debug_insn 147 146 148 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":669:5 -1
     (nil))
(debug_insn 148 147 149 11 (var_location:SI Prescaler (mem:SI (plus:SI (reg/v/f:SI 148 [ UTILS_ClkInitStruct ])
            (const_int 8 [0x8])) [1 UTILS_ClkInitStruct_19(D)->APB2CLKDivider+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":669:5 -1
     (nil))
(debug_insn 149 148 150 11 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1405:22 -1
     (nil))
(debug_insn 150 149 154 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1407:3 -1
     (nil))
(insn 154 150 152 11 (set (reg:SI 181 [ UTILS_ClkInitStruct_19(D)->APB2CLKDivider ])
        (mem:SI (plus:SI (reg/v/f:SI 148 [ UTILS_ClkInitStruct ])
                (const_int 8 [0x8])) [1 UTILS_ClkInitStruct_19(D)->APB2CLKDivider+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1407:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 148 [ UTILS_ClkInitStruct ])
        (nil)))
(insn 152 154 153 11 (set (reg:SI 139 [ _42 ])
        (mem/v:SI (plus:SI (reg/f:SI 173)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1407:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 153 152 155 11 (set (reg:SI 180)
        (and:SI (reg:SI 139 [ _42 ])
            (const_int -14337 [0xffffffffffffc7ff]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1407:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 139 [ _42 ])
        (nil)))
(insn 155 153 157 11 (set (reg:SI 141 [ _44 ])
        (ior:SI (reg:SI 180)
            (reg:SI 181 [ UTILS_ClkInitStruct_19(D)->APB2CLKDivider ]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1407:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 181 [ UTILS_ClkInitStruct_19(D)->APB2CLKDivider ])
        (expr_list:REG_DEAD (reg:SI 180)
            (nil))))
(insn 157 155 158 11 (set (mem/v:SI (plus:SI (reg/f:SI 173)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])
        (reg:SI 141 [ _44 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1407:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 173)
        (expr_list:REG_DEAD (reg:SI 141 [ _44 ])
            (nil))))
(debug_insn 158 157 159 11 (var_location:SI HCLKFrequency (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":645:14 -1
     (nil))
(debug_insn 159 158 160 11 (var_location:QI status (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":645:14 -1
     (nil))
(debug_insn 160 159 161 11 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 161 160 162 11 (var_location:SI Prescaler (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":669:5 -1
     (nil))
(debug_insn 162 161 163 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":673:3 -1
     (nil))
(insn 163 162 164 11 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 123 [ hclk_frequency ])
            (reg:SI 118 [ SystemCoreClock.3_6 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":673:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ SystemCoreClock.3_6 ])
        (nil)))
(jump_insn 164 163 200 11 (set (pc)
        (if_then_else (ltu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 206)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":673:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 206)
(code_label 200 164 165 12 27 (nil) [1 uses])
(note 165 200 166 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 166 165 167 12 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 167 166 168 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":682:5 -1
     (nil))
(debug_insn 168 167 169 12 (var_location:SI HCLKFrequency (reg/v:SI 123 [ hclk_frequency ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":682:5 -1
     (nil))
(debug_insn 169 168 170 12 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":263:6 -1
     (nil))
(debug_insn 170 169 172 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":266:3 -1
     (nil))
(insn 172 170 5 12 (set (mem/c:SI (reg/f:SI 190) [1 SystemCoreClock+0 S4 A32])
        (reg/v:SI 123 [ hclk_frequency ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":266:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 190)
        (expr_list:REG_DEAD (reg/v:SI 123 [ hclk_frequency ])
            (nil))))
(insn 5 172 267 12 (set (reg/v:SI 146 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":267:1 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 267 5 268 12 (set (pc)
        (label_ref 229)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":267:1 284 {*arm_jump}
     (nil)
 -> 229)
(barrier 268 267 175)
(code_label 175 268 176 13 23 (nil) [1 uses])
(note 176 175 177 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 177 176 178 13 (var_location:SI HCLKFrequency (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":645:14 -1
     (nil))
(debug_insn 178 177 179 13 (var_location:QI status (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":645:14 -1
     (nil))
(debug_insn 179 178 180 13 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 180 179 181 13 (var_location:SI Prescaler (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":669:5 -1
     (nil))
(debug_insn 181 180 183 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":673:3 -1
     (nil))
(insn 183 181 184 13 (set (reg:SI 185 [ SystemCoreClock ])
        (mem/c:SI (reg/f:SI 190) [1 SystemCoreClock+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":673:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("SystemCoreClock") [flags 0xc0]  <var_decl 0000000005e81c60 SystemCoreClock>) [1 SystemCoreClock+0 S4 A32])
        (nil)))
(insn 184 183 185 13 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 185 [ SystemCoreClock ])
            (reg/v:SI 123 [ hclk_frequency ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":673:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 185 [ SystemCoreClock ])
        (nil)))
(jump_insn 185 184 225 13 (set (pc)
        (if_then_else (leu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 229)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":673:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 229)
(code_label 225 185 186 14 29 (nil) [1 uses])
(note 186 225 192 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(note 192 186 187 14 NOTE_INSN_DELETED)
(debug_insn 187 192 188 14 (var_location:SI HCLKFrequency (reg/v:SI 123 [ hclk_frequency ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":676:5 -1
     (nil))
(debug_insn 188 187 189 14 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":281:15 -1
     (nil))
(debug_insn 189 188 190 14 (var_location:SI latency (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":283:12 -1
     (nil))
(insn 190 189 191 14 (set (reg:SI 0 r0)
        (reg/v:SI 123 [ hclk_frequency ])) 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 191 190 264 14 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("LL_SetFlashLatency.part.0") [flags 0x3]  <function_decl 0000000006e2e500 LL_SetFlashLatency.part.0>) [0 LL_SetFlashLatency.part.0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("LL_SetFlashLatency.part.0") [flags 0x3]  <function_decl 0000000006e2e500 LL_SetFlashLatency.part.0>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 264 191 194 14 (set (reg:SI 194)
        (reg:SI 0 r0)) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 194 264 195 14 (var_location:QI status (subreg:QI (reg:SI 194) 0)) -1
     (nil))
(debug_insn 195 194 196 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":378:3 -1
     (nil))
(debug_insn 196 195 197 14 (var_location:SI HCLKFrequency (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":676:14 -1
     (nil))
(debug_insn 197 196 198 14 (var_location:QI status (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":676:14 -1
     (nil))
(debug_insn 198 197 199 14 (var_location:QI status (subreg:QI (reg:SI 194) 0)) -1
     (nil))
(debug_insn 199 198 201 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":680:3 -1
     (nil))
(insn 201 199 202 14 (set (reg/v:SI 146 [ <retval> ])
        (reg:SI 194)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":680:5 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 202 201 269 14 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 194)
                        (const_int 0 [0]))
                    (label_ref:SI 229)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":680:5 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 194)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 678983804 (nil))))
 -> 229)
(note 269 202 270 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(jump_insn 270 269 271 15 (set (pc)
        (label_ref 200)) 284 {*arm_jump}
     (nil)
 -> 200)
(barrier 271 270 206)
(code_label 206 271 207 16 26 (nil) [1 uses])
(note 207 206 208 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 208 207 209 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":676:5 -1
     (nil))
(debug_insn 209 208 210 16 (var_location:SI HCLKFrequency (reg/v:SI 123 [ hclk_frequency ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":676:5 -1
     (nil))
(debug_insn 210 209 211 16 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":277:13 -1
     (nil))
(debug_insn 211 210 212 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":279:3 -1
     (nil))
(debug_insn 212 211 213 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":280:3 -1
     (nil))
(debug_insn 213 212 214 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":281:3 -1
     (nil))
(debug_insn 214 213 215 16 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":281:15 -1
     (nil))
(debug_insn 215 214 216 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":283:3 -1
     (nil))
(debug_insn 216 215 217 16 (var_location:SI latency (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":283:12 -1
     (nil))
(debug_insn 217 216 222 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":286:3 -1
     (nil))
(insn 222 217 219 16 (set (reg:SI 188)
        (const_int 169999999 [0xa21fe7f])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":286:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 219 222 223 16 (set (reg:SI 187)
        (plus:SI (reg/v:SI 123 [ hclk_frequency ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":286:28 7 {*arm_addsi3}
     (nil))
(insn 223 219 224 16 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 187)
            (reg:SI 188))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":286:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 188)
        (expr_list:REG_DEAD (reg:SI 187)
            (expr_list:REG_EQUAL (compare:CC (reg:SI 187)
                    (const_int 169999999 [0xa21fe7f]))
                (nil)))))
(jump_insn 224 223 272 16 (set (pc)
        (if_then_else (leu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 225)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":286:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 644245100 (nil)))
 -> 225)
(note 272 224 273 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(jump_insn 273 272 274 17 (set (pc)
        (label_ref 218)) 284 {*arm_jump}
     (nil)
 -> 218)
(barrier 274 273 229)
(code_label 229 274 230 18 22 (nil) [4 uses])
(note 230 229 231 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 231 230 232 18 (var_location:SI HCLKFrequency (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":645:14 -1
     (nil))
(debug_insn 232 231 233 18 (var_location:QI status (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":645:14 -1
     (nil))
(debug_insn 233 232 234 18 (var_location:SI Prescaler (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":669:5 -1
     (nil))
(debug_insn 234 233 235 18 (var_location:SI latency (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":283:12 -1
     (nil))
(debug_insn 235 234 236 18 (var_location:SI HCLKFrequency (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":676:14 -1
     (nil))
(debug_insn 236 235 237 18 (var_location:QI status (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":676:14 -1
     (nil))
(debug_insn 237 236 238 18 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 238 237 239 18 (var_location:SI HCLKFrequency (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":682:5 -1
     (nil))
(debug_insn 239 238 244 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":685:3 -1
     (nil))
(insn 244 239 245 18 (set (reg/i:SI 0 r0)
        (reg/v:SI 146 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":686:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 146 [ <retval> ])
        (nil)))
(insn 245 244 279 18 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":686:1 -1
     (nil))
(note 279 245 0 NOTE_INSN_DELETED)

;; Function LL_Init1msTick (LL_Init1msTick, funcdef_no=633, decl_uid=10017, cgraph_uid=637, symbol_order=636)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r124 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r123 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r121 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r119 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:59000 VFP_LO_REGS:59000 ALL_REGS:59000 MEM:35000
  r118 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r117 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r116 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r124: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r124 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r123 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r121 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r119 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:60000 VFP_LO_REGS:60000 ALL_REGS:60000 MEM:40000
  r118 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r117 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r116 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 29 to 26 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  11 r118=0x10624dd3                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  29 r124=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i   2 r115=r124                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   7 loc r115                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   8 loc 0x3e8                               :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  12 {r117=trn(zxn(r115)*zxn(r118) 0>>0x20);clobber scratch;}:cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  15 r119=0xffffffffe000e000                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  13 r116=r117 0>>0x6                        :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i  14 r114=r116-0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  19 r121=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  23 r123=0x5                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  16 [r119+0x14]=r114                        :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  9--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  20 [r119+0x18]=r121                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  21 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  24 [r119+0x10]=r123                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  25 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  26 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 11
;;   new head = 6
;;   new tail = 26


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


LL_Init1msTick

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r114={1d,1u} r115={1d,2u,1e} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,3u} r121={1d,1u} r123={1d,1u} r124={1d,1u} 
;;    total ref usage 55{34d,20u,1e} in 21{21 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":170:3 -1
     (nil))
(insn 11 6 29 2 (set (reg:SI 118)
        (const_int 274877907 [0x10624dd3])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_utils.h":272:46 728 {*thumb2_movsi_vfp}
     (nil))
(insn 29 11 2 2 (set (reg:SI 124)
        (reg:SI 0 r0 [ HCLKFrequency ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":168:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ HCLKFrequency ])
        (nil)))
(insn 2 29 7 2 (set (reg/v:SI 115 [ HCLKFrequency ])
        (reg:SI 124)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":168:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124)
        (nil)))
(debug_insn 7 2 8 2 (var_location:SI HCLKFrequency (reg/v:SI 115 [ HCLKFrequency ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":170:3 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:SI Ticks (const_int 1000 [0x3e8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":170:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_utils.h":269:22 -1
     (nil))
(debug_insn 10 9 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_utils.h":272:3 -1
     (nil))
(insn 12 10 15 2 (parallel [
            (set (reg:SI 117)
                (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg/v:SI 115 [ HCLKFrequency ]))
                            (zero_extend:DI (reg:SI 118)))
                        (const_int 32 [0x20]))))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_utils.h":272:46 72 {*umull_high}
     (expr_list:REG_DEAD (reg:SI 118)
        (expr_list:REG_DEAD (reg/v:SI 115 [ HCLKFrequency ])
            (expr_list:REG_EQUAL (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg/v:SI 115 [ HCLKFrequency ]))
                            (const_int 274877907 [0x10624dd3]))
                        (const_int 32 [0x20])))
                (nil)))))
(insn 15 12 13 2 (set (reg/f:SI 119)
        (const_int -536813568 [0xffffffffe000e000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_utils.h":272:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 13 15 14 2 (set (reg:SI 116)
        (lshiftrt:SI (reg:SI 117)
            (const_int 6 [0x6]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_utils.h":272:46 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 117)
        (nil)))
(insn 14 13 19 2 (set (reg:SI 114 [ _4 ])
        (plus:SI (reg:SI 116)
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_utils.h":272:20 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 116)
        (nil)))
(insn 19 14 23 2 (set (reg:SI 121)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_utils.h":273:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 23 19 16 2 (set (reg:SI 123)
        (const_int 5 [0x5])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_utils.h":274:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 16 23 17 2 (set (mem/v:SI (plus:SI (reg/f:SI 119)
                (const_int 20 [0x14])) [1 MEM[(struct SysTick_Type *)3758153744B].LOAD+0 S4 A32])
        (reg:SI 114 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_utils.h":272:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _4 ])
        (nil)))
(debug_insn 17 16 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_utils.h":273:3 -1
     (nil))
(insn 20 17 21 2 (set (mem/v:SI (plus:SI (reg/f:SI 119)
                (const_int 24 [0x18])) [1 MEM[(struct SysTick_Type *)3758153744B].VAL+0 S4 A64])
        (reg:SI 121)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_utils.h":273:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121)
        (nil)))
(debug_insn 21 20 24 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_utils.h":274:3 -1
     (nil))
(insn 24 21 25 2 (set (mem/v:SI (plus:SI (reg/f:SI 119)
                (const_int 16 [0x10])) [1 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A64])
        (reg:SI 123)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_utils.h":274:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123)
        (expr_list:REG_DEAD (reg/f:SI 119)
            (nil))))
(debug_insn 25 24 26 2 (var_location:SI HCLKFrequency (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":170:3 -1
     (nil))
(debug_insn 26 25 31 2 (var_location:SI Ticks (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":170:3 -1
     (nil))
(note 31 26 0 NOTE_INSN_DELETED)

;; Function LL_mDelay (LL_mDelay, funcdef_no=634, decl_uid=10019, cgraph_uid=638, symbol_order=637)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 11 count 11 (  1.2)


LL_mDelay

Dataflow summary:
def_info->table_size = 37, use_info->table_size = 45
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,8u} r13={1d,8u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,3u} r102={1d,10u} r103={1d,7u} r113={1d,1u} r114={1d,1u} r116={1d} r117={3d,7u} r118={1d,1u} r119={1d,1u} r121={1d,1u} 
;;    total ref usage 86{37d,49u,0e} in 31{31 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d26(102){ }d27(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 116 117 118 121
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 116 117 118 121
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(7){ }u13(13){ }u14(102){ }u15(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 117
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117

( 3 2 )->[4]->( 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ }u19(13){ }u20(102){ }u21(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 119
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; live  gen 	 119
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 119
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 119

( 7 )->[5]->( 8 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u22(7){ }u23(13){ }u24(102){ }u25(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 119
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
;; lr  def 	 100 [cc] 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 119
;; live  gen 	 100 [cc] 117
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 119
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 119

( 5 6 4 )->[6]->( 7 6 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u30(7){ }u31(13){ }u32(102){ }u33(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 119
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119
;; lr  def 	 100 [cc] 114
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 119
;; live  gen 	 100 [cc] 114
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 119
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 119

( 6 )->[7]->( 5 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 119
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 119
;; live  out 	

( 5 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u38(7){ }u39(13){ }u40(102){ }u41(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u42(7){ }u43(13){ }u44(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 17 to worklist
  Adding insn 12 to worklist
  Adding insn 9 to worklist
  Adding insn 8 to worklist
  Adding insn 64 to worklist
  Adding insn 31 to worklist
  Adding insn 44 to worklist
  Adding insn 40 to worklist
  Adding insn 67 to worklist
Finished finding needed instructions:
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 119
  Adding insn 30 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 119
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 119
  Adding insn 43 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 119
  Adding insn 39 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
  Adding insn 20 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117
  Adding insn 16 to worklist
  Adding insn 7 to worklist
  Adding insn 2 to worklist
  Adding insn 63 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 11 count 10 (  1.1)

Pass 0 for finding pseudo/allocno costs


  r121 costs: LO_REGS:110 HI_REGS:110 CALLER_SAVE_REGS:110 EVEN_REG:110 GENERAL_REGS:110 VFP_D0_D7_REGS:1375 VFP_LO_REGS:1375 ALL_REGS:1375 MEM:605
  r119 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:14903 VFP_LO_REGS:14903 ALL_REGS:14903 MEM:9710
  r118 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1595 VFP_LO_REGS:1595 ALL_REGS:1595 MEM:825
  r117 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:4015 VFP_LO_REGS:4015 ALL_REGS:4015 MEM:2365
  r116 costs: LO_REGS:0 HI_REGS:110 CALLER_SAVE_REGS:110 EVEN_REG:110 GENERAL_REGS:110 VFP_D0_D7_REGS:825 VFP_LO_REGS:825 ALL_REGS:825 MEM:550
  r114 costs: LO_REGS:0 HI_REGS:1890 CALLER_SAVE_REGS:1890 EVEN_REG:1890 GENERAL_REGS:1890 VFP_D0_D7_REGS:28350 VFP_LO_REGS:28350 ALL_REGS:28350 MEM:18900
  r113 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:1650 MEM:1100


Pass 1 for finding pseudo/allocno costs

    r121: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r121 costs: GENERAL_REGS:110 VFP_D0_D7_REGS:2475 VFP_LO_REGS:2475 ALL_REGS:1650 MEM:1650
  r119 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:14955 VFP_LO_REGS:14955 ALL_REGS:14955 MEM:9970
  r118 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:1650 MEM:1100
  r117 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:4290 VFP_LO_REGS:4290 ALL_REGS:4290 MEM:2860
  r116 costs: LO_REGS:0 HI_REGS:110 CALLER_SAVE_REGS:110 EVEN_REG:110 GENERAL_REGS:110 VFP_D0_D7_REGS:825 VFP_LO_REGS:825 ALL_REGS:825 MEM:550
  r114 costs: LO_REGS:0 HI_REGS:1890 CALLER_SAVE_REGS:1890 EVEN_REG:1890 GENERAL_REGS:1890 VFP_D0_D7_REGS:28350 VFP_LO_REGS:28350 ALL_REGS:28350 MEM:18900
  r113 costs: LO_REGS:0 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:1650 VFP_LO_REGS:1650 ALL_REGS:1650 MEM:1100

;;   ======================================================
;;   -- basic block 6 from 35 to 44 -- before reload
;;   ======================================================

;;	  0--> b  0: i  35 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  36 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  37 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  38 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  40 r114=[r119+0x10]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  43 cc=cmp(zxt(r114,0x1,0x10),0)            :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  44 pc={(cc==0)?L45:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 35
;;   new tail = 44

;;   ======================================================
;;   -- basic block 7 from 67 to 67 -- before reload
;;   ======================================================

;;	  0--> b  1: i  67 pc=L41                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):    27/b2:20(cost=0:prio=0)
;;   total time = 0
;;   new head = 67
;;   new tail = 67

;;   ======================================================
;;   -- basic block 5 from 27 to 31 -- before reload
;;   ======================================================

;;	  0--> b  2: i  27 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  2: i  29 loc r117-0x1                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  2: i  30 {cc=cmp(r117-0x1,0);r117=r117-0x1;}     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  2: i  31 pc={(cc==0)?L53:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 27
;;   new tail = 31

;;   ======================================================
;;   -- basic block 2 from 63 to 17 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   7 r118=0xffffffffe000e000                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  63 r121=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i   8 r113=[r118+0x10]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   9 [sfp-0x4]=r113                          :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  11 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   2 r117=r121                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  12 r116=[sfp-0x4]                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  14 loc r117                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  16 cc=cmp(r117,0xffffffffffffffff)         :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  17 pc={(cc==0)?L22:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 6
;;   new tail = 17

;;   ======================================================
;;   -- basic block 3 from 19 to 21 -- before reload
;;   ======================================================

;;	  0--> b  0: i  19 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  20 r117=r117+0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  21 loc r117                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 19
;;   new tail = 21

;;   ======================================================
;;   -- basic block 4 from 39 to 64 -- before reload
;;   ======================================================

;;	  0--> b  0: i  39 r119=0xffffffffe000e000                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  64 pc=L45                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 39
;;   new tail = 64


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


LL_mDelay

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,8u} r13={1d,8u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,3u} r102={1d,10u} r103={1d,7u} r113={1d,1u} r114={1d,1u} r116={1d} r117={3d,7u} r118={1d,1u} r119={1d,1u} r121={1d,1u} 
;;    total ref usage 86{37d,49u,0e} in 31{31 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":185:3 -1
     (nil))
(insn 7 6 63 2 (set (reg/f:SI 118)
        (const_int -536813568 [0xffffffffe000e000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":185:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 63 7 8 2 (set (reg:SI 121)
        (reg:SI 0 r0 [ Delay ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":184:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Delay ])
        (nil)))
(insn 8 63 9 2 (set (reg:SI 113 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 118)
                (const_int 16 [0x10])) [1 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":185:31 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 118)
        (nil)))
(insn 9 8 10 2 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 tmp+0 S4 A32])
        (reg:SI 113 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":185:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 113 [ _2 ])
        (nil)))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":186:3 -1
     (nil))
(debug_insn 11 10 2 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":188:3 -1
     (nil))
(insn 2 11 12 2 (set (reg/v:SI 117 [ Delay ])
        (reg:SI 121)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":184:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121)
        (nil)))
(insn 12 2 13 2 (set (reg:SI 116 [ vol.0_8 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 tmp+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":188:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 116 [ vol.0_8 ])
        (nil)))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":189:3 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:SI tmpDelay (reg/v:SI 117 [ Delay ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":189:12 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":191:3 -1
     (nil))
(insn 16 15 17 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 117 [ Delay ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":191:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 17 16 18 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 22)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":191:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 22)
(note 18 17 19 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 19 18 20 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":193:5 -1
     (nil))
(insn 20 19 21 3 (set (reg/v:SI 117 [ Delay ])
        (plus:SI (reg/v:SI 117 [ Delay ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":193:13 7 {*arm_addsi3}
     (nil))
(debug_insn 21 20 22 3 (var_location:SI tmpDelay (reg/v:SI 117 [ Delay ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":193:13 -1
     (nil))
(code_label 22 21 23 4 43 (nil) [1 uses])
(note 23 22 39 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 39 23 64 4 (set (reg/f:SI 119)
        (const_int -536813568 [0xffffffffe000e000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":198:16 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 64 39 65 4 (set (pc)
        (label_ref 45)) 284 {*arm_jump}
     (nil)
 -> 45)
(barrier 65 64 41)
(code_label 41 65 26 5 46 (nil) [1 uses])
(note 26 41 28 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 28 26 27 5 NOTE_INSN_DELETED)
(debug_insn 27 28 29 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":200:7 -1
     (nil))
(debug_insn 29 27 30 5 (var_location:SI tmpDelay (plus:SI (reg/v:SI 117 [ Delay ])
        (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":200:15 -1
     (nil))
(insn 30 29 31 5 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (plus:SI (reg/v:SI 117 [ Delay ])
                        (const_int -1 [0xffffffffffffffff]))
                    (const_int 0 [0])))
            (set (reg/v:SI 117 [ Delay ])
                (plus:SI (reg/v:SI 117 [ Delay ])
                    (const_int -1 [0xffffffffffffffff])))
        ]) 1019 {thumb2_addsi3_compare0}
     (nil))
(jump_insn 31 30 45 5 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 53)
            (pc))) 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 53)
(code_label 45 31 34 6 47 (nil) [2 uses])
(note 34 45 42 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 42 34 35 6 NOTE_INSN_DELETED)
(debug_insn 35 42 36 6 (var_location:SI tmpDelay (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 36 35 37 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":196:9 -1
     (nil))
(debug_insn 37 36 38 6 (var_location:SI tmpDelay (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 38 37 40 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":198:5 -1
     (nil))
(insn 40 38 43 6 (set (reg:SI 114 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 119)
                (const_int 16 [0x10])) [1 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":198:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 40 44 6 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 114 [ _3 ])
                (const_int 1 [0x1])
                (const_int 16 [0x10]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":198:7 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 114 [ _3 ])
        (nil)))
(jump_insn 44 43 66 6 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 45)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":198:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 45)
(note 66 44 67 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(jump_insn 67 66 68 7 (set (pc)
        (label_ref 41)) 284 {*arm_jump}
     (nil)
 -> 41)
(barrier 68 67 53)
(code_label 53 68 54 8 42 (nil) [1 uses])
(note 54 53 69 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 69 54 0 NOTE_INSN_DELETED)

;; Function LL_SetSystemCoreClock (LL_SetSystemCoreClock, funcdef_no=635, decl_uid=10021, cgraph_uid=639, symbol_order=638)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r115 costs: LO_REGS:2000 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000


Pass 1 for finding pseudo/allocno costs

    r115: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r115 costs: LO_REGS:2000 HI_REGS:6000 CALLER_SAVE_REGS:6000 EVEN_REG:6000 GENERAL_REGS:4000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 11 to 8 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   7 r114=`SystemCoreClock'                  :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  11 r115=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i   8 [r114]=r115                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 6
;;   new tail = 8


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


LL_SetSystemCoreClock

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r114={1d,1u} r115={1d,1u} 
;;    total ref usage 37{27d,10u,0e} in 4{4 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":266:3 -1
     (nil))
(insn 7 6 11 2 (set (reg/f:SI 114)
        (symbol_ref:SI ("SystemCoreClock") [flags 0xc0]  <var_decl 0000000005e81c60 SystemCoreClock>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":266:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 7 8 2 (set (reg:SI 115)
        (reg:SI 0 r0 [ HCLKFrequency ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":264:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ HCLKFrequency ])
        (nil)))
(insn 8 11 12 2 (set (mem/c:SI (reg/f:SI 114) [1 SystemCoreClock+0 S4 A32])
        (reg:SI 115)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":266:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115)
        (expr_list:REG_DEAD (reg/f:SI 114)
            (nil))))
(note 12 8 0 NOTE_INSN_DELETED)

;; Function LL_SetFlashLatency (LL_SetFlashLatency, funcdef_no=636, decl_uid=10023, cgraph_uid=640, symbol_order=639)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 27 n_edges 37 count 27 (    1)


LL_SetFlashLatency

Dataflow summary:
def_info->table_size = 78, use_info->table_size = 179
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,26u} r13={1d,26u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={14d,11u} r102={1d,26u} r103={1d,25u} r114={1d,1u} r116={1d,1u} r118={10d,5u} r119={1d,1u} r120={1d,2u} r122={1d,2u} r127={3d,2u} r128={1d,12u,8e} r129={1d,1u,1e} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r142={1d,1u} r143={1d,1u} r146={1d,1u} r147={1d,4u} r148={1d,1u} r151={1d,1u} r153={1d,1u} r157={1d,1u} 
;;    total ref usage 252{78d,165u,9e} in 130{130 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d38(102){ }d39(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 24 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 128 129 130 157
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 128 129 130 157
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128

( 2 )->[3]->( 4 12 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(7){ }u11(13){ }u12(102){ }u13(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 114 131 132
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; live  gen 	 100 [cc] 114 131 132
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128

( 3 )->[4]->( 14 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(7){ }u20(13){ }u21(102){ }u22(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  def 	 100 [cc] 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; live  gen 	 100 [cc] 133
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128

( 4 )->[5]->( 15 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u27(7){ }u28(13){ }u29(102){ }u30(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  def 	 100 [cc] 134
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; live  gen 	 100 [cc] 134
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128

( 5 )->[6]->( 16 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u35(7){ }u36(13){ }u37(102){ }u38(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  def 	 100 [cc] 135
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; live  gen 	 100 [cc] 135
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128

( 6 )->[7]->( 17 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u43(7){ }u44(13){ }u45(102){ }u46(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  def 	 100 [cc] 136
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; live  gen 	 100 [cc] 136
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128

( 7 )->[8]->( 18 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u51(7){ }u52(13){ }u53(102){ }u54(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  def 	 100 [cc] 137
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; live  gen 	 100 [cc] 137
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128

( 8 )->[9]->( 19 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u59(7){ }u60(13){ }u61(102){ }u62(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  def 	 100 [cc] 138
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; live  gen 	 100 [cc] 138
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128

( 9 )->[10]->( 20 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u67(7){ }u68(13){ }u69(102){ }u70(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  def 	 100 [cc] 139
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; live  gen 	 100 [cc] 139
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128

( 10 )->[11]->( 22 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u75(7){ }u76(13){ }u77(102){ }u78(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  def 	 100 [cc] 118 142
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; live  gen 	 118 142
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118

( 3 )->[12]->( 21 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u83(7){ }u84(13){ }u85(102){ }u86(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  def 	 100 [cc] 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; live  gen 	 100 [cc] 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128

( 12 )->[13]->( 22 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u91(7){ }u92(13){ }u93(102){ }u94(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  def 	 100 [cc] 118 146
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; live  gen 	 118 146
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118

( 4 )->[14]->( 22 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u99(7){ }u100(13){ }u101(102){ }u102(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 118
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 118
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118

( 5 )->[15]->( 22 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u103(7){ }u104(13){ }u105(102){ }u106(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 118
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 118
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118

( 6 )->[16]->( 22 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u107(7){ }u108(13){ }u109(102){ }u110(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 118
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 118
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118

( 7 )->[17]->( 22 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u111(7){ }u112(13){ }u113(102){ }u114(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 118
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 118
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118

( 8 )->[18]->( 22 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u115(7){ }u116(13){ }u117(102){ }u118(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 118
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 118
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118

( 9 )->[19]->( 22 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u119(7){ }u120(13){ }u121(102){ }u122(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 118
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 118
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118

( 10 )->[20]->( 22 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u123(7){ }u124(13){ }u125(102){ }u126(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 118
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 118
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118

( 12 )->[21]->( 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u127(7){ }u128(13){ }u129(102){ }u130(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 118
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 118
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118

( 18 17 11 13 14 15 16 19 21 20 )->[22]->( 23 25 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u131(7){ }u132(13){ }u133(102){ }u134(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; lr  def 	 100 [cc] 116 119 120 147 148 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  gen 	 100 [cc] 116 119 120 147 148 151
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 147
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 147

( 22 )->[23]->( 26 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u149(7){ }u150(13){ }u151(102){ }u152(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 147
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 147
;; lr  def 	 100 [cc] 122 127 153
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 147
;; live  gen 	 122 127 153
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127

( 2 )->[24]->( 26 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u160(7){ }u161(13){ }u162(102){ }u163(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 127
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127

( 22 )->[25]->( 26 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u164(7){ }u165(13){ }u166(102){ }u167(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 127
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127

( 25 23 24 )->[26]->( 1 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u168(7){ }u169(13){ }u170(102){ }u171(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 26 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u175(0){ }u176(7){ }u177(13){ }u178(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 28 to worklist
  Adding insn 39 to worklist
  Adding insn 36 to worklist
  Adding insn 46 to worklist
  Adding insn 53 to worklist
  Adding insn 60 to worklist
  Adding insn 67 to worklist
  Adding insn 74 to worklist
  Adding insn 81 to worklist
  Adding insn 88 to worklist
  Adding insn 220 to worklist
  Adding insn 106 to worklist
  Adding insn 222 to worklist
  Adding insn 224 to worklist
  Adding insn 226 to worklist
  Adding insn 228 to worklist
  Adding insn 230 to worklist
  Adding insn 232 to worklist
  Adding insn 234 to worklist
  Adding insn 236 to worklist
  Adding insn 144 to worklist
  Adding insn 137 to worklist
  Adding insn 128 to worklist
  Adding insn 124 to worklist
  Adding insn 238 to worklist
  Adding insn 152 to worklist
  Adding insn 240 to worklist
  Adding insn 177 to worklist
Finished finding needed instructions:
processing block 26 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 176 to worklist
processing block 24 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
  Adding insn 12 to worklist
processing block 23 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
  Adding insn 162 to worklist
  Adding insn 158 to worklist
processing block 25 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
  Adding insn 13 to worklist
processing block 22 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 147
  Adding insn 143 to worklist
  Adding insn 142 to worklist
  Adding insn 126 to worklist
  Adding insn 125 to worklist
  Adding insn 123 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
  Adding insn 6 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
  Adding insn 7 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
  Adding insn 8 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
  Adding insn 9 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
  Adding insn 10 to worklist
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
  Adding insn 5 to worklist
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
  Adding insn 4 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
  Adding insn 95 to worklist
  Adding insn 93 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
  Adding insn 87 to worklist
  Adding insn 86 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
  Adding insn 80 to worklist
  Adding insn 79 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
  Adding insn 73 to worklist
  Adding insn 72 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
  Adding insn 66 to worklist
  Adding insn 65 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
  Adding insn 59 to worklist
  Adding insn 58 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
  Adding insn 52 to worklist
  Adding insn 51 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
  Adding insn 45 to worklist
  Adding insn 44 to worklist
processing block 21 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
  Adding insn 11 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
  Adding insn 113 to worklist
  Adding insn 111 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
  Adding insn 105 to worklist
  Adding insn 104 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
  Adding insn 38 to worklist
  Adding insn 37 to worklist
  Adding insn 35 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
  Adding insn 27 to worklist
  Adding insn 26 to worklist
  Adding insn 23 to worklist
  Adding insn 2 to worklist
  Adding insn 219 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 27 n_edges 37 count 27 (    1)

Pass 0 for finding pseudo/allocno costs


  r157 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r153 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:14160 VFP_LO_REGS:14160 ALL_REGS:14160 MEM:9440
  r151 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r148 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r147 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:36580 VFP_LO_REGS:36580 ALL_REGS:36580 MEM:22220
  r146 costs: LO_REGS:0 HI_REGS:330 CALLER_SAVE_REGS:330 EVEN_REG:330 GENERAL_REGS:330 VFP_D0_D7_REGS:4785 VFP_LO_REGS:4785 ALL_REGS:4785 MEM:2475
  r143 costs: LO_REGS:0 HI_REGS:660 CALLER_SAVE_REGS:660 EVEN_REG:660 GENERAL_REGS:660 VFP_D0_D7_REGS:9570 VFP_LO_REGS:9570 ALL_REGS:9570 MEM:4950
  r142 costs: LO_REGS:0 HI_REGS:2 CALLER_SAVE_REGS:2 EVEN_REG:2 GENERAL_REGS:2 VFP_D0_D7_REGS:29 VFP_LO_REGS:29 ALL_REGS:29 MEM:15
  r139 costs: LO_REGS:0 HI_REGS:4 CALLER_SAVE_REGS:4 EVEN_REG:4 GENERAL_REGS:4 VFP_D0_D7_REGS:58 VFP_LO_REGS:58 ALL_REGS:58 MEM:30
  r138 costs: LO_REGS:0 HI_REGS:10 CALLER_SAVE_REGS:10 EVEN_REG:10 GENERAL_REGS:10 VFP_D0_D7_REGS:145 VFP_LO_REGS:145 ALL_REGS:145 MEM:75
  r137 costs: LO_REGS:0 HI_REGS:20 CALLER_SAVE_REGS:20 EVEN_REG:20 GENERAL_REGS:20 VFP_D0_D7_REGS:290 VFP_LO_REGS:290 ALL_REGS:290 MEM:150
  r136 costs: LO_REGS:0 HI_REGS:42 CALLER_SAVE_REGS:42 EVEN_REG:42 GENERAL_REGS:42 VFP_D0_D7_REGS:609 VFP_LO_REGS:609 ALL_REGS:609 MEM:315
  r135 costs: LO_REGS:0 HI_REGS:84 CALLER_SAVE_REGS:84 EVEN_REG:84 GENERAL_REGS:84 VFP_D0_D7_REGS:1218 VFP_LO_REGS:1218 ALL_REGS:1218 MEM:630
  r134 costs: LO_REGS:0 HI_REGS:170 CALLER_SAVE_REGS:170 EVEN_REG:170 GENERAL_REGS:170 VFP_D0_D7_REGS:2465 VFP_LO_REGS:2465 ALL_REGS:2465 MEM:1275
  r133 costs: LO_REGS:0 HI_REGS:340 CALLER_SAVE_REGS:340 EVEN_REG:340 GENERAL_REGS:340 VFP_D0_D7_REGS:4930 VFP_LO_REGS:4930 ALL_REGS:4930 MEM:2550
  r132 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r131 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:14500 VFP_LO_REGS:14500 ALL_REGS:14500 MEM:7500
  r130 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r129 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r128 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:37465 VFP_LO_REGS:37465 ALL_REGS:37465 MEM:19310
  r127 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29458 VFP_LO_REGS:29458 ALL_REGS:29458 MEM:17355
  r122 costs: LO_REGS:0 HI_REGS:944 CALLER_SAVE_REGS:944 EVEN_REG:944 GENERAL_REGS:944 VFP_D0_D7_REGS:14160 VFP_LO_REGS:14160 ALL_REGS:14160 MEM:9440
  r120 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r119 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r118 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:29204 VFP_LO_REGS:29204 ALL_REGS:29204 MEM:18035
  r116 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r114 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000


Pass 1 for finding pseudo/allocno costs

    r157: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r156: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r155: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r154: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r153: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r152: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r151: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r150: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r149: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r148: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r147: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r146: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r145: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r144: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r143: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r142: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r141: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r140: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r139: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r127: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r157 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r153 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:14160 VFP_LO_REGS:14160 ALL_REGS:14160 MEM:9440
  r151 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r148 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r147 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:37080 VFP_LO_REGS:37080 ALL_REGS:37080 MEM:24720
  r146 costs: LO_REGS:0 HI_REGS:330 CALLER_SAVE_REGS:330 EVEN_REG:330 GENERAL_REGS:330 VFP_D0_D7_REGS:4950 VFP_LO_REGS:4950 ALL_REGS:4950 MEM:3300
  r143 costs: LO_REGS:0 HI_REGS:660 CALLER_SAVE_REGS:660 EVEN_REG:660 GENERAL_REGS:660 VFP_D0_D7_REGS:9900 VFP_LO_REGS:9900 ALL_REGS:9900 MEM:6600
  r142 costs: LO_REGS:0 HI_REGS:2 CALLER_SAVE_REGS:2 EVEN_REG:2 GENERAL_REGS:2 VFP_D0_D7_REGS:30 VFP_LO_REGS:30 ALL_REGS:30 MEM:20
  r139 costs: LO_REGS:0 HI_REGS:4 CALLER_SAVE_REGS:4 EVEN_REG:4 GENERAL_REGS:4 VFP_D0_D7_REGS:60 VFP_LO_REGS:60 ALL_REGS:60 MEM:40
  r138 costs: LO_REGS:0 HI_REGS:10 CALLER_SAVE_REGS:10 EVEN_REG:10 GENERAL_REGS:10 VFP_D0_D7_REGS:150 VFP_LO_REGS:150 ALL_REGS:150 MEM:100
  r137 costs: LO_REGS:0 HI_REGS:20 CALLER_SAVE_REGS:20 EVEN_REG:20 GENERAL_REGS:20 VFP_D0_D7_REGS:300 VFP_LO_REGS:300 ALL_REGS:300 MEM:200
  r136 costs: LO_REGS:0 HI_REGS:42 CALLER_SAVE_REGS:42 EVEN_REG:42 GENERAL_REGS:42 VFP_D0_D7_REGS:630 VFP_LO_REGS:630 ALL_REGS:630 MEM:420
  r135 costs: LO_REGS:0 HI_REGS:84 CALLER_SAVE_REGS:84 EVEN_REG:84 GENERAL_REGS:84 VFP_D0_D7_REGS:1260 VFP_LO_REGS:1260 ALL_REGS:1260 MEM:840
  r134 costs: LO_REGS:0 HI_REGS:170 CALLER_SAVE_REGS:170 EVEN_REG:170 GENERAL_REGS:170 VFP_D0_D7_REGS:2550 VFP_LO_REGS:2550 ALL_REGS:2550 MEM:1700
  r133 costs: LO_REGS:0 HI_REGS:340 CALLER_SAVE_REGS:340 EVEN_REG:340 GENERAL_REGS:340 VFP_D0_D7_REGS:5100 VFP_LO_REGS:5100 ALL_REGS:5100 MEM:3400
  r132 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r131 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r130 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r129 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r128 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:42465 VFP_LO_REGS:42465 ALL_REGS:42465 MEM:28310
  r127 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:44985 VFP_LO_REGS:44985 ALL_REGS:29985 MEM:29990
  r122 costs: LO_REGS:0 HI_REGS:944 CALLER_SAVE_REGS:944 EVEN_REG:944 GENERAL_REGS:944 VFP_D0_D7_REGS:14160 VFP_LO_REGS:14160 ALL_REGS:14160 MEM:9440
  r120 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r119 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r118 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:29535 VFP_LO_REGS:29535 ALL_REGS:29535 MEM:19690
  r116 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r114 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000

;;   ======================================================
;;   -- basic block 2 from 219 to 28 -- before reload
;;   ======================================================

;;	  0--> b  0: i  16 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  19 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  20 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  21 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  22 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 219 r157=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r128=r157                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  26 r130=0xa21fe7f                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  23 r129=r128-0x1                           :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  27 cc=cmp(r129,r130)                       :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  28 pc={(gtu(cc,0))?L182:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 16
;;   new tail = 28

;;   ======================================================
;;   -- basic block 3 from 30 to 39 -- before reload
;;   ======================================================

;;	  0--> b  0: i  30 loc r128                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  31 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  32 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  33 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  34 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  35 r131=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  36 r114=[r131]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  37 r132=r114&0x600                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  38 cc=cmp(r132,0x200)                      :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  39 pc={(cc!=0)?L99:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 30
;;   new tail = 39

;;   ======================================================
;;   -- basic block 4 from 41 to 46 -- before reload
;;   ======================================================

;;	  0--> b  0: i  41 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  44 r133=0x9896800                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  45 cc=cmp(r128,r133)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  46 pc={(gtu(cc,0))?L186:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 41
;;   new tail = 46

;;   ======================================================
;;   -- basic block 5 from 48 to 53 -- before reload
;;   ======================================================

;;	  0--> b  0: i  48 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  51 r134=0x8583b00                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  52 cc=cmp(r128,r134)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  53 pc={(gtu(cc,0))?L190:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 48
;;   new tail = 53

;;   ======================================================
;;   -- basic block 6 from 55 to 60 -- before reload
;;   ======================================================

;;	  0--> b  0: i  55 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  58 r135=0x7270e00                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  59 cc=cmp(r128,r135)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  60 pc={(gtu(cc,0))?L194:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 55
;;   new tail = 60

;;   ======================================================
;;   -- basic block 7 from 62 to 67 -- before reload
;;   ======================================================

;;	  0--> b  0: i  62 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  65 r136=0x5f5e100                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  66 cc=cmp(r128,r136)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  67 pc={(gtu(cc,0))?L198:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 62
;;   new tail = 67

;;   ======================================================
;;   -- basic block 8 from 69 to 74 -- before reload
;;   ======================================================

;;	  0--> b  0: i  69 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  72 r137=0x4c4b400                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  73 cc=cmp(r128,r137)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  74 pc={(gtu(cc,0))?L202:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 69
;;   new tail = 74

;;   ======================================================
;;   -- basic block 9 from 76 to 81 -- before reload
;;   ======================================================

;;	  0--> b  0: i  76 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  79 r138=0x3938700                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  80 cc=cmp(r128,r138)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  81 pc={(gtu(cc,0))?L206:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 76
;;   new tail = 81

;;   ======================================================
;;   -- basic block 10 from 83 to 88 -- before reload
;;   ======================================================

;;	  0--> b  0: i  83 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  86 r139=0x2625a00                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  87 cc=cmp(r128,r139)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  88 pc={(gtu(cc,0))?L210:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 83
;;   new tail = 88

;;   ======================================================
;;   -- basic block 11 from 90 to 220 -- before reload
;;   ======================================================

;;	  0--> b  0: i  90 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  93 r142=0x1312d00                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  95 {r118=gtu(r128,r142);clobber cc;}       :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 220 pc=L115                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 90
;;   new tail = 220

;;   ======================================================
;;   -- basic block 12 from 101 to 106 -- before reload
;;   ======================================================

;;	  0--> b  0: i 101 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 104 r143=0xf42400                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 105 cc=cmp(r128,r143)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 106 pc={(gtu(cc,0))?L214:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 101
;;   new tail = 106

;;   ======================================================
;;   -- basic block 13 from 108 to 222 -- before reload
;;   ======================================================

;;	  0--> b  0: i 108 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 111 r146=0x7a1200                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 113 {r118=gtu(r128,r146);clobber cc;}       :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 222 pc=L115                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 108
;;   new tail = 222

;;   ======================================================
;;   -- basic block 14 from 6 to 224 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 r118=0x8                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 224 pc=L115                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 6
;;   new tail = 224

;;   ======================================================
;;   -- basic block 15 from 7 to 226 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 r118=0x7                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 226 pc=L115                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 7
;;   new tail = 226

;;   ======================================================
;;   -- basic block 16 from 8 to 228 -- before reload
;;   ======================================================

;;	  0--> b  0: i   8 r118=0x6                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 228 pc=L115                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 8
;;   new tail = 228

;;   ======================================================
;;   -- basic block 17 from 9 to 230 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 r118=0x5                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 230 pc=L115                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 9
;;   new tail = 230

;;   ======================================================
;;   -- basic block 18 from 10 to 232 -- before reload
;;   ======================================================

;;	  0--> b  0: i  10 r118=0x4                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 232 pc=L115                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 10
;;   new tail = 232

;;   ======================================================
;;   -- basic block 19 from 5 to 234 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 r118=0x3                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 234 pc=L115                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 5
;;   new tail = 234

;;   ======================================================
;;   -- basic block 20 from 4 to 236 -- before reload
;;   ======================================================

;;	  0--> b  0: i   4 r118=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 236 pc=L115                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 4
;;   new tail = 236

;;   ======================================================
;;   -- basic block 21 from 11 to 11 -- before reload
;;   ======================================================

;;	  0--> b  0: i  11 r118=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 11
;;   new tail = 11

;;   ======================================================
;;   -- basic block 22 from 117 to 144 -- before reload
;;   ======================================================

;;	  0--> b  0: i 117 loc r118                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 118 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 119 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 120 loc r118                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 121 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 122 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 123 r147=0x40022000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 124 r116=[r147]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 125 r148=r116&0xfffffffffffffff0            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 126 r119=r148|r118                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 128 [r147]=r119                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 129 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 130 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 131 loc 0x2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 132 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 133 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 134 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 135 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 137 r120=[r147]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 138 loc r120&0xf                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 139 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 140 loc 0x1                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 141 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 142 r151=r120&0xf                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 143 cc=cmp(r118,r151)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 144 pc={(cc==0)?L218:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 11
;;   new head = 117
;;   new tail = 144

;;   ======================================================
;;   -- basic block 23 from 146 to 238 -- before reload
;;   ======================================================

;;	  0--> b  0: i 146 loc 0x1                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 147 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 148 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 149 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 150 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 152 r122=[r147]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 153 loc r122&0xf                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 154 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 155 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 156 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 157 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 158 r153=r122&0xf                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 162 {r127=r153!=r118;clobber cc;}           :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 238 pc=L163                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 146
;;   new tail = 238

;;   ======================================================
;;   -- basic block 24 from 12 to 240 -- before reload
;;   ======================================================

;;	  0--> b  0: i  12 r127=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 240 pc=L163                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 12
;;   new tail = 240

;;   ======================================================
;;   -- basic block 25 from 13 to 13 -- before reload
;;   ======================================================

;;	  0--> b  0: i  13 r127=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 13
;;   new tail = 13

;;   ======================================================
;;   -- basic block 26 from 165 to 177 -- before reload
;;   ======================================================

;;	  0--> b  0: i 165 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 166 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 167 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 168 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 169 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 170 loc r127#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 171 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 176 r0=r127                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 177 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 165
;;   new tail = 177


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


LL_SetFlashLatency

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,26u} r13={1d,26u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={14d,11u} r102={1d,26u} r103={1d,25u} r114={1d,1u} r116={1d,1u} r118={10d,5u} r119={1d,1u} r120={1d,2u} r122={1d,2u} r127={3d,2u} r128={1d,12u,8e} r129={1d,1u,1e} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r142={1d,1u} r143={1d,1u} r146={1d,1u} r147={1d,4u} r148={1d,1u} r151={1d,1u} r153={1d,1u} r157={1d,1u} 
;;    total ref usage 252{78d,165u,9e} in 130{130 regular + 0 call} insns.
(note 1 0 14 NOTE_INSN_DELETED)
(note 14 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 14 16 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 16 3 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":279:3 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":280:3 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":281:3 -1
     (nil))
(debug_insn 19 18 20 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":281:15 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":283:3 -1
     (nil))
(debug_insn 21 20 22 2 (var_location:SI latency (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":283:12 -1
     (nil))
(debug_insn 22 21 219 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":286:3 -1
     (nil))
(insn 219 22 2 2 (set (reg:SI 157)
        (reg:SI 0 r0 [ HCLKFrequency ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":278:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ HCLKFrequency ])
        (nil)))
(insn 2 219 26 2 (set (reg/v:SI 128 [ HCLKFrequency ])
        (reg:SI 157)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":278:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 157)
        (nil)))
(insn 26 2 23 2 (set (reg:SI 130)
        (const_int 169999999 [0xa21fe7f])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":286:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 23 26 27 2 (set (reg:SI 129)
        (plus:SI (reg/v:SI 128 [ HCLKFrequency ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":286:28 7 {*arm_addsi3}
     (nil))
(insn 27 23 28 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 129)
            (reg:SI 130))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":286:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 130)
        (expr_list:REG_DEAD (reg:SI 129)
            (expr_list:REG_EQUAL (compare:CC (reg:SI 129)
                    (const_int 169999999 [0xa21fe7f]))
                (nil)))))
(jump_insn 28 27 29 2 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 182)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":286:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 182)
(note 29 28 30 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 30 29 31 3 (var_location:SI HCLKFrequency (reg/v:SI 128 [ HCLKFrequency ])) -1
     (nil))
(debug_insn 31 30 32 3 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":277:13 -1
     (nil))
(debug_insn 32 31 33 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":292:5 -1
     (nil))
(debug_insn 33 32 34 3 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h":330:26 -1
     (nil))
(debug_insn 34 33 35 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h":332:3 -1
     (nil))
(insn 35 34 36 3 (set (reg/f:SI 131)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h":332:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 36 35 37 3 (set (reg:SI 114 [ _8 ])
        (mem/v:SI (reg/f:SI 131) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h":332:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 131)
        (nil)))
(insn 37 36 38 3 (set (reg:SI 132)
        (and:SI (reg:SI 114 [ _8 ])
            (const_int 1536 [0x600]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h":332:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _8 ])
        (nil)))
(insn 38 37 39 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 132)
            (const_int 512 [0x200]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":292:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 132)
        (nil)))
(jump_insn 39 38 40 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 99)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":292:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 99)
(note 40 39 41 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 41 40 44 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":294:7 -1
     (nil))
(insn 44 41 45 4 (set (reg:SI 133)
        (const_int 160000000 [0x9896800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":294:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 45 44 46 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ HCLKFrequency ])
            (reg:SI 133))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":294:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 133)
        (expr_list:REG_EQUAL (compare:CC (reg/v:SI 128 [ HCLKFrequency ])
                (const_int 160000000 [0x9896800]))
            (nil))))
(jump_insn 46 45 47 4 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 186)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":294:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 186)
(note 47 46 48 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 48 47 51 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":299:12 -1
     (nil))
(insn 51 48 52 5 (set (reg:SI 134)
        (const_int 140000000 [0x8583b00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":299:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 52 51 53 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ HCLKFrequency ])
            (reg:SI 134))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":299:14 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 134)
        (expr_list:REG_EQUAL (compare:CC (reg/v:SI 128 [ HCLKFrequency ])
                (const_int 140000000 [0x8583b00]))
            (nil))))
(jump_insn 53 52 54 5 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 190)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":299:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 190)
(note 54 53 55 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 55 54 58 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":304:12 -1
     (nil))
(insn 58 55 59 6 (set (reg:SI 135)
        (const_int 120000000 [0x7270e00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":304:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 59 58 60 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ HCLKFrequency ])
            (reg:SI 135))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":304:14 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 135)
        (expr_list:REG_EQUAL (compare:CC (reg/v:SI 128 [ HCLKFrequency ])
                (const_int 120000000 [0x7270e00]))
            (nil))))
(jump_insn 60 59 61 6 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 194)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":304:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 194)
(note 61 60 62 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 62 61 65 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":309:12 -1
     (nil))
(insn 65 62 66 7 (set (reg:SI 136)
        (const_int 100000000 [0x5f5e100])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":309:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 66 65 67 7 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ HCLKFrequency ])
            (reg:SI 136))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":309:14 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 136)
        (expr_list:REG_EQUAL (compare:CC (reg/v:SI 128 [ HCLKFrequency ])
                (const_int 100000000 [0x5f5e100]))
            (nil))))
(jump_insn 67 66 68 7 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 198)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":309:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 198)
(note 68 67 69 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 69 68 72 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":314:12 -1
     (nil))
(insn 72 69 73 8 (set (reg:SI 137)
        (const_int 80000000 [0x4c4b400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":314:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 73 72 74 8 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ HCLKFrequency ])
            (reg:SI 137))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":314:14 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 137)
        (expr_list:REG_EQUAL (compare:CC (reg/v:SI 128 [ HCLKFrequency ])
                (const_int 80000000 [0x4c4b400]))
            (nil))))
(jump_insn 74 73 75 8 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 202)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":314:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 202)
(note 75 74 76 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 76 75 79 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":319:12 -1
     (nil))
(insn 79 76 80 9 (set (reg:SI 138)
        (const_int 60000000 [0x3938700])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":319:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 80 79 81 9 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ HCLKFrequency ])
            (reg:SI 138))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":319:14 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 138)
        (expr_list:REG_EQUAL (compare:CC (reg/v:SI 128 [ HCLKFrequency ])
                (const_int 60000000 [0x3938700]))
            (nil))))
(jump_insn 81 80 82 9 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 206)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":319:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 206)
(note 82 81 83 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 83 82 86 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":324:12 -1
     (nil))
(insn 86 83 87 10 (set (reg:SI 139)
        (const_int 40000000 [0x2625a00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":324:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 87 86 88 10 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ HCLKFrequency ])
            (reg:SI 139))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":324:14 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 139)
        (expr_list:REG_EQUAL (compare:CC (reg/v:SI 128 [ HCLKFrequency ])
                (const_int 40000000 [0x2625a00]))
            (nil))))
(jump_insn 88 87 89 10 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 210)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":324:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 210)
(note 89 88 94 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(note 94 89 90 11 NOTE_INSN_DELETED)
(debug_insn 90 94 93 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":331:9 -1
     (nil))
(insn 93 90 95 11 (set (reg:SI 142)
        (const_int 20000000 [0x1312d00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":331:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 95 93 220 11 (parallel [
            (set (reg/v:SI 118 [ latency ])
                (gtu:SI (reg/v:SI 128 [ HCLKFrequency ])
                    (reg:SI 142)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":331:11 330 {*compare_scc}
     (expr_list:REG_DEAD (reg:SI 142)
        (expr_list:REG_DEAD (reg/v:SI 128 [ HCLKFrequency ])
            (expr_list:REG_UNUSED (reg:CC 100 cc)
                (nil)))))
(jump_insn 220 95 221 11 (set (pc)
        (label_ref 115)) 284 {*arm_jump}
     (nil)
 -> 115)
(barrier 221 220 99)
(code_label 99 221 100 12 57 (nil) [1 uses])
(note 100 99 101 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 101 100 104 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":341:7 -1
     (nil))
(insn 104 101 105 12 (set (reg:SI 143)
        (const_int 16000000 [0xf42400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":341:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 105 104 106 12 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ HCLKFrequency ])
            (reg:SI 143))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":341:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 143)
        (expr_list:REG_EQUAL (compare:CC (reg/v:SI 128 [ HCLKFrequency ])
                (const_int 16000000 [0xf42400]))
            (nil))))
(jump_insn 106 105 107 12 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 214)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":341:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 214)
(note 107 106 112 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(note 112 107 108 13 NOTE_INSN_DELETED)
(debug_insn 108 112 111 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":348:9 -1
     (nil))
(insn 111 108 113 13 (set (reg:SI 146)
        (const_int 8000000 [0x7a1200])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":348:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 113 111 222 13 (parallel [
            (set (reg/v:SI 118 [ latency ])
                (gtu:SI (reg/v:SI 128 [ HCLKFrequency ])
                    (reg:SI 146)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":348:11 330 {*compare_scc}
     (expr_list:REG_DEAD (reg:SI 146)
        (expr_list:REG_DEAD (reg/v:SI 128 [ HCLKFrequency ])
            (expr_list:REG_UNUSED (reg:CC 100 cc)
                (nil)))))
(jump_insn 222 113 223 13 (set (pc)
        (label_ref 115)) 284 {*arm_jump}
     (nil)
 -> 115)
(barrier 223 222 186)
(code_label 186 223 185 14 60 (nil) [1 uses])
(note 185 186 6 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 6 185 224 14 (set (reg/v:SI 118 [ latency ])
        (const_int 8 [0x8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":297:17 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 224 6 225 14 (set (pc)
        (label_ref 115)) 284 {*arm_jump}
     (nil)
 -> 115)
(barrier 225 224 190)
(code_label 190 225 189 15 61 (nil) [1 uses])
(note 189 190 7 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 7 189 226 15 (set (reg/v:SI 118 [ latency ])
        (const_int 7 [0x7])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":302:17 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 226 7 227 15 (set (pc)
        (label_ref 115)) 284 {*arm_jump}
     (nil)
 -> 115)
(barrier 227 226 194)
(code_label 194 227 193 16 62 (nil) [1 uses])
(note 193 194 8 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 8 193 228 16 (set (reg/v:SI 118 [ latency ])
        (const_int 6 [0x6])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":307:17 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 228 8 229 16 (set (pc)
        (label_ref 115)) 284 {*arm_jump}
     (nil)
 -> 115)
(barrier 229 228 198)
(code_label 198 229 197 17 63 (nil) [1 uses])
(note 197 198 9 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 9 197 230 17 (set (reg/v:SI 118 [ latency ])
        (const_int 5 [0x5])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":312:17 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 230 9 231 17 (set (pc)
        (label_ref 115)) 284 {*arm_jump}
     (nil)
 -> 115)
(barrier 231 230 202)
(code_label 202 231 201 18 64 (nil) [1 uses])
(note 201 202 10 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 10 201 232 18 (set (reg/v:SI 118 [ latency ])
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":317:17 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 232 10 233 18 (set (pc)
        (label_ref 115)) 284 {*arm_jump}
     (nil)
 -> 115)
(barrier 233 232 206)
(code_label 206 233 205 19 65 (nil) [1 uses])
(note 205 206 5 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 5 205 234 19 (set (reg/v:SI 118 [ latency ])
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":322:17 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 234 5 235 19 (set (pc)
        (label_ref 115)) 284 {*arm_jump}
     (nil)
 -> 115)
(barrier 235 234 210)
(code_label 210 235 209 20 66 (nil) [1 uses])
(note 209 210 4 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 4 209 236 20 (set (reg/v:SI 118 [ latency ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":327:17 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 236 4 237 20 (set (pc)
        (label_ref 115)) 284 {*arm_jump}
     (nil)
 -> 115)
(barrier 237 236 214)
(code_label 214 237 213 21 67 (nil) [1 uses])
(note 213 214 11 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 11 213 115 21 (set (reg/v:SI 118 [ latency ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":327:17 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 115 11 116 22 58 (nil) [9 uses])
(note 116 115 117 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 117 116 118 22 (var_location:SI latency (reg/v:SI 118 [ latency ])) -1
     (nil))
(debug_insn 118 117 119 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":357:5 -1
     (nil))
(debug_insn 119 118 120 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":359:7 -1
     (nil))
(debug_insn 120 119 121 22 (var_location:SI Latency (reg/v:SI 118 [ latency ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":359:7 -1
     (nil))
(debug_insn 121 120 122 22 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1289:22 -1
     (nil))
(debug_insn 122 121 123 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1291:3 -1
     (nil))
(insn 123 122 124 22 (set (reg/f:SI 147)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1291:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 124 123 125 22 (set (reg:SI 116 [ _10 ])
        (mem/v:SI (reg/f:SI 147) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1291:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 125 124 126 22 (set (reg:SI 148)
        (and:SI (reg:SI 116 [ _10 ])
            (const_int -16 [0xfffffffffffffff0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1291:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _10 ])
        (nil)))
(insn 126 125 128 22 (set (reg:SI 119 [ _13 ])
        (ior:SI (reg:SI 148)
            (reg/v:SI 118 [ latency ]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1291:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 148)
        (nil)))
(insn 128 126 129 22 (set (mem/v:SI (reg/f:SI 147) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])
        (reg:SI 119 [ _13 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1291:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _13 ])
        (nil)))
(debug_insn 129 128 130 22 (var_location:SI Latency (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":359:7 -1
     (nil))
(debug_insn 130 129 131 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":363:7 -1
     (nil))
(debug_insn 131 130 132 22 (var_location:SI timeout (const_int 2 [0x2])) -1
     (nil))
(debug_insn 132 131 133 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":364:7 -1
     (nil))
(debug_insn 133 132 134 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":367:9 -1
     (nil))
(debug_insn 134 133 135 22 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1317:26 -1
     (nil))
(debug_insn 135 134 137 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1319:3 -1
     (nil))
(insn 137 135 138 22 (set (reg:SI 120 [ _14 ])
        (mem/v:SI (reg/f:SI 147) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1319:21 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 138 137 139 22 (var_location:SI getlatency (and:SI (reg:SI 120 [ _14 ])
        (const_int 15 [0xf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":367:22 -1
     (nil))
(debug_insn 139 138 140 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":368:9 -1
     (nil))
(debug_insn 140 139 141 22 (var_location:SI timeout (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":368:16 -1
     (nil))
(debug_insn 141 140 142 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":369:15 -1
     (nil))
(insn 142 141 143 22 (set (reg:SI 151)
        (and:SI (reg:SI 120 [ _14 ])
            (const_int 15 [0xf]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1319:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _14 ])
        (nil)))
(insn 143 142 144 22 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 118 [ latency ])
            (reg:SI 151))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":369:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 151)
        (nil)))
(jump_insn 144 143 145 22 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 218)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":369:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 218)
(note 145 144 159 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(note 159 145 160 23 NOTE_INSN_DELETED)
(note 160 159 146 23 NOTE_INSN_DELETED)
(debug_insn 146 160 147 23 (var_location:SI timeout (const_int 1 [0x1])) -1
     (nil))
(debug_insn 147 146 148 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":364:7 -1
     (nil))
(debug_insn 148 147 149 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":367:9 -1
     (nil))
(debug_insn 149 148 150 23 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1317:26 -1
     (nil))
(debug_insn 150 149 152 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1319:3 -1
     (nil))
(insn 152 150 153 23 (set (reg:SI 122 [ _18 ])
        (mem/v:SI (reg/f:SI 147) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1319:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 147)
        (nil)))
(debug_insn 153 152 154 23 (var_location:SI getlatency (and:SI (reg:SI 122 [ _18 ])
        (const_int 15 [0xf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":367:22 -1
     (nil))
(debug_insn 154 153 155 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":368:9 -1
     (nil))
(debug_insn 155 154 156 23 (var_location:SI timeout (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":368:16 -1
     (nil))
(debug_insn 156 155 157 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":369:15 -1
     (nil))
(debug_insn 157 156 158 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":371:7 -1
     (nil))
(insn 158 157 162 23 (set (reg:SI 153)
        (and:SI (reg:SI 122 [ _18 ])
            (const_int 15 [0xf]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h":1319:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 122 [ _18 ])
        (nil)))
(insn 162 158 238 23 (parallel [
            (set (reg/v:SI 127 [ <retval> ])
                (ne:SI (reg:SI 153)
                    (reg/v:SI 118 [ latency ])))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":288:12 330 {*compare_scc}
     (expr_list:REG_DEAD (reg:SI 153)
        (expr_list:REG_DEAD (reg/v:SI 118 [ latency ])
            (expr_list:REG_UNUSED (reg:CC 100 cc)
                (nil)))))
(jump_insn 238 162 239 23 (set (pc)
        (label_ref 163)) 284 {*arm_jump}
     (nil)
 -> 163)
(barrier 239 238 182)
(code_label 182 239 181 24 59 (nil) [1 uses])
(note 181 182 12 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 12 181 240 24 (set (reg/v:SI 127 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":288:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 240 12 241 24 (set (pc)
        (label_ref 163)) 284 {*arm_jump}
     (nil)
 -> 163)
(barrier 241 240 218)
(code_label 218 241 217 25 68 (nil) [1 uses])
(note 217 218 13 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 13 217 163 25 (set (reg/v:SI 127 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":281:15 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 163 13 164 26 56 (nil) [2 uses])
(note 164 163 165 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(debug_insn 165 164 166 26 (var_location:SI HCLKFrequency (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 166 165 167 26 (var_location:SI latency (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 167 166 168 26 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 168 167 169 26 (var_location:SI getlatency (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 169 168 170 26 (var_location:SI timeout (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 170 169 171 26 (var_location:QI status (subreg:QI (reg/v:SI 127 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 171 170 176 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":378:3 -1
     (nil))
(insn 176 171 177 26 (set (reg/i:SI 0 r0)
        (reg/v:SI 127 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":379:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 127 [ <retval> ])
        (nil)))
(insn 177 176 255 26 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":379:1 -1
     (nil))
(note 255 177 0 NOTE_INSN_DELETED)

;; Function LL_PLL_ConfigSystemClock_HSI (LL_PLL_ConfigSystemClock_HSI, funcdef_no=637, decl_uid=10026, cgraph_uid=641, symbol_order=640)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 17 n_edges 24 count 18 (  1.1)


LL_PLL_ConfigSystemClock_HSI

Dataflow summary:
def_info->table_size = 343, use_info->table_size = 172
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={10d,9u} r1={7d,4u} r2={5d} r3={5d} r7={1d,16u} r12={7d} r13={1d,20u} r14={5d} r15={4d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={12d,5u} r101={4d} r102={1d,16u} r103={1d,15u} r104={4d} r105={4d} r106={4d} r115={1d,1u} r117={1d,1u} r119={1d,3u} r122={1d,2u} r123={1d,3u} r125={1d,2u} r126={1d,3u} r130={1d,11u,1e} r131={1d,1u} r132={1d,1u} r133={1d,1u} r135={1d,1u} r138={1d,1u} r140={1d,1u} r141={1d,1u} r144={3d,3u} r145={1d,4u} r146={1d,6u} r147={1d,5u} r149={1d,1u} r150={1d,1u,1e} r151={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r163={1d,4u} r164={2d,2u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r171={1d,1u} r173={1d,1u} r174={1d,1u} r177={1d,1u,1e} r178={1d,1u} r183={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,3u} r188={1d,4u} 
;;    total ref usage 513{343d,167u,3e} in 179{175 regular + 4 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d9(0){ }d16(1){ }d21(2){ }d26(3){ }d27(7){ }d35(13){ }d40(14){ }d45(16){ }d46(17){ }d47(18){ }d48(19){ }d49(20){ }d50(21){ }d51(22){ }d52(23){ }d53(24){ }d54(25){ }d55(26){ }d56(27){ }d57(28){ }d58(29){ }d59(30){ }d60(31){ }d285(102){ }d286(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 115 145 146 147 185 186
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 115 145 146 147 185 186
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146 147
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146 147

( 2 13 )->[3]->( 16 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(7){ }u11(13){ }u12(102){ }u13(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 144
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 144
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144

( 2 )->[4]->( 7 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(7){ }u15(13){ }u16(102){ }u17(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146 147
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 147
;; lr  def 	 100 [cc] 117 119 122 123 125 126 130 149 150 151 153 154 155 156
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146 147
;; live  gen 	 100 [cc] 117 119 122 123 125 126 130 149 150 151 153 154 155 156
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 146 147
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 146 147

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u43(7){ }u44(13){ }u45(102){ }u46(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 146 147
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 147
;; lr  def 	 131 132
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 146 147
;; live  gen 	 131 132
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 146 147
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 146 147

( 5 6 )->[6]->( 7 6 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u52(7){ }u53(13){ }u54(102){ }u55(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 146 147
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 147
;; lr  def 	 100 [cc] 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 146 147
;; live  gen 	 100 [cc] 133
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 146 147
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 146 147

( 4 6 )->[7]->( 9 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u60(7){ }u61(13){ }u62(102){ }u63(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130
;; lr  def 	 100 [cc] 135 138 163 164 167 168 169 171
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 146
;; live  gen 	 100 [cc] 135 138 163 164 167 168 169 171
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 146 163
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 146 163

( 7 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u85(7){ }u86(13){ }u87(102){ }u88(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 146
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 146
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 12 [ip]
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 7 )->[9]->( 10 12 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u94(7){ }u95(13){ }u96(102){ }u97(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 146 163
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 146
;; lr  def 	 100 [cc] 173
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 146 163
;; live  gen 	 173
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 146 163
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 146 163

( 9 )->[10]->( 13 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u101(7){ }u102(13){ }u103(102){ }u104(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 146 163
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 146
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 144 174 187
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 146 163
;; live  gen 	 0 [r0] 1 [r1] 144 174 187
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 144 146 163
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 144 146 163

( 10 )->[11]->( 16 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; live  out 	

( 9 )->[12]->( 1 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u116(7){ }u117(13){ }u118(102){ }u119(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 146
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 146
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 12 [ip]
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 10 )->[13]->( 3 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u125(7){ }u126(13){ }u127(102){ }u128(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 146 163
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  def 	 100 [cc] 177 178
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 146 163
;; live  gen 	 100 [cc] 177 178
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 146 163
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 146 163

( 13 )->[14]->( 15 16 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u135(7){ }u136(13){ }u137(102){ }u138(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 146 163
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  def 	 0 [r0] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 144 188
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 146 163
;; live  gen 	 0 [r0] 144 188
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 144 146 163
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 144 146 163

( 14 )->[15]->( 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u147(7){ }u148(13){ }u149(102){ }u150(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 144 146 163
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 144 146 163
;; lr  def 	 140 141 183
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 144 146 163
;; live  gen 	 140 141 183
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144

( 15 14 3 11 )->[16]->( 1 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u160(7){ }u161(13){ }u162(102){ }u163(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 12 8 16 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u167(0){ }u168(7){ }u169(13){ }u170(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 23 to worklist
  Adding insn 20 to worklist
  Adding insn 247 to worklist
  Adding insn 77 to worklist
  Adding insn 74 to worklist
  Adding insn 86 to worklist
  Adding insn 83 to worklist
  Adding insn 97 to worklist
  Adding insn 93 to worklist
  Adding insn 127 to worklist
  Adding insn 117 to worklist
  Adding insn 108 to worklist
  Adding insn 133 to worklist
  Adding insn 142 to worklist
  Adding insn 158 to worklist
  Adding insn 152 to worklist
  Adding insn 146 to worklist
  Adding insn 250 to worklist
  Adding insn 168 to worklist
  Adding insn 190 to worklist
  Adding insn 203 to worklist
  Adding insn 193 to worklist
  Adding insn 223 to worklist
  Adding insn 216 to worklist
  Adding insn 213 to worklist
  Adding insn 207 to worklist
  Adding insn 237 to worklist
Finished finding needed instructions:
processing block 16 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 236 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
  Adding insn 5 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
  Adding insn 222 to worklist
  Adding insn 214 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 144 146 163
  Adding insn 202 to worklist
  Adding insn 246 to worklist
  Adding insn 192 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 146 163
  Adding insn 189 to worklist
  Adding insn 188 to worklist
  Adding insn 185 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 144 146 163
  Adding insn 157 to worklist
  Adding insn 245 to worklist
  Adding insn 151 to worklist
  Adding insn 150 to worklist
  Adding insn 145 to worklist
processing block 12 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 167 to worklist
  Adding insn 166 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 146 163
  Adding insn 140 to worklist
processing block 8 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 132 to worklist
  Adding insn 131 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 146 163
  Adding insn 126 to worklist
  Adding insn 125 to worklist
  Adding insn 115 to worklist
  Adding insn 114 to worklist
  Adding insn 113 to worklist
  Adding insn 112 to worklist
  Adding insn 255 to worklist
  Adding insn 254 to worklist
  Adding insn 107 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 146 147
  Adding insn 96 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 146 147
  Adding insn 84 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 146 147
  Adding insn 76 to worklist
  Adding insn 61 to worklist
  Adding insn 60 to worklist
  Adding insn 59 to worklist
  Adding insn 58 to worklist
  Adding insn 57 to worklist
  Adding insn 53 to worklist
  Adding insn 52 to worklist
  Adding insn 51 to worklist
  Adding insn 45 to worklist
  Adding insn 44 to worklist
  Adding insn 43 to worklist
  Adding insn 42 to worklist
  Adding insn 41 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146 147
  Adding insn 22 to worklist
  Adding insn 19 to worklist
  Adding insn 3 to worklist
  Adding insn 244 to worklist
  Adding insn 2 to worklist
  Adding insn 243 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 17 n_edges 24 count 18 (  1.1)

Pass 0 for finding pseudo/allocno costs


  r188 costs: LO_REGS:124 HI_REGS:248 CALLER_SAVE_REGS:248 EVEN_REG:248 GENERAL_REGS:248 VFP_D0_D7_REGS:2480 VFP_LO_REGS:2480 ALL_REGS:2480 MEM:1302
  r187 costs: LO_REGS:250 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:5000 VFP_LO_REGS:5000 ALL_REGS:5000 MEM:2625
  r186 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r185 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r183 costs: LO_REGS:0 HI_REGS:62 CALLER_SAVE_REGS:62 EVEN_REG:62 GENERAL_REGS:62 VFP_D0_D7_REGS:899 VFP_LO_REGS:899 ALL_REGS:899 MEM:465
  r178 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3625 VFP_LO_REGS:3625 ALL_REGS:3625 MEM:1875
  r177 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r174 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3625 VFP_LO_REGS:3625 ALL_REGS:3625 MEM:1875
  r173 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r171 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:14500 VFP_LO_REGS:14500 ALL_REGS:14500 MEM:7500
  r169 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r168 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r167 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r164 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:29500 VFP_LO_REGS:29500 ALL_REGS:29500 MEM:17500
  r163 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:22930 VFP_LO_REGS:22930 ALL_REGS:22930 MEM:13120
  r156 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r155 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r154 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r153 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r151 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:14500 VFP_LO_REGS:14500 ALL_REGS:14500 MEM:7500
  r150 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r149 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r147 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:51500 VFP_LO_REGS:51500 ALL_REGS:51500 MEM:30000
  r146 costs: LO_REGS:1000 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:23590 VFP_LO_REGS:23590 ALL_REGS:23590 MEM:10060
  r145 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:32500 VFP_LO_REGS:32500 ALL_REGS:32500 MEM:16000
  r144 costs: LO_REGS:1250 HI_REGS:1312 CALLER_SAVE_REGS:1312 EVEN_REG:1312 GENERAL_REGS:1312 VFP_D0_D7_REGS:19578 VFP_LO_REGS:19578 ALL_REGS:19578 MEM:9557
  r141 costs: LO_REGS:0 HI_REGS:62 CALLER_SAVE_REGS:62 EVEN_REG:62 GENERAL_REGS:62 VFP_D0_D7_REGS:930 VFP_LO_REGS:930 ALL_REGS:930 MEM:620
  r140 costs: LO_REGS:0 HI_REGS:62 CALLER_SAVE_REGS:62 EVEN_REG:62 GENERAL_REGS:62 VFP_D0_D7_REGS:930 VFP_LO_REGS:930 ALL_REGS:930 MEM:620
  r138 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r135 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r133 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r132 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r131 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r130 costs: LO_REGS:1124 HI_REGS:1186 CALLER_SAVE_REGS:1186 EVEN_REG:1186 GENERAL_REGS:1186 VFP_D0_D7_REGS:25770 VFP_LO_REGS:25770 ALL_REGS:25770 MEM:17180
  r126 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:22500 VFP_LO_REGS:22500 ALL_REGS:22500 MEM:15000
  r125 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r123 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:22500 VFP_LO_REGS:22500 ALL_REGS:22500 MEM:15000
  r122 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r119 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:22500 VFP_LO_REGS:22500 ALL_REGS:22500 MEM:15000
  r117 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r188: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r187: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r186: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r185: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r184: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r183: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r182: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r181: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r180: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r179: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r178: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r177: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r176: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r175: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r174: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r173: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r172: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r171: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r170: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r169: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r168: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r167: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r166: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r165: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r164: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r163: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r162: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r161: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r160: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r159: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r158: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r157: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r156: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r155: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r154: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r153: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r152: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r151: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r150: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r149: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r148: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r147: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r146: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r145: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r144: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r143: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r142: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r136: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r188 costs: LO_REGS:124 HI_REGS:372 CALLER_SAVE_REGS:372 EVEN_REG:372 GENERAL_REGS:248 VFP_D0_D7_REGS:3720 VFP_LO_REGS:3720 ALL_REGS:2790 MEM:2480
  r187 costs: LO_REGS:250 HI_REGS:750 CALLER_SAVE_REGS:750 EVEN_REG:750 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:5625 MEM:5000
  r186 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r185 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r183 costs: LO_REGS:0 HI_REGS:62 CALLER_SAVE_REGS:62 EVEN_REG:62 GENERAL_REGS:62 VFP_D0_D7_REGS:930 VFP_LO_REGS:930 ALL_REGS:930 MEM:620
  r178 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r177 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r174 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r173 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r171 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r169 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r168 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r167 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r164 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r163 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:23430 VFP_LO_REGS:23430 ALL_REGS:23430 MEM:15620
  r156 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r155 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r154 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r153 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r151 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r150 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r149 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r147 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:52500 VFP_LO_REGS:52500 ALL_REGS:52500 MEM:35000
  r146 costs: GENERAL_REGS:1000 VFP_D0_D7_REGS:36090 VFP_LO_REGS:36090 ALL_REGS:28590 MEM:24060
  r145 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:37500 VFP_LO_REGS:37500 ALL_REGS:37500 MEM:25000
  r144 costs: LO_REGS:1250 HI_REGS:2562 CALLER_SAVE_REGS:2562 EVEN_REG:2562 GENERAL_REGS:1312 VFP_D0_D7_REGS:30450 VFP_LO_REGS:30450 ALL_REGS:21075 MEM:20300
  r141 costs: LO_REGS:0 HI_REGS:62 CALLER_SAVE_REGS:62 EVEN_REG:62 GENERAL_REGS:62 VFP_D0_D7_REGS:930 VFP_LO_REGS:930 ALL_REGS:930 MEM:620
  r140 costs: LO_REGS:0 HI_REGS:62 CALLER_SAVE_REGS:62 EVEN_REG:62 GENERAL_REGS:62 VFP_D0_D7_REGS:930 VFP_LO_REGS:930 ALL_REGS:930 MEM:620
  r138 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r135 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r133 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r132 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r131 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r130 costs: LO_REGS:1124 HI_REGS:2310 CALLER_SAVE_REGS:2310 EVEN_REG:2310 GENERAL_REGS:1186 VFP_D0_D7_REGS:34200 VFP_LO_REGS:34200 ALL_REGS:25770 MEM:22800
  r126 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:22500 VFP_LO_REGS:22500 ALL_REGS:22500 MEM:15000
  r125 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r123 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:22500 VFP_LO_REGS:22500 ALL_REGS:22500 MEM:15000
  r122 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r119 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:22500 VFP_LO_REGS:22500 ALL_REGS:22500 MEM:15000
  r117 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 243 to 23 -- before reload
;;   ======================================================

;;	  0--> b  0: i   8 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  11 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  15 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  16 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  19 r147=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 243 r185=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  20 r115=[r147]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 244 r186=r1                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i   2 r145=r185                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i   3 r146=r186                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  22 cc=cmp(zxt(r115,0x1,0x19),0)            :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  23 pc={(cc==0)?L27:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 8
;;   new tail = 23

;;   ======================================================
;;   -- basic block 3 from 5 to 247 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 r144=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 247 pc=L224                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 5
;;   new tail = 247

;;   ======================================================
;;   -- basic block 4 from 29 to 77 -- before reload
;;   ======================================================

;;	  0--> b  0: i  29 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  30 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  31 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  32 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  33 loc 0xf42400                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  34 loc r145                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  35 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  36 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  37 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  38 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  39 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  40 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  41 r119=[r145]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  42 r149=r119 0>>0x4                        :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  43 r150=r149+0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  57 r126=[r145+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  51 r123=[r145+0x4]                         :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i  74 r117=[r147]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  58 r154=r126 0>>0x19                       :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  8--> b  0: i  59 r155=r154+0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  60 r156=r155<<0x1                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  52 r153=r123&0x7f                          :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 11--> b  0: i  44 r151=0xf42400                           :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 12--> b  0: i  45 r122=udiv(r151,r150)                    :nothing:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  48 loc r122                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  49 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  50 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  53 r125=r122*r153                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  54 loc r125                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  55 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  56 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  61 r130=udiv(r125,r156)                    :nothing:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  63 loc r130                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  64 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  65 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  66 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  67 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  68 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  69 loc r130                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  70 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  71 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  72 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  76 cc=cmp(zxt(r117,0x1,0xa),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  77 pc={(cc!=0)?L98:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 16
;;   new head = 29
;;   new tail = 77

;;   ======================================================
;;   -- basic block 5 from 79 to 86 -- before reload
;;   ======================================================

;;	  0--> b  0: i  79 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  80 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  81 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  83 r131=[r147]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  84 r132=r131|0x100                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  86 [r147]=r132                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 79
;;   new tail = 86

;;   ======================================================
;;   -- basic block 6 from 88 to 97 -- before reload
;;   ======================================================

;;	  0--> b  0: i  88 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  89 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  90 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  91 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  93 r133=[r147]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  96 cc=cmp(zxt(r133,0x1,0xa),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  97 pc={(cc==0)?L94:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 88
;;   new tail = 97

;;   ======================================================
;;   -- basic block 7 from 100 to 127 -- before reload
;;   ======================================================

;;	  0--> b  0: i 100 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 101 loc 0x2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 102 loc r119                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 103 loc r123                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 104 loc r126                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 105 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 106 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 107 r163=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 254 r164=0xfffffffff9ff800c                 :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 108 r135=[r163+0xc]                         :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 255 r164=r135&r164                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 112 r167=r123<<0x8|r164                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 113 r168=r167|r119                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 114 r169=r168|r126                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 125 r171=0x4c4b400                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 115 r138=r169|0x2                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 10--> b  0: i 117 [r163+0xc]=r138                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 118 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 119 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 120 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 121 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 122 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 126 cc=cmp(r130,r171)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 127 pc={(gtu(cc,0))?L137:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 12
;;   new head = 100
;;   new tail = 127

;;   ======================================================
;;   -- basic block 8 from 129 to 133 -- before reload
;;   ======================================================

;;	  0--> b  0: i 129 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 130 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 131 r1=r146                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 132 r0=r130                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 133 {r0=call [`UTILS_EnablePLLAndSwitchSystem'];return;use 0;}:cortex_m4_ex*3:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 129
;;   new tail = 133

;;   ======================================================
;;   -- basic block 9 from 139 to 142 -- before reload
;;   ======================================================

;;	  0--> b  0: i 139 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 140 r173=[r146]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 142 {pc={(r173!=0)?L162:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 139
;;   new tail = 142

;;   ======================================================
;;   -- basic block 10 from 144 to 158 -- before reload
;;   ======================================================

;;	  0--> b  0: i 144 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 145 r174=0x80                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 146 [r146]=r174                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 147 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 148 loc 0x80                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 149 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 150 r1=r146                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 151 r0=r130                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 152 {r0=call [`UTILS_EnablePLLAndSwitchSystem'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 245 r187=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 155 loc r187#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 156 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 157 r144=r187                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 158 {pc={(r187==0)?L172:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 144
;;   new tail = 158

;;   ======================================================
;;   -- basic block 11 from 250 to 250 -- before reload
;;   ======================================================

;;	  0--> b  0: i 250 pc=L224                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 250
;;   new tail = 250

;;   ======================================================
;;   -- basic block 12 from 164 to 168 -- before reload
;;   ======================================================

;;	  0--> b  0: i 164 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 165 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 166 r1=r146                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 167 r0=r130                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 168 {r0=call [`UTILS_EnablePLLAndSwitchSystem'];return;use 0;}:cortex_m4_ex*3:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 164
;;   new tail = 168

;;   ======================================================
;;   -- basic block 13 from 174 to 190 -- before reload
;;   ======================================================

;;	  0--> b  0: i 174 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 175 loc r130                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 176 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 177 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 178 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 179 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 180 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 181 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 182 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 183 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 188 r178=0xa21fe7f                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 185 r177=r130-0x1                           :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 189 cc=cmp(r177,r178)                       :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 190 pc={(gtu(cc,0))?L184:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 174
;;   new tail = 190

;;   ======================================================
;;   -- basic block 14 from 192 to 203 -- before reload
;;   ======================================================

;;	  0--> b  0: i 192 r0=r130                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 193 {r0=call [`LL_SetFlashLatency.part.0'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 246 r188=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 196 loc r188#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 197 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 198 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 199 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 200 loc r188#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 201 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 202 r144=r188                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 203 {pc={(r188!=0)?L224:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 192
;;   new tail = 203

;;   ======================================================
;;   -- basic block 15 from 205 to 223 -- before reload
;;   ======================================================

;;	  0--> b  0: i 205 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 207 [r146]=r144                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 208 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 209 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 210 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 211 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 213 r140=[r163+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 222 r183=`SystemCoreClock'                  :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 214 r141=r140&0xffffffffffffff0f            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 216 [r163+0x8]=r141                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 217 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 218 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 219 loc r130                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 220 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 221 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 223 [r183]=r130                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 205
;;   new tail = 223

;;   ======================================================
;;   -- basic block 16 from 226 to 237 -- before reload
;;   ======================================================

;;	  0--> b  0: i 226 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 227 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 228 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 229 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 230 loc r144#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 231 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 236 r0=r144                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 237 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 226
;;   new tail = 237


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


LL_PLL_ConfigSystemClock_HSI

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={10d,9u} r1={7d,4u} r2={5d} r3={5d} r7={1d,16u} r12={7d} r13={1d,20u} r14={5d} r15={4d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={12d,5u} r101={4d} r102={1d,16u} r103={1d,15u} r104={4d} r105={4d} r106={4d} r115={1d,1u} r117={1d,1u} r119={1d,3u} r122={1d,2u} r123={1d,3u} r125={1d,2u} r126={1d,3u} r130={1d,11u,1e} r131={1d,1u} r132={1d,1u} r133={1d,1u} r135={1d,1u} r138={1d,1u} r140={1d,1u} r141={1d,1u} r144={3d,3u} r145={1d,4u} r146={1d,6u} r147={1d,5u} r149={1d,1u} r150={1d,1u,1e} r151={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r163={1d,4u} r164={2d,2u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r171={1d,1u} r173={1d,1u} r174={1d,1u} r177={1d,1u,1e} r178={1d,1u} r183={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,3u} r188={1d,4u} 
;;    total ref usage 513{343d,167u,3e} in 179{175 regular + 4 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 6 21 2 NOTE_INSN_FUNCTION_BEG)
(note 21 4 8 2 NOTE_INSN_DELETED)
(debug_insn 8 21 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":400:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":401:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":402:3 -1
     (nil))
(debug_insn 11 10 12 2 (var_location:SI hpre (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":402:12 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":405:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":606:20 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":608:3 -1
     (nil))
(debug_insn 15 14 16 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":608:15 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":611:3 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2074:26 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2076:3 -1
     (nil))
(insn 19 18 243 2 (set (reg/f:SI 147)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2076:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 243 19 20 2 (set (reg:SI 185)
        (reg:SI 0 r0 [ UTILS_PLLInitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":399:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ UTILS_PLLInitStruct ])
        (nil)))
(insn 20 243 244 2 (set (reg:SI 115 [ _10 ])
        (mem/v:SI (reg/f:SI 147) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2076:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 244 20 2 2 (set (reg:SI 186)
        (reg:SI 1 r1 [ UTILS_ClkInitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":399:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ UTILS_ClkInitStruct ])
        (nil)))
(insn 2 244 3 2 (set (reg/v/f:SI 145 [ UTILS_PLLInitStruct ])
        (reg:SI 185)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":399:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 185)
        (nil)))
(insn 3 2 22 2 (set (reg/v/f:SI 146 [ UTILS_ClkInitStruct ])
        (reg:SI 186)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":399:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 186)
        (nil)))
(insn 22 3 23 2 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 115 [ _10 ])
                (const_int 1 [0x1])
                (const_int 25 [0x19]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2076:71 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 115 [ _10 ])
        (nil)))
(jump_insn 23 22 184 2 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 27)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2076:71 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 27)
(code_label 184 23 24 3 81 (nil) [1 uses])
(note 24 184 5 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 5 24 247 3 (set (reg/v:SI 144 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":453:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 247 5 248 3 (set (pc)
        (label_ref 224)) 284 {*arm_jump}
     (nil)
 -> 224)
(barrier 248 247 27)
(code_label 27 248 28 4 74 (nil) [1 uses])
(note 28 27 75 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 75 28 29 4 NOTE_INSN_DELETED)
(debug_insn 29 75 30 4 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 30 29 31 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":617:3 -1
     (nil))
(debug_insn 31 30 32 4 (var_location:QI status (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":405:6 -1
     (nil))
(debug_insn 32 31 33 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":408:5 -1
     (nil))
(debug_insn 33 32 34 4 (var_location:SI PLL_InputFrequency (const_int 16000000 [0xf42400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":408:5 -1
     (nil))
(debug_insn 34 33 35 4 (var_location:SI UTILS_PLLInitStruct (reg/v/f:SI 145 [ UTILS_PLLInitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":408:5 -1
     (nil))
(debug_insn 35 34 36 4 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":575:17 -1
     (nil))
(debug_insn 36 35 37 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":577:3 -1
     (nil))
(debug_insn 37 36 38 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":580:3 -1
     (nil))
(debug_insn 38 37 39 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":581:3 -1
     (nil))
(debug_insn 39 38 40 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":582:3 -1
     (nil))
(debug_insn 40 39 41 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":586:3 -1
     (nil))
(insn 41 40 42 4 (set (reg:SI 119 [ _19 ])
        (mem:SI (reg/v/f:SI 145 [ UTILS_PLLInitStruct ]) [1 UTILS_PLLInitStruct_9(D)->PLLM+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":586:56 728 {*thumb2_movsi_vfp}
     (nil))
(insn 42 41 43 4 (set (reg:SI 149)
        (lshiftrt:SI (reg:SI 119 [ _19 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":586:63 147 {*arm_shiftsi3}
     (nil))
(insn 43 42 57 4 (set (reg:SI 150)
        (plus:SI (reg:SI 149)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":586:88 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 149)
        (nil)))
(insn 57 43 51 4 (set (reg:SI 126 [ _26 ])
        (mem:SI (plus:SI (reg/v/f:SI 145 [ UTILS_PLLInitStruct ])
                (const_int 8 [0x8])) [1 UTILS_PLLInitStruct_9(D)->PLLR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":594:45 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 145 [ UTILS_PLLInitStruct ])
        (nil)))
(insn 51 57 74 4 (set (reg:SI 123 [ _23 ])
        (mem:SI (plus:SI (reg/v/f:SI 145 [ UTILS_PLLInitStruct ])
                (const_int 4 [0x4])) [1 UTILS_PLLInitStruct_9(D)->PLLN+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":590:43 728 {*thumb2_movsi_vfp}
     (nil))
(insn 74 51 58 4 (set (reg:SI 117 [ _17 ])
        (mem/v:SI (reg/f:SI 147) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1025:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 74 59 4 (set (reg:SI 154)
        (lshiftrt:SI (reg:SI 126 [ _26 ])
            (const_int 25 [0x19]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":594:52 147 {*arm_shiftsi3}
     (nil))
(insn 59 58 60 4 (set (reg:SI 155)
        (plus:SI (reg:SI 154)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":594:77 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 154)
        (nil)))
(insn 60 59 52 4 (set (reg:SI 156)
        (ashift:SI (reg:SI 155)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":594:83 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 155)
        (nil)))
(insn 52 60 44 4 (set (reg:SI 153)
        (and:SI (reg:SI 123 [ _23 ])
            (const_int 127 [0x7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":590:50 90 {*arm_andsi3_insn}
     (nil))
(insn 44 52 45 4 (set (reg:SI 151)
        (const_int 16000000 [0xf42400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":586:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 45 44 48 4 (set (reg/v:SI 122 [ pllfreq ])
        (udiv:SI (reg:SI 151)
            (reg:SI 150))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":586:11 163 {udivsi3}
     (expr_list:REG_DEAD (reg:SI 151)
        (expr_list:REG_DEAD (reg:SI 150)
            (expr_list:REG_EQUAL (udiv:SI (const_int 16000000 [0xf42400])
                    (reg:SI 150))
                (nil)))))
(debug_insn 48 45 49 4 (var_location:SI pllfreq (reg/v:SI 122 [ pllfreq ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":586:11 -1
     (nil))
(debug_insn 49 48 50 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":587:3 -1
     (nil))
(debug_insn 50 49 53 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":590:3 -1
     (nil))
(insn 53 50 54 4 (set (reg/v:SI 125 [ pllfreq ])
        (mult:SI (reg/v:SI 122 [ pllfreq ])
            (reg:SI 153))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":590:11 56 {*mul}
     (expr_list:REG_DEAD (reg:SI 153)
        (expr_list:REG_DEAD (reg/v:SI 122 [ pllfreq ])
            (nil))))
(debug_insn 54 53 55 4 (var_location:SI pllfreq (reg/v:SI 125 [ pllfreq ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":590:11 -1
     (nil))
(debug_insn 55 54 56 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":591:3 -1
     (nil))
(debug_insn 56 55 61 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":594:3 -1
     (nil))
(insn 61 56 63 4 (set (reg/v:SI 130 [ pllfreq ])
        (udiv:SI (reg/v:SI 125 [ pllfreq ])
            (reg:SI 156))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":594:11 163 {udivsi3}
     (expr_list:REG_DEAD (reg:SI 156)
        (expr_list:REG_DEAD (reg/v:SI 125 [ pllfreq ])
            (nil))))
(debug_insn 63 61 64 4 (var_location:SI pllfreq (reg/v:SI 130 [ pllfreq ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":594:11 -1
     (nil))
(debug_insn 64 63 65 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":595:3 -1
     (nil))
(debug_insn 65 64 66 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":597:3 -1
     (nil))
(debug_insn 66 65 67 4 (var_location:SI PLL_InputFrequency (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":408:15 -1
     (nil))
(debug_insn 67 66 68 4 (var_location:SI UTILS_PLLInitStruct (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":408:15 -1
     (nil))
(debug_insn 68 67 69 4 (var_location:SI pllfreq (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":408:15 -1
     (nil))
(debug_insn 69 68 70 4 (var_location:SI pllfreq (reg/v:SI 130 [ pllfreq ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":408:15 -1
     (nil))
(debug_insn 70 69 71 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":411:5 -1
     (nil))
(debug_insn 71 70 72 4 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1023:26 -1
     (nil))
(debug_insn 72 71 76 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1025:3 -1
     (nil))
(insn 76 72 77 4 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 117 [ _17 ])
                (const_int 1 [0x1])
                (const_int 10 [0xa]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1025:71 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 117 [ _17 ])
        (nil)))
(jump_insn 77 76 78 4 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 98)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1025:71 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 98)
(note 78 77 79 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 79 78 80 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":413:7 -1
     (nil))
(debug_insn 80 79 81 5 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1003:22 -1
     (nil))
(debug_insn 81 80 83 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1005:3 -1
     (nil))
(insn 83 81 84 5 (set (reg:SI 131 [ _31 ])
        (mem/v:SI (reg/f:SI 147) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1005:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 84 83 86 5 (set (reg:SI 132 [ _32 ])
        (ior:SI (reg:SI 131 [ _31 ])
            (const_int 256 [0x100]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1005:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ _31 ])
        (nil)))
(insn 86 84 94 5 (set (mem/v:SI (reg/f:SI 147) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])
        (reg:SI 132 [ _32 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1005:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132 [ _32 ])
        (nil)))
(code_label 94 86 87 6 77 (nil) [1 uses])
(note 87 94 95 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 95 87 88 6 NOTE_INSN_DELETED)
(debug_insn 88 95 89 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":417:7 -1
     (nil))
(debug_insn 89 88 90 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":414:13 -1
     (nil))
(debug_insn 90 89 91 6 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1023:26 -1
     (nil))
(debug_insn 91 90 93 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1025:3 -1
     (nil))
(insn 93 91 96 6 (set (reg:SI 133 [ _33 ])
        (mem/v:SI (reg/f:SI 147) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1025:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 96 93 97 6 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 133 [ _33 ])
                (const_int 1 [0x1])
                (const_int 10 [0xa]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1025:71 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 133 [ _33 ])
        (nil)))
(jump_insn 97 96 98 6 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 94)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1025:71 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 94)
(code_label 98 97 99 7 76 (nil) [1 uses])
(note 99 98 109 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 109 99 111 7 NOTE_INSN_DELETED)
(note 111 109 100 7 NOTE_INSN_DELETED)
(debug_insn 100 111 101 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":421:5 -1
     (nil))
(debug_insn 101 100 102 7 (var_location:SI Source (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":421:5 -1
     (nil))
(debug_insn 102 101 103 7 (var_location:SI PLLM (reg:SI 119 [ _19 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":421:5 -1
     (nil))
(debug_insn 103 102 104 7 (var_location:SI PLLN (reg:SI 123 [ _23 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":421:5 -1
     (nil))
(debug_insn 104 103 105 7 (var_location:SI PLLR (reg:SI 126 [ _26 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":421:5 -1
     (nil))
(debug_insn 105 104 106 7 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2117:22 -1
     (nil))
(debug_insn 106 105 107 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2119:3 -1
     (nil))
(insn 107 106 254 7 (set (reg/f:SI 163)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2119:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 254 107 108 7 (set (reg:SI 164)
        (const_int -100696052 [0xfffffffff9ff800c])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2119:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 108 254 255 7 (set (reg:SI 135 [ _35 ])
        (mem/v:SI (plus:SI (reg/f:SI 163)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2119:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 255 108 112 7 (set (reg:SI 164)
        (and:SI (reg:SI 135 [ _35 ])
            (reg:SI 164))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2119:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ _35 ])
        (nil)))
(insn 112 255 113 7 (set (reg:SI 167)
        (ior:SI (ashift:SI (reg:SI 123 [ _23 ])
                (const_int 8 [0x8]))
            (reg:SI 164))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2119:3 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 164)
        (expr_list:REG_DEAD (reg:SI 123 [ _23 ])
            (nil))))
(insn 113 112 114 7 (set (reg:SI 168)
        (ior:SI (reg:SI 167)
            (reg:SI 119 [ _19 ]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2119:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 167)
        (expr_list:REG_DEAD (reg:SI 119 [ _19 ])
            (nil))))
(insn 114 113 125 7 (set (reg:SI 169)
        (ior:SI (reg:SI 168)
            (reg:SI 126 [ _26 ]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2119:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 168)
        (expr_list:REG_DEAD (reg:SI 126 [ _26 ])
            (nil))))
(insn 125 114 115 7 (set (reg:SI 171)
        (const_int 80000000 [0x4c4b400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":425:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 115 125 117 7 (set (reg:SI 138 [ _41 ])
        (ior:SI (reg:SI 169)
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2119:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 169)
        (nil)))
(insn 117 115 118 7 (set (mem/v:SI (plus:SI (reg/f:SI 163)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])
        (reg:SI 138 [ _41 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2119:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 138 [ _41 ])
        (nil)))
(debug_insn 118 117 119 7 (var_location:SI Source (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":421:5 -1
     (nil))
(debug_insn 119 118 120 7 (var_location:SI PLLM (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":421:5 -1
     (nil))
(debug_insn 120 119 121 7 (var_location:SI PLLN (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":421:5 -1
     (nil))
(debug_insn 121 120 122 7 (var_location:SI PLLR (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":421:5 -1
     (nil))
(debug_insn 122 121 126 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":425:5 -1
     (nil))
(insn 126 122 127 7 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 130 [ pllfreq ])
            (reg:SI 171))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":425:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 171)
        (expr_list:REG_EQUAL (compare:CC (reg/v:SI 130 [ pllfreq ])
                (const_int 80000000 [0x4c4b400]))
            (nil))))
(jump_insn 127 126 128 7 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 137)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":425:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 137)
(note 128 127 129 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 129 128 130 8 (var_location:SI hpre (const_int 0 [0])) -1
     (nil))
(debug_insn 130 129 131 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":435:5 -1
     (nil))
(insn 131 130 132 8 (set (reg:SI 1 r1)
        (reg/v/f:SI 146 [ UTILS_ClkInitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":435:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 146 [ UTILS_ClkInitStruct ])
        (nil)))
(insn 132 131 133 8 (set (reg:SI 0 r0)
        (reg/v:SI 130 [ pllfreq ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":435:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 130 [ pllfreq ])
        (nil)))
(call_insn/j 133 132 134 8 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("UTILS_EnablePLLAndSwitchSystem") [flags 0x3]  <function_decl 0000000006d7ac00 UTILS_EnablePLLAndSwitchSystem>) [0 UTILS_EnablePLLAndSwitchSystem S4 A32])
                    (const_int 0 [0])))
            (return)
            (use (const_int 0 [0]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":435:14 293 {*sibcall_value_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("UTILS_EnablePLLAndSwitchSystem") [flags 0x3]  <function_decl 0000000006d7ac00 UTILS_EnablePLLAndSwitchSystem>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(barrier 134 133 137)
(code_label 137 134 138 9 78 (nil) [1 uses])
(note 138 137 141 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 141 138 139 9 NOTE_INSN_DELETED)
(debug_insn 139 141 140 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":427:7 -1
     (nil))
(insn 140 139 142 9 (set (reg:SI 173 [ UTILS_ClkInitStruct_11(D)->AHBCLKDivider ])
        (mem:SI (reg/v/f:SI 146 [ UTILS_ClkInitStruct ]) [1 UTILS_ClkInitStruct_11(D)->AHBCLKDivider+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":427:10 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 142 140 143 9 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 173 [ UTILS_ClkInitStruct_11(D)->AHBCLKDivider ])
                        (const_int 0 [0]))
                    (label_ref 162)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":427:10 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 173 [ UTILS_ClkInitStruct_11(D)->AHBCLKDivider ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 162)
(note 143 142 153 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(note 153 143 144 10 NOTE_INSN_DELETED)
(debug_insn 144 153 145 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":429:9 -1
     (nil))
(insn 145 144 146 10 (set (reg:SI 174)
        (const_int 128 [0x80])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":429:44 728 {*thumb2_movsi_vfp}
     (nil))
(insn 146 145 147 10 (set (mem:SI (reg/v/f:SI 146 [ UTILS_ClkInitStruct ]) [1 UTILS_ClkInitStruct_11(D)->AHBCLKDivider+0 S4 A32])
        (reg:SI 174)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":429:44 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 174)
        (nil)))
(debug_insn 147 146 148 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":430:9 -1
     (nil))
(debug_insn 148 147 149 10 (var_location:SI hpre (const_int 128 [0x80])) -1
     (nil))
(debug_insn 149 148 150 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":435:5 -1
     (nil))
(insn 150 149 151 10 (set (reg:SI 1 r1)
        (reg/v/f:SI 146 [ UTILS_ClkInitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":435:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 151 150 152 10 (set (reg:SI 0 r0)
        (reg/v:SI 130 [ pllfreq ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":435:14 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 152 151 245 10 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("UTILS_EnablePLLAndSwitchSystem") [flags 0x3]  <function_decl 0000000006d7ac00 UTILS_EnablePLLAndSwitchSystem>) [0 UTILS_EnablePLLAndSwitchSystem S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":435:14 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("UTILS_EnablePLLAndSwitchSystem") [flags 0x3]  <function_decl 0000000006d7ac00 UTILS_EnablePLLAndSwitchSystem>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(insn 245 152 155 10 (set (reg:SI 187)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":435:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 155 245 156 10 (var_location:QI status (subreg:QI (reg:SI 187) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":435:14 -1
     (nil))
(debug_insn 156 155 157 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":438:5 -1
     (nil))
(insn 157 156 158 10 (set (reg/v:SI 144 [ <retval> ])
        (reg:SI 187)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":438:8 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 158 157 249 10 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 187)
                        (const_int 0 [0]))
                    (label_ref 172)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":438:8 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 187)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 172)
(note 249 158 250 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(jump_insn 250 249 251 11 (set (pc)
        (label_ref 224)) 284 {*arm_jump}
     (nil)
 -> 224)
(barrier 251 250 162)
(code_label 162 251 163 12 79 (nil) [1 uses])
(note 163 162 164 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 164 163 165 12 (var_location:SI hpre (const_int 0 [0])) -1
     (nil))
(debug_insn 165 164 166 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":435:5 -1
     (nil))
(insn 166 165 167 12 (set (reg:SI 1 r1)
        (reg/v/f:SI 146 [ UTILS_ClkInitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":435:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 146 [ UTILS_ClkInitStruct ])
        (nil)))
(insn 167 166 168 12 (set (reg:SI 0 r0)
        (reg/v:SI 130 [ pllfreq ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":435:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 130 [ pllfreq ])
        (nil)))
(call_insn/j 168 167 169 12 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("UTILS_EnablePLLAndSwitchSystem") [flags 0x3]  <function_decl 0000000006d7ac00 UTILS_EnablePLLAndSwitchSystem>) [0 UTILS_EnablePLLAndSwitchSystem S4 A32])
                    (const_int 0 [0])))
            (return)
            (use (const_int 0 [0]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":435:14 293 {*sibcall_value_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("UTILS_EnablePLLAndSwitchSystem") [flags 0x3]  <function_decl 0000000006d7ac00 UTILS_EnablePLLAndSwitchSystem>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(barrier 169 168 172)
(code_label 172 169 173 13 80 (nil) [1 uses])
(note 173 172 174 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 174 173 175 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":441:7 -1
     (nil))
(debug_insn 175 174 176 13 (var_location:SI HCLKFrequency (reg/v:SI 130 [ pllfreq ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":441:7 -1
     (nil))
(debug_insn 176 175 177 13 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":277:13 -1
     (nil))
(debug_insn 177 176 178 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":279:3 -1
     (nil))
(debug_insn 178 177 179 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":280:3 -1
     (nil))
(debug_insn 179 178 180 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":281:3 -1
     (nil))
(debug_insn 180 179 181 13 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":281:15 -1
     (nil))
(debug_insn 181 180 182 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":283:3 -1
     (nil))
(debug_insn 182 181 183 13 (var_location:SI latency (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":283:12 -1
     (nil))
(debug_insn 183 182 188 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":286:3 -1
     (nil))
(insn 188 183 185 13 (set (reg:SI 178)
        (const_int 169999999 [0xa21fe7f])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":286:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 185 188 189 13 (set (reg:SI 177)
        (plus:SI (reg/v:SI 130 [ pllfreq ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":286:28 7 {*arm_addsi3}
     (nil))
(insn 189 185 190 13 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 177)
            (reg:SI 178))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":286:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 178)
        (expr_list:REG_DEAD (reg:SI 177)
            (expr_list:REG_EQUAL (compare:CC (reg:SI 177)
                    (const_int 169999999 [0xa21fe7f]))
                (nil)))))
(jump_insn 190 189 191 13 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 184)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":286:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 184)
(note 191 190 194 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(note 194 191 192 14 NOTE_INSN_DELETED)
(insn 192 194 193 14 (set (reg:SI 0 r0)
        (reg/v:SI 130 [ pllfreq ])) 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 193 192 246 14 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("LL_SetFlashLatency.part.0") [flags 0x3]  <function_decl 0000000006e2e500 LL_SetFlashLatency.part.0>) [0 LL_SetFlashLatency.part.0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("LL_SetFlashLatency.part.0") [flags 0x3]  <function_decl 0000000006e2e500 LL_SetFlashLatency.part.0>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 246 193 196 14 (set (reg:SI 188)
        (reg:SI 0 r0)) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 196 246 197 14 (var_location:QI status (subreg:QI (reg:SI 188) 0)) -1
     (nil))
(debug_insn 197 196 198 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":378:3 -1
     (nil))
(debug_insn 198 197 199 14 (var_location:SI HCLKFrequency (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":441:16 -1
     (nil))
(debug_insn 199 198 200 14 (var_location:QI status (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":441:16 -1
     (nil))
(debug_insn 200 199 201 14 (var_location:QI status (subreg:QI (reg:SI 188) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":441:16 -1
     (nil))
(debug_insn 201 200 202 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":442:7 -1
     (nil))
(insn 202 201 203 14 (set (reg/v:SI 144 [ <retval> ])
        (reg:SI 188)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":442:10 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 203 202 204 14 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 188)
                        (const_int 0 [0]))
                    (label_ref 224)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":442:10 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 188)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 224)
(note 204 203 205 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 205 204 207 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":444:9 -1
     (nil))
(insn 207 205 208 15 (set (mem:SI (reg/v/f:SI 146 [ UTILS_ClkInitStruct ]) [1 UTILS_ClkInitStruct_11(D)->AHBCLKDivider+0 S4 A32])
        (reg/v:SI 144 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":444:44 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 146 [ UTILS_ClkInitStruct ])
        (nil)))
(debug_insn 208 207 209 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":445:9 -1
     (nil))
(debug_insn 209 208 210 15 (var_location:SI Prescaler (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":445:9 -1
     (nil))
(debug_insn 210 209 211 15 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1373:22 -1
     (nil))
(debug_insn 211 210 213 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1375:3 -1
     (nil))
(insn 213 211 222 15 (set (reg:SI 140 [ _44 ])
        (mem/v:SI (plus:SI (reg/f:SI 163)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1375:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 222 213 214 15 (set (reg/f:SI 183)
        (symbol_ref:SI ("SystemCoreClock") [flags 0xc0]  <var_decl 0000000005e81c60 SystemCoreClock>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":266:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 214 222 216 15 (set (reg:SI 141 [ _45 ])
        (and:SI (reg:SI 140 [ _44 ])
            (const_int -241 [0xffffffffffffff0f]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1375:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ _44 ])
        (nil)))
(insn 216 214 217 15 (set (mem/v:SI (plus:SI (reg/f:SI 163)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])
        (reg:SI 141 [ _45 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1375:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 163)
        (expr_list:REG_DEAD (reg:SI 141 [ _45 ])
            (nil))))
(debug_insn 217 216 218 15 (var_location:SI Prescaler (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":445:9 -1
     (nil))
(debug_insn 218 217 219 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":446:9 -1
     (nil))
(debug_insn 219 218 220 15 (var_location:SI HCLKFrequency (reg/v:SI 130 [ pllfreq ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":446:9 -1
     (nil))
(debug_insn 220 219 221 15 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":263:6 -1
     (nil))
(debug_insn 221 220 223 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":266:3 -1
     (nil))
(insn 223 221 224 15 (set (mem/c:SI (reg/f:SI 183) [1 SystemCoreClock+0 S4 A32])
        (reg/v:SI 130 [ pllfreq ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":266:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 183)
        (expr_list:REG_DEAD (reg/v:SI 130 [ pllfreq ])
            (nil))))
(code_label 224 223 225 16 75 (nil) [3 uses])
(note 225 224 226 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 226 225 227 16 (var_location:SI HCLKFrequency (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":441:16 -1
     (nil))
(debug_insn 227 226 228 16 (var_location:QI status (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":441:16 -1
     (nil))
(debug_insn 228 227 229 16 (var_location:QI status (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":405:6 -1
     (nil))
(debug_insn 229 228 230 16 (var_location:SI HCLKFrequency (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":446:9 -1
     (nil))
(debug_insn 230 229 231 16 (var_location:QI status (subreg:QI (reg/v:SI 144 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 231 230 236 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":456:3 -1
     (nil))
(insn 236 231 237 16 (set (reg/i:SI 0 r0)
        (reg/v:SI 144 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":457:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 144 [ <retval> ])
        (nil)))
(insn 237 236 260 16 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":457:1 -1
     (nil))
(note 260 237 0 NOTE_INSN_DELETED)

;; Function LL_PLL_ConfigSystemClock_HSE (LL_PLL_ConfigSystemClock_HSE, funcdef_no=638, decl_uid=10031, cgraph_uid=642, symbol_order=641)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 20 n_edges 28 count 21 (  1.1)


LL_PLL_ConfigSystemClock_HSE

Dataflow summary:
def_info->table_size = 350, use_info->table_size = 196
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={10d,9u} r1={7d,4u} r2={5d,1u} r3={5d,1u} r7={1d,19u} r12={7d} r13={1d,23u} r14={5d} r15={4d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={13d,6u} r101={4d} r102={1d,19u} r103={1d,18u} r104={4d} r105={4d} r106={4d} r115={1d,1u} r117={1d,1u} r119={1d,3u} r122={1d,2u} r123={1d,3u} r125={1d,2u} r126={1d,3u} r130={1d,11u,1e} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r139={1d,1u} r142={1d,1u} r144={1d,1u} r145={1d,1u} r148={3d,3u} r149={1d,2u} r150={1d,1u} r151={1d,4u} r152={1d,6u} r153={1d,6u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r167={1d,3u} r171={1d,4u} r172={2d,2u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r179={1d,1u} r181={1d,1u} r182={1d,1u} r185={1d,1u,1e} r186={1d,1u} r191={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,3u} r198={1d,4u} 
;;    total ref usage 548{352d,194u,2e} in 201{197 regular + 4 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d9(0){ }d16(1){ }d21(2){ }d26(3){ }d27(7){ }d35(13){ }d40(14){ }d45(16){ }d46(17){ }d47(18){ }d48(19){ }d49(20){ }d50(21){ }d51(22){ }d52(23){ }d53(24){ }d54(25){ }d55(26){ }d56(27){ }d57(28){ }d58(29){ }d59(30){ }d60(31){ }d286(102){ }d287(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 115 149 150 151 152 153 193 194 195 196
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 115 149 150 151 152 153 193 194 195 196
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150 151 152 153
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150 151 152 153

( 2 16 )->[3]->( 19 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(7){ }u13(13){ }u14(102){ }u15(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 148
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148

( 2 )->[4]->( 10 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(7){ }u17(13){ }u18(102){ }u19(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150 151 152 153
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 151 153
;; lr  def 	 100 [cc] 117 119 122 123 125 126 130 155 156 157 158 159 160
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150 151 152 153
;; live  gen 	 100 [cc] 117 119 122 123 125 126 130 155 156 157 158 159 160
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 150 152 153
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 150 152 153

( 4 )->[5]->( 6 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u45(7){ }u46(13){ }u47(102){ }u48(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 150 152 153
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 150
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 150 152 153
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 152 153
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 152 153

( 5 )->[6]->( 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u51(7){ }u52(13){ }u53(102){ }u54(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 152 153
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153
;; lr  def 	 131 132
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 152 153
;; live  gen 	 131 132
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 152
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 152

( 5 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u59(7){ }u60(13){ }u61(102){ }u62(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 152 153
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153
;; lr  def 	 133 134
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 152 153
;; live  gen 	 133 134
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 152
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 152

( 7 6 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u67(7){ }u68(13){ }u69(102){ }u70(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 152
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 135 136 167
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 152
;; live  gen 	 135 136 167
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 152 167
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 152 167

( 8 9 )->[9]->( 10 9 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u76(7){ }u77(13){ }u78(102){ }u79(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 152 167
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 167
;; lr  def 	 100 [cc] 137
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 152 167
;; live  gen 	 100 [cc] 137
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 152 167
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 152 167

( 4 9 )->[10]->( 12 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u84(7){ }u85(13){ }u86(102){ }u87(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 152
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130
;; lr  def 	 100 [cc] 139 142 171 172 175 176 177 179
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 152
;; live  gen 	 100 [cc] 139 142 171 172 175 176 177 179
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 152 171
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 152 171

( 10 )->[11]->( 1 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u109(7){ }u110(13){ }u111(102){ }u112(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 152
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 152
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 152
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 12 [ip]
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 10 )->[12]->( 13 15 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u118(7){ }u119(13){ }u120(102){ }u121(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 152 171
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152
;; lr  def 	 100 [cc] 181
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 152 171
;; live  gen 	 181
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 152 171
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 152 171

( 12 )->[13]->( 16 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u125(7){ }u126(13){ }u127(102){ }u128(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 152 171
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 152
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 148 182 197
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 152 171
;; live  gen 	 0 [r0] 1 [r1] 148 182 197
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 148 152 171
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 148 152 171

( 13 )->[14]->( 19 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; live  out 	

( 12 )->[15]->( 1 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u140(7){ }u141(13){ }u142(102){ }u143(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 152
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 152
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 152
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 12 [ip]
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 13 )->[16]->( 3 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u149(7){ }u150(13){ }u151(102){ }u152(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 152 171
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  def 	 100 [cc] 185 186
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 152 171
;; live  gen 	 100 [cc] 185 186
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 152 171
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 152 171

( 16 )->[17]->( 18 19 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u159(7){ }u160(13){ }u161(102){ }u162(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 152 171
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  def 	 0 [r0] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 148 198
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 152 171
;; live  gen 	 0 [r0] 148 198
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 148 152 171
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 148 152 171

( 17 )->[18]->( 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u171(7){ }u172(13){ }u173(102){ }u174(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 148 152 171
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 148 152 171
;; lr  def 	 144 145 191
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 148 152 171
;; live  gen 	 144 145 191
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148

( 18 17 3 14 )->[19]->( 1 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u184(7){ }u185(13){ }u186(102){ }u187(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 15 11 19 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u191(0){ }u192(7){ }u193(13){ }u194(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 27 to worklist
  Adding insn 24 to worklist
  Adding insn 275 to worklist
  Adding insn 77 to worklist
  Adding insn 74 to worklist
  Adding insn 81 to worklist
  Adding insn 277 to worklist
  Adding insn 90 to worklist
  Adding insn 87 to worklist
  Adding insn 102 to worklist
  Adding insn 99 to worklist
  Adding insn 112 to worklist
  Adding insn 109 to worklist
  Adding insn 123 to worklist
  Adding insn 119 to worklist
  Adding insn 153 to worklist
  Adding insn 143 to worklist
  Adding insn 134 to worklist
  Adding insn 159 to worklist
  Adding insn 168 to worklist
  Adding insn 184 to worklist
  Adding insn 178 to worklist
  Adding insn 172 to worklist
  Adding insn 280 to worklist
  Adding insn 194 to worklist
  Adding insn 216 to worklist
  Adding insn 229 to worklist
  Adding insn 219 to worklist
  Adding insn 249 to worklist
  Adding insn 242 to worklist
  Adding insn 239 to worklist
  Adding insn 233 to worklist
  Adding insn 263 to worklist
Finished finding needed instructions:
processing block 19 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 262 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
  Adding insn 7 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
  Adding insn 248 to worklist
  Adding insn 240 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 148 152 171
  Adding insn 228 to worklist
  Adding insn 274 to worklist
  Adding insn 218 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 152 171
  Adding insn 215 to worklist
  Adding insn 214 to worklist
  Adding insn 211 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 148 152 171
  Adding insn 183 to worklist
  Adding insn 273 to worklist
  Adding insn 177 to worklist
  Adding insn 176 to worklist
  Adding insn 171 to worklist
processing block 15 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 193 to worklist
  Adding insn 192 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 152 171
  Adding insn 166 to worklist
processing block 11 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 158 to worklist
  Adding insn 157 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 152 171
  Adding insn 152 to worklist
  Adding insn 151 to worklist
  Adding insn 141 to worklist
  Adding insn 140 to worklist
  Adding insn 139 to worklist
  Adding insn 138 to worklist
  Adding insn 285 to worklist
  Adding insn 284 to worklist
  Adding insn 133 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 152 167
  Adding insn 122 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 152 167
  Adding insn 110 to worklist
  Adding insn 108 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 152
  Adding insn 88 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 152
  Adding insn 100 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 152 153
  Adding insn 80 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 123 126 130 150 152 153
  Adding insn 76 to worklist
  Adding insn 62 to worklist
  Adding insn 61 to worklist
  Adding insn 60 to worklist
  Adding insn 59 to worklist
  Adding insn 58 to worklist
  Adding insn 54 to worklist
  Adding insn 53 to worklist
  Adding insn 52 to worklist
  Adding insn 48 to worklist
  Adding insn 47 to worklist
  Adding insn 46 to worklist
  Adding insn 45 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 150 151 152 153
  Adding insn 26 to worklist
  Adding insn 23 to worklist
  Adding insn 5 to worklist
  Adding insn 272 to worklist
  Adding insn 4 to worklist
  Adding insn 271 to worklist
  Adding insn 3 to worklist
  Adding insn 270 to worklist
  Adding insn 2 to worklist
  Adding insn 269 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 20 n_edges 28 count 21 (  1.1)

Pass 0 for finding pseudo/allocno costs


  r198 costs: LO_REGS:124 HI_REGS:248 CALLER_SAVE_REGS:248 EVEN_REG:248 GENERAL_REGS:248 VFP_D0_D7_REGS:2480 VFP_LO_REGS:2480 ALL_REGS:2480 MEM:1302
  r197 costs: LO_REGS:250 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:5000 VFP_LO_REGS:5000 ALL_REGS:5000 MEM:2625
  r196 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r195 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r194 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r193 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r191 costs: LO_REGS:0 HI_REGS:62 CALLER_SAVE_REGS:62 EVEN_REG:62 GENERAL_REGS:62 VFP_D0_D7_REGS:899 VFP_LO_REGS:899 ALL_REGS:899 MEM:465
  r186 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3625 VFP_LO_REGS:3625 ALL_REGS:3625 MEM:1875
  r185 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r182 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3625 VFP_LO_REGS:3625 ALL_REGS:3625 MEM:1875
  r181 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r179 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:14500 VFP_LO_REGS:14500 ALL_REGS:14500 MEM:7500
  r177 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r176 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r175 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r172 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:29500 VFP_LO_REGS:29500 ALL_REGS:29500 MEM:17500
  r171 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:22930 VFP_LO_REGS:22930 ALL_REGS:22930 MEM:13120
  r167 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:18500 VFP_LO_REGS:18500 ALL_REGS:18500 MEM:11250
  r160 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r159 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r158 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r157 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r156 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r155 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r153 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:44000 VFP_LO_REGS:44000 ALL_REGS:44000 MEM:25000
  r152 costs: LO_REGS:1000 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:23590 VFP_LO_REGS:23590 ALL_REGS:23590 MEM:10060
  r151 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:32500 VFP_LO_REGS:32500 ALL_REGS:32500 MEM:16000
  r150 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:13750 VFP_LO_REGS:13750 ALL_REGS:13750 MEM:3500
  r149 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:17500 VFP_LO_REGS:17500 ALL_REGS:17500 MEM:6000
  r148 costs: LO_REGS:1250 HI_REGS:1312 CALLER_SAVE_REGS:1312 EVEN_REG:1312 GENERAL_REGS:1312 VFP_D0_D7_REGS:19578 VFP_LO_REGS:19578 ALL_REGS:19578 MEM:9557
  r145 costs: LO_REGS:0 HI_REGS:62 CALLER_SAVE_REGS:62 EVEN_REG:62 GENERAL_REGS:62 VFP_D0_D7_REGS:930 VFP_LO_REGS:930 ALL_REGS:930 MEM:620
  r144 costs: LO_REGS:0 HI_REGS:62 CALLER_SAVE_REGS:62 EVEN_REG:62 GENERAL_REGS:62 VFP_D0_D7_REGS:930 VFP_LO_REGS:930 ALL_REGS:930 MEM:620
  r142 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r139 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r137 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r136 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r135 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r134 costs: LO_REGS:0 HI_REGS:330 CALLER_SAVE_REGS:330 EVEN_REG:330 GENERAL_REGS:330 VFP_D0_D7_REGS:4950 VFP_LO_REGS:4950 ALL_REGS:4950 MEM:3300
  r133 costs: LO_REGS:0 HI_REGS:330 CALLER_SAVE_REGS:330 EVEN_REG:330 GENERAL_REGS:330 VFP_D0_D7_REGS:4950 VFP_LO_REGS:4950 ALL_REGS:4950 MEM:3300
  r132 costs: LO_REGS:0 HI_REGS:170 CALLER_SAVE_REGS:170 EVEN_REG:170 GENERAL_REGS:170 VFP_D0_D7_REGS:2550 VFP_LO_REGS:2550 ALL_REGS:2550 MEM:1700
  r131 costs: LO_REGS:0 HI_REGS:170 CALLER_SAVE_REGS:170 EVEN_REG:170 GENERAL_REGS:170 VFP_D0_D7_REGS:2550 VFP_LO_REGS:2550 ALL_REGS:2550 MEM:1700
  r130 costs: LO_REGS:1124 HI_REGS:1186 CALLER_SAVE_REGS:1186 EVEN_REG:1186 GENERAL_REGS:1186 VFP_D0_D7_REGS:25770 VFP_LO_REGS:25770 ALL_REGS:25770 MEM:17180
  r126 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:22500 VFP_LO_REGS:22500 ALL_REGS:22500 MEM:15000
  r125 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r123 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:22500 VFP_LO_REGS:22500 ALL_REGS:22500 MEM:15000
  r122 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r119 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:22500 VFP_LO_REGS:22500 ALL_REGS:22500 MEM:15000
  r117 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r198: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r197: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r196: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r195: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r194: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r193: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r192: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r191: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r190: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r189: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r188: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r187: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r186: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r185: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r184: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r183: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r182: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r181: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r180: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r179: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r178: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r177: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r176: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r175: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r174: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r173: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r172: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r171: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r170: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r169: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r168: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r167: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r166: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r165: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r164: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r163: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r162: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r161: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r160: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r159: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r158: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r157: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r156: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r155: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r154: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r153: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r152: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r151: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r150: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r149: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r148: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r147: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r146: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r145: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r144: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r143: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r142: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r141: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r140: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r139: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r198 costs: LO_REGS:124 HI_REGS:372 CALLER_SAVE_REGS:372 EVEN_REG:372 GENERAL_REGS:248 VFP_D0_D7_REGS:3720 VFP_LO_REGS:3720 ALL_REGS:2790 MEM:2480
  r197 costs: LO_REGS:250 HI_REGS:750 CALLER_SAVE_REGS:750 EVEN_REG:750 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:5625 MEM:5000
  r196 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r195 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r194 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r193 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r191 costs: LO_REGS:0 HI_REGS:62 CALLER_SAVE_REGS:62 EVEN_REG:62 GENERAL_REGS:62 VFP_D0_D7_REGS:930 VFP_LO_REGS:930 ALL_REGS:930 MEM:620
  r186 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r185 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r182 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r181 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r179 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r177 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r176 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r175 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r172 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r171 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:23430 VFP_LO_REGS:23430 ALL_REGS:23430 MEM:15620
  r167 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:18750 VFP_LO_REGS:18750 ALL_REGS:18750 MEM:12500
  r160 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r159 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r158 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r157 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r156 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r155 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r153 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r152 costs: GENERAL_REGS:1000 VFP_D0_D7_REGS:36090 VFP_LO_REGS:36090 ALL_REGS:28590 MEM:24060
  r151 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:37500 VFP_LO_REGS:37500 ALL_REGS:37500 MEM:25000
  r150 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:18750 VFP_LO_REGS:18750 ALL_REGS:18750 MEM:12500
  r149 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:22500 VFP_LO_REGS:22500 ALL_REGS:22500 MEM:15000
  r148 costs: LO_REGS:1250 HI_REGS:2562 CALLER_SAVE_REGS:2562 EVEN_REG:2562 GENERAL_REGS:1312 VFP_D0_D7_REGS:30450 VFP_LO_REGS:30450 ALL_REGS:21075 MEM:20300
  r145 costs: LO_REGS:0 HI_REGS:62 CALLER_SAVE_REGS:62 EVEN_REG:62 GENERAL_REGS:62 VFP_D0_D7_REGS:930 VFP_LO_REGS:930 ALL_REGS:930 MEM:620
  r144 costs: LO_REGS:0 HI_REGS:62 CALLER_SAVE_REGS:62 EVEN_REG:62 GENERAL_REGS:62 VFP_D0_D7_REGS:930 VFP_LO_REGS:930 ALL_REGS:930 MEM:620
  r142 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r139 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r137 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r136 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r135 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r134 costs: LO_REGS:0 HI_REGS:330 CALLER_SAVE_REGS:330 EVEN_REG:330 GENERAL_REGS:330 VFP_D0_D7_REGS:4950 VFP_LO_REGS:4950 ALL_REGS:4950 MEM:3300
  r133 costs: LO_REGS:0 HI_REGS:330 CALLER_SAVE_REGS:330 EVEN_REG:330 GENERAL_REGS:330 VFP_D0_D7_REGS:4950 VFP_LO_REGS:4950 ALL_REGS:4950 MEM:3300
  r132 costs: LO_REGS:0 HI_REGS:170 CALLER_SAVE_REGS:170 EVEN_REG:170 GENERAL_REGS:170 VFP_D0_D7_REGS:2550 VFP_LO_REGS:2550 ALL_REGS:2550 MEM:1700
  r131 costs: LO_REGS:0 HI_REGS:170 CALLER_SAVE_REGS:170 EVEN_REG:170 GENERAL_REGS:170 VFP_D0_D7_REGS:2550 VFP_LO_REGS:2550 ALL_REGS:2550 MEM:1700
  r130 costs: LO_REGS:1124 HI_REGS:2310 CALLER_SAVE_REGS:2310 EVEN_REG:2310 GENERAL_REGS:1186 VFP_D0_D7_REGS:34200 VFP_LO_REGS:34200 ALL_REGS:25770 MEM:22800
  r126 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:22500 VFP_LO_REGS:22500 ALL_REGS:22500 MEM:15000
  r125 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r123 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:22500 VFP_LO_REGS:22500 ALL_REGS:22500 MEM:15000
  r122 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r119 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:22500 VFP_LO_REGS:22500 ALL_REGS:22500 MEM:15000
  r117 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 269 to 27 -- before reload
;;   ======================================================

;;	  0--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  11 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  16 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  19 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  20 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  21 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  22 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  23 r153=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 269 r193=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 270 r194=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 271 r195=r2                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 272 r196=r3                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i   2 r149=r193                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i   3 r150=r194                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i   4 r151=r195                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i   5 r152=r196                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  24 r115=[r153]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  26 cc=cmp(zxt(r115,0x1,0x19),0)            :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  27 pc={(cc==0)?L31:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 12
;;   new head = 10
;;   new tail = 27

;;   ======================================================
;;   -- basic block 3 from 7 to 275 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 r148=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 275 pc=L250                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 7
;;   new tail = 275

;;   ======================================================
;;   -- basic block 4 from 33 to 77 -- before reload
;;   ======================================================

;;	  0--> b  0: i  33 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  34 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  35 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  36 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  37 loc r149                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  38 loc r151                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  39 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  40 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  41 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  42 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  43 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  44 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  58 r126=[r151+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  45 r119=[r151]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  52 r123=[r151+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  74 r117=[r153]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  59 r158=r126 0>>0x19                       :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  60 r159=r158+0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  61 r160=r159<<0x1                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  46 r155=r119 0>>0x4                        :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  8--> b  0: i  47 r156=r155+0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  48 r122=udiv(r149,r156)                    :nothing:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  49 loc r122                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  50 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  51 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  53 r157=r123&0x7f                          :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  54 r125=r122*r157                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  55 loc r125                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  56 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  57 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  62 r130=udiv(r125,r160)                    :nothing:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  63 loc r130                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  64 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  65 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  66 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  67 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  68 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  69 loc r130                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  70 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  71 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  72 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  76 cc=cmp(zxt(r117,0x1,0x11),0)            :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  77 pc={(cc!=0)?L124:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 14
;;   new head = 33
;;   new tail = 77

;;   ======================================================
;;   -- basic block 5 from 79 to 81 -- before reload
;;   ======================================================

;;	  0--> b  0: i  79 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  80 cc=cmp(r150,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  81 pc={(cc!=0)?L93:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 79
;;   new tail = 81

;;   ======================================================
;;   -- basic block 6 from 83 to 277 -- before reload
;;   ======================================================

;;	  0--> b  0: i  83 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  84 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  85 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  87 r131=[r153]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  88 r132=r131|0x40000                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  90 [r153]=r132                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 277 pc=L103                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 83
;;   new tail = 277

;;   ======================================================
;;   -- basic block 7 from 95 to 102 -- before reload
;;   ======================================================

;;	  0--> b  0: i  95 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  96 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  97 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  99 r133=[r153]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 100 r134=r133&0xfffffffffffbffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 102 [r153]=r134                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 95
;;   new tail = 102

;;   ======================================================
;;   -- basic block 8 from 105 to 112 -- before reload
;;   ======================================================

;;	  0--> b  0: i 105 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 106 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 107 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 108 r167=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 109 r135=[r167]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 110 r136=r135|0x10000                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 112 [r167]=r136                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 105
;;   new tail = 112

;;   ======================================================
;;   -- basic block 9 from 114 to 123 -- before reload
;;   ======================================================

;;	  0--> b  0: i 114 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 115 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 116 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 117 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 119 r137=[r167]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 122 cc=cmp(zxt(r137,0x1,0x11),0)            :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 123 pc={(cc==0)?L120:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 114
;;   new tail = 123

;;   ======================================================
;;   -- basic block 10 from 126 to 153 -- before reload
;;   ======================================================

;;	  0--> b  0: i 126 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 127 loc 0x3                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 128 loc r119                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 129 loc r123                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 130 loc r126                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 131 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 132 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 133 r171=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 284 r172=0xfffffffff9ff800c                 :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 134 r139=[r171+0xc]                         :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 285 r172=r139&r172                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 138 r175=r123<<0x8|r172                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 139 r176=r175|r119                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 140 r177=r176|r126                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 151 r179=0x4c4b400                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 141 r142=r177|0x3                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 10--> b  0: i 143 [r171+0xc]=r142                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 144 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 145 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 146 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 147 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 148 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 152 cc=cmp(r130,r179)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 153 pc={(gtu(cc,0))?L163:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 12
;;   new head = 126
;;   new tail = 153

;;   ======================================================
;;   -- basic block 11 from 155 to 159 -- before reload
;;   ======================================================

;;	  0--> b  0: i 155 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 156 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 157 r1=r152                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 158 r0=r130                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 159 {r0=call [`UTILS_EnablePLLAndSwitchSystem'];return;use 0;}:cortex_m4_ex*3:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 155
;;   new tail = 159

;;   ======================================================
;;   -- basic block 12 from 165 to 168 -- before reload
;;   ======================================================

;;	  0--> b  0: i 165 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 166 r181=[r152]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 168 {pc={(r181!=0)?L188:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 165
;;   new tail = 168

;;   ======================================================
;;   -- basic block 13 from 170 to 184 -- before reload
;;   ======================================================

;;	  0--> b  0: i 170 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 171 r182=0x80                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 172 [r152]=r182                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 173 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 174 loc 0x80                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 175 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 176 r1=r152                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 177 r0=r130                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 178 {r0=call [`UTILS_EnablePLLAndSwitchSystem'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 273 r197=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 181 loc r197#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 182 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 183 r148=r197                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 184 {pc={(r197==0)?L198:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 170
;;   new tail = 184

;;   ======================================================
;;   -- basic block 14 from 280 to 280 -- before reload
;;   ======================================================

;;	  0--> b  0: i 280 pc=L250                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 280
;;   new tail = 280

;;   ======================================================
;;   -- basic block 15 from 190 to 194 -- before reload
;;   ======================================================

;;	  0--> b  0: i 190 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 191 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 192 r1=r152                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 193 r0=r130                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 194 {r0=call [`UTILS_EnablePLLAndSwitchSystem'];return;use 0;}:cortex_m4_ex*3:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 190
;;   new tail = 194

;;   ======================================================
;;   -- basic block 16 from 200 to 216 -- before reload
;;   ======================================================

;;	  0--> b  0: i 200 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 201 loc r130                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 202 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 203 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 204 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 205 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 206 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 207 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 208 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 209 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 214 r186=0xa21fe7f                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 211 r185=r130-0x1                           :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 215 cc=cmp(r185,r186)                       :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 216 pc={(gtu(cc,0))?L210:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 200
;;   new tail = 216

;;   ======================================================
;;   -- basic block 17 from 218 to 229 -- before reload
;;   ======================================================

;;	  0--> b  0: i 218 r0=r130                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 219 {r0=call [`LL_SetFlashLatency.part.0'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 274 r198=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 222 loc r198#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 223 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 224 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 225 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 226 loc r198#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 227 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 228 r148=r198                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 229 {pc={(r198!=0)?L250:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 218
;;   new tail = 229

;;   ======================================================
;;   -- basic block 18 from 231 to 249 -- before reload
;;   ======================================================

;;	  0--> b  0: i 231 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 233 [r152]=r148                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 234 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 235 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 236 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 237 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 239 r144=[r171+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 248 r191=`SystemCoreClock'                  :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 240 r145=r144&0xffffffffffffff0f            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 242 [r171+0x8]=r145                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 243 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 244 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 245 loc r130                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 246 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 247 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 249 [r191]=r130                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 231
;;   new tail = 249

;;   ======================================================
;;   -- basic block 19 from 252 to 263 -- before reload
;;   ======================================================

;;	  0--> b  0: i 252 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 253 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 254 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 255 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 256 loc r148#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 257 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 262 r0=r148                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 263 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 252
;;   new tail = 263


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


LL_PLL_ConfigSystemClock_HSE

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={10d,9u} r1={7d,4u} r2={5d,1u} r3={5d,1u} r7={1d,19u} r12={7d} r13={1d,23u} r14={5d} r15={4d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={13d,6u} r101={4d} r102={1d,19u} r103={1d,18u} r104={4d} r105={4d} r106={4d} r115={1d,1u} r117={1d,1u} r119={1d,3u} r122={1d,2u} r123={1d,3u} r125={1d,2u} r126={1d,3u} r130={1d,11u,1e} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r139={1d,1u} r142={1d,1u} r144={1d,1u} r145={1d,1u} r148={3d,3u} r149={1d,2u} r150={1d,1u} r151={1d,4u} r152={1d,6u} r153={1d,6u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r167={1d,3u} r171={1d,4u} r172={2d,2u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r179={1d,1u} r181={1d,1u} r182={1d,1u} r185={1d,1u,1e} r186={1d,1u} r191={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,3u} r198={1d,4u} 
;;    total ref usage 548{352d,194u,2e} in 201{197 regular + 4 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 6 8 25 2 NOTE_INSN_FUNCTION_BEG)
(note 25 6 10 2 NOTE_INSN_DELETED)
(debug_insn 10 25 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":482:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":483:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":484:3 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:SI hpre (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":484:12 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":487:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":488:3 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":491:3 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":606:20 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":608:3 -1
     (nil))
(debug_insn 19 18 20 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":608:15 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":611:3 -1
     (nil))
(debug_insn 21 20 22 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2074:26 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2076:3 -1
     (nil))
(insn 23 22 269 2 (set (reg/f:SI 153)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2076:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 269 23 270 2 (set (reg:SI 193)
        (reg:SI 0 r0 [ HSEFrequency ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":481:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ HSEFrequency ])
        (nil)))
(insn 270 269 271 2 (set (reg:SI 194)
        (reg:SI 1 r1 [ HSEBypass ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":481:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ HSEBypass ])
        (nil)))
(insn 271 270 272 2 (set (reg:SI 195)
        (reg:SI 2 r2 [ UTILS_PLLInitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":481:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ UTILS_PLLInitStruct ])
        (nil)))
(insn 272 271 2 2 (set (reg:SI 196)
        (reg:SI 3 r3 [ UTILS_ClkInitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":481:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ UTILS_ClkInitStruct ])
        (nil)))
(insn 2 272 3 2 (set (reg/v:SI 149 [ HSEFrequency ])
        (reg:SI 193)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":481:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 193)
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 150 [ HSEBypass ])
        (reg:SI 194)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":481:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 194)
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:SI 151 [ UTILS_PLLInitStruct ])
        (reg:SI 195)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":481:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 195)
        (nil)))
(insn 5 4 24 2 (set (reg/v/f:SI 152 [ UTILS_ClkInitStruct ])
        (reg:SI 196)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":481:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 196)
        (nil)))
(insn 24 5 26 2 (set (reg:SI 115 [ _12 ])
        (mem/v:SI (reg/f:SI 153) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2076:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 26 24 27 2 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 115 [ _12 ])
                (const_int 1 [0x1])
                (const_int 25 [0x19]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2076:71 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 115 [ _12 ])
        (nil)))
(jump_insn 27 26 210 2 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 31)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2076:71 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 31)
(code_label 210 27 28 3 97 (nil) [1 uses])
(note 28 210 7 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 7 28 275 3 (set (reg/v:SI 148 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":550:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 275 7 276 3 (set (pc)
        (label_ref 250)) 284 {*arm_jump}
     (nil)
 -> 250)
(barrier 276 275 31)
(code_label 31 276 32 4 88 (nil) [1 uses])
(note 32 31 75 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 75 32 33 4 NOTE_INSN_DELETED)
(debug_insn 33 75 34 4 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 34 33 35 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":617:3 -1
     (nil))
(debug_insn 35 34 36 4 (var_location:QI status (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":491:6 -1
     (nil))
(debug_insn 36 35 37 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":494:5 -1
     (nil))
(debug_insn 37 36 38 4 (var_location:SI PLL_InputFrequency (reg/v:SI 149 [ HSEFrequency ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":494:5 -1
     (nil))
(debug_insn 38 37 39 4 (var_location:SI UTILS_PLLInitStruct (reg/v/f:SI 151 [ UTILS_PLLInitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":494:5 -1
     (nil))
(debug_insn 39 38 40 4 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":575:17 -1
     (nil))
(debug_insn 40 39 41 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":577:3 -1
     (nil))
(debug_insn 41 40 42 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":580:3 -1
     (nil))
(debug_insn 42 41 43 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":581:3 -1
     (nil))
(debug_insn 43 42 44 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":582:3 -1
     (nil))
(debug_insn 44 43 58 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":586:3 -1
     (nil))
(insn 58 44 45 4 (set (reg:SI 126 [ _29 ])
        (mem:SI (plus:SI (reg/v/f:SI 151 [ UTILS_PLLInitStruct ])
                (const_int 8 [0x8])) [1 UTILS_PLLInitStruct_11(D)->PLLR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":594:45 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 151 [ UTILS_PLLInitStruct ])
        (nil)))
(insn 45 58 52 4 (set (reg:SI 119 [ _22 ])
        (mem:SI (reg/v/f:SI 151 [ UTILS_PLLInitStruct ]) [1 UTILS_PLLInitStruct_11(D)->PLLM+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":586:56 728 {*thumb2_movsi_vfp}
     (nil))
(insn 52 45 74 4 (set (reg:SI 123 [ _26 ])
        (mem:SI (plus:SI (reg/v/f:SI 151 [ UTILS_PLLInitStruct ])
                (const_int 4 [0x4])) [1 UTILS_PLLInitStruct_11(D)->PLLN+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":590:43 728 {*thumb2_movsi_vfp}
     (nil))
(insn 74 52 59 4 (set (reg:SI 117 [ _20 ])
        (mem/v:SI (reg/f:SI 153) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":966:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 59 74 60 4 (set (reg:SI 158)
        (lshiftrt:SI (reg:SI 126 [ _29 ])
            (const_int 25 [0x19]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":594:52 147 {*arm_shiftsi3}
     (nil))
(insn 60 59 61 4 (set (reg:SI 159)
        (plus:SI (reg:SI 158)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":594:77 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 158)
        (nil)))
(insn 61 60 46 4 (set (reg:SI 160)
        (ashift:SI (reg:SI 159)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":594:83 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 159)
        (nil)))
(insn 46 61 47 4 (set (reg:SI 155)
        (lshiftrt:SI (reg:SI 119 [ _22 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":586:63 147 {*arm_shiftsi3}
     (nil))
(insn 47 46 48 4 (set (reg:SI 156)
        (plus:SI (reg:SI 155)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":586:88 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 155)
        (nil)))
(insn 48 47 49 4 (set (reg/v:SI 122 [ pllfreq ])
        (udiv:SI (reg/v:SI 149 [ HSEFrequency ])
            (reg:SI 156))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":586:11 163 {udivsi3}
     (expr_list:REG_DEAD (reg:SI 156)
        (expr_list:REG_DEAD (reg/v:SI 149 [ HSEFrequency ])
            (nil))))
(debug_insn 49 48 50 4 (var_location:SI pllfreq (reg/v:SI 122 [ pllfreq ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":586:11 -1
     (nil))
(debug_insn 50 49 51 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":587:3 -1
     (nil))
(debug_insn 51 50 53 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":590:3 -1
     (nil))
(insn 53 51 54 4 (set (reg:SI 157)
        (and:SI (reg:SI 123 [ _26 ])
            (const_int 127 [0x7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":590:50 90 {*arm_andsi3_insn}
     (nil))
(insn 54 53 55 4 (set (reg/v:SI 125 [ pllfreq ])
        (mult:SI (reg/v:SI 122 [ pllfreq ])
            (reg:SI 157))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":590:11 56 {*mul}
     (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_DEAD (reg/v:SI 122 [ pllfreq ])
            (nil))))
(debug_insn 55 54 56 4 (var_location:SI pllfreq (reg/v:SI 125 [ pllfreq ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":590:11 -1
     (nil))
(debug_insn 56 55 57 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":591:3 -1
     (nil))
(debug_insn 57 56 62 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":594:3 -1
     (nil))
(insn 62 57 63 4 (set (reg/v:SI 130 [ pllfreq ])
        (udiv:SI (reg/v:SI 125 [ pllfreq ])
            (reg:SI 160))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":594:11 163 {udivsi3}
     (expr_list:REG_DEAD (reg:SI 160)
        (expr_list:REG_DEAD (reg/v:SI 125 [ pllfreq ])
            (nil))))
(debug_insn 63 62 64 4 (var_location:SI pllfreq (reg/v:SI 130 [ pllfreq ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":594:11 -1
     (nil))
(debug_insn 64 63 65 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":595:3 -1
     (nil))
(debug_insn 65 64 66 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":597:3 -1
     (nil))
(debug_insn 66 65 67 4 (var_location:SI PLL_InputFrequency (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":494:15 -1
     (nil))
(debug_insn 67 66 68 4 (var_location:SI UTILS_PLLInitStruct (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":494:15 -1
     (nil))
(debug_insn 68 67 69 4 (var_location:SI pllfreq (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":494:15 -1
     (nil))
(debug_insn 69 68 70 4 (var_location:SI pllfreq (reg/v:SI 130 [ pllfreq ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":494:15 -1
     (nil))
(debug_insn 70 69 71 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":497:5 -1
     (nil))
(debug_insn 71 70 72 4 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":964:26 -1
     (nil))
(debug_insn 72 71 76 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":966:3 -1
     (nil))
(insn 76 72 77 4 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 117 [ _20 ])
                (const_int 1 [0x1])
                (const_int 17 [0x11]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":966:71 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 117 [ _20 ])
        (nil)))
(jump_insn 77 76 78 4 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 124)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":966:71 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 124)
(note 78 77 79 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 79 78 80 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":500:7 -1
     (nil))
(insn 80 79 81 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 150 [ HSEBypass ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":500:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 150 [ HSEBypass ])
        (nil)))
(jump_insn 81 80 82 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 93)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":500:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 93)
(note 82 81 83 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 83 82 84 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":502:9 -1
     (nil))
(debug_insn 84 83 85 6 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":924:22 -1
     (nil))
(debug_insn 85 84 87 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":926:3 -1
     (nil))
(insn 87 85 88 6 (set (reg:SI 131 [ _34 ])
        (mem/v:SI (reg/f:SI 153) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":926:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 88 87 90 6 (set (reg:SI 132 [ _35 ])
        (ior:SI (reg:SI 131 [ _34 ])
            (const_int 262144 [0x40000]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":926:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ _34 ])
        (nil)))
(insn 90 88 277 6 (set (mem/v:SI (reg/f:SI 153) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])
        (reg:SI 132 [ _35 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":926:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 153)
        (expr_list:REG_DEAD (reg:SI 132 [ _35 ])
            (nil))))
(jump_insn 277 90 278 6 (set (pc)
        (label_ref 103)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":927:1 284 {*arm_jump}
     (nil)
 -> 103)
(barrier 278 277 93)
(code_label 93 278 94 7 91 (nil) [1 uses])
(note 94 93 95 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 95 94 96 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":506:9 -1
     (nil))
(debug_insn 96 95 97 7 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":934:22 -1
     (nil))
(debug_insn 97 96 99 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":936:3 -1
     (nil))
(insn 99 97 100 7 (set (reg:SI 133 [ _36 ])
        (mem/v:SI (reg/f:SI 153) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":936:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 100 99 102 7 (set (reg:SI 134 [ _37 ])
        (and:SI (reg:SI 133 [ _36 ])
            (const_int -262145 [0xfffffffffffbffff]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":936:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 133 [ _36 ])
        (nil)))
(insn 102 100 103 7 (set (mem/v:SI (reg/f:SI 153) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])
        (reg:SI 134 [ _37 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":936:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 153)
        (expr_list:REG_DEAD (reg:SI 134 [ _37 ])
            (nil))))
(code_label 103 102 104 8 92 (nil) [1 uses])
(note 104 103 105 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 105 104 106 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":510:7 -1
     (nil))
(debug_insn 106 105 107 8 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":944:22 -1
     (nil))
(debug_insn 107 106 108 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":946:3 -1
     (nil))
(insn 108 107 109 8 (set (reg/f:SI 167)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":946:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 109 108 110 8 (set (reg:SI 135 [ _38 ])
        (mem/v:SI (reg/f:SI 167) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":946:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 110 109 112 8 (set (reg:SI 136 [ _39 ])
        (ior:SI (reg:SI 135 [ _38 ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":946:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ _38 ])
        (nil)))
(insn 112 110 120 8 (set (mem/v:SI (reg/f:SI 167) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])
        (reg:SI 136 [ _39 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":946:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 136 [ _39 ])
        (nil)))
(code_label 120 112 113 9 93 (nil) [1 uses])
(note 113 120 121 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 121 113 114 9 NOTE_INSN_DELETED)
(debug_insn 114 121 115 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":514:7 -1
     (nil))
(debug_insn 115 114 116 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":511:13 -1
     (nil))
(debug_insn 116 115 117 9 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":964:26 -1
     (nil))
(debug_insn 117 116 119 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":966:3 -1
     (nil))
(insn 119 117 122 9 (set (reg:SI 137 [ _40 ])
        (mem/v:SI (reg/f:SI 167) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":966:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 122 119 123 9 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 137 [ _40 ])
                (const_int 1 [0x1])
                (const_int 17 [0x11]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":966:71 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 137 [ _40 ])
        (nil)))
(jump_insn 123 122 124 9 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 120)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":966:71 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 120)
(code_label 124 123 125 10 90 (nil) [1 uses])
(note 125 124 135 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(note 135 125 137 10 NOTE_INSN_DELETED)
(note 137 135 126 10 NOTE_INSN_DELETED)
(debug_insn 126 137 127 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":518:5 -1
     (nil))
(debug_insn 127 126 128 10 (var_location:SI Source (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":518:5 -1
     (nil))
(debug_insn 128 127 129 10 (var_location:SI PLLM (reg:SI 119 [ _22 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":518:5 -1
     (nil))
(debug_insn 129 128 130 10 (var_location:SI PLLN (reg:SI 123 [ _26 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":518:5 -1
     (nil))
(debug_insn 130 129 131 10 (var_location:SI PLLR (reg:SI 126 [ _29 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":518:5 -1
     (nil))
(debug_insn 131 130 132 10 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2117:22 -1
     (nil))
(debug_insn 132 131 133 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2119:3 -1
     (nil))
(insn 133 132 284 10 (set (reg/f:SI 171)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2119:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 284 133 134 10 (set (reg:SI 172)
        (const_int -100696052 [0xfffffffff9ff800c])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2119:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 134 284 285 10 (set (reg:SI 139 [ _42 ])
        (mem/v:SI (plus:SI (reg/f:SI 171)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2119:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 285 134 138 10 (set (reg:SI 172)
        (and:SI (reg:SI 139 [ _42 ])
            (reg:SI 172))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2119:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 139 [ _42 ])
        (nil)))
(insn 138 285 139 10 (set (reg:SI 175)
        (ior:SI (ashift:SI (reg:SI 123 [ _26 ])
                (const_int 8 [0x8]))
            (reg:SI 172))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2119:3 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 172)
        (expr_list:REG_DEAD (reg:SI 123 [ _26 ])
            (nil))))
(insn 139 138 140 10 (set (reg:SI 176)
        (ior:SI (reg:SI 175)
            (reg:SI 119 [ _22 ]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2119:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 175)
        (expr_list:REG_DEAD (reg:SI 119 [ _22 ])
            (nil))))
(insn 140 139 151 10 (set (reg:SI 177)
        (ior:SI (reg:SI 176)
            (reg:SI 126 [ _29 ]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2119:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 176)
        (expr_list:REG_DEAD (reg:SI 126 [ _29 ])
            (nil))))
(insn 151 140 141 10 (set (reg:SI 179)
        (const_int 80000000 [0x4c4b400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":522:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 141 151 143 10 (set (reg:SI 142 [ _48 ])
        (ior:SI (reg:SI 177)
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2119:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 177)
        (nil)))
(insn 143 141 144 10 (set (mem/v:SI (plus:SI (reg/f:SI 171)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])
        (reg:SI 142 [ _48 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":2119:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 142 [ _48 ])
        (nil)))
(debug_insn 144 143 145 10 (var_location:SI Source (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":518:5 -1
     (nil))
(debug_insn 145 144 146 10 (var_location:SI PLLM (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":518:5 -1
     (nil))
(debug_insn 146 145 147 10 (var_location:SI PLLN (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":518:5 -1
     (nil))
(debug_insn 147 146 148 10 (var_location:SI PLLR (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":518:5 -1
     (nil))
(debug_insn 148 147 152 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":522:5 -1
     (nil))
(insn 152 148 153 10 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 130 [ pllfreq ])
            (reg:SI 179))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":522:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 179)
        (expr_list:REG_EQUAL (compare:CC (reg/v:SI 130 [ pllfreq ])
                (const_int 80000000 [0x4c4b400]))
            (nil))))
(jump_insn 153 152 154 10 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 163)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":522:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 163)
(note 154 153 155 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 155 154 156 11 (var_location:SI hpre (const_int 0 [0])) -1
     (nil))
(debug_insn 156 155 157 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":532:5 -1
     (nil))
(insn 157 156 158 11 (set (reg:SI 1 r1)
        (reg/v/f:SI 152 [ UTILS_ClkInitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":532:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 152 [ UTILS_ClkInitStruct ])
        (nil)))
(insn 158 157 159 11 (set (reg:SI 0 r0)
        (reg/v:SI 130 [ pllfreq ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":532:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 130 [ pllfreq ])
        (nil)))
(call_insn/j 159 158 160 11 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("UTILS_EnablePLLAndSwitchSystem") [flags 0x3]  <function_decl 0000000006d7ac00 UTILS_EnablePLLAndSwitchSystem>) [0 UTILS_EnablePLLAndSwitchSystem S4 A32])
                    (const_int 0 [0])))
            (return)
            (use (const_int 0 [0]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":532:14 293 {*sibcall_value_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("UTILS_EnablePLLAndSwitchSystem") [flags 0x3]  <function_decl 0000000006d7ac00 UTILS_EnablePLLAndSwitchSystem>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(barrier 160 159 163)
(code_label 163 160 164 12 94 (nil) [1 uses])
(note 164 163 167 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(note 167 164 165 12 NOTE_INSN_DELETED)
(debug_insn 165 167 166 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":524:7 -1
     (nil))
(insn 166 165 168 12 (set (reg:SI 181 [ UTILS_ClkInitStruct_14(D)->AHBCLKDivider ])
        (mem:SI (reg/v/f:SI 152 [ UTILS_ClkInitStruct ]) [1 UTILS_ClkInitStruct_14(D)->AHBCLKDivider+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":524:10 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 168 166 169 12 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 181 [ UTILS_ClkInitStruct_14(D)->AHBCLKDivider ])
                        (const_int 0 [0]))
                    (label_ref 188)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":524:10 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 181 [ UTILS_ClkInitStruct_14(D)->AHBCLKDivider ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 188)
(note 169 168 179 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(note 179 169 170 13 NOTE_INSN_DELETED)
(debug_insn 170 179 171 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":526:9 -1
     (nil))
(insn 171 170 172 13 (set (reg:SI 182)
        (const_int 128 [0x80])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":526:44 728 {*thumb2_movsi_vfp}
     (nil))
(insn 172 171 173 13 (set (mem:SI (reg/v/f:SI 152 [ UTILS_ClkInitStruct ]) [1 UTILS_ClkInitStruct_14(D)->AHBCLKDivider+0 S4 A32])
        (reg:SI 182)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":526:44 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 182)
        (nil)))
(debug_insn 173 172 174 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":527:9 -1
     (nil))
(debug_insn 174 173 175 13 (var_location:SI hpre (const_int 128 [0x80])) -1
     (nil))
(debug_insn 175 174 176 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":532:5 -1
     (nil))
(insn 176 175 177 13 (set (reg:SI 1 r1)
        (reg/v/f:SI 152 [ UTILS_ClkInitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":532:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 177 176 178 13 (set (reg:SI 0 r0)
        (reg/v:SI 130 [ pllfreq ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":532:14 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 178 177 273 13 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("UTILS_EnablePLLAndSwitchSystem") [flags 0x3]  <function_decl 0000000006d7ac00 UTILS_EnablePLLAndSwitchSystem>) [0 UTILS_EnablePLLAndSwitchSystem S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":532:14 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("UTILS_EnablePLLAndSwitchSystem") [flags 0x3]  <function_decl 0000000006d7ac00 UTILS_EnablePLLAndSwitchSystem>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(insn 273 178 181 13 (set (reg:SI 197)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":532:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 181 273 182 13 (var_location:QI status (subreg:QI (reg:SI 197) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":532:14 -1
     (nil))
(debug_insn 182 181 183 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":535:5 -1
     (nil))
(insn 183 182 184 13 (set (reg/v:SI 148 [ <retval> ])
        (reg:SI 197)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":535:8 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 184 183 279 13 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 197)
                        (const_int 0 [0]))
                    (label_ref 198)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":535:8 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 197)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 198)
(note 279 184 280 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(jump_insn 280 279 281 14 (set (pc)
        (label_ref 250)) 284 {*arm_jump}
     (nil)
 -> 250)
(barrier 281 280 188)
(code_label 188 281 189 15 95 (nil) [1 uses])
(note 189 188 190 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 190 189 191 15 (var_location:SI hpre (const_int 0 [0])) -1
     (nil))
(debug_insn 191 190 192 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":532:5 -1
     (nil))
(insn 192 191 193 15 (set (reg:SI 1 r1)
        (reg/v/f:SI 152 [ UTILS_ClkInitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":532:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 152 [ UTILS_ClkInitStruct ])
        (nil)))
(insn 193 192 194 15 (set (reg:SI 0 r0)
        (reg/v:SI 130 [ pllfreq ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":532:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 130 [ pllfreq ])
        (nil)))
(call_insn/j 194 193 195 15 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("UTILS_EnablePLLAndSwitchSystem") [flags 0x3]  <function_decl 0000000006d7ac00 UTILS_EnablePLLAndSwitchSystem>) [0 UTILS_EnablePLLAndSwitchSystem S4 A32])
                    (const_int 0 [0])))
            (return)
            (use (const_int 0 [0]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":532:14 293 {*sibcall_value_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("UTILS_EnablePLLAndSwitchSystem") [flags 0x3]  <function_decl 0000000006d7ac00 UTILS_EnablePLLAndSwitchSystem>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(barrier 195 194 198)
(code_label 198 195 199 16 96 (nil) [1 uses])
(note 199 198 200 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 200 199 201 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":538:7 -1
     (nil))
(debug_insn 201 200 202 16 (var_location:SI HCLKFrequency (reg/v:SI 130 [ pllfreq ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":538:7 -1
     (nil))
(debug_insn 202 201 203 16 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":277:13 -1
     (nil))
(debug_insn 203 202 204 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":279:3 -1
     (nil))
(debug_insn 204 203 205 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":280:3 -1
     (nil))
(debug_insn 205 204 206 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":281:3 -1
     (nil))
(debug_insn 206 205 207 16 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":281:15 -1
     (nil))
(debug_insn 207 206 208 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":283:3 -1
     (nil))
(debug_insn 208 207 209 16 (var_location:SI latency (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":283:12 -1
     (nil))
(debug_insn 209 208 214 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":286:3 -1
     (nil))
(insn 214 209 211 16 (set (reg:SI 186)
        (const_int 169999999 [0xa21fe7f])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":286:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 211 214 215 16 (set (reg:SI 185)
        (plus:SI (reg/v:SI 130 [ pllfreq ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":286:28 7 {*arm_addsi3}
     (nil))
(insn 215 211 216 16 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 185)
            (reg:SI 186))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":286:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 186)
        (expr_list:REG_DEAD (reg:SI 185)
            (expr_list:REG_EQUAL (compare:CC (reg:SI 185)
                    (const_int 169999999 [0xa21fe7f]))
                (nil)))))
(jump_insn 216 215 217 16 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 210)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":286:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 210)
(note 217 216 220 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(note 220 217 218 17 NOTE_INSN_DELETED)
(insn 218 220 219 17 (set (reg:SI 0 r0)
        (reg/v:SI 130 [ pllfreq ])) 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 219 218 274 17 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("LL_SetFlashLatency.part.0") [flags 0x3]  <function_decl 0000000006e2e500 LL_SetFlashLatency.part.0>) [0 LL_SetFlashLatency.part.0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("LL_SetFlashLatency.part.0") [flags 0x3]  <function_decl 0000000006e2e500 LL_SetFlashLatency.part.0>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 274 219 222 17 (set (reg:SI 198)
        (reg:SI 0 r0)) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 222 274 223 17 (var_location:QI status (subreg:QI (reg:SI 198) 0)) -1
     (nil))
(debug_insn 223 222 224 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":378:3 -1
     (nil))
(debug_insn 224 223 225 17 (var_location:SI HCLKFrequency (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":538:16 -1
     (nil))
(debug_insn 225 224 226 17 (var_location:QI status (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":538:16 -1
     (nil))
(debug_insn 226 225 227 17 (var_location:QI status (subreg:QI (reg:SI 198) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":538:16 -1
     (nil))
(debug_insn 227 226 228 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":539:7 -1
     (nil))
(insn 228 227 229 17 (set (reg/v:SI 148 [ <retval> ])
        (reg:SI 198)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":539:10 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 229 228 230 17 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 198)
                        (const_int 0 [0]))
                    (label_ref 250)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":539:10 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 198)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 250)
(note 230 229 231 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 231 230 233 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":541:9 -1
     (nil))
(insn 233 231 234 18 (set (mem:SI (reg/v/f:SI 152 [ UTILS_ClkInitStruct ]) [1 UTILS_ClkInitStruct_14(D)->AHBCLKDivider+0 S4 A32])
        (reg/v:SI 148 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":541:44 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 152 [ UTILS_ClkInitStruct ])
        (nil)))
(debug_insn 234 233 235 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":542:9 -1
     (nil))
(debug_insn 235 234 236 18 (var_location:SI Prescaler (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":542:9 -1
     (nil))
(debug_insn 236 235 237 18 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1373:22 -1
     (nil))
(debug_insn 237 236 239 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1375:3 -1
     (nil))
(insn 239 237 248 18 (set (reg:SI 144 [ _51 ])
        (mem/v:SI (plus:SI (reg/f:SI 171)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1375:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 248 239 240 18 (set (reg/f:SI 191)
        (symbol_ref:SI ("SystemCoreClock") [flags 0xc0]  <var_decl 0000000005e81c60 SystemCoreClock>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":266:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 240 248 242 18 (set (reg:SI 145 [ _52 ])
        (and:SI (reg:SI 144 [ _51 ])
            (const_int -241 [0xffffffffffffff0f]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1375:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 144 [ _51 ])
        (nil)))
(insn 242 240 243 18 (set (mem/v:SI (plus:SI (reg/f:SI 171)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])
        (reg:SI 145 [ _52 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h":1375:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 171)
        (expr_list:REG_DEAD (reg:SI 145 [ _52 ])
            (nil))))
(debug_insn 243 242 244 18 (var_location:SI Prescaler (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":542:9 -1
     (nil))
(debug_insn 244 243 245 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":543:9 -1
     (nil))
(debug_insn 245 244 246 18 (var_location:SI HCLKFrequency (reg/v:SI 130 [ pllfreq ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":543:9 -1
     (nil))
(debug_insn 246 245 247 18 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":263:6 -1
     (nil))
(debug_insn 247 246 249 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":266:3 -1
     (nil))
(insn 249 247 250 18 (set (mem/c:SI (reg/f:SI 191) [1 SystemCoreClock+0 S4 A32])
        (reg/v:SI 130 [ pllfreq ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":266:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 191)
        (expr_list:REG_DEAD (reg/v:SI 130 [ pllfreq ])
            (nil))))
(code_label 250 249 251 19 89 (nil) [3 uses])
(note 251 250 252 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 252 251 253 19 (var_location:SI HCLKFrequency (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":538:16 -1
     (nil))
(debug_insn 253 252 254 19 (var_location:QI status (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":538:16 -1
     (nil))
(debug_insn 254 253 255 19 (var_location:QI status (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":491:6 -1
     (nil))
(debug_insn 255 254 256 19 (var_location:SI HCLKFrequency (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":543:9 -1
     (nil))
(debug_insn 256 255 257 19 (var_location:QI status (subreg:QI (reg/v:SI 148 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 257 256 262 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":553:3 -1
     (nil))
(insn 262 257 263 19 (set (reg/i:SI 0 r0)
        (reg/v:SI 148 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":554:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 148 [ <retval> ])
        (nil)))
(insn 263 262 290 19 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_utils.c":554:1 -1
     (nil))
(note 290 263 0 NOTE_INSN_DELETED)
