Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\RafaelAlvesVieira\Desktop\project\DE2_115_SD_CARD_NIOS.qsys --block-symbol-file --output-directory=C:\Users\RafaelAlvesVieira\Desktop\project\DE2_115_SD_CARD_NIOS --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading project/DE2_115_SD_CARD_NIOS.qsys
Progress: Reading input file
Progress: Adding HEX0 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX0
Progress: Adding HEX1 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX1
Progress: Adding HEX2 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX2
Progress: Adding HEX3 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX3
Progress: Adding HEX4 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX4
Progress: Adding HEX5 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX5
Progress: Adding HEX6 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX6
Progress: Adding HEX7 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX7
Progress: Adding altpll [altpll 18.1]
Progress: Parameterizing module altpll
Progress: Adding c0 [altera_clock_bridge 18.1]
Progress: Parameterizing module c0
Progress: Adding c2 [altera_clock_bridge 18.1]
Progress: Parameterizing module c2
Progress: Adding cfi_flash [altera_generic_tristate_controller 18.1]
Progress: Parameterizing module cfi_flash
Progress: Adding clk_50 [clock_source 18.1]
Progress: Parameterizing module clk_50
Progress: Adding clock_crossing_io [altera_avalon_mm_clock_crossing_bridge 18.1]
Progress: Parameterizing module clock_crossing_io
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding key [altera_avalon_pio 18.1]
Progress: Parameterizing module key
Progress: Adding ledg [altera_avalon_pio 18.1]
Progress: Parameterizing module ledg
Progress: Adding ledr [altera_avalon_pio 18.1]
Progress: Parameterizing module ledr
Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2
Progress: Adding sd_clk [altera_avalon_pio 18.1]
Progress: Parameterizing module sd_clk
Progress: Adding sd_cmd [altera_avalon_pio 18.1]
Progress: Parameterizing module sd_cmd
Progress: Adding sd_dat [altera_avalon_pio 18.1]
Progress: Parameterizing module sd_dat
Progress: Adding sd_wp_n [altera_avalon_pio 18.1]
Progress: Parameterizing module sd_wp_n
Progress: Adding sw [altera_avalon_pio 18.1]
Progress: Parameterizing module sw
Progress: Adding timer [altera_avalon_timer 18.1]
Progress: Parameterizing module timer
Progress: Adding tri_state_bridge_flash_bridge_0 [altera_tristate_conduit_bridge 18.1]
Progress: Parameterizing module tri_state_bridge_flash_bridge_0
Progress: Adding tri_state_flash_bridge_pinSharer_0 [altera_tristate_conduit_pin_sharer 18.1]
Progress: Parameterizing module tri_state_flash_bridge_pinSharer_0
Progress: Adding video_character_buffer_with_dma_0 [altera_up_avalon_video_character_buffer_with_dma 18.0]
Progress: Parameterizing module video_character_buffer_with_dma_0
Progress: Adding video_pll_0 [altera_up_avalon_video_pll 18.0]
Progress: Parameterizing module video_pll_0
Progress: Adding video_vga_controller_0 [altera_up_avalon_video_vga_controller 18.0]
Progress: Parameterizing module video_vga_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: DE2_115_SD_CARD_NIOS.cfi_flash: Properties (isFlash,isMemoryDevice,isNonVolatileStorage) have been set on interface uas - in composed mode these are ignored
Info: DE2_115_SD_CARD_NIOS.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: DE2_115_SD_CARD_NIOS.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SD_CARD_NIOS.sd_cmd: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SD_CARD_NIOS.sd_dat: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SD_CARD_NIOS.sd_wp_n: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SD_CARD_NIOS.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SD_CARD_NIOS.video_character_buffer_with_dma_0: Character Resolution: 80 x 60
Info: DE2_115_SD_CARD_NIOS.video_vga_controller_0: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\RafaelAlvesVieira\Desktop\project\DE2_115_SD_CARD_NIOS.qsys --synthesis=VHDL --output-directory=C:\Users\RafaelAlvesVieira\Desktop\project\DE2_115_SD_CARD_NIOS\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading project/DE2_115_SD_CARD_NIOS.qsys
Progress: Reading input file
Progress: Adding HEX0 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX0
Progress: Adding HEX1 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX1
Progress: Adding HEX2 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX2
Progress: Adding HEX3 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX3
Progress: Adding HEX4 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX4
Progress: Adding HEX5 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX5
Progress: Adding HEX6 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX6
Progress: Adding HEX7 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX7
Progress: Adding altpll [altpll 18.1]
Progress: Parameterizing module altpll
Progress: Adding c0 [altera_clock_bridge 18.1]
Progress: Parameterizing module c0
Progress: Adding c2 [altera_clock_bridge 18.1]
Progress: Parameterizing module c2
Progress: Adding cfi_flash [altera_generic_tristate_controller 18.1]
Progress: Parameterizing module cfi_flash
Progress: Adding clk_50 [clock_source 18.1]
Progress: Parameterizing module clk_50
Progress: Adding clock_crossing_io [altera_avalon_mm_clock_crossing_bridge 18.1]
Progress: Parameterizing module clock_crossing_io
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding key [altera_avalon_pio 18.1]
Progress: Parameterizing module key
Progress: Adding ledg [altera_avalon_pio 18.1]
Progress: Parameterizing module ledg
Progress: Adding ledr [altera_avalon_pio 18.1]
Progress: Parameterizing module ledr
Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2
Progress: Adding sd_clk [altera_avalon_pio 18.1]
Progress: Parameterizing module sd_clk
Progress: Adding sd_cmd [altera_avalon_pio 18.1]
Progress: Parameterizing module sd_cmd
Progress: Adding sd_dat [altera_avalon_pio 18.1]
Progress: Parameterizing module sd_dat
Progress: Adding sd_wp_n [altera_avalon_pio 18.1]
Progress: Parameterizing module sd_wp_n
Progress: Adding sw [altera_avalon_pio 18.1]
Progress: Parameterizing module sw
Progress: Adding timer [altera_avalon_timer 18.1]
Progress: Parameterizing module timer
Progress: Adding tri_state_bridge_flash_bridge_0 [altera_tristate_conduit_bridge 18.1]
Progress: Parameterizing module tri_state_bridge_flash_bridge_0
Progress: Adding tri_state_flash_bridge_pinSharer_0 [altera_tristate_conduit_pin_sharer 18.1]
Progress: Parameterizing module tri_state_flash_bridge_pinSharer_0
Progress: Adding video_character_buffer_with_dma_0 [altera_up_avalon_video_character_buffer_with_dma 18.0]
Progress: Parameterizing module video_character_buffer_with_dma_0
Progress: Adding video_pll_0 [altera_up_avalon_video_pll 18.0]
Progress: Parameterizing module video_pll_0
Progress: Adding video_vga_controller_0 [altera_up_avalon_video_vga_controller 18.0]
Progress: Parameterizing module video_vga_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: DE2_115_SD_CARD_NIOS.cfi_flash: Properties (isFlash,isMemoryDevice,isNonVolatileStorage) have been set on interface uas - in composed mode these are ignored
Info: DE2_115_SD_CARD_NIOS.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: DE2_115_SD_CARD_NIOS.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SD_CARD_NIOS.sd_cmd: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SD_CARD_NIOS.sd_dat: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SD_CARD_NIOS.sd_wp_n: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SD_CARD_NIOS.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SD_CARD_NIOS.video_character_buffer_with_dma_0: Character Resolution: 80 x 60
Info: DE2_115_SD_CARD_NIOS.video_vga_controller_0: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: DE2_115_SD_CARD_NIOS: Generating DE2_115_SD_CARD_NIOS "DE2_115_SD_CARD_NIOS" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0
Info: Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0
Info: Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2
Info: Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3
Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4
Info: HEX0: Starting RTL generation for module 'DE2_115_SD_CARD_NIOS_HEX0'
Info: HEX0:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SD_CARD_NIOS_HEX0 --dir=C:/Users/RAFAEL~1/AppData/Local/Temp/alt8986_4814934736696276201.dir/0062_HEX0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/RAFAEL~1/AppData/Local/Temp/alt8986_4814934736696276201.dir/0062_HEX0_gen//DE2_115_SD_CARD_NIOS_HEX0_component_configuration.pl  --do_build_sim=0  ]
Info: HEX0: Done RTL generation for module 'DE2_115_SD_CARD_NIOS_HEX0'
Info: HEX0: "DE2_115_SD_CARD_NIOS" instantiated altera_avalon_pio "HEX0"
Info: altpll: "DE2_115_SD_CARD_NIOS" instantiated altpll "altpll"
Info: cfi_flash: "DE2_115_SD_CARD_NIOS" instantiated altera_generic_tristate_controller "cfi_flash"
Info: clock_crossing_io: "DE2_115_SD_CARD_NIOS" instantiated altera_avalon_mm_clock_crossing_bridge "clock_crossing_io"
Info: cpu: "DE2_115_SD_CARD_NIOS" instantiated altera_nios2_gen2 "cpu"
Info: jtag_uart: Starting RTL generation for module 'DE2_115_SD_CARD_NIOS_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE2_115_SD_CARD_NIOS_jtag_uart --dir=C:/Users/RAFAEL~1/AppData/Local/Temp/alt8986_4814934736696276201.dir/0066_jtag_uart_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/RAFAEL~1/AppData/Local/Temp/alt8986_4814934736696276201.dir/0066_jtag_uart_gen//DE2_115_SD_CARD_NIOS_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'DE2_115_SD_CARD_NIOS_jtag_uart'
Info: jtag_uart: "DE2_115_SD_CARD_NIOS" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: key: Starting RTL generation for module 'DE2_115_SD_CARD_NIOS_key'
Info: key:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SD_CARD_NIOS_key --dir=C:/Users/RAFAEL~1/AppData/Local/Temp/alt8986_4814934736696276201.dir/0067_key_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/RAFAEL~1/AppData/Local/Temp/alt8986_4814934736696276201.dir/0067_key_gen//DE2_115_SD_CARD_NIOS_key_component_configuration.pl  --do_build_sim=0  ]
Info: key: Done RTL generation for module 'DE2_115_SD_CARD_NIOS_key'
Info: key: "DE2_115_SD_CARD_NIOS" instantiated altera_avalon_pio "key"
Info: ledg: Starting RTL generation for module 'DE2_115_SD_CARD_NIOS_ledg'
Info: ledg:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SD_CARD_NIOS_ledg --dir=C:/Users/RAFAEL~1/AppData/Local/Temp/alt8986_4814934736696276201.dir/0068_ledg_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/RAFAEL~1/AppData/Local/Temp/alt8986_4814934736696276201.dir/0068_ledg_gen//DE2_115_SD_CARD_NIOS_ledg_component_configuration.pl  --do_build_sim=0  ]
Info: ledg: Done RTL generation for module 'DE2_115_SD_CARD_NIOS_ledg'
Info: ledg: "DE2_115_SD_CARD_NIOS" instantiated altera_avalon_pio "ledg"
Info: ledr: Starting RTL generation for module 'DE2_115_SD_CARD_NIOS_ledr'
Info: ledr:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SD_CARD_NIOS_ledr --dir=C:/Users/RAFAEL~1/AppData/Local/Temp/alt8986_4814934736696276201.dir/0069_ledr_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/RAFAEL~1/AppData/Local/Temp/alt8986_4814934736696276201.dir/0069_ledr_gen//DE2_115_SD_CARD_NIOS_ledr_component_configuration.pl  --do_build_sim=0  ]
Info: ledr: Done RTL generation for module 'DE2_115_SD_CARD_NIOS_ledr'
Info: ledr: "DE2_115_SD_CARD_NIOS" instantiated altera_avalon_pio "ledr"
Info: onchip_memory2: Starting RTL generation for module 'DE2_115_SD_CARD_NIOS_onchip_memory2'
Info: onchip_memory2:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DE2_115_SD_CARD_NIOS_onchip_memory2 --dir=C:/Users/RAFAEL~1/AppData/Local/Temp/alt8986_4814934736696276201.dir/0070_onchip_memory2_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/RAFAEL~1/AppData/Local/Temp/alt8986_4814934736696276201.dir/0070_onchip_memory2_gen//DE2_115_SD_CARD_NIOS_onchip_memory2_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2: Done RTL generation for module 'DE2_115_SD_CARD_NIOS_onchip_memory2'
Info: onchip_memory2: "DE2_115_SD_CARD_NIOS" instantiated altera_avalon_onchip_memory2 "onchip_memory2"
Info: sd_clk: Starting RTL generation for module 'DE2_115_SD_CARD_NIOS_sd_clk'
Info: sd_clk:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SD_CARD_NIOS_sd_clk --dir=C:/Users/RAFAEL~1/AppData/Local/Temp/alt8986_4814934736696276201.dir/0071_sd_clk_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/RAFAEL~1/AppData/Local/Temp/alt8986_4814934736696276201.dir/0071_sd_clk_gen//DE2_115_SD_CARD_NIOS_sd_clk_component_configuration.pl  --do_build_sim=0  ]
Info: sd_clk: Done RTL generation for module 'DE2_115_SD_CARD_NIOS_sd_clk'
Info: sd_clk: "DE2_115_SD_CARD_NIOS" instantiated altera_avalon_pio "sd_clk"
Info: sd_cmd: Starting RTL generation for module 'DE2_115_SD_CARD_NIOS_sd_cmd'
Info: sd_cmd:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SD_CARD_NIOS_sd_cmd --dir=C:/Users/RAFAEL~1/AppData/Local/Temp/alt8986_4814934736696276201.dir/0072_sd_cmd_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/RAFAEL~1/AppData/Local/Temp/alt8986_4814934736696276201.dir/0072_sd_cmd_gen//DE2_115_SD_CARD_NIOS_sd_cmd_component_configuration.pl  --do_build_sim=0  ]
Info: sd_cmd: Done RTL generation for module 'DE2_115_SD_CARD_NIOS_sd_cmd'
Info: sd_cmd: "DE2_115_SD_CARD_NIOS" instantiated altera_avalon_pio "sd_cmd"
Info: sd_dat: Starting RTL generation for module 'DE2_115_SD_CARD_NIOS_sd_dat'
Info: sd_dat:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SD_CARD_NIOS_sd_dat --dir=C:/Users/RAFAEL~1/AppData/Local/Temp/alt8986_4814934736696276201.dir/0073_sd_dat_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/RAFAEL~1/AppData/Local/Temp/alt8986_4814934736696276201.dir/0073_sd_dat_gen//DE2_115_SD_CARD_NIOS_sd_dat_component_configuration.pl  --do_build_sim=0  ]
Info: sd_dat: Done RTL generation for module 'DE2_115_SD_CARD_NIOS_sd_dat'
Info: sd_dat: "DE2_115_SD_CARD_NIOS" instantiated altera_avalon_pio "sd_dat"
Info: sd_wp_n: Starting RTL generation for module 'DE2_115_SD_CARD_NIOS_sd_wp_n'
Info: sd_wp_n:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SD_CARD_NIOS_sd_wp_n --dir=C:/Users/RAFAEL~1/AppData/Local/Temp/alt8986_4814934736696276201.dir/0074_sd_wp_n_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/RAFAEL~1/AppData/Local/Temp/alt8986_4814934736696276201.dir/0074_sd_wp_n_gen//DE2_115_SD_CARD_NIOS_sd_wp_n_component_configuration.pl  --do_build_sim=0  ]
Info: sd_wp_n: Done RTL generation for module 'DE2_115_SD_CARD_NIOS_sd_wp_n'
Info: sd_wp_n: "DE2_115_SD_CARD_NIOS" instantiated altera_avalon_pio "sd_wp_n"
Info: sw: Starting RTL generation for module 'DE2_115_SD_CARD_NIOS_sw'
Info: sw:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SD_CARD_NIOS_sw --dir=C:/Users/RAFAEL~1/AppData/Local/Temp/alt8986_4814934736696276201.dir/0075_sw_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/RAFAEL~1/AppData/Local/Temp/alt8986_4814934736696276201.dir/0075_sw_gen//DE2_115_SD_CARD_NIOS_sw_component_configuration.pl  --do_build_sim=0  ]
Info: sw: Done RTL generation for module 'DE2_115_SD_CARD_NIOS_sw'
Info: sw: "DE2_115_SD_CARD_NIOS" instantiated altera_avalon_pio "sw"
Info: timer: Starting RTL generation for module 'DE2_115_SD_CARD_NIOS_timer'
Info: timer:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE2_115_SD_CARD_NIOS_timer --dir=C:/Users/RAFAEL~1/AppData/Local/Temp/alt8986_4814934736696276201.dir/0076_timer_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/RAFAEL~1/AppData/Local/Temp/alt8986_4814934736696276201.dir/0076_timer_gen//DE2_115_SD_CARD_NIOS_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'DE2_115_SD_CARD_NIOS_timer'
Info: timer: "DE2_115_SD_CARD_NIOS" instantiated altera_avalon_timer "timer"
Info: tri_state_bridge_flash_bridge_0: "DE2_115_SD_CARD_NIOS" instantiated altera_tristate_conduit_bridge "tri_state_bridge_flash_bridge_0"
Info: tri_state_flash_bridge_pinSharer_0: "DE2_115_SD_CARD_NIOS" instantiated altera_tristate_conduit_pin_sharer "tri_state_flash_bridge_pinSharer_0"
Info: video_character_buffer_with_dma_0: Starting Generation of Character Buffer
Info: video_character_buffer_with_dma_0: "DE2_115_SD_CARD_NIOS" instantiated altera_up_avalon_video_character_buffer_with_dma "video_character_buffer_with_dma_0"
Info: video_pll_0: "DE2_115_SD_CARD_NIOS" instantiated altera_up_avalon_video_pll "video_pll_0"
Info: video_vga_controller_0: Starting Generation of VGA Controller
Info: video_vga_controller_0: "DE2_115_SD_CARD_NIOS" instantiated altera_up_avalon_video_vga_controller "video_vga_controller_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "DE2_115_SD_CARD_NIOS" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "DE2_115_SD_CARD_NIOS" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "DE2_115_SD_CARD_NIOS" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "DE2_115_SD_CARD_NIOS" instantiated altera_reset_controller "rst_controller"
Info: tdt: "cfi_flash" instantiated altera_tristate_controller_translator "tdt"
Info: slave_translator: "cfi_flash" instantiated altera_merlin_slave_translator "slave_translator"
Info: tda: "cfi_flash" instantiated altera_tristate_controller_aggregator "tda"
Info: cpu: Starting RTL generation for module 'DE2_115_SD_CARD_NIOS_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=DE2_115_SD_CARD_NIOS_cpu_cpu --dir=C:/Users/RAFAEL~1/AppData/Local/Temp/alt8986_4814934736696276201.dir/0085_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/RAFAEL~1/AppData/Local/Temp/alt8986_4814934736696276201.dir/0085_cpu_gen//DE2_115_SD_CARD_NIOS_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2021.12.25 20:45:35 (*) Starting Nios II generation
Info: cpu: # 2021.12.25 20:45:35 (*)   Checking for plaintext license.
Info: cpu: # 2021.12.25 20:45:37 (*)   Plaintext license not found.
Info: cpu: # 2021.12.25 20:45:37 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2021.12.25 20:45:38 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2021.12.25 20:45:38 (*)   Elaborating CPU configuration settings
Info: cpu: # 2021.12.25 20:45:38 (*)   Creating all objects for CPU
Info: cpu: # 2021.12.25 20:45:38 (*)     Testbench
Info: cpu: # 2021.12.25 20:45:39 (*)     Instruction decoding
Info: cpu: # 2021.12.25 20:45:39 (*)       Instruction fields
Info: cpu: # 2021.12.25 20:45:39 (*)       Instruction decodes
Info: cpu: # 2021.12.25 20:45:40 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2021.12.25 20:45:40 (*)       Instruction controls
Info: cpu: # 2021.12.25 20:45:40 (*)     Pipeline frontend
Info: cpu: # 2021.12.25 20:45:40 (*)     Pipeline backend
Info: cpu: # 2021.12.25 20:45:44 (*)   Generating RTL from CPU objects
Info: cpu: # 2021.12.25 20:45:47 (*)   Creating encrypted RTL
Info: cpu: # 2021.12.25 20:45:48 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'DE2_115_SD_CARD_NIOS_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: pin_sharer: "tri_state_flash_bridge_pinSharer_0" instantiated altera_tristate_conduit_pin_sharer_core "pin_sharer"
Info: arbiter: "tri_state_flash_bridge_pinSharer_0" instantiated altera_merlin_std_arbitrator "arbiter"
Info: video_pll: "video_pll_0" instantiated altera_up_altpll "video_pll"
Info: reset_from_locked: "video_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent"
Info: video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_021: "mm_interconnect_0" instantiated altera_merlin_router "router_021"
Info: cpu_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_data_master_limiter"
Info: Reusing file C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_avalon_sc_fifo.v
Info: video_character_buffer_with_dma_0_avalon_char_buffer_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "video_character_buffer_with_dma_0_avalon_char_buffer_slave_burst_adapter"
Info: Reusing file C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter"
Info: Reusing file C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: Reusing file C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_std_synchronizer_nocut.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/RafaelAlvesVieira/Desktop/project/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: DE2_115_SD_CARD_NIOS: Done "DE2_115_SD_CARD_NIOS" with 68 modules, 112 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
