#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Jan 17 14:50:15 2025
# Process ID: 18232
# Current directory: C:/Users/usuario_local/Downloads/Practica4_1/project_4/project_4.runs/design_4_conversorad_0_0_synth_1
# Command line: vivado.exe -log design_4_conversorad_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_4_conversorad_0_0.tcl
# Log file: C:/Users/usuario_local/Downloads/Practica4_1/project_4/project_4.runs/design_4_conversorad_0_0_synth_1/design_4_conversorad_0_0.vds
# Journal file: C:/Users/usuario_local/Downloads/Practica4_1/project_4/project_4.runs/design_4_conversorad_0_0_synth_1\vivado.jou
# Running On: PTO0802, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 20, Host memory: 34013 MB
#-----------------------------------------------------------
source design_4_conversorad_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1946.027 ; gain = 197.902
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/usuario_local/Downloads/Practica4_1/ip_repo/conversorad_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/usuario_local/Downloads/Practica4_1/ip_repo/matriz_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/software/electronica/xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_4_conversorad_0_0
Command: synth_design -top design_4_conversorad_0_0 -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 884
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2768.168 ; gain = 408.949
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_4_conversorad_0_0' [c:/Users/usuario_local/Downloads/Practica4_1/project_4/project_4.gen/sources_1/bd/design_4/ip/design_4_conversorad_0_0/synth/design_4_conversorad_0_0.vhd:89]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'conversorad_v1_0' declared at 'c:/Users/usuario_local/Downloads/Practica4_1/project_4/project_4.gen/sources_1/bd/design_4/ipshared/5081/hdl/conversorad_v1_0.vhd:5' bound to instance 'U0' of component 'conversorad_v1_0' [c:/Users/usuario_local/Downloads/Practica4_1/project_4/project_4.gen/sources_1/bd/design_4/ip/design_4_conversorad_0_0/synth/design_4_conversorad_0_0.vhd:164]
INFO: [Synth 8-638] synthesizing module 'conversorad_v1_0' [c:/Users/usuario_local/Downloads/Practica4_1/project_4/project_4.gen/sources_1/bd/design_4/ipshared/5081/hdl/conversorad_v1_0.vhd:55]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'conversorad_v1_0_S00_AXI' declared at 'c:/Users/usuario_local/Downloads/Practica4_1/project_4/project_4.gen/sources_1/bd/design_4/ipshared/5081/hdl/conversorad_v1_0_S00_AXI.vhd:5' bound to instance 'conversorad_v1_0_S00_AXI_inst' of component 'conversorad_v1_0_S00_AXI' [c:/Users/usuario_local/Downloads/Practica4_1/project_4/project_4.gen/sources_1/bd/design_4/ipshared/5081/hdl/conversorad_v1_0.vhd:99]
INFO: [Synth 8-638] synthesizing module 'conversorad_v1_0_S00_AXI' [c:/Users/usuario_local/Downloads/Practica4_1/project_4/project_4.gen/sources_1/bd/design_4/ipshared/5081/hdl/conversorad_v1_0_S00_AXI.vhd:91]
INFO: [Synth 8-3491] module 'divisor640K' declared at 'c:/Users/usuario_local/Downloads/Practica4_1/project_4/project_4.gen/sources_1/bd/design_4/ipshared/5081/src/divisor640K.vhd:5' bound to instance 'divisor' of component 'divisor640K' [c:/Users/usuario_local/Downloads/Practica4_1/project_4/project_4.gen/sources_1/bd/design_4/ipshared/5081/hdl/conversorad_v1_0_S00_AXI.vhd:164]
INFO: [Synth 8-638] synthesizing module 'divisor640K' [c:/Users/usuario_local/Downloads/Practica4_1/project_4/project_4.gen/sources_1/bd/design_4/ipshared/5081/src/divisor640K.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'divisor640K' (0#1) [c:/Users/usuario_local/Downloads/Practica4_1/project_4/project_4.gen/sources_1/bd/design_4/ipshared/5081/src/divisor640K.vhd:13]
INFO: [Synth 8-3491] module 'adc0808' declared at 'c:/Users/usuario_local/Downloads/Practica4_1/project_4/project_4.gen/sources_1/bd/design_4/ipshared/5081/src/adc0808.vhd:32' bound to instance 'conversor' of component 'adc0808' [c:/Users/usuario_local/Downloads/Practica4_1/project_4/project_4.gen/sources_1/bd/design_4/ipshared/5081/hdl/conversorad_v1_0_S00_AXI.vhd:172]
INFO: [Synth 8-638] synthesizing module 'adc0808' [c:/Users/usuario_local/Downloads/Practica4_1/project_4/project_4.gen/sources_1/bd/design_4/ipshared/5081/src/adc0808.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'adc0808' (0#1) [c:/Users/usuario_local/Downloads/Practica4_1/project_4/project_4.gen/sources_1/bd/design_4/ipshared/5081/src/adc0808.vhd:48]
WARNING: [Synth 8-614] signal 'S_AXI_ARESETN' is read in the process but is not in the sensitivity list [c:/Users/usuario_local/Downloads/Practica4_1/project_4/project_4.gen/sources_1/bd/design_4/ipshared/5081/hdl/conversorad_v1_0_S00_AXI.vhd:189]
WARNING: [Synth 8-614] signal 'S_AXI_ARESETN' is read in the process but is not in the sensitivity list [c:/Users/usuario_local/Downloads/Practica4_1/project_4/project_4.gen/sources_1/bd/design_4/ipshared/5081/hdl/conversorad_v1_0_S00_AXI.vhd:197]
WARNING: [Synth 8-614] signal 'data_valid' is read in the process but is not in the sensitivity list [c:/Users/usuario_local/Downloads/Practica4_1/project_4/project_4.gen/sources_1/bd/design_4/ipshared/5081/hdl/conversorad_v1_0_S00_AXI.vhd:197]
WARNING: [Synth 8-614] signal 'data_validreg' is read in the process but is not in the sensitivity list [c:/Users/usuario_local/Downloads/Practica4_1/project_4/project_4.gen/sources_1/bd/design_4/ipshared/5081/hdl/conversorad_v1_0_S00_AXI.vhd:197]
INFO: [Synth 8-226] default block is never used [c:/Users/usuario_local/Downloads/Practica4_1/project_4/project_4.gen/sources_1/bd/design_4/ipshared/5081/hdl/conversorad_v1_0_S00_AXI.vhd:318]
INFO: [Synth 8-226] default block is never used [c:/Users/usuario_local/Downloads/Practica4_1/project_4/project_4.gen/sources_1/bd/design_4/ipshared/5081/hdl/conversorad_v1_0_S00_AXI.vhd:449]
INFO: [Synth 8-256] done synthesizing module 'conversorad_v1_0_S00_AXI' (0#1) [c:/Users/usuario_local/Downloads/Practica4_1/project_4/project_4.gen/sources_1/bd/design_4/ipshared/5081/hdl/conversorad_v1_0_S00_AXI.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'conversorad_v1_0' (0#1) [c:/Users/usuario_local/Downloads/Practica4_1/project_4/project_4.gen/sources_1/bd/design_4/ipshared/5081/hdl/conversorad_v1_0.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'design_4_conversorad_0_0' (0#1) [c:/Users/usuario_local/Downloads/Practica4_1/project_4/project_4.gen/sources_1/bd/design_4/ip/design_4_conversorad_0_0/synth/design_4_conversorad_0_0.vhd:89]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module conversorad_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module conversorad_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module conversorad_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module conversorad_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module conversorad_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module conversorad_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2866.551 ; gain = 507.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2884.457 ; gain = 525.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2884.457 ; gain = 525.238
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2884.457 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2991.062 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2991.086 ; gain = 0.023
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2991.086 ; gain = 631.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2991.086 ; gain = 631.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2991.086 ; gain = 631.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2991.086 ; gain = 631.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 6     
	   4 Input   32 Bit        Muxes := 7     
	   2 Input    8 Bit        Muxes := 4     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 6     
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design design_4_conversorad_0_0 has port conv_oe driven by constant 1
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module design_4_conversorad_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module design_4_conversorad_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module design_4_conversorad_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module design_4_conversorad_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module design_4_conversorad_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module design_4_conversorad_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2991.086 ; gain = 631.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2991.086 ; gain = 631.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2991.086 ; gain = 631.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2991.086 ; gain = 631.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2991.086 ; gain = 631.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2991.086 ; gain = 631.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2991.086 ; gain = 631.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2991.086 ; gain = 631.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2991.086 ; gain = 631.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2991.086 ; gain = 631.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     6|
|3     |LUT3 |     6|
|4     |LUT4 |    25|
|5     |LUT5 |     3|
|6     |LUT6 |    51|
|7     |FDCE |    25|
|8     |FDPE |     1|
|9     |FDRE |   169|
|10    |FDSE |     3|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2991.086 ; gain = 631.867
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2991.086 ; gain = 525.238
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2991.086 ; gain = 631.867
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2991.086 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2991.086 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: de24dc05
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2991.086 ; gain = 1011.289
INFO: [Common 17-1381] The checkpoint 'C:/Users/usuario_local/Downloads/Practica4_1/project_4/project_4.runs/design_4_conversorad_0_0_synth_1/design_4_conversorad_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_4_conversorad_0_0, cache-ID = eaac796cfa1d77e7
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/usuario_local/Downloads/Practica4_1/project_4/project_4.runs/design_4_conversorad_0_0_synth_1/design_4_conversorad_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_4_conversorad_0_0_utilization_synth.rpt -pb design_4_conversorad_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan 17 14:50:44 2025...
