
*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6312
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1026.141 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.srcs/sources_1/imports/verilog/au_top_0.v:7]
	Parameter INITIAL_states bound to: 6'b000000 
	Parameter MANUAL_states bound to: 6'b000001 
	Parameter ADD1_states bound to: 6'b000010 
	Parameter ADD2_states bound to: 6'b000011 
	Parameter ADD3_states bound to: 6'b000100 
	Parameter ADD4_states bound to: 6'b000101 
	Parameter ADD5_states bound to: 6'b000110 
	Parameter SUB1_states bound to: 6'b000111 
	Parameter SUB2_states bound to: 6'b001000 
	Parameter SUB3_states bound to: 6'b001001 
	Parameter SUB4_states bound to: 6'b001010 
	Parameter SUB5_states bound to: 6'b001011 
	Parameter SUB6_states bound to: 6'b001100 
	Parameter SUB7_states bound to: 6'b001101 
	Parameter MUL1_states bound to: 6'b001110 
	Parameter MUL2_states bound to: 6'b001111 
	Parameter MUL3_states bound to: 6'b010000 
	Parameter MUL4_states bound to: 6'b010001 
	Parameter COMPEQ1_states bound to: 6'b010010 
	Parameter COMPEQ2_states bound to: 6'b010011 
	Parameter COMPEQ3_states bound to: 6'b010100 
	Parameter COMPEQ4_states bound to: 6'b010101 
	Parameter COMPEQ5_states bound to: 6'b010110 
	Parameter COMPLT1_states bound to: 6'b010111 
	Parameter COMPLT2_states bound to: 6'b011000 
	Parameter COMPLT3_states bound to: 6'b011001 
	Parameter COMPLEQ1_states bound to: 6'b011010 
	Parameter COMPLEQ2_states bound to: 6'b011011 
	Parameter COMPLEQ3_states bound to: 6'b011100 
	Parameter COMPLEQ4_states bound to: 6'b011101 
	Parameter COMPLEQ5_states bound to: 6'b011110 
	Parameter BOOL1_states bound to: 6'b011111 
	Parameter BOOL2_states bound to: 6'b100000 
	Parameter BOOL3_states bound to: 6'b100001 
	Parameter BOOL4_states bound to: 6'b100010 
	Parameter BOOL5_states bound to: 6'b100011 
	Parameter BOOL6_states bound to: 6'b100100 
	Parameter BOOL7_states bound to: 6'b100101 
	Parameter BOOL8_states bound to: 6'b100110 
	Parameter BOOL9_states bound to: 6'b100111 
	Parameter SL1_states bound to: 6'b101000 
	Parameter SL2_states bound to: 6'b101001 
	Parameter SL3_states bound to: 6'b101010 
	Parameter SL4_states bound to: 6'b101011 
	Parameter SR1_states bound to: 6'b101100 
	Parameter SR2_states bound to: 6'b101101 
	Parameter SR3_states bound to: 6'b101110 
	Parameter SR4_states bound to: 6'b101111 
	Parameter SRA1_states bound to: 6'b110000 
	Parameter SRA2_states bound to: 6'b110001 
	Parameter SRA3_states bound to: 6'b110010 
	Parameter SRA4_states bound to: 6'b110011 
	Parameter TIMER bound to: 5'b11100 
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (1#1) [C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_2' [C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.srcs/sources_1/imports/verilog/multi_seven_seg_2.v:12]
	Parameter DIGITS bound to: 3'b100 
	Parameter DIV bound to: 5'b10000 
	Parameter DIGIT_BITS bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'counter_4' [C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.srcs/sources_1/imports/verilog/counter_4.v:14]
	Parameter SIZE bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 4'b0011 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 20'b00111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_4' (2#1) [C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.srcs/sources_1/imports/verilog/counter_4.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_5' [C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.srcs/sources_1/imports/verilog/seven_seg_5.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_5' (3#1) [C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.srcs/sources_1/imports/verilog/seven_seg_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_6' [C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.srcs/sources_1/imports/verilog/decoder_6.v:11]
	Parameter WIDTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'decoder_6' (4#1) [C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.srcs/sources_1/imports/verilog/decoder_6.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_2' (5#1) [C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.srcs/sources_1/imports/verilog/multi_seven_seg_2.v:12]
INFO: [Synth 8-6157] synthesizing module 'alu_16_3' [C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.srcs/sources_1/imports/verilog/alu_16_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'arith_16_7' [C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.srcs/sources_1/imports/verilog/arith_16_7.v:7]
INFO: [Synth 8-6155] done synthesizing module 'arith_16_7' (6#1) [C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.srcs/sources_1/imports/verilog/arith_16_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'bool_16_8' [C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.srcs/sources_1/imports/verilog/bool_16_8.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bool_16_8' (7#1) [C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.srcs/sources_1/imports/verilog/bool_16_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'shift_16_9' [C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.srcs/sources_1/imports/verilog/shift_16_9.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.srcs/sources_1/imports/verilog/shift_16_9.v:20]
INFO: [Synth 8-6155] done synthesizing module 'shift_16_9' (8#1) [C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.srcs/sources_1/imports/verilog/shift_16_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'comp_16_10' [C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.srcs/sources_1/imports/verilog/comp_16_10.v:7]
INFO: [Synth 8-6155] done synthesizing module 'comp_16_10' (9#1) [C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.srcs/sources_1/imports/verilog/comp_16_10.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.srcs/sources_1/imports/verilog/alu_16_3.v:109]
INFO: [Synth 8-6155] done synthesizing module 'alu_16_3' (10#1) [C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.srcs/sources_1/imports/verilog/alu_16_3.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.srcs/sources_1/imports/verilog/au_top_0.v:167]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (11#1) [C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1026.141 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1026.141 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1026.141 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1026.141 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/anirh/Pictures/ALU_1/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/anirh/Pictures/ALU_1/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/anirh/Pictures/ALU_1/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/anirh/Pictures/ALU_1/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/anirh/Pictures/ALU_1/work/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/anirh/Pictures/ALU_1/work/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1026.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1026.141 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1026.141 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1026.141 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1026.141 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_states_q_reg' in module 'au_top_0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          INITIAL_states |                           000000 |                           000000
             ADD1_states |                           000001 |                           000010
             ADD2_states |                           000010 |                           000011
             ADD3_states |                           000011 |                           000100
             ADD4_states |                           000100 |                           000101
             ADD5_states |                           000101 |                           000110
             SUB1_states |                           000110 |                           000111
             SUB2_states |                           000111 |                           001000
             SUB3_states |                           001000 |                           001001
             SUB4_states |                           001001 |                           001010
             SUB5_states |                           001010 |                           001011
             SUB6_states |                           001011 |                           001100
             SUB7_states |                           001100 |                           001101
             MUL1_states |                           001101 |                           001110
             MUL2_states |                           001110 |                           001111
             MUL3_states |                           001111 |                           010000
             MUL4_states |                           010000 |                           010001
          COMPEQ1_states |                           010001 |                           010010
          COMPEQ2_states |                           010010 |                           010011
          COMPEQ3_states |                           010011 |                           010100
          COMPEQ4_states |                           010100 |                           010101
          COMPEQ5_states |                           010101 |                           010110
          COMPLT1_states |                           010110 |                           010111
          COMPLT2_states |                           010111 |                           011000
          COMPLT3_states |                           011000 |                           011001
         COMPLEQ1_states |                           011001 |                           011010
         COMPLEQ2_states |                           011010 |                           011011
         COMPLEQ3_states |                           011011 |                           011100
         COMPLEQ4_states |                           011100 |                           011101
         COMPLEQ5_states |                           011101 |                           011110
            BOOL1_states |                           011110 |                           011111
            BOOL2_states |                           011111 |                           100000
            BOOL3_states |                           100000 |                           100001
            BOOL4_states |                           100001 |                           100010
            BOOL5_states |                           100010 |                           100011
            BOOL6_states |                           100011 |                           100100
            BOOL7_states |                           100100 |                           100101
            BOOL8_states |                           100101 |                           100110
            BOOL9_states |                           100110 |                           100111
              SL1_states |                           100111 |                           101000
              SL2_states |                           101000 |                           101001
              SL3_states |                           101001 |                           101010
              SL4_states |                           101010 |                           101011
              SR1_states |                           101011 |                           101100
              SR2_states |                           101100 |                           101101
              SR3_states |                           101101 |                           101110
              SR4_states |                           101110 |                           101111
             SRA1_states |                           101111 |                           110000
             SRA2_states |                           110000 |                           110001
             SRA3_states |                           110001 |                           110010
             SRA4_states |                           110010 |                           110011
           MANUAL_states |                           110011 |                           000001
                  iSTATE |                           110100 |                           111111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_states_q_reg' using encoding 'sequential' in module 'au_top_0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1026.141 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  53 Input   32 Bit        Muxes := 1     
	   2 Input   29 Bit        Muxes := 14    
	   4 Input   29 Bit        Muxes := 13    
	   2 Input   28 Bit        Muxes := 38    
	   4 Input   28 Bit        Muxes := 37    
	  53 Input   24 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 15    
	   5 Input   16 Bit        Muxes := 1     
	  53 Input   16 Bit        Muxes := 6     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 62    
	  53 Input    6 Bit        Muxes := 2     
	  52 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 9     
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 23    
	   3 Input    1 Bit        Muxes := 1     
	  53 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP arith/temp0, operation Mode is: A*B.
DSP Report: operator arith/temp0 is absorbed into DSP arith/temp0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1026.141 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------------+------------------------+---------------+----------------+
|Module Name       | RTL Object             | Depth x Width | Implemented As | 
+------------------+------------------------+---------------+----------------+
|multi_seven_seg_2 | seg_dec/segs           | 32x7          | LUT            | 
|au_top_0          | M_regRightAnswer_q_reg | 64x16         | Block RAM      | 
+------------------+------------------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|arith_16_7  | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1026.141 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1085.426 ; gain = 59.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance M_regRightAnswer_q_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1085.426 ; gain = 59.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1085.574 ; gain = 59.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1085.574 ; gain = 59.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1085.574 ; gain = 59.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1085.574 ; gain = 59.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1085.574 ; gain = 59.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1085.574 ; gain = 59.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    27|
|3     |DSP48E1  |     1|
|4     |LUT1     |     5|
|5     |LUT2     |    72|
|6     |LUT3     |    77|
|7     |LUT4     |    53|
|8     |LUT5     |   113|
|9     |LUT6     |   381|
|10    |MUXF7    |     3|
|11    |RAMB18E1 |     1|
|12    |FDRE     |   120|
|13    |FDSE     |     4|
|14    |IBUF     |    31|
|15    |OBUF     |    45|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1085.574 ; gain = 59.434
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 1085.574 ; gain = 59.434
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1085.574 ; gain = 59.434
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1097.613 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1097.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1097.613 ; gain = 98.313
INFO: [Common 17-1381] The checkpoint 'C:/Users/anirh/Pictures/ALU_1/work/vivado/ALU_1/ALU_1.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 16 03:47:09 2022...
