/*
 * Generated by Bluespec Compiler, version 2014.07.A (build 34078, 2014-07-30)
 * 
 * On Sat May  5 17:34:08 KST 2018
 * 
 */
#include "bluesim_primitives.h"
#include "mkTestBenchDecode.h"


/* String declarations */
static std::string const __str_literal_38("\t\t\t\t\t\tdstM : %d\n", 16u);
static std::string const __str_literal_39("\t\t\t\t\t\tdstM : Invalid\n", 21u);
static std::string const __str_literal_45("\tInvalid\n", 9u);
static std::string const __str_literal_30("\n", 1u);
static std::string const __str_literal_34("\nCondition Type:\t\t\t", 19u);
static std::string const __str_literal_35("\nDestination Register:\t", 23u);
static std::string const __str_literal_33("\nOpq Function:\t\t\t", 17u);
static std::string const __str_literal_1("\ncycle %d\n", 10u);
static std::string const __str_literal_41("%d\n", 3u);
static std::string const __str_literal_46("==========================================\n", 43u);
static std::string const __str_literal_31("===========Instruction Decoding===========", 42u);
static std::string const __str_literal_17("Add", 3u);
static std::string const __str_literal_19("And", 3u);
static std::string const __str_literal_44("Constant Value:\t\t", 17u);
static std::string const __str_literal_29("Decode Test End", 15u);
static std::string const __str_literal_32("Instruction Type:\t\t", 19u);
static std::string const __str_literal_42("Invalid\n", 8u);
static std::string const __str_literal_21("Nop", 3u);
static std::string const __str_literal_40("Source Register A:\t\t", 20u);
static std::string const __str_literal_43("Source Register B:\t\t", 20u);
static std::string const __str_literal_18("Sub", 3u);
static std::string const __str_literal_16("Unsupported", 11u);
static std::string const __str_literal_20("Xor", 3u);
static std::string const __str_literal_28("always", 6u);
static std::string const __str_literal_12("call", 4u);
static std::string const __str_literal_7("cmov", 4u);
static std::string const __str_literal_36("dstE : %d\n", 10u);
static std::string const __str_literal_37("dstE : Invalid\n", 15u);
static std::string const __str_literal_27("equal", 5u);
static std::string const __str_literal_22("greater than", 12u);
static std::string const __str_literal_23("greater than or equal", 21u);
static std::string const __str_literal_2("halt", 4u);
static std::string const __str_literal_4("irmovq", 6u);
static std::string const __str_literal_9("jmp", 3u);
static std::string const __str_literal_25("less than", 9u);
static std::string const __str_literal_24("less than or equal", 18u);
static std::string const __str_literal_15("mfc0", 4u);
static std::string const __str_literal_6("mrmovq", 6u);
static std::string const __str_literal_14("mtc0", 4u);
static std::string const __str_literal_3("nop", 3u);
static std::string const __str_literal_26("not equal", 9u);
static std::string const __str_literal_8("opq", 3u);
static std::string const __str_literal_11("pop", 3u);
static std::string const __str_literal_10("push", 4u);
static std::string const __str_literal_13("ret", 3u);
static std::string const __str_literal_5("rmmovq", 6u);


/* Constructor */
MOD_mkTestBenchDecode::MOD_mkTestBenchDecode(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_cycle(simHdl, "cycle", this, 32u, 0u, (tUInt8)0u),
    INST_iMem(simHdl, "iMem", this),
    INST_pc(simHdl, "pc", this, 64u),
    INST_state(simHdl, "state", this, 1u, (tUInt8)0u, (tUInt8)0u),
    PORT_RST_N((tUInt8)1u),
    DEF_iMem_req_pc___d8(80u)
{
  symbol_count = 7u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkTestBenchDecode::init_symbols_0()
{
  init_symbol(&symbols[0u], "cycle", SYM_MODULE, &INST_cycle);
  init_symbol(&symbols[1u], "iMem", SYM_MODULE, &INST_iMem);
  init_symbol(&symbols[2u], "pc", SYM_MODULE, &INST_pc);
  init_symbol(&symbols[3u], "RL_countCycle", SYM_RULE);
  init_symbol(&symbols[4u], "RL_getstaus", SYM_RULE);
  init_symbol(&symbols[5u], "RL_start", SYM_RULE);
  init_symbol(&symbols[6u], "state", SYM_MODULE, &INST_state);
}


/* Rule actions */

void MOD_mkTestBenchDecode::RL_start()
{
  INST_pc.METH_write(0llu);
  INST_state.METH_write((tUInt8)1u);
}

void MOD_mkTestBenchDecode::RL_countCycle()
{
  tUInt32 DEF_x__h334;
  DEF__read__h83 = INST_cycle.METH_read();
  DEF_x__h334 = DEF__read__h83 + 1u;
  INST_cycle.METH_write(DEF_x__h334);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s,32", &__str_literal_1, DEF__read__h83);
}

void MOD_mkTestBenchDecode::RL_getstaus()
{
  tUInt8 DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b10_4_49_AND_ETC___d170;
  tUInt8 DEF__0_CONCAT_iMem_req_pc_BITS_71_TO_68_7___d189;
  tUInt8 DEF__0_CONCAT_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b100_ETC___d241;
  tUInt64 DEF_x__h4452;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b101_7___d137;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b100_6___d136;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_33_AND__ETC___d135;
  tUInt8 DEF_NOT_cycle_EQ_30_AND_iMem_req_pc_BITS_79_TO_76__ETC___d182;
  tUInt8 DEF_NOT_cycle_EQ_30_AND_NOT_iMem_req_pc_BITS_79_TO_ETC___d148;
  tUInt8 DEF_NOT_cycle_EQ_30_AND_NOT_iMem_req_pc_BITS_79_TO_ETC___d188;
  tUInt8 DEF_NOT_cycle_EQ_30_AND_iMem_req_pc_BITS_79_TO_76__ETC___d195;
  tUInt8 DEF_NOT_cycle_EQ_30_AND_NOT_iMem_req_pc_BITS_79_TO_ETC___d204;
  tUInt8 DEF_NOT_cycle_EQ_30_AND_iMem_req_pc_BITS_79_TO_76__ETC___d229;
  tUInt8 DEF_NOT_cycle_EQ_30_AND_NOT_iMem_req_pc_BITS_79_TO_ETC___d237;
  tUInt8 DEF_NOT_cycle_EQ_30_AND_iMem_req_pc_BITS_79_TO_76__ETC___d251;
  tUInt8 DEF_NOT_cycle_EQ_30_AND_NOT_iMem_req_pc_BITS_79_TO_ETC___d258;
  tUInt8 DEF_NOT_cycle_EQ_30___d6;
  tUInt8 DEF_NOT_cycle_EQ_30_AND_iMem_req_pc_BITS_79_TO_76__ETC___d284;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_75_TO_72_1_EQ_0b0_2___d113;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b1011_6___d156;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b1010_5___d155;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b1000_0_52_A_ETC___d154;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b110_8___d151;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b11_5___d150;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b10_4_49_AND_ETC___d217;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b10_4___d149;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b111_9___d98;
  tUInt8 DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b1___d11;
  tUInt8 DEF_cycle_EQ_30___d5;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b1010_5_55_A_ETC___d173;
  tUInt8 DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b1000_0_OR_iM_ETC___d205;
  tUInt8 DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b1010_5_OR_iMem__ETC___d139;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b1000_0___d152;
  tUInt8 DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b1000_0_OR_iM_ETC___d196;
  tUInt8 DEF_iMem_req_pc_BITS_75_TO_72_1_EQ_0b11___d103;
  tUInt8 DEF_iMem_req_pc_BITS_75_TO_72_1_EQ_0b100___d106;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_75_TO_72_1_EQ_0b0_2_13_AN_ETC___d124;
  tUInt8 DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b1000_0_THEN__ETC___d82;
  tUInt8 DEF_IF_iMem_req_pc_BITS_75_TO_72_1_EQ_0b0_2_THEN_1_ETC___d80;
  tUInt8 DEF_iMem_req_pc_BITS_75_TO_72_1_EQ_0b1___d76;
  tUInt8 DEF_iMem_req_pc_BITS_75_TO_72_1_EQ_0b10___d77;
  tUInt8 DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iMem__ETC___d89;
  tUInt8 DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b1000___d20;
  tUInt8 DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b0___d10;
  tUInt8 DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b1001___d21;
  tUInt8 DEF_iMem_req_pc_BITS_75_TO_72_1_EQ_0b0___d32;
  tUInt8 DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b1100___d30;
  tUInt8 DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b1011___d26;
  tUInt8 DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b1010___d25;
  tUInt8 DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b1000_0_THEN__ETC___d24;
  tUInt8 DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b1001_1_THEN__ETC___d220;
  tUInt8 DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b1000_0_OR_iMem__ETC___d22;
  tUInt8 DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b111___d19;
  tUInt8 DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b110___d18;
  tUInt8 DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b101___d17;
  tUInt8 DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b100___d16;
  tUInt8 DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b11___d15;
  tUInt8 DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b10___d14;
  tUInt8 DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_THEN_11__ETC___d13;
  tUInt8 DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iMem_req_ETC___d12;
  tUInt8 DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iMem__ETC___d44;
  tUInt8 DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b10_4_OR_iMem_ETC___d169;
  tUInt8 DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b10_4_OR_iMem_ETC___d224;
  tUInt8 DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b100_6_OR_iMe_ETC___d240;
  tUInt8 DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b10_4_49_AND_ETC___d211;
  tUInt8 DEF_IF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b10_4_49__ETC___d227;
  tUInt64 DEF_dest__h500;
  tUInt64 DEF_imm__h499;
  tUInt64 DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b11_5_OR_iMem_ETC___d276;
  tUInt64 DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iMem__ETC___d295;
  tUInt8 DEF_rB__h498;
  tUInt8 DEF_rA__h497;
  tUInt8 DEF_ifun__h496;
  tUInt8 DEF_iCode__h4457;
  tUInt8 DEF_iMem_req_pc_BITS_15_TO_8___d260;
  tUInt8 DEF_iMem_req_pc_BITS_23_TO_16___d261;
  tUInt8 DEF_iMem_req_pc_BITS_31_TO_24___d263;
  tUInt8 DEF_iMem_req_pc_BITS_39_TO_32___d264;
  tUInt8 DEF_iMem_req_pc_BITS_47_TO_40___d265;
  tUInt8 DEF_iMem_req_pc_BITS_55_TO_48___d266;
  tUInt8 DEF_iMem_req_pc_BITS_63_TO_56___d268;
  tUInt64 DEF_pc__h4456;
  DEF_pc__h4456 = INST_pc.METH_read();
  DEF_iMem_req_pc___d8 = INST_iMem.METH_req(DEF_pc__h4456);
  DEF__read__h83 = INST_cycle.METH_read();
  DEF_iMem_req_pc_BITS_63_TO_56___d268 = DEF_iMem_req_pc___d8.get_bits_in_word8(1u, 24u, 8u);
  DEF_iMem_req_pc_BITS_55_TO_48___d266 = DEF_iMem_req_pc___d8.get_bits_in_word8(1u, 16u, 8u);
  DEF_iMem_req_pc_BITS_47_TO_40___d265 = DEF_iMem_req_pc___d8.get_bits_in_word8(1u, 8u, 8u);
  DEF_iMem_req_pc_BITS_39_TO_32___d264 = DEF_iMem_req_pc___d8.get_bits_in_word8(1u, 0u, 8u);
  DEF_iMem_req_pc_BITS_31_TO_24___d263 = DEF_iMem_req_pc___d8.get_bits_in_word8(0u, 24u, 8u);
  DEF_iMem_req_pc_BITS_23_TO_16___d261 = DEF_iMem_req_pc___d8.get_bits_in_word8(0u, 16u, 8u);
  DEF_iMem_req_pc_BITS_15_TO_8___d260 = DEF_iMem_req_pc___d8.get_bits_in_word8(0u, 8u, 8u);
  DEF_iCode__h4457 = DEF_iMem_req_pc___d8.get_bits_in_word8(2u, 12u, 4u);
  DEF_ifun__h496 = DEF_iMem_req_pc___d8.get_bits_in_word8(2u, 8u, 4u);
  DEF_rA__h497 = DEF_iMem_req_pc___d8.get_bits_in_word8(2u, 4u, 4u);
  DEF_rB__h498 = DEF_iMem_req_pc___d8.get_bits_in_word8(2u, 0u, 4u);
  switch (DEF_iCode__h4457) {
  case (tUInt8)2u:
  case (tUInt8)6u:
  case (tUInt8)10u:
  case (tUInt8)11u:
  case (tUInt8)12u:
    DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iMem__ETC___d295 = 2llu;
    break;
  case (tUInt8)7u:
  case (tUInt8)8u:
    DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iMem__ETC___d295 = 9llu;
    break;
  case (tUInt8)3u:
  case (tUInt8)4u:
  case (tUInt8)5u:
    DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iMem__ETC___d295 = 10llu;
    break;
  default:
    DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iMem__ETC___d295 = 1llu;
  }
  DEF_imm__h499 = (((((((((tUInt64)(DEF_iMem_req_pc___d8.get_bits_in_word8(0u,
									   0u,
									   8u))) << 56u) | (((tUInt64)(DEF_iMem_req_pc_BITS_15_TO_8___d260)) << 48u)) | (((tUInt64)(DEF_iMem_req_pc_BITS_23_TO_16___d261)) << 40u)) | (((tUInt64)(DEF_iMem_req_pc_BITS_31_TO_24___d263)) << 32u)) | (((tUInt64)(DEF_iMem_req_pc_BITS_39_TO_32___d264)) << 24u)) | (((tUInt64)(DEF_iMem_req_pc_BITS_47_TO_40___d265)) << 16u)) | (((tUInt64)(DEF_iMem_req_pc_BITS_55_TO_48___d266)) << 8u)) | (tUInt64)(DEF_iMem_req_pc_BITS_63_TO_56___d268);
  DEF_dest__h500 = (((((((((tUInt64)(DEF_iMem_req_pc_BITS_15_TO_8___d260)) << 56u) | (((tUInt64)(DEF_iMem_req_pc_BITS_23_TO_16___d261)) << 48u)) | (((tUInt64)(DEF_iMem_req_pc_BITS_31_TO_24___d263)) << 40u)) | (((tUInt64)(DEF_iMem_req_pc_BITS_39_TO_32___d264)) << 32u)) | (((tUInt64)(DEF_iMem_req_pc_BITS_47_TO_40___d265)) << 24u)) | (((tUInt64)(DEF_iMem_req_pc_BITS_55_TO_48___d266)) << 16u)) | (((tUInt64)(DEF_iMem_req_pc_BITS_63_TO_56___d268)) << 8u)) | (tUInt64)(DEF_iMem_req_pc___d8.get_bits_in_word8(2u,
																																																															 0u,
																																																															 8u));
  switch (DEF_iCode__h4457) {
  case (tUInt8)3u:
  case (tUInt8)4u:
  case (tUInt8)5u:
    DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b11_5_OR_iMem_ETC___d276 = DEF_imm__h499;
    break;
  default:
    DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b11_5_OR_iMem_ETC___d276 = DEF_dest__h500;
  }
  switch (DEF_iCode__h4457) {
  case (tUInt8)4u:
  case (tUInt8)5u:
  case (tUInt8)6u:
    DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b100_6_OR_iMe_ETC___d240 = DEF_rB__h498;
    break;
  default:
    DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b100_6_OR_iMe_ETC___d240 = (tUInt8)4u;
  }
  switch (DEF_iCode__h4457) {
  case (tUInt8)8u:
  case (tUInt8)9u:
  case (tUInt8)10u:
  case (tUInt8)11u:
    DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b10_4_OR_iMem_ETC___d169 = (tUInt8)4u;
    break;
  default:
    DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b10_4_OR_iMem_ETC___d169 = DEF_rB__h498;
  }
  DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b10___d14 = DEF_iCode__h4457 == (tUInt8)2u;
  DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b11___d15 = DEF_iCode__h4457 == (tUInt8)3u;
  DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b100___d16 = DEF_iCode__h4457 == (tUInt8)4u;
  DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b101___d17 = DEF_iCode__h4457 == (tUInt8)5u;
  DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b1100___d30 = DEF_iCode__h4457 == (tUInt8)12u;
  DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b110___d18 = DEF_iCode__h4457 == (tUInt8)6u;
  DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b111___d19 = DEF_iCode__h4457 == (tUInt8)7u;
  DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b1010___d25 = DEF_iCode__h4457 == (tUInt8)10u;
  DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b1011___d26 = DEF_iCode__h4457 == (tUInt8)11u;
  DEF_iMem_req_pc_BITS_75_TO_72_1_EQ_0b0___d32 = DEF_ifun__h496 == (tUInt8)0u;
  DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b1000___d20 = DEF_iCode__h4457 == (tUInt8)8u;
  DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b1001___d21 = DEF_iCode__h4457 == (tUInt8)9u;
  DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b1000_0_OR_iMem__ETC___d22 = DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b1000___d20 || DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b1001___d21;
  DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b1001_1_THEN__ETC___d220 = DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b1001___d21 ? (tUInt8)4u : (tUInt8)4u;
  switch (DEF_iCode__h4457) {
  case (tUInt8)8u:
  case (tUInt8)9u:
    DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b10_4_OR_iMem_ETC___d224 = DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b1001_1_THEN__ETC___d220;
    break;
  case (tUInt8)11u:
    DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b10_4_OR_iMem_ETC___d224 = (tUInt8)4u;
    break;
  default:
    DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b10_4_OR_iMem_ETC___d224 = DEF_rA__h497;
  }
  DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b1000_0_THEN__ETC___d24 = DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b1000___d20 ? (tUInt8)9u : (DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b1001___d21 ? (tUInt8)10u : (tUInt8)10u);
  DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b0___d10 = DEF_iCode__h4457 == (tUInt8)0u;
  DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_THEN_11__ETC___d13 = DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b0___d10 ? (tUInt8)11u : (tUInt8)12u;
  switch (DEF_iCode__h4457) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iMem__ETC___d44 = DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_THEN_11__ETC___d13;
    break;
  case (tUInt8)2u:
    DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iMem__ETC___d44 = (tUInt8)5u;
    break;
  case (tUInt8)3u:
    DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iMem__ETC___d44 = (tUInt8)1u;
    break;
  case (tUInt8)4u:
    DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iMem__ETC___d44 = (tUInt8)3u;
    break;
  case (tUInt8)5u:
    DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iMem__ETC___d44 = (tUInt8)4u;
    break;
  case (tUInt8)6u:
    DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iMem__ETC___d44 = (tUInt8)2u;
    break;
  case (tUInt8)7u:
    DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iMem__ETC___d44 = (tUInt8)6u;
    break;
  case (tUInt8)8u:
  case (tUInt8)9u:
    DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iMem__ETC___d44 = DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b1000_0_THEN__ETC___d24;
    break;
  case (tUInt8)10u:
    DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iMem__ETC___d44 = (tUInt8)7u;
    break;
  case (tUInt8)11u:
    DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iMem__ETC___d44 = DEF_rA__h497 == (tUInt8)4u ? (tUInt8)0u : (tUInt8)8u;
    break;
  case (tUInt8)12u:
    DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iMem__ETC___d44 = DEF_iMem_req_pc_BITS_75_TO_72_1_EQ_0b0___d32 ? (tUInt8)13u : (tUInt8)14u;
    break;
  default:
    DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iMem__ETC___d44 = (tUInt8)0u;
  }
  switch (DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iMem__ETC___d44) {
  case (tUInt8)11u:
    DEF_IF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iM_ETC___d72 = __str_literal_2;
    break;
  case (tUInt8)12u:
    DEF_IF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iM_ETC___d72 = __str_literal_3;
    break;
  case (tUInt8)1u:
    DEF_IF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iM_ETC___d72 = __str_literal_4;
    break;
  case (tUInt8)3u:
    DEF_IF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iM_ETC___d72 = __str_literal_5;
    break;
  case (tUInt8)4u:
    DEF_IF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iM_ETC___d72 = __str_literal_6;
    break;
  case (tUInt8)5u:
    DEF_IF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iM_ETC___d72 = __str_literal_7;
    break;
  case (tUInt8)2u:
    DEF_IF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iM_ETC___d72 = __str_literal_8;
    break;
  case (tUInt8)6u:
    DEF_IF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iM_ETC___d72 = __str_literal_9;
    break;
  case (tUInt8)7u:
    DEF_IF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iM_ETC___d72 = __str_literal_10;
    break;
  case (tUInt8)8u:
    DEF_IF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iM_ETC___d72 = __str_literal_11;
    break;
  case (tUInt8)9u:
    DEF_IF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iM_ETC___d72 = __str_literal_12;
    break;
  case (tUInt8)10u:
    DEF_IF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iM_ETC___d72 = __str_literal_13;
    break;
  case (tUInt8)13u:
    DEF_IF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iM_ETC___d72 = __str_literal_14;
    break;
  case (tUInt8)14u:
    DEF_IF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iM_ETC___d72 = __str_literal_15;
    break;
  default:
    DEF_IF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iM_ETC___d72 = __str_literal_16;
  }
  DEF_iMem_req_pc_BITS_75_TO_72_1_EQ_0b10___d77 = DEF_ifun__h496 == (tUInt8)2u;
  DEF_iMem_req_pc_BITS_75_TO_72_1_EQ_0b1___d76 = DEF_ifun__h496 == (tUInt8)1u;
  switch (DEF_ifun__h496) {
  case (tUInt8)0u:
    DEF_IF_iMem_req_pc_BITS_75_TO_72_1_EQ_0b0_2_THEN_1_ETC___d80 = (tUInt8)1u;
    break;
  case (tUInt8)1u:
    DEF_IF_iMem_req_pc_BITS_75_TO_72_1_EQ_0b0_2_THEN_1_ETC___d80 = (tUInt8)2u;
    break;
  case (tUInt8)2u:
    DEF_IF_iMem_req_pc_BITS_75_TO_72_1_EQ_0b0_2_THEN_1_ETC___d80 = (tUInt8)3u;
    break;
  default:
    DEF_IF_iMem_req_pc_BITS_75_TO_72_1_EQ_0b0_2_THEN_1_ETC___d80 = (tUInt8)4u;
  }
  DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b1000_0_THEN__ETC___d82 = DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b1000___d20 ? (tUInt8)2u : (DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b1001___d21 ? (tUInt8)1u : (tUInt8)1u);
  switch (DEF_iCode__h4457) {
  case (tUInt8)4u:
  case (tUInt8)5u:
  case (tUInt8)11u:
    DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iMem__ETC___d89 = (tUInt8)1u;
    break;
  case (tUInt8)6u:
    DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iMem__ETC___d89 = DEF_IF_iMem_req_pc_BITS_75_TO_72_1_EQ_0b0_2_THEN_1_ETC___d80;
    break;
  case (tUInt8)8u:
  case (tUInt8)9u:
    DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iMem__ETC___d89 = DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b1000_0_THEN__ETC___d82;
    break;
  case (tUInt8)10u:
    DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iMem__ETC___d89 = (tUInt8)2u;
    break;
  default:
    DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iMem__ETC___d89 = (tUInt8)0u;
  }
  switch (DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iMem__ETC___d89) {
  case (tUInt8)1u:
    DEF_IF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iM_ETC___d97 = __str_literal_17;
    break;
  case (tUInt8)2u:
    DEF_IF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iM_ETC___d97 = __str_literal_18;
    break;
  case (tUInt8)3u:
    DEF_IF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iM_ETC___d97 = __str_literal_19;
    break;
  case (tUInt8)4u:
    DEF_IF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iM_ETC___d97 = __str_literal_20;
    break;
  default:
    DEF_IF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iM_ETC___d97 = __str_literal_21;
  }
  DEF_iMem_req_pc_BITS_75_TO_72_1_EQ_0b100___d106 = DEF_ifun__h496 == (tUInt8)4u;
  DEF_iMem_req_pc_BITS_75_TO_72_1_EQ_0b11___d103 = DEF_ifun__h496 == (tUInt8)3u;
  DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b1000_0___d152 = !DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b1000___d20;
  DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b1010_5_OR_iMem__ETC___d139 = DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b1010___d25 || (DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b1011___d26 || DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b1100___d30);
  switch (DEF_iCode__h4457) {
  case (tUInt8)8u:
  case (tUInt8)9u:
    DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b1000_0_OR_iM_ETC___d196 = DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b1000_0___d152;
    break;
  default:
    DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b1000_0_OR_iM_ETC___d196 = DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b1010_5_OR_iMem__ETC___d139;
  }
  DEF_cycle_EQ_30___d5 = DEF__read__h83 == 30u;
  DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b111_9___d98 = !DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b111___d19;
  DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b1___d11 = DEF_iCode__h4457 == (tUInt8)1u;
  DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iMem_req_ETC___d12 = DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b0___d10 || DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b1___d11;
  DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b10_4___d149 = !DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b10___d14;
  DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b11_5___d150 = !DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b11___d15;
  DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b1010_5___d155 = !DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b1010___d25;
  DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b110_8___d151 = !DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b110___d18;
  DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b1000_0_52_A_ETC___d154 = DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b1000_0___d152 && !DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b1001___d21;
  DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b1011_6___d156 = !DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b1011___d26;
  DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b1010_5_55_A_ETC___d173 = DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b1010_5___d155 && (DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b1011_6___d156 && !DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b1100___d30);
  switch (DEF_iCode__h4457) {
  case (tUInt8)8u:
  case (tUInt8)9u:
    DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b1000_0_OR_iM_ETC___d205 = DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b1000___d20;
    break;
  default:
    DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b1000_0_OR_iM_ETC___d205 = DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b1010_5_55_A_ETC___d173;
  }
  DEF_NOT_iMem_req_pc_BITS_75_TO_72_1_EQ_0b0_2___d113 = !DEF_iMem_req_pc_BITS_75_TO_72_1_EQ_0b0___d32;
  DEF_NOT_iMem_req_pc_BITS_75_TO_72_1_EQ_0b0_2_13_AN_ETC___d124 = DEF_NOT_iMem_req_pc_BITS_75_TO_72_1_EQ_0b0_2___d113 && (!DEF_iMem_req_pc_BITS_75_TO_72_1_EQ_0b1___d76 && (!DEF_iMem_req_pc_BITS_75_TO_72_1_EQ_0b10___d77 && (!DEF_iMem_req_pc_BITS_75_TO_72_1_EQ_0b11___d103 && (!DEF_iMem_req_pc_BITS_75_TO_72_1_EQ_0b100___d106 && !(DEF_ifun__h496 == (tUInt8)5u)))));
  DEF_IF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b10_4_THEN_ETC___d127 = (DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b10___d14 ? DEF_NOT_iMem_req_pc_BITS_75_TO_72_1_EQ_0b0_2_13_AN_ETC___d124 : DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b111___d19 && DEF_NOT_iMem_req_pc_BITS_75_TO_72_1_EQ_0b0_2_13_AN_ETC___d124) ? __str_literal_22 : __str_literal_23;
  DEF_IF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b10_4_THEN_ETC___d128 = (DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b10___d14 ? DEF_iMem_req_pc_BITS_75_TO_72_1_EQ_0b1___d76 : DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b111___d19 && DEF_iMem_req_pc_BITS_75_TO_72_1_EQ_0b1___d76) ? __str_literal_24 : DEF_IF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b10_4_THEN_ETC___d127;
  DEF_IF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b10_4_THEN_ETC___d129 = (DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b10___d14 ? DEF_iMem_req_pc_BITS_75_TO_72_1_EQ_0b10___d77 : DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b111___d19 && DEF_iMem_req_pc_BITS_75_TO_72_1_EQ_0b10___d77) ? __str_literal_25 : DEF_IF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b10_4_THEN_ETC___d128;
  DEF_IF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b10_4_THEN_ETC___d130 = (DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b10___d14 ? DEF_iMem_req_pc_BITS_75_TO_72_1_EQ_0b100___d106 : DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b111___d19 && DEF_iMem_req_pc_BITS_75_TO_72_1_EQ_0b100___d106) ? __str_literal_26 : DEF_IF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b10_4_THEN_ETC___d129;
  DEF_IF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b10_4_THEN_ETC___d131 = (DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b10___d14 ? DEF_iMem_req_pc_BITS_75_TO_72_1_EQ_0b11___d103 : DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b111___d19 && DEF_iMem_req_pc_BITS_75_TO_72_1_EQ_0b11___d103) ? __str_literal_27 : DEF_IF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b10_4_THEN_ETC___d130;
  DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iMem__ETC___d132 = DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iMem_req_ETC___d12 || (DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b10___d14 ? DEF_iMem_req_pc_BITS_75_TO_72_1_EQ_0b0___d32 : DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b111_9___d98 || DEF_iMem_req_pc_BITS_75_TO_72_1_EQ_0b0___d32) ? __str_literal_28 : DEF_IF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b10_4_THEN_ETC___d131;
  DEF_NOT_cycle_EQ_30___d6 = !DEF_cycle_EQ_30___d5;
  DEF_NOT_cycle_EQ_30_AND_iMem_req_pc_BITS_79_TO_76__ETC___d182 = DEF_NOT_cycle_EQ_30___d6 && (DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iMem_req_ETC___d12 || (DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b10_4___d149 && (DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b11_5___d150 && (DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b100___d16 || (DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b101___d17 || (DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b110_8___d151 && (DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b111___d19 || (DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b1000_0_52_A_ETC___d154 && DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b1010_5_55_A_ETC___d173))))))));
  DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_33_AND__ETC___d135 = !DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b0___d10 && !DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b1___d11;
  DEF_NOT_cycle_EQ_30_AND_NOT_iMem_req_pc_BITS_79_TO_ETC___d258 = DEF_NOT_cycle_EQ_30___d6 && ((DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_33_AND__ETC___d135 && DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b10_4___d149) && ((DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b11___d15 || (DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b100___d16 || DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b101___d17)) || (DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b110_8___d151 && (DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b111___d19 || DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b1000___d20))));
  DEF_NOT_cycle_EQ_30_AND_NOT_iMem_req_pc_BITS_79_TO_ETC___d237 = DEF_NOT_cycle_EQ_30___d6 && (DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_33_AND__ETC___d135 && (DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b10_4___d149 && (DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b11_5___d150 && (DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b100___d16 || (DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b101___d17 || (DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b110___d18 || (DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b111_9___d98 && (DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b1000_0_OR_iMem__ETC___d22 || (DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b1010___d25 || DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b1011___d26)))))))));
  DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b100_6___d136 = !DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b100___d16;
  DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b10_4_49_AND_ETC___d211 = DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b10_4___d149 && (DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b11___d15 || (DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b100_6___d136 && (DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b101___d17 || (DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b110_8___d151 && (DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b111___d19 || DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b1000_0_OR_iM_ETC___d205)))));
  DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b10_4_49_AND_ETC___d217 = DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b10_4___d149 && (DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b100_6___d136 && (DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b110_8___d151 && (DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b1000_0_52_A_ETC___d154 && (DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b1010_5___d155 && (DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b1011_6___d156 && DEF_NOT_iMem_req_pc_BITS_75_TO_72_1_EQ_0b0_2___d113)))));
  DEF_IF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b10_4_49__ETC___d227 = DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b10_4_49_AND_ETC___d211 ? (tUInt8)31u & ((DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b10_4_49_AND_ETC___d217 << 4u) | DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b10_4_OR_iMem_ETC___d224) : (tUInt8)31u & ((DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b10_4_49_AND_ETC___d217 << 4u) | DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b10_4_OR_iMem_ETC___d224);
  DEF_NOT_cycle_EQ_30_AND_iMem_req_pc_BITS_79_TO_76__ETC___d229 = DEF_NOT_cycle_EQ_30___d6 && (DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iMem_req_ETC___d12 || DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b10_4_49_AND_ETC___d211);
  DEF_NOT_cycle_EQ_30_AND_NOT_iMem_req_pc_BITS_79_TO_ETC___d188 = DEF_NOT_cycle_EQ_30___d6 && (DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_33_AND__ETC___d135 && (DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b10_4___d149 && (DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b11_5___d150 && (DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b100_6___d136 && (DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b101___d17 || DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b1011___d26)))));
  DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b101_7___d137 = !DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b101___d17;
  DEF_NOT_cycle_EQ_30_AND_iMem_req_pc_BITS_79_TO_76__ETC___d284 = DEF_NOT_cycle_EQ_30___d6 && ((DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iMem_req_ETC___d12 || DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b10___d14) || ((DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b11_5___d150 && (DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b100_6___d136 && DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b101_7___d137)) && (DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b110___d18 || (DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b111_9___d98 && DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b1000_0___d152))));
  DEF_NOT_cycle_EQ_30_AND_iMem_req_pc_BITS_79_TO_76__ETC___d251 = DEF_NOT_cycle_EQ_30___d6 && (DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iMem_req_ETC___d12 || (DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b10___d14 || (DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b11___d15 || (DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b100_6___d136 && (DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b101_7___d137 && (DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b110_8___d151 && (DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b111___d19 || (DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b1000_0_52_A_ETC___d154 && (DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b1010_5___d155 && DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b1011_6___d156)))))))));
  DEF_NOT_cycle_EQ_30_AND_NOT_iMem_req_pc_BITS_79_TO_ETC___d204 = DEF_NOT_cycle_EQ_30___d6 && (DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_33_AND__ETC___d135 && (DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b10___d14 || (DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b11_5___d150 && (DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b100___d16 || (DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b101_7___d137 && (DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b110___d18 || (DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b111_9___d98 && DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b1000_0_OR_iM_ETC___d196)))))));
  DEF_NOT_cycle_EQ_30_AND_iMem_req_pc_BITS_79_TO_76__ETC___d195 = DEF_NOT_cycle_EQ_30___d6 && (DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iMem_req_ETC___d12 || (DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b10___d14 || (DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b11___d15 || (DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b100___d16 || (DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b101_7___d137 && DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b1011_6___d156)))));
  DEF_NOT_cycle_EQ_30_AND_NOT_iMem_req_pc_BITS_79_TO_ETC___d148 = DEF_NOT_cycle_EQ_30___d6 && (DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_33_AND__ETC___d135 && (DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b10___d14 || (DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b11___d15 || (DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b100_6___d136 && (DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b101_7___d137 && (DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b110___d18 || (DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b111_9___d98 && (DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b1000_0_OR_iMem__ETC___d22 || DEF_iMem_req_pc_BITS_79_TO_76_EQ_0b1010_5_OR_iMem__ETC___d139))))))));
  DEF_x__h4452 = DEF_pc__h4456 + DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iMem__ETC___d295;
  DEF__0_CONCAT_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b100_ETC___d241 = (tUInt8)31u & DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b100_6_OR_iMe_ETC___d240;
  DEF__0_CONCAT_iMem_req_pc_BITS_71_TO_68_7___d189 = (tUInt8)31u & DEF_rA__h497;
  DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b10_4_49_AND_ETC___d170 = (tUInt8)31u & (((DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b10_4___d149 && (DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b11_5___d150 && (DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b110_8___d151 && (DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b1000_0_52_A_ETC___d154 && (DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b1010_5___d155 && (DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b1011_6___d156 && DEF_iMem_req_pc_BITS_75_TO_72_1_EQ_0b0___d32)))))) << 4u) | DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b10_4_OR_iMem_ETC___d169);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_cycle_EQ_30___d5)
      dollar_fwrite(sim_hdl, this, "32,s", 2147483650u, &__str_literal_29);
    if (DEF_cycle_EQ_30___d5)
      dollar_fwrite(sim_hdl, this, "32,s", 2147483650u, &__str_literal_30);
    if (DEF_cycle_EQ_30___d5)
      dollar_finish(sim_hdl, "32", 1u);
    if (DEF_NOT_cycle_EQ_30___d6)
      dollar_display(sim_hdl, this, "s", &__str_literal_31);
    if (DEF_NOT_cycle_EQ_30___d6)
      dollar_fwrite(sim_hdl, this, "32,s", 2147483649u, &__str_literal_32);
    if (DEF_NOT_cycle_EQ_30___d6)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s",
		    2147483649u,
		    &DEF_IF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iM_ETC___d72);
    if (DEF_NOT_cycle_EQ_30___d6)
      dollar_fwrite(sim_hdl, this, "32,s", 2147483649u, &__str_literal_33);
    if (DEF_NOT_cycle_EQ_30___d6)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s",
		    2147483649u,
		    &DEF_IF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iM_ETC___d97);
    if (DEF_NOT_cycle_EQ_30___d6)
      dollar_fwrite(sim_hdl, this, "32,s", 2147483649u, &__str_literal_34);
    if (DEF_NOT_cycle_EQ_30___d6)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s",
		    2147483649u,
		    &DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b0_0_OR_iMem__ETC___d132);
    if (DEF_NOT_cycle_EQ_30___d6)
      dollar_fwrite(sim_hdl, this, "32,s", 2147483649u, &__str_literal_35);
    if (DEF_NOT_cycle_EQ_30_AND_NOT_iMem_req_pc_BITS_79_TO_ETC___d148)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,5",
		    2147483649u,
		    &__str_literal_36,
		    DEF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b10_4_49_AND_ETC___d170);
    if (DEF_NOT_cycle_EQ_30_AND_iMem_req_pc_BITS_79_TO_76__ETC___d182)
      dollar_fwrite(sim_hdl, this, "32,s", 2147483649u, &__str_literal_37);
    if (DEF_NOT_cycle_EQ_30_AND_NOT_iMem_req_pc_BITS_79_TO_ETC___d188)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,5",
		    2147483649u,
		    &__str_literal_38,
		    DEF__0_CONCAT_iMem_req_pc_BITS_71_TO_68_7___d189);
    if (DEF_NOT_cycle_EQ_30_AND_iMem_req_pc_BITS_79_TO_76__ETC___d195)
      dollar_fwrite(sim_hdl, this, "32,s", 2147483649u, &__str_literal_39);
    if (DEF_NOT_cycle_EQ_30___d6)
      dollar_fwrite(sim_hdl, this, "32,s", 2147483649u, &__str_literal_40);
    if (DEF_NOT_cycle_EQ_30_AND_NOT_iMem_req_pc_BITS_79_TO_ETC___d204)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,5",
		    2147483649u,
		    &__str_literal_41,
		    DEF_IF_NOT_iMem_req_pc_BITS_79_TO_76_EQ_0b10_4_49__ETC___d227);
    if (DEF_NOT_cycle_EQ_30_AND_iMem_req_pc_BITS_79_TO_76__ETC___d229)
      dollar_fwrite(sim_hdl, this, "32,s", 2147483649u, &__str_literal_42);
    if (DEF_NOT_cycle_EQ_30___d6)
      dollar_fwrite(sim_hdl, this, "32,s", 2147483649u, &__str_literal_43);
    if (DEF_NOT_cycle_EQ_30_AND_NOT_iMem_req_pc_BITS_79_TO_ETC___d237)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,5",
		    2147483649u,
		    &__str_literal_41,
		    DEF__0_CONCAT_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b100_ETC___d241);
    if (DEF_NOT_cycle_EQ_30_AND_iMem_req_pc_BITS_79_TO_76__ETC___d251)
      dollar_fwrite(sim_hdl, this, "32,s", 2147483649u, &__str_literal_42);
    if (DEF_NOT_cycle_EQ_30___d6)
      dollar_fwrite(sim_hdl, this, "32,s", 2147483649u, &__str_literal_44);
    if (DEF_NOT_cycle_EQ_30_AND_NOT_iMem_req_pc_BITS_79_TO_ETC___d258)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,64",
		    2147483649u,
		    &__str_literal_41,
		    DEF_IF_iMem_req_pc_BITS_79_TO_76_EQ_0b11_5_OR_iMem_ETC___d276);
    if (DEF_NOT_cycle_EQ_30_AND_iMem_req_pc_BITS_79_TO_76__ETC___d284)
      dollar_fwrite(sim_hdl, this, "32,s", 2147483649u, &__str_literal_45);
    if (DEF_NOT_cycle_EQ_30___d6)
      dollar_display(sim_hdl, this, "s", &__str_literal_46);
  }
  if (DEF_NOT_cycle_EQ_30___d6)
    INST_pc.METH_write(DEF_x__h4452);
}


/* Methods */


/* Reset routines */

void MOD_mkTestBenchDecode::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_state.reset_RST(ARG_rst_in);
  INST_iMem.reset_RST_N(ARG_rst_in);
  INST_cycle.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkTestBenchDecode::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkTestBenchDecode::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_cycle.dump_state(indent + 2u);
  INST_iMem.dump_state(indent + 2u);
  INST_pc.dump_state(indent + 2u);
  INST_state.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkTestBenchDecode::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 6u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h83", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "iMem_req_pc___d8", 80u);
  num = INST_cycle.dump_VCD_defs(num);
  num = INST_pc.dump_VCD_defs(num);
  num = INST_state.dump_VCD_defs(num);
  if (levels != 1u)
  {
    unsigned int l = levels == 0u ? 0u : levels - 1u;
    num = INST_iMem.dump_VCD_defs(l);
  }
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkTestBenchDecode::dump_VCD(tVCDDumpType dt,
				     unsigned int levels,
				     MOD_mkTestBenchDecode &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
  if (levels != 1u)
    vcd_submodules(dt, levels - 1u, backing);
}

void MOD_mkTestBenchDecode::vcd_defs(tVCDDumpType dt, MOD_mkTestBenchDecode &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 80u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF__read__h83) != DEF__read__h83)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h83, 32u);
	backing.DEF__read__h83 = DEF__read__h83;
      }
      ++num;
      if ((backing.DEF_iMem_req_pc___d8) != DEF_iMem_req_pc___d8)
      {
	vcd_write_val(sim_hdl, num, DEF_iMem_req_pc___d8, 80u);
	backing.DEF_iMem_req_pc___d8 = DEF_iMem_req_pc___d8;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF__read__h83, 32u);
      backing.DEF__read__h83 = DEF__read__h83;
      vcd_write_val(sim_hdl, num++, DEF_iMem_req_pc___d8, 80u);
      backing.DEF_iMem_req_pc___d8 = DEF_iMem_req_pc___d8;
    }
}

void MOD_mkTestBenchDecode::vcd_prims(tVCDDumpType dt, MOD_mkTestBenchDecode &backing)
{
  INST_cycle.dump_VCD(dt, backing.INST_cycle);
  INST_pc.dump_VCD(dt, backing.INST_pc);
  INST_state.dump_VCD(dt, backing.INST_state);
}

void MOD_mkTestBenchDecode::vcd_submodules(tVCDDumpType dt,
					   unsigned int levels,
					   MOD_mkTestBenchDecode &backing)
{
  INST_iMem.dump_VCD(dt, levels, backing.INST_iMem);
}
