// Seed: 1814879097
module module_0 (
    input  wand id_0,
    output wire id_1,
    input  wor  id_2,
    input  tri0 id_3
);
  supply1 id_5 = 1;
  assign id_5 = 1'b0;
  module_2(
      id_5, id_5, id_5
  ); id_6(
      .id_0(1)
  );
endmodule
module module_1 (
    output supply1 id_0,
    output supply0 id_1,
    input supply1 id_2,
    input tri id_3,
    input wor id_4,
    output tri1 id_5
);
  wire id_7;
  module_0(
      id_3, id_5, id_4, id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
  assign id_3 = !1'h0;
  wire id_5;
endmodule
