Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o E:/xili/AND_OR_INVERTER/AND_OR_INVERTER_isim_beh.exe -prj E:/xili/AND_OR_INVERTER/AND_OR_INVERTER_beh.prj work.AND_OR_INVERTER 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Parsing VHDL file "E:/xili/AND_OR_INVERTER/AND_OR_INVERTER.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture dataflow of entity and_or_inverter
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 VHDL Units
Built simulation executable E:/xili/AND_OR_INVERTER/AND_OR_INVERTER_isim_beh.exe
Fuse Memory Usage: 30084 KB
Fuse CPU Usage: 437 ms
