Classic Timing Analyzer report for amm_latch
Thu May 05 20:33:59 2016
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                       ;
+------------------------------+-------+---------------+-------------+-----------------+-----------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From            ; To              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-----------------+-----------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 8.901 ns    ; y[0]            ; latch_d:L1|Q[4] ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.298 ns    ; latch_d:L1|Q[3] ; tp[3]           ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.349 ns    ; d[1]            ; latch_d:L1|Q[1] ; --         ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;             ;                 ;                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-----------------+-----------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C6        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------+
; tsu                                                                    ;
+-------+--------------+------------+-------+-----------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To              ; To Clock ;
+-------+--------------+------------+-------+-----------------+----------+
; N/A   ; None         ; 8.901 ns   ; y[0]  ; latch_d:L1|Q[4] ; clk      ;
; N/A   ; None         ; 8.896 ns   ; y[0]  ; latch_d:L1|Q[5] ; clk      ;
; N/A   ; None         ; 8.209 ns   ; x[1]  ; latch_d:L1|Q[4] ; clk      ;
; N/A   ; None         ; 8.204 ns   ; x[1]  ; latch_d:L1|Q[5] ; clk      ;
; N/A   ; None         ; 8.021 ns   ; d[0]  ; latch_d:L1|Q[4] ; clk      ;
; N/A   ; None         ; 8.016 ns   ; d[0]  ; latch_d:L1|Q[5] ; clk      ;
; N/A   ; None         ; 8.013 ns   ; y[1]  ; latch_d:L1|Q[4] ; clk      ;
; N/A   ; None         ; 8.008 ns   ; y[1]  ; latch_d:L1|Q[5] ; clk      ;
; N/A   ; None         ; 8.006 ns   ; x[0]  ; latch_d:L1|Q[4] ; clk      ;
; N/A   ; None         ; 8.001 ns   ; x[0]  ; latch_d:L1|Q[5] ; clk      ;
; N/A   ; None         ; 7.873 ns   ; c2[0] ; latch_d:L1|Q[4] ; clk      ;
; N/A   ; None         ; 7.868 ns   ; c2[0] ; latch_d:L1|Q[5] ; clk      ;
; N/A   ; None         ; 7.295 ns   ; c2[1] ; latch_d:L1|Q[4] ; clk      ;
; N/A   ; None         ; 7.290 ns   ; c2[1] ; latch_d:L1|Q[5] ; clk      ;
; N/A   ; None         ; 6.987 ns   ; y[0]  ; latch_d:L1|Q[3] ; clk      ;
; N/A   ; None         ; 6.295 ns   ; x[1]  ; latch_d:L1|Q[3] ; clk      ;
; N/A   ; None         ; 6.275 ns   ; y[0]  ; latch_d:L1|Q[2] ; clk      ;
; N/A   ; None         ; 6.107 ns   ; d[0]  ; latch_d:L1|Q[3] ; clk      ;
; N/A   ; None         ; 6.099 ns   ; y[1]  ; latch_d:L1|Q[3] ; clk      ;
; N/A   ; None         ; 6.092 ns   ; x[0]  ; latch_d:L1|Q[3] ; clk      ;
; N/A   ; None         ; 5.959 ns   ; c2[0] ; latch_d:L1|Q[3] ; clk      ;
; N/A   ; None         ; 5.870 ns   ; c1[1] ; latch_d:L1|Q[5] ; clk      ;
; N/A   ; None         ; 5.862 ns   ; c1[1] ; latch_d:L1|Q[4] ; clk      ;
; N/A   ; None         ; 5.583 ns   ; x[1]  ; latch_d:L1|Q[2] ; clk      ;
; N/A   ; None         ; 5.391 ns   ; d[0]  ; latch_d:L1|Q[2] ; clk      ;
; N/A   ; None         ; 5.388 ns   ; y[0]  ; latch_d:L1|Q[1] ; clk      ;
; N/A   ; None         ; 5.383 ns   ; y[1]  ; latch_d:L1|Q[2] ; clk      ;
; N/A   ; None         ; 5.381 ns   ; c2[1] ; latch_d:L1|Q[3] ; clk      ;
; N/A   ; None         ; 5.376 ns   ; x[0]  ; latch_d:L1|Q[2] ; clk      ;
; N/A   ; None         ; 5.243 ns   ; c2[0] ; latch_d:L1|Q[2] ; clk      ;
; N/A   ; None         ; 4.702 ns   ; d[0]  ; latch_d:L1|Q[1] ; clk      ;
; N/A   ; None         ; 4.698 ns   ; x[1]  ; latch_d:L1|Q[1] ; clk      ;
; N/A   ; None         ; 4.695 ns   ; y[1]  ; latch_d:L1|Q[1] ; clk      ;
; N/A   ; None         ; 4.688 ns   ; x[0]  ; latch_d:L1|Q[1] ; clk      ;
; N/A   ; None         ; 4.680 ns   ; y[0]  ; latch_d:L1|Q[0] ; clk      ;
; N/A   ; None         ; 4.669 ns   ; c2[1] ; latch_d:L1|Q[2] ; clk      ;
; N/A   ; None         ; 4.554 ns   ; c2[0] ; latch_d:L1|Q[1] ; clk      ;
; N/A   ; None         ; 4.019 ns   ; d[0]  ; latch_d:L1|Q[0] ; clk      ;
; N/A   ; None         ; 3.975 ns   ; x[0]  ; latch_d:L1|Q[0] ; clk      ;
; N/A   ; None         ; 3.870 ns   ; c2[0] ; latch_d:L1|Q[0] ; clk      ;
; N/A   ; None         ; 3.818 ns   ; c2[1] ; latch_d:L1|Q[1] ; clk      ;
; N/A   ; None         ; 3.795 ns   ; x[3]  ; latch_d:L1|Q[5] ; clk      ;
; N/A   ; None         ; 3.787 ns   ; x[3]  ; latch_d:L1|Q[4] ; clk      ;
; N/A   ; None         ; 3.694 ns   ; c1[1] ; latch_d:L1|Q[3] ; clk      ;
; N/A   ; None         ; 3.652 ns   ; x[2]  ; latch_d:L1|Q[4] ; clk      ;
; N/A   ; None         ; 3.647 ns   ; x[2]  ; latch_d:L1|Q[5] ; clk      ;
; N/A   ; None         ; 3.198 ns   ; d[1]  ; latch_d:L1|Q[4] ; clk      ;
; N/A   ; None         ; 3.193 ns   ; d[1]  ; latch_d:L1|Q[5] ; clk      ;
; N/A   ; None         ; 2.874 ns   ; c1[0] ; latch_d:L1|Q[4] ; clk      ;
; N/A   ; None         ; 2.869 ns   ; c1[0] ; latch_d:L1|Q[5] ; clk      ;
; N/A   ; None         ; 1.738 ns   ; x[2]  ; latch_d:L1|Q[3] ; clk      ;
; N/A   ; None         ; 1.284 ns   ; d[1]  ; latch_d:L1|Q[3] ; clk      ;
; N/A   ; None         ; 0.982 ns   ; x[2]  ; latch_d:L1|Q[2] ; clk      ;
; N/A   ; None         ; 0.960 ns   ; c1[0] ; latch_d:L1|Q[3] ; clk      ;
; N/A   ; None         ; 0.912 ns   ; x[3]  ; latch_d:L1|Q[3] ; clk      ;
; N/A   ; None         ; 0.568 ns   ; d[1]  ; latch_d:L1|Q[2] ; clk      ;
; N/A   ; None         ; -0.081 ns  ; c1[0] ; latch_d:L1|Q[2] ; clk      ;
; N/A   ; None         ; -0.119 ns  ; d[1]  ; latch_d:L1|Q[1] ; clk      ;
+-------+--------------+------------+-------+-----------------+----------+


+--------------------------------------------------------------------------+
; tco                                                                      ;
+-------+--------------+------------+-----------------+-------+------------+
; Slack ; Required tco ; Actual tco ; From            ; To    ; From Clock ;
+-------+--------------+------------+-----------------+-------+------------+
; N/A   ; None         ; 7.298 ns   ; latch_d:L1|Q[3] ; tp[3] ; clk        ;
; N/A   ; None         ; 7.035 ns   ; latch_d:L1|Q[2] ; tp[2] ; clk        ;
; N/A   ; None         ; 6.848 ns   ; latch_d:L1|Q[1] ; tp[1] ; clk        ;
; N/A   ; None         ; 6.630 ns   ; latch_d:L1|Q[0] ; tp[0] ; clk        ;
; N/A   ; None         ; 6.620 ns   ; latch_d:L1|Q[5] ; tp[5] ; clk        ;
; N/A   ; None         ; 6.390 ns   ; latch_d:L1|Q[4] ; tp[4] ; clk        ;
+-------+--------------+------------+-----------------+-------+------------+


+------------------------------------------------------------------------------+
; th                                                                           ;
+---------------+-------------+-----------+-------+-----------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To              ; To Clock ;
+---------------+-------------+-----------+-------+-----------------+----------+
; N/A           ; None        ; 0.349 ns  ; d[1]  ; latch_d:L1|Q[1] ; clk      ;
; N/A           ; None        ; 0.311 ns  ; c1[0] ; latch_d:L1|Q[2] ; clk      ;
; N/A           ; None        ; 0.130 ns  ; x[3]  ; latch_d:L1|Q[5] ; clk      ;
; N/A           ; None        ; 0.128 ns  ; x[3]  ; latch_d:L1|Q[4] ; clk      ;
; N/A           ; None        ; -0.338 ns ; d[1]  ; latch_d:L1|Q[2] ; clk      ;
; N/A           ; None        ; -0.402 ns ; c1[0] ; latch_d:L1|Q[3] ; clk      ;
; N/A           ; None        ; -0.682 ns ; x[3]  ; latch_d:L1|Q[3] ; clk      ;
; N/A           ; None        ; -0.715 ns ; x[2]  ; latch_d:L1|Q[3] ; clk      ;
; N/A           ; None        ; -0.752 ns ; x[2]  ; latch_d:L1|Q[2] ; clk      ;
; N/A           ; None        ; -1.054 ns ; d[1]  ; latch_d:L1|Q[3] ; clk      ;
; N/A           ; None        ; -1.923 ns ; x[2]  ; latch_d:L1|Q[4] ; clk      ;
; N/A           ; None        ; -1.931 ns ; x[2]  ; latch_d:L1|Q[5] ; clk      ;
; N/A           ; None        ; -2.311 ns ; c1[0] ; latch_d:L1|Q[5] ; clk      ;
; N/A           ; None        ; -2.316 ns ; c1[0] ; latch_d:L1|Q[4] ; clk      ;
; N/A           ; None        ; -2.963 ns ; d[1]  ; latch_d:L1|Q[5] ; clk      ;
; N/A           ; None        ; -2.968 ns ; d[1]  ; latch_d:L1|Q[4] ; clk      ;
; N/A           ; None        ; -3.464 ns ; c1[1] ; latch_d:L1|Q[3] ; clk      ;
; N/A           ; None        ; -3.588 ns ; c2[1] ; latch_d:L1|Q[1] ; clk      ;
; N/A           ; None        ; -3.640 ns ; c2[0] ; latch_d:L1|Q[0] ; clk      ;
; N/A           ; None        ; -3.745 ns ; x[0]  ; latch_d:L1|Q[0] ; clk      ;
; N/A           ; None        ; -3.789 ns ; d[0]  ; latch_d:L1|Q[0] ; clk      ;
; N/A           ; None        ; -4.035 ns ; y[1]  ; latch_d:L1|Q[4] ; clk      ;
; N/A           ; None        ; -4.038 ns ; y[1]  ; latch_d:L1|Q[5] ; clk      ;
; N/A           ; None        ; -4.274 ns ; c2[1] ; latch_d:L1|Q[2] ; clk      ;
; N/A           ; None        ; -4.295 ns ; y[1]  ; latch_d:L1|Q[2] ; clk      ;
; N/A           ; None        ; -4.315 ns ; x[0]  ; latch_d:L1|Q[2] ; clk      ;
; N/A           ; None        ; -4.324 ns ; c2[0] ; latch_d:L1|Q[1] ; clk      ;
; N/A           ; None        ; -4.431 ns ; x[0]  ; latch_d:L1|Q[1] ; clk      ;
; N/A           ; None        ; -4.441 ns ; y[1]  ; latch_d:L1|Q[3] ; clk      ;
; N/A           ; None        ; -4.450 ns ; y[0]  ; latch_d:L1|Q[0] ; clk      ;
; N/A           ; None        ; -4.465 ns ; y[1]  ; latch_d:L1|Q[1] ; clk      ;
; N/A           ; None        ; -4.468 ns ; x[1]  ; latch_d:L1|Q[1] ; clk      ;
; N/A           ; None        ; -4.470 ns ; x[1]  ; latch_d:L1|Q[2] ; clk      ;
; N/A           ; None        ; -4.472 ns ; d[0]  ; latch_d:L1|Q[1] ; clk      ;
; N/A           ; None        ; -4.522 ns ; x[1]  ; latch_d:L1|Q[3] ; clk      ;
; N/A           ; None        ; -4.813 ns ; y[0]  ; latch_d:L1|Q[2] ; clk      ;
; N/A           ; None        ; -4.959 ns ; y[0]  ; latch_d:L1|Q[3] ; clk      ;
; N/A           ; None        ; -4.990 ns ; c2[1] ; latch_d:L1|Q[3] ; clk      ;
; N/A           ; None        ; -5.013 ns ; c2[0] ; latch_d:L1|Q[2] ; clk      ;
; N/A           ; None        ; -5.027 ns ; x[0]  ; latch_d:L1|Q[3] ; clk      ;
; N/A           ; None        ; -5.129 ns ; y[0]  ; latch_d:L1|Q[1] ; clk      ;
; N/A           ; None        ; -5.161 ns ; d[0]  ; latch_d:L1|Q[2] ; clk      ;
; N/A           ; None        ; -5.376 ns ; c1[1] ; latch_d:L1|Q[5] ; clk      ;
; N/A           ; None        ; -5.381 ns ; c1[1] ; latch_d:L1|Q[4] ; clk      ;
; N/A           ; None        ; -5.729 ns ; c2[0] ; latch_d:L1|Q[3] ; clk      ;
; N/A           ; None        ; -5.877 ns ; d[0]  ; latch_d:L1|Q[3] ; clk      ;
; N/A           ; None        ; -6.431 ns ; x[1]  ; latch_d:L1|Q[5] ; clk      ;
; N/A           ; None        ; -6.436 ns ; x[1]  ; latch_d:L1|Q[4] ; clk      ;
; N/A           ; None        ; -6.872 ns ; y[0]  ; latch_d:L1|Q[5] ; clk      ;
; N/A           ; None        ; -6.877 ns ; y[0]  ; latch_d:L1|Q[4] ; clk      ;
; N/A           ; None        ; -6.899 ns ; c2[1] ; latch_d:L1|Q[5] ; clk      ;
; N/A           ; None        ; -6.904 ns ; c2[1] ; latch_d:L1|Q[4] ; clk      ;
; N/A           ; None        ; -6.936 ns ; x[0]  ; latch_d:L1|Q[5] ; clk      ;
; N/A           ; None        ; -6.941 ns ; x[0]  ; latch_d:L1|Q[4] ; clk      ;
; N/A           ; None        ; -7.638 ns ; c2[0] ; latch_d:L1|Q[5] ; clk      ;
; N/A           ; None        ; -7.643 ns ; c2[0] ; latch_d:L1|Q[4] ; clk      ;
; N/A           ; None        ; -7.786 ns ; d[0]  ; latch_d:L1|Q[5] ; clk      ;
; N/A           ; None        ; -7.791 ns ; d[0]  ; latch_d:L1|Q[4] ; clk      ;
+---------------+-------------+-----------+-------+-----------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Thu May 05 20:33:59 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off amm_latch -c amm_latch --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: No valid register-to-register data paths exist for clock "clk"
Info: tsu for register "latch_d:L1|Q[4]" (data pin = "y[0]", clock pin = "clk") is 8.901 ns
    Info: + Longest pin to register delay is 11.296 ns
        Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_58; Fanout = 8; PIN Node = 'y[0]'
        Info: 2: + IC(5.693 ns) + CELL(0.438 ns) = 6.971 ns; Loc. = LCCOMB_X20_Y6_N8; Fanout = 1; COMB Node = 'add_mm:amm1|ab0[1]'
        Info: 3: + IC(0.447 ns) + CELL(0.437 ns) = 7.855 ns; Loc. = LCCOMB_X20_Y6_N10; Fanout = 2; COMB Node = 'add_mm:amm1|full_adder_test:fa2|ca~0'
        Info: 4: + IC(0.274 ns) + CELL(0.438 ns) = 8.567 ns; Loc. = LCCOMB_X20_Y6_N6; Fanout = 2; COMB Node = 'add_mm:amm1|full_adder_test:fa6|ca~0'
        Info: 5: + IC(0.273 ns) + CELL(0.438 ns) = 9.278 ns; Loc. = LCCOMB_X20_Y6_N4; Fanout = 2; COMB Node = 'add_mm:amm1|full_adder_test:fa7|ca~0'
        Info: 6: + IC(1.496 ns) + CELL(0.438 ns) = 11.212 ns; Loc. = LCCOMB_X9_Y3_N16; Fanout = 1; COMB Node = 'add_mm:amm1|full_adder_test:fa8|sum~0'
        Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 11.296 ns; Loc. = LCFF_X9_Y3_N17; Fanout = 1; REG Node = 'latch_d:L1|Q[4]'
        Info: Total cell delay = 3.113 ns ( 27.56 % )
        Info: Total interconnect delay = 8.183 ns ( 72.44 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.359 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 6; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.711 ns) + CELL(0.537 ns) = 2.359 ns; Loc. = LCFF_X9_Y3_N17; Fanout = 1; REG Node = 'latch_d:L1|Q[4]'
        Info: Total cell delay = 1.526 ns ( 64.69 % )
        Info: Total interconnect delay = 0.833 ns ( 35.31 % )
Info: tco from clock "clk" to destination pin "tp[3]" through register "latch_d:L1|Q[3]" is 7.298 ns
    Info: + Longest clock path from clock "clk" to source register is 2.341 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 6; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.693 ns) + CELL(0.537 ns) = 2.341 ns; Loc. = LCFF_X20_Y6_N15; Fanout = 1; REG Node = 'latch_d:L1|Q[3]'
        Info: Total cell delay = 1.526 ns ( 65.19 % )
        Info: Total interconnect delay = 0.815 ns ( 34.81 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 4.707 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y6_N15; Fanout = 1; REG Node = 'latch_d:L1|Q[3]'
        Info: 2: + IC(2.065 ns) + CELL(2.642 ns) = 4.707 ns; Loc. = PIN_24; Fanout = 0; PIN Node = 'tp[3]'
        Info: Total cell delay = 2.642 ns ( 56.13 % )
        Info: Total interconnect delay = 2.065 ns ( 43.87 % )
Info: th for register "latch_d:L1|Q[1]" (data pin = "d[1]", clock pin = "clk") is 0.349 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.341 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 6; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.693 ns) + CELL(0.537 ns) = 2.341 ns; Loc. = LCFF_X20_Y6_N19; Fanout = 1; REG Node = 'latch_d:L1|Q[1]'
        Info: Total cell delay = 1.526 ns ( 65.19 % )
        Info: Total interconnect delay = 0.815 ns ( 34.81 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.258 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_88; Fanout = 2; PIN Node = 'd[1]'
        Info: 2: + IC(1.025 ns) + CELL(0.150 ns) = 2.174 ns; Loc. = LCCOMB_X20_Y6_N18; Fanout = 1; COMB Node = 'add_mm:amm1|full_adder_test:fa5|sum'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.258 ns; Loc. = LCFF_X20_Y6_N19; Fanout = 1; REG Node = 'latch_d:L1|Q[1]'
        Info: Total cell delay = 1.233 ns ( 54.61 % )
        Info: Total interconnect delay = 1.025 ns ( 45.39 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 186 megabytes
    Info: Processing ended: Thu May 05 20:33:59 2016
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


