#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Oct 22 14:09:26 2019
# Process ID: 4029
# Current directory: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2
# Command line: vivado
# Log file: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/vivado.log
# Journal file: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/disk/scratch/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'rv32im_alu_0' is locked:
* IP definition 'rv32im_alu_v1_0 (1.0)' for IP 'rv32im_alu_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 6526.230 ; gain = 159.141 ; free physical = 5089 ; free virtual = 21431
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 6726.945 ; gain = 0.004 ; free physical = 5024 ; free virtual = 21410
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Oct 22 14:34:08 2019. For additional details about this file, please refer to the WebTalk help file at /disk/scratch/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 22 14:34:08 2019...
run_program: Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 6728.945 ; gain = 0.000 ; free physical = 4718 ; free virtual = 21371
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     203 12.0 0x00000004             sp <= 00003000
     207  8.0 0x00000008             sp <= 00002ffc
     208  4.5 0x0000000c             ra <= 00000010
     213  4.6 0x00000014             sp <= 00002fd4
     217  4.5 0x00000018             a5 <= 00002fd4
     218  4.0 0x0000001c             a4 <= 0000038f
     222  4.0 0x00000020               mem[00000fd4] <= 0000038f
     223  3.4 0x00000024             a1 <= 0000000a
     224  3.1 0x00000028             t1 <= 00000000
     225  3.0 0x0000002c             fp <= 000004d2
     226  2.8 0x00000030             s1 <= 00000224
     227  2.7 0x00000034             s2 <= 00001000
     231  2.8 0x00000038             s2 <= 00000911
     232  2.6 0x0000003c             s3 <= 000003b4
     233  2.5 0x00000040             s4 <= 00000306
     234  2.5 0x00000044             s5 <= 000001b0
     235  2.4 0x00000048             fp <= 00136864
     236  2.3 0x0000004c             s1 <= 002192f4
     237  2.2 0x00000050             s2 <= 000b3238
     238  2.2 0x00000054             s3 <= 00051a20
     239  2.1 0x00000058             s4 <= 00000000
     240  2.1 0x0000005c             s5 <= 00000000
     241  2.0 0x00000060             fp <= 0034fb58
     245  2.1 0x00000064             s2 <= ffd636e0
     246  2.1 0x00000068             s3 <= 0031e178
     247  2.0 0x0000006c             s4 <= 0034fb58
     248  2.0 0x00000070             s5 <= ffcb04a8
     249  2.0 0x00000074             fp <= 00568e4c
     253  2.0 0x00000078             s2 <= 0080576c
     254  2.0 0x0000007c             s3 <= 00676f34
     255  1.9 0x00000080             s4 <= 008b89a4
     256  1.9 0x00000084             s5 <= 008b89a4
     257  1.9 0x00000088             fp <= 0000038f
     261  1.9 0x0000008c             s2 <= 008053dd
     262  1.9 0x00000090             s3 <= 00676cbb
     263  1.9 0x00000094             s4 <= 008b8d33
     264  1.9 0x00000098             s5 <= 008b8615
     265  1.8 0x0000009c             fp <= 0000038f
     269  1.9 0x000000a0             s2 <= ff7fafb2
     270  1.9 0x000000a4             s3 <= 00676f34
     271  1.8 0x000000a8             s4 <= 008b90c2
     272  1.8 0x000000ac             s5 <= ff747d7a
     273  1.8 0x000000b0             fp <= 00219683
     277  1.8 0x000000b4             fp <= 00a1e6d1
     281  1.9 0x000000b8             s3 <= 00c689e5
     282  1.9 0x000000bc             s6 <= 00c379c5
     286  1.9 0x000000c0             s6 <= 0143ca13
     290  2.0 0x000000c4             s3 <= 018543f6
     291  1.9 0x000000c8             fp <= 00c379c5
     295  2.0 0x000000cc             fp <= 0143ca13
     299  2.0 0x000000d0             fp <= 01cf5ad5
     303  2.0 0x000000d4             s3 <= 004a1923
     304  2.0 0x000000d8             fp <= 01f0edc9
     308  2.1 0x000000dc             fp <= 02713e17
     312  2.1 0x000000e0             fp <= 02fcced9
     316  2.1 0x000000e4             s3 <= 02b6d7fa
     317  2.1 0x000000e8             s4 <= 0000038f
     321  2.1 0x000000ec             s1 <= 00219683
     322  2.1 0x000000f0             s2 <= ff7fac23
     323  2.1 0x000000f4             s3 <= 02b6d475
     324  2.1 0x000000f8             s4 <= 0000038f
     328  2.1 0x000000fc             s1 <= 00219a12
     329  2.1 0x00000100             s2 <= 0080576c
     330  2.1 0x00000104             s3 <= 02b6d7fa
     331  2.0 0x00000108             s5 <= 0000038f
     332  2.0 0x0000010c             t0 <= 00000000
     335  2.0 0x00000110             s1 <= 00219da1
     336  2.0 0x00000114             s2 <= 008053dd
     337  2.0 0x00000118             s3 <= 02b6d475
     338  2.0 0x0000011c             s5 <= 0000038f
     339  2.0 0x00000120             t0 <= 00000000
     342  2.0 0x00000124             s1 <= 0021a130
     343  2.0 0x00000128             s2 <= ff7fafb2
     344  2.0 0x0000012c             s3 <= 02b6d7fa
     345  2.0 0x00000130             t1 <= 00000001
     349  2.0 0x00000134               
     354  2.0 0x00000048             fp <= db61e360
     355  2.0 0x0000004c             s1 <= 0bcc11d4
     356  2.0 0x00000050             s2 <= a8aa92a6
     357  2.0 0x00000054             s3 <= 000ca9e1
     358  2.0 0x00000058             s4 <= 803c199d
     359  2.0 0x0000005c             s5 <= 67cda020
     360  1.9 0x00000060             fp <= e72df534
     364  2.0 0x00000064             s2 <= c17c9d72
     365  2.0 0x00000068             s3 <= e7215cd5
     366  1.9 0x0000006c             s4 <= 676a0ed1
     367  1.9 0x00000070             s5 <= 809faaec
     368  1.9 0x00000074             fp <= f2fa0708
     372  1.9 0x00000078             s2 <= 317d6996
     373  1.9 0x0000007c             s3 <= 15db5bdd
     374  1.9 0x00000080             s4 <= 5a6415d9
     375  1.9 0x00000084             s5 <= 725a5c1c
     376  1.9 0x00000088             fp <= 0000038f
     380  1.9 0x0000008c             s2 <= 317d6607
     381  1.9 0x00000090             s3 <= 15db5852
     382  1.9 0x00000094             s4 <= 5a641968
     383  1.9 0x00000098             s5 <= 725a588d
     384  1.9 0x0000009c             fp <= 0000038f
     388  1.9 0x000000a0             s2 <= ce829d88
     389  1.9 0x000000a4             s3 <= 15db5bdd
     390  1.9 0x000000a8             s4 <= 5a641cf7
     391  1.9 0x000000ac             s5 <= 8da5ab02
     392  1.9 0x000000b0             fp <= 0bcc1563
     396  1.9 0x000000b4             fp <= 3d4977db
     400  1.9 0x000000b8             s3 <= 28922c06
     401  1.9 0x000000bc             s6 <= 491589af
     405  1.9 0x000000c0             s6 <= 7a92ec27
     409  1.9 0x000000c4             s3 <= 5200c021
     410  1.9 0x000000c8             fp <= 491589af
     414  1.9 0x000000cc             fp <= 7a92ec27
     418  2.0 0x000000d0             fp <= d4f7091e
     422  2.0 0x000000d4             s3 <= 86f7c93f
     423  2.0 0x000000d8             fp <= e0c31af2
     427  2.0 0x000000dc             fp <= 12407d6a
     431  2.0 0x000000e0             fp <= 6ca49a61
     435  2.0 0x000000e4             s3 <= ea53535e
     436  2.0 0x000000e8             s4 <= 0000038f
     440  2.0 0x000000ec             s1 <= 0bcc1563
     441  2.0 0x000000f0             s2 <= ce8299f9
     442  2.0 0x000000f4             s3 <= ea5350d1
     443  2.0 0x000000f8             s4 <= 0000038f
     447  2.0 0x000000fc             s1 <= 0bcc18f2
     448  2.0 0x00000100             s2 <= 317d6996
     449  2.0 0x00000104             s3 <= ea53535e
     450  2.0 0x00000108             s5 <= 0000038f
     451  2.0 0x0000010c             t0 <= 00000000
     454  2.0 0x00000110             s1 <= 0bcc1c81
     455  2.0 0x00000114             s2 <= 317d6607
     456  2.0 0x00000118             s3 <= ea5350d1
     457  2.0 0x0000011c             s5 <= 0000038f
     458  2.0 0x00000120             t0 <= 00000000
     461  2.0 0x00000124             s1 <= 0bcc2010
     462  2.0 0x00000128             s2 <= ce829d88
     463  1.9 0x0000012c             s3 <= ea53535e
     464  1.9 0x00000130             t1 <= 00000002
     468  2.0 0x00000134               
     469  1.9 0x00000048             fp <= 9c3ad880
     470  1.9 0x0000004c             s1 <= 9020eff0
     471  1.9 0x00000050             s2 <= de85ab82
     472  1.9 0x00000054             s3 <= 000ca9e1
     473  1.9 0x00000058             s4 <= 30d65ec9
     474  1.9 0x0000005c             s5 <= 858cfb80
     475  1.9 0x00000060             fp <= 2c5bc870
     479  1.9 0x00000064             s2 <= b229e312
     480  1.9 0x00000068             s3 <= 2c576191
     481  1.9 0x0000006c             s4 <= 5d322739
     482  1.9 0x00000070             s5 <= 59313310
     483  1.9 0x00000074             fp <= bc7cb860
     487  1.9 0x00000078             s2 <= 0a52d54e
     488  1.9 0x0000007c             s3 <= 902bd9f1
     489  1.9 0x00000080             s4 <= 19aedf99
     490  1.9 0x00000084             s5 <= 634b8550
     491  1.9 0x00000088             fp <= 0000038f
     495  1.9 0x0000008c             s2 <= 0a52d1bf
     496  1.9 0x00000090             s3 <= 902bda7e
     497  1.9 0x00000094             s4 <= 19aee328
     498  1.9 0x00000098             s5 <= 634b81c1
     499  1.9 0x0000009c             fp <= 0000038f
     503  1.9 0x000000a0             s2 <= f5ad31d0
     504  1.9 0x000000a4             s3 <= 902bd9f1
     505  1.9 0x000000a8             s4 <= 19aee6b7
     506  1.9 0x000000ac             s5 <= 9cb481ce
     507  1.9 0x000000b0             fp <= 9020f37f
     511  1.9 0x000000b4             fp <= 9a73c1af
     515  1.9 0x000000b8             s3 <= 0a58185e
     516  1.9 0x000000bc             s6 <= 2a94b19f
     520  1.9 0x000000c0             s6 <= 34e77fcf
     524  1.9 0x000000c4             s3 <= 3ebf6791
     525  1.9 0x000000c8             fp <= 2a94b19f
     529  1.9 0x000000cc             fp <= 34e77fcf
     533  1.9 0x000000d0             fp <= 4e966686
     537  1.9 0x000000d4             s3 <= 70290117
     538  1.9 0x000000d8             fp <= deb75676
     542  1.9 0x000000dc             fp <= e90a24a6
     546  2.0 0x000000e0             fp <= 02b90b5d
     550  2.0 0x000000e4             s3 <= 72900a4a
     551  2.0 0x000000e8             s4 <= 0000038f
     555  2.0 0x000000ec             s1 <= 9020f37f
     556  2.0 0x000000f0             s2 <= f5ad2e41
     557  2.0 0x000000f4             s3 <= 729009c5
     558  2.0 0x000000f8             s4 <= 0000038f
     562  2.0 0x000000fc             s1 <= 9020f70e
     563  2.0 0x00000100             s2 <= 0a52d54e
     564  2.0 0x00000104             s3 <= 72900a4a
     565  1.9 0x00000108             s5 <= 0000038f
     566  1.9 0x0000010c             t0 <= 00000000
     569  1.9 0x00000110             s1 <= 9020fa9d
     570  1.9 0x00000114             s2 <= 0a52d1bf
     571  1.9 0x00000118             s3 <= 729009c5
     572  1.9 0x0000011c             s5 <= 0000038f
     573  1.9 0x00000120             t0 <= 00000000
     576  1.9 0x00000124             s1 <= 9020fe2c
     577  1.9 0x00000128             s2 <= f5ad31d0
     578  1.9 0x0000012c             s3 <= 72900a4a
     579  1.9 0x00000130             t1 <= 00000003
     583  1.9 0x00000134               
     584  1.9 0x00000048             fp <= 4b30efc0
     585  1.9 0x0000004c             s1 <= 6d028620
     586  1.9 0x00000050             s2 <= ae949d56
     587  1.9 0x00000054             s3 <= 000ca9e1
     588  1.9 0x00000058             s4 <= 43cfd1a1
     589  1.9 0x0000005c             s5 <= 69c21c40
     590  1.9 0x00000060             fp <= b83375e0
     594  1.9 0x00000064             s2 <= f6612776
     595  1.9 0x00000068             s3 <= b83fdc01
     596  1.9 0x0000006c             s4 <= fc034781
     597  1.9 0x00000070             s5 <= b18ea660
     598  1.9 0x00000074             fp <= 2535fc00
     602  1.9 0x00000078             s2 <= 2ed4d48a
     603  1.9 0x0000007c             s3 <= 9d0a2001
     604  1.9 0x00000080             s4 <= 21394381
     605  1.9 0x00000084             s5 <= 73a755a0
     606  1.9 0x00000088             fp <= 0000038f
     610  1.9 0x0000008c             s2 <= 2ed4d0fb
     611  1.9 0x00000090             s3 <= 9d0a238e
     612  1.9 0x00000094             s4 <= 21394710
     613  1.9 0x00000098             s5 <= 73a75211
     614  1.9 0x0000009c             fp <= 0000038f
     618  1.9 0x000000a0             s2 <= d12b3294
     619  1.9 0x000000a4             s3 <= 9d0a2001
     620  1.9 0x000000a8             s4 <= 21394a9f
     621  1.9 0x000000ac             s5 <= 8c58b17e
     622  1.9 0x000000b0             fp <= 6d0289af
     626  1.9 0x000000b4             fp <= 9bd7571b
     630  1.9 0x000000b8             s3 <= 06dd771a
     631  1.9 0x000000bc             s6 <= 08d9dd3b
     635  1.9 0x000000c0             s6 <= 37aeaaa7
     639  1.9 0x000000c4             s3 <= 3173ddbd
     640  1.9 0x000000c8             fp <= 08d9dd3b
     644  1.9 0x000000cc             fp <= 37aeaaa7
     648  1.9 0x000000d0             fp <= 58e7f546
     652  1.9 0x000000d4             s3 <= 699428fb
     653  1.9 0x000000d8             fp <= c5ea7b66
     657  1.9 0x000000dc             fp <= f4bf48d2
     661  1.9 0x000000e0             fp <= 15f89371
     665  1.9 0x000000e4             s3 <= 7c6cbb8a
     666  1.9 0x000000e8             s4 <= 0000038f
     670  1.9 0x000000ec             s1 <= 6d0289af
     671  1.9 0x000000f0             s2 <= d12b2f05
     672  1.9 0x000000f4             s3 <= 7c6cb805
     673  1.9 0x000000f8             s4 <= 0000038f
     677  1.9 0x000000fc             s1 <= 6d028d3e
     678  1.9 0x00000100             s2 <= 2ed4d48a
     679  1.9 0x00000104             s3 <= 7c6cbb8a
     680  1.9 0x00000108             s5 <= 0000038f
     681  1.9 0x0000010c             t0 <= 00000000
     684  1.9 0x00000110             s1 <= 6d0290cd
     685  1.9 0x00000114             s2 <= 2ed4d0fb
     686  1.9 0x00000118             s3 <= 7c6cb805
     687  1.9 0x0000011c             s5 <= 0000038f
     688  1.9 0x00000120             t0 <= 00000000
     691  1.9 0x00000124             s1 <= 6d02945c
     692  1.9 0x00000128             s2 <= d12b3294
     693  1.9 0x0000012c             s3 <= 7c6cbb8a
     694  1.9 0x00000130             t1 <= 00000004
     698  1.9 0x00000134               
     699  1.9 0x00000048             fp <= 8debbd30
     700  1.9 0x0000004c             s1 <= 55ab5fc8
     701  1.9 0x00000050             s2 <= c6ef6016
     702  1.9 0x00000054             s3 <= 000ca9e1
     703  1.9 0x00000058             s4 <= 26914849
     704  1.9 0x0000005c             s5 <= 070a4a50
     705  1.9 0x00000060             fp <= e3971cf8
     709  1.9 0x00000064             s2 <= e358431e
     710  1.9 0x00000068             s3 <= e39bb519
     711  1.9 0x0000006c             s4 <= 0a286541
     712  1.9 0x00000070             s5 <= 23732d58
     713  1.9 0x00000074             fp <= 39427cc0
     717  1.9 0x00000078             s2 <= 55ea39a2
     718  1.9 0x0000007c             s3 <= dad9c9d9
     719  1.9 0x00000080             s4 <= 436ae201
     720  1.9 0x00000084             s5 <= 15cf4f68
     721  1.9 0x00000088             fp <= 0000038f
     725  1.9 0x0000008c             s2 <= 55ea3613
     726  1.9 0x00000090             s3 <= dad9ca56
     727  1.9 0x00000094             s4 <= 436ae590
     728  1.9 0x00000098             s5 <= 15cf4bd9
     729  1.9 0x0000009c             fp <= 0000038f
     733  1.9 0x000000a0             s2 <= aa15cd7c
     734  1.9 0x000000a4             s3 <= dad9c9d9
     735  1.9 0x000000a8             s4 <= 436ae91f
     736  1.9 0x000000ac             s5 <= ea30b7b6
     737  1.9 0x000000b0             fp <= 55ab6357
     741  1.9 0x000000b4             fp <= ab9595db
     745  1.9 0x000000b8             s3 <= 714c5c02
     746  1.9 0x000000bc             s6 <= 0140f5a3
     750  1.9 0x000000c0             s6 <= 572b2827
     754  1.9 0x000000c4             s3 <= 26677425
     755  1.9 0x000000c8             fp <= 0140f5a3
     759  1.9 0x000000cc             fp <= 572b2827
     763  1.9 0x000000d0             fp <= 9a961146
     767  1.9 0x000000d4             s3 <= bcf16563
     768  1.9 0x000000d8             fp <= f041710e
     772  1.9 0x000000dc             fp <= 462ba392
     776  1.9 0x000000e0             fp <= 89968cb1
     780  1.9 0x000000e4             s3 <= 3567e9d2
     781  1.9 0x000000e8             s4 <= 0000038f
     785  1.9 0x000000ec             s1 <= 55ab6357
     786  1.9 0x000000f0             s2 <= aa15c9ed
     787  1.9 0x000000f4             s3 <= 3567ea5d
     788  1.9 0x000000f8             s4 <= 0000038f
     792  1.9 0x000000fc             s1 <= 55ab66e6
     793  1.9 0x00000100             s2 <= 55ea39a2
     794  1.9 0x00000104             s3 <= 3567e9d2
     795  1.9 0x00000108             s5 <= 0000038f
     796  1.9 0x0000010c             t0 <= 00000000
     799  1.9 0x00000110             s1 <= 55ab6a75
     800  1.9 0x00000114             s2 <= 55ea3613
     801  1.9 0x00000118             s3 <= 3567ea5d
     802  1.9 0x0000011c             s5 <= 0000038f
     803  1.9 0x00000120             t0 <= 00000000
     806  1.9 0x00000124             s1 <= 55ab6e04
     807  1.9 0x00000128             s2 <= aa15cd7c
     808  1.9 0x0000012c             s3 <= 3567e9d2
     809  1.9 0x00000130             t1 <= 00000005
     813  1.9 0x00000134               
     814  1.9 0x00000048             fp <= 74767df0
     815  1.9 0x0000004c             s1 <= b6cc6bb8
     816  1.9 0x00000050             s2 <= 0cc9124e
     817  1.9 0x00000054             s3 <= 000ca9e1
     818  1.9 0x00000058             s4 <= 3293e2c9
     819  1.9 0x0000005c             s5 <= f90aaf90
     820  1.9 0x00000060             fp <= 2b42e9a8
     824  1.9 0x00000064             s2 <= e18628a6
     825  1.9 0x00000068             s3 <= 2b4e4049
     826  1.9 0x0000006c             s4 <= 5dd6cc71
     827  1.9 0x00000070             s5 <= cdc7c5e8
     828  1.9 0x00000074             fp <= e20f5560
     832  1.9 0x00000078             s2 <= 00892cba
     833  1.9 0x0000007c             s3 <= c9411529
     834  1.9 0x00000080             s4 <= 3fe621d1
     835  1.9 0x00000084             s5 <= 14478f78
     836  1.9 0x00000088             fp <= 0000038f
     840  1.9 0x0000008c             s2 <= 0089292b
     841  1.9 0x00000090             s3 <= c94116a6
     842  1.9 0x00000094             s4 <= 3fe62560
     843  1.9 0x00000098             s5 <= 14478be9
     844  1.9 0x0000009c             fp <= 0000038f
     848  1.9 0x000000a0             s2 <= ff76da64
     849  1.9 0x000000a4             s3 <= c9411529
     850  1.9 0x000000a8             s4 <= 3fe628ef
     851  1.9 0x000000ac             s5 <= ebb877a6
     852  1.9 0x000000b0             fp <= b6cc6f47
     856  1.9 0x000000b4             fp <= b75594e3
     860  1.9 0x000000b8             s3 <= 7e1481ca
     861  1.9 0x000000bc             s6 <= 6e22009b
     865  1.9 0x000000c0             s6 <= 6eab2637
     869  1.9 0x000000c4             s3 <= 10bfa7fd
     870  1.9 0x000000c8             fp <= 6e22009b
     874  1.9 0x000000cc             fp <= 6eab2637
     878  1.9 0x000000d0             fp <= ae914f26
     882  1.9 0x000000d4             s3 <= be2ee8db
     883  1.9 0x000000d8             fp <= 655dbade
     887  1.9 0x000000dc             fp <= 65e6e07a
     891  1.9 0x000000e0             fp <= a5cd0969
     895  1.9 0x000000e4             s3 <= 1be3e1b2
     896  1.9 0x000000e8             s4 <= 0000038f
     900  1.9 0x000000ec             s1 <= b6cc6f47
     901  1.9 0x000000f0             s2 <= ff76d6d5
     902  1.9 0x000000f4             s3 <= 1be3e23d
     903  1.9 0x000000f8             s4 <= 0000038f
     907  1.9 0x000000fc             s1 <= b6cc72d6
     908  1.9 0x00000100             s2 <= 00892cba
     909  1.9 0x00000104             s3 <= 1be3e1b2
     910  1.9 0x00000108             s5 <= 0000038f
     911  1.9 0x0000010c             t0 <= 00000000
     914  1.9 0x00000110             s1 <= b6cc7665
     915  1.9 0x00000114             s2 <= 0089292b
     916  1.9 0x00000118             s3 <= 1be3e23d
     917  1.9 0x0000011c             s5 <= 0000038f
     918  1.9 0x00000120             t0 <= 00000000
     921  1.9 0x00000124             s1 <= b6cc79f4
     922  1.9 0x00000128             s2 <= ff76da64
     923  1.9 0x0000012c             s3 <= 1be3e1b2
     924  1.9 0x00000130             t1 <= 00000006
     928  1.9 0x00000134               
     929  1.9 0x00000048             fp <= ca316b50
     930  1.9 0x0000004c             s1 <= 4941bd88
     931  1.9 0x00000050             s2 <= 3ff0286e
     932  1.9 0x00000054             s3 <= 000ca9e1
     933  1.9 0x00000058             s4 <= d30cfdb9
     934  1.9 0x0000005c             s5 <= d4fbee30
     935  1.9 0x00000060             fp <= 137328d8
     939  1.9 0x00000064             s2 <= 2c7cff96
     940  1.9 0x00000068             s3 <= 137f8139
     941  1.9 0x0000006c             s4 <= e6802691
     942  1.9 0x00000070             s5 <= c188c558
     943  1.9 0x00000074             fp <= 5cb4e660
     947  1.9 0x00000078             s2 <= 3037e6ca
     948  1.9 0x0000007c             s3 <= 4fcb6759
     949  1.9 0x00000080             s4 <= 43350cf1
     950  1.9 0x00000084             s5 <= 9b2c2108
     951  1.9 0x00000088             fp <= 0000038f
     955  1.9 0x0000008c             s2 <= 3037e33b
     956  1.9 0x00000090             s3 <= 4fcb64d6
     957  1.9 0x00000094             s4 <= 43351080
     958  1.9 0x00000098             s5 <= 9b2c1d79
     959  1.9 0x0000009c             fp <= 0000038f
     963  1.9 0x000000a0             s2 <= cfc82054
     964  1.9 0x000000a4             s3 <= 4fcb6759
     965  1.9 0x000000a8             s4 <= 4335140f
     966  1.9 0x000000ac             s5 <= 64d3e616
     967  1.9 0x000000b0             fp <= 4941c117
     971  1.9 0x000000b4             fp <= 7979a0c3
     975  1.9 0x000000b8             s3 <= 36b2c79a
     976  1.9 0x000000bc             s6 <= c2bb5e4b
     980  1.9 0x000000c0             s6 <= f2f33df7
     984  1.9 0x000000c4             s3 <= c441fa6d
     985  1.9 0x000000c8             fp <= c2bb5e4b
     989  1.9 0x000000cc             fp <= f2f33df7
     993  1.9 0x000000d0             fp <= 36285206
     997  1.9 0x000000d4             s3 <= f269a86b
     998  1.9 0x000000d8             fp <= 7f6a0f8e
    1002  1.9 0x000000dc             fp <= afa1ef3a
    1006  1.9 0x000000e0             fp <= f2d70349
    1010  1.9 0x000000e4             s3 <= 00beab22
    1011  1.9 0x000000e8             s4 <= 0000038f
    1015  1.9 0x000000ec             s1 <= 4941c117
    1016  1.9 0x000000f0             s2 <= cfc81cc5
    1017  1.9 0x000000f4             s3 <= 00bea8ad
    1018  1.9 0x000000f8             s4 <= 0000038f
    1022  1.9 0x000000fc             s1 <= 4941c4a6
    1023  1.9 0x00000100             s2 <= 3037e6ca
    1024  1.9 0x00000104             s3 <= 00beab22
    1025  1.9 0x00000108             s5 <= 0000038f
    1026  1.9 0x0000010c             t0 <= 00000000
    1029  1.9 0x00000110             s1 <= 4941c835
    1030  1.9 0x00000114             s2 <= 3037e33b
    1031  1.9 0x00000118             s3 <= 00bea8ad
    1032  1.9 0x0000011c             s5 <= 0000038f
    1033  1.9 0x00000120             t0 <= 00000000
    1036  1.9 0x00000124             s1 <= 4941cbc4
    1037  1.9 0x00000128             s2 <= cfc82054
    1038  1.9 0x0000012c             s3 <= 00beab22
    1039  1.9 0x00000130             t1 <= 00000007
    1043  1.9 0x00000134               
    1044  1.9 0x00000048             fp <= f02f5c50
    1045  1.9 0x0000004c             s1 <= 44846728
    1046  1.9 0x00000050             s2 <= a682fdfe
    1047  1.9 0x00000054             s3 <= 000ca9e1
    1048  1.9 0x00000058             s4 <= 8f9981f9
    1049  1.9 0x0000005c             s5 <= 46a12130
    1050  1.9 0x00000060             fp <= 34b3c378
    1054  1.9 0x00000064             s2 <= 71cf3a86
    1055  1.9 0x00000068             s3 <= 34bf6a99
    1056  1.9 0x0000006c             s4 <= c44d4571
    1057  1.9 0x00000070             s5 <= 11ed5db8
    1058  1.9 0x00000074             fp <= 79382aa0
    1062  1.9 0x00000078             s2 <= 0768f01a
    1063  1.9 0x0000007c             s3 <= 4d874039
    1064  1.9 0x00000080             s4 <= 3d857011
    1065  1.9 0x00000084             s5 <= 674acce8
    1066  1.9 0x00000088             fp <= 0000038f
    1070  1.9 0x0000008c             s2 <= 0768ec8b
    1071  1.9 0x00000090             s3 <= 4d8743b6
    1072  1.9 0x00000094             s4 <= 3d8573a0
    1073  1.9 0x00000098             s5 <= 674ac959
    1074  1.9 0x0000009c             fp <= 0000038f
    1078  1.9 0x000000a0             s2 <= f8971704
    1079  1.9 0x000000a4             s3 <= 4d874039
    1080  1.9 0x000000a8             s4 <= 3d85772f
    1081  1.9 0x000000ac             s5 <= 98b53a36
    1082  1.9 0x000000b0             fp <= 44846ab7
    1086  1.9 0x000000b4             fp <= 4bed53b3
    1090  1.9 0x000000b8             s3 <= 066a138a
    1091  1.9 0x000000bc             s6 <= 9071badb
    1095  1.9 0x000000c0             s6 <= 97daa3d7
    1099  1.9 0x000000c4             s3 <= 91b0b05d
    1100  1.9 0x000000c8             fp <= 9071badb
    1104  1.9 0x000000cc             fp <= 97daa3d7
    1108  1.9 0x000000d0             fp <= d5601b06
    1112  1.9 0x000000d4             s3 <= 44d0ab5b
    1113  1.9 0x000000d8             fp <= 19e4822e
    1117  1.9 0x000000dc             fp <= 214d6b2a
    1121  1.9 0x000000e0             fp <= 5ed2e259
    1125  1.9 0x000000e4             s3 <= 1a024902
    1126  1.9 0x000000e8             s4 <= 0000038f
    1130  1.9 0x000000ec             s1 <= 44846ab7
    1131  1.9 0x000000f0             s2 <= f8971375
    1132  1.9 0x000000f4             s3 <= 1a024a8d
    1133  1.9 0x000000f8             s4 <= 0000038f
    1137  1.9 0x000000fc             s1 <= 44846e46
    1138  1.9 0x00000100             s2 <= 0768f01a
    1139  1.9 0x00000104             s3 <= 1a024902
    1140  1.9 0x00000108             s5 <= 0000038f
    1141  1.9 0x0000010c             t0 <= 00000000
    1144  1.9 0x00000110             s1 <= 448471d5
    1145  1.9 0x00000114             s2 <= 0768ec8b
    1146  1.9 0x00000118             s3 <= 1a024a8d
    1147  1.9 0x0000011c             s5 <= 0000038f
    1148  1.9 0x00000120             t0 <= 00000000
    1151  1.9 0x00000124             s1 <= 44847564
    1152  1.9 0x00000128             s2 <= f8971704
    1153  1.9 0x0000012c             s3 <= 1a024902
    1154  1.9 0x00000130             t1 <= 00000008
    1158  1.9 0x00000134               
    1159  1.9 0x00000048             fp <= 1699d190
    1160  1.9 0x0000004c             s1 <= 9cc65208
    1161  1.9 0x00000050             s2 <= 8e21ce1e
    1162  1.9 0x00000054             s3 <= 000ca9e1
    1163  1.9 0x00000058             s4 <= 630d0a19
    1164  1.9 0x0000005c             s5 <= 503daff0
    1165  1.9 0x00000060             fp <= b3602398
    1169  1.9 0x00000064             s2 <= dac1aa86
    1170  1.9 0x00000068             s3 <= b36c8a79
    1171  1.9 0x0000006c             s4 <= 166d2db1
    1172  1.9 0x00000070             s5 <= 9cdd8c58
    1173  1.9 0x00000074             fp <= 502675a0
    1177  1.9 0x00000078             s2 <= 7564cb1a
    1178  1.9 0x0000007c             s3 <= e34affd9
    1179  1.9 0x00000080             s4 <= 6693a351
    1180  1.9 0x00000084             s5 <= b348e948
    1181  1.9 0x00000088             fp <= 0000038f
    1185  1.9 0x0000008c             s2 <= 7564c78b
    1186  1.9 0x00000090             s3 <= e34afc56
    1187  1.9 0x00000094             s4 <= 6693a6e0
    1188  1.9 0x00000098             s5 <= b348e5b9
    1189  1.9 0x0000009c             fp <= 0000038f
    1193  1.9 0x000000a0             s2 <= 8a9b3c04
    1194  1.9 0x000000a4             s3 <= e34affd9
    1195  1.9 0x000000a8             s4 <= 6693aa6f
    1196  1.9 0x000000ac             s5 <= 4cb71dd6
    1197  1.9 0x000000b0             fp <= 9cc65597
    1201  1.9 0x000000b4             fp <= 122b1993
    1205  1.9 0x000000b8             s3 <= f161e64a
    1206  1.9 0x000000bc             s6 <= aef16b9b
    1210  1.9 0x000000c0             s6 <= 24562f97
    1214  1.9 0x000000c4             s3 <= d537c9dd
    1215  1.9 0x000000c8             fp <= aef16b9b
    1219  1.9 0x000000cc             fp <= 24562f97
    1223  1.9 0x000000d0             fp <= 8ae9da06
    1227  1.9 0x000000d4             s3 <= 5fde13db
    1228  1.9 0x000000d8             fp <= 27b02c0e
    1232  1.9 0x000000dc             fp <= 9d14f00a
    1236  1.9 0x000000e0             fp <= 03a89a79
    1240  1.9 0x000000e4             s3 <= 5c7689a2
    1241  1.9 0x000000e8             s4 <= 0000038f
    1245  1.9 0x000000ec             s1 <= 9cc65597
    1246  1.9 0x000000f0             s2 <= 8a9b3875
    1247  1.9 0x000000f4             s3 <= 5c768a2d
    1248  1.9 0x000000f8             s4 <= 0000038f
    1252  1.9 0x000000fc             s1 <= 9cc65926
    1253  1.9 0x00000100             s2 <= 7564cb1a
    1254  1.9 0x00000104             s3 <= 5c7689a2
    1255  1.9 0x00000108             s5 <= 0000038f
    1256  1.9 0x0000010c             t0 <= 00000000
    1259  1.9 0x00000110             s1 <= 9cc65cb5
    1260  1.9 0x00000114             s2 <= 7564c78b
    1261  1.9 0x00000118             s3 <= 5c768a2d
    1262  1.9 0x0000011c             s5 <= 0000038f
    1263  1.9 0x00000120             t0 <= 00000000
    1266  1.9 0x00000124             s1 <= 9cc66044
    1267  1.9 0x00000128             s2 <= 8a9b3c04
    1268  1.9 0x0000012c             s3 <= 5c7689a2
    1269  1.9 0x00000130             t1 <= 00000009
    1273  1.9 0x00000134               
    1274  1.9 0x00000048             fp <= e2d57110
    1275  1.9 0x0000004c             s1 <= e3321e88
    1276  1.9 0x00000050             s2 <= 09d3c77e
    1277  1.9 0x00000054             s3 <= 000ca9e1
    1278  1.9 0x00000058             s4 <= 4eb35a59
    1279  1.9 0x0000005c             s5 <= 3707a070
    1280  1.9 0x00000060             fp <= c6078f98
    1284  1.9 0x00000064             s2 <= 43cc37e6
    1285  1.9 0x00000068             s3 <= c60b2679
    1286  1.9 0x0000006c             s4 <= 14bae9f1
    1287  1.9 0x00000070             s5 <= 710010d8
    1288  1.9 0x00000074             fp <= a939ae20
    1292  1.9 0x00000078             s2 <= 656d763a
    1293  1.9 0x0000007c             s3 <= 6f328859
    1294  1.9 0x00000080             s4 <= bdf49811
    1295  1.9 0x00000084             s5 <= 38399d48
    1296  1.9 0x00000088             fp <= 0000038f
    1300  1.9 0x0000008c             s2 <= 656d72ab
    1301  1.9 0x00000090             s3 <= 6f328bd6
    1302  1.9 0x00000094             s4 <= bdf49ba0
    1303  1.9 0x00000098             s5 <= 383999b9
    1304  1.9 0x0000009c             fp <= 0000038f
    1308  1.9 0x000000a0             s2 <= 9a9290e4
    1309  1.9 0x000000a4             s3 <= 6f328859
    1310  1.9 0x000000a8             s4 <= bdf49f2f
    1311  1.9 0x000000ac             s5 <= c7c669d6
    1312  1.9 0x000000b0             fp <= e3322217
    1316  1.9 0x000000b4             fp <= 489f9133
    1320  1.9 0x000000b8             s3 <= 27ad196a
    1321  1.9 0x000000bc             s6 <= 2bd1afbb
    1325  1.9 0x000000c0             s6 <= 913f1ed7
    1329  1.9 0x000000c4             s3 <= b69207bd
    1330  1.9 0x000000c8             fp <= 2bd1afbb
    1334  1.9 0x000000cc             fp <= 913f1ed7
    1338  1.9 0x000000d0             fp <= 4f33be06
    1342  1.9 0x000000d4             s3 <= f9a1b9bb
    1343  1.9 0x000000d8             fp <= 3265dc8e
    1347  1.9 0x000000dc             fp <= 97d34baa
    1351  1.9 0x000000e0             fp <= 55c7ead9
    1355  1.9 0x000000e4             s3 <= ac665362
    1356  1.9 0x000000e8             s4 <= 0000038f
    1360  1.9 0x000000ec             s1 <= e3322217
    1361  1.9 0x000000f0             s2 <= 9a928d55
    1362  1.9 0x000000f4             s3 <= ac6650ed
    1363  1.9 0x000000f8             s4 <= 0000038f
    1367  1.9 0x000000fc             s1 <= e33225a6
    1368  1.9 0x00000100             s2 <= 656d763a
    1369  1.9 0x00000104             s3 <= ac665362
    1370  1.9 0x00000108             s5 <= 0000038f
    1371  1.9 0x0000010c             t0 <= 00000000
    1374  1.9 0x00000110             s1 <= e3322935
    1375  1.9 0x00000114             s2 <= 656d72ab
    1376  1.9 0x00000118             s3 <= ac6650ed
    1377  1.9 0x0000011c             s5 <= 0000038f
    1378  1.9 0x00000120             t0 <= 00000000
    1381  1.9 0x00000124             s1 <= e3322cc4
    1382  1.9 0x00000128             s2 <= 9a9290e4
    1383  1.9 0x0000012c             s3 <= ac665362
    1384  1.9 0x00000130             t1 <= 0000000a
    1388  1.9 0x00000134               
    1393  1.9 0x00000138             sp <= 00002ffc
    1394  1.9 0x0000013c               
    1399  1.9 0x00000010               
$finish called at time : 26825333 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 6824.656 ; gain = 23.191 ; free physical = 4595 ; free virtual = 21267
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:28 . Memory (MB): peak = 6824.656 ; gain = 86.695 ; free physical = 4594 ; free virtual = 21267
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:36 ; elapsed = 00:00:55 . Memory (MB): peak = 6824.656 ; gain = 95.711 ; free physical = 4594 ; free virtual = 21267
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  6 2018-23:53:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rgb2dvi_0/rgb2dvi_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci' is already up-to-date
[Tue Oct 22 14:53:13 2019] Launched synth_1...
Run output will be captured here: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.runs/synth_1/runme.log
[Tue Oct 22 14:53:13 2019] Launched impl_1...
Run output will be captured here: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.dcp' for cell 'u_cpu_clock_gen'
INFO: [Project 1-454] Reading design checkpoint '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.dcp' for cell 'u_video_clock_gen'
INFO: [Project 1-454] Reading design checkpoint '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rgb2dvi_0/rgb2dvi_0.dcp' for cell 'u_dvi_display/u_rgb2dvi'
INFO: [Netlist 29-17] Analyzing 876 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_video_clock_gen/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_video_clock_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'u_dvi_display/u_rgb2dvi/U0'
Finished Parsing XDC File [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'u_dvi_display/u_rgb2dvi/U0'
Parsing XDC File [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_board.xdc] for cell 'u_video_clock_gen/inst'
Finished Parsing XDC File [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_board.xdc] for cell 'u_video_clock_gen/inst'
Parsing XDC File [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.xdc] for cell 'u_video_clock_gen/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8475.410 ; gain = 488.582 ; free physical = 2912 ; free virtual = 19662
WARNING: [Vivado 12-2489] -input_jitter contains time 0.133330 which will be rounded to 0.133 to ensure it is an integer multiple of 1 picosecond [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.xdc:57]
Finished Parsing XDC File [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.xdc] for cell 'u_video_clock_gen/inst'
Parsing XDC File [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_board.xdc] for cell 'u_cpu_clock_gen/inst'
Finished Parsing XDC File [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_board.xdc] for cell 'u_cpu_clock_gen/inst'
Parsing XDC File [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xdc] for cell 'u_cpu_clock_gen/inst'
INFO: [Timing 38-2] Deriving generated clocks [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xdc:57]
Finished Parsing XDC File [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xdc] for cell 'u_cpu_clock_gen/inst'
Parsing XDC File [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/top.xdc]
Finished Parsing XDC File [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/top.xdc]
Parsing XDC File [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc]
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_0_16_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_0_8_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_0_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_10' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_11' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_12' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_13' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_14' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_15' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_16' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_17' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_18' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_2' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_3' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_4' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_5' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_6' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_7' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_8' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_9' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_11_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_12_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_14_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_15_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_17_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_18_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_19_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_1_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_20_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_10' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_11' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_12' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_13' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_14' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_15' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_16' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_17' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_2' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_3' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_4' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_5' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_6' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_7' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_8' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_9' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_22_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_10' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_11' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_12' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_13' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_14' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_15' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_16' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_17' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_18' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_2' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_3' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_4' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_5' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_6' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_7' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_8' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_9' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_3_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_4_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_5_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_6_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_7_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_9_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_0_16_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_0_8_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_0_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_10' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_11' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_12' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_13' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_14' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_15' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_16' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_17' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_18' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_2' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_3' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_4' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_5' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_6' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_7' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_8' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_9' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_11_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_12_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_14_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_15_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_17_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_18_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_19_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Common 17-14] Message 'Constraints 18-401' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:49]
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_0_16_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_0_8_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_0_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_10' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_11' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_12' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_13' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_14' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_15' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_16' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_17' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_18' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_2' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_3' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_4' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_5' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_6' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_7' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_8' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_9' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_11_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_12_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_14_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_15_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_17_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_18_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_19_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_1_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_20_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_10' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_11' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_12' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_13' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_14' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_15' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_16' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_17' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_2' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_3' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_4' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_5' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_6' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_7' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_8' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_9' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_22_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_10' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_11' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_12' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_13' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_14' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_15' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_16' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_17' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_18' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_2' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_3' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_4' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_5' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_6' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_7' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_8' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_9' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_3_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_4_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_5_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_6_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_7_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_9_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_0_16_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_0_8_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_0_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_10' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_11' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_12' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_13' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_14' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_15' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_16' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_17' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_18' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_2' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_3' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_4' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_5' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_6' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_7' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_8' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_9' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_11_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_12_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_14_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_15_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_17_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_18_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_19_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Common 17-14] Message 'Constraints 18-402' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:55]
Finished Parsing XDC File [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc]
Parsing XDC File [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'u_dvi_display/u_rgb2dvi/U0'
Finished Parsing XDC File [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'u_dvi_display/u_rgb2dvi/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8486.410 ; gain = 0.000 ; free physical = 2914 ; free virtual = 19664
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 8567.277 ; gain = 847.715 ; free physical = 2839 ; free virtual = 19602
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:29 ; elapsed = 00:00:05 . Memory (MB): peak = 8701.750 ; gain = 0.000 ; free physical = 2637 ; free virtual = 19473
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 8701.750 ; gain = 0.000 ; free physical = 2594 ; free virtual = 19434
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     203 12.0 0x00000004             sp <= 00003000
     207  8.0 0x00000008             sp <= 00002ffc
     208  4.5 0x0000000c             ra <= 00000010
     213  4.6 0x00000014             sp <= ffffffc0
[        213] Error: wrong result written. Expected to write 0x00002fd4, but wrote 0xffffffc0
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 5416999 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 8701.750 ; gain = 0.000 ; free physical = 2563 ; free virtual = 19407
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 8729.770 ; gain = 0.000 ; free physical = 2661 ; free virtual = 19506
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     203 12.0 0x00000004             sp <= 00003000
     207  8.0 0x00000008             sp <= 00002ffc
     208  4.5 0x0000000c             ra <= 00000010
     213  4.6 0x00000014             sp <= ffffffd8
[        213] Error: wrong result written. Expected to write 0x00002fd4, but wrote 0xffffffd8
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 5416999 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 8729.770 ; gain = 0.000 ; free physical = 2603 ; free virtual = 19452
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 8745.777 ; gain = 0.000 ; free physical = 2580 ; free virtual = 19434
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     210  2.2 0x00000020               mem[0000038c] <= 00000000
     211  2.1 0x00000024             a1 <= 0000000a
     212  2.0 0x00000028             t1 <= 00000000
     213  1.9 0x0000002c             fp <= 000004d2
     214  1.8 0x00000030             s1 <= 00000224
     215  1.7 0x00000034             s2 <= 00001000
     216  1.7 0x00000038             s2 <= 00000911
     217  1.6 0x0000003c             s3 <= 000003b4
     218  1.6 0x00000040             s4 <= 00000306
     219  1.6 0x00000044             s5 <= 000001b0
     220  1.5 0x00000048             fp <= 00136864
     221  1.5 0x0000004c             s1 <= 002192f4
     222  1.5 0x00000050             s2 <= 000b3238
     223  1.4 0x00000054             s3 <= 00051a20
     224  1.4 0x00000058             s4 <= 00000000
     225  1.4 0x0000005c             s5 <= 00000000
     226  1.4 0x00000060             fp <= 0034fb58
     227  1.4 0x00000064             s2 <= 002192f4
[        227] Error: wrong result written. Expected to write 0xffd636e0, but wrote 0x002192f4
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 5650333 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 8745.777 ; gain = 0.000 ; free physical = 2438 ; free virtual = 19297
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.runs/synth_1

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 8769.789 ; gain = 0.000 ; free physical = 2674 ; free virtual = 19488
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     203 12.0 0x00000004             sp <= 00003000
     204  6.5 0x00000008             sp <= 00002ffc
     205  4.6 0x0000000c             ra <= 00000010
     210  5.0 0x00000014             sp <= 00002fd4
     214  4.8 0x00000018             a5 <= 00002fd4
     215  4.1 0x0000001c             a4 <= 0000038f
     219  4.1 0x00000020               mem[00000fd4] <= 0000038f
     220  3.7 0x00000024             a1 <= 0000000a
     221  3.4 0x00000028             t1 <= 00000000
     222  3.2 0x0000002c             fp <= 000004d2
     223  2.8 0x00000030             s1 <= 00000224
     224  2.6 0x00000034             s2 <= 00001000
     228  2.7 0x00000038             s2 <= 00000911
     229  2.6 0x0000003c             s3 <= 000003b4
     230  2.5 0x00000040             s4 <= 00000306
     231  2.4 0x00000044             s5 <= 000001b0
     232  2.3 0x00000048             fp <= 00136864
     233  2.3 0x0000004c             s1 <= 002192f4
     234  2.2 0x00000050             s2 <= 000b3238
     235  2.1 0x00000054             s3 <= 00051a20
     236  2.1 0x00000058             s4 <= 00000000
     237  2.0 0x0000005c             s5 <= 00000000
     238  2.0 0x00000060             fp <= 0034fb58
     242  2.1 0x00000064             s2 <= ffd636e0
     243  2.0 0x00000068             s3 <= 0031e178
     244  2.0 0x0000006c             s4 <= 0034fb58
     245  2.0 0x00000070             s5 <= ffcb04a8
     246  1.9 0x00000074             fp <= 00568e4c
     250  2.0 0x00000078             s2 <= 0080576c
     251  2.0 0x0000007c             s3 <= 00676f34
     252  1.9 0x00000080             s4 <= 008b89a4
     253  1.9 0x00000084             s5 <= 008b89a4
     254  1.8 0x00000088             fp <= 0000038f
     258  1.9 0x0000008c             s2 <= 008053dd
     259  1.9 0x00000090             s3 <= 00676cbb
     260  1.8 0x00000094             s4 <= 008b8d33
     261  1.8 0x00000098             s5 <= 008b8615
     262  1.8 0x0000009c             fp <= 0000038f
     266  1.9 0x000000a0             s2 <= ff7fafb2
     267  1.8 0x000000a4             s3 <= 00676f34
     268  1.8 0x000000a8             s4 <= 008b90c2
     269  1.8 0x000000ac             s5 <= ff747d7a
     270  1.8 0x000000b0             fp <= 00219683
     274  1.8 0x000000b4             fp <= 00a1e6d1
     278  1.9 0x000000b8             s3 <= 00c689e5
     279  1.8 0x000000bc             s6 <= 00c379c5
     283  1.9 0x000000c0             s6 <= 0143ca13
     287  1.9 0x000000c4             s3 <= 018543f6
     288  1.9 0x000000c8             fp <= 00c379c5
     292  2.0 0x000000cc             fp <= 0143ca13
     296  2.0 0x000000d0             fp <= 01cf5ad5
     300  2.0 0x000000d4             s3 <= 004a1923
     301  2.0 0x000000d8             fp <= 01f0edc9
     305  2.0 0x000000dc             fp <= 02713e17
     309  2.1 0x000000e0             fp <= 02fcced9
     313  2.1 0x000000e4             s3 <= 02b6d7fa
     314  2.1 0x000000e8             s4 <= 0000038f
     318  2.1 0x000000ec             s1 <= 00219683
     319  2.1 0x000000f0             s2 <= ff7fac23
     320  2.1 0x000000f4             s3 <= 02b6d475
     321  2.1 0x000000f8             s4 <= 0000038f
     325  2.1 0x000000fc             s1 <= 00219a12
     326  2.1 0x00000100             s2 <= 0080576c
     327  2.1 0x00000104             s3 <= 02b6d7fa
     328  2.1 0x00000108             s5 <= 0000038f
     329  2.0 0x0000010c             t0 <= 00000000
     332  2.1 0x00000110             s1 <= 00219da1
     333  2.0 0x00000114             s2 <= 008053dd
     334  2.0 0x00000118             s3 <= 02b6d475
     335  2.0 0x0000011c             s5 <= 0000038f
     336  2.0 0x00000120             t0 <= 00000000
     339  2.0 0x00000124             s1 <= 0021a130
     340  2.0 0x00000128             s2 <= ff7fafb2
     341  2.0 0x0000012c             s3 <= 02b6d7fa
     342  2.0 0x00000130             t1 <= 00000001
     346  2.0 0x00000134               
     351  2.0 0x00000048             fp <= db61e360
     352  2.0 0x0000004c             s1 <= 0bcc11d4
     353  2.0 0x00000050             s2 <= a8aa92a6
     354  2.0 0x00000054             s3 <= 000ca9e1
     355  2.0 0x00000058             s4 <= 803c199d
     356  2.0 0x0000005c             s5 <= 67cda020
     357  2.0 0x00000060             fp <= e72df534
     361  2.0 0x00000064             s2 <= c17c9d72
     362  2.0 0x00000068             s3 <= e7215cd5
     363  2.0 0x0000006c             s4 <= 676a0ed1
     364  1.9 0x00000070             s5 <= 809faaec
     365  1.9 0x00000074             fp <= f2fa0708
     369  2.0 0x00000078             s2 <= 317d6996
     370  1.9 0x0000007c             s3 <= 15db5bdd
     371  1.9 0x00000080             s4 <= 5a6415d9
     372  1.9 0x00000084             s5 <= 725a5c1c
     373  1.9 0x00000088             fp <= 0000038f
     377  1.9 0x0000008c             s2 <= 317d6607
     378  1.9 0x00000090             s3 <= 15db5852
     379  1.9 0x00000094             s4 <= 5a641968
     380  1.9 0x00000098             s5 <= 725a588d
     381  1.9 0x0000009c             fp <= 0000038f
     385  1.9 0x000000a0             s2 <= ce829d88
     386  1.9 0x000000a4             s3 <= 15db5bdd
     387  1.9 0x000000a8             s4 <= 5a641cf7
     388  1.9 0x000000ac             s5 <= 8da5ab02
     389  1.9 0x000000b0             fp <= 0bcc1563
     393  1.9 0x000000b4             fp <= 3d4977db
     397  1.9 0x000000b8             s3 <= 28922c06
     398  1.9 0x000000bc             s6 <= 491589af
     402  1.9 0x000000c0             s6 <= 7a92ec27
     406  1.9 0x000000c4             s3 <= 5200c021
     407  1.9 0x000000c8             fp <= 491589af
     411  2.0 0x000000cc             fp <= 7a92ec27
     415  2.0 0x000000d0             fp <= d4f7091e
     419  2.0 0x000000d4             s3 <= 86f7c93f
     420  2.0 0x000000d8             fp <= e0c31af2
     424  2.0 0x000000dc             fp <= 12407d6a
     428  2.0 0x000000e0             fp <= 6ca49a61
     432  2.0 0x000000e4             s3 <= ea53535e
     433  2.0 0x000000e8             s4 <= 0000038f
     437  2.0 0x000000ec             s1 <= 0bcc1563
     438  2.0 0x000000f0             s2 <= ce8299f9
     439  2.0 0x000000f4             s3 <= ea5350d1
     440  2.0 0x000000f8             s4 <= 0000038f
     444  2.0 0x000000fc             s1 <= 0bcc18f2
     445  2.0 0x00000100             s2 <= 317d6996
     446  2.0 0x00000104             s3 <= ea53535e
     447  2.0 0x00000108             s5 <= 0000038f
     448  2.0 0x0000010c             t0 <= 00000000
     451  2.0 0x00000110             s1 <= 0bcc1c81
     452  2.0 0x00000114             s2 <= 317d6607
     453  2.0 0x00000118             s3 <= ea5350d1
     454  2.0 0x0000011c             s5 <= 0000038f
     455  2.0 0x00000120             t0 <= 00000000
     458  2.0 0x00000124             s1 <= 0bcc2010
     459  2.0 0x00000128             s2 <= ce829d88
     460  2.0 0x0000012c             s3 <= ea53535e
     461  2.0 0x00000130             t1 <= 00000002
     465  2.0 0x00000134               
     466  2.0 0x00000048             fp <= 9c3ad880
     467  2.0 0x0000004c             s1 <= 9020eff0
     468  2.0 0x00000050             s2 <= de85ab82
     469  1.9 0x00000054             s3 <= 000ca9e1
     470  1.9 0x00000058             s4 <= 30d65ec9
     471  1.9 0x0000005c             s5 <= 858cfb80
     472  1.9 0x00000060             fp <= 2c5bc870
     476  1.9 0x00000064             s2 <= b229e312
     477  1.9 0x00000068             s3 <= 2c576191
     478  1.9 0x0000006c             s4 <= 5d322739
     479  1.9 0x00000070             s5 <= 59313310
     480  1.9 0x00000074             fp <= bc7cb860
     484  1.9 0x00000078             s2 <= 0a52d54e
     485  1.9 0x0000007c             s3 <= 902bd9f1
     486  1.9 0x00000080             s4 <= 19aedf99
     487  1.9 0x00000084             s5 <= 634b8550
     488  1.9 0x00000088             fp <= 0000038f
     492  1.9 0x0000008c             s2 <= 0a52d1bf
     493  1.9 0x00000090             s3 <= 902bda7e
     494  1.9 0x00000094             s4 <= 19aee328
     495  1.9 0x00000098             s5 <= 634b81c1
     496  1.9 0x0000009c             fp <= 0000038f
     500  1.9 0x000000a0             s2 <= f5ad31d0
     501  1.9 0x000000a4             s3 <= 902bd9f1
     502  1.9 0x000000a8             s4 <= 19aee6b7
     503  1.9 0x000000ac             s5 <= 9cb481ce
     504  1.9 0x000000b0             fp <= 9020f37f
     508  1.9 0x000000b4             fp <= 9a73c1af
     512  1.9 0x000000b8             s3 <= 0a58185e
     513  1.9 0x000000bc             s6 <= 2a94b19f
     517  1.9 0x000000c0             s6 <= 34e77fcf
     521  1.9 0x000000c4             s3 <= 3ebf6791
     522  1.9 0x000000c8             fp <= 2a94b19f
     526  1.9 0x000000cc             fp <= 34e77fcf
     530  1.9 0x000000d0             fp <= 4e966686
     534  2.0 0x000000d4             s3 <= 70290117
     535  1.9 0x000000d8             fp <= deb75676
     539  2.0 0x000000dc             fp <= e90a24a6
     543  2.0 0x000000e0             fp <= 02b90b5d
     547  2.0 0x000000e4             s3 <= 72900a4a
     548  2.0 0x000000e8             s4 <= 0000038f
     552  2.0 0x000000ec             s1 <= 9020f37f
     553  2.0 0x000000f0             s2 <= f5ad2e41
     554  2.0 0x000000f4             s3 <= 729009c5
     555  2.0 0x000000f8             s4 <= 0000038f
     559  2.0 0x000000fc             s1 <= 9020f70e
     560  2.0 0x00000100             s2 <= 0a52d54e
     561  2.0 0x00000104             s3 <= 72900a4a
     562  2.0 0x00000108             s5 <= 0000038f
     563  2.0 0x0000010c             t0 <= 00000000
     566  2.0 0x00000110             s1 <= 9020fa9d
     567  2.0 0x00000114             s2 <= 0a52d1bf
     568  2.0 0x00000118             s3 <= 729009c5
     569  1.9 0x0000011c             s5 <= 0000038f
     570  1.9 0x00000120             t0 <= 00000000
     573  1.9 0x00000124             s1 <= 9020fe2c
     574  1.9 0x00000128             s2 <= f5ad31d0
     575  1.9 0x0000012c             s3 <= 72900a4a
     576  1.9 0x00000130             t1 <= 00000003
     580  1.9 0x00000134               
     581  1.9 0x00000048             fp <= 4b30efc0
     582  1.9 0x0000004c             s1 <= 6d028620
     583  1.9 0x00000050             s2 <= ae949d56
     584  1.9 0x00000054             s3 <= 000ca9e1
     585  1.9 0x00000058             s4 <= 43cfd1a1
     586  1.9 0x0000005c             s5 <= 69c21c40
     587  1.9 0x00000060             fp <= b83375e0
     591  1.9 0x00000064             s2 <= f6612776
     592  1.9 0x00000068             s3 <= b83fdc01
     593  1.9 0x0000006c             s4 <= fc034781
     594  1.9 0x00000070             s5 <= b18ea660
     595  1.9 0x00000074             fp <= 2535fc00
     599  1.9 0x00000078             s2 <= 2ed4d48a
     600  1.9 0x0000007c             s3 <= 9d0a2001
     601  1.9 0x00000080             s4 <= 21394381
     602  1.9 0x00000084             s5 <= 73a755a0
     603  1.9 0x00000088             fp <= 0000038f
     607  1.9 0x0000008c             s2 <= 2ed4d0fb
     608  1.9 0x00000090             s3 <= 9d0a238e
     609  1.9 0x00000094             s4 <= 21394710
     610  1.9 0x00000098             s5 <= 73a75211
     611  1.9 0x0000009c             fp <= 0000038f
     615  1.9 0x000000a0             s2 <= d12b3294
     616  1.9 0x000000a4             s3 <= 9d0a2001
     617  1.9 0x000000a8             s4 <= 21394a9f
     618  1.9 0x000000ac             s5 <= 8c58b17e
     619  1.9 0x000000b0             fp <= 6d0289af
     623  1.9 0x000000b4             fp <= 9bd7571b
     627  1.9 0x000000b8             s3 <= 06dd771a
     628  1.9 0x000000bc             s6 <= 08d9dd3b
     632  1.9 0x000000c0             s6 <= 37aeaaa7
     636  1.9 0x000000c4             s3 <= 3173ddbd
     637  1.9 0x000000c8             fp <= 08d9dd3b
     641  1.9 0x000000cc             fp <= 37aeaaa7
     645  1.9 0x000000d0             fp <= 58e7f546
     649  1.9 0x000000d4             s3 <= 699428fb
     650  1.9 0x000000d8             fp <= c5ea7b66
     654  1.9 0x000000dc             fp <= f4bf48d2
     658  1.9 0x000000e0             fp <= 15f89371
     662  2.0 0x000000e4             s3 <= 7c6cbb8a
     663  1.9 0x000000e8             s4 <= 0000038f
     667  2.0 0x000000ec             s1 <= 6d0289af
     668  2.0 0x000000f0             s2 <= d12b2f05
     669  1.9 0x000000f4             s3 <= 7c6cb805
     670  1.9 0x000000f8             s4 <= 0000038f
     674  2.0 0x000000fc             s1 <= 6d028d3e
     675  1.9 0x00000100             s2 <= 2ed4d48a
     676  1.9 0x00000104             s3 <= 7c6cbb8a
     677  1.9 0x00000108             s5 <= 0000038f
     678  1.9 0x0000010c             t0 <= 00000000
     681  1.9 0x00000110             s1 <= 6d0290cd
     682  1.9 0x00000114             s2 <= 2ed4d0fb
     683  1.9 0x00000118             s3 <= 7c6cb805
     684  1.9 0x0000011c             s5 <= 0000038f
     685  1.9 0x00000120             t0 <= 00000000
     688  1.9 0x00000124             s1 <= 6d02945c
     689  1.9 0x00000128             s2 <= d12b3294
     690  1.9 0x0000012c             s3 <= 7c6cbb8a
     691  1.9 0x00000130             t1 <= 00000004
     695  1.9 0x00000134               
     696  1.9 0x00000048             fp <= 8debbd30
     697  1.9 0x0000004c             s1 <= 55ab5fc8
     698  1.9 0x00000050             s2 <= c6ef6016
     699  1.9 0x00000054             s3 <= 000ca9e1
     700  1.9 0x00000058             s4 <= 26914849
     701  1.9 0x0000005c             s5 <= 070a4a50
     702  1.9 0x00000060             fp <= e3971cf8
     706  1.9 0x00000064             s2 <= e358431e
     707  1.9 0x00000068             s3 <= e39bb519
     708  1.9 0x0000006c             s4 <= 0a286541
     709  1.9 0x00000070             s5 <= 23732d58
     710  1.9 0x00000074             fp <= 39427cc0
     714  1.9 0x00000078             s2 <= 55ea39a2
     715  1.9 0x0000007c             s3 <= dad9c9d9
     716  1.9 0x00000080             s4 <= 436ae201
     717  1.9 0x00000084             s5 <= 15cf4f68
     718  1.9 0x00000088             fp <= 0000038f
     722  1.9 0x0000008c             s2 <= 55ea3613
     723  1.9 0x00000090             s3 <= dad9ca56
     724  1.9 0x00000094             s4 <= 436ae590
     725  1.9 0x00000098             s5 <= 15cf4bd9
     726  1.9 0x0000009c             fp <= 0000038f
     730  1.9 0x000000a0             s2 <= aa15cd7c
     731  1.9 0x000000a4             s3 <= dad9c9d9
     732  1.9 0x000000a8             s4 <= 436ae91f
     733  1.9 0x000000ac             s5 <= ea30b7b6
     734  1.9 0x000000b0             fp <= 55ab6357
     738  1.9 0x000000b4             fp <= ab9595db
     742  1.9 0x000000b8             s3 <= 714c5c02
     743  1.9 0x000000bc             s6 <= 0140f5a3
     747  1.9 0x000000c0             s6 <= 572b2827
     751  1.9 0x000000c4             s3 <= 26677425
     752  1.9 0x000000c8             fp <= 0140f5a3
     756  1.9 0x000000cc             fp <= 572b2827
     760  1.9 0x000000d0             fp <= 9a961146
     764  1.9 0x000000d4             s3 <= bcf16563
     765  1.9 0x000000d8             fp <= f041710e
     769  1.9 0x000000dc             fp <= 462ba392
     773  1.9 0x000000e0             fp <= 89968cb1
     777  1.9 0x000000e4             s3 <= 3567e9d2
     778  1.9 0x000000e8             s4 <= 0000038f
     782  1.9 0x000000ec             s1 <= 55ab6357
     783  1.9 0x000000f0             s2 <= aa15c9ed
     784  1.9 0x000000f4             s3 <= 3567ea5d
     785  1.9 0x000000f8             s4 <= 0000038f
     789  1.9 0x000000fc             s1 <= 55ab66e6
     790  1.9 0x00000100             s2 <= 55ea39a2
     791  1.9 0x00000104             s3 <= 3567e9d2
     792  1.9 0x00000108             s5 <= 0000038f
     793  1.9 0x0000010c             t0 <= 00000000
     796  1.9 0x00000110             s1 <= 55ab6a75
     797  1.9 0x00000114             s2 <= 55ea3613
     798  1.9 0x00000118             s3 <= 3567ea5d
     799  1.9 0x0000011c             s5 <= 0000038f
     800  1.9 0x00000120             t0 <= 00000000
     803  1.9 0x00000124             s1 <= 55ab6e04
     804  1.9 0x00000128             s2 <= aa15cd7c
     805  1.9 0x0000012c             s3 <= 3567e9d2
     806  1.9 0x00000130             t1 <= 00000005
     810  1.9 0x00000134               
     811  1.9 0x00000048             fp <= 74767df0
     812  1.9 0x0000004c             s1 <= b6cc6bb8
     813  1.9 0x00000050             s2 <= 0cc9124e
     814  1.9 0x00000054             s3 <= 000ca9e1
     815  1.9 0x00000058             s4 <= 3293e2c9
     816  1.9 0x0000005c             s5 <= f90aaf90
     817  1.9 0x00000060             fp <= 2b42e9a8
     821  1.9 0x00000064             s2 <= e18628a6
     822  1.9 0x00000068             s3 <= 2b4e4049
     823  1.9 0x0000006c             s4 <= 5dd6cc71
     824  1.9 0x00000070             s5 <= cdc7c5e8
     825  1.9 0x00000074             fp <= e20f5560
     829  1.9 0x00000078             s2 <= 00892cba
     830  1.9 0x0000007c             s3 <= c9411529
     831  1.9 0x00000080             s4 <= 3fe621d1
     832  1.9 0x00000084             s5 <= 14478f78
     833  1.9 0x00000088             fp <= 0000038f
     837  1.9 0x0000008c             s2 <= 0089292b
     838  1.9 0x00000090             s3 <= c94116a6
     839  1.9 0x00000094             s4 <= 3fe62560
     840  1.9 0x00000098             s5 <= 14478be9
     841  1.9 0x0000009c             fp <= 0000038f
     845  1.9 0x000000a0             s2 <= ff76da64
     846  1.9 0x000000a4             s3 <= c9411529
     847  1.9 0x000000a8             s4 <= 3fe628ef
     848  1.9 0x000000ac             s5 <= ebb877a6
     849  1.9 0x000000b0             fp <= b6cc6f47
     853  1.9 0x000000b4             fp <= b75594e3
     857  1.9 0x000000b8             s3 <= 7e1481ca
     858  1.9 0x000000bc             s6 <= 6e22009b
     862  1.9 0x000000c0             s6 <= 6eab2637
     866  1.9 0x000000c4             s3 <= 10bfa7fd
     867  1.9 0x000000c8             fp <= 6e22009b
     871  1.9 0x000000cc             fp <= 6eab2637
     875  1.9 0x000000d0             fp <= ae914f26
     879  1.9 0x000000d4             s3 <= be2ee8db
     880  1.9 0x000000d8             fp <= 655dbade
     884  1.9 0x000000dc             fp <= 65e6e07a
     888  1.9 0x000000e0             fp <= a5cd0969
     892  1.9 0x000000e4             s3 <= 1be3e1b2
     893  1.9 0x000000e8             s4 <= 0000038f
     897  1.9 0x000000ec             s1 <= b6cc6f47
     898  1.9 0x000000f0             s2 <= ff76d6d5
     899  1.9 0x000000f4             s3 <= 1be3e23d
     900  1.9 0x000000f8             s4 <= 0000038f
     904  1.9 0x000000fc             s1 <= b6cc72d6
     905  1.9 0x00000100             s2 <= 00892cba
     906  1.9 0x00000104             s3 <= 1be3e1b2
     907  1.9 0x00000108             s5 <= 0000038f
     908  1.9 0x0000010c             t0 <= 00000000
     911  1.9 0x00000110             s1 <= b6cc7665
     912  1.9 0x00000114             s2 <= 0089292b
     913  1.9 0x00000118             s3 <= 1be3e23d
     914  1.9 0x0000011c             s5 <= 0000038f
     915  1.9 0x00000120             t0 <= 00000000
     918  1.9 0x00000124             s1 <= b6cc79f4
     919  1.9 0x00000128             s2 <= ff76da64
     920  1.9 0x0000012c             s3 <= 1be3e1b2
     921  1.9 0x00000130             t1 <= 00000006
     925  1.9 0x00000134               
     926  1.9 0x00000048             fp <= ca316b50
     927  1.9 0x0000004c             s1 <= 4941bd88
     928  1.9 0x00000050             s2 <= 3ff0286e
     929  1.9 0x00000054             s3 <= 000ca9e1
     930  1.9 0x00000058             s4 <= d30cfdb9
     931  1.9 0x0000005c             s5 <= d4fbee30
     932  1.9 0x00000060             fp <= 137328d8
     936  1.9 0x00000064             s2 <= 2c7cff96
     937  1.9 0x00000068             s3 <= 137f8139
     938  1.9 0x0000006c             s4 <= e6802691
     939  1.9 0x00000070             s5 <= c188c558
     940  1.9 0x00000074             fp <= 5cb4e660
     944  1.9 0x00000078             s2 <= 3037e6ca
     945  1.9 0x0000007c             s3 <= 4fcb6759
     946  1.9 0x00000080             s4 <= 43350cf1
     947  1.9 0x00000084             s5 <= 9b2c2108
     948  1.9 0x00000088             fp <= 0000038f
     952  1.9 0x0000008c             s2 <= 3037e33b
     953  1.9 0x00000090             s3 <= 4fcb64d6
     954  1.9 0x00000094             s4 <= 43351080
     955  1.9 0x00000098             s5 <= 9b2c1d79
     956  1.9 0x0000009c             fp <= 0000038f
     960  1.9 0x000000a0             s2 <= cfc82054
     961  1.9 0x000000a4             s3 <= 4fcb6759
     962  1.9 0x000000a8             s4 <= 4335140f
     963  1.9 0x000000ac             s5 <= 64d3e616
     964  1.9 0x000000b0             fp <= 4941c117
     968  1.9 0x000000b4             fp <= 7979a0c3
     972  1.9 0x000000b8             s3 <= 36b2c79a
     973  1.9 0x000000bc             s6 <= c2bb5e4b
     977  1.9 0x000000c0             s6 <= f2f33df7
     981  1.9 0x000000c4             s3 <= c441fa6d
     982  1.9 0x000000c8             fp <= c2bb5e4b
     986  1.9 0x000000cc             fp <= f2f33df7
     990  1.9 0x000000d0             fp <= 36285206
     994  1.9 0x000000d4             s3 <= f269a86b
     995  1.9 0x000000d8             fp <= 7f6a0f8e
     999  1.9 0x000000dc             fp <= afa1ef3a
    1003  1.9 0x000000e0             fp <= f2d70349
    1007  1.9 0x000000e4             s3 <= 00beab22
    1008  1.9 0x000000e8             s4 <= 0000038f
    1012  1.9 0x000000ec             s1 <= 4941c117
    1013  1.9 0x000000f0             s2 <= cfc81cc5
    1014  1.9 0x000000f4             s3 <= 00bea8ad
    1015  1.9 0x000000f8             s4 <= 0000038f
    1019  1.9 0x000000fc             s1 <= 4941c4a6
    1020  1.9 0x00000100             s2 <= 3037e6ca
    1021  1.9 0x00000104             s3 <= 00beab22
    1022  1.9 0x00000108             s5 <= 0000038f
    1023  1.9 0x0000010c             t0 <= 00000000
    1026  1.9 0x00000110             s1 <= 4941c835
    1027  1.9 0x00000114             s2 <= 3037e33b
    1028  1.9 0x00000118             s3 <= 00bea8ad
    1029  1.9 0x0000011c             s5 <= 0000038f
    1030  1.9 0x00000120             t0 <= 00000000
    1033  1.9 0x00000124             s1 <= 4941cbc4
    1034  1.9 0x00000128             s2 <= cfc82054
    1035  1.9 0x0000012c             s3 <= 00beab22
    1036  1.9 0x00000130             t1 <= 00000007
    1040  1.9 0x00000134               
    1041  1.9 0x00000048             fp <= f02f5c50
    1042  1.9 0x0000004c             s1 <= 44846728
    1043  1.9 0x00000050             s2 <= a682fdfe
    1044  1.9 0x00000054             s3 <= 000ca9e1
    1045  1.9 0x00000058             s4 <= 8f9981f9
    1046  1.9 0x0000005c             s5 <= 46a12130
    1047  1.9 0x00000060             fp <= 34b3c378
    1051  1.9 0x00000064             s2 <= 71cf3a86
    1052  1.9 0x00000068             s3 <= 34bf6a99
    1053  1.9 0x0000006c             s4 <= c44d4571
    1054  1.9 0x00000070             s5 <= 11ed5db8
    1055  1.9 0x00000074             fp <= 79382aa0
    1059  1.9 0x00000078             s2 <= 0768f01a
    1060  1.9 0x0000007c             s3 <= 4d874039
    1061  1.9 0x00000080             s4 <= 3d857011
    1062  1.9 0x00000084             s5 <= 674acce8
    1063  1.9 0x00000088             fp <= 0000038f
    1067  1.9 0x0000008c             s2 <= 0768ec8b
    1068  1.9 0x00000090             s3 <= 4d8743b6
    1069  1.9 0x00000094             s4 <= 3d8573a0
    1070  1.9 0x00000098             s5 <= 674ac959
    1071  1.9 0x0000009c             fp <= 0000038f
    1075  1.9 0x000000a0             s2 <= f8971704
    1076  1.9 0x000000a4             s3 <= 4d874039
    1077  1.9 0x000000a8             s4 <= 3d85772f
    1078  1.9 0x000000ac             s5 <= 98b53a36
    1079  1.9 0x000000b0             fp <= 44846ab7
    1083  1.9 0x000000b4             fp <= 4bed53b3
    1087  1.9 0x000000b8             s3 <= 066a138a
    1088  1.9 0x000000bc             s6 <= 9071badb
    1092  1.9 0x000000c0             s6 <= 97daa3d7
    1096  1.9 0x000000c4             s3 <= 91b0b05d
    1097  1.9 0x000000c8             fp <= 9071badb
    1101  1.9 0x000000cc             fp <= 97daa3d7
    1105  1.9 0x000000d0             fp <= d5601b06
    1109  1.9 0x000000d4             s3 <= 44d0ab5b
    1110  1.9 0x000000d8             fp <= 19e4822e
    1114  1.9 0x000000dc             fp <= 214d6b2a
    1118  1.9 0x000000e0             fp <= 5ed2e259
    1122  1.9 0x000000e4             s3 <= 1a024902
    1123  1.9 0x000000e8             s4 <= 0000038f
    1127  1.9 0x000000ec             s1 <= 44846ab7
    1128  1.9 0x000000f0             s2 <= f8971375
    1129  1.9 0x000000f4             s3 <= 1a024a8d
    1130  1.9 0x000000f8             s4 <= 0000038f
    1134  1.9 0x000000fc             s1 <= 44846e46
    1135  1.9 0x00000100             s2 <= 0768f01a
    1136  1.9 0x00000104             s3 <= 1a024902
    1137  1.9 0x00000108             s5 <= 0000038f
    1138  1.9 0x0000010c             t0 <= 00000000
    1141  1.9 0x00000110             s1 <= 448471d5
    1142  1.9 0x00000114             s2 <= 0768ec8b
    1143  1.9 0x00000118             s3 <= 1a024a8d
    1144  1.9 0x0000011c             s5 <= 0000038f
    1145  1.9 0x00000120             t0 <= 00000000
    1148  1.9 0x00000124             s1 <= 44847564
    1149  1.9 0x00000128             s2 <= f8971704
    1150  1.9 0x0000012c             s3 <= 1a024902
    1151  1.9 0x00000130             t1 <= 00000008
    1155  1.9 0x00000134               
    1156  1.9 0x00000048             fp <= 1699d190
    1157  1.9 0x0000004c             s1 <= 9cc65208
    1158  1.9 0x00000050             s2 <= 8e21ce1e
    1159  1.9 0x00000054             s3 <= 000ca9e1
    1160  1.9 0x00000058             s4 <= 630d0a19
    1161  1.9 0x0000005c             s5 <= 503daff0
    1162  1.9 0x00000060             fp <= b3602398
    1166  1.9 0x00000064             s2 <= dac1aa86
    1167  1.9 0x00000068             s3 <= b36c8a79
    1168  1.9 0x0000006c             s4 <= 166d2db1
    1169  1.9 0x00000070             s5 <= 9cdd8c58
    1170  1.9 0x00000074             fp <= 502675a0
    1174  1.9 0x00000078             s2 <= 7564cb1a
    1175  1.9 0x0000007c             s3 <= e34affd9
    1176  1.9 0x00000080             s4 <= 6693a351
    1177  1.9 0x00000084             s5 <= b348e948
    1178  1.9 0x00000088             fp <= 0000038f
    1182  1.9 0x0000008c             s2 <= 7564c78b
    1183  1.9 0x00000090             s3 <= e34afc56
    1184  1.9 0x00000094             s4 <= 6693a6e0
    1185  1.9 0x00000098             s5 <= b348e5b9
    1186  1.9 0x0000009c             fp <= 0000038f
    1190  1.9 0x000000a0             s2 <= 8a9b3c04
    1191  1.9 0x000000a4             s3 <= e34affd9
    1192  1.9 0x000000a8             s4 <= 6693aa6f
    1193  1.9 0x000000ac             s5 <= 4cb71dd6
    1194  1.9 0x000000b0             fp <= 9cc65597
    1198  1.9 0x000000b4             fp <= 122b1993
    1202  1.9 0x000000b8             s3 <= f161e64a
    1203  1.9 0x000000bc             s6 <= aef16b9b
    1207  1.9 0x000000c0             s6 <= 24562f97
    1211  1.9 0x000000c4             s3 <= d537c9dd
    1212  1.9 0x000000c8             fp <= aef16b9b
    1216  1.9 0x000000cc             fp <= 24562f97
    1220  1.9 0x000000d0             fp <= 8ae9da06
    1224  1.9 0x000000d4             s3 <= 5fde13db
    1225  1.9 0x000000d8             fp <= 27b02c0e
    1229  1.9 0x000000dc             fp <= 9d14f00a
    1233  1.9 0x000000e0             fp <= 03a89a79
    1237  1.9 0x000000e4             s3 <= 5c7689a2
    1238  1.9 0x000000e8             s4 <= 0000038f
    1242  1.9 0x000000ec             s1 <= 9cc65597
    1243  1.9 0x000000f0             s2 <= 8a9b3875
    1244  1.9 0x000000f4             s3 <= 5c768a2d
    1245  1.9 0x000000f8             s4 <= 0000038f
    1249  1.9 0x000000fc             s1 <= 9cc65926
    1250  1.9 0x00000100             s2 <= 7564cb1a
    1251  1.9 0x00000104             s3 <= 5c7689a2
    1252  1.9 0x00000108             s5 <= 0000038f
    1253  1.9 0x0000010c             t0 <= 00000000
    1256  1.9 0x00000110             s1 <= 9cc65cb5
    1257  1.9 0x00000114             s2 <= 7564c78b
    1258  1.9 0x00000118             s3 <= 5c768a2d
    1259  1.9 0x0000011c             s5 <= 0000038f
    1260  1.9 0x00000120             t0 <= 00000000
    1263  1.9 0x00000124             s1 <= 9cc66044
    1264  1.9 0x00000128             s2 <= 8a9b3c04
    1265  1.9 0x0000012c             s3 <= 5c7689a2
    1266  1.9 0x00000130             t1 <= 00000009
    1270  1.9 0x00000134               
    1271  1.9 0x00000048             fp <= e2d57110
    1272  1.9 0x0000004c             s1 <= e3321e88
    1273  1.9 0x00000050             s2 <= 09d3c77e
    1274  1.9 0x00000054             s3 <= 000ca9e1
    1275  1.9 0x00000058             s4 <= 4eb35a59
    1276  1.9 0x0000005c             s5 <= 3707a070
    1277  1.9 0x00000060             fp <= c6078f98
    1281  1.9 0x00000064             s2 <= 43cc37e6
    1282  1.9 0x00000068             s3 <= c60b2679
    1283  1.9 0x0000006c             s4 <= 14bae9f1
    1284  1.9 0x00000070             s5 <= 710010d8
    1285  1.9 0x00000074             fp <= a939ae20
    1289  1.9 0x00000078             s2 <= 656d763a
    1290  1.9 0x0000007c             s3 <= 6f328859
    1291  1.9 0x00000080             s4 <= bdf49811
    1292  1.9 0x00000084             s5 <= 38399d48
    1293  1.9 0x00000088             fp <= 0000038f
    1297  1.9 0x0000008c             s2 <= 656d72ab
    1298  1.9 0x00000090             s3 <= 6f328bd6
    1299  1.9 0x00000094             s4 <= bdf49ba0
    1300  1.9 0x00000098             s5 <= 383999b9
    1301  1.9 0x0000009c             fp <= 0000038f
    1305  1.9 0x000000a0             s2 <= 9a9290e4
    1306  1.9 0x000000a4             s3 <= 6f328859
    1307  1.9 0x000000a8             s4 <= bdf49f2f
    1308  1.9 0x000000ac             s5 <= c7c669d6
    1309  1.9 0x000000b0             fp <= e3322217
    1313  1.9 0x000000b4             fp <= 489f9133
    1317  1.9 0x000000b8             s3 <= 27ad196a
    1318  1.9 0x000000bc             s6 <= 2bd1afbb
    1322  1.9 0x000000c0             s6 <= 913f1ed7
    1326  1.9 0x000000c4             s3 <= b69207bd
    1327  1.9 0x000000c8             fp <= 2bd1afbb
    1331  1.9 0x000000cc             fp <= 913f1ed7
    1335  1.9 0x000000d0             fp <= 4f33be06
    1339  1.9 0x000000d4             s3 <= f9a1b9bb
    1340  1.9 0x000000d8             fp <= 3265dc8e
    1344  1.9 0x000000dc             fp <= 97d34baa
    1348  1.9 0x000000e0             fp <= 55c7ead9
    1352  1.9 0x000000e4             s3 <= ac665362
    1353  1.9 0x000000e8             s4 <= 0000038f
    1357  1.9 0x000000ec             s1 <= e3322217
    1358  1.9 0x000000f0             s2 <= 9a928d55
    1359  1.9 0x000000f4             s3 <= ac6650ed
    1360  1.9 0x000000f8             s4 <= 0000038f
    1364  1.9 0x000000fc             s1 <= e33225a6
    1365  1.9 0x00000100             s2 <= 656d763a
    1366  1.9 0x00000104             s3 <= ac665362
    1367  1.9 0x00000108             s5 <= 0000038f
    1368  1.9 0x0000010c             t0 <= 00000000
    1371  1.9 0x00000110             s1 <= e3322935
    1372  1.9 0x00000114             s2 <= 656d72ab
    1373  1.9 0x00000118             s3 <= ac6650ed
    1374  1.9 0x0000011c             s5 <= 0000038f
    1375  1.9 0x00000120             t0 <= 00000000
    1378  1.9 0x00000124             s1 <= e3322cc4
    1379  1.9 0x00000128             s2 <= 9a9290e4
    1380  1.9 0x0000012c             s3 <= ac665362
    1381  1.9 0x00000130             t1 <= 0000000a
    1385  1.9 0x00000134               
    1390  1.9 0x00000138             sp <= 00002ffc
    1391  1.9 0x0000013c               
    1396  1.9 0x00000010               
$finish called at time : 26775332 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 8769.789 ; gain = 0.000 ; free physical = 2616 ; free virtual = 19437
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 8769.789 ; gain = 0.000 ; free physical = 2616 ; free virtual = 19437
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:00:43 . Memory (MB): peak = 8769.789 ; gain = 0.000 ; free physical = 2616 ; free virtual = 19437
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 8785.797 ; gain = 0.000 ; free physical = 2668 ; free virtual = 19496
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     203 12.0 0x00000004             sp <= 00003000
     204  6.5 0x00000008             sp <= 00002ffc
     205  4.6 0x0000000c             ra <= 00000010
     210  5.0 0x00000014             sp <= 00002fd4
     214  4.8 0x00000018             a5 <= 00002fd4
     215  4.1 0x0000001c             a4 <= 0000038f
     219  4.1 0x00000020               mem[00000fd4] <= 0000038f
     220  3.7 0x00000024             a1 <= 0000000a
     221  3.4 0x00000028             t1 <= 00000000
     222  3.2 0x0000002c             fp <= 000004d2
     223  2.8 0x00000030             s1 <= 00000224
     224  2.6 0x00000034             s2 <= 00001000
     228  2.7 0x00000038             s2 <= 00000911
     229  2.6 0x0000003c             s3 <= 000003b4
     230  2.5 0x00000040             s4 <= 00000306
     231  2.4 0x00000044             s5 <= 000001b0
     232  2.3 0x00000048             fp <= 00136864
     233  2.3 0x0000004c             s1 <= 002192f4
     234  2.2 0x00000050             s2 <= 000b3238
     235  2.1 0x00000054             s3 <= 00051a20
     236  2.1 0x00000058             s4 <= 00000000
     237  2.0 0x0000005c             s5 <= 00000000
     238  2.0 0x00000060             fp <= 0034fb58
     242  2.1 0x00000064             s2 <= ffd636e0
     243  2.0 0x00000068             s3 <= 0031e178
     244  2.0 0x0000006c             s4 <= 0034fb58
     245  2.0 0x00000070             s5 <= ffcb04a8
     246  1.9 0x00000074             fp <= 00568e4c
     247  1.9 0x00000078             s2 <= 005ec478
[        247] Error: wrong result written. Expected to write 0x0080576c, but wrote 0x005ec478
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 5983665 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 8785.797 ; gain = 0.000 ; free physical = 2589 ; free virtual = 19425
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 8807.805 ; gain = 0.000 ; free physical = 2648 ; free virtual = 19493
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     210  2.2 0x00000020               mem[0000038c] <= 00000000
     211  2.1 0x00000024             a1 <= 0000000a
     212  2.0 0x00000028             t1 <= 00000000
     213  1.9 0x0000002c             fp <= 000004d2
     214  1.8 0x00000030             s1 <= 00000224
     215  1.7 0x00000034             s2 <= 00001000
     216  1.7 0x00000038             s2 <= 00000911
     217  1.6 0x0000003c             s3 <= 000003b4
     218  1.6 0x00000040             s4 <= 00000306
     219  1.6 0x00000044             s5 <= 000001b0
     220  1.5 0x00000048             fp <= 00136864
     221  1.5 0x0000004c             s1 <= 002192f4
     222  1.5 0x00000050             s2 <= 000b3238
     223  1.4 0x00000054             s3 <= 00051a20
     224  1.4 0x00000058             s4 <= 00000000
     225  1.4 0x0000005c             s5 <= 00000000
     226  1.4 0x00000060             fp <= 0034fb58
     227  1.4 0x00000064             s2 <= 002192f4
[        227] Error: wrong result written. Expected to write 0xffd636e0, but wrote 0x002192f4
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 5650333 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 8807.805 ; gain = 0.000 ; free physical = 2576 ; free virtual = 19427
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 8827.816 ; gain = 0.000 ; free physical = 2631 ; free virtual = 19485
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     210  2.2 0x00000020               mem[0000038c] <= 00000000
     211  2.1 0x00000024             a1 <= 0000000a
     212  2.0 0x00000028             t1 <= 00000000
     213  1.9 0x0000002c             fp <= 000004d2
     214  1.8 0x00000030             s1 <= 00000224
     215  1.7 0x00000034             s2 <= 00001000
     216  1.7 0x00000038             s2 <= 00000911
     217  1.6 0x0000003c             s3 <= 000003b4
     218  1.6 0x00000040             s4 <= 00000306
     219  1.6 0x00000044             s5 <= 000001b0
     220  1.5 0x00000048             fp <= 00136864
     221  1.5 0x0000004c             s1 <= 002192f4
     222  1.5 0x00000050             s2 <= 000b3238
     223  1.4 0x00000054             s3 <= 00051a20
     224  1.4 0x00000058             s4 <= 00000000
     225  1.4 0x0000005c             s5 <= 00000000
     226  1.4 0x00000060             fp <= 0034fb58
     227  1.4 0x00000064             s2 <= 002192f4
[        227] Error: wrong result written. Expected to write 0xffd636e0, but wrote 0x002192f4
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 5650333 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 8827.816 ; gain = 0.000 ; free physical = 2552 ; free virtual = 19414
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 8848.828 ; gain = 0.000 ; free physical = 2619 ; free virtual = 19482
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00000010
[        208] Error: wrong result written. Expected to write 0x00002fd4, but wrote 0x00000010
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 5333666 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 8848.828 ; gain = 0.000 ; free physical = 2556 ; free virtual = 19428
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 8873.836 ; gain = 0.000 ; free physical = 2598 ; free virtual = 19475
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     210  2.2 0x00000020               mem[00000fd4] <= 00000000
     211  2.1 0x00000024             a1 <= 0000000a
     212  2.0 0x00000028             t1 <= 00000000
     213  1.9 0x0000002c             fp <= 000004d2
     214  1.8 0x00000030             s1 <= 00000224
     215  1.7 0x00000034             s2 <= 00001000
     216  1.7 0x00000038             s2 <= 00000911
     217  1.6 0x0000003c             s3 <= 000003b4
     218  1.6 0x00000040             s4 <= 00000306
     219  1.6 0x00000044             s5 <= 000001b0
     220  1.5 0x00000048             fp <= 00136864
     221  1.5 0x0000004c             s1 <= 002192f4
     222  1.5 0x00000050             s2 <= 000b3238
     223  1.4 0x00000054             s3 <= 00051a20
     224  1.4 0x00000058             s4 <= 00000000
     225  1.4 0x0000005c             s5 <= 00000000
     226  1.4 0x00000060             fp <= 0034fb58
     230  1.5 0x00000064             s2 <= ffd636e0
     231  1.5 0x00000068             s3 <= 0031e178
     232  1.4 0x0000006c             s4 <= 0034fb58
     233  1.4 0x00000070             s5 <= ffcb04a8
     234  1.4 0x00000074             fp <= 00568e4c
     235  1.4 0x00000078             s2 <= 0080576c
     236  1.4 0x0000007c             s3 <= 00676f34
     237  1.4 0x00000080             s4 <= 008b89a4
     238  1.4 0x00000084             s5 <= 008b89a4
     239  1.3 0x00000088             fp <= 00000000
     243  1.4 0x0000008c             s2 <= 0080576c
     244  1.4 0x00000090             s3 <= 00676f34
     245  1.4 0x00000094             s4 <= 008b89a4
     246  1.4 0x00000098             s5 <= 008b89a4
     247  1.4 0x0000009c             fp <= 00000000
     248  1.4 0x000000a0             s2 <= ff7fd868
[        248] Error: wrong result written. Expected to write 0xff7fa894, but wrote 0xff7fd868
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 6000332 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 8873.836 ; gain = 0.000 ; free physical = 2525 ; free virtual = 19405
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 8873.836 ; gain = 0.000 ; free physical = 2606 ; free virtual = 19480
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     210  2.2 0x00000020               mem[00000fd4] <= 00000000
     211  2.1 0x00000024             a1 <= 0000000a
     212  2.0 0x00000028             t1 <= 00000000
     213  1.9 0x0000002c             fp <= 000004d2
     214  1.8 0x00000030             s1 <= 00000224
     215  1.7 0x00000034             s2 <= 00001000
     216  1.7 0x00000038             s2 <= 00000911
     217  1.6 0x0000003c             s3 <= 000003b4
     218  1.6 0x00000040             s4 <= 00000306
     219  1.6 0x00000044             s5 <= 000001b0
     220  1.5 0x00000048             fp <= 00136864
     221  1.5 0x0000004c             s1 <= 002192f4
     222  1.5 0x00000050             s2 <= 000b3238
     223  1.4 0x00000054             s3 <= 00051a20
     224  1.4 0x00000058             s4 <= 00000000
     225  1.4 0x0000005c             s5 <= 00000000
     226  1.4 0x00000060             fp <= 0034fb58
     230  1.5 0x00000064             s2 <= ffd636e0
     231  1.5 0x00000068             s3 <= 0031e178
     232  1.4 0x0000006c             s4 <= 0034fb58
     233  1.4 0x00000070             s5 <= ffcb04a8
     234  1.4 0x00000074             fp <= 00568e4c
     235  1.4 0x00000078             s2 <= 0080576c
     236  1.4 0x0000007c             s3 <= 00676f34
     237  1.4 0x00000080             s4 <= 008b89a4
     238  1.4 0x00000084             s5 <= 008b89a4
     239  1.3 0x00000088             fp <= 00000000
     243  1.4 0x0000008c             s2 <= 0080576c
     244  1.4 0x00000090             s3 <= 00676f34
     245  1.4 0x00000094             s4 <= 008b89a4
     246  1.4 0x00000098             s5 <= 008b89a4
     247  1.4 0x0000009c             fp <= 00000000
     248  1.4 0x000000a0             s2 <= ff7fd868
[        248] Error: wrong result written. Expected to write 0xff7fa894, but wrote 0xff7fd868
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 6000332 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 8873.836 ; gain = 0.000 ; free physical = 2518 ; free virtual = 19395
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 8909.859 ; gain = 0.000 ; free physical = 2606 ; free virtual = 19484
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     201 10.0 0x00000004             sp <= 00003000
     202  5.5 0x00000008             sp <= 00002ffc
     203  4.0 0x0000000c             ra <= 00000010
     208  4.5 0x00000014             sp <= 00002fd4
     210  4.0 0x00000018             a5 <= 00002fd4
     211  3.5 0x0000001c             a4 <= 0000038f
     212  3.1 0x00000020               mem[00000fd4] <= 00000000
     213  2.8 0x00000024             a1 <= 0000000a
     214  2.6 0x00000028             t1 <= 00000000
     215  2.5 0x0000002c             fp <= 000004d2
     216  2.3 0x00000030             s1 <= 00000224
     217  2.2 0x00000034             s2 <= 00001000
     219  2.2 0x00000038             s2 <= 00000911
     220  2.1 0x0000003c             s3 <= 000003b4
     221  2.0 0x00000040             s4 <= 00000306
     222  2.0 0x00000044             s5 <= 000001b0
     223  1.8 0x00000048             fp <= 00136864
     224  1.8 0x0000004c             s1 <= 002192f4
     225  1.8 0x00000050             s2 <= 000b3238
     226  1.7 0x00000054             s3 <= 00051a20
     227  1.7 0x00000058             s4 <= 00000000
     228  1.6 0x0000005c             s5 <= 00000000
     229  1.6 0x00000060             fp <= 0034fb58
     233  1.7 0x00000064             s2 <= ffd636e0
     234  1.7 0x00000068             s3 <= 0031e178
     235  1.7 0x0000006c             s4 <= 0034fb58
     236  1.6 0x00000070             s5 <= ffcb04a8
     237  1.6 0x00000074             fp <= 00568e4c
     239  1.6 0x00000078             s2 <= 0080576c
     240  1.6 0x0000007c             s3 <= 00676f34
     241  1.6 0x00000080             s4 <= 008b89a4
     242  1.6 0x00000084             s5 <= 008b89a4
     243  1.5 0x00000088             fp <= 00000000
     247  1.6 0x0000008c             s2 <= 0080576c
     248  1.6 0x00000090             s3 <= 00676f34
     249  1.6 0x00000094             s4 <= 008b89a4
     250  1.6 0x00000098             s5 <= 008b89a4
     251  1.5 0x0000009c             fp <= 00000000
     255  1.6 0x000000a0             s2 <= ff7fa894
     256  1.6 0x000000a4             s3 <= 00676f34
     257  1.6 0x000000a8             s4 <= 008b89a4
     258  1.6 0x000000ac             s5 <= ff74765c
     259  1.6 0x000000b0             fp <= 002192f4
     261  1.6 0x000000b4             fp <= 00a1ea60
     262  1.6 0x000000b8             s3 <= 0046fdc0
[        262] Error: wrong result written. Expected to write 0x00c68554, but wrote 0x0046fdc0
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 6233666 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 8909.859 ; gain = 0.000 ; free physical = 2522 ; free virtual = 19407
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 8936.871 ; gain = 0.000 ; free physical = 2590 ; free virtual = 19481
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     201 10.0 0x00000004             sp <= 00003000
     202  5.5 0x00000008             sp <= 00002ffc
     203  4.0 0x0000000c             ra <= 00000010
     208  4.5 0x00000014             sp <= 00002fd4
     210  4.0 0x00000018             a5 <= 00002fd4
     211  3.5 0x0000001c             a4 <= 0000038f
     212  3.1 0x00000020               mem[00000fd4] <= 00000000
     213  2.8 0x00000024             a1 <= 0000000a
     214  2.6 0x00000028             t1 <= 00000000
     215  2.5 0x0000002c             fp <= 000004d2
     216  2.3 0x00000030             s1 <= 00000224
     217  2.2 0x00000034             s2 <= 00001000
     219  2.2 0x00000038             s2 <= 00000911
     220  2.1 0x0000003c             s3 <= 000003b4
     221  2.0 0x00000040             s4 <= 00000306
     222  2.0 0x00000044             s5 <= 000001b0
     223  1.8 0x00000048             fp <= 00136864
     224  1.8 0x0000004c             s1 <= 002192f4
     225  1.8 0x00000050             s2 <= 000b3238
     226  1.7 0x00000054             s3 <= 00051a20
     227  1.7 0x00000058             s4 <= 00000000
     228  1.6 0x0000005c             s5 <= 00000000
     229  1.6 0x00000060             fp <= 0034fb58
     233  1.7 0x00000064             s2 <= ffd636e0
     234  1.7 0x00000068             s3 <= 0031e178
     235  1.7 0x0000006c             s4 <= 0034fb58
     236  1.6 0x00000070             s5 <= ffcb04a8
     237  1.6 0x00000074             fp <= 00568e4c
     239  1.6 0x00000078             s2 <= 0080576c
     240  1.6 0x0000007c             s3 <= 00676f34
     241  1.6 0x00000080             s4 <= 008b89a4
     242  1.6 0x00000084             s5 <= 008b89a4
     243  1.5 0x00000088             fp <= 00000000
     247  1.6 0x0000008c             s2 <= 0080576c
     248  1.6 0x00000090             s3 <= 00676f34
     249  1.6 0x00000094             s4 <= 008b89a4
     250  1.6 0x00000098             s5 <= 008b89a4
     251  1.5 0x0000009c             fp <= 00000000
     255  1.6 0x000000a0             s2 <= ff7fa894
     256  1.6 0x000000a4             s3 <= 00676f34
     257  1.6 0x000000a8             s4 <= 008b89a4
     258  1.6 0x000000ac             s5 <= ff74765c
     259  1.6 0x000000b0             fp <= 002192f4
     261  1.6 0x000000b4             fp <= 00a1ea60
     262  1.6 0x000000b8             s3 <= 0046fdc0
[        262] Error: wrong result written. Expected to write 0x00c68554, but wrote 0x0046fdc0
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 6233666 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 8936.871 ; gain = 0.000 ; free physical = 2518 ; free virtual = 19414
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 8944.875 ; gain = 0.000 ; free physical = 2592 ; free virtual = 19480
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     210  2.2 0x00000020               mem[00000fd4] <= 00000000
     211  2.1 0x00000024             a1 <= 0000000a
     212  2.0 0x00000028             t1 <= 00000000
     213  1.9 0x0000002c             fp <= 000004d2
     214  1.8 0x00000030             s1 <= 00000224
     215  1.7 0x00000034             s2 <= 00001000
     216  1.7 0x00000038             s2 <= 00000911
     217  1.6 0x0000003c             s3 <= 000003b4
     218  1.6 0x00000040             s4 <= 00000306
     219  1.6 0x00000044             s5 <= 000001b0
     220  1.5 0x00000048             fp <= 00136864
     221  1.5 0x0000004c             s1 <= 002192f4
     222  1.5 0x00000050             s2 <= 000b3238
     223  1.4 0x00000054             s3 <= 00051a20
     224  1.4 0x00000058             s4 <= 00000000
     225  1.4 0x0000005c             s5 <= 00000000
     226  1.4 0x00000060             fp <= 0034fb58
     230  1.5 0x00000064             s2 <= ffd636e0
     231  1.5 0x00000068             s3 <= 0031e178
     232  1.4 0x0000006c             s4 <= 0034fb58
     233  1.4 0x00000070             s5 <= ffcb04a8
     234  1.4 0x00000074             fp <= 00568e4c
     235  1.4 0x00000078             s2 <= 0080576c
     236  1.4 0x0000007c             s3 <= 00676f34
     237  1.4 0x00000080             s4 <= 008b89a4
     238  1.4 0x00000084             s5 <= 008b89a4
     239  1.3 0x00000088             fp <= 00000000
     243  1.4 0x0000008c             s2 <= 0080576c
     244  1.4 0x00000090             s3 <= 00676f34
     245  1.4 0x00000094             s4 <= 008b89a4
     246  1.4 0x00000098             s5 <= 008b89a4
     247  1.4 0x0000009c             fp <= 00000000
     251  1.4 0x000000a0             s2 <= ff7fa894
     252  1.4 0x000000a4             s3 <= 00676f34
     253  1.4 0x000000a8             s4 <= 008b89a4
     254  1.4 0x000000ac             s5 <= ff74765c
     255  1.4 0x000000b0             fp <= 002192f4
     256  1.4 0x000000b4             fp <= 00a1ea60
     257  1.4 0x000000b8             s3 <= 0046fdc0
[        257] Error: wrong result written. Expected to write 0x00c68554, but wrote 0x0046fdc0
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 6150332 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 8944.875 ; gain = 0.000 ; free physical = 2515 ; free virtual = 19410
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 8960.883 ; gain = 0.000 ; free physical = 2578 ; free virtual = 19478
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     210  2.2 0x00000020               mem[00000fd4] <= 00000000
     211  2.1 0x00000024             a1 <= 0000000a
     212  2.0 0x00000028             t1 <= 00000000
     213  1.9 0x0000002c             fp <= 000004d2
     214  1.8 0x00000030             s1 <= 00000224
     215  1.7 0x00000034             s2 <= 00001000
     216  1.7 0x00000038             s2 <= 00000911
     217  1.6 0x0000003c             s3 <= 000003b4
     218  1.6 0x00000040             s4 <= 00000306
     219  1.6 0x00000044             s5 <= 000001b0
     220  1.5 0x00000048             fp <= 00136864
     221  1.5 0x0000004c             s1 <= 002192f4
     222  1.5 0x00000050             s2 <= 000b3238
     223  1.4 0x00000054             s3 <= 00051a20
     224  1.4 0x00000058             s4 <= 00000000
     225  1.4 0x0000005c             s5 <= 00000000
     226  1.4 0x00000060             fp <= 0034fb58
     230  1.5 0x00000064             s2 <= ffd636e0
     231  1.5 0x00000068             s3 <= 0031e178
     232  1.4 0x0000006c             s4 <= 0034fb58
     233  1.4 0x00000070             s5 <= ffcb04a8
     234  1.4 0x00000074             fp <= 00568e4c
     235  1.4 0x00000078             s2 <= 0080576c
     236  1.4 0x0000007c             s3 <= 00676f34
     237  1.4 0x00000080             s4 <= 008b89a4
     238  1.4 0x00000084             s5 <= 008b89a4
     239  1.3 0x00000088             fp <= 00000000
     243  1.4 0x0000008c             s2 <= 0080576c
     244  1.4 0x00000090             s3 <= 00676f34
     245  1.4 0x00000094             s4 <= 008b89a4
     246  1.4 0x00000098             s5 <= 008b89a4
     247  1.4 0x0000009c             fp <= 00000000
     251  1.4 0x000000a0             s2 <= ff7fa894
     252  1.4 0x000000a4             s3 <= 00676f34
     253  1.4 0x000000a8             s4 <= 008b89a4
     254  1.4 0x000000ac             s5 <= ff74765c
     255  1.4 0x000000b0             fp <= 002192f4
     256  1.4 0x000000b4             fp <= 00a1ea60
     257  1.4 0x000000b8             s3 <= 0046fdc0
[        257] Error: wrong result written. Expected to write 0x00c68554, but wrote 0x0046fdc0
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 6150332 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 8960.883 ; gain = 0.000 ; free physical = 2511 ; free virtual = 19417
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 8976.891 ; gain = 0.000 ; free physical = 2578 ; free virtual = 19476
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     210  2.2 0x00000020               mem[00000fd4] <= 00000000
     211  2.1 0x00000024             a1 <= 0000000a
     212  2.0 0x00000028             t1 <= 00000000
     213  1.9 0x0000002c             fp <= 000004d2
     214  1.8 0x00000030             s1 <= 00000224
     215  1.7 0x00000034             s2 <= 00001000
     216  1.7 0x00000038             s2 <= 00000911
     217  1.6 0x0000003c             s3 <= 000003b4
     218  1.6 0x00000040             s4 <= 00000306
     219  1.6 0x00000044             s5 <= 000001b0
     220  1.5 0x00000048             fp <= 00136864
     221  1.5 0x0000004c             s1 <= 002192f4
     222  1.5 0x00000050             s2 <= 000b3238
     223  1.4 0x00000054             s3 <= 00051a20
     224  1.4 0x00000058             s4 <= 00000000
     225  1.4 0x0000005c             s5 <= 00000000
     226  1.4 0x00000060             fp <= 0034fb58
     230  1.5 0x00000064             s2 <= ffd636e0
     231  1.5 0x00000068             s3 <= 0031e178
     232  1.4 0x0000006c             s4 <= 0034fb58
     233  1.4 0x00000070             s5 <= ffcb04a8
     234  1.4 0x00000074             fp <= 00568e4c
     235  1.4 0x00000078             s2 <= 0080576c
     236  1.4 0x0000007c             s3 <= 00676f34
     237  1.4 0x00000080             s4 <= 008b89a4
     238  1.4 0x00000084             s5 <= 008b89a4
     239  1.3 0x00000088             fp <= 00000000
     243  1.4 0x0000008c             s2 <= 0080576c
     244  1.4 0x00000090             s3 <= 00676f34
     245  1.4 0x00000094             s4 <= 008b89a4
     246  1.4 0x00000098             s5 <= 008b89a4
     247  1.4 0x0000009c             fp <= 00000000
     251  1.4 0x000000a0             s2 <= ff7fa894
     252  1.4 0x000000a4             s3 <= 00676f34
     253  1.4 0x000000a8             s4 <= 008b89a4
     254  1.4 0x000000ac             s5 <= ff74765c
     255  1.4 0x000000b0             fp <= 002192f4
     256  1.4 0x000000b4             fp <= 00a1ea60
     257  1.4 0x000000b8             s3 <= 0046fdc0
[        257] Error: wrong result written. Expected to write 0x00c68554, but wrote 0x0046fdc0
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 6150332 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 8976.891 ; gain = 0.000 ; free physical = 2509 ; free virtual = 19412
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 8992.898 ; gain = 0.000 ; free physical = 2563 ; free virtual = 19468
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     210  2.2 0x00000020               mem[00000fd4] <= 00000000
     211  2.1 0x00000024             a1 <= 0000000a
     212  2.0 0x00000028             t1 <= 00000000
     213  1.9 0x0000002c             fp <= 000004d2
     214  1.8 0x00000030             s1 <= 00000224
     215  1.7 0x00000034             s2 <= 00001000
     216  1.7 0x00000038             s2 <= 00000911
     217  1.6 0x0000003c             s3 <= 000003b4
     218  1.6 0x00000040             s4 <= 00000306
     219  1.6 0x00000044             s5 <= 000001b0
     220  1.5 0x00000048             fp <= 00136864
     221  1.5 0x0000004c             s1 <= 002192f4
     222  1.5 0x00000050             s2 <= 000b3238
     223  1.4 0x00000054             s3 <= 00051a20
     224  1.4 0x00000058             s4 <= 00000000
     225  1.4 0x0000005c             s5 <= 00000000
     226  1.4 0x00000060             fp <= 0034fb58
     230  1.5 0x00000064             s2 <= ffd636e0
     231  1.5 0x00000068             s3 <= 0031e178
     232  1.4 0x0000006c             s4 <= 0034fb58
     233  1.4 0x00000070             s5 <= ffcb04a8
     234  1.4 0x00000074             fp <= 00568e4c
     235  1.4 0x00000078             s2 <= 0080576c
     236  1.4 0x0000007c             s3 <= 00676f34
     237  1.4 0x00000080             s4 <= 008b89a4
     238  1.4 0x00000084             s5 <= 008b89a4
     239  1.3 0x00000088             fp <= 00000000
     243  1.4 0x0000008c             s2 <= 0080576c
     244  1.4 0x00000090             s3 <= 00676f34
     245  1.4 0x00000094             s4 <= 008b89a4
     246  1.4 0x00000098             s5 <= 008b89a4
     247  1.4 0x0000009c             fp <= 00000000
     249  1.4 0x000000a0             s2 <= ff7fa894
     250  1.4 0x000000a4             s3 <= 00676f34
     251  1.4 0x000000a8             s4 <= 008b89a4
     252  1.4 0x000000ac             s5 <= ff74765c
     253  1.3 0x000000b0             fp <= 002192f4
     254  1.3 0x000000b4             fp <= 00a1ea60
     255  1.3 0x000000b8             s3 <= 0046fdc0
[        255] Error: wrong result written. Expected to write 0x00c68554, but wrote 0x0046fdc0
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 6116999 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 8992.898 ; gain = 0.000 ; free physical = 2486 ; free virtual = 19401
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 9008.906 ; gain = 0.000 ; free physical = 2553 ; free virtual = 19465
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     210  2.2 0x00000020               mem[00000fd4] <= 00000000
     211  2.1 0x00000024             a1 <= 0000000a
     212  2.0 0x00000028             t1 <= 00000000
     213  1.9 0x0000002c             fp <= 000004d2
     214  1.8 0x00000030             s1 <= 00000224
     215  1.7 0x00000034             s2 <= 00001000
     216  1.7 0x00000038             s2 <= 00000911
     217  1.6 0x0000003c             s3 <= 000003b4
     218  1.6 0x00000040             s4 <= 00000306
     219  1.6 0x00000044             s5 <= 000001b0
     220  1.5 0x00000048             fp <= 00136864
     221  1.5 0x0000004c             s1 <= 002192f4
     222  1.5 0x00000050             s2 <= 000b3238
     223  1.4 0x00000054             s3 <= 00051a20
     224  1.4 0x00000058             s4 <= 00000000
     225  1.4 0x0000005c             s5 <= 00000000
     226  1.4 0x00000060             fp <= 0034fb58
     230  1.5 0x00000064             s2 <= ffd636e0
     231  1.5 0x00000068             s3 <= 0031e178
     232  1.4 0x0000006c             s4 <= 0034fb58
     233  1.4 0x00000070             s5 <= ffcb04a8
     234  1.4 0x00000074             fp <= 00568e4c
     235  1.4 0x00000078             s2 <= 0080576c
     236  1.4 0x0000007c             s3 <= 00676f34
     237  1.4 0x00000080             s4 <= 008b89a4
     238  1.4 0x00000084             s5 <= 008b89a4
     239  1.3 0x00000088             fp <= 00000000
     243  1.4 0x0000008c             s2 <= 0080576c
     244  1.4 0x00000090             s3 <= 00676f34
     245  1.4 0x00000094             s4 <= 008b89a4
     246  1.4 0x00000098             s5 <= 008b89a4
     247  1.4 0x0000009c             fp <= 00000000
     249  1.4 0x000000a0             s2 <= ff7fa894
     250  1.4 0x000000a4             s3 <= 00676f34
     251  1.4 0x000000a8             s4 <= 008b89a4
     252  1.4 0x000000ac             s5 <= ff74765c
     253  1.3 0x000000b0             fp <= 002192f4
     254  1.3 0x000000b4             fp <= 00a1ea60
     255  1.3 0x000000b8             s3 <= 00c68554
     256  1.3 0x000000bc             s6 <= 004325e8
[        256] Error: wrong result written. Expected to write 0x00c37d54, but wrote 0x004325e8
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 6133666 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 9008.906 ; gain = 0.000 ; free physical = 2477 ; free virtual = 19395
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 9032.918 ; gain = 0.000 ; free physical = 2539 ; free virtual = 19460
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     210  2.2 0x00000020               mem[00000fd4] <= 00000000
     211  2.1 0x00000024             a1 <= 0000000a
     212  2.0 0x00000028             t1 <= 00000000
     213  1.9 0x0000002c             fp <= 000004d2
     214  1.8 0x00000030             s1 <= 00000224
     215  1.7 0x00000034             s2 <= 00001000
     216  1.7 0x00000038             s2 <= 00000911
     217  1.6 0x0000003c             s3 <= 000003b4
     218  1.6 0x00000040             s4 <= 00000306
     219  1.6 0x00000044             s5 <= 000001b0
     220  1.5 0x00000048             fp <= 00136864
     221  1.5 0x0000004c             s1 <= 002192f4
     222  1.5 0x00000050             s2 <= 000b3238
     223  1.4 0x00000054             s3 <= 00051a20
     224  1.4 0x00000058             s4 <= 00000000
     225  1.4 0x0000005c             s5 <= 00000000
     226  1.4 0x00000060             fp <= 0034fb58
     230  1.5 0x00000064             s2 <= ffd636e0
     231  1.5 0x00000068             s3 <= 0031e178
     232  1.4 0x0000006c             s4 <= 0034fb58
     233  1.4 0x00000070             s5 <= ffcb04a8
     234  1.4 0x00000074             fp <= 00568e4c
     235  1.4 0x00000078             s2 <= 0080576c
     236  1.4 0x0000007c             s3 <= 00676f34
     237  1.4 0x00000080             s4 <= 008b89a4
     238  1.4 0x00000084             s5 <= 008b89a4
     239  1.3 0x00000088             fp <= 00000000
     243  1.4 0x0000008c             s2 <= 0080576c
     244  1.4 0x00000090             s3 <= 00676f34
     245  1.4 0x00000094             s4 <= 008b89a4
     246  1.4 0x00000098             s5 <= 008b89a4
     247  1.4 0x0000009c             fp <= 00000000
     249  1.4 0x000000a0             s2 <= ff7fa894
     250  1.4 0x000000a4             s3 <= 00676f34
     251  1.4 0x000000a8             s4 <= 008b89a4
     252  1.4 0x000000ac             s5 <= ff74765c
     253  1.3 0x000000b0             fp <= 002192f4
     254  1.3 0x000000b4             fp <= 00a1ea60
     255  1.3 0x000000b8             s3 <= 00c68554
     256  1.3 0x000000bc             s6 <= 00c37d54
     257  1.3 0x000000c0             s6 <= 0143d4c0
     258  1.3 0x000000c4             s3 <= 00c68554
[        258] Error: wrong result written. Expected to write 0x01855194, but wrote 0x00c68554
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 6166999 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 9032.918 ; gain = 0.000 ; free physical = 2464 ; free virtual = 19388
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 9040.922 ; gain = 0.000 ; free physical = 2536 ; free virtual = 19462
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     203 12.0 0x00000004             sp <= 00003000
     207  8.0 0x00000008             sp <= 00002ffc
     208  4.5 0x0000000c             ra <= 00000010
     213  4.6 0x00000014             sp <= 00002fd4
     217  4.5 0x00000018             a5 <= 00002fd4
     218  4.0 0x0000001c             a4 <= 0000038f
     222  4.0 0x00000020               mem[00000fd4] <= 0000038f
     223  3.4 0x00000024             a1 <= 0000000a
     224  3.1 0x00000028             t1 <= 00000000
     225  3.0 0x0000002c             fp <= 000004d2
     226  2.8 0x00000030             s1 <= 00000224
     227  2.7 0x00000034             s2 <= 00001000
     231  2.8 0x00000038             s2 <= 00000911
     232  2.6 0x0000003c             s3 <= 000003b4
     233  2.5 0x00000040             s4 <= 00000306
     234  2.5 0x00000044             s5 <= 000001b0
     235  2.4 0x00000048             fp <= 00136864
     236  2.3 0x0000004c             s1 <= 002192f4
     237  2.2 0x00000050             s2 <= 000b3238
     238  2.2 0x00000054             s3 <= 00051a20
     239  2.1 0x00000058             s4 <= 00000000
     240  2.1 0x0000005c             s5 <= 00000000
     241  2.0 0x00000060             fp <= 0034fb58
     245  2.1 0x00000064             s2 <= ffd636e0
     246  2.1 0x00000068             s3 <= 0031e178
     247  2.0 0x0000006c             s4 <= 0034fb58
     248  2.0 0x00000070             s5 <= ffcb04a8
     249  2.0 0x00000074             fp <= 00568e4c
     253  2.0 0x00000078             s2 <= 0080576c
     254  2.0 0x0000007c             s3 <= 00676f34
     255  1.9 0x00000080             s4 <= 008b89a4
     256  1.9 0x00000084             s5 <= 008b89a4
     257  1.9 0x00000088             fp <= 0000038f
     261  1.9 0x0000008c             s2 <= 008053dd
     262  1.9 0x00000090             s3 <= 00676cbb
     263  1.9 0x00000094             s4 <= 008b8d33
     264  1.9 0x00000098             s5 <= 008b8615
     265  1.8 0x0000009c             fp <= 0000038f
     269  1.9 0x000000a0             s2 <= ff7fafb2
     270  1.9 0x000000a4             s3 <= 00676f34
     271  1.8 0x000000a8             s4 <= 008b90c2
     272  1.8 0x000000ac             s5 <= ff747d7a
     273  1.8 0x000000b0             fp <= 00219683
     277  1.8 0x000000b4             fp <= 00a1e6d1
     281  1.9 0x000000b8             s3 <= 00c689e5
     282  1.9 0x000000bc             s6 <= 00c379c5
     286  1.9 0x000000c0             s6 <= 0143ca13
     290  2.0 0x000000c4             s3 <= 018543f6
     291  1.9 0x000000c8             fp <= 00c379c5
     295  2.0 0x000000cc             fp <= 0143ca13
     299  2.0 0x000000d0             fp <= 01cf5ad5
     303  2.0 0x000000d4             s3 <= 004a1923
     304  2.0 0x000000d8             fp <= 01f0edc9
     308  2.1 0x000000dc             fp <= 02713e17
     312  2.1 0x000000e0             fp <= 02fcced9
     316  2.1 0x000000e4             s3 <= 02b6d7fa
     317  2.1 0x000000e8             s4 <= 0000038f
     321  2.1 0x000000ec             s1 <= 00219683
     322  2.1 0x000000f0             s2 <= ff7fac23
     323  2.1 0x000000f4             s3 <= 02b6d475
     324  2.1 0x000000f8             s4 <= 0000038f
     328  2.1 0x000000fc             s1 <= 00219a12
     329  2.1 0x00000100             s2 <= 0080576c
     330  2.1 0x00000104             s3 <= 02b6d7fa
     331  2.0 0x00000108             s5 <= 0000038f
     332  2.0 0x0000010c             t0 <= 00000000
     335  2.0 0x00000110             s1 <= 00219da1
     336  2.0 0x00000114             s2 <= 008053dd
     337  2.0 0x00000118             s3 <= 02b6d475
     338  2.0 0x0000011c             s5 <= 0000038f
     339  2.0 0x00000120             t0 <= 00000000
     342  2.0 0x00000124             s1 <= 0021a130
     343  2.0 0x00000128             s2 <= ff7fafb2
     344  2.0 0x0000012c             s3 <= 02b6d7fa
     345  2.0 0x00000130             t1 <= 00000001
     349  2.0 0x00000134               
     354  2.0 0x00000048             fp <= db61e360
     355  2.0 0x0000004c             s1 <= 0bcc11d4
     356  2.0 0x00000050             s2 <= a8aa92a6
     357  2.0 0x00000054             s3 <= 000ca9e1
     358  2.0 0x00000058             s4 <= 803c199d
     359  2.0 0x0000005c             s5 <= 67cda020
     360  1.9 0x00000060             fp <= e72df534
     364  2.0 0x00000064             s2 <= c17c9d72
     365  2.0 0x00000068             s3 <= e7215cd5
     366  1.9 0x0000006c             s4 <= 676a0ed1
     367  1.9 0x00000070             s5 <= 809faaec
     368  1.9 0x00000074             fp <= f2fa0708
     372  1.9 0x00000078             s2 <= 317d6996
     373  1.9 0x0000007c             s3 <= 15db5bdd
     374  1.9 0x00000080             s4 <= 5a6415d9
     375  1.9 0x00000084             s5 <= 725a5c1c
     376  1.9 0x00000088             fp <= 0000038f
     380  1.9 0x0000008c             s2 <= 317d6607
     381  1.9 0x00000090             s3 <= 15db5852
     382  1.9 0x00000094             s4 <= 5a641968
     383  1.9 0x00000098             s5 <= 725a588d
     384  1.9 0x0000009c             fp <= 0000038f
     388  1.9 0x000000a0             s2 <= ce829d88
     389  1.9 0x000000a4             s3 <= 15db5bdd
     390  1.9 0x000000a8             s4 <= 5a641cf7
     391  1.9 0x000000ac             s5 <= 8da5ab02
     392  1.9 0x000000b0             fp <= 0bcc1563
     396  1.9 0x000000b4             fp <= 3d4977db
     400  1.9 0x000000b8             s3 <= 28922c06
     401  1.9 0x000000bc             s6 <= 491589af
     405  1.9 0x000000c0             s6 <= 7a92ec27
     409  1.9 0x000000c4             s3 <= 5200c021
     410  1.9 0x000000c8             fp <= 491589af
     414  1.9 0x000000cc             fp <= 7a92ec27
     418  2.0 0x000000d0             fp <= d4f7091e
     422  2.0 0x000000d4             s3 <= 86f7c93f
     423  2.0 0x000000d8             fp <= e0c31af2
     427  2.0 0x000000dc             fp <= 12407d6a
     431  2.0 0x000000e0             fp <= 6ca49a61
     435  2.0 0x000000e4             s3 <= ea53535e
     436  2.0 0x000000e8             s4 <= 0000038f
     440  2.0 0x000000ec             s1 <= 0bcc1563
     441  2.0 0x000000f0             s2 <= ce8299f9
     442  2.0 0x000000f4             s3 <= ea5350d1
     443  2.0 0x000000f8             s4 <= 0000038f
     447  2.0 0x000000fc             s1 <= 0bcc18f2
     448  2.0 0x00000100             s2 <= 317d6996
     449  2.0 0x00000104             s3 <= ea53535e
     450  2.0 0x00000108             s5 <= 0000038f
     451  2.0 0x0000010c             t0 <= 00000000
     454  2.0 0x00000110             s1 <= 0bcc1c81
     455  2.0 0x00000114             s2 <= 317d6607
     456  2.0 0x00000118             s3 <= ea5350d1
     457  2.0 0x0000011c             s5 <= 0000038f
     458  2.0 0x00000120             t0 <= 00000000
     461  2.0 0x00000124             s1 <= 0bcc2010
     462  2.0 0x00000128             s2 <= ce829d88
     463  1.9 0x0000012c             s3 <= ea53535e
     464  1.9 0x00000130             t1 <= 00000002
     468  2.0 0x00000134               
     469  1.9 0x00000048             fp <= 9c3ad880
     470  1.9 0x0000004c             s1 <= 9020eff0
     471  1.9 0x00000050             s2 <= de85ab82
     472  1.9 0x00000054             s3 <= 000ca9e1
     473  1.9 0x00000058             s4 <= 30d65ec9
     474  1.9 0x0000005c             s5 <= 858cfb80
     475  1.9 0x00000060             fp <= 2c5bc870
     479  1.9 0x00000064             s2 <= b229e312
     480  1.9 0x00000068             s3 <= 2c576191
     481  1.9 0x0000006c             s4 <= 5d322739
     482  1.9 0x00000070             s5 <= 59313310
     483  1.9 0x00000074             fp <= bc7cb860
     487  1.9 0x00000078             s2 <= 0a52d54e
     488  1.9 0x0000007c             s3 <= 902bd9f1
     489  1.9 0x00000080             s4 <= 19aedf99
     490  1.9 0x00000084             s5 <= 634b8550
     491  1.9 0x00000088             fp <= 0000038f
     495  1.9 0x0000008c             s2 <= 0a52d1bf
     496  1.9 0x00000090             s3 <= 902bda7e
     497  1.9 0x00000094             s4 <= 19aee328
     498  1.9 0x00000098             s5 <= 634b81c1
     499  1.9 0x0000009c             fp <= 0000038f
     503  1.9 0x000000a0             s2 <= f5ad31d0
     504  1.9 0x000000a4             s3 <= 902bd9f1
     505  1.9 0x000000a8             s4 <= 19aee6b7
     506  1.9 0x000000ac             s5 <= 9cb481ce
     507  1.9 0x000000b0             fp <= 9020f37f
     511  1.9 0x000000b4             fp <= 9a73c1af
     515  1.9 0x000000b8             s3 <= 0a58185e
     516  1.9 0x000000bc             s6 <= 2a94b19f
     520  1.9 0x000000c0             s6 <= 34e77fcf
     524  1.9 0x000000c4             s3 <= 3ebf6791
     525  1.9 0x000000c8             fp <= 2a94b19f
     529  1.9 0x000000cc             fp <= 34e77fcf
     533  1.9 0x000000d0             fp <= 4e966686
     537  1.9 0x000000d4             s3 <= 70290117
     538  1.9 0x000000d8             fp <= deb75676
     542  1.9 0x000000dc             fp <= e90a24a6
     546  2.0 0x000000e0             fp <= 02b90b5d
     550  2.0 0x000000e4             s3 <= 72900a4a
     551  2.0 0x000000e8             s4 <= 0000038f
     555  2.0 0x000000ec             s1 <= 9020f37f
     556  2.0 0x000000f0             s2 <= f5ad2e41
     557  2.0 0x000000f4             s3 <= 729009c5
     558  2.0 0x000000f8             s4 <= 0000038f
     562  2.0 0x000000fc             s1 <= 9020f70e
     563  2.0 0x00000100             s2 <= 0a52d54e
     564  2.0 0x00000104             s3 <= 72900a4a
     565  1.9 0x00000108             s5 <= 0000038f
     566  1.9 0x0000010c             t0 <= 00000000
     569  1.9 0x00000110             s1 <= 9020fa9d
     570  1.9 0x00000114             s2 <= 0a52d1bf
     571  1.9 0x00000118             s3 <= 729009c5
     572  1.9 0x0000011c             s5 <= 0000038f
     573  1.9 0x00000120             t0 <= 00000000
     576  1.9 0x00000124             s1 <= 9020fe2c
     577  1.9 0x00000128             s2 <= f5ad31d0
     578  1.9 0x0000012c             s3 <= 72900a4a
     579  1.9 0x00000130             t1 <= 00000003
     583  1.9 0x00000134               
     584  1.9 0x00000048             fp <= 4b30efc0
     585  1.9 0x0000004c             s1 <= 6d028620
     586  1.9 0x00000050             s2 <= ae949d56
     587  1.9 0x00000054             s3 <= 000ca9e1
     588  1.9 0x00000058             s4 <= 43cfd1a1
     589  1.9 0x0000005c             s5 <= 69c21c40
     590  1.9 0x00000060             fp <= b83375e0
     594  1.9 0x00000064             s2 <= f6612776
     595  1.9 0x00000068             s3 <= b83fdc01
     596  1.9 0x0000006c             s4 <= fc034781
     597  1.9 0x00000070             s5 <= b18ea660
     598  1.9 0x00000074             fp <= 2535fc00
     602  1.9 0x00000078             s2 <= 2ed4d48a
     603  1.9 0x0000007c             s3 <= 9d0a2001
     604  1.9 0x00000080             s4 <= 21394381
     605  1.9 0x00000084             s5 <= 73a755a0
     606  1.9 0x00000088             fp <= 0000038f
     610  1.9 0x0000008c             s2 <= 2ed4d0fb
     611  1.9 0x00000090             s3 <= 9d0a238e
     612  1.9 0x00000094             s4 <= 21394710
     613  1.9 0x00000098             s5 <= 73a75211
     614  1.9 0x0000009c             fp <= 0000038f
     618  1.9 0x000000a0             s2 <= d12b3294
     619  1.9 0x000000a4             s3 <= 9d0a2001
     620  1.9 0x000000a8             s4 <= 21394a9f
     621  1.9 0x000000ac             s5 <= 8c58b17e
     622  1.9 0x000000b0             fp <= 6d0289af
     626  1.9 0x000000b4             fp <= 9bd7571b
     630  1.9 0x000000b8             s3 <= 06dd771a
     631  1.9 0x000000bc             s6 <= 08d9dd3b
     635  1.9 0x000000c0             s6 <= 37aeaaa7
     639  1.9 0x000000c4             s3 <= 3173ddbd
     640  1.9 0x000000c8             fp <= 08d9dd3b
     644  1.9 0x000000cc             fp <= 37aeaaa7
     648  1.9 0x000000d0             fp <= 58e7f546
     652  1.9 0x000000d4             s3 <= 699428fb
     653  1.9 0x000000d8             fp <= c5ea7b66
     657  1.9 0x000000dc             fp <= f4bf48d2
     661  1.9 0x000000e0             fp <= 15f89371
     665  1.9 0x000000e4             s3 <= 7c6cbb8a
     666  1.9 0x000000e8             s4 <= 0000038f
     670  1.9 0x000000ec             s1 <= 6d0289af
     671  1.9 0x000000f0             s2 <= d12b2f05
     672  1.9 0x000000f4             s3 <= 7c6cb805
     673  1.9 0x000000f8             s4 <= 0000038f
     677  1.9 0x000000fc             s1 <= 6d028d3e
     678  1.9 0x00000100             s2 <= 2ed4d48a
     679  1.9 0x00000104             s3 <= 7c6cbb8a
     680  1.9 0x00000108             s5 <= 0000038f
     681  1.9 0x0000010c             t0 <= 00000000
     684  1.9 0x00000110             s1 <= 6d0290cd
     685  1.9 0x00000114             s2 <= 2ed4d0fb
     686  1.9 0x00000118             s3 <= 7c6cb805
     687  1.9 0x0000011c             s5 <= 0000038f
     688  1.9 0x00000120             t0 <= 00000000
     691  1.9 0x00000124             s1 <= 6d02945c
     692  1.9 0x00000128             s2 <= d12b3294
     693  1.9 0x0000012c             s3 <= 7c6cbb8a
     694  1.9 0x00000130             t1 <= 00000004
     698  1.9 0x00000134               
     699  1.9 0x00000048             fp <= 8debbd30
     700  1.9 0x0000004c             s1 <= 55ab5fc8
     701  1.9 0x00000050             s2 <= c6ef6016
     702  1.9 0x00000054             s3 <= 000ca9e1
     703  1.9 0x00000058             s4 <= 26914849
     704  1.9 0x0000005c             s5 <= 070a4a50
     705  1.9 0x00000060             fp <= e3971cf8
     709  1.9 0x00000064             s2 <= e358431e
     710  1.9 0x00000068             s3 <= e39bb519
     711  1.9 0x0000006c             s4 <= 0a286541
     712  1.9 0x00000070             s5 <= 23732d58
     713  1.9 0x00000074             fp <= 39427cc0
     717  1.9 0x00000078             s2 <= 55ea39a2
     718  1.9 0x0000007c             s3 <= dad9c9d9
     719  1.9 0x00000080             s4 <= 436ae201
     720  1.9 0x00000084             s5 <= 15cf4f68
     721  1.9 0x00000088             fp <= 0000038f
     725  1.9 0x0000008c             s2 <= 55ea3613
     726  1.9 0x00000090             s3 <= dad9ca56
     727  1.9 0x00000094             s4 <= 436ae590
     728  1.9 0x00000098             s5 <= 15cf4bd9
     729  1.9 0x0000009c             fp <= 0000038f
     733  1.9 0x000000a0             s2 <= aa15cd7c
     734  1.9 0x000000a4             s3 <= dad9c9d9
     735  1.9 0x000000a8             s4 <= 436ae91f
     736  1.9 0x000000ac             s5 <= ea30b7b6
     737  1.9 0x000000b0             fp <= 55ab6357
     741  1.9 0x000000b4             fp <= ab9595db
     745  1.9 0x000000b8             s3 <= 714c5c02
     746  1.9 0x000000bc             s6 <= 0140f5a3
     750  1.9 0x000000c0             s6 <= 572b2827
     754  1.9 0x000000c4             s3 <= 26677425
     755  1.9 0x000000c8             fp <= 0140f5a3
     759  1.9 0x000000cc             fp <= 572b2827
     763  1.9 0x000000d0             fp <= 9a961146
     767  1.9 0x000000d4             s3 <= bcf16563
     768  1.9 0x000000d8             fp <= f041710e
     772  1.9 0x000000dc             fp <= 462ba392
     776  1.9 0x000000e0             fp <= 89968cb1
     780  1.9 0x000000e4             s3 <= 3567e9d2
     781  1.9 0x000000e8             s4 <= 0000038f
     785  1.9 0x000000ec             s1 <= 55ab6357
     786  1.9 0x000000f0             s2 <= aa15c9ed
     787  1.9 0x000000f4             s3 <= 3567ea5d
     788  1.9 0x000000f8             s4 <= 0000038f
     792  1.9 0x000000fc             s1 <= 55ab66e6
     793  1.9 0x00000100             s2 <= 55ea39a2
     794  1.9 0x00000104             s3 <= 3567e9d2
     795  1.9 0x00000108             s5 <= 0000038f
     796  1.9 0x0000010c             t0 <= 00000000
     799  1.9 0x00000110             s1 <= 55ab6a75
     800  1.9 0x00000114             s2 <= 55ea3613
     801  1.9 0x00000118             s3 <= 3567ea5d
     802  1.9 0x0000011c             s5 <= 0000038f
     803  1.9 0x00000120             t0 <= 00000000
     806  1.9 0x00000124             s1 <= 55ab6e04
     807  1.9 0x00000128             s2 <= aa15cd7c
     808  1.9 0x0000012c             s3 <= 3567e9d2
     809  1.9 0x00000130             t1 <= 00000005
     813  1.9 0x00000134               
     814  1.9 0x00000048             fp <= 74767df0
     815  1.9 0x0000004c             s1 <= b6cc6bb8
     816  1.9 0x00000050             s2 <= 0cc9124e
     817  1.9 0x00000054             s3 <= 000ca9e1
     818  1.9 0x00000058             s4 <= 3293e2c9
     819  1.9 0x0000005c             s5 <= f90aaf90
     820  1.9 0x00000060             fp <= 2b42e9a8
     824  1.9 0x00000064             s2 <= e18628a6
     825  1.9 0x00000068             s3 <= 2b4e4049
     826  1.9 0x0000006c             s4 <= 5dd6cc71
     827  1.9 0x00000070             s5 <= cdc7c5e8
     828  1.9 0x00000074             fp <= e20f5560
     832  1.9 0x00000078             s2 <= 00892cba
     833  1.9 0x0000007c             s3 <= c9411529
     834  1.9 0x00000080             s4 <= 3fe621d1
     835  1.9 0x00000084             s5 <= 14478f78
     836  1.9 0x00000088             fp <= 0000038f
     840  1.9 0x0000008c             s2 <= 0089292b
     841  1.9 0x00000090             s3 <= c94116a6
     842  1.9 0x00000094             s4 <= 3fe62560
     843  1.9 0x00000098             s5 <= 14478be9
     844  1.9 0x0000009c             fp <= 0000038f
     848  1.9 0x000000a0             s2 <= ff76da64
     849  1.9 0x000000a4             s3 <= c9411529
     850  1.9 0x000000a8             s4 <= 3fe628ef
     851  1.9 0x000000ac             s5 <= ebb877a6
     852  1.9 0x000000b0             fp <= b6cc6f47
     856  1.9 0x000000b4             fp <= b75594e3
     860  1.9 0x000000b8             s3 <= 7e1481ca
     861  1.9 0x000000bc             s6 <= 6e22009b
     865  1.9 0x000000c0             s6 <= 6eab2637
     869  1.9 0x000000c4             s3 <= 10bfa7fd
     870  1.9 0x000000c8             fp <= 6e22009b
     874  1.9 0x000000cc             fp <= 6eab2637
     878  1.9 0x000000d0             fp <= ae914f26
     882  1.9 0x000000d4             s3 <= be2ee8db
     883  1.9 0x000000d8             fp <= 655dbade
     887  1.9 0x000000dc             fp <= 65e6e07a
     891  1.9 0x000000e0             fp <= a5cd0969
     895  1.9 0x000000e4             s3 <= 1be3e1b2
     896  1.9 0x000000e8             s4 <= 0000038f
     900  1.9 0x000000ec             s1 <= b6cc6f47
     901  1.9 0x000000f0             s2 <= ff76d6d5
     902  1.9 0x000000f4             s3 <= 1be3e23d
     903  1.9 0x000000f8             s4 <= 0000038f
     907  1.9 0x000000fc             s1 <= b6cc72d6
     908  1.9 0x00000100             s2 <= 00892cba
     909  1.9 0x00000104             s3 <= 1be3e1b2
     910  1.9 0x00000108             s5 <= 0000038f
     911  1.9 0x0000010c             t0 <= 00000000
     914  1.9 0x00000110             s1 <= b6cc7665
     915  1.9 0x00000114             s2 <= 0089292b
     916  1.9 0x00000118             s3 <= 1be3e23d
     917  1.9 0x0000011c             s5 <= 0000038f
     918  1.9 0x00000120             t0 <= 00000000
     921  1.9 0x00000124             s1 <= b6cc79f4
     922  1.9 0x00000128             s2 <= ff76da64
     923  1.9 0x0000012c             s3 <= 1be3e1b2
     924  1.9 0x00000130             t1 <= 00000006
     928  1.9 0x00000134               
     929  1.9 0x00000048             fp <= ca316b50
     930  1.9 0x0000004c             s1 <= 4941bd88
     931  1.9 0x00000050             s2 <= 3ff0286e
     932  1.9 0x00000054             s3 <= 000ca9e1
     933  1.9 0x00000058             s4 <= d30cfdb9
     934  1.9 0x0000005c             s5 <= d4fbee30
     935  1.9 0x00000060             fp <= 137328d8
     939  1.9 0x00000064             s2 <= 2c7cff96
     940  1.9 0x00000068             s3 <= 137f8139
     941  1.9 0x0000006c             s4 <= e6802691
     942  1.9 0x00000070             s5 <= c188c558
     943  1.9 0x00000074             fp <= 5cb4e660
     947  1.9 0x00000078             s2 <= 3037e6ca
     948  1.9 0x0000007c             s3 <= 4fcb6759
     949  1.9 0x00000080             s4 <= 43350cf1
     950  1.9 0x00000084             s5 <= 9b2c2108
     951  1.9 0x00000088             fp <= 0000038f
     955  1.9 0x0000008c             s2 <= 3037e33b
     956  1.9 0x00000090             s3 <= 4fcb64d6
     957  1.9 0x00000094             s4 <= 43351080
     958  1.9 0x00000098             s5 <= 9b2c1d79
     959  1.9 0x0000009c             fp <= 0000038f
     963  1.9 0x000000a0             s2 <= cfc82054
     964  1.9 0x000000a4             s3 <= 4fcb6759
     965  1.9 0x000000a8             s4 <= 4335140f
     966  1.9 0x000000ac             s5 <= 64d3e616
     967  1.9 0x000000b0             fp <= 4941c117
     971  1.9 0x000000b4             fp <= 7979a0c3
     975  1.9 0x000000b8             s3 <= 36b2c79a
     976  1.9 0x000000bc             s6 <= c2bb5e4b
     980  1.9 0x000000c0             s6 <= f2f33df7
     984  1.9 0x000000c4             s3 <= c441fa6d
     985  1.9 0x000000c8             fp <= c2bb5e4b
     989  1.9 0x000000cc             fp <= f2f33df7
     993  1.9 0x000000d0             fp <= 36285206
     997  1.9 0x000000d4             s3 <= f269a86b
     998  1.9 0x000000d8             fp <= 7f6a0f8e
    1002  1.9 0x000000dc             fp <= afa1ef3a
    1006  1.9 0x000000e0             fp <= f2d70349
    1010  1.9 0x000000e4             s3 <= 00beab22
    1011  1.9 0x000000e8             s4 <= 0000038f
    1015  1.9 0x000000ec             s1 <= 4941c117
    1016  1.9 0x000000f0             s2 <= cfc81cc5
    1017  1.9 0x000000f4             s3 <= 00bea8ad
    1018  1.9 0x000000f8             s4 <= 0000038f
    1022  1.9 0x000000fc             s1 <= 4941c4a6
    1023  1.9 0x00000100             s2 <= 3037e6ca
    1024  1.9 0x00000104             s3 <= 00beab22
    1025  1.9 0x00000108             s5 <= 0000038f
    1026  1.9 0x0000010c             t0 <= 00000000
    1029  1.9 0x00000110             s1 <= 4941c835
    1030  1.9 0x00000114             s2 <= 3037e33b
    1031  1.9 0x00000118             s3 <= 00bea8ad
    1032  1.9 0x0000011c             s5 <= 0000038f
    1033  1.9 0x00000120             t0 <= 00000000
    1036  1.9 0x00000124             s1 <= 4941cbc4
    1037  1.9 0x00000128             s2 <= cfc82054
    1038  1.9 0x0000012c             s3 <= 00beab22
    1039  1.9 0x00000130             t1 <= 00000007
    1043  1.9 0x00000134               
    1044  1.9 0x00000048             fp <= f02f5c50
    1045  1.9 0x0000004c             s1 <= 44846728
    1046  1.9 0x00000050             s2 <= a682fdfe
    1047  1.9 0x00000054             s3 <= 000ca9e1
    1048  1.9 0x00000058             s4 <= 8f9981f9
    1049  1.9 0x0000005c             s5 <= 46a12130
    1050  1.9 0x00000060             fp <= 34b3c378
    1054  1.9 0x00000064             s2 <= 71cf3a86
    1055  1.9 0x00000068             s3 <= 34bf6a99
    1056  1.9 0x0000006c             s4 <= c44d4571
    1057  1.9 0x00000070             s5 <= 11ed5db8
    1058  1.9 0x00000074             fp <= 79382aa0
    1062  1.9 0x00000078             s2 <= 0768f01a
    1063  1.9 0x0000007c             s3 <= 4d874039
    1064  1.9 0x00000080             s4 <= 3d857011
    1065  1.9 0x00000084             s5 <= 674acce8
    1066  1.9 0x00000088             fp <= 0000038f
    1070  1.9 0x0000008c             s2 <= 0768ec8b
    1071  1.9 0x00000090             s3 <= 4d8743b6
    1072  1.9 0x00000094             s4 <= 3d8573a0
    1073  1.9 0x00000098             s5 <= 674ac959
    1074  1.9 0x0000009c             fp <= 0000038f
    1078  1.9 0x000000a0             s2 <= f8971704
    1079  1.9 0x000000a4             s3 <= 4d874039
    1080  1.9 0x000000a8             s4 <= 3d85772f
    1081  1.9 0x000000ac             s5 <= 98b53a36
    1082  1.9 0x000000b0             fp <= 44846ab7
    1086  1.9 0x000000b4             fp <= 4bed53b3
    1090  1.9 0x000000b8             s3 <= 066a138a
    1091  1.9 0x000000bc             s6 <= 9071badb
    1095  1.9 0x000000c0             s6 <= 97daa3d7
    1099  1.9 0x000000c4             s3 <= 91b0b05d
    1100  1.9 0x000000c8             fp <= 9071badb
    1104  1.9 0x000000cc             fp <= 97daa3d7
    1108  1.9 0x000000d0             fp <= d5601b06
    1112  1.9 0x000000d4             s3 <= 44d0ab5b
    1113  1.9 0x000000d8             fp <= 19e4822e
    1117  1.9 0x000000dc             fp <= 214d6b2a
    1121  1.9 0x000000e0             fp <= 5ed2e259
    1125  1.9 0x000000e4             s3 <= 1a024902
    1126  1.9 0x000000e8             s4 <= 0000038f
    1130  1.9 0x000000ec             s1 <= 44846ab7
    1131  1.9 0x000000f0             s2 <= f8971375
    1132  1.9 0x000000f4             s3 <= 1a024a8d
    1133  1.9 0x000000f8             s4 <= 0000038f
    1137  1.9 0x000000fc             s1 <= 44846e46
    1138  1.9 0x00000100             s2 <= 0768f01a
    1139  1.9 0x00000104             s3 <= 1a024902
    1140  1.9 0x00000108             s5 <= 0000038f
    1141  1.9 0x0000010c             t0 <= 00000000
    1144  1.9 0x00000110             s1 <= 448471d5
    1145  1.9 0x00000114             s2 <= 0768ec8b
    1146  1.9 0x00000118             s3 <= 1a024a8d
    1147  1.9 0x0000011c             s5 <= 0000038f
    1148  1.9 0x00000120             t0 <= 00000000
    1151  1.9 0x00000124             s1 <= 44847564
    1152  1.9 0x00000128             s2 <= f8971704
    1153  1.9 0x0000012c             s3 <= 1a024902
    1154  1.9 0x00000130             t1 <= 00000008
    1158  1.9 0x00000134               
    1159  1.9 0x00000048             fp <= 1699d190
    1160  1.9 0x0000004c             s1 <= 9cc65208
    1161  1.9 0x00000050             s2 <= 8e21ce1e
    1162  1.9 0x00000054             s3 <= 000ca9e1
    1163  1.9 0x00000058             s4 <= 630d0a19
    1164  1.9 0x0000005c             s5 <= 503daff0
    1165  1.9 0x00000060             fp <= b3602398
    1169  1.9 0x00000064             s2 <= dac1aa86
    1170  1.9 0x00000068             s3 <= b36c8a79
    1171  1.9 0x0000006c             s4 <= 166d2db1
    1172  1.9 0x00000070             s5 <= 9cdd8c58
    1173  1.9 0x00000074             fp <= 502675a0
    1177  1.9 0x00000078             s2 <= 7564cb1a
    1178  1.9 0x0000007c             s3 <= e34affd9
    1179  1.9 0x00000080             s4 <= 6693a351
    1180  1.9 0x00000084             s5 <= b348e948
    1181  1.9 0x00000088             fp <= 0000038f
    1185  1.9 0x0000008c             s2 <= 7564c78b
    1186  1.9 0x00000090             s3 <= e34afc56
    1187  1.9 0x00000094             s4 <= 6693a6e0
    1188  1.9 0x00000098             s5 <= b348e5b9
    1189  1.9 0x0000009c             fp <= 0000038f
    1193  1.9 0x000000a0             s2 <= 8a9b3c04
    1194  1.9 0x000000a4             s3 <= e34affd9
    1195  1.9 0x000000a8             s4 <= 6693aa6f
    1196  1.9 0x000000ac             s5 <= 4cb71dd6
    1197  1.9 0x000000b0             fp <= 9cc65597
    1201  1.9 0x000000b4             fp <= 122b1993
    1205  1.9 0x000000b8             s3 <= f161e64a
    1206  1.9 0x000000bc             s6 <= aef16b9b
    1210  1.9 0x000000c0             s6 <= 24562f97
    1214  1.9 0x000000c4             s3 <= d537c9dd
    1215  1.9 0x000000c8             fp <= aef16b9b
    1219  1.9 0x000000cc             fp <= 24562f97
    1223  1.9 0x000000d0             fp <= 8ae9da06
    1227  1.9 0x000000d4             s3 <= 5fde13db
    1228  1.9 0x000000d8             fp <= 27b02c0e
    1232  1.9 0x000000dc             fp <= 9d14f00a
    1236  1.9 0x000000e0             fp <= 03a89a79
    1240  1.9 0x000000e4             s3 <= 5c7689a2
    1241  1.9 0x000000e8             s4 <= 0000038f
    1245  1.9 0x000000ec             s1 <= 9cc65597
    1246  1.9 0x000000f0             s2 <= 8a9b3875
    1247  1.9 0x000000f4             s3 <= 5c768a2d
    1248  1.9 0x000000f8             s4 <= 0000038f
    1252  1.9 0x000000fc             s1 <= 9cc65926
    1253  1.9 0x00000100             s2 <= 7564cb1a
    1254  1.9 0x00000104             s3 <= 5c7689a2
    1255  1.9 0x00000108             s5 <= 0000038f
    1256  1.9 0x0000010c             t0 <= 00000000
    1259  1.9 0x00000110             s1 <= 9cc65cb5
    1260  1.9 0x00000114             s2 <= 7564c78b
    1261  1.9 0x00000118             s3 <= 5c768a2d
    1262  1.9 0x0000011c             s5 <= 0000038f
    1263  1.9 0x00000120             t0 <= 00000000
    1266  1.9 0x00000124             s1 <= 9cc66044
    1267  1.9 0x00000128             s2 <= 8a9b3c04
    1268  1.9 0x0000012c             s3 <= 5c7689a2
    1269  1.9 0x00000130             t1 <= 00000009
    1273  1.9 0x00000134               
    1274  1.9 0x00000048             fp <= e2d57110
    1275  1.9 0x0000004c             s1 <= e3321e88
    1276  1.9 0x00000050             s2 <= 09d3c77e
    1277  1.9 0x00000054             s3 <= 000ca9e1
    1278  1.9 0x00000058             s4 <= 4eb35a59
    1279  1.9 0x0000005c             s5 <= 3707a070
    1280  1.9 0x00000060             fp <= c6078f98
    1284  1.9 0x00000064             s2 <= 43cc37e6
    1285  1.9 0x00000068             s3 <= c60b2679
    1286  1.9 0x0000006c             s4 <= 14bae9f1
    1287  1.9 0x00000070             s5 <= 710010d8
    1288  1.9 0x00000074             fp <= a939ae20
    1292  1.9 0x00000078             s2 <= 656d763a
    1293  1.9 0x0000007c             s3 <= 6f328859
    1294  1.9 0x00000080             s4 <= bdf49811
    1295  1.9 0x00000084             s5 <= 38399d48
    1296  1.9 0x00000088             fp <= 0000038f
    1300  1.9 0x0000008c             s2 <= 656d72ab
    1301  1.9 0x00000090             s3 <= 6f328bd6
    1302  1.9 0x00000094             s4 <= bdf49ba0
    1303  1.9 0x00000098             s5 <= 383999b9
    1304  1.9 0x0000009c             fp <= 0000038f
    1308  1.9 0x000000a0             s2 <= 9a9290e4
    1309  1.9 0x000000a4             s3 <= 6f328859
    1310  1.9 0x000000a8             s4 <= bdf49f2f
    1311  1.9 0x000000ac             s5 <= c7c669d6
    1312  1.9 0x000000b0             fp <= e3322217
    1316  1.9 0x000000b4             fp <= 489f9133
    1320  1.9 0x000000b8             s3 <= 27ad196a
    1321  1.9 0x000000bc             s6 <= 2bd1afbb
    1325  1.9 0x000000c0             s6 <= 913f1ed7
    1329  1.9 0x000000c4             s3 <= b69207bd
    1330  1.9 0x000000c8             fp <= 2bd1afbb
    1334  1.9 0x000000cc             fp <= 913f1ed7
    1338  1.9 0x000000d0             fp <= 4f33be06
    1342  1.9 0x000000d4             s3 <= f9a1b9bb
    1343  1.9 0x000000d8             fp <= 3265dc8e
    1347  1.9 0x000000dc             fp <= 97d34baa
    1351  1.9 0x000000e0             fp <= 55c7ead9
    1355  1.9 0x000000e4             s3 <= ac665362
    1356  1.9 0x000000e8             s4 <= 0000038f
    1360  1.9 0x000000ec             s1 <= e3322217
    1361  1.9 0x000000f0             s2 <= 9a928d55
    1362  1.9 0x000000f4             s3 <= ac6650ed
    1363  1.9 0x000000f8             s4 <= 0000038f
    1367  1.9 0x000000fc             s1 <= e33225a6
    1368  1.9 0x00000100             s2 <= 656d763a
    1369  1.9 0x00000104             s3 <= ac665362
    1370  1.9 0x00000108             s5 <= 0000038f
    1371  1.9 0x0000010c             t0 <= 00000000
    1374  1.9 0x00000110             s1 <= e3322935
    1375  1.9 0x00000114             s2 <= 656d72ab
    1376  1.9 0x00000118             s3 <= ac6650ed
    1377  1.9 0x0000011c             s5 <= 0000038f
    1378  1.9 0x00000120             t0 <= 00000000
    1381  1.9 0x00000124             s1 <= e3322cc4
    1382  1.9 0x00000128             s2 <= 9a9290e4
    1383  1.9 0x0000012c             s3 <= ac665362
    1384  1.9 0x00000130             t1 <= 0000000a
    1388  1.9 0x00000134               
    1393  1.9 0x00000138             sp <= 00002ffc
    1394  1.9 0x0000013c               
    1399  1.9 0x00000010               
$finish called at time : 26825333 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 9040.922 ; gain = 0.000 ; free physical = 2462 ; free virtual = 19393
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 9040.922 ; gain = 0.000 ; free physical = 2462 ; free virtual = 19393
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:00:44 . Memory (MB): peak = 9040.922 ; gain = 0.000 ; free physical = 2462 ; free virtual = 19393
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 9081.938 ; gain = 0.000 ; free physical = 2468 ; free virtual = 19429
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 9081.938 ; gain = 0.000 ; free physical = 2456 ; free virtual = 19426
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
0 0 0

Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
0 0 0

0 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     199 x.x 0x00000000             sp <= 00003000
0 0 0

0 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     203 12.0 0x00000004             sp <= 00003000
0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

0 1 1

0 1 1

0 1 1

     207  8.0 0x00000008             sp <= 00002ffc
0 0 1

0 0 1

     208  4.5 0x0000000c             ra <= 00000010
0 0 0

0 0 0

0 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     213  4.6 0x00000014             sp <= 00002fd4
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

0 1 1

     217  4.5 0x00000018             a5 <= 00002fd4
0 0 1

0 0 1

     218  4.0 0x0000001c             a4 <= 0000038f
0 0 0

0 0 0

0 0 0

0 0 0

0 0 0

1 0 0

1 0 0

1 1 0

1 1 0

     222  4.0 0x00000020               mem[00000fd4] <= 0000038f
1 1 1

1 1 1

     223  3.4 0x00000024             a1 <= 0000000a
1 1 1

1 1 1

     224  3.1 0x00000028             t1 <= 00000000
1 1 1

1 1 1

     225  3.0 0x0000002c             fp <= 000004d2
0 1 1

     226  2.8 0x00000030             s1 <= 00000224
0 0 1

     227  2.7 0x00000034             s2 <= 00001000
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 1

1 1 1

     231  2.8 0x00000038             s2 <= 00000911
1 1 1

1 1 1

1 1 1

     232  2.6 0x0000003c             s3 <= 000003b4
1 1 1

1 1 1

1 1 1

     233  2.5 0x00000040             s4 <= 00000306
1 1 1

1 1 1

1 1 1

     234  2.5 0x00000044             s5 <= 000001b0
1 1 1

1 1 1

1 1 1

     235  2.4 0x00000048             fp <= 00136864
1 1 1

1 1 1

1 1 1

     236  2.3 0x0000004c             s1 <= 002192f4
1 1 1

1 1 1

1 1 1

     237  2.2 0x00000050             s2 <= 000b3238
1 1 1

1 1 1

1 1 1

     238  2.2 0x00000054             s3 <= 00051a20
1 1 1

1 1 1

1 1 1

     239  2.1 0x00000058             s4 <= 00000000
0 1 1

     240  2.1 0x0000005c             s5 <= 00000000
0 0 1

     241  2.0 0x00000060             fp <= 0034fb58
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

     245  2.1 0x00000064             s2 <= ffd636e0
1 1 1

1 1 1

1 1 1

     246  2.1 0x00000068             s3 <= 0031e178
1 1 1

1 1 1

1 1 1

     247  2.0 0x0000006c             s4 <= 0034fb58
0 1 1

     248  2.0 0x00000070             s5 <= ffcb04a8
0 0 1

     249  2.0 0x00000074             fp <= 00568e4c
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     253  2.0 0x00000078             s2 <= 0080576c
1 1 1

1 1 1

1 1 1

     254  2.0 0x0000007c             s3 <= 00676f34
1 1 1

1 1 1

1 1 1

     255  1.9 0x00000080             s4 <= 008b89a4
0 1 1

     256  1.9 0x00000084             s5 <= 008b89a4
0 0 1

     257  1.9 0x00000088             fp <= 0000038f
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

     261  1.9 0x0000008c             s2 <= 008053dd
1 1 1

1 1 1

1 1 1

     262  1.9 0x00000090             s3 <= 00676cbb
1 1 1

1 1 1

1 1 1

     263  1.9 0x00000094             s4 <= 008b8d33
0 1 1

     264  1.9 0x00000098             s5 <= 008b8615
0 0 1

     265  1.8 0x0000009c             fp <= 0000038f
0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     269  1.9 0x000000a0             s2 <= ff7fafb2
1 1 1

1 1 1

1 1 1

     270  1.9 0x000000a4             s3 <= 00676f34
1 1 1

1 1 1

1 1 1

     271  1.8 0x000000a8             s4 <= 008b90c2
0 1 1

     272  1.8 0x000000ac             s5 <= ff747d7a
0 0 1

     273  1.8 0x000000b0             fp <= 00219683
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     277  1.8 0x000000b4             fp <= 00a1e6d1
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

     281  1.9 0x000000b8             s3 <= 00c689e5
0 0 1

     282  1.9 0x000000bc             s6 <= 00c379c5
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     286  1.9 0x000000c0             s6 <= 0143ca13
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

     290  2.0 0x000000c4             s3 <= 018543f6
0 0 1

     291  1.9 0x000000c8             fp <= 00c379c5
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     295  2.0 0x000000cc             fp <= 0143ca13
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     299  2.0 0x000000d0             fp <= 01cf5ad5
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

     303  2.0 0x000000d4             s3 <= 004a1923
0 0 1

     304  2.0 0x000000d8             fp <= 01f0edc9
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     308  2.1 0x000000dc             fp <= 02713e17
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     312  2.1 0x000000e0             fp <= 02fcced9
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

     316  2.1 0x000000e4             s3 <= 02b6d7fa
0 0 1

     317  2.1 0x000000e8             s4 <= 0000038f
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     321  2.1 0x000000ec             s1 <= 00219683
1 1 1

1 1 1

1 1 1

     322  2.1 0x000000f0             s2 <= ff7fac23
0 1 1

     323  2.1 0x000000f4             s3 <= 02b6d475
0 0 1

     324  2.1 0x000000f8             s4 <= 0000038f
0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     328  2.1 0x000000fc             s1 <= 00219a12
1 1 1

1 1 1

1 1 1

     329  2.1 0x00000100             s2 <= 0080576c
1 1 1

1 1 1

1 1 1

     330  2.1 0x00000104             s3 <= 02b6d7fa
0 1 1

     331  2.0 0x00000108             s5 <= 0000038f
0 0 1

0 0 1

     332  2.0 0x0000010c             t0 <= 00000000
1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     335  2.0 0x00000110             s1 <= 00219da1
1 1 1

1 1 1

1 1 1

     336  2.0 0x00000114             s2 <= 008053dd
1 1 1

1 1 1

1 1 1

     337  2.0 0x00000118             s3 <= 02b6d475
0 1 1

     338  2.0 0x0000011c             s5 <= 0000038f
0 0 1

     339  2.0 0x00000120             t0 <= 00000000
1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     342  2.0 0x00000124             s1 <= 0021a130
1 1 1

1 1 1

1 1 1

     343  2.0 0x00000128             s2 <= ff7fafb2
0 1 1

     344  2.0 0x0000012c             s3 <= 02b6d7fa
0 0 1

     345  2.0 0x00000130             t1 <= 00000001
0 0 0

0 0 0

0 0 0

0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 1 0

0 1 0

     349  2.0 0x00000134               
0 0 0

0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     354  2.0 0x00000048             fp <= db61e360
1 1 1

1 1 1

1 1 1

     355  2.0 0x0000004c             s1 <= 0bcc11d4
1 1 1

1 1 1

1 1 1

     356  2.0 0x00000050             s2 <= a8aa92a6
1 1 1

1 1 1

1 1 1

     357  2.0 0x00000054             s3 <= 000ca9e1
1 1 1

1 1 1

1 1 1

     358  2.0 0x00000058             s4 <= 803c199d
0 1 1

     359  2.0 0x0000005c             s5 <= 67cda020
0 0 1

     360  1.9 0x00000060             fp <= e72df534
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     364  2.0 0x00000064             s2 <= c17c9d72
1 1 1

1 1 1

1 1 1

     365  2.0 0x00000068             s3 <= e7215cd5
1 1 1

1 1 1

1 1 1

     366  1.9 0x0000006c             s4 <= 676a0ed1
0 1 1

     367  1.9 0x00000070             s5 <= 809faaec
0 0 1

     368  1.9 0x00000074             fp <= f2fa0708
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     372  1.9 0x00000078             s2 <= 317d6996
1 1 1

1 1 1

1 1 1

     373  1.9 0x0000007c             s3 <= 15db5bdd
1 1 1

1 1 1

1 1 1

     374  1.9 0x00000080             s4 <= 5a6415d9
0 1 1

     375  1.9 0x00000084             s5 <= 725a5c1c
0 0 1

     376  1.9 0x00000088             fp <= 0000038f
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     380  1.9 0x0000008c             s2 <= 317d6607
1 1 1

1 1 1

1 1 1

     381  1.9 0x00000090             s3 <= 15db5852
1 1 1

1 1 1

1 1 1

     382  1.9 0x00000094             s4 <= 5a641968
0 1 1

     383  1.9 0x00000098             s5 <= 725a588d
0 0 1

     384  1.9 0x0000009c             fp <= 0000038f
0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     388  1.9 0x000000a0             s2 <= ce829d88
1 1 1

1 1 1

1 1 1

     389  1.9 0x000000a4             s3 <= 15db5bdd
1 1 1

1 1 1

1 1 1

     390  1.9 0x000000a8             s4 <= 5a641cf7
0 1 1

     391  1.9 0x000000ac             s5 <= 8da5ab02
0 0 1

     392  1.9 0x000000b0             fp <= 0bcc1563
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     396  1.9 0x000000b4             fp <= 3d4977db
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

     400  1.9 0x000000b8             s3 <= 28922c06
0 0 1

     401  1.9 0x000000bc             s6 <= 491589af
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     405  1.9 0x000000c0             s6 <= 7a92ec27
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

     409  1.9 0x000000c4             s3 <= 5200c021
0 0 1

     410  1.9 0x000000c8             fp <= 491589af
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     414  1.9 0x000000cc             fp <= 7a92ec27
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     418  2.0 0x000000d0             fp <= d4f7091e
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

     422  2.0 0x000000d4             s3 <= 86f7c93f
0 0 1

     423  2.0 0x000000d8             fp <= e0c31af2
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     427  2.0 0x000000dc             fp <= 12407d6a
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     431  2.0 0x000000e0             fp <= 6ca49a61
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

     435  2.0 0x000000e4             s3 <= ea53535e
0 0 1

     436  2.0 0x000000e8             s4 <= 0000038f
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     440  2.0 0x000000ec             s1 <= 0bcc1563
1 1 1

1 1 1

1 1 1

     441  2.0 0x000000f0             s2 <= ce8299f9
0 1 1

     442  2.0 0x000000f4             s3 <= ea5350d1
0 0 1

     443  2.0 0x000000f8             s4 <= 0000038f
0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     447  2.0 0x000000fc             s1 <= 0bcc18f2
1 1 1

1 1 1

1 1 1

     448  2.0 0x00000100             s2 <= 317d6996
1 1 1

1 1 1

1 1 1

     449  2.0 0x00000104             s3 <= ea53535e
0 1 1

     450  2.0 0x00000108             s5 <= 0000038f
0 0 1

0 0 1

     451  2.0 0x0000010c             t0 <= 00000000
1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     454  2.0 0x00000110             s1 <= 0bcc1c81
1 1 1

1 1 1

1 1 1

     455  2.0 0x00000114             s2 <= 317d6607
1 1 1

1 1 1

1 1 1

     456  2.0 0x00000118             s3 <= ea5350d1
0 1 1

     457  2.0 0x0000011c             s5 <= 0000038f
0 0 1

     458  2.0 0x00000120             t0 <= 00000000
1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     461  2.0 0x00000124             s1 <= 0bcc2010
1 1 1

1 1 1

1 1 1

     462  2.0 0x00000128             s2 <= ce829d88
0 1 1

     463  1.9 0x0000012c             s3 <= ea53535e
0 0 1

     464  1.9 0x00000130             t1 <= 00000002
0 0 0

0 0 0

0 0 0

0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

     468  2.0 0x00000134               
1 1 1

1 1 1

1 1 1

     469  1.9 0x00000048             fp <= 9c3ad880
1 1 1

1 1 1

1 1 1

     470  1.9 0x0000004c             s1 <= 9020eff0
1 1 1

1 1 1

1 1 1

     471  1.9 0x00000050             s2 <= de85ab82
1 1 1

1 1 1

1 1 1

     472  1.9 0x00000054             s3 <= 000ca9e1
1 1 1

1 1 1

1 1 1

     473  1.9 0x00000058             s4 <= 30d65ec9
0 1 1

     474  1.9 0x0000005c             s5 <= 858cfb80
0 0 1

     475  1.9 0x00000060             fp <= 2c5bc870
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     479  1.9 0x00000064             s2 <= b229e312
1 1 1

1 1 1

1 1 1

     480  1.9 0x00000068             s3 <= 2c576191
1 1 1

1 1 1

1 1 1

     481  1.9 0x0000006c             s4 <= 5d322739
0 1 1

     482  1.9 0x00000070             s5 <= 59313310
0 0 1

     483  1.9 0x00000074             fp <= bc7cb860
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     487  1.9 0x00000078             s2 <= 0a52d54e
1 1 1

1 1 1

1 1 1

     488  1.9 0x0000007c             s3 <= 902bd9f1
1 1 1

1 1 1

1 1 1

     489  1.9 0x00000080             s4 <= 19aedf99
0 1 1

     490  1.9 0x00000084             s5 <= 634b8550
0 0 1

     491  1.9 0x00000088             fp <= 0000038f
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     495  1.9 0x0000008c             s2 <= 0a52d1bf
1 1 1

1 1 1

1 1 1

     496  1.9 0x00000090             s3 <= 902bda7e
1 1 1

1 1 1

1 1 1

     497  1.9 0x00000094             s4 <= 19aee328
0 1 1

     498  1.9 0x00000098             s5 <= 634b81c1
0 0 1

     499  1.9 0x0000009c             fp <= 0000038f
0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     503  1.9 0x000000a0             s2 <= f5ad31d0
1 1 1

1 1 1

1 1 1

     504  1.9 0x000000a4             s3 <= 902bd9f1
1 1 1

1 1 1

1 1 1

     505  1.9 0x000000a8             s4 <= 19aee6b7
0 1 1

     506  1.9 0x000000ac             s5 <= 9cb481ce
0 0 1

     507  1.9 0x000000b0             fp <= 9020f37f
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     511  1.9 0x000000b4             fp <= 9a73c1af
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

     515  1.9 0x000000b8             s3 <= 0a58185e
0 0 1

     516  1.9 0x000000bc             s6 <= 2a94b19f
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     520  1.9 0x000000c0             s6 <= 34e77fcf
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

     524  1.9 0x000000c4             s3 <= 3ebf6791
0 0 1

     525  1.9 0x000000c8             fp <= 2a94b19f
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     529  1.9 0x000000cc             fp <= 34e77fcf
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     533  1.9 0x000000d0             fp <= 4e966686
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

     537  1.9 0x000000d4             s3 <= 70290117
0 0 1

     538  1.9 0x000000d8             fp <= deb75676
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     542  1.9 0x000000dc             fp <= e90a24a6
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     546  2.0 0x000000e0             fp <= 02b90b5d
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

     550  2.0 0x000000e4             s3 <= 72900a4a
0 0 1

     551  2.0 0x000000e8             s4 <= 0000038f
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     555  2.0 0x000000ec             s1 <= 9020f37f
1 1 1

1 1 1

1 1 1

     556  2.0 0x000000f0             s2 <= f5ad2e41
0 1 1

     557  2.0 0x000000f4             s3 <= 729009c5
0 0 1

     558  2.0 0x000000f8             s4 <= 0000038f
0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     562  2.0 0x000000fc             s1 <= 9020f70e
1 1 1

1 1 1

1 1 1

     563  2.0 0x00000100             s2 <= 0a52d54e
1 1 1

1 1 1

1 1 1

     564  2.0 0x00000104             s3 <= 72900a4a
0 1 1

     565  1.9 0x00000108             s5 <= 0000038f
0 0 1

0 0 1

     566  1.9 0x0000010c             t0 <= 00000000
1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     569  1.9 0x00000110             s1 <= 9020fa9d
1 1 1

1 1 1

1 1 1

     570  1.9 0x00000114             s2 <= 0a52d1bf
1 1 1

1 1 1

1 1 1

     571  1.9 0x00000118             s3 <= 729009c5
0 1 1

     572  1.9 0x0000011c             s5 <= 0000038f
0 0 1

     573  1.9 0x00000120             t0 <= 00000000
1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     576  1.9 0x00000124             s1 <= 9020fe2c
1 1 1

1 1 1

1 1 1

     577  1.9 0x00000128             s2 <= f5ad31d0
0 1 1

     578  1.9 0x0000012c             s3 <= 72900a4a
0 0 1

     579  1.9 0x00000130             t1 <= 00000003
0 0 0

0 0 0

0 0 0

0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

     583  1.9 0x00000134               
1 1 1

1 1 1

1 1 1

     584  1.9 0x00000048             fp <= 4b30efc0
1 1 1

1 1 1

1 1 1

     585  1.9 0x0000004c             s1 <= 6d028620
1 1 1

1 1 1

1 1 1

     586  1.9 0x00000050             s2 <= ae949d56
1 1 1

1 1 1

1 1 1

     587  1.9 0x00000054             s3 <= 000ca9e1
1 1 1

1 1 1

1 1 1

     588  1.9 0x00000058             s4 <= 43cfd1a1
0 1 1

     589  1.9 0x0000005c             s5 <= 69c21c40
0 0 1

     590  1.9 0x00000060             fp <= b83375e0
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     594  1.9 0x00000064             s2 <= f6612776
1 1 1

1 1 1

1 1 1

     595  1.9 0x00000068             s3 <= b83fdc01
1 1 1

1 1 1

1 1 1

     596  1.9 0x0000006c             s4 <= fc034781
0 1 1

     597  1.9 0x00000070             s5 <= b18ea660
0 0 1

     598  1.9 0x00000074             fp <= 2535fc00
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     602  1.9 0x00000078             s2 <= 2ed4d48a
1 1 1

1 1 1

1 1 1

     603  1.9 0x0000007c             s3 <= 9d0a2001
1 1 1

1 1 1

1 1 1

     604  1.9 0x00000080             s4 <= 21394381
0 1 1

     605  1.9 0x00000084             s5 <= 73a755a0
0 0 1

     606  1.9 0x00000088             fp <= 0000038f
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     610  1.9 0x0000008c             s2 <= 2ed4d0fb
1 1 1

1 1 1

1 1 1

     611  1.9 0x00000090             s3 <= 9d0a238e
1 1 1

1 1 1

1 1 1

     612  1.9 0x00000094             s4 <= 21394710
0 1 1

     613  1.9 0x00000098             s5 <= 73a75211
0 0 1

     614  1.9 0x0000009c             fp <= 0000038f
0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     618  1.9 0x000000a0             s2 <= d12b3294
1 1 1

1 1 1

1 1 1

     619  1.9 0x000000a4             s3 <= 9d0a2001
1 1 1

1 1 1

1 1 1

     620  1.9 0x000000a8             s4 <= 21394a9f
0 1 1

     621  1.9 0x000000ac             s5 <= 8c58b17e
0 0 1

     622  1.9 0x000000b0             fp <= 6d0289af
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     626  1.9 0x000000b4             fp <= 9bd7571b
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

     630  1.9 0x000000b8             s3 <= 06dd771a
0 0 1

     631  1.9 0x000000bc             s6 <= 08d9dd3b
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     635  1.9 0x000000c0             s6 <= 37aeaaa7
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

     639  1.9 0x000000c4             s3 <= 3173ddbd
0 0 1

     640  1.9 0x000000c8             fp <= 08d9dd3b
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     644  1.9 0x000000cc             fp <= 37aeaaa7
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     648  1.9 0x000000d0             fp <= 58e7f546
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

     652  1.9 0x000000d4             s3 <= 699428fb
0 0 1

     653  1.9 0x000000d8             fp <= c5ea7b66
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     657  1.9 0x000000dc             fp <= f4bf48d2
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     661  1.9 0x000000e0             fp <= 15f89371
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

     665  1.9 0x000000e4             s3 <= 7c6cbb8a
0 0 1

     666  1.9 0x000000e8             s4 <= 0000038f
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     670  1.9 0x000000ec             s1 <= 6d0289af
1 1 1

1 1 1

1 1 1

     671  1.9 0x000000f0             s2 <= d12b2f05
0 1 1

     672  1.9 0x000000f4             s3 <= 7c6cb805
0 0 1

     673  1.9 0x000000f8             s4 <= 0000038f
0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     677  1.9 0x000000fc             s1 <= 6d028d3e
1 1 1

1 1 1

1 1 1

     678  1.9 0x00000100             s2 <= 2ed4d48a
1 1 1

1 1 1

1 1 1

     679  1.9 0x00000104             s3 <= 7c6cbb8a
0 1 1

     680  1.9 0x00000108             s5 <= 0000038f
0 0 1

0 0 1

     681  1.9 0x0000010c             t0 <= 00000000
1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     684  1.9 0x00000110             s1 <= 6d0290cd
1 1 1

1 1 1

1 1 1

     685  1.9 0x00000114             s2 <= 2ed4d0fb
1 1 1

1 1 1

1 1 1

     686  1.9 0x00000118             s3 <= 7c6cb805
0 1 1

     687  1.9 0x0000011c             s5 <= 0000038f
0 0 1

     688  1.9 0x00000120             t0 <= 00000000
1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     691  1.9 0x00000124             s1 <= 6d02945c
1 1 1

1 1 1

1 1 1

     692  1.9 0x00000128             s2 <= d12b3294
0 1 1

     693  1.9 0x0000012c             s3 <= 7c6cbb8a
0 0 1

     694  1.9 0x00000130             t1 <= 00000004
0 0 0

0 0 0

0 0 0

0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

     698  1.9 0x00000134               
1 1 1

1 1 1

1 1 1

     699  1.9 0x00000048             fp <= 8debbd30
1 1 1

1 1 1

1 1 1

     700  1.9 0x0000004c             s1 <= 55ab5fc8
1 1 1

1 1 1

1 1 1

     701  1.9 0x00000050             s2 <= c6ef6016
1 1 1

1 1 1

1 1 1

     702  1.9 0x00000054             s3 <= 000ca9e1
1 1 1

1 1 1

1 1 1

     703  1.9 0x00000058             s4 <= 26914849
0 1 1

     704  1.9 0x0000005c             s5 <= 070a4a50
0 0 1

     705  1.9 0x00000060             fp <= e3971cf8
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     709  1.9 0x00000064             s2 <= e358431e
1 1 1

1 1 1

1 1 1

     710  1.9 0x00000068             s3 <= e39bb519
1 1 1

1 1 1

1 1 1

     711  1.9 0x0000006c             s4 <= 0a286541
0 1 1

     712  1.9 0x00000070             s5 <= 23732d58
0 0 1

     713  1.9 0x00000074             fp <= 39427cc0
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     717  1.9 0x00000078             s2 <= 55ea39a2
1 1 1

1 1 1

1 1 1

     718  1.9 0x0000007c             s3 <= dad9c9d9
1 1 1

1 1 1

1 1 1

     719  1.9 0x00000080             s4 <= 436ae201
0 1 1

     720  1.9 0x00000084             s5 <= 15cf4f68
0 0 1

     721  1.9 0x00000088             fp <= 0000038f
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     725  1.9 0x0000008c             s2 <= 55ea3613
1 1 1

1 1 1

1 1 1

     726  1.9 0x00000090             s3 <= dad9ca56
1 1 1

1 1 1

1 1 1

     727  1.9 0x00000094             s4 <= 436ae590
0 1 1

     728  1.9 0x00000098             s5 <= 15cf4bd9
0 0 1

     729  1.9 0x0000009c             fp <= 0000038f
0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     733  1.9 0x000000a0             s2 <= aa15cd7c
1 1 1

1 1 1

1 1 1

     734  1.9 0x000000a4             s3 <= dad9c9d9
1 1 1

1 1 1

1 1 1

     735  1.9 0x000000a8             s4 <= 436ae91f
0 1 1

     736  1.9 0x000000ac             s5 <= ea30b7b6
0 0 1

     737  1.9 0x000000b0             fp <= 55ab6357
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     741  1.9 0x000000b4             fp <= ab9595db
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

     745  1.9 0x000000b8             s3 <= 714c5c02
0 0 1

     746  1.9 0x000000bc             s6 <= 0140f5a3
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     750  1.9 0x000000c0             s6 <= 572b2827
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

     754  1.9 0x000000c4             s3 <= 26677425
0 0 1

     755  1.9 0x000000c8             fp <= 0140f5a3
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     759  1.9 0x000000cc             fp <= 572b2827
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     763  1.9 0x000000d0             fp <= 9a961146
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

     767  1.9 0x000000d4             s3 <= bcf16563
0 0 1

     768  1.9 0x000000d8             fp <= f041710e
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     772  1.9 0x000000dc             fp <= 462ba392
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     776  1.9 0x000000e0             fp <= 89968cb1
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

     780  1.9 0x000000e4             s3 <= 3567e9d2
0 0 1

     781  1.9 0x000000e8             s4 <= 0000038f
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     785  1.9 0x000000ec             s1 <= 55ab6357
1 1 1

1 1 1

1 1 1

     786  1.9 0x000000f0             s2 <= aa15c9ed
0 1 1

     787  1.9 0x000000f4             s3 <= 3567ea5d
0 0 1

     788  1.9 0x000000f8             s4 <= 0000038f
0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     792  1.9 0x000000fc             s1 <= 55ab66e6
1 1 1

1 1 1

1 1 1

     793  1.9 0x00000100             s2 <= 55ea39a2
1 1 1

1 1 1

1 1 1

     794  1.9 0x00000104             s3 <= 3567e9d2
0 1 1

     795  1.9 0x00000108             s5 <= 0000038f
0 0 1

0 0 1

     796  1.9 0x0000010c             t0 <= 00000000
1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     799  1.9 0x00000110             s1 <= 55ab6a75
1 1 1

1 1 1

1 1 1

     800  1.9 0x00000114             s2 <= 55ea3613
1 1 1

1 1 1

1 1 1

     801  1.9 0x00000118             s3 <= 3567ea5d
0 1 1

     802  1.9 0x0000011c             s5 <= 0000038f
0 0 1

     803  1.9 0x00000120             t0 <= 00000000
1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     806  1.9 0x00000124             s1 <= 55ab6e04
1 1 1

1 1 1

1 1 1

     807  1.9 0x00000128             s2 <= aa15cd7c
0 1 1

     808  1.9 0x0000012c             s3 <= 3567e9d2
0 0 1

     809  1.9 0x00000130             t1 <= 00000005
0 0 0

0 0 0

0 0 0

0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

     813  1.9 0x00000134               
1 1 1

1 1 1

1 1 1

     814  1.9 0x00000048             fp <= 74767df0
1 1 1

1 1 1

1 1 1

     815  1.9 0x0000004c             s1 <= b6cc6bb8
1 1 1

1 1 1

1 1 1

     816  1.9 0x00000050             s2 <= 0cc9124e
1 1 1

1 1 1

1 1 1

     817  1.9 0x00000054             s3 <= 000ca9e1
1 1 1

1 1 1

1 1 1

     818  1.9 0x00000058             s4 <= 3293e2c9
0 1 1

     819  1.9 0x0000005c             s5 <= f90aaf90
0 0 1

     820  1.9 0x00000060             fp <= 2b42e9a8
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     824  1.9 0x00000064             s2 <= e18628a6
1 1 1

1 1 1

1 1 1

     825  1.9 0x00000068             s3 <= 2b4e4049
1 1 1

1 1 1

1 1 1

     826  1.9 0x0000006c             s4 <= 5dd6cc71
0 1 1

     827  1.9 0x00000070             s5 <= cdc7c5e8
0 0 1

     828  1.9 0x00000074             fp <= e20f5560
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     832  1.9 0x00000078             s2 <= 00892cba
1 1 1

1 1 1

1 1 1

     833  1.9 0x0000007c             s3 <= c9411529
1 1 1

1 1 1

1 1 1

     834  1.9 0x00000080             s4 <= 3fe621d1
0 1 1

     835  1.9 0x00000084             s5 <= 14478f78
0 0 1

     836  1.9 0x00000088             fp <= 0000038f
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     840  1.9 0x0000008c             s2 <= 0089292b
1 1 1

1 1 1

1 1 1

     841  1.9 0x00000090             s3 <= c94116a6
1 1 1

1 1 1

1 1 1

     842  1.9 0x00000094             s4 <= 3fe62560
0 1 1

     843  1.9 0x00000098             s5 <= 14478be9
0 0 1

     844  1.9 0x0000009c             fp <= 0000038f
0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     848  1.9 0x000000a0             s2 <= ff76da64
1 1 1

1 1 1

1 1 1

     849  1.9 0x000000a4             s3 <= c9411529
1 1 1

1 1 1

1 1 1

     850  1.9 0x000000a8             s4 <= 3fe628ef
0 1 1

     851  1.9 0x000000ac             s5 <= ebb877a6
0 0 1

     852  1.9 0x000000b0             fp <= b6cc6f47
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     856  1.9 0x000000b4             fp <= b75594e3
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

     860  1.9 0x000000b8             s3 <= 7e1481ca
0 0 1

     861  1.9 0x000000bc             s6 <= 6e22009b
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     865  1.9 0x000000c0             s6 <= 6eab2637
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

     869  1.9 0x000000c4             s3 <= 10bfa7fd
0 0 1

     870  1.9 0x000000c8             fp <= 6e22009b
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     874  1.9 0x000000cc             fp <= 6eab2637
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     878  1.9 0x000000d0             fp <= ae914f26
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

     882  1.9 0x000000d4             s3 <= be2ee8db
0 0 1

     883  1.9 0x000000d8             fp <= 655dbade
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     887  1.9 0x000000dc             fp <= 65e6e07a
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     891  1.9 0x000000e0             fp <= a5cd0969
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

     895  1.9 0x000000e4             s3 <= 1be3e1b2
0 0 1

     896  1.9 0x000000e8             s4 <= 0000038f
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     900  1.9 0x000000ec             s1 <= b6cc6f47
1 1 1

1 1 1

1 1 1

     901  1.9 0x000000f0             s2 <= ff76d6d5
0 1 1

     902  1.9 0x000000f4             s3 <= 1be3e23d
0 0 1

     903  1.9 0x000000f8             s4 <= 0000038f
0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     907  1.9 0x000000fc             s1 <= b6cc72d6
1 1 1

1 1 1

1 1 1

     908  1.9 0x00000100             s2 <= 00892cba
1 1 1

1 1 1

1 1 1

     909  1.9 0x00000104             s3 <= 1be3e1b2
0 1 1

     910  1.9 0x00000108             s5 <= 0000038f
0 0 1

0 0 1

     911  1.9 0x0000010c             t0 <= 00000000
1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     914  1.9 0x00000110             s1 <= b6cc7665
1 1 1

1 1 1

1 1 1

     915  1.9 0x00000114             s2 <= 0089292b
1 1 1

1 1 1

1 1 1

     916  1.9 0x00000118             s3 <= 1be3e23d
0 1 1

     917  1.9 0x0000011c             s5 <= 0000038f
0 0 1

     918  1.9 0x00000120             t0 <= 00000000
1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     921  1.9 0x00000124             s1 <= b6cc79f4
1 1 1

1 1 1

1 1 1

     922  1.9 0x00000128             s2 <= ff76da64
0 1 1

     923  1.9 0x0000012c             s3 <= 1be3e1b2
0 0 1

     924  1.9 0x00000130             t1 <= 00000006
0 0 0

0 0 0

0 0 0

0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

     928  1.9 0x00000134               
1 1 1

1 1 1

1 1 1

     929  1.9 0x00000048             fp <= ca316b50
1 1 1

1 1 1

1 1 1

     930  1.9 0x0000004c             s1 <= 4941bd88
1 1 1

1 1 1

1 1 1

     931  1.9 0x00000050             s2 <= 3ff0286e
1 1 1

1 1 1

1 1 1

     932  1.9 0x00000054             s3 <= 000ca9e1
1 1 1

1 1 1

1 1 1

     933  1.9 0x00000058             s4 <= d30cfdb9
0 1 1

     934  1.9 0x0000005c             s5 <= d4fbee30
0 0 1

     935  1.9 0x00000060             fp <= 137328d8
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     939  1.9 0x00000064             s2 <= 2c7cff96
1 1 1

1 1 1

1 1 1

     940  1.9 0x00000068             s3 <= 137f8139
1 1 1

1 1 1

1 1 1

     941  1.9 0x0000006c             s4 <= e6802691
0 1 1

     942  1.9 0x00000070             s5 <= c188c558
0 0 1

     943  1.9 0x00000074             fp <= 5cb4e660
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     947  1.9 0x00000078             s2 <= 3037e6ca
1 1 1

1 1 1

1 1 1

     948  1.9 0x0000007c             s3 <= 4fcb6759
1 1 1

1 1 1

1 1 1

     949  1.9 0x00000080             s4 <= 43350cf1
0 1 1

     950  1.9 0x00000084             s5 <= 9b2c2108
0 0 1

     951  1.9 0x00000088             fp <= 0000038f
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     955  1.9 0x0000008c             s2 <= 3037e33b
1 1 1

1 1 1

1 1 1

     956  1.9 0x00000090             s3 <= 4fcb64d6
1 1 1

1 1 1

1 1 1

     957  1.9 0x00000094             s4 <= 43351080
0 1 1

     958  1.9 0x00000098             s5 <= 9b2c1d79
0 0 1

     959  1.9 0x0000009c             fp <= 0000038f
0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

     963  1.9 0x000000a0             s2 <= cfc82054
1 1 1

1 1 1

1 1 1

     964  1.9 0x000000a4             s3 <= 4fcb6759
1 1 1

1 1 1

1 1 1

     965  1.9 0x000000a8             s4 <= 4335140f
0 1 1

     966  1.9 0x000000ac             s5 <= 64d3e616
0 0 1

     967  1.9 0x000000b0             fp <= 4941c117
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     971  1.9 0x000000b4             fp <= 7979a0c3
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

     975  1.9 0x000000b8             s3 <= 36b2c79a
0 0 1

     976  1.9 0x000000bc             s6 <= c2bb5e4b
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     980  1.9 0x000000c0             s6 <= f2f33df7
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

     984  1.9 0x000000c4             s3 <= c441fa6d
0 0 1

     985  1.9 0x000000c8             fp <= c2bb5e4b
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     989  1.9 0x000000cc             fp <= f2f33df7
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

     993  1.9 0x000000d0             fp <= 36285206
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

     997  1.9 0x000000d4             s3 <= f269a86b
0 0 1

     998  1.9 0x000000d8             fp <= 7f6a0f8e
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

    1002  1.9 0x000000dc             fp <= afa1ef3a
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

    1006  1.9 0x000000e0             fp <= f2d70349
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

    1010  1.9 0x000000e4             s3 <= 00beab22
0 0 1

    1011  1.9 0x000000e8             s4 <= 0000038f
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

    1015  1.9 0x000000ec             s1 <= 4941c117
1 1 1

1 1 1

1 1 1

    1016  1.9 0x000000f0             s2 <= cfc81cc5
0 1 1

    1017  1.9 0x000000f4             s3 <= 00bea8ad
0 0 1

    1018  1.9 0x000000f8             s4 <= 0000038f
0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

    1022  1.9 0x000000fc             s1 <= 4941c4a6
1 1 1

1 1 1

1 1 1

    1023  1.9 0x00000100             s2 <= 3037e6ca
1 1 1

1 1 1

1 1 1

    1024  1.9 0x00000104             s3 <= 00beab22
0 1 1

    1025  1.9 0x00000108             s5 <= 0000038f
0 0 1

0 0 1

    1026  1.9 0x0000010c             t0 <= 00000000
1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

    1029  1.9 0x00000110             s1 <= 4941c835
1 1 1

1 1 1

1 1 1

    1030  1.9 0x00000114             s2 <= 3037e33b
1 1 1

1 1 1

1 1 1

    1031  1.9 0x00000118             s3 <= 00bea8ad
0 1 1

    1032  1.9 0x0000011c             s5 <= 0000038f
0 0 1

    1033  1.9 0x00000120             t0 <= 00000000
1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

    1036  1.9 0x00000124             s1 <= 4941cbc4
1 1 1

1 1 1

1 1 1

    1037  1.9 0x00000128             s2 <= cfc82054
0 1 1

    1038  1.9 0x0000012c             s3 <= 00beab22
0 0 1

    1039  1.9 0x00000130             t1 <= 00000007
0 0 0

0 0 0

0 0 0

0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

    1043  1.9 0x00000134               
1 1 1

1 1 1

1 1 1

    1044  1.9 0x00000048             fp <= f02f5c50
1 1 1

1 1 1

1 1 1

    1045  1.9 0x0000004c             s1 <= 44846728
1 1 1

1 1 1

1 1 1

    1046  1.9 0x00000050             s2 <= a682fdfe
1 1 1

1 1 1

1 1 1

    1047  1.9 0x00000054             s3 <= 000ca9e1
1 1 1

1 1 1

1 1 1

    1048  1.9 0x00000058             s4 <= 8f9981f9
0 1 1

    1049  1.9 0x0000005c             s5 <= 46a12130
0 0 1

    1050  1.9 0x00000060             fp <= 34b3c378
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

    1054  1.9 0x00000064             s2 <= 71cf3a86
1 1 1

1 1 1

1 1 1

    1055  1.9 0x00000068             s3 <= 34bf6a99
1 1 1

1 1 1

1 1 1

    1056  1.9 0x0000006c             s4 <= c44d4571
0 1 1

    1057  1.9 0x00000070             s5 <= 11ed5db8
0 0 1

    1058  1.9 0x00000074             fp <= 79382aa0
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

    1062  1.9 0x00000078             s2 <= 0768f01a
1 1 1

1 1 1

1 1 1

    1063  1.9 0x0000007c             s3 <= 4d874039
1 1 1

1 1 1

1 1 1

    1064  1.9 0x00000080             s4 <= 3d857011
0 1 1

    1065  1.9 0x00000084             s5 <= 674acce8
0 0 1

    1066  1.9 0x00000088             fp <= 0000038f
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

    1070  1.9 0x0000008c             s2 <= 0768ec8b
1 1 1

1 1 1

1 1 1

    1071  1.9 0x00000090             s3 <= 4d8743b6
1 1 1

1 1 1

1 1 1

    1072  1.9 0x00000094             s4 <= 3d8573a0
0 1 1

    1073  1.9 0x00000098             s5 <= 674ac959
0 0 1

    1074  1.9 0x0000009c             fp <= 0000038f
0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

    1078  1.9 0x000000a0             s2 <= f8971704
1 1 1

1 1 1

1 1 1

    1079  1.9 0x000000a4             s3 <= 4d874039
1 1 1

1 1 1

1 1 1

    1080  1.9 0x000000a8             s4 <= 3d85772f
0 1 1

    1081  1.9 0x000000ac             s5 <= 98b53a36
0 0 1

    1082  1.9 0x000000b0             fp <= 44846ab7
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

    1086  1.9 0x000000b4             fp <= 4bed53b3
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

    1090  1.9 0x000000b8             s3 <= 066a138a
0 0 1

    1091  1.9 0x000000bc             s6 <= 9071badb
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

    1095  1.9 0x000000c0             s6 <= 97daa3d7
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

    1099  1.9 0x000000c4             s3 <= 91b0b05d
0 0 1

    1100  1.9 0x000000c8             fp <= 9071badb
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

    1104  1.9 0x000000cc             fp <= 97daa3d7
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

    1108  1.9 0x000000d0             fp <= d5601b06
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

    1112  1.9 0x000000d4             s3 <= 44d0ab5b
0 0 1

    1113  1.9 0x000000d8             fp <= 19e4822e
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

    1117  1.9 0x000000dc             fp <= 214d6b2a
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

    1121  1.9 0x000000e0             fp <= 5ed2e259
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

    1125  1.9 0x000000e4             s3 <= 1a024902
0 0 1

    1126  1.9 0x000000e8             s4 <= 0000038f
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

    1130  1.9 0x000000ec             s1 <= 44846ab7
1 1 1

1 1 1

1 1 1

    1131  1.9 0x000000f0             s2 <= f8971375
0 1 1

    1132  1.9 0x000000f4             s3 <= 1a024a8d
0 0 1

    1133  1.9 0x000000f8             s4 <= 0000038f
0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

    1137  1.9 0x000000fc             s1 <= 44846e46
1 1 1

1 1 1

1 1 1

    1138  1.9 0x00000100             s2 <= 0768f01a
1 1 1

1 1 1

1 1 1

    1139  1.9 0x00000104             s3 <= 1a024902
0 1 1

    1140  1.9 0x00000108             s5 <= 0000038f
0 0 1

0 0 1

    1141  1.9 0x0000010c             t0 <= 00000000
1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

    1144  1.9 0x00000110             s1 <= 448471d5
1 1 1

1 1 1

1 1 1

    1145  1.9 0x00000114             s2 <= 0768ec8b
1 1 1

1 1 1

1 1 1

    1146  1.9 0x00000118             s3 <= 1a024a8d
0 1 1

    1147  1.9 0x0000011c             s5 <= 0000038f
0 0 1

    1148  1.9 0x00000120             t0 <= 00000000
1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

    1151  1.9 0x00000124             s1 <= 44847564
1 1 1

1 1 1

1 1 1

    1152  1.9 0x00000128             s2 <= f8971704
0 1 1

    1153  1.9 0x0000012c             s3 <= 1a024902
0 0 1

    1154  1.9 0x00000130             t1 <= 00000008
0 0 0

0 0 0

0 0 0

0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

    1158  1.9 0x00000134               
1 1 1

1 1 1

1 1 1

    1159  1.9 0x00000048             fp <= 1699d190
1 1 1

1 1 1

1 1 1

    1160  1.9 0x0000004c             s1 <= 9cc65208
1 1 1

1 1 1

1 1 1

    1161  1.9 0x00000050             s2 <= 8e21ce1e
1 1 1

1 1 1

1 1 1

    1162  1.9 0x00000054             s3 <= 000ca9e1
1 1 1

1 1 1

1 1 1

    1163  1.9 0x00000058             s4 <= 630d0a19
0 1 1

    1164  1.9 0x0000005c             s5 <= 503daff0
0 0 1

    1165  1.9 0x00000060             fp <= b3602398
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

    1169  1.9 0x00000064             s2 <= dac1aa86
1 1 1

1 1 1

1 1 1

    1170  1.9 0x00000068             s3 <= b36c8a79
1 1 1

1 1 1

1 1 1

    1171  1.9 0x0000006c             s4 <= 166d2db1
0 1 1

    1172  1.9 0x00000070             s5 <= 9cdd8c58
0 0 1

    1173  1.9 0x00000074             fp <= 502675a0
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

    1177  1.9 0x00000078             s2 <= 7564cb1a
1 1 1

1 1 1

1 1 1

    1178  1.9 0x0000007c             s3 <= e34affd9
1 1 1

1 1 1

1 1 1

    1179  1.9 0x00000080             s4 <= 6693a351
0 1 1

    1180  1.9 0x00000084             s5 <= b348e948
0 0 1

    1181  1.9 0x00000088             fp <= 0000038f
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

    1185  1.9 0x0000008c             s2 <= 7564c78b
1 1 1

1 1 1

1 1 1

    1186  1.9 0x00000090             s3 <= e34afc56
1 1 1

1 1 1

1 1 1

    1187  1.9 0x00000094             s4 <= 6693a6e0
0 1 1

    1188  1.9 0x00000098             s5 <= b348e5b9
0 0 1

    1189  1.9 0x0000009c             fp <= 0000038f
0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

    1193  1.9 0x000000a0             s2 <= 8a9b3c04
1 1 1

1 1 1

1 1 1

    1194  1.9 0x000000a4             s3 <= e34affd9
1 1 1

1 1 1

1 1 1

    1195  1.9 0x000000a8             s4 <= 6693aa6f
0 1 1

    1196  1.9 0x000000ac             s5 <= 4cb71dd6
0 0 1

    1197  1.9 0x000000b0             fp <= 9cc65597
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

    1201  1.9 0x000000b4             fp <= 122b1993
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

    1205  1.9 0x000000b8             s3 <= f161e64a
0 0 1

    1206  1.9 0x000000bc             s6 <= aef16b9b
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

    1210  1.9 0x000000c0             s6 <= 24562f97
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

    1214  1.9 0x000000c4             s3 <= d537c9dd
0 0 1

    1215  1.9 0x000000c8             fp <= aef16b9b
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

    1219  1.9 0x000000cc             fp <= 24562f97
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

    1223  1.9 0x000000d0             fp <= 8ae9da06
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

    1227  1.9 0x000000d4             s3 <= 5fde13db
0 0 1

    1228  1.9 0x000000d8             fp <= 27b02c0e
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

    1232  1.9 0x000000dc             fp <= 9d14f00a
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

    1236  1.9 0x000000e0             fp <= 03a89a79
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

    1240  1.9 0x000000e4             s3 <= 5c7689a2
0 0 1

    1241  1.9 0x000000e8             s4 <= 0000038f
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

    1245  1.9 0x000000ec             s1 <= 9cc65597
1 1 1

1 1 1

1 1 1

    1246  1.9 0x000000f0             s2 <= 8a9b3875
0 1 1

    1247  1.9 0x000000f4             s3 <= 5c768a2d
0 0 1

    1248  1.9 0x000000f8             s4 <= 0000038f
0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

    1252  1.9 0x000000fc             s1 <= 9cc65926
1 1 1

1 1 1

1 1 1

    1253  1.9 0x00000100             s2 <= 7564cb1a
1 1 1

1 1 1

1 1 1

    1254  1.9 0x00000104             s3 <= 5c7689a2
0 1 1

    1255  1.9 0x00000108             s5 <= 0000038f
0 0 1

0 0 1

    1256  1.9 0x0000010c             t0 <= 00000000
1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

    1259  1.9 0x00000110             s1 <= 9cc65cb5
1 1 1

1 1 1

1 1 1

    1260  1.9 0x00000114             s2 <= 7564c78b
1 1 1

1 1 1

1 1 1

    1261  1.9 0x00000118             s3 <= 5c768a2d
0 1 1

    1262  1.9 0x0000011c             s5 <= 0000038f
0 0 1

    1263  1.9 0x00000120             t0 <= 00000000
1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

    1266  1.9 0x00000124             s1 <= 9cc66044
1 1 1

1 1 1

1 1 1

    1267  1.9 0x00000128             s2 <= 8a9b3c04
0 1 1

    1268  1.9 0x0000012c             s3 <= 5c7689a2
0 0 1

    1269  1.9 0x00000130             t1 <= 00000009
0 0 0

0 0 0

0 0 0

0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

    1273  1.9 0x00000134               
1 1 1

1 1 1

1 1 1

    1274  1.9 0x00000048             fp <= e2d57110
1 1 1

1 1 1

1 1 1

    1275  1.9 0x0000004c             s1 <= e3321e88
1 1 1

1 1 1

1 1 1

    1276  1.9 0x00000050             s2 <= 09d3c77e
1 1 1

1 1 1

1 1 1

    1277  1.9 0x00000054             s3 <= 000ca9e1
1 1 1

1 1 1

1 1 1

    1278  1.9 0x00000058             s4 <= 4eb35a59
0 1 1

    1279  1.9 0x0000005c             s5 <= 3707a070
0 0 1

    1280  1.9 0x00000060             fp <= c6078f98
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

    1284  1.9 0x00000064             s2 <= 43cc37e6
1 1 1

1 1 1

1 1 1

    1285  1.9 0x00000068             s3 <= c60b2679
1 1 1

1 1 1

1 1 1

    1286  1.9 0x0000006c             s4 <= 14bae9f1
0 1 1

    1287  1.9 0x00000070             s5 <= 710010d8
0 0 1

    1288  1.9 0x00000074             fp <= a939ae20
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

    1292  1.9 0x00000078             s2 <= 656d763a
1 1 1

1 1 1

1 1 1

    1293  1.9 0x0000007c             s3 <= 6f328859
1 1 1

1 1 1

1 1 1

    1294  1.9 0x00000080             s4 <= bdf49811
0 1 1

    1295  1.9 0x00000084             s5 <= 38399d48
0 0 1

    1296  1.9 0x00000088             fp <= 0000038f
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

    1300  1.9 0x0000008c             s2 <= 656d72ab
1 1 1

1 1 1

1 1 1

    1301  1.9 0x00000090             s3 <= 6f328bd6
1 1 1

1 1 1

1 1 1

    1302  1.9 0x00000094             s4 <= bdf49ba0
0 1 1

    1303  1.9 0x00000098             s5 <= 383999b9
0 0 1

    1304  1.9 0x0000009c             fp <= 0000038f
0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

    1308  1.9 0x000000a0             s2 <= 9a9290e4
1 1 1

1 1 1

1 1 1

    1309  1.9 0x000000a4             s3 <= 6f328859
1 1 1

1 1 1

1 1 1

    1310  1.9 0x000000a8             s4 <= bdf49f2f
0 1 1

    1311  1.9 0x000000ac             s5 <= c7c669d6
0 0 1

    1312  1.9 0x000000b0             fp <= e3322217
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

    1316  1.9 0x000000b4             fp <= 489f9133
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

    1320  1.9 0x000000b8             s3 <= 27ad196a
0 0 1

    1321  1.9 0x000000bc             s6 <= 2bd1afbb
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

    1325  1.9 0x000000c0             s6 <= 913f1ed7
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

    1329  1.9 0x000000c4             s3 <= b69207bd
0 0 1

    1330  1.9 0x000000c8             fp <= 2bd1afbb
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

    1334  1.9 0x000000cc             fp <= 913f1ed7
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

    1338  1.9 0x000000d0             fp <= 4f33be06
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

    1342  1.9 0x000000d4             s3 <= f9a1b9bb
0 0 1

    1343  1.9 0x000000d8             fp <= 3265dc8e
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

    1347  1.9 0x000000dc             fp <= 97d34baa
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 0 1

    1351  1.9 0x000000e0             fp <= 55c7ead9
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

0 1 1

    1355  1.9 0x000000e4             s3 <= ac665362
0 0 1

    1356  1.9 0x000000e8             s4 <= 0000038f
0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

    1360  1.9 0x000000ec             s1 <= e3322217
1 1 1

1 1 1

1 1 1

    1361  1.9 0x000000f0             s2 <= 9a928d55
0 1 1

    1362  1.9 0x000000f4             s3 <= ac6650ed
0 0 1

    1363  1.9 0x000000f8             s4 <= 0000038f
0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

    1367  1.9 0x000000fc             s1 <= e33225a6
1 1 1

1 1 1

1 1 1

    1368  1.9 0x00000100             s2 <= 656d763a
1 1 1

1 1 1

1 1 1

    1369  1.9 0x00000104             s3 <= ac665362
0 1 1

    1370  1.9 0x00000108             s5 <= 0000038f
0 0 1

0 0 1

    1371  1.9 0x0000010c             t0 <= 00000000
1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

    1374  1.9 0x00000110             s1 <= e3322935
1 1 1

1 1 1

1 1 1

    1375  1.9 0x00000114             s2 <= 656d72ab
1 1 1

1 1 1

1 1 1

    1376  1.9 0x00000118             s3 <= ac6650ed
0 1 1

    1377  1.9 0x0000011c             s5 <= 0000038f
0 0 1

    1378  1.9 0x00000120             t0 <= 00000000
1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

1 1 1

1 1 1

1 1 1

    1381  1.9 0x00000124             s1 <= e3322cc4
1 1 1

1 1 1

1 1 1

    1382  1.9 0x00000128             s2 <= 9a9290e4
0 1 1

    1383  1.9 0x0000012c             s3 <= ac665362
0 0 1

    1384  1.9 0x00000130             t1 <= 0000000a
0 0 0

0 0 0

0 0 0

0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

1 1 0

1 1 0

1 1 0

    1388  1.9 0x00000134               
0 0 0

0 0 0

0 0 0

0 0 0

0 0 0

1 0 0

1 0 0

1 0 0

0 1 0

0 1 0

0 1 0

0 0 1

    1393  1.9 0x00000138             sp <= 00002ffc
0 0 0

    1394  1.9 0x0000013c               
0 0 0

0 0 0

0 0 0

0 0 0

1 0 0

1 0 0

0 1 0

    1399  1.9 0x00000010               
0 0 0

0 0 0

0 0 0

$finish called at time : 26825333 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 9081.938 ; gain = 0.000 ; free physical = 2390 ; free virtual = 19359
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 9081.938 ; gain = 0.000 ; free physical = 2390 ; free virtual = 19359
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:29 ; elapsed = 00:00:51 . Memory (MB): peak = 9081.938 ; gain = 0.000 ; free physical = 2390 ; free virtual = 19359
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 9113.953 ; gain = 0.000 ; free physical = 2445 ; free virtual = 19425
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     213  2.5 0x00000020               mem[00000fd4] <= 0000038f
     214  2.4 0x00000024             a1 <= 0000000a
     215  2.2 0x00000028             t1 <= 00000000
     216  2.1 0x0000002c             fp <= 000004d2
     217  2.0 0x00000030             s1 <= 00000224
     218  2.0 0x00000034             s2 <= 00001000
     219  1.9 0x00000038             s2 <= 00000911
     220  1.8 0x0000003c             s3 <= 000003b4
     221  1.8 0x00000040             s4 <= 00000306
     222  1.7 0x00000044             s5 <= 000001b0
     223  1.7 0x00000048             fp <= 00136864
     224  1.6 0x0000004c             s1 <= 002192f4
     225  1.6 0x00000050             s2 <= 000b3238
     226  1.6 0x00000054             s3 <= 00051a20
     227  1.5 0x00000058             s4 <= 00000000
     228  1.5 0x0000005c             s5 <= 00000000
     229  1.5 0x00000060             fp <= 0034fb58
     233  1.6 0x00000064             s2 <= ffd636e0
     234  1.6 0x00000068             s3 <= 0031e178
     235  1.5 0x0000006c             s4 <= 0034fb58
     236  1.5 0x00000070             s5 <= ffcb04a8
     237  1.5 0x00000074             fp <= 00568e4c
     238  1.5 0x00000078             s2 <= 0080576c
     241  1.5 0x0000007c             s3 <= 00676f34
     242  1.5 0x00000080             s4 <= 008b89a4
     243  1.5 0x00000084             s5 <= 008b89a4
     244  1.5 0x00000088             fp <= 0000038f
     248  1.5 0x0000008c             s2 <= 008053dd
     249  1.5 0x00000090             s3 <= 00676cbb
     250  1.5 0x00000094             s4 <= 008b8d33
     251  1.5 0x00000098             s5 <= 008b8615
     252  1.5 0x0000009c             fp <= 0000038f
     256  1.6 0x000000a0             s2 <= ff7fafb2
     257  1.6 0x000000a4             s3 <= 00676f34
     258  1.5 0x000000a8             s4 <= 008b90c2
     259  1.5 0x000000ac             s5 <= ff747d7a
     260  1.5 0x000000b0             fp <= 00219683
     261  1.5 0x000000b4             fp <= 00a1e6d1
     262  1.5 0x000000b8             s3 <= 00c689e5
     265  1.5 0x000000bc             s6 <= 00c379c5
     266  1.5 0x000000c0             s6 <= 0143ca13
     270  1.6 0x000000c4             s3 <= 018543f6
     271  1.5 0x000000c8             fp <= 00c379c5
     272  1.5 0x000000cc             fp <= 0143ca13
     273  1.5 0x000000d0             fp <= 01cf5ad5
     274  1.5 0x000000d4             s3 <= 004a1923
     277  1.5 0x000000d8             fp <= 01f0edc9
     278  1.5 0x000000dc             fp <= 02713e17
     279  1.5 0x000000e0             fp <= 02fcced9
     283  1.6 0x000000e4             s3 <= 02b6d7fa
     284  1.6 0x000000e8             s4 <= 0000038f
     288  1.6 0x000000ec             s1 <= 00219683
     289  1.6 0x000000f0             s2 <= ff7fac23
     290  1.6 0x000000f4             s3 <= 02b6d475
     291  1.6 0x000000f8             s4 <= 0000038f
     295  1.6 0x000000fc             s1 <= 00219a12
     296  1.6 0x00000100             s2 <= 0080576c
     297  1.6 0x00000104             s3 <= 02b6d7fa
     298  1.6 0x00000108             s5 <= 0000038f
     299  1.6 0x0000010c             t0 <= 00000000
     302  1.6 0x00000110             s1 <= 00219da1
     303  1.6 0x00000114             s2 <= 008053dd
     304  1.6 0x00000118             s3 <= 02b6d475
     305  1.6 0x0000011c             s5 <= 0000038f
     306  1.5 0x00000120             t0 <= 00000000
     309  1.6 0x00000124             s1 <= 0021a130
     310  1.6 0x00000128             s2 <= ff7fafb2
     311  1.5 0x0000012c             s3 <= 02b6d7fa
     312  1.5 0x00000130             t1 <= 00000001
     313  1.5 0x00000134               
     318  1.6 0x00000048             fp <= db61e360
     319  1.6 0x0000004c             s1 <= 0bcc11d4
     320  1.6 0x00000050             s2 <= a8aa92a6
     321  1.6 0x00000054             s3 <= 000ca9e1
     322  1.6 0x00000058             s4 <= 803c199d
     323  1.6 0x0000005c             s5 <= 67cda020
     324  1.5 0x00000060             fp <= e72df534
     328  1.6 0x00000064             s2 <= c17c9d72
     329  1.6 0x00000068             s3 <= e7215cd5
     330  1.6 0x0000006c             s4 <= 676a0ed1
     331  1.6 0x00000070             s5 <= 809faaec
     332  1.5 0x00000074             fp <= f2fa0708
     333  1.5 0x00000078             s2 <= 317d6996
     336  1.6 0x0000007c             s3 <= 15db5bdd
     337  1.5 0x00000080             s4 <= 5a6415d9
     338  1.5 0x00000084             s5 <= 725a5c1c
     339  1.5 0x00000088             fp <= 0000038f
     343  1.6 0x0000008c             s2 <= 317d6607
     344  1.6 0x00000090             s3 <= 15db5852
     345  1.5 0x00000094             s4 <= 5a641968
     346  1.5 0x00000098             s5 <= 725a588d
     347  1.5 0x0000009c             fp <= 0000038f
     351  1.6 0x000000a0             s2 <= ce829d88
     352  1.6 0x000000a4             s3 <= 15db5bdd
     353  1.5 0x000000a8             s4 <= 5a641cf7
     354  1.5 0x000000ac             s5 <= 8da5ab02
     355  1.5 0x000000b0             fp <= 0bcc1563
     356  1.5 0x000000b4             fp <= 3d4977db
     357  1.5 0x000000b8             s3 <= 28922c06
     360  1.5 0x000000bc             s6 <= 491589af
     361  1.5 0x000000c0             s6 <= 7a92ec27
     365  1.6 0x000000c4             s3 <= 5200c021
     366  1.5 0x000000c8             fp <= 491589af
     367  1.5 0x000000cc             fp <= 7a92ec27
     368  1.5 0x000000d0             fp <= d4f7091e
     369  1.5 0x000000d4             s3 <= 86f7c93f
     372  1.5 0x000000d8             fp <= e0c31af2
     373  1.5 0x000000dc             fp <= 12407d6a
     374  1.5 0x000000e0             fp <= 6ca49a61
     378  1.6 0x000000e4             s3 <= ea53535e
     379  1.6 0x000000e8             s4 <= 0000038f
     383  1.6 0x000000ec             s1 <= 0bcc1563
     384  1.6 0x000000f0             s2 <= ce8299f9
     385  1.6 0x000000f4             s3 <= ea5350d1
     386  1.6 0x000000f8             s4 <= 0000038f
     390  1.6 0x000000fc             s1 <= 0bcc18f2
     391  1.6 0x00000100             s2 <= 317d6996
     392  1.6 0x00000104             s3 <= ea53535e
     393  1.6 0x00000108             s5 <= 0000038f
     394  1.6 0x0000010c             t0 <= 00000000
     397  1.6 0x00000110             s1 <= 0bcc1c81
     398  1.6 0x00000114             s2 <= 317d6607
     399  1.6 0x00000118             s3 <= ea5350d1
     400  1.6 0x0000011c             s5 <= 0000038f
     401  1.5 0x00000120             t0 <= 00000000
     404  1.6 0x00000124             s1 <= 0bcc2010
     405  1.6 0x00000128             s2 <= ce829d88
     406  1.5 0x0000012c             s3 <= ea53535e
     407  1.5 0x00000130             t1 <= 00000002
     408  1.5 0x00000134               
     409  1.5 0x00000048             fp <= 9c3ad880
     410  1.5 0x0000004c             s1 <= 9020eff0
     411  1.5 0x00000050             s2 <= de85ab82
     412  1.5 0x00000054             s3 <= 000ca9e1
     413  1.5 0x00000058             s4 <= 30d65ec9
     414  1.5 0x0000005c             s5 <= 858cfb80
     415  1.5 0x00000060             fp <= 2c5bc870
     419  1.5 0x00000064             s2 <= b229e312
     420  1.5 0x00000068             s3 <= 2c576191
     421  1.5 0x0000006c             s4 <= 5d322739
     422  1.5 0x00000070             s5 <= 59313310
     423  1.5 0x00000074             fp <= bc7cb860
     424  1.5 0x00000078             s2 <= 0a52d54e
     427  1.5 0x0000007c             s3 <= 902bd9f1
     428  1.5 0x00000080             s4 <= 19aedf99
     429  1.5 0x00000084             s5 <= 634b8550
     430  1.5 0x00000088             fp <= 0000038f
     434  1.5 0x0000008c             s2 <= 0a52d1bf
     435  1.5 0x00000090             s3 <= 902bda7e
     436  1.5 0x00000094             s4 <= 19aee328
     437  1.5 0x00000098             s5 <= 634b81c1
     438  1.5 0x0000009c             fp <= 0000038f
     442  1.5 0x000000a0             s2 <= f5ad31d0
     443  1.5 0x000000a4             s3 <= 902bd9f1
     444  1.5 0x000000a8             s4 <= 19aee6b7
     445  1.5 0x000000ac             s5 <= 9cb481ce
     446  1.5 0x000000b0             fp <= 9020f37f
     447  1.5 0x000000b4             fp <= 9a73c1af
     448  1.5 0x000000b8             s3 <= 0a58185e
     451  1.5 0x000000bc             s6 <= 2a94b19f
     452  1.5 0x000000c0             s6 <= 34e77fcf
     456  1.5 0x000000c4             s3 <= 3ebf6791
     457  1.5 0x000000c8             fp <= 2a94b19f
     458  1.5 0x000000cc             fp <= 34e77fcf
     459  1.5 0x000000d0             fp <= 4e966686
     460  1.5 0x000000d4             s3 <= 70290117
     463  1.5 0x000000d8             fp <= deb75676
     464  1.5 0x000000dc             fp <= e90a24a6
     465  1.5 0x000000e0             fp <= 02b90b5d
     469  1.5 0x000000e4             s3 <= 72900a4a
     470  1.5 0x000000e8             s4 <= 0000038f
     474  1.5 0x000000ec             s1 <= 9020f37f
     475  1.5 0x000000f0             s2 <= f5ad2e41
     476  1.5 0x000000f4             s3 <= 729009c5
     477  1.5 0x000000f8             s4 <= 0000038f
     481  1.5 0x000000fc             s1 <= 9020f70e
     482  1.5 0x00000100             s2 <= 0a52d54e
     483  1.5 0x00000104             s3 <= 72900a4a
     484  1.5 0x00000108             s5 <= 0000038f
     485  1.5 0x0000010c             t0 <= 00000000
     488  1.5 0x00000110             s1 <= 9020fa9d
     489  1.5 0x00000114             s2 <= 0a52d1bf
     490  1.5 0x00000118             s3 <= 729009c5
     491  1.5 0x0000011c             s5 <= 0000038f
     492  1.5 0x00000120             t0 <= 00000000
     495  1.5 0x00000124             s1 <= 9020fe2c
     496  1.5 0x00000128             s2 <= f5ad31d0
     497  1.5 0x0000012c             s3 <= 72900a4a
     498  1.5 0x00000130             t1 <= 00000003
     499  1.5 0x00000134               
     500  1.5 0x00000048             fp <= 4b30efc0
     501  1.5 0x0000004c             s1 <= 6d028620
     502  1.5 0x00000050             s2 <= ae949d56
     503  1.5 0x00000054             s3 <= 000ca9e1
     504  1.5 0x00000058             s4 <= 43cfd1a1
     505  1.5 0x0000005c             s5 <= 69c21c40
     506  1.5 0x00000060             fp <= b83375e0
     510  1.5 0x00000064             s2 <= f6612776
     511  1.5 0x00000068             s3 <= b83fdc01
     512  1.5 0x0000006c             s4 <= fc034781
     513  1.5 0x00000070             s5 <= b18ea660
     514  1.5 0x00000074             fp <= 2535fc00
     515  1.5 0x00000078             s2 <= 2ed4d48a
     518  1.5 0x0000007c             s3 <= 9d0a2001
     519  1.5 0x00000080             s4 <= 21394381
     520  1.5 0x00000084             s5 <= 73a755a0
     521  1.5 0x00000088             fp <= 0000038f
     525  1.5 0x0000008c             s2 <= 2ed4d0fb
     526  1.5 0x00000090             s3 <= 9d0a238e
     527  1.5 0x00000094             s4 <= 21394710
     528  1.5 0x00000098             s5 <= 73a75211
     529  1.5 0x0000009c             fp <= 0000038f
     533  1.5 0x000000a0             s2 <= d12b3294
     534  1.5 0x000000a4             s3 <= 9d0a2001
     535  1.5 0x000000a8             s4 <= 21394a9f
     536  1.5 0x000000ac             s5 <= 8c58b17e
     537  1.5 0x000000b0             fp <= 6d0289af
     538  1.5 0x000000b4             fp <= 9bd7571b
     539  1.5 0x000000b8             s3 <= 06dd771a
     542  1.5 0x000000bc             s6 <= 08d9dd3b
     543  1.5 0x000000c0             s6 <= 37aeaaa7
     547  1.5 0x000000c4             s3 <= 3173ddbd
     548  1.5 0x000000c8             fp <= 08d9dd3b
     549  1.5 0x000000cc             fp <= 37aeaaa7
     550  1.5 0x000000d0             fp <= 58e7f546
     551  1.5 0x000000d4             s3 <= 699428fb
     554  1.5 0x000000d8             fp <= c5ea7b66
     555  1.5 0x000000dc             fp <= f4bf48d2
     556  1.5 0x000000e0             fp <= 15f89371
     560  1.5 0x000000e4             s3 <= 7c6cbb8a
     561  1.5 0x000000e8             s4 <= 0000038f
     565  1.5 0x000000ec             s1 <= 6d0289af
     566  1.5 0x000000f0             s2 <= d12b2f05
     567  1.5 0x000000f4             s3 <= 7c6cb805
     568  1.5 0x000000f8             s4 <= 0000038f
     572  1.5 0x000000fc             s1 <= 6d028d3e
     573  1.5 0x00000100             s2 <= 2ed4d48a
     574  1.5 0x00000104             s3 <= 7c6cbb8a
     575  1.5 0x00000108             s5 <= 0000038f
     576  1.5 0x0000010c             t0 <= 00000000
     579  1.5 0x00000110             s1 <= 6d0290cd
     580  1.5 0x00000114             s2 <= 2ed4d0fb
     581  1.5 0x00000118             s3 <= 7c6cb805
     582  1.5 0x0000011c             s5 <= 0000038f
     583  1.5 0x00000120             t0 <= 00000000
     586  1.5 0x00000124             s1 <= 6d02945c
     587  1.5 0x00000128             s2 <= d12b3294
     588  1.5 0x0000012c             s3 <= 7c6cbb8a
     589  1.5 0x00000130             t1 <= 00000004
     590  1.5 0x00000134               
     591  1.5 0x00000048             fp <= 8debbd30
     592  1.5 0x0000004c             s1 <= 55ab5fc8
     593  1.5 0x00000050             s2 <= c6ef6016
     594  1.5 0x00000054             s3 <= 000ca9e1
     595  1.5 0x00000058             s4 <= 26914849
     596  1.5 0x0000005c             s5 <= 070a4a50
     597  1.5 0x00000060             fp <= e3971cf8
     601  1.5 0x00000064             s2 <= e358431e
     602  1.5 0x00000068             s3 <= e39bb519
     603  1.5 0x0000006c             s4 <= 0a286541
     604  1.5 0x00000070             s5 <= 23732d58
     605  1.5 0x00000074             fp <= 39427cc0
     606  1.5 0x00000078             s2 <= 55ea39a2
     609  1.5 0x0000007c             s3 <= dad9c9d9
     610  1.5 0x00000080             s4 <= 436ae201
     611  1.5 0x00000084             s5 <= 15cf4f68
     612  1.5 0x00000088             fp <= 0000038f
     616  1.5 0x0000008c             s2 <= 55ea3613
     617  1.5 0x00000090             s3 <= dad9ca56
     618  1.5 0x00000094             s4 <= 436ae590
     619  1.5 0x00000098             s5 <= 15cf4bd9
     620  1.5 0x0000009c             fp <= 0000038f
     624  1.5 0x000000a0             s2 <= aa15cd7c
     625  1.5 0x000000a4             s3 <= dad9c9d9
     626  1.5 0x000000a8             s4 <= 436ae91f
     627  1.5 0x000000ac             s5 <= ea30b7b6
     628  1.5 0x000000b0             fp <= 55ab6357
     629  1.5 0x000000b4             fp <= ab9595db
     630  1.5 0x000000b8             s3 <= 714c5c02
     633  1.5 0x000000bc             s6 <= 0140f5a3
     634  1.5 0x000000c0             s6 <= 572b2827
     638  1.5 0x000000c4             s3 <= 26677425
     639  1.5 0x000000c8             fp <= 0140f5a3
     640  1.5 0x000000cc             fp <= 572b2827
     641  1.5 0x000000d0             fp <= 9a961146
     642  1.5 0x000000d4             s3 <= bcf16563
     645  1.5 0x000000d8             fp <= f041710e
     646  1.5 0x000000dc             fp <= 462ba392
     647  1.5 0x000000e0             fp <= 89968cb1
     651  1.5 0x000000e4             s3 <= 3567e9d2
     652  1.5 0x000000e8             s4 <= 0000038f
     656  1.5 0x000000ec             s1 <= 55ab6357
     657  1.5 0x000000f0             s2 <= aa15c9ed
     658  1.5 0x000000f4             s3 <= 3567ea5d
     659  1.5 0x000000f8             s4 <= 0000038f
     663  1.5 0x000000fc             s1 <= 55ab66e6
     664  1.5 0x00000100             s2 <= 55ea39a2
     665  1.5 0x00000104             s3 <= 3567e9d2
     666  1.5 0x00000108             s5 <= 0000038f
     667  1.5 0x0000010c             t0 <= 00000000
     670  1.5 0x00000110             s1 <= 55ab6a75
     671  1.5 0x00000114             s2 <= 55ea3613
     672  1.5 0x00000118             s3 <= 3567ea5d
     673  1.5 0x0000011c             s5 <= 0000038f
     674  1.5 0x00000120             t0 <= 00000000
     677  1.5 0x00000124             s1 <= 55ab6e04
     678  1.5 0x00000128             s2 <= aa15cd7c
     679  1.5 0x0000012c             s3 <= 3567e9d2
     680  1.5 0x00000130             t1 <= 00000005
     681  1.5 0x00000134               
     682  1.5 0x00000048             fp <= 74767df0
     683  1.5 0x0000004c             s1 <= b6cc6bb8
     684  1.5 0x00000050             s2 <= 0cc9124e
     685  1.5 0x00000054             s3 <= 000ca9e1
     686  1.5 0x00000058             s4 <= 3293e2c9
     687  1.5 0x0000005c             s5 <= f90aaf90
     688  1.5 0x00000060             fp <= 2b42e9a8
     692  1.5 0x00000064             s2 <= e18628a6
     693  1.5 0x00000068             s3 <= 2b4e4049
     694  1.5 0x0000006c             s4 <= 5dd6cc71
     695  1.5 0x00000070             s5 <= cdc7c5e8
     696  1.5 0x00000074             fp <= e20f5560
     697  1.5 0x00000078             s2 <= 00892cba
     700  1.5 0x0000007c             s3 <= c9411529
     701  1.5 0x00000080             s4 <= 3fe621d1
     702  1.5 0x00000084             s5 <= 14478f78
     703  1.5 0x00000088             fp <= 0000038f
     707  1.5 0x0000008c             s2 <= 0089292b
     708  1.5 0x00000090             s3 <= c94116a6
     709  1.5 0x00000094             s4 <= 3fe62560
     710  1.5 0x00000098             s5 <= 14478be9
     711  1.5 0x0000009c             fp <= 0000038f
     715  1.5 0x000000a0             s2 <= ff76da64
     716  1.5 0x000000a4             s3 <= c9411529
     717  1.5 0x000000a8             s4 <= 3fe628ef
     718  1.5 0x000000ac             s5 <= ebb877a6
     719  1.5 0x000000b0             fp <= b6cc6f47
     720  1.5 0x000000b4             fp <= b75594e3
     721  1.5 0x000000b8             s3 <= 7e1481ca
     724  1.5 0x000000bc             s6 <= 6e22009b
     725  1.5 0x000000c0             s6 <= 6eab2637
     729  1.5 0x000000c4             s3 <= 10bfa7fd
     730  1.5 0x000000c8             fp <= 6e22009b
     731  1.5 0x000000cc             fp <= 6eab2637
     732  1.5 0x000000d0             fp <= ae914f26
     733  1.5 0x000000d4             s3 <= be2ee8db
     736  1.5 0x000000d8             fp <= 655dbade
     737  1.5 0x000000dc             fp <= 65e6e07a
     738  1.5 0x000000e0             fp <= a5cd0969
     742  1.5 0x000000e4             s3 <= 1be3e1b2
     743  1.5 0x000000e8             s4 <= 0000038f
     747  1.5 0x000000ec             s1 <= b6cc6f47
     748  1.5 0x000000f0             s2 <= ff76d6d5
     749  1.5 0x000000f4             s3 <= 1be3e23d
     750  1.5 0x000000f8             s4 <= 0000038f
     754  1.5 0x000000fc             s1 <= b6cc72d6
     755  1.5 0x00000100             s2 <= 00892cba
     756  1.5 0x00000104             s3 <= 1be3e1b2
     757  1.5 0x00000108             s5 <= 0000038f
     758  1.5 0x0000010c             t0 <= 00000000
     761  1.5 0x00000110             s1 <= b6cc7665
     762  1.5 0x00000114             s2 <= 0089292b
     763  1.5 0x00000118             s3 <= 1be3e23d
     764  1.5 0x0000011c             s5 <= 0000038f
     765  1.5 0x00000120             t0 <= 00000000
     768  1.5 0x00000124             s1 <= b6cc79f4
     769  1.5 0x00000128             s2 <= ff76da64
     770  1.5 0x0000012c             s3 <= 1be3e1b2
     771  1.5 0x00000130             t1 <= 00000006
     772  1.5 0x00000134               
     773  1.5 0x00000048             fp <= ca316b50
     774  1.5 0x0000004c             s1 <= 4941bd88
     775  1.5 0x00000050             s2 <= 3ff0286e
     776  1.5 0x00000054             s3 <= 000ca9e1
     777  1.5 0x00000058             s4 <= d30cfdb9
     778  1.5 0x0000005c             s5 <= d4fbee30
     779  1.5 0x00000060             fp <= 137328d8
     783  1.5 0x00000064             s2 <= 2c7cff96
     784  1.5 0x00000068             s3 <= 137f8139
     785  1.5 0x0000006c             s4 <= e6802691
     786  1.5 0x00000070             s5 <= c188c558
     787  1.5 0x00000074             fp <= 5cb4e660
     788  1.5 0x00000078             s2 <= 3037e6ca
     791  1.5 0x0000007c             s3 <= 4fcb6759
     792  1.5 0x00000080             s4 <= 43350cf1
     793  1.5 0x00000084             s5 <= 9b2c2108
     794  1.5 0x00000088             fp <= 0000038f
     798  1.5 0x0000008c             s2 <= 3037e33b
     799  1.5 0x00000090             s3 <= 4fcb64d6
     800  1.5 0x00000094             s4 <= 43351080
     801  1.5 0x00000098             s5 <= 9b2c1d79
     802  1.5 0x0000009c             fp <= 0000038f
     806  1.5 0x000000a0             s2 <= cfc82054
     807  1.5 0x000000a4             s3 <= 4fcb6759
     808  1.5 0x000000a8             s4 <= 4335140f
     809  1.5 0x000000ac             s5 <= 64d3e616
     810  1.5 0x000000b0             fp <= 4941c117
     811  1.5 0x000000b4             fp <= 7979a0c3
     812  1.5 0x000000b8             s3 <= 36b2c79a
     815  1.5 0x000000bc             s6 <= c2bb5e4b
     816  1.5 0x000000c0             s6 <= f2f33df7
     820  1.5 0x000000c4             s3 <= c441fa6d
     821  1.5 0x000000c8             fp <= c2bb5e4b
     822  1.5 0x000000cc             fp <= f2f33df7
     823  1.5 0x000000d0             fp <= 36285206
     824  1.5 0x000000d4             s3 <= f269a86b
     827  1.5 0x000000d8             fp <= 7f6a0f8e
     828  1.5 0x000000dc             fp <= afa1ef3a
     829  1.5 0x000000e0             fp <= f2d70349
     833  1.5 0x000000e4             s3 <= 00beab22
     834  1.5 0x000000e8             s4 <= 0000038f
     838  1.5 0x000000ec             s1 <= 4941c117
     839  1.5 0x000000f0             s2 <= cfc81cc5
     840  1.5 0x000000f4             s3 <= 00bea8ad
     841  1.5 0x000000f8             s4 <= 0000038f
     845  1.5 0x000000fc             s1 <= 4941c4a6
     846  1.5 0x00000100             s2 <= 3037e6ca
     847  1.5 0x00000104             s3 <= 00beab22
     848  1.5 0x00000108             s5 <= 0000038f
     849  1.5 0x0000010c             t0 <= 00000000
     852  1.5 0x00000110             s1 <= 4941c835
     853  1.5 0x00000114             s2 <= 3037e33b
     854  1.5 0x00000118             s3 <= 00bea8ad
     855  1.5 0x0000011c             s5 <= 0000038f
     856  1.5 0x00000120             t0 <= 00000000
     859  1.5 0x00000124             s1 <= 4941cbc4
     860  1.5 0x00000128             s2 <= cfc82054
     861  1.5 0x0000012c             s3 <= 00beab22
     862  1.5 0x00000130             t1 <= 00000007
     863  1.5 0x00000134               
     864  1.5 0x00000048             fp <= f02f5c50
     865  1.5 0x0000004c             s1 <= 44846728
     866  1.5 0x00000050             s2 <= a682fdfe
     867  1.5 0x00000054             s3 <= 000ca9e1
     868  1.5 0x00000058             s4 <= 8f9981f9
     869  1.5 0x0000005c             s5 <= 46a12130
     870  1.5 0x00000060             fp <= 34b3c378
     874  1.5 0x00000064             s2 <= 71cf3a86
     875  1.5 0x00000068             s3 <= 34bf6a99
     876  1.5 0x0000006c             s4 <= c44d4571
     877  1.5 0x00000070             s5 <= 11ed5db8
     878  1.5 0x00000074             fp <= 79382aa0
     879  1.5 0x00000078             s2 <= 0768f01a
     882  1.5 0x0000007c             s3 <= 4d874039
     883  1.5 0x00000080             s4 <= 3d857011
     884  1.5 0x00000084             s5 <= 674acce8
     885  1.5 0x00000088             fp <= 0000038f
     889  1.5 0x0000008c             s2 <= 0768ec8b
     890  1.5 0x00000090             s3 <= 4d8743b6
     891  1.5 0x00000094             s4 <= 3d8573a0
     892  1.5 0x00000098             s5 <= 674ac959
     893  1.5 0x0000009c             fp <= 0000038f
     897  1.5 0x000000a0             s2 <= f8971704
     898  1.5 0x000000a4             s3 <= 4d874039
     899  1.5 0x000000a8             s4 <= 3d85772f
     900  1.5 0x000000ac             s5 <= 98b53a36
     901  1.5 0x000000b0             fp <= 44846ab7
     902  1.5 0x000000b4             fp <= 4bed53b3
     903  1.5 0x000000b8             s3 <= 066a138a
     906  1.5 0x000000bc             s6 <= 9071badb
     907  1.5 0x000000c0             s6 <= 97daa3d7
     911  1.5 0x000000c4             s3 <= 91b0b05d
     912  1.5 0x000000c8             fp <= 9071badb
     913  1.5 0x000000cc             fp <= 97daa3d7
     914  1.5 0x000000d0             fp <= d5601b06
     915  1.5 0x000000d4             s3 <= 44d0ab5b
     918  1.5 0x000000d8             fp <= 19e4822e
     919  1.5 0x000000dc             fp <= 214d6b2a
     920  1.5 0x000000e0             fp <= 5ed2e259
     924  1.5 0x000000e4             s3 <= 1a024902
     925  1.5 0x000000e8             s4 <= 0000038f
     929  1.5 0x000000ec             s1 <= 44846ab7
     930  1.5 0x000000f0             s2 <= f8971375
     931  1.5 0x000000f4             s3 <= 1a024a8d
     932  1.5 0x000000f8             s4 <= 0000038f
     936  1.5 0x000000fc             s1 <= 44846e46
     937  1.5 0x00000100             s2 <= 0768f01a
     938  1.5 0x00000104             s3 <= 1a024902
     939  1.5 0x00000108             s5 <= 0000038f
     940  1.5 0x0000010c             t0 <= 00000000
     943  1.5 0x00000110             s1 <= 448471d5
     944  1.5 0x00000114             s2 <= 0768ec8b
     945  1.5 0x00000118             s3 <= 1a024a8d
     946  1.5 0x0000011c             s5 <= 0000038f
     947  1.5 0x00000120             t0 <= 00000000
     950  1.5 0x00000124             s1 <= 44847564
     951  1.5 0x00000128             s2 <= f8971704
     952  1.5 0x0000012c             s3 <= 1a024902
     953  1.5 0x00000130             t1 <= 00000008
     954  1.5 0x00000134               
     955  1.5 0x00000048             fp <= 1699d190
     956  1.5 0x0000004c             s1 <= 9cc65208
     957  1.5 0x00000050             s2 <= 8e21ce1e
     958  1.5 0x00000054             s3 <= 000ca9e1
     959  1.5 0x00000058             s4 <= 630d0a19
     960  1.5 0x0000005c             s5 <= 503daff0
     961  1.5 0x00000060             fp <= b3602398
     965  1.5 0x00000064             s2 <= dac1aa86
     966  1.5 0x00000068             s3 <= b36c8a79
     967  1.5 0x0000006c             s4 <= 166d2db1
     968  1.5 0x00000070             s5 <= 9cdd8c58
     969  1.5 0x00000074             fp <= 502675a0
     970  1.5 0x00000078             s2 <= 7564cb1a
     973  1.5 0x0000007c             s3 <= e34affd9
     974  1.5 0x00000080             s4 <= 6693a351
     975  1.5 0x00000084             s5 <= b348e948
     976  1.5 0x00000088             fp <= 0000038f
     980  1.5 0x0000008c             s2 <= 7564c78b
     981  1.5 0x00000090             s3 <= e34afc56
     982  1.5 0x00000094             s4 <= 6693a6e0
     983  1.5 0x00000098             s5 <= b348e5b9
     984  1.5 0x0000009c             fp <= 0000038f
     988  1.5 0x000000a0             s2 <= 8a9b3c04
     989  1.5 0x000000a4             s3 <= e34affd9
     990  1.5 0x000000a8             s4 <= 6693aa6f
     991  1.5 0x000000ac             s5 <= 4cb71dd6
     992  1.5 0x000000b0             fp <= 9cc65597
     993  1.5 0x000000b4             fp <= 122b1993
     994  1.5 0x000000b8             s3 <= f161e64a
     997  1.5 0x000000bc             s6 <= aef16b9b
     998  1.5 0x000000c0             s6 <= 24562f97
    1002  1.5 0x000000c4             s3 <= d537c9dd
    1003  1.5 0x000000c8             fp <= aef16b9b
    1004  1.5 0x000000cc             fp <= 24562f97
    1005  1.5 0x000000d0             fp <= 8ae9da06
    1006  1.5 0x000000d4             s3 <= 5fde13db
    1009  1.5 0x000000d8             fp <= 27b02c0e
    1010  1.5 0x000000dc             fp <= 9d14f00a
    1011  1.5 0x000000e0             fp <= 03a89a79
    1015  1.5 0x000000e4             s3 <= 5c7689a2
    1016  1.5 0x000000e8             s4 <= 0000038f
    1020  1.5 0x000000ec             s1 <= 9cc65597
    1021  1.5 0x000000f0             s2 <= 8a9b3875
    1022  1.5 0x000000f4             s3 <= 5c768a2d
    1023  1.5 0x000000f8             s4 <= 0000038f
    1027  1.5 0x000000fc             s1 <= 9cc65926
    1028  1.5 0x00000100             s2 <= 7564cb1a
    1029  1.5 0x00000104             s3 <= 5c7689a2
    1030  1.5 0x00000108             s5 <= 0000038f
    1031  1.5 0x0000010c             t0 <= 00000000
    1034  1.5 0x00000110             s1 <= 9cc65cb5
    1035  1.5 0x00000114             s2 <= 7564c78b
    1036  1.5 0x00000118             s3 <= 5c768a2d
    1037  1.5 0x0000011c             s5 <= 0000038f
    1038  1.5 0x00000120             t0 <= 00000000
    1041  1.5 0x00000124             s1 <= 9cc66044
    1042  1.5 0x00000128             s2 <= 8a9b3c04
    1043  1.5 0x0000012c             s3 <= 5c7689a2
    1044  1.5 0x00000130             t1 <= 00000009
    1045  1.5 0x00000134               
    1046  1.5 0x00000048             fp <= e2d57110
    1047  1.5 0x0000004c             s1 <= e3321e88
    1048  1.5 0x00000050             s2 <= 09d3c77e
    1049  1.5 0x00000054             s3 <= 000ca9e1
    1050  1.5 0x00000058             s4 <= 4eb35a59
    1051  1.5 0x0000005c             s5 <= 3707a070
    1052  1.5 0x00000060             fp <= c6078f98
    1056  1.5 0x00000064             s2 <= 43cc37e6
    1057  1.5 0x00000068             s3 <= c60b2679
    1058  1.5 0x0000006c             s4 <= 14bae9f1
    1059  1.5 0x00000070             s5 <= 710010d8
    1060  1.5 0x00000074             fp <= a939ae20
    1061  1.5 0x00000078             s2 <= 656d763a
    1064  1.5 0x0000007c             s3 <= 6f328859
    1065  1.5 0x00000080             s4 <= bdf49811
    1066  1.5 0x00000084             s5 <= 38399d48
    1067  1.5 0x00000088             fp <= 0000038f
    1071  1.5 0x0000008c             s2 <= 656d72ab
    1072  1.5 0x00000090             s3 <= 6f328bd6
    1073  1.5 0x00000094             s4 <= bdf49ba0
    1074  1.5 0x00000098             s5 <= 383999b9
    1075  1.5 0x0000009c             fp <= 0000038f
    1079  1.5 0x000000a0             s2 <= 9a9290e4
    1080  1.5 0x000000a4             s3 <= 6f328859
    1081  1.5 0x000000a8             s4 <= bdf49f2f
    1082  1.5 0x000000ac             s5 <= c7c669d6
    1083  1.5 0x000000b0             fp <= e3322217
    1084  1.5 0x000000b4             fp <= 489f9133
    1085  1.5 0x000000b8             s3 <= 27ad196a
    1088  1.5 0x000000bc             s6 <= 2bd1afbb
    1089  1.5 0x000000c0             s6 <= 913f1ed7
    1093  1.5 0x000000c4             s3 <= b69207bd
    1094  1.5 0x000000c8             fp <= 2bd1afbb
    1095  1.5 0x000000cc             fp <= 913f1ed7
    1096  1.5 0x000000d0             fp <= 4f33be06
    1097  1.5 0x000000d4             s3 <= f9a1b9bb
    1100  1.5 0x000000d8             fp <= 3265dc8e
    1101  1.5 0x000000dc             fp <= 97d34baa
    1102  1.5 0x000000e0             fp <= 55c7ead9
    1106  1.5 0x000000e4             s3 <= ac665362
    1107  1.5 0x000000e8             s4 <= 0000038f
    1111  1.5 0x000000ec             s1 <= e3322217
    1112  1.5 0x000000f0             s2 <= 9a928d55
    1113  1.5 0x000000f4             s3 <= ac6650ed
    1114  1.5 0x000000f8             s4 <= 0000038f
    1118  1.5 0x000000fc             s1 <= e33225a6
    1119  1.5 0x00000100             s2 <= 656d763a
    1120  1.5 0x00000104             s3 <= ac665362
    1121  1.5 0x00000108             s5 <= 0000038f
    1122  1.5 0x0000010c             t0 <= 00000000
    1125  1.5 0x00000110             s1 <= e3322935
    1126  1.5 0x00000114             s2 <= 656d72ab
    1127  1.5 0x00000118             s3 <= ac6650ed
    1128  1.5 0x0000011c             s5 <= 0000038f
    1129  1.5 0x00000120             t0 <= 00000000
    1132  1.5 0x00000124             s1 <= e3322cc4
    1133  1.5 0x00000128             s2 <= 9a9290e4
    1134  1.5 0x0000012c             s3 <= ac665362
    1135  1.5 0x00000130             t1 <= 0000000a
    1136  1.5 0x00000134               
    1141  1.5 0x00000138             sp <= 00002ffc
    1142  1.5 0x0000013c               
    1147  1.5 0x00000010               
$finish called at time : 22625332 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 9113.953 ; gain = 0.000 ; free physical = 2379 ; free virtual = 19359
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 9113.953 ; gain = 0.000 ; free physical = 2379 ; free virtual = 19359
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:00:44 . Memory (MB): peak = 9113.953 ; gain = 0.000 ; free physical = 2379 ; free virtual = 19359
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 9136.969 ; gain = 0.000 ; free physical = 2140 ; free virtual = 19317
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     210  2.2 0x00000020               mem[00000fd4] <= 00000000
     211  2.1 0x00000024             a1 <= 0000000a
     212  2.0 0x00000028             t1 <= 00000000
     213  1.9 0x0000002c             fp <= 000004d2
     214  1.8 0x00000030             s1 <= 00000224
     215  1.7 0x00000034             s2 <= 00001000
     216  1.7 0x00000038             s2 <= 00000911
     217  1.6 0x0000003c             s3 <= 000003b4
     218  1.6 0x00000040             s4 <= 00000306
     219  1.6 0x00000044             s5 <= 000001b0
     220  1.5 0x00000048             fp <= 00136864
     221  1.5 0x0000004c             s1 <= 002192f4
     222  1.5 0x00000050             s2 <= 000b3238
     223  1.4 0x00000054             s3 <= 00051a20
     224  1.4 0x00000058             s4 <= 00000000
     225  1.4 0x0000005c             s5 <= 00000000
     226  1.4 0x00000060             fp <= 0034fb58
     230  1.5 0x00000064             s2 <= ffd636e0
     231  1.5 0x00000068             s3 <= 0031e178
     232  1.4 0x0000006c             s4 <= 0034fb58
     233  1.4 0x00000070             s5 <= ffcb04a8
     234  1.4 0x00000074             fp <= 00568e4c
     235  1.4 0x00000078             s2 <= 0080576c
     236  1.4 0x0000007c             s3 <= 00676f34
     237  1.4 0x00000080             s4 <= 008b89a4
     238  1.4 0x00000084             s5 <= 008b89a4
     239  1.3 0x00000088             fp <= 00000000
     243  1.4 0x0000008c             s2 <= 0080576c
     244  1.4 0x00000090             s3 <= 00676f34
     245  1.4 0x00000094             s4 <= 008b89a4
     246  1.4 0x00000098             s5 <= 008b89a4
     247  1.4 0x0000009c             fp <= 00000000
     249  1.4 0x000000a0             s2 <= ff7fa894
     250  1.4 0x000000a4             s3 <= 00676f34
     251  1.4 0x000000a8             s4 <= 008b89a4
     252  1.4 0x000000ac             s5 <= ff74765c
     253  1.3 0x000000b0             fp <= 002192f4
     254  1.3 0x000000b4             fp <= 00a1ea60
     255  1.3 0x000000b8             s3 <= 00c68554
     256  1.3 0x000000bc             s6 <= 00c37d54
     257  1.3 0x000000c0             s6 <= 0143d4c0
     258  1.3 0x000000c4             s3 <= 00c68554
[        258] Error: wrong result written. Expected to write 0x01855194, but wrote 0x00c68554
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 6166999 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 9136.969 ; gain = 0.000 ; free physical = 2073 ; free virtual = 19251
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 9152.977 ; gain = 0.000 ; free physical = 2131 ; free virtual = 19317
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     213  2.5 0x00000020               mem[00000fd4] <= 0000038f
     214  2.4 0x00000024             a1 <= 0000000a
     215  2.2 0x00000028             t1 <= 00000000
     216  2.1 0x0000002c             fp <= 000004d2
     217  2.0 0x00000030             s1 <= 00000224
     218  2.0 0x00000034             s2 <= 00001000
     219  1.9 0x00000038             s2 <= 00000911
     220  1.8 0x0000003c             s3 <= 000003b4
     221  1.8 0x00000040             s4 <= 00000306
     222  1.7 0x00000044             s5 <= 000001b0
     223  1.7 0x00000048             fp <= 00136864
     224  1.6 0x0000004c             s1 <= 002192f4
     225  1.6 0x00000050             s2 <= 000b3238
     226  1.6 0x00000054             s3 <= 00051a20
     227  1.5 0x00000058             s4 <= 00000000
     228  1.5 0x0000005c             s5 <= 00000000
     229  1.5 0x00000060             fp <= 0034fb58
     233  1.6 0x00000064             s2 <= ffd636e0
     234  1.6 0x00000068             s3 <= 0031e178
     235  1.5 0x0000006c             s4 <= 0034fb58
     236  1.5 0x00000070             s5 <= ffcb04a8
     237  1.5 0x00000074             fp <= 00568e4c
     238  1.5 0x00000078             s2 <= 0080576c
     241  1.5 0x0000007c             s3 <= 00676f34
     242  1.5 0x00000080             s4 <= 008b89a4
     243  1.5 0x00000084             s5 <= 008b89a4
     244  1.5 0x00000088             fp <= 0000038f
     248  1.5 0x0000008c             s2 <= 008053dd
     249  1.5 0x00000090             s3 <= 00676cbb
     250  1.5 0x00000094             s4 <= 008b8d33
     251  1.5 0x00000098             s5 <= 008b8615
     252  1.5 0x0000009c             fp <= 0000038f
     256  1.6 0x000000a0             s2 <= ff7fafb2
     257  1.6 0x000000a4             s3 <= 00676f34
     258  1.5 0x000000a8             s4 <= 008b90c2
     259  1.5 0x000000ac             s5 <= ff747d7a
     260  1.5 0x000000b0             fp <= 00219683
     261  1.5 0x000000b4             fp <= 00a1e6d1
     262  1.5 0x000000b8             s3 <= 00c689e5
     265  1.5 0x000000bc             s6 <= 00c379c5
     266  1.5 0x000000c0             s6 <= 0143ca13
     270  1.6 0x000000c4             s3 <= 018543f6
     271  1.5 0x000000c8             fp <= 00c379c5
     272  1.5 0x000000cc             fp <= 0143ca13
     273  1.5 0x000000d0             fp <= 01cf5ad5
     274  1.5 0x000000d4             s3 <= 004a1923
     277  1.5 0x000000d8             fp <= 01f0edc9
     278  1.5 0x000000dc             fp <= 02713e17
     279  1.5 0x000000e0             fp <= 02fcced9
     283  1.6 0x000000e4             s3 <= 02b6d7fa
     284  1.6 0x000000e8             s4 <= 0000038f
     288  1.6 0x000000ec             s1 <= 00219683
     289  1.6 0x000000f0             s2 <= ff7fac23
     290  1.6 0x000000f4             s3 <= 02b6d475
     291  1.6 0x000000f8             s4 <= 0000038f
     295  1.6 0x000000fc             s1 <= 00219a12
     296  1.6 0x00000100             s2 <= 0080576c
     297  1.6 0x00000104             s3 <= 02b6d7fa
     298  1.6 0x00000108             s5 <= 0000038f
     299  1.6 0x0000010c             t0 <= 00000000
     302  1.6 0x00000110             s1 <= 00219da1
     303  1.6 0x00000114             s2 <= 008053dd
     304  1.6 0x00000118             s3 <= 02b6d475
     305  1.6 0x0000011c             s5 <= 0000038f
     306  1.5 0x00000120             t0 <= 00000000
     309  1.6 0x00000124             s1 <= 0021a130
     310  1.6 0x00000128             s2 <= ff7fafb2
     311  1.5 0x0000012c             s3 <= 02b6d7fa
     312  1.5 0x00000130             t1 <= 00000001
     313  1.5 0x00000134               
     318  1.6 0x00000048             fp <= db61e360
     319  1.6 0x0000004c             s1 <= 0bcc11d4
     320  1.6 0x00000050             s2 <= a8aa92a6
     321  1.6 0x00000054             s3 <= 000ca9e1
     322  1.6 0x00000058             s4 <= 803c199d
     323  1.6 0x0000005c             s5 <= 67cda020
     324  1.5 0x00000060             fp <= e72df534
     328  1.6 0x00000064             s2 <= c17c9d72
     329  1.6 0x00000068             s3 <= e7215cd5
     330  1.6 0x0000006c             s4 <= 676a0ed1
     331  1.6 0x00000070             s5 <= 809faaec
     332  1.5 0x00000074             fp <= f2fa0708
     333  1.5 0x00000078             s2 <= 317d6996
     336  1.6 0x0000007c             s3 <= 15db5bdd
     337  1.5 0x00000080             s4 <= 5a6415d9
     338  1.5 0x00000084             s5 <= 725a5c1c
     339  1.5 0x00000088             fp <= 0000038f
     343  1.6 0x0000008c             s2 <= 317d6607
     344  1.6 0x00000090             s3 <= 15db5852
     345  1.5 0x00000094             s4 <= 5a641968
     346  1.5 0x00000098             s5 <= 725a588d
     347  1.5 0x0000009c             fp <= 0000038f
     351  1.6 0x000000a0             s2 <= ce829d88
     352  1.6 0x000000a4             s3 <= 15db5bdd
     353  1.5 0x000000a8             s4 <= 5a641cf7
     354  1.5 0x000000ac             s5 <= 8da5ab02
     355  1.5 0x000000b0             fp <= 0bcc1563
     356  1.5 0x000000b4             fp <= 3d4977db
     357  1.5 0x000000b8             s3 <= 28922c06
     360  1.5 0x000000bc             s6 <= 491589af
     361  1.5 0x000000c0             s6 <= 7a92ec27
     365  1.6 0x000000c4             s3 <= 5200c021
     366  1.5 0x000000c8             fp <= 491589af
     367  1.5 0x000000cc             fp <= 7a92ec27
     368  1.5 0x000000d0             fp <= d4f7091e
     369  1.5 0x000000d4             s3 <= 86f7c93f
     372  1.5 0x000000d8             fp <= e0c31af2
     373  1.5 0x000000dc             fp <= 12407d6a
     374  1.5 0x000000e0             fp <= 6ca49a61
     378  1.6 0x000000e4             s3 <= ea53535e
     379  1.6 0x000000e8             s4 <= 0000038f
     383  1.6 0x000000ec             s1 <= 0bcc1563
     384  1.6 0x000000f0             s2 <= ce8299f9
     385  1.6 0x000000f4             s3 <= ea5350d1
     386  1.6 0x000000f8             s4 <= 0000038f
     390  1.6 0x000000fc             s1 <= 0bcc18f2
     391  1.6 0x00000100             s2 <= 317d6996
     392  1.6 0x00000104             s3 <= ea53535e
     393  1.6 0x00000108             s5 <= 0000038f
     394  1.6 0x0000010c             t0 <= 00000000
     397  1.6 0x00000110             s1 <= 0bcc1c81
     398  1.6 0x00000114             s2 <= 317d6607
     399  1.6 0x00000118             s3 <= ea5350d1
     400  1.6 0x0000011c             s5 <= 0000038f
     401  1.5 0x00000120             t0 <= 00000000
     404  1.6 0x00000124             s1 <= 0bcc2010
     405  1.6 0x00000128             s2 <= ce829d88
     406  1.5 0x0000012c             s3 <= ea53535e
     407  1.5 0x00000130             t1 <= 00000002
     408  1.5 0x00000134               
     409  1.5 0x00000048             fp <= 9c3ad880
     410  1.5 0x0000004c             s1 <= 9020eff0
     411  1.5 0x00000050             s2 <= de85ab82
     412  1.5 0x00000054             s3 <= 000ca9e1
     413  1.5 0x00000058             s4 <= 30d65ec9
     414  1.5 0x0000005c             s5 <= 858cfb80
     415  1.5 0x00000060             fp <= 2c5bc870
     419  1.5 0x00000064             s2 <= b229e312
     420  1.5 0x00000068             s3 <= 2c576191
     421  1.5 0x0000006c             s4 <= 5d322739
     422  1.5 0x00000070             s5 <= 59313310
     423  1.5 0x00000074             fp <= bc7cb860
     424  1.5 0x00000078             s2 <= 0a52d54e
     427  1.5 0x0000007c             s3 <= 902bd9f1
     428  1.5 0x00000080             s4 <= 19aedf99
     429  1.5 0x00000084             s5 <= 634b8550
     430  1.5 0x00000088             fp <= 0000038f
     434  1.5 0x0000008c             s2 <= 0a52d1bf
     435  1.5 0x00000090             s3 <= 902bda7e
     436  1.5 0x00000094             s4 <= 19aee328
     437  1.5 0x00000098             s5 <= 634b81c1
     438  1.5 0x0000009c             fp <= 0000038f
     442  1.5 0x000000a0             s2 <= f5ad31d0
     443  1.5 0x000000a4             s3 <= 902bd9f1
     444  1.5 0x000000a8             s4 <= 19aee6b7
     445  1.5 0x000000ac             s5 <= 9cb481ce
     446  1.5 0x000000b0             fp <= 9020f37f
     447  1.5 0x000000b4             fp <= 9a73c1af
     448  1.5 0x000000b8             s3 <= 0a58185e
     451  1.5 0x000000bc             s6 <= 2a94b19f
     452  1.5 0x000000c0             s6 <= 34e77fcf
     456  1.5 0x000000c4             s3 <= 3ebf6791
     457  1.5 0x000000c8             fp <= 2a94b19f
     458  1.5 0x000000cc             fp <= 34e77fcf
     459  1.5 0x000000d0             fp <= 4e966686
     460  1.5 0x000000d4             s3 <= 70290117
     463  1.5 0x000000d8             fp <= deb75676
     464  1.5 0x000000dc             fp <= e90a24a6
     465  1.5 0x000000e0             fp <= 02b90b5d
     469  1.5 0x000000e4             s3 <= 72900a4a
     470  1.5 0x000000e8             s4 <= 0000038f
     474  1.5 0x000000ec             s1 <= 9020f37f
     475  1.5 0x000000f0             s2 <= f5ad2e41
     476  1.5 0x000000f4             s3 <= 729009c5
     477  1.5 0x000000f8             s4 <= 0000038f
     481  1.5 0x000000fc             s1 <= 9020f70e
     482  1.5 0x00000100             s2 <= 0a52d54e
     483  1.5 0x00000104             s3 <= 72900a4a
     484  1.5 0x00000108             s5 <= 0000038f
     485  1.5 0x0000010c             t0 <= 00000000
     488  1.5 0x00000110             s1 <= 9020fa9d
     489  1.5 0x00000114             s2 <= 0a52d1bf
     490  1.5 0x00000118             s3 <= 729009c5
     491  1.5 0x0000011c             s5 <= 0000038f
     492  1.5 0x00000120             t0 <= 00000000
     495  1.5 0x00000124             s1 <= 9020fe2c
     496  1.5 0x00000128             s2 <= f5ad31d0
     497  1.5 0x0000012c             s3 <= 72900a4a
     498  1.5 0x00000130             t1 <= 00000003
     499  1.5 0x00000134               
     500  1.5 0x00000048             fp <= 4b30efc0
     501  1.5 0x0000004c             s1 <= 6d028620
     502  1.5 0x00000050             s2 <= ae949d56
     503  1.5 0x00000054             s3 <= 000ca9e1
     504  1.5 0x00000058             s4 <= 43cfd1a1
     505  1.5 0x0000005c             s5 <= 69c21c40
     506  1.5 0x00000060             fp <= b83375e0
     510  1.5 0x00000064             s2 <= f6612776
     511  1.5 0x00000068             s3 <= b83fdc01
     512  1.5 0x0000006c             s4 <= fc034781
     513  1.5 0x00000070             s5 <= b18ea660
     514  1.5 0x00000074             fp <= 2535fc00
     515  1.5 0x00000078             s2 <= 2ed4d48a
     518  1.5 0x0000007c             s3 <= 9d0a2001
     519  1.5 0x00000080             s4 <= 21394381
     520  1.5 0x00000084             s5 <= 73a755a0
     521  1.5 0x00000088             fp <= 0000038f
     525  1.5 0x0000008c             s2 <= 2ed4d0fb
     526  1.5 0x00000090             s3 <= 9d0a238e
     527  1.5 0x00000094             s4 <= 21394710
     528  1.5 0x00000098             s5 <= 73a75211
     529  1.5 0x0000009c             fp <= 0000038f
     533  1.5 0x000000a0             s2 <= d12b3294
     534  1.5 0x000000a4             s3 <= 9d0a2001
     535  1.5 0x000000a8             s4 <= 21394a9f
     536  1.5 0x000000ac             s5 <= 8c58b17e
     537  1.5 0x000000b0             fp <= 6d0289af
     538  1.5 0x000000b4             fp <= 9bd7571b
     539  1.5 0x000000b8             s3 <= 06dd771a
     542  1.5 0x000000bc             s6 <= 08d9dd3b
     543  1.5 0x000000c0             s6 <= 37aeaaa7
     547  1.5 0x000000c4             s3 <= 3173ddbd
     548  1.5 0x000000c8             fp <= 08d9dd3b
     549  1.5 0x000000cc             fp <= 37aeaaa7
     550  1.5 0x000000d0             fp <= 58e7f546
     551  1.5 0x000000d4             s3 <= 699428fb
     554  1.5 0x000000d8             fp <= c5ea7b66
     555  1.5 0x000000dc             fp <= f4bf48d2
     556  1.5 0x000000e0             fp <= 15f89371
     560  1.5 0x000000e4             s3 <= 7c6cbb8a
     561  1.5 0x000000e8             s4 <= 0000038f
     565  1.5 0x000000ec             s1 <= 6d0289af
     566  1.5 0x000000f0             s2 <= d12b2f05
     567  1.5 0x000000f4             s3 <= 7c6cb805
     568  1.5 0x000000f8             s4 <= 0000038f
     572  1.5 0x000000fc             s1 <= 6d028d3e
     573  1.5 0x00000100             s2 <= 2ed4d48a
     574  1.5 0x00000104             s3 <= 7c6cbb8a
     575  1.5 0x00000108             s5 <= 0000038f
     576  1.5 0x0000010c             t0 <= 00000000
     579  1.5 0x00000110             s1 <= 6d0290cd
     580  1.5 0x00000114             s2 <= 2ed4d0fb
     581  1.5 0x00000118             s3 <= 7c6cb805
     582  1.5 0x0000011c             s5 <= 0000038f
     583  1.5 0x00000120             t0 <= 00000000
     586  1.5 0x00000124             s1 <= 6d02945c
     587  1.5 0x00000128             s2 <= d12b3294
     588  1.5 0x0000012c             s3 <= 7c6cbb8a
     589  1.5 0x00000130             t1 <= 00000004
     590  1.5 0x00000134               
     591  1.5 0x00000048             fp <= 8debbd30
     592  1.5 0x0000004c             s1 <= 55ab5fc8
     593  1.5 0x00000050             s2 <= c6ef6016
     594  1.5 0x00000054             s3 <= 000ca9e1
     595  1.5 0x00000058             s4 <= 26914849
     596  1.5 0x0000005c             s5 <= 070a4a50
     597  1.5 0x00000060             fp <= e3971cf8
     601  1.5 0x00000064             s2 <= e358431e
     602  1.5 0x00000068             s3 <= e39bb519
     603  1.5 0x0000006c             s4 <= 0a286541
     604  1.5 0x00000070             s5 <= 23732d58
     605  1.5 0x00000074             fp <= 39427cc0
     606  1.5 0x00000078             s2 <= 55ea39a2
     609  1.5 0x0000007c             s3 <= dad9c9d9
     610  1.5 0x00000080             s4 <= 436ae201
     611  1.5 0x00000084             s5 <= 15cf4f68
     612  1.5 0x00000088             fp <= 0000038f
     616  1.5 0x0000008c             s2 <= 55ea3613
     617  1.5 0x00000090             s3 <= dad9ca56
     618  1.5 0x00000094             s4 <= 436ae590
     619  1.5 0x00000098             s5 <= 15cf4bd9
     620  1.5 0x0000009c             fp <= 0000038f
     624  1.5 0x000000a0             s2 <= aa15cd7c
     625  1.5 0x000000a4             s3 <= dad9c9d9
     626  1.5 0x000000a8             s4 <= 436ae91f
     627  1.5 0x000000ac             s5 <= ea30b7b6
     628  1.5 0x000000b0             fp <= 55ab6357
     629  1.5 0x000000b4             fp <= ab9595db
     630  1.5 0x000000b8             s3 <= 714c5c02
     633  1.5 0x000000bc             s6 <= 0140f5a3
     634  1.5 0x000000c0             s6 <= 572b2827
     638  1.5 0x000000c4             s3 <= 26677425
     639  1.5 0x000000c8             fp <= 0140f5a3
     640  1.5 0x000000cc             fp <= 572b2827
     641  1.5 0x000000d0             fp <= 9a961146
     642  1.5 0x000000d4             s3 <= bcf16563
     645  1.5 0x000000d8             fp <= f041710e
     646  1.5 0x000000dc             fp <= 462ba392
     647  1.5 0x000000e0             fp <= 89968cb1
     651  1.5 0x000000e4             s3 <= 3567e9d2
     652  1.5 0x000000e8             s4 <= 0000038f
     656  1.5 0x000000ec             s1 <= 55ab6357
     657  1.5 0x000000f0             s2 <= aa15c9ed
     658  1.5 0x000000f4             s3 <= 3567ea5d
     659  1.5 0x000000f8             s4 <= 0000038f
     663  1.5 0x000000fc             s1 <= 55ab66e6
     664  1.5 0x00000100             s2 <= 55ea39a2
     665  1.5 0x00000104             s3 <= 3567e9d2
     666  1.5 0x00000108             s5 <= 0000038f
     667  1.5 0x0000010c             t0 <= 00000000
     670  1.5 0x00000110             s1 <= 55ab6a75
     671  1.5 0x00000114             s2 <= 55ea3613
     672  1.5 0x00000118             s3 <= 3567ea5d
     673  1.5 0x0000011c             s5 <= 0000038f
     674  1.5 0x00000120             t0 <= 00000000
     677  1.5 0x00000124             s1 <= 55ab6e04
     678  1.5 0x00000128             s2 <= aa15cd7c
     679  1.5 0x0000012c             s3 <= 3567e9d2
     680  1.5 0x00000130             t1 <= 00000005
     681  1.5 0x00000134               
     682  1.5 0x00000048             fp <= 74767df0
     683  1.5 0x0000004c             s1 <= b6cc6bb8
     684  1.5 0x00000050             s2 <= 0cc9124e
     685  1.5 0x00000054             s3 <= 000ca9e1
     686  1.5 0x00000058             s4 <= 3293e2c9
     687  1.5 0x0000005c             s5 <= f90aaf90
     688  1.5 0x00000060             fp <= 2b42e9a8
     692  1.5 0x00000064             s2 <= e18628a6
     693  1.5 0x00000068             s3 <= 2b4e4049
     694  1.5 0x0000006c             s4 <= 5dd6cc71
     695  1.5 0x00000070             s5 <= cdc7c5e8
     696  1.5 0x00000074             fp <= e20f5560
     697  1.5 0x00000078             s2 <= 00892cba
     700  1.5 0x0000007c             s3 <= c9411529
     701  1.5 0x00000080             s4 <= 3fe621d1
     702  1.5 0x00000084             s5 <= 14478f78
     703  1.5 0x00000088             fp <= 0000038f
     707  1.5 0x0000008c             s2 <= 0089292b
     708  1.5 0x00000090             s3 <= c94116a6
     709  1.5 0x00000094             s4 <= 3fe62560
     710  1.5 0x00000098             s5 <= 14478be9
     711  1.5 0x0000009c             fp <= 0000038f
     715  1.5 0x000000a0             s2 <= ff76da64
     716  1.5 0x000000a4             s3 <= c9411529
     717  1.5 0x000000a8             s4 <= 3fe628ef
     718  1.5 0x000000ac             s5 <= ebb877a6
     719  1.5 0x000000b0             fp <= b6cc6f47
     720  1.5 0x000000b4             fp <= b75594e3
     721  1.5 0x000000b8             s3 <= 7e1481ca
     724  1.5 0x000000bc             s6 <= 6e22009b
     725  1.5 0x000000c0             s6 <= 6eab2637
     729  1.5 0x000000c4             s3 <= 10bfa7fd
     730  1.5 0x000000c8             fp <= 6e22009b
     731  1.5 0x000000cc             fp <= 6eab2637
     732  1.5 0x000000d0             fp <= ae914f26
     733  1.5 0x000000d4             s3 <= be2ee8db
     736  1.5 0x000000d8             fp <= 655dbade
     737  1.5 0x000000dc             fp <= 65e6e07a
     738  1.5 0x000000e0             fp <= a5cd0969
     742  1.5 0x000000e4             s3 <= 1be3e1b2
     743  1.5 0x000000e8             s4 <= 0000038f
     747  1.5 0x000000ec             s1 <= b6cc6f47
     748  1.5 0x000000f0             s2 <= ff76d6d5
     749  1.5 0x000000f4             s3 <= 1be3e23d
     750  1.5 0x000000f8             s4 <= 0000038f
     754  1.5 0x000000fc             s1 <= b6cc72d6
     755  1.5 0x00000100             s2 <= 00892cba
     756  1.5 0x00000104             s3 <= 1be3e1b2
     757  1.5 0x00000108             s5 <= 0000038f
     758  1.5 0x0000010c             t0 <= 00000000
     761  1.5 0x00000110             s1 <= b6cc7665
     762  1.5 0x00000114             s2 <= 0089292b
     763  1.5 0x00000118             s3 <= 1be3e23d
     764  1.5 0x0000011c             s5 <= 0000038f
     765  1.5 0x00000120             t0 <= 00000000
     768  1.5 0x00000124             s1 <= b6cc79f4
     769  1.5 0x00000128             s2 <= ff76da64
     770  1.5 0x0000012c             s3 <= 1be3e1b2
     771  1.5 0x00000130             t1 <= 00000006
     772  1.5 0x00000134               
     773  1.5 0x00000048             fp <= ca316b50
     774  1.5 0x0000004c             s1 <= 4941bd88
     775  1.5 0x00000050             s2 <= 3ff0286e
     776  1.5 0x00000054             s3 <= 000ca9e1
     777  1.5 0x00000058             s4 <= d30cfdb9
     778  1.5 0x0000005c             s5 <= d4fbee30
     779  1.5 0x00000060             fp <= 137328d8
     783  1.5 0x00000064             s2 <= 2c7cff96
     784  1.5 0x00000068             s3 <= 137f8139
     785  1.5 0x0000006c             s4 <= e6802691
     786  1.5 0x00000070             s5 <= c188c558
     787  1.5 0x00000074             fp <= 5cb4e660
     788  1.5 0x00000078             s2 <= 3037e6ca
     791  1.5 0x0000007c             s3 <= 4fcb6759
     792  1.5 0x00000080             s4 <= 43350cf1
     793  1.5 0x00000084             s5 <= 9b2c2108
     794  1.5 0x00000088             fp <= 0000038f
     798  1.5 0x0000008c             s2 <= 3037e33b
     799  1.5 0x00000090             s3 <= 4fcb64d6
     800  1.5 0x00000094             s4 <= 43351080
     801  1.5 0x00000098             s5 <= 9b2c1d79
     802  1.5 0x0000009c             fp <= 0000038f
     806  1.5 0x000000a0             s2 <= cfc82054
     807  1.5 0x000000a4             s3 <= 4fcb6759
     808  1.5 0x000000a8             s4 <= 4335140f
     809  1.5 0x000000ac             s5 <= 64d3e616
     810  1.5 0x000000b0             fp <= 4941c117
     811  1.5 0x000000b4             fp <= 7979a0c3
     812  1.5 0x000000b8             s3 <= 36b2c79a
     815  1.5 0x000000bc             s6 <= c2bb5e4b
     816  1.5 0x000000c0             s6 <= f2f33df7
     820  1.5 0x000000c4             s3 <= c441fa6d
     821  1.5 0x000000c8             fp <= c2bb5e4b
     822  1.5 0x000000cc             fp <= f2f33df7
     823  1.5 0x000000d0             fp <= 36285206
     824  1.5 0x000000d4             s3 <= f269a86b
     827  1.5 0x000000d8             fp <= 7f6a0f8e
     828  1.5 0x000000dc             fp <= afa1ef3a
     829  1.5 0x000000e0             fp <= f2d70349
     833  1.5 0x000000e4             s3 <= 00beab22
     834  1.5 0x000000e8             s4 <= 0000038f
     838  1.5 0x000000ec             s1 <= 4941c117
     839  1.5 0x000000f0             s2 <= cfc81cc5
     840  1.5 0x000000f4             s3 <= 00bea8ad
     841  1.5 0x000000f8             s4 <= 0000038f
     845  1.5 0x000000fc             s1 <= 4941c4a6
     846  1.5 0x00000100             s2 <= 3037e6ca
     847  1.5 0x00000104             s3 <= 00beab22
     848  1.5 0x00000108             s5 <= 0000038f
     849  1.5 0x0000010c             t0 <= 00000000
     852  1.5 0x00000110             s1 <= 4941c835
     853  1.5 0x00000114             s2 <= 3037e33b
     854  1.5 0x00000118             s3 <= 00bea8ad
     855  1.5 0x0000011c             s5 <= 0000038f
     856  1.5 0x00000120             t0 <= 00000000
     859  1.5 0x00000124             s1 <= 4941cbc4
     860  1.5 0x00000128             s2 <= cfc82054
     861  1.5 0x0000012c             s3 <= 00beab22
     862  1.5 0x00000130             t1 <= 00000007
     863  1.5 0x00000134               
     864  1.5 0x00000048             fp <= f02f5c50
     865  1.5 0x0000004c             s1 <= 44846728
     866  1.5 0x00000050             s2 <= a682fdfe
     867  1.5 0x00000054             s3 <= 000ca9e1
     868  1.5 0x00000058             s4 <= 8f9981f9
     869  1.5 0x0000005c             s5 <= 46a12130
     870  1.5 0x00000060             fp <= 34b3c378
     874  1.5 0x00000064             s2 <= 71cf3a86
     875  1.5 0x00000068             s3 <= 34bf6a99
     876  1.5 0x0000006c             s4 <= c44d4571
     877  1.5 0x00000070             s5 <= 11ed5db8
     878  1.5 0x00000074             fp <= 79382aa0
     879  1.5 0x00000078             s2 <= 0768f01a
     882  1.5 0x0000007c             s3 <= 4d874039
     883  1.5 0x00000080             s4 <= 3d857011
     884  1.5 0x00000084             s5 <= 674acce8
     885  1.5 0x00000088             fp <= 0000038f
     889  1.5 0x0000008c             s2 <= 0768ec8b
     890  1.5 0x00000090             s3 <= 4d8743b6
     891  1.5 0x00000094             s4 <= 3d8573a0
     892  1.5 0x00000098             s5 <= 674ac959
     893  1.5 0x0000009c             fp <= 0000038f
     897  1.5 0x000000a0             s2 <= f8971704
     898  1.5 0x000000a4             s3 <= 4d874039
     899  1.5 0x000000a8             s4 <= 3d85772f
     900  1.5 0x000000ac             s5 <= 98b53a36
     901  1.5 0x000000b0             fp <= 44846ab7
     902  1.5 0x000000b4             fp <= 4bed53b3
     903  1.5 0x000000b8             s3 <= 066a138a
     906  1.5 0x000000bc             s6 <= 9071badb
     907  1.5 0x000000c0             s6 <= 97daa3d7
     911  1.5 0x000000c4             s3 <= 91b0b05d
     912  1.5 0x000000c8             fp <= 9071badb
     913  1.5 0x000000cc             fp <= 97daa3d7
     914  1.5 0x000000d0             fp <= d5601b06
     915  1.5 0x000000d4             s3 <= 44d0ab5b
     918  1.5 0x000000d8             fp <= 19e4822e
     919  1.5 0x000000dc             fp <= 214d6b2a
     920  1.5 0x000000e0             fp <= 5ed2e259
     924  1.5 0x000000e4             s3 <= 1a024902
     925  1.5 0x000000e8             s4 <= 0000038f
     929  1.5 0x000000ec             s1 <= 44846ab7
     930  1.5 0x000000f0             s2 <= f8971375
     931  1.5 0x000000f4             s3 <= 1a024a8d
     932  1.5 0x000000f8             s4 <= 0000038f
     936  1.5 0x000000fc             s1 <= 44846e46
     937  1.5 0x00000100             s2 <= 0768f01a
     938  1.5 0x00000104             s3 <= 1a024902
     939  1.5 0x00000108             s5 <= 0000038f
     940  1.5 0x0000010c             t0 <= 00000000
     943  1.5 0x00000110             s1 <= 448471d5
     944  1.5 0x00000114             s2 <= 0768ec8b
     945  1.5 0x00000118             s3 <= 1a024a8d
     946  1.5 0x0000011c             s5 <= 0000038f
     947  1.5 0x00000120             t0 <= 00000000
     950  1.5 0x00000124             s1 <= 44847564
     951  1.5 0x00000128             s2 <= f8971704
     952  1.5 0x0000012c             s3 <= 1a024902
     953  1.5 0x00000130             t1 <= 00000008
     954  1.5 0x00000134               
     955  1.5 0x00000048             fp <= 1699d190
     956  1.5 0x0000004c             s1 <= 9cc65208
     957  1.5 0x00000050             s2 <= 8e21ce1e
     958  1.5 0x00000054             s3 <= 000ca9e1
     959  1.5 0x00000058             s4 <= 630d0a19
     960  1.5 0x0000005c             s5 <= 503daff0
     961  1.5 0x00000060             fp <= b3602398
     965  1.5 0x00000064             s2 <= dac1aa86
     966  1.5 0x00000068             s3 <= b36c8a79
     967  1.5 0x0000006c             s4 <= 166d2db1
     968  1.5 0x00000070             s5 <= 9cdd8c58
     969  1.5 0x00000074             fp <= 502675a0
     970  1.5 0x00000078             s2 <= 7564cb1a
     973  1.5 0x0000007c             s3 <= e34affd9
     974  1.5 0x00000080             s4 <= 6693a351
     975  1.5 0x00000084             s5 <= b348e948
     976  1.5 0x00000088             fp <= 0000038f
     980  1.5 0x0000008c             s2 <= 7564c78b
     981  1.5 0x00000090             s3 <= e34afc56
     982  1.5 0x00000094             s4 <= 6693a6e0
     983  1.5 0x00000098             s5 <= b348e5b9
     984  1.5 0x0000009c             fp <= 0000038f
     988  1.5 0x000000a0             s2 <= 8a9b3c04
     989  1.5 0x000000a4             s3 <= e34affd9
     990  1.5 0x000000a8             s4 <= 6693aa6f
     991  1.5 0x000000ac             s5 <= 4cb71dd6
     992  1.5 0x000000b0             fp <= 9cc65597
     993  1.5 0x000000b4             fp <= 122b1993
     994  1.5 0x000000b8             s3 <= f161e64a
     997  1.5 0x000000bc             s6 <= aef16b9b
     998  1.5 0x000000c0             s6 <= 24562f97
    1002  1.5 0x000000c4             s3 <= d537c9dd
    1003  1.5 0x000000c8             fp <= aef16b9b
    1004  1.5 0x000000cc             fp <= 24562f97
    1005  1.5 0x000000d0             fp <= 8ae9da06
    1006  1.5 0x000000d4             s3 <= 5fde13db
    1009  1.5 0x000000d8             fp <= 27b02c0e
    1010  1.5 0x000000dc             fp <= 9d14f00a
    1011  1.5 0x000000e0             fp <= 03a89a79
    1015  1.5 0x000000e4             s3 <= 5c7689a2
    1016  1.5 0x000000e8             s4 <= 0000038f
    1020  1.5 0x000000ec             s1 <= 9cc65597
    1021  1.5 0x000000f0             s2 <= 8a9b3875
    1022  1.5 0x000000f4             s3 <= 5c768a2d
    1023  1.5 0x000000f8             s4 <= 0000038f
    1027  1.5 0x000000fc             s1 <= 9cc65926
    1028  1.5 0x00000100             s2 <= 7564cb1a
    1029  1.5 0x00000104             s3 <= 5c7689a2
    1030  1.5 0x00000108             s5 <= 0000038f
    1031  1.5 0x0000010c             t0 <= 00000000
    1034  1.5 0x00000110             s1 <= 9cc65cb5
    1035  1.5 0x00000114             s2 <= 7564c78b
    1036  1.5 0x00000118             s3 <= 5c768a2d
    1037  1.5 0x0000011c             s5 <= 0000038f
    1038  1.5 0x00000120             t0 <= 00000000
    1041  1.5 0x00000124             s1 <= 9cc66044
    1042  1.5 0x00000128             s2 <= 8a9b3c04
    1043  1.5 0x0000012c             s3 <= 5c7689a2
    1044  1.5 0x00000130             t1 <= 00000009
    1045  1.5 0x00000134               
    1046  1.5 0x00000048             fp <= e2d57110
    1047  1.5 0x0000004c             s1 <= e3321e88
    1048  1.5 0x00000050             s2 <= 09d3c77e
    1049  1.5 0x00000054             s3 <= 000ca9e1
    1050  1.5 0x00000058             s4 <= 4eb35a59
    1051  1.5 0x0000005c             s5 <= 3707a070
    1052  1.5 0x00000060             fp <= c6078f98
    1056  1.5 0x00000064             s2 <= 43cc37e6
    1057  1.5 0x00000068             s3 <= c60b2679
    1058  1.5 0x0000006c             s4 <= 14bae9f1
    1059  1.5 0x00000070             s5 <= 710010d8
    1060  1.5 0x00000074             fp <= a939ae20
    1061  1.5 0x00000078             s2 <= 656d763a
    1064  1.5 0x0000007c             s3 <= 6f328859
    1065  1.5 0x00000080             s4 <= bdf49811
    1066  1.5 0x00000084             s5 <= 38399d48
    1067  1.5 0x00000088             fp <= 0000038f
    1071  1.5 0x0000008c             s2 <= 656d72ab
    1072  1.5 0x00000090             s3 <= 6f328bd6
    1073  1.5 0x00000094             s4 <= bdf49ba0
    1074  1.5 0x00000098             s5 <= 383999b9
    1075  1.5 0x0000009c             fp <= 0000038f
    1079  1.5 0x000000a0             s2 <= 9a9290e4
    1080  1.5 0x000000a4             s3 <= 6f328859
    1081  1.5 0x000000a8             s4 <= bdf49f2f
    1082  1.5 0x000000ac             s5 <= c7c669d6
    1083  1.5 0x000000b0             fp <= e3322217
    1084  1.5 0x000000b4             fp <= 489f9133
    1085  1.5 0x000000b8             s3 <= 27ad196a
    1088  1.5 0x000000bc             s6 <= 2bd1afbb
    1089  1.5 0x000000c0             s6 <= 913f1ed7
    1093  1.5 0x000000c4             s3 <= b69207bd
    1094  1.5 0x000000c8             fp <= 2bd1afbb
    1095  1.5 0x000000cc             fp <= 913f1ed7
    1096  1.5 0x000000d0             fp <= 4f33be06
    1097  1.5 0x000000d4             s3 <= f9a1b9bb
    1100  1.5 0x000000d8             fp <= 3265dc8e
    1101  1.5 0x000000dc             fp <= 97d34baa
    1102  1.5 0x000000e0             fp <= 55c7ead9
    1106  1.5 0x000000e4             s3 <= ac665362
    1107  1.5 0x000000e8             s4 <= 0000038f
    1111  1.5 0x000000ec             s1 <= e3322217
    1112  1.5 0x000000f0             s2 <= 9a928d55
    1113  1.5 0x000000f4             s3 <= ac6650ed
    1114  1.5 0x000000f8             s4 <= 0000038f
    1118  1.5 0x000000fc             s1 <= e33225a6
    1119  1.5 0x00000100             s2 <= 656d763a
    1120  1.5 0x00000104             s3 <= ac665362
    1121  1.5 0x00000108             s5 <= 0000038f
    1122  1.5 0x0000010c             t0 <= 00000000
    1125  1.5 0x00000110             s1 <= e3322935
    1126  1.5 0x00000114             s2 <= 656d72ab
    1127  1.5 0x00000118             s3 <= ac6650ed
    1128  1.5 0x0000011c             s5 <= 0000038f
    1129  1.5 0x00000120             t0 <= 00000000
    1132  1.5 0x00000124             s1 <= e3322cc4
    1133  1.5 0x00000128             s2 <= 9a9290e4
    1134  1.5 0x0000012c             s3 <= ac665362
    1135  1.5 0x00000130             t1 <= 0000000a
    1136  1.5 0x00000134               
    1141  1.5 0x00000138             sp <= 00002ffc
    1142  1.5 0x0000013c               
    1147  1.5 0x00000010               
$finish called at time : 22625332 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 9152.977 ; gain = 0.000 ; free physical = 2072 ; free virtual = 19251
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 9152.977 ; gain = 0.000 ; free physical = 2072 ; free virtual = 19251
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:00:43 . Memory (MB): peak = 9152.977 ; gain = 0.000 ; free physical = 2072 ; free virtual = 19251
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 9176.988 ; gain = 0.000 ; free physical = 2125 ; free virtual = 19315
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     210  2.2 0x00000020               mem[00000fd4] <= 00000000
     211  2.1 0x00000024             a1 <= 0000000a
     212  2.0 0x00000028             t1 <= 00000000
     213  1.9 0x0000002c             fp <= 000004d2
     214  1.8 0x00000030             s1 <= 00000224
     215  1.7 0x00000034             s2 <= 00001000
     216  1.7 0x00000038             s2 <= 00000911
     217  1.6 0x0000003c             s3 <= 000003b4
     218  1.6 0x00000040             s4 <= 00000306
     219  1.6 0x00000044             s5 <= 000001b0
     220  1.5 0x00000048             fp <= 00136864
     221  1.5 0x0000004c             s1 <= 002192f4
     222  1.5 0x00000050             s2 <= 000b3238
     223  1.4 0x00000054             s3 <= 00051a20
     224  1.4 0x00000058             s4 <= 00000000
     225  1.4 0x0000005c             s5 <= 00000000
     226  1.4 0x00000060             fp <= 0034fb58
     230  1.5 0x00000064             s2 <= ffd636e0
     231  1.5 0x00000068             s3 <= 0031e178
     232  1.4 0x0000006c             s4 <= 0034fb58
     233  1.4 0x00000070             s5 <= ffcb04a8
     234  1.4 0x00000074             fp <= 00568e4c
     235  1.4 0x00000078             s2 <= 0080576c
     236  1.4 0x0000007c             s3 <= 00676f34
     238  1.4 0x00000080             s4 <= 008b89a4
     239  1.4 0x00000084             s5 <= 008b89a4
     240  1.4 0x00000088             fp <= 00000000
     244  1.4 0x0000008c             s2 <= 0080576c
     245  1.4 0x00000090             s3 <= 00676f34
     246  1.4 0x00000094             s4 <= 008b89a4
     247  1.4 0x00000098             s5 <= 008b89a4
     248  1.4 0x0000009c             fp <= 00000000
     250  1.4 0x000000a0             s2 <= ff7fa894
     252  1.4 0x000000a4             s3 <= 00676f34
     253  1.4 0x000000a8             s4 <= 008b89a4
     254  1.4 0x000000ac             s5 <= ff74765c
     255  1.4 0x000000b0             fp <= 002192f4
     256  1.4 0x000000b4             fp <= 00a1ea60
     257  1.4 0x000000b8             s3 <= 00c68554
     258  1.4 0x000000bc             s6 <= 00c37d54
     259  1.3 0x000000c0             s6 <= 0143d4c0
     263  1.4 0x000000c4             s3 <= 01855194
     264  1.4 0x000000c8             fp <= 00c37d54
     265  1.4 0x000000cc             fp <= 0143d4c0
     266  1.4 0x000000d0             fp <= 01cf5e64
     267  1.4 0x000000d4             s3 <= 004a0ff0
     268  1.4 0x000000d8             fp <= 01f0f158
     269  1.3 0x000000dc             fp <= 027148c4
     270  1.3 0x000000e0             fp <= 02fcd268
     274  1.4 0x000000e4             s3 <= 02b6dd98
     275  1.4 0x000000e8             s4 <= 00000000
     279  1.4 0x000000ec             s1 <= 002192f4
     280  1.4 0x000000f0             s2 <= ff7fa894
     281  1.4 0x000000f4             s3 <= 02b6dd98
     282  1.4 0x000000f8             s4 <= 00000000
     284  1.4 0x000000fc             s1 <= 002192f4
     286  1.4 0x00000100             s2 <= 0080576c
     287  1.4 0x00000104             s3 <= 02b6dd98
     288  1.4 0x00000108             s5 <= 00000000
     289  1.4 0x0000010c             t0 <= 00000000
     292  1.4 0x00000110             s1 <= 002192f4
     293  1.4 0x00000114             s2 <= 0080576c
     294  1.4 0x00000118             s3 <= 02b6dd98
     295  1.4 0x0000011c             s5 <= 00000000
     296  1.4 0x00000120             t0 <= 00000000
     297  1.4 0x00000124             s1 <= 002192f4
     299  1.4 0x00000128             s2 <= ff7fa894
     300  1.4 0x0000012c             s3 <= 02b6dd98
     301  1.4 0x00000130             t1 <= 00000001
     302  1.4 0x00000134               
     307  1.4 0x00000048             fp <= 0ee51510
     308  1.4 0x0000004c             s1 <= e98bdbe0
     309  1.4 0x00000050             s2 <= 00000000
     310  1.4 0x00000054             s3 <= 00000000
     311  1.4 0x00000058             s4 <= 00000000
     312  1.4 0x0000005c             s5 <= 74710c00
     313  1.4 0x00000060             fp <= f870f0f0
     317  1.4 0x00000064             s2 <= 078f0f10
     318  1.4 0x00000068             s3 <= f870f0f0
     319  1.4 0x0000006c             s4 <= f870f0f0
     320  1.4 0x00000070             s5 <= 7c001b10
     321  1.4 0x00000074             fp <= e1fcccd0
     322  1.4 0x00000078             s2 <= da6dbdc0
     323  1.4 0x0000007c             s3 <= 198c3c20
     325  1.4 0x00000080             s4 <= da6dbdc0
     326  1.4 0x00000084             s5 <= 65fcb1c0
     327  1.4 0x00000088             fp <= 00000000
     331  1.4 0x0000008c             s2 <= da6dbdc0
     332  1.4 0x00000090             s3 <= 198c3c20
     333  1.4 0x00000094             s4 <= da6dbdc0
     334  1.4 0x00000098             s5 <= 65fcb1c0
     335  1.4 0x0000009c             fp <= 00000000
     337  1.4 0x000000a0             s2 <= 25924240
     339  1.4 0x000000a4             s3 <= 198c3c20
     340  1.4 0x000000a8             s4 <= da6dbdc0
     341  1.4 0x000000ac             s5 <= 9a034e40
     342  1.4 0x000000b0             fp <= e98bdbe0
     343  1.4 0x000000b4             fp <= c3f999a0
     344  1.4 0x000000b8             s3 <= da75a580
     345  1.4 0x000000bc             s6 <= ad857580
     346  1.4 0x000000c0             s6 <= 87f33340
     350  1.4 0x000000c4             s3 <= 5d8696c0
     351  1.4 0x000000c8             fp <= ad857580
     352  1.4 0x000000cc             fp <= 87f33340
     353  1.4 0x000000d0             fp <= 6260f100
     354  1.4 0x000000d4             s3 <= 3fe667c0
     355  1.4 0x000000d8             fp <= 4beccce0
     356  1.4 0x000000dc             fp <= 265a8aa0
     357  1.4 0x000000e0             fp <= 00c84860
     361  1.4 0x000000e4             s3 <= 3f2e2fa0
     362  1.4 0x000000e8             s4 <= 00000000
     366  1.4 0x000000ec             s1 <= e98bdbe0
     367  1.4 0x000000f0             s2 <= 25924240
     368  1.4 0x000000f4             s3 <= 3f2e2fa0
     369  1.4 0x000000f8             s4 <= 00000000
     371  1.4 0x000000fc             s1 <= e98bdbe0
     373  1.4 0x00000100             s2 <= da6dbdc0
     374  1.4 0x00000104             s3 <= 3f2e2fa0
     375  1.4 0x00000108             s5 <= 00000000
     376  1.4 0x0000010c             t0 <= 00000000
     379  1.4 0x00000110             s1 <= e98bdbe0
     380  1.4 0x00000114             s2 <= da6dbdc0
     381  1.4 0x00000118             s3 <= 3f2e2fa0
     382  1.4 0x0000011c             s5 <= 00000000
     383  1.4 0x00000120             t0 <= 00000000
     384  1.4 0x00000124             s1 <= e98bdbe0
     386  1.4 0x00000128             s2 <= 25924240
     387  1.4 0x0000012c             s3 <= 3f2e2fa0
     388  1.4 0x00000130             t1 <= 00000002
     389  1.4 0x00000134               
     390  1.4 0x00000048             fp <= 3766b800
     391  1.4 0x0000004c             s1 <= fd132800
     392  1.4 0x00000050             s2 <= 00000000
     393  1.4 0x00000054             s3 <= 00000000
     394  1.4 0x00000058             s4 <= 00000000
     395  1.4 0x0000005c             s5 <= f8560000
     396  1.4 0x00000060             fp <= 3479e000
     400  1.4 0x00000064             s2 <= cb862000
     401  1.4 0x00000068             s3 <= 3479e000
     402  1.4 0x0000006c             s4 <= 3479e000
     403  1.4 0x00000070             s5 <= c3dc2000
     404  1.4 0x00000074             fp <= 318d0800
     405  1.4 0x00000078             s2 <= 6606e800
     406  1.4 0x0000007c             s3 <= 05f4e800
     408  1.4 0x00000080             s4 <= 6606e800
     409  1.4 0x00000084             s5 <= 6db0e800
     410  1.4 0x00000088             fp <= 00000000
     414  1.4 0x0000008c             s2 <= 6606e800
     415  1.4 0x00000090             s3 <= 05f4e800
     416  1.4 0x00000094             s4 <= 6606e800
     417  1.4 0x00000098             s5 <= 6db0e800
     418  1.4 0x0000009c             fp <= 00000000
     420  1.4 0x000000a0             s2 <= 99f91800
     422  1.4 0x000000a4             s3 <= 05f4e800
     423  1.4 0x000000a8             s4 <= 6606e800
     424  1.4 0x000000ac             s5 <= 924f1800
     425  1.4 0x000000b0             fp <= fd132800
     426  1.4 0x000000b4             fp <= 631a1000
     427  1.4 0x000000b8             s3 <= 66eef800
     428  1.4 0x000000bc             s6 <= 602d3800
     429  1.4 0x000000c0             s6 <= c6342000
     433  1.4 0x000000c4             s3 <= a0dad800
     434  1.4 0x000000c8             fp <= 602d3800
     435  1.4 0x000000cc             fp <= c6342000
     436  1.4 0x000000d0             fp <= 2c3b0800
     437  1.4 0x000000d4             s3 <= 8ce1d000
     438  1.4 0x000000d8             fp <= 294e3000
     439  1.4 0x000000dc             fp <= 8f551800
     440  1.4 0x000000e0             fp <= f55c0000
     444  1.4 0x000000e4             s3 <= 79bdd000
     445  1.4 0x000000e8             s4 <= 00000000
     449  1.4 0x000000ec             s1 <= fd132800
     450  1.4 0x000000f0             s2 <= 99f91800
     451  1.4 0x000000f4             s3 <= 79bdd000
     452  1.4 0x000000f8             s4 <= 00000000
     454  1.4 0x000000fc             s1 <= fd132800
     456  1.4 0x00000100             s2 <= 6606e800
     457  1.4 0x00000104             s3 <= 79bdd000
     458  1.4 0x00000108             s5 <= 00000000
     459  1.4 0x0000010c             t0 <= 00000000
     462  1.4 0x00000110             s1 <= fd132800
     463  1.4 0x00000114             s2 <= 6606e800
     464  1.4 0x00000118             s3 <= 79bdd000
     465  1.4 0x0000011c             s5 <= 00000000
     466  1.4 0x00000120             t0 <= 00000000
     467  1.4 0x00000124             s1 <= fd132800
     469  1.4 0x00000128             s2 <= 99f91800
     470  1.4 0x0000012c             s3 <= 79bdd000
     471  1.4 0x00000130             t1 <= 00000003
     472  1.4 0x00000134               
     473  1.4 0x00000048             fp <= b3c00000
     474  1.4 0x0000004c             s1 <= 1b800000
     475  1.4 0x00000050             s2 <= 00000000
     476  1.4 0x00000054             s3 <= 00000000
     477  1.4 0x00000058             s4 <= 00000000
     478  1.4 0x0000005c             s5 <= 00000000
     479  1.4 0x00000060             fp <= cf400000
     483  1.4 0x00000064             s2 <= 30c00000
     484  1.4 0x00000068             s3 <= cf400000
     485  1.4 0x0000006c             s4 <= cf400000
     486  1.4 0x00000070             s5 <= 30c00000
     487  1.4 0x00000074             fp <= eac00000
     488  1.4 0x00000078             s2 <= ba000000
     489  1.4 0x0000007c             s3 <= 25800000
     491  1.4 0x00000080             s4 <= ba000000
     492  1.4 0x00000084             s5 <= ba000000
     493  1.4 0x00000088             fp <= 00000000
     497  1.4 0x0000008c             s2 <= ba000000
     498  1.4 0x00000090             s3 <= 25800000
     499  1.4 0x00000094             s4 <= ba000000
     500  1.4 0x00000098             s5 <= ba000000
     501  1.4 0x0000009c             fp <= 00000000
     503  1.4 0x000000a0             s2 <= 46000000
     505  1.4 0x000000a4             s3 <= 25800000
     506  1.4 0x000000a8             s4 <= ba000000
     507  1.4 0x000000ac             s5 <= 46000000
     508  1.4 0x000000b0             fp <= 1b800000
     509  1.4 0x000000b4             fp <= d5800000
     510  1.4 0x000000b8             s3 <= f0000000
     511  1.4 0x000000bc             s6 <= f1000000
     512  1.4 0x000000c0             s6 <= ab000000
     516  1.4 0x000000c4             s3 <= 5b000000
     517  1.4 0x000000c8             fp <= f1000000
     518  1.4 0x000000cc             fp <= ab000000
     519  1.4 0x000000d0             fp <= 65000000
     520  1.4 0x000000d4             s3 <= 3e000000
     521  1.4 0x000000d8             fp <= 80800000
     522  1.4 0x000000dc             fp <= 3a800000
     523  1.4 0x000000e0             fp <= f4800000
     527  1.4 0x000000e4             s3 <= ca800000
     528  1.4 0x000000e8             s4 <= 00000000
     532  1.4 0x000000ec             s1 <= 1b800000
     533  1.4 0x000000f0             s2 <= 46000000
     534  1.4 0x000000f4             s3 <= ca800000
     535  1.4 0x000000f8             s4 <= 00000000
     537  1.4 0x000000fc             s1 <= 1b800000
     539  1.4 0x00000100             s2 <= ba000000
     540  1.4 0x00000104             s3 <= ca800000
     541  1.4 0x00000108             s5 <= 00000000
     542  1.4 0x0000010c             t0 <= 00000000
     545  1.4 0x00000110             s1 <= 1b800000
     546  1.4 0x00000114             s2 <= ba000000
     547  1.4 0x00000118             s3 <= ca800000
     548  1.4 0x0000011c             s5 <= 00000000
     549  1.4 0x00000120             t0 <= 00000000
     550  1.4 0x00000124             s1 <= 1b800000
     552  1.4 0x00000128             s2 <= 46000000
     553  1.4 0x0000012c             s3 <= ca800000
     554  1.4 0x00000130             t1 <= 00000004
     555  1.4 0x00000134               
     556  1.4 0x00000048             fp <= 00000000
     557  1.4 0x0000004c             s1 <= 00000000
     558  1.4 0x00000050             s2 <= 00000000
     559  1.4 0x00000054             s3 <= 00000000
     560  1.4 0x00000058             s4 <= 00000000
     561  1.4 0x0000005c             s5 <= 00000000
     562  1.4 0x00000060             fp <= 00000000
     566  1.4 0x00000064             s2 <= 00000000
     567  1.4 0x00000068             s3 <= 00000000
     568  1.4 0x0000006c             s4 <= 00000000
     569  1.4 0x00000070             s5 <= 00000000
     570  1.4 0x00000074             fp <= 00000000
     571  1.4 0x00000078             s2 <= 00000000
     572  1.4 0x0000007c             s3 <= 00000000
     574  1.4 0x00000080             s4 <= 00000000
     575  1.4 0x00000084             s5 <= 00000000
     576  1.4 0x00000088             fp <= 00000000
     580  1.4 0x0000008c             s2 <= 00000000
     581  1.4 0x00000090             s3 <= 00000000
     582  1.4 0x00000094             s4 <= 00000000
     583  1.4 0x00000098             s5 <= 00000000
     584  1.4 0x0000009c             fp <= 00000000
     586  1.4 0x000000a0             s2 <= 00000000
     588  1.4 0x000000a4             s3 <= 00000000
     589  1.4 0x000000a8             s4 <= 00000000
     590  1.4 0x000000ac             s5 <= 00000000
     591  1.4 0x000000b0             fp <= 00000000
     592  1.4 0x000000b4             fp <= 00000000
     593  1.4 0x000000b8             s3 <= 00000000
     594  1.4 0x000000bc             s6 <= 00000000
     595  1.4 0x000000c0             s6 <= 00000000
     599  1.4 0x000000c4             s3 <= 00000000
     600  1.4 0x000000c8             fp <= 00000000
     601  1.4 0x000000cc             fp <= 00000000
     602  1.4 0x000000d0             fp <= 00000000
     603  1.4 0x000000d4             s3 <= 00000000
     604  1.4 0x000000d8             fp <= 00000000
     605  1.4 0x000000dc             fp <= 00000000
     606  1.4 0x000000e0             fp <= 00000000
     610  1.4 0x000000e4             s3 <= 00000000
     611  1.4 0x000000e8             s4 <= 00000000
     615  1.4 0x000000ec             s1 <= 00000000
     616  1.4 0x000000f0             s2 <= 00000000
     617  1.4 0x000000f4             s3 <= 00000000
     618  1.4 0x000000f8             s4 <= 00000000
     620  1.4 0x000000fc             s1 <= 00000000
     622  1.4 0x00000100             s2 <= 00000000
     623  1.4 0x00000104             s3 <= 00000000
     624  1.4 0x00000108             s5 <= 00000000
     625  1.4 0x0000010c             t0 <= 00000000
     628  1.4 0x00000110             s1 <= 00000000
     629  1.4 0x00000114             s2 <= 00000000
     630  1.4 0x00000118             s3 <= 00000000
     631  1.4 0x0000011c             s5 <= 00000000
     632  1.4 0x00000120             t0 <= 00000000
     633  1.4 0x00000124             s1 <= 00000000
     635  1.4 0x00000128             s2 <= 00000000
     636  1.4 0x0000012c             s3 <= 00000000
     637  1.4 0x00000130             t1 <= 00000005
     638  1.4 0x00000134               
     639  1.4 0x00000048             fp <= 00000000
     640  1.4 0x0000004c             s1 <= 00000000
     641  1.4 0x00000050             s2 <= 00000000
     642  1.4 0x00000054             s3 <= 00000000
     643  1.4 0x00000058             s4 <= 00000000
     644  1.4 0x0000005c             s5 <= 00000000
     645  1.4 0x00000060             fp <= 00000000
     649  1.4 0x00000064             s2 <= 00000000
     650  1.4 0x00000068             s3 <= 00000000
     651  1.4 0x0000006c             s4 <= 00000000
     652  1.4 0x00000070             s5 <= 00000000
     653  1.4 0x00000074             fp <= 00000000
     654  1.4 0x00000078             s2 <= 00000000
     655  1.4 0x0000007c             s3 <= 00000000
     657  1.4 0x00000080             s4 <= 00000000
     658  1.4 0x00000084             s5 <= 00000000
     659  1.4 0x00000088             fp <= 00000000
     663  1.4 0x0000008c             s2 <= 00000000
     664  1.4 0x00000090             s3 <= 00000000
     665  1.4 0x00000094             s4 <= 00000000
     666  1.4 0x00000098             s5 <= 00000000
     667  1.4 0x0000009c             fp <= 00000000
     669  1.4 0x000000a0             s2 <= 00000000
     671  1.4 0x000000a4             s3 <= 00000000
     672  1.4 0x000000a8             s4 <= 00000000
     673  1.4 0x000000ac             s5 <= 00000000
     674  1.4 0x000000b0             fp <= 00000000
     675  1.4 0x000000b4             fp <= 00000000
     676  1.4 0x000000b8             s3 <= 00000000
     677  1.4 0x000000bc             s6 <= 00000000
     678  1.4 0x000000c0             s6 <= 00000000
     682  1.4 0x000000c4             s3 <= 00000000
     683  1.4 0x000000c8             fp <= 00000000
     684  1.4 0x000000cc             fp <= 00000000
     685  1.4 0x000000d0             fp <= 00000000
     686  1.4 0x000000d4             s3 <= 00000000
     687  1.4 0x000000d8             fp <= 00000000
     688  1.4 0x000000dc             fp <= 00000000
     689  1.4 0x000000e0             fp <= 00000000
     693  1.4 0x000000e4             s3 <= 00000000
     694  1.4 0x000000e8             s4 <= 00000000
     698  1.4 0x000000ec             s1 <= 00000000
     699  1.4 0x000000f0             s2 <= 00000000
     700  1.4 0x000000f4             s3 <= 00000000
     701  1.4 0x000000f8             s4 <= 00000000
     703  1.4 0x000000fc             s1 <= 00000000
     705  1.4 0x00000100             s2 <= 00000000
     706  1.4 0x00000104             s3 <= 00000000
     707  1.4 0x00000108             s5 <= 00000000
     708  1.4 0x0000010c             t0 <= 00000000
     711  1.4 0x00000110             s1 <= 00000000
     712  1.4 0x00000114             s2 <= 00000000
     713  1.4 0x00000118             s3 <= 00000000
     714  1.4 0x0000011c             s5 <= 00000000
     715  1.4 0x00000120             t0 <= 00000000
     716  1.4 0x00000124             s1 <= 00000000
     718  1.4 0x00000128             s2 <= 00000000
     719  1.4 0x0000012c             s3 <= 00000000
     720  1.4 0x00000130             t1 <= 00000006
     721  1.4 0x00000134               
     722  1.4 0x00000048             fp <= 00000000
     723  1.4 0x0000004c             s1 <= 00000000
     724  1.4 0x00000050             s2 <= 00000000
     725  1.4 0x00000054             s3 <= 00000000
     726  1.4 0x00000058             s4 <= 00000000
     727  1.4 0x0000005c             s5 <= 00000000
     728  1.3 0x00000060             fp <= 00000000
     732  1.4 0x00000064             s2 <= 00000000
     733  1.4 0x00000068             s3 <= 00000000
     734  1.4 0x0000006c             s4 <= 00000000
     735  1.4 0x00000070             s5 <= 00000000
     736  1.4 0x00000074             fp <= 00000000
     737  1.4 0x00000078             s2 <= 00000000
     738  1.4 0x0000007c             s3 <= 00000000
     740  1.4 0x00000080             s4 <= 00000000
     741  1.4 0x00000084             s5 <= 00000000
     742  1.3 0x00000088             fp <= 00000000
     746  1.4 0x0000008c             s2 <= 00000000
     747  1.4 0x00000090             s3 <= 00000000
     748  1.4 0x00000094             s4 <= 00000000
     749  1.4 0x00000098             s5 <= 00000000
     750  1.4 0x0000009c             fp <= 00000000
     752  1.4 0x000000a0             s2 <= 00000000
     754  1.4 0x000000a4             s3 <= 00000000
     755  1.4 0x000000a8             s4 <= 00000000
     756  1.4 0x000000ac             s5 <= 00000000
     757  1.4 0x000000b0             fp <= 00000000
     758  1.4 0x000000b4             fp <= 00000000
     759  1.4 0x000000b8             s3 <= 00000000
     760  1.3 0x000000bc             s6 <= 00000000
     761  1.3 0x000000c0             s6 <= 00000000
     765  1.4 0x000000c4             s3 <= 00000000
     766  1.4 0x000000c8             fp <= 00000000
     767  1.4 0x000000cc             fp <= 00000000
     768  1.4 0x000000d0             fp <= 00000000
     769  1.4 0x000000d4             s3 <= 00000000
     770  1.3 0x000000d8             fp <= 00000000
     771  1.3 0x000000dc             fp <= 00000000
     772  1.3 0x000000e0             fp <= 00000000
     776  1.4 0x000000e4             s3 <= 00000000
     777  1.4 0x000000e8             s4 <= 00000000
     781  1.4 0x000000ec             s1 <= 00000000
     782  1.4 0x000000f0             s2 <= 00000000
     783  1.4 0x000000f4             s3 <= 00000000
     784  1.4 0x000000f8             s4 <= 00000000
     786  1.4 0x000000fc             s1 <= 00000000
     788  1.4 0x00000100             s2 <= 00000000
     789  1.4 0x00000104             s3 <= 00000000
     790  1.4 0x00000108             s5 <= 00000000
     791  1.4 0x0000010c             t0 <= 00000000
     794  1.4 0x00000110             s1 <= 00000000
     795  1.4 0x00000114             s2 <= 00000000
     796  1.4 0x00000118             s3 <= 00000000
     797  1.4 0x0000011c             s5 <= 00000000
     798  1.4 0x00000120             t0 <= 00000000
     799  1.4 0x00000124             s1 <= 00000000
     801  1.4 0x00000128             s2 <= 00000000
     802  1.4 0x0000012c             s3 <= 00000000
     803  1.4 0x00000130             t1 <= 00000007
     804  1.4 0x00000134               
     805  1.4 0x00000048             fp <= 00000000
     806  1.4 0x0000004c             s1 <= 00000000
     807  1.4 0x00000050             s2 <= 00000000
     808  1.4 0x00000054             s3 <= 00000000
     809  1.3 0x00000058             s4 <= 00000000
     810  1.3 0x0000005c             s5 <= 00000000
     811  1.3 0x00000060             fp <= 00000000
     815  1.4 0x00000064             s2 <= 00000000
     816  1.4 0x00000068             s3 <= 00000000
     817  1.4 0x0000006c             s4 <= 00000000
     818  1.4 0x00000070             s5 <= 00000000
     819  1.3 0x00000074             fp <= 00000000
     820  1.3 0x00000078             s2 <= 00000000
     821  1.3 0x0000007c             s3 <= 00000000
     823  1.3 0x00000080             s4 <= 00000000
     824  1.3 0x00000084             s5 <= 00000000
     825  1.3 0x00000088             fp <= 00000000
     829  1.4 0x0000008c             s2 <= 00000000
     830  1.4 0x00000090             s3 <= 00000000
     831  1.4 0x00000094             s4 <= 00000000
     832  1.4 0x00000098             s5 <= 00000000
     833  1.3 0x0000009c             fp <= 00000000
     835  1.4 0x000000a0             s2 <= 00000000
     837  1.4 0x000000a4             s3 <= 00000000
     838  1.4 0x000000a8             s4 <= 00000000
     839  1.4 0x000000ac             s5 <= 00000000
     840  1.3 0x000000b0             fp <= 00000000
     841  1.3 0x000000b4             fp <= 00000000
     842  1.3 0x000000b8             s3 <= 00000000
     843  1.3 0x000000bc             s6 <= 00000000
     844  1.3 0x000000c0             s6 <= 00000000
     848  1.4 0x000000c4             s3 <= 00000000
     849  1.4 0x000000c8             fp <= 00000000
     850  1.4 0x000000cc             fp <= 00000000
     851  1.3 0x000000d0             fp <= 00000000
     852  1.3 0x000000d4             s3 <= 00000000
     853  1.3 0x000000d8             fp <= 00000000
     854  1.3 0x000000dc             fp <= 00000000
     855  1.3 0x000000e0             fp <= 00000000
     859  1.4 0x000000e4             s3 <= 00000000
     860  1.4 0x000000e8             s4 <= 00000000
     864  1.4 0x000000ec             s1 <= 00000000
     865  1.4 0x000000f0             s2 <= 00000000
     866  1.4 0x000000f4             s3 <= 00000000
     867  1.4 0x000000f8             s4 <= 00000000
     869  1.4 0x000000fc             s1 <= 00000000
     871  1.4 0x00000100             s2 <= 00000000
     872  1.4 0x00000104             s3 <= 00000000
     873  1.4 0x00000108             s5 <= 00000000
     874  1.4 0x0000010c             t0 <= 00000000
     877  1.4 0x00000110             s1 <= 00000000
     878  1.4 0x00000114             s2 <= 00000000
     879  1.4 0x00000118             s3 <= 00000000
     880  1.4 0x0000011c             s5 <= 00000000
     881  1.4 0x00000120             t0 <= 00000000
     882  1.4 0x00000124             s1 <= 00000000
     884  1.4 0x00000128             s2 <= 00000000
     885  1.4 0x0000012c             s3 <= 00000000
     886  1.4 0x00000130             t1 <= 00000008
     887  1.4 0x00000134               
     888  1.4 0x00000048             fp <= 00000000
     889  1.3 0x0000004c             s1 <= 00000000
     890  1.3 0x00000050             s2 <= 00000000
     891  1.3 0x00000054             s3 <= 00000000
     892  1.3 0x00000058             s4 <= 00000000
     893  1.3 0x0000005c             s5 <= 00000000
     894  1.3 0x00000060             fp <= 00000000
     898  1.4 0x00000064             s2 <= 00000000
     899  1.4 0x00000068             s3 <= 00000000
     900  1.3 0x0000006c             s4 <= 00000000
     901  1.3 0x00000070             s5 <= 00000000
     902  1.3 0x00000074             fp <= 00000000
     903  1.3 0x00000078             s2 <= 00000000
     904  1.3 0x0000007c             s3 <= 00000000
     906  1.3 0x00000080             s4 <= 00000000
     907  1.3 0x00000084             s5 <= 00000000
     908  1.3 0x00000088             fp <= 00000000
     912  1.4 0x0000008c             s2 <= 00000000
     913  1.4 0x00000090             s3 <= 00000000
     914  1.3 0x00000094             s4 <= 00000000
     915  1.3 0x00000098             s5 <= 00000000
     916  1.3 0x0000009c             fp <= 00000000
     918  1.3 0x000000a0             s2 <= 00000000
     920  1.4 0x000000a4             s3 <= 00000000
     921  1.3 0x000000a8             s4 <= 00000000
     922  1.3 0x000000ac             s5 <= 00000000
     923  1.3 0x000000b0             fp <= 00000000
     924  1.3 0x000000b4             fp <= 00000000
     925  1.3 0x000000b8             s3 <= 00000000
     926  1.3 0x000000bc             s6 <= 00000000
     927  1.3 0x000000c0             s6 <= 00000000
     931  1.3 0x000000c4             s3 <= 00000000
     932  1.3 0x000000c8             fp <= 00000000
     933  1.3 0x000000cc             fp <= 00000000
     934  1.3 0x000000d0             fp <= 00000000
     935  1.3 0x000000d4             s3 <= 00000000
     936  1.3 0x000000d8             fp <= 00000000
     937  1.3 0x000000dc             fp <= 00000000
     938  1.3 0x000000e0             fp <= 00000000
     942  1.3 0x000000e4             s3 <= 00000000
     943  1.3 0x000000e8             s4 <= 00000000
     947  1.4 0x000000ec             s1 <= 00000000
     948  1.4 0x000000f0             s2 <= 00000000
     949  1.4 0x000000f4             s3 <= 00000000
     950  1.4 0x000000f8             s4 <= 00000000
     952  1.4 0x000000fc             s1 <= 00000000
     954  1.4 0x00000100             s2 <= 00000000
     955  1.4 0x00000104             s3 <= 00000000
     956  1.4 0x00000108             s5 <= 00000000
     957  1.4 0x0000010c             t0 <= 00000000
     960  1.4 0x00000110             s1 <= 00000000
     961  1.4 0x00000114             s2 <= 00000000
     962  1.4 0x00000118             s3 <= 00000000
     963  1.4 0x0000011c             s5 <= 00000000
     964  1.4 0x00000120             t0 <= 00000000
     965  1.4 0x00000124             s1 <= 00000000
     967  1.4 0x00000128             s2 <= 00000000
     968  1.4 0x0000012c             s3 <= 00000000
     969  1.4 0x00000130             t1 <= 00000009
     970  1.3 0x00000134               
     971  1.3 0x00000048             fp <= 00000000
     972  1.3 0x0000004c             s1 <= 00000000
     973  1.3 0x00000050             s2 <= 00000000
     974  1.3 0x00000054             s3 <= 00000000
     975  1.3 0x00000058             s4 <= 00000000
     976  1.3 0x0000005c             s5 <= 00000000
     977  1.3 0x00000060             fp <= 00000000
     981  1.3 0x00000064             s2 <= 00000000
     982  1.3 0x00000068             s3 <= 00000000
     983  1.3 0x0000006c             s4 <= 00000000
     984  1.3 0x00000070             s5 <= 00000000
     985  1.3 0x00000074             fp <= 00000000
     986  1.3 0x00000078             s2 <= 00000000
     987  1.3 0x0000007c             s3 <= 00000000
     989  1.3 0x00000080             s4 <= 00000000
     990  1.3 0x00000084             s5 <= 00000000
     991  1.3 0x00000088             fp <= 00000000
     995  1.3 0x0000008c             s2 <= 00000000
     996  1.3 0x00000090             s3 <= 00000000
     997  1.3 0x00000094             s4 <= 00000000
     998  1.3 0x00000098             s5 <= 00000000
     999  1.3 0x0000009c             fp <= 00000000
    1001  1.3 0x000000a0             s2 <= 00000000
    1003  1.3 0x000000a4             s3 <= 00000000
    1004  1.3 0x000000a8             s4 <= 00000000
    1005  1.3 0x000000ac             s5 <= 00000000
    1006  1.3 0x000000b0             fp <= 00000000
    1007  1.3 0x000000b4             fp <= 00000000
    1008  1.3 0x000000b8             s3 <= 00000000
    1009  1.3 0x000000bc             s6 <= 00000000
    1010  1.3 0x000000c0             s6 <= 00000000
    1014  1.3 0x000000c4             s3 <= 00000000
    1015  1.3 0x000000c8             fp <= 00000000
    1016  1.3 0x000000cc             fp <= 00000000
    1017  1.3 0x000000d0             fp <= 00000000
    1018  1.3 0x000000d4             s3 <= 00000000
    1019  1.3 0x000000d8             fp <= 00000000
    1020  1.3 0x000000dc             fp <= 00000000
    1021  1.3 0x000000e0             fp <= 00000000
    1025  1.3 0x000000e4             s3 <= 00000000
    1026  1.3 0x000000e8             s4 <= 00000000
    1030  1.4 0x000000ec             s1 <= 00000000
    1031  1.4 0x000000f0             s2 <= 00000000
    1032  1.4 0x000000f4             s3 <= 00000000
    1033  1.3 0x000000f8             s4 <= 00000000
    1035  1.4 0x000000fc             s1 <= 00000000
    1037  1.4 0x00000100             s2 <= 00000000
    1038  1.4 0x00000104             s3 <= 00000000
    1039  1.4 0x00000108             s5 <= 00000000
    1040  1.3 0x0000010c             t0 <= 00000000
    1043  1.4 0x00000110             s1 <= 00000000
    1044  1.4 0x00000114             s2 <= 00000000
    1045  1.4 0x00000118             s3 <= 00000000
    1046  1.4 0x0000011c             s5 <= 00000000
    1047  1.3 0x00000120             t0 <= 00000000
    1048  1.3 0x00000124             s1 <= 00000000
    1050  1.3 0x00000128             s2 <= 00000000
    1051  1.3 0x0000012c             s3 <= 00000000
    1052  1.3 0x00000130             t1 <= 0000000a
    1053  1.3 0x00000134               
    1058  1.4 0x00000138             sp <= 00002ffc
    1059  1.4 0x0000013c               
    1064  1.4 0x00000010               
$finish called at time : 21241999 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 9176.988 ; gain = 0.000 ; free physical = 2056 ; free virtual = 19250
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 9176.988 ; gain = 0.000 ; free physical = 2056 ; free virtual = 19250
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 9176.988 ; gain = 0.000 ; free physical = 2056 ; free virtual = 19250
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 9184.992 ; gain = 0.000 ; free physical = 2125 ; free virtual = 19315
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     210  2.2 0x00000020               mem[00000fd4] <= 00000000
     211  2.1 0x00000024             a1 <= 0000000a
     212  2.0 0x00000028             t1 <= 00000000
     213  1.9 0x0000002c             fp <= 000004d2
     214  1.8 0x00000030             s1 <= 00000224
     215  1.7 0x00000034             s2 <= 00001000
     216  1.7 0x00000038             s2 <= 00000911
     217  1.6 0x0000003c             s3 <= 000003b4
     218  1.6 0x00000040             s4 <= 00000306
     219  1.6 0x00000044             s5 <= 000001b0
     220  1.5 0x00000048             fp <= 00136864
     221  1.5 0x0000004c             s1 <= 002192f4
     222  1.5 0x00000050             s2 <= 000b3238
     223  1.4 0x00000054             s3 <= 00051a20
     224  1.4 0x00000058             s4 <= 00000000
     225  1.4 0x0000005c             s5 <= 00000000
     226  1.4 0x00000060             fp <= 0034fb58
     230  1.5 0x00000064             s2 <= ffd636e0
     231  1.5 0x00000068             s3 <= 0031e178
     232  1.4 0x0000006c             s4 <= 0034fb58
     233  1.4 0x00000070             s5 <= ffcb04a8
     234  1.4 0x00000074             fp <= 00568e4c
     235  1.4 0x00000078             s2 <= 0080576c
     236  1.4 0x0000007c             s3 <= 00676f34
     237  1.4 0x00000080             s4 <= 008b89a4
     238  1.4 0x00000084             s5 <= 008b89a4
     239  1.3 0x00000088             fp <= 00000000
     243  1.4 0x0000008c             s2 <= 0080576c
     244  1.4 0x00000090             s3 <= 00676f34
     245  1.4 0x00000094             s4 <= 008b89a4
     246  1.4 0x00000098             s5 <= 008b89a4
     247  1.4 0x0000009c             fp <= 00000000
     249  1.4 0x000000a0             s2 <= ff7fa894
     250  1.4 0x000000a4             s3 <= 00676f34
     251  1.4 0x000000a8             s4 <= 008b89a4
     252  1.4 0x000000ac             s5 <= ff74765c
     253  1.3 0x000000b0             fp <= 002192f4
     254  1.3 0x000000b4             fp <= 00a1ea60
     255  1.3 0x000000b8             s3 <= 00c68554
     256  1.3 0x000000bc             s6 <= 00c37d54
     257  1.3 0x000000c0             s6 <= 0143d4c0
     258  1.3 0x000000c4             s3 <= 00c68554
[        258] Error: wrong result written. Expected to write 0x01855194, but wrote 0x00c68554
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 6166999 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 9184.992 ; gain = 0.000 ; free physical = 2047 ; free virtual = 19245
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 9212.000 ; gain = 0.000 ; free physical = 2113 ; free virtual = 19311
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     210  2.2 0x00000020               mem[00000fd4] <= 00000000
     211  2.1 0x00000024             a1 <= 0000000a
     212  2.0 0x00000028             t1 <= 00000000
     213  1.9 0x0000002c             fp <= 000004d2
     214  1.8 0x00000030             s1 <= 00000224
     215  1.7 0x00000034             s2 <= 00001000
     216  1.7 0x00000038             s2 <= 00000911
     217  1.6 0x0000003c             s3 <= 000003b4
     218  1.6 0x00000040             s4 <= 00000306
     219  1.6 0x00000044             s5 <= 000001b0
     220  1.5 0x00000048             fp <= 00136864
     221  1.5 0x0000004c             s1 <= 002192f4
     222  1.5 0x00000050             s2 <= 000b3238
     223  1.4 0x00000054             s3 <= 00051a20
     224  1.4 0x00000058             s4 <= 00000000
     225  1.4 0x0000005c             s5 <= 00000000
     226  1.4 0x00000060             fp <= 0034fb58
     230  1.5 0x00000064             s2 <= ffd636e0
     231  1.5 0x00000068             s3 <= 0031e178
     232  1.4 0x0000006c             s4 <= 0034fb58
     233  1.4 0x00000070             s5 <= ffcb04a8
     234  1.4 0x00000074             fp <= 00568e4c
     235  1.4 0x00000078             s2 <= 0080576c
     236  1.4 0x0000007c             s3 <= 00676f34
     238  1.4 0x00000080             s4 <= 008b89a4
     239  1.4 0x00000084             s5 <= 008b89a4
     240  1.4 0x00000088             fp <= 00000000
     244  1.4 0x0000008c             s2 <= 0080576c
     245  1.4 0x00000090             s3 <= 00676f34
     246  1.4 0x00000094             s4 <= 008b89a4
     247  1.4 0x00000098             s5 <= 008b89a4
     248  1.4 0x0000009c             fp <= 00000000
     250  1.4 0x000000a0             s2 <= ff7fa894
     252  1.4 0x000000a4             s3 <= 00676f34
     253  1.4 0x000000a8             s4 <= 008b89a4
     254  1.4 0x000000ac             s5 <= ff74765c
     255  1.4 0x000000b0             fp <= 002192f4
     256  1.4 0x000000b4             fp <= 00a1ea60
     257  1.4 0x000000b8             s3 <= 00c68554
     258  1.4 0x000000bc             s6 <= 00c37d54
     259  1.3 0x000000c0             s6 <= 0143d4c0
     263  1.4 0x000000c4             s3 <= 01855194
     264  1.4 0x000000c8             fp <= 00c37d54
     265  1.4 0x000000cc             fp <= 0143d4c0
     266  1.4 0x000000d0             fp <= 01cf5e64
     267  1.4 0x000000d4             s3 <= 004a0ff0
     268  1.4 0x000000d8             fp <= 01f0f158
     269  1.3 0x000000dc             fp <= 027148c4
     270  1.3 0x000000e0             fp <= 02fcd268
     274  1.4 0x000000e4             s3 <= 02b6dd98
     275  1.4 0x000000e8             s4 <= 00000000
     279  1.4 0x000000ec             s1 <= 002192f4
     280  1.4 0x000000f0             s2 <= ff7fa894
     281  1.4 0x000000f4             s3 <= 02b6dd98
     282  1.4 0x000000f8             s4 <= 00000000
     284  1.4 0x000000fc             s1 <= 002192f4
     286  1.4 0x00000100             s2 <= 0080576c
     287  1.4 0x00000104             s3 <= 02b6dd98
     288  1.4 0x00000108             s5 <= 00000000
     289  1.4 0x0000010c             t0 <= 00000000
     292  1.4 0x00000110             s1 <= 002192f4
     293  1.4 0x00000114             s2 <= 0080576c
     294  1.4 0x00000118             s3 <= 02b6dd98
     295  1.4 0x0000011c             s5 <= 00000000
     296  1.4 0x00000120             t0 <= 00000000
     297  1.4 0x00000124             s1 <= 002192f4
     299  1.4 0x00000128             s2 <= ff7fa894
     300  1.4 0x0000012c             s3 <= 02b6dd98
     301  1.4 0x00000130             t1 <= 00000001
     302  1.4 0x00000134               
     307  1.4 0x00000048             fp <= 0ee51510
     308  1.4 0x0000004c             s1 <= e98bdbe0
     309  1.4 0x00000050             s2 <= 00000000
     310  1.4 0x00000054             s3 <= 00000000
     311  1.4 0x00000058             s4 <= 00000000
     312  1.4 0x0000005c             s5 <= 74710c00
     313  1.4 0x00000060             fp <= f870f0f0
     317  1.4 0x00000064             s2 <= 078f0f10
     318  1.4 0x00000068             s3 <= f870f0f0
     319  1.4 0x0000006c             s4 <= f870f0f0
     320  1.4 0x00000070             s5 <= 7c001b10
     321  1.4 0x00000074             fp <= e1fcccd0
     322  1.4 0x00000078             s2 <= da6dbdc0
     323  1.4 0x0000007c             s3 <= 198c3c20
     325  1.4 0x00000080             s4 <= da6dbdc0
     326  1.4 0x00000084             s5 <= 65fcb1c0
     327  1.4 0x00000088             fp <= 00000000
     331  1.4 0x0000008c             s2 <= da6dbdc0
     332  1.4 0x00000090             s3 <= 198c3c20
     333  1.4 0x00000094             s4 <= da6dbdc0
     334  1.4 0x00000098             s5 <= 65fcb1c0
     335  1.4 0x0000009c             fp <= 00000000
     337  1.4 0x000000a0             s2 <= 25924240
     339  1.4 0x000000a4             s3 <= 198c3c20
     340  1.4 0x000000a8             s4 <= da6dbdc0
     341  1.4 0x000000ac             s5 <= 9a034e40
     342  1.4 0x000000b0             fp <= e98bdbe0
     343  1.4 0x000000b4             fp <= c3f999a0
     344  1.4 0x000000b8             s3 <= da75a580
     345  1.4 0x000000bc             s6 <= ad857580
     346  1.4 0x000000c0             s6 <= 87f33340
     350  1.4 0x000000c4             s3 <= 5d8696c0
     351  1.4 0x000000c8             fp <= ad857580
     352  1.4 0x000000cc             fp <= 87f33340
     353  1.4 0x000000d0             fp <= 6260f100
     354  1.4 0x000000d4             s3 <= 3fe667c0
     355  1.4 0x000000d8             fp <= 4beccce0
     356  1.4 0x000000dc             fp <= 265a8aa0
     357  1.4 0x000000e0             fp <= 00c84860
     361  1.4 0x000000e4             s3 <= 3f2e2fa0
     362  1.4 0x000000e8             s4 <= 00000000
     366  1.4 0x000000ec             s1 <= e98bdbe0
     367  1.4 0x000000f0             s2 <= 25924240
     368  1.4 0x000000f4             s3 <= 3f2e2fa0
     369  1.4 0x000000f8             s4 <= 00000000
     371  1.4 0x000000fc             s1 <= e98bdbe0
     373  1.4 0x00000100             s2 <= da6dbdc0
     374  1.4 0x00000104             s3 <= 3f2e2fa0
     375  1.4 0x00000108             s5 <= 00000000
     376  1.4 0x0000010c             t0 <= 00000000
     379  1.4 0x00000110             s1 <= e98bdbe0
     380  1.4 0x00000114             s2 <= da6dbdc0
     381  1.4 0x00000118             s3 <= 3f2e2fa0
     382  1.4 0x0000011c             s5 <= 00000000
     383  1.4 0x00000120             t0 <= 00000000
     384  1.4 0x00000124             s1 <= e98bdbe0
     386  1.4 0x00000128             s2 <= 25924240
     387  1.4 0x0000012c             s3 <= 3f2e2fa0
     388  1.4 0x00000130             t1 <= 00000002
     389  1.4 0x00000134               
     390  1.4 0x00000048             fp <= 3766b800
     391  1.4 0x0000004c             s1 <= fd132800
     392  1.4 0x00000050             s2 <= 00000000
     393  1.4 0x00000054             s3 <= 00000000
     394  1.4 0x00000058             s4 <= 00000000
     395  1.4 0x0000005c             s5 <= f8560000
     396  1.4 0x00000060             fp <= 3479e000
     400  1.4 0x00000064             s2 <= cb862000
     401  1.4 0x00000068             s3 <= 3479e000
     402  1.4 0x0000006c             s4 <= 3479e000
     403  1.4 0x00000070             s5 <= c3dc2000
     404  1.4 0x00000074             fp <= 318d0800
     405  1.4 0x00000078             s2 <= 6606e800
     406  1.4 0x0000007c             s3 <= 05f4e800
     408  1.4 0x00000080             s4 <= 6606e800
     409  1.4 0x00000084             s5 <= 6db0e800
     410  1.4 0x00000088             fp <= 00000000
     414  1.4 0x0000008c             s2 <= 6606e800
     415  1.4 0x00000090             s3 <= 05f4e800
     416  1.4 0x00000094             s4 <= 6606e800
     417  1.4 0x00000098             s5 <= 6db0e800
     418  1.4 0x0000009c             fp <= 00000000
     420  1.4 0x000000a0             s2 <= 99f91800
     422  1.4 0x000000a4             s3 <= 05f4e800
     423  1.4 0x000000a8             s4 <= 6606e800
     424  1.4 0x000000ac             s5 <= 924f1800
     425  1.4 0x000000b0             fp <= fd132800
     426  1.4 0x000000b4             fp <= 631a1000
     427  1.4 0x000000b8             s3 <= 66eef800
     428  1.4 0x000000bc             s6 <= 602d3800
     429  1.4 0x000000c0             s6 <= c6342000
     433  1.4 0x000000c4             s3 <= a0dad800
     434  1.4 0x000000c8             fp <= 602d3800
     435  1.4 0x000000cc             fp <= c6342000
     436  1.4 0x000000d0             fp <= 2c3b0800
     437  1.4 0x000000d4             s3 <= 8ce1d000
     438  1.4 0x000000d8             fp <= 294e3000
     439  1.4 0x000000dc             fp <= 8f551800
     440  1.4 0x000000e0             fp <= f55c0000
     444  1.4 0x000000e4             s3 <= 79bdd000
     445  1.4 0x000000e8             s4 <= 00000000
     449  1.4 0x000000ec             s1 <= fd132800
     450  1.4 0x000000f0             s2 <= 99f91800
     451  1.4 0x000000f4             s3 <= 79bdd000
     452  1.4 0x000000f8             s4 <= 00000000
     454  1.4 0x000000fc             s1 <= fd132800
     456  1.4 0x00000100             s2 <= 6606e800
     457  1.4 0x00000104             s3 <= 79bdd000
     458  1.4 0x00000108             s5 <= 00000000
     459  1.4 0x0000010c             t0 <= 00000000
     462  1.4 0x00000110             s1 <= fd132800
     463  1.4 0x00000114             s2 <= 6606e800
     464  1.4 0x00000118             s3 <= 79bdd000
     465  1.4 0x0000011c             s5 <= 00000000
     466  1.4 0x00000120             t0 <= 00000000
     467  1.4 0x00000124             s1 <= fd132800
     469  1.4 0x00000128             s2 <= 99f91800
     470  1.4 0x0000012c             s3 <= 79bdd000
     471  1.4 0x00000130             t1 <= 00000003
     472  1.4 0x00000134               
     473  1.4 0x00000048             fp <= b3c00000
     474  1.4 0x0000004c             s1 <= 1b800000
     475  1.4 0x00000050             s2 <= 00000000
     476  1.4 0x00000054             s3 <= 00000000
     477  1.4 0x00000058             s4 <= 00000000
     478  1.4 0x0000005c             s5 <= 00000000
     479  1.4 0x00000060             fp <= cf400000
     483  1.4 0x00000064             s2 <= 30c00000
     484  1.4 0x00000068             s3 <= cf400000
     485  1.4 0x0000006c             s4 <= cf400000
     486  1.4 0x00000070             s5 <= 30c00000
     487  1.4 0x00000074             fp <= eac00000
     488  1.4 0x00000078             s2 <= ba000000
     489  1.4 0x0000007c             s3 <= 25800000
     491  1.4 0x00000080             s4 <= ba000000
     492  1.4 0x00000084             s5 <= ba000000
     493  1.4 0x00000088             fp <= 00000000
     497  1.4 0x0000008c             s2 <= ba000000
     498  1.4 0x00000090             s3 <= 25800000
     499  1.4 0x00000094             s4 <= ba000000
     500  1.4 0x00000098             s5 <= ba000000
     501  1.4 0x0000009c             fp <= 00000000
     503  1.4 0x000000a0             s2 <= 46000000
     505  1.4 0x000000a4             s3 <= 25800000
     506  1.4 0x000000a8             s4 <= ba000000
     507  1.4 0x000000ac             s5 <= 46000000
     508  1.4 0x000000b0             fp <= 1b800000
     509  1.4 0x000000b4             fp <= d5800000
     510  1.4 0x000000b8             s3 <= f0000000
     511  1.4 0x000000bc             s6 <= f1000000
     512  1.4 0x000000c0             s6 <= ab000000
     516  1.4 0x000000c4             s3 <= 5b000000
     517  1.4 0x000000c8             fp <= f1000000
     518  1.4 0x000000cc             fp <= ab000000
     519  1.4 0x000000d0             fp <= 65000000
     520  1.4 0x000000d4             s3 <= 3e000000
     521  1.4 0x000000d8             fp <= 80800000
     522  1.4 0x000000dc             fp <= 3a800000
     523  1.4 0x000000e0             fp <= f4800000
     527  1.4 0x000000e4             s3 <= ca800000
     528  1.4 0x000000e8             s4 <= 00000000
     532  1.4 0x000000ec             s1 <= 1b800000
     533  1.4 0x000000f0             s2 <= 46000000
     534  1.4 0x000000f4             s3 <= ca800000
     535  1.4 0x000000f8             s4 <= 00000000
     537  1.4 0x000000fc             s1 <= 1b800000
     539  1.4 0x00000100             s2 <= ba000000
     540  1.4 0x00000104             s3 <= ca800000
     541  1.4 0x00000108             s5 <= 00000000
     542  1.4 0x0000010c             t0 <= 00000000
     545  1.4 0x00000110             s1 <= 1b800000
     546  1.4 0x00000114             s2 <= ba000000
     547  1.4 0x00000118             s3 <= ca800000
     548  1.4 0x0000011c             s5 <= 00000000
     549  1.4 0x00000120             t0 <= 00000000
     550  1.4 0x00000124             s1 <= 1b800000
     552  1.4 0x00000128             s2 <= 46000000
     553  1.4 0x0000012c             s3 <= ca800000
     554  1.4 0x00000130             t1 <= 00000004
     555  1.4 0x00000134               
     556  1.4 0x00000048             fp <= 00000000
     557  1.4 0x0000004c             s1 <= 00000000
     558  1.4 0x00000050             s2 <= 00000000
     559  1.4 0x00000054             s3 <= 00000000
     560  1.4 0x00000058             s4 <= 00000000
     561  1.4 0x0000005c             s5 <= 00000000
     562  1.4 0x00000060             fp <= 00000000
     566  1.4 0x00000064             s2 <= 00000000
     567  1.4 0x00000068             s3 <= 00000000
     568  1.4 0x0000006c             s4 <= 00000000
     569  1.4 0x00000070             s5 <= 00000000
     570  1.4 0x00000074             fp <= 00000000
     571  1.4 0x00000078             s2 <= 00000000
     572  1.4 0x0000007c             s3 <= 00000000
     574  1.4 0x00000080             s4 <= 00000000
     575  1.4 0x00000084             s5 <= 00000000
     576  1.4 0x00000088             fp <= 00000000
     580  1.4 0x0000008c             s2 <= 00000000
     581  1.4 0x00000090             s3 <= 00000000
     582  1.4 0x00000094             s4 <= 00000000
     583  1.4 0x00000098             s5 <= 00000000
     584  1.4 0x0000009c             fp <= 00000000
     586  1.4 0x000000a0             s2 <= 00000000
     588  1.4 0x000000a4             s3 <= 00000000
     589  1.4 0x000000a8             s4 <= 00000000
     590  1.4 0x000000ac             s5 <= 00000000
     591  1.4 0x000000b0             fp <= 00000000
     592  1.4 0x000000b4             fp <= 00000000
     593  1.4 0x000000b8             s3 <= 00000000
     594  1.4 0x000000bc             s6 <= 00000000
     595  1.4 0x000000c0             s6 <= 00000000
     599  1.4 0x000000c4             s3 <= 00000000
     600  1.4 0x000000c8             fp <= 00000000
     601  1.4 0x000000cc             fp <= 00000000
     602  1.4 0x000000d0             fp <= 00000000
     603  1.4 0x000000d4             s3 <= 00000000
     604  1.4 0x000000d8             fp <= 00000000
     605  1.4 0x000000dc             fp <= 00000000
     606  1.4 0x000000e0             fp <= 00000000
     610  1.4 0x000000e4             s3 <= 00000000
     611  1.4 0x000000e8             s4 <= 00000000
     615  1.4 0x000000ec             s1 <= 00000000
     616  1.4 0x000000f0             s2 <= 00000000
     617  1.4 0x000000f4             s3 <= 00000000
     618  1.4 0x000000f8             s4 <= 00000000
     620  1.4 0x000000fc             s1 <= 00000000
     622  1.4 0x00000100             s2 <= 00000000
     623  1.4 0x00000104             s3 <= 00000000
     624  1.4 0x00000108             s5 <= 00000000
     625  1.4 0x0000010c             t0 <= 00000000
     628  1.4 0x00000110             s1 <= 00000000
     629  1.4 0x00000114             s2 <= 00000000
     630  1.4 0x00000118             s3 <= 00000000
     631  1.4 0x0000011c             s5 <= 00000000
     632  1.4 0x00000120             t0 <= 00000000
     633  1.4 0x00000124             s1 <= 00000000
     635  1.4 0x00000128             s2 <= 00000000
     636  1.4 0x0000012c             s3 <= 00000000
     637  1.4 0x00000130             t1 <= 00000005
     638  1.4 0x00000134               
     639  1.4 0x00000048             fp <= 00000000
     640  1.4 0x0000004c             s1 <= 00000000
     641  1.4 0x00000050             s2 <= 00000000
     642  1.4 0x00000054             s3 <= 00000000
     643  1.4 0x00000058             s4 <= 00000000
     644  1.4 0x0000005c             s5 <= 00000000
     645  1.4 0x00000060             fp <= 00000000
     649  1.4 0x00000064             s2 <= 00000000
     650  1.4 0x00000068             s3 <= 00000000
     651  1.4 0x0000006c             s4 <= 00000000
     652  1.4 0x00000070             s5 <= 00000000
     653  1.4 0x00000074             fp <= 00000000
     654  1.4 0x00000078             s2 <= 00000000
     655  1.4 0x0000007c             s3 <= 00000000
     657  1.4 0x00000080             s4 <= 00000000
     658  1.4 0x00000084             s5 <= 00000000
     659  1.4 0x00000088             fp <= 00000000
     663  1.4 0x0000008c             s2 <= 00000000
     664  1.4 0x00000090             s3 <= 00000000
     665  1.4 0x00000094             s4 <= 00000000
     666  1.4 0x00000098             s5 <= 00000000
     667  1.4 0x0000009c             fp <= 00000000
     669  1.4 0x000000a0             s2 <= 00000000
     671  1.4 0x000000a4             s3 <= 00000000
     672  1.4 0x000000a8             s4 <= 00000000
     673  1.4 0x000000ac             s5 <= 00000000
     674  1.4 0x000000b0             fp <= 00000000
     675  1.4 0x000000b4             fp <= 00000000
     676  1.4 0x000000b8             s3 <= 00000000
     677  1.4 0x000000bc             s6 <= 00000000
     678  1.4 0x000000c0             s6 <= 00000000
     682  1.4 0x000000c4             s3 <= 00000000
     683  1.4 0x000000c8             fp <= 00000000
     684  1.4 0x000000cc             fp <= 00000000
     685  1.4 0x000000d0             fp <= 00000000
     686  1.4 0x000000d4             s3 <= 00000000
     687  1.4 0x000000d8             fp <= 00000000
     688  1.4 0x000000dc             fp <= 00000000
     689  1.4 0x000000e0             fp <= 00000000
     693  1.4 0x000000e4             s3 <= 00000000
     694  1.4 0x000000e8             s4 <= 00000000
     698  1.4 0x000000ec             s1 <= 00000000
     699  1.4 0x000000f0             s2 <= 00000000
     700  1.4 0x000000f4             s3 <= 00000000
     701  1.4 0x000000f8             s4 <= 00000000
     703  1.4 0x000000fc             s1 <= 00000000
     705  1.4 0x00000100             s2 <= 00000000
     706  1.4 0x00000104             s3 <= 00000000
     707  1.4 0x00000108             s5 <= 00000000
     708  1.4 0x0000010c             t0 <= 00000000
     711  1.4 0x00000110             s1 <= 00000000
     712  1.4 0x00000114             s2 <= 00000000
     713  1.4 0x00000118             s3 <= 00000000
     714  1.4 0x0000011c             s5 <= 00000000
     715  1.4 0x00000120             t0 <= 00000000
     716  1.4 0x00000124             s1 <= 00000000
     718  1.4 0x00000128             s2 <= 00000000
     719  1.4 0x0000012c             s3 <= 00000000
     720  1.4 0x00000130             t1 <= 00000006
     721  1.4 0x00000134               
     722  1.4 0x00000048             fp <= 00000000
     723  1.4 0x0000004c             s1 <= 00000000
     724  1.4 0x00000050             s2 <= 00000000
     725  1.4 0x00000054             s3 <= 00000000
     726  1.4 0x00000058             s4 <= 00000000
     727  1.4 0x0000005c             s5 <= 00000000
     728  1.3 0x00000060             fp <= 00000000
     732  1.4 0x00000064             s2 <= 00000000
     733  1.4 0x00000068             s3 <= 00000000
     734  1.4 0x0000006c             s4 <= 00000000
     735  1.4 0x00000070             s5 <= 00000000
     736  1.4 0x00000074             fp <= 00000000
     737  1.4 0x00000078             s2 <= 00000000
     738  1.4 0x0000007c             s3 <= 00000000
     740  1.4 0x00000080             s4 <= 00000000
     741  1.4 0x00000084             s5 <= 00000000
     742  1.3 0x00000088             fp <= 00000000
     746  1.4 0x0000008c             s2 <= 00000000
     747  1.4 0x00000090             s3 <= 00000000
     748  1.4 0x00000094             s4 <= 00000000
     749  1.4 0x00000098             s5 <= 00000000
     750  1.4 0x0000009c             fp <= 00000000
     752  1.4 0x000000a0             s2 <= 00000000
     754  1.4 0x000000a4             s3 <= 00000000
     755  1.4 0x000000a8             s4 <= 00000000
     756  1.4 0x000000ac             s5 <= 00000000
     757  1.4 0x000000b0             fp <= 00000000
     758  1.4 0x000000b4             fp <= 00000000
     759  1.4 0x000000b8             s3 <= 00000000
     760  1.3 0x000000bc             s6 <= 00000000
     761  1.3 0x000000c0             s6 <= 00000000
     765  1.4 0x000000c4             s3 <= 00000000
     766  1.4 0x000000c8             fp <= 00000000
     767  1.4 0x000000cc             fp <= 00000000
     768  1.4 0x000000d0             fp <= 00000000
     769  1.4 0x000000d4             s3 <= 00000000
     770  1.3 0x000000d8             fp <= 00000000
     771  1.3 0x000000dc             fp <= 00000000
     772  1.3 0x000000e0             fp <= 00000000
     776  1.4 0x000000e4             s3 <= 00000000
     777  1.4 0x000000e8             s4 <= 00000000
     781  1.4 0x000000ec             s1 <= 00000000
     782  1.4 0x000000f0             s2 <= 00000000
     783  1.4 0x000000f4             s3 <= 00000000
     784  1.4 0x000000f8             s4 <= 00000000
     786  1.4 0x000000fc             s1 <= 00000000
     788  1.4 0x00000100             s2 <= 00000000
     789  1.4 0x00000104             s3 <= 00000000
     790  1.4 0x00000108             s5 <= 00000000
     791  1.4 0x0000010c             t0 <= 00000000
     794  1.4 0x00000110             s1 <= 00000000
     795  1.4 0x00000114             s2 <= 00000000
     796  1.4 0x00000118             s3 <= 00000000
     797  1.4 0x0000011c             s5 <= 00000000
     798  1.4 0x00000120             t0 <= 00000000
     799  1.4 0x00000124             s1 <= 00000000
     801  1.4 0x00000128             s2 <= 00000000
     802  1.4 0x0000012c             s3 <= 00000000
     803  1.4 0x00000130             t1 <= 00000007
     804  1.4 0x00000134               
     805  1.4 0x00000048             fp <= 00000000
     806  1.4 0x0000004c             s1 <= 00000000
     807  1.4 0x00000050             s2 <= 00000000
     808  1.4 0x00000054             s3 <= 00000000
     809  1.3 0x00000058             s4 <= 00000000
     810  1.3 0x0000005c             s5 <= 00000000
     811  1.3 0x00000060             fp <= 00000000
     815  1.4 0x00000064             s2 <= 00000000
     816  1.4 0x00000068             s3 <= 00000000
     817  1.4 0x0000006c             s4 <= 00000000
     818  1.4 0x00000070             s5 <= 00000000
     819  1.3 0x00000074             fp <= 00000000
     820  1.3 0x00000078             s2 <= 00000000
     821  1.3 0x0000007c             s3 <= 00000000
     823  1.3 0x00000080             s4 <= 00000000
     824  1.3 0x00000084             s5 <= 00000000
     825  1.3 0x00000088             fp <= 00000000
     829  1.4 0x0000008c             s2 <= 00000000
     830  1.4 0x00000090             s3 <= 00000000
     831  1.4 0x00000094             s4 <= 00000000
     832  1.4 0x00000098             s5 <= 00000000
     833  1.3 0x0000009c             fp <= 00000000
     835  1.4 0x000000a0             s2 <= 00000000
     837  1.4 0x000000a4             s3 <= 00000000
     838  1.4 0x000000a8             s4 <= 00000000
     839  1.4 0x000000ac             s5 <= 00000000
     840  1.3 0x000000b0             fp <= 00000000
     841  1.3 0x000000b4             fp <= 00000000
     842  1.3 0x000000b8             s3 <= 00000000
     843  1.3 0x000000bc             s6 <= 00000000
     844  1.3 0x000000c0             s6 <= 00000000
     848  1.4 0x000000c4             s3 <= 00000000
     849  1.4 0x000000c8             fp <= 00000000
     850  1.4 0x000000cc             fp <= 00000000
     851  1.3 0x000000d0             fp <= 00000000
     852  1.3 0x000000d4             s3 <= 00000000
     853  1.3 0x000000d8             fp <= 00000000
     854  1.3 0x000000dc             fp <= 00000000
     855  1.3 0x000000e0             fp <= 00000000
     859  1.4 0x000000e4             s3 <= 00000000
     860  1.4 0x000000e8             s4 <= 00000000
     864  1.4 0x000000ec             s1 <= 00000000
     865  1.4 0x000000f0             s2 <= 00000000
     866  1.4 0x000000f4             s3 <= 00000000
     867  1.4 0x000000f8             s4 <= 00000000
     869  1.4 0x000000fc             s1 <= 00000000
     871  1.4 0x00000100             s2 <= 00000000
     872  1.4 0x00000104             s3 <= 00000000
     873  1.4 0x00000108             s5 <= 00000000
     874  1.4 0x0000010c             t0 <= 00000000
     877  1.4 0x00000110             s1 <= 00000000
     878  1.4 0x00000114             s2 <= 00000000
     879  1.4 0x00000118             s3 <= 00000000
     880  1.4 0x0000011c             s5 <= 00000000
     881  1.4 0x00000120             t0 <= 00000000
     882  1.4 0x00000124             s1 <= 00000000
     884  1.4 0x00000128             s2 <= 00000000
     885  1.4 0x0000012c             s3 <= 00000000
     886  1.4 0x00000130             t1 <= 00000008
     887  1.4 0x00000134               
     888  1.4 0x00000048             fp <= 00000000
     889  1.3 0x0000004c             s1 <= 00000000
     890  1.3 0x00000050             s2 <= 00000000
     891  1.3 0x00000054             s3 <= 00000000
     892  1.3 0x00000058             s4 <= 00000000
     893  1.3 0x0000005c             s5 <= 00000000
     894  1.3 0x00000060             fp <= 00000000
     898  1.4 0x00000064             s2 <= 00000000
     899  1.4 0x00000068             s3 <= 00000000
     900  1.3 0x0000006c             s4 <= 00000000
     901  1.3 0x00000070             s5 <= 00000000
     902  1.3 0x00000074             fp <= 00000000
     903  1.3 0x00000078             s2 <= 00000000
     904  1.3 0x0000007c             s3 <= 00000000
     906  1.3 0x00000080             s4 <= 00000000
     907  1.3 0x00000084             s5 <= 00000000
     908  1.3 0x00000088             fp <= 00000000
     912  1.4 0x0000008c             s2 <= 00000000
     913  1.4 0x00000090             s3 <= 00000000
     914  1.3 0x00000094             s4 <= 00000000
     915  1.3 0x00000098             s5 <= 00000000
     916  1.3 0x0000009c             fp <= 00000000
     918  1.3 0x000000a0             s2 <= 00000000
     920  1.4 0x000000a4             s3 <= 00000000
     921  1.3 0x000000a8             s4 <= 00000000
     922  1.3 0x000000ac             s5 <= 00000000
     923  1.3 0x000000b0             fp <= 00000000
     924  1.3 0x000000b4             fp <= 00000000
     925  1.3 0x000000b8             s3 <= 00000000
     926  1.3 0x000000bc             s6 <= 00000000
     927  1.3 0x000000c0             s6 <= 00000000
     931  1.3 0x000000c4             s3 <= 00000000
     932  1.3 0x000000c8             fp <= 00000000
     933  1.3 0x000000cc             fp <= 00000000
     934  1.3 0x000000d0             fp <= 00000000
     935  1.3 0x000000d4             s3 <= 00000000
     936  1.3 0x000000d8             fp <= 00000000
     937  1.3 0x000000dc             fp <= 00000000
     938  1.3 0x000000e0             fp <= 00000000
     942  1.3 0x000000e4             s3 <= 00000000
     943  1.3 0x000000e8             s4 <= 00000000
     947  1.4 0x000000ec             s1 <= 00000000
     948  1.4 0x000000f0             s2 <= 00000000
     949  1.4 0x000000f4             s3 <= 00000000
     950  1.4 0x000000f8             s4 <= 00000000
     952  1.4 0x000000fc             s1 <= 00000000
     954  1.4 0x00000100             s2 <= 00000000
     955  1.4 0x00000104             s3 <= 00000000
     956  1.4 0x00000108             s5 <= 00000000
     957  1.4 0x0000010c             t0 <= 00000000
     960  1.4 0x00000110             s1 <= 00000000
     961  1.4 0x00000114             s2 <= 00000000
     962  1.4 0x00000118             s3 <= 00000000
     963  1.4 0x0000011c             s5 <= 00000000
     964  1.4 0x00000120             t0 <= 00000000
     965  1.4 0x00000124             s1 <= 00000000
     967  1.4 0x00000128             s2 <= 00000000
     968  1.4 0x0000012c             s3 <= 00000000
     969  1.4 0x00000130             t1 <= 00000009
     970  1.3 0x00000134               
     971  1.3 0x00000048             fp <= 00000000
     972  1.3 0x0000004c             s1 <= 00000000
     973  1.3 0x00000050             s2 <= 00000000
     974  1.3 0x00000054             s3 <= 00000000
     975  1.3 0x00000058             s4 <= 00000000
     976  1.3 0x0000005c             s5 <= 00000000
     977  1.3 0x00000060             fp <= 00000000
     981  1.3 0x00000064             s2 <= 00000000
     982  1.3 0x00000068             s3 <= 00000000
     983  1.3 0x0000006c             s4 <= 00000000
     984  1.3 0x00000070             s5 <= 00000000
     985  1.3 0x00000074             fp <= 00000000
     986  1.3 0x00000078             s2 <= 00000000
     987  1.3 0x0000007c             s3 <= 00000000
     989  1.3 0x00000080             s4 <= 00000000
     990  1.3 0x00000084             s5 <= 00000000
     991  1.3 0x00000088             fp <= 00000000
     995  1.3 0x0000008c             s2 <= 00000000
     996  1.3 0x00000090             s3 <= 00000000
     997  1.3 0x00000094             s4 <= 00000000
     998  1.3 0x00000098             s5 <= 00000000
     999  1.3 0x0000009c             fp <= 00000000
    1001  1.3 0x000000a0             s2 <= 00000000
    1003  1.3 0x000000a4             s3 <= 00000000
    1004  1.3 0x000000a8             s4 <= 00000000
    1005  1.3 0x000000ac             s5 <= 00000000
    1006  1.3 0x000000b0             fp <= 00000000
    1007  1.3 0x000000b4             fp <= 00000000
    1008  1.3 0x000000b8             s3 <= 00000000
    1009  1.3 0x000000bc             s6 <= 00000000
    1010  1.3 0x000000c0             s6 <= 00000000
    1014  1.3 0x000000c4             s3 <= 00000000
    1015  1.3 0x000000c8             fp <= 00000000
    1016  1.3 0x000000cc             fp <= 00000000
    1017  1.3 0x000000d0             fp <= 00000000
    1018  1.3 0x000000d4             s3 <= 00000000
    1019  1.3 0x000000d8             fp <= 00000000
    1020  1.3 0x000000dc             fp <= 00000000
    1021  1.3 0x000000e0             fp <= 00000000
    1025  1.3 0x000000e4             s3 <= 00000000
    1026  1.3 0x000000e8             s4 <= 00000000
    1030  1.4 0x000000ec             s1 <= 00000000
    1031  1.4 0x000000f0             s2 <= 00000000
    1032  1.4 0x000000f4             s3 <= 00000000
    1033  1.3 0x000000f8             s4 <= 00000000
    1035  1.4 0x000000fc             s1 <= 00000000
    1037  1.4 0x00000100             s2 <= 00000000
    1038  1.4 0x00000104             s3 <= 00000000
    1039  1.4 0x00000108             s5 <= 00000000
    1040  1.3 0x0000010c             t0 <= 00000000
    1043  1.4 0x00000110             s1 <= 00000000
    1044  1.4 0x00000114             s2 <= 00000000
    1045  1.4 0x00000118             s3 <= 00000000
    1046  1.4 0x0000011c             s5 <= 00000000
    1047  1.3 0x00000120             t0 <= 00000000
    1048  1.3 0x00000124             s1 <= 00000000
    1050  1.3 0x00000128             s2 <= 00000000
    1051  1.3 0x0000012c             s3 <= 00000000
    1052  1.3 0x00000130             t1 <= 0000000a
    1053  1.3 0x00000134               
    1058  1.4 0x00000138             sp <= 00002ffc
    1059  1.4 0x0000013c               
    1064  1.4 0x00000010               
$finish called at time : 21241999 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 9212.000 ; gain = 0.000 ; free physical = 2041 ; free virtual = 19246
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 9212.000 ; gain = 0.000 ; free physical = 2041 ; free virtual = 19246
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 9212.000 ; gain = 0.000 ; free physical = 2041 ; free virtual = 19246
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 9235.016 ; gain = 0.000 ; free physical = 2102 ; free virtual = 19312
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     210  2.2 0x00000020               mem[00000fd4] <= 00000000
     211  2.1 0x00000024             a1 <= 0000000a
     212  2.0 0x00000028             t1 <= 00000000
     213  1.9 0x0000002c             fp <= 000004d2
     214  1.8 0x00000030             s1 <= 00000224
     215  1.7 0x00000034             s2 <= 00001000
     216  1.7 0x00000038             s2 <= 00000911
     217  1.6 0x0000003c             s3 <= 000003b4
     218  1.6 0x00000040             s4 <= 00000306
     219  1.6 0x00000044             s5 <= 000001b0
     220  1.5 0x00000048             fp <= 00136864
     221  1.5 0x0000004c             s1 <= 002192f4
     222  1.5 0x00000050             s2 <= 000b3238
     223  1.4 0x00000054             s3 <= 00051a20
     224  1.4 0x00000058             s4 <= 00000000
     225  1.4 0x0000005c             s5 <= 00000000
     226  1.4 0x00000060             fp <= 0034fb58
     230  1.5 0x00000064             s2 <= ffd636e0
     231  1.5 0x00000068             s3 <= 0031e178
     232  1.4 0x0000006c             s4 <= 0034fb58
     233  1.4 0x00000070             s5 <= ffcb04a8
     234  1.4 0x00000074             fp <= 00568e4c
     235  1.4 0x00000078             s2 <= 0080576c
     236  1.4 0x0000007c             s3 <= 00676f34
     237  1.4 0x00000080             s4 <= 008b89a4
     238  1.4 0x00000084             s5 <= 008b89a4
     239  1.3 0x00000088             fp <= 00000000
     243  1.4 0x0000008c             s2 <= 0080576c
     244  1.4 0x00000090             s3 <= 00676f34
     245  1.4 0x00000094             s4 <= 008b89a4
     246  1.4 0x00000098             s5 <= 008b89a4
     247  1.4 0x0000009c             fp <= 00000000
     249  1.4 0x000000a0             s2 <= ff7fa894
     250  1.4 0x000000a4             s3 <= 00676f34
     251  1.4 0x000000a8             s4 <= 008b89a4
     252  1.4 0x000000ac             s5 <= ff74765c
     253  1.3 0x000000b0             fp <= 002192f4
     254  1.3 0x000000b4             fp <= 00a1ea60
     255  1.3 0x000000b8             s3 <= 00c68554
     256  1.3 0x000000bc             s6 <= 00c37d54
     257  1.3 0x000000c0             s6 <= 0143d4c0
     258  1.3 0x000000c4             s3 <= 00c68554
[        258] Error: wrong result written. Expected to write 0x01855194, but wrote 0x00c68554
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 6166999 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 9235.016 ; gain = 0.000 ; free physical = 2031 ; free virtual = 19243
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 9260.023 ; gain = 0.000 ; free physical = 2090 ; free virtual = 19310
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     210  2.2 0x00000020               mem[00000fd4] <= 00000000
     211  2.1 0x00000024             a1 <= 0000000a
     212  2.0 0x00000028             t1 <= 00000000
     213  1.9 0x0000002c             fp <= 000004d2
     214  1.8 0x00000030             s1 <= 00000224
     215  1.7 0x00000034             s2 <= 00001000
     216  1.7 0x00000038             s2 <= 00000911
     217  1.6 0x0000003c             s3 <= 000003b4
     218  1.6 0x00000040             s4 <= 00000306
     219  1.6 0x00000044             s5 <= 000001b0
     220  1.5 0x00000048             fp <= 00136864
     221  1.5 0x0000004c             s1 <= 002192f4
     222  1.5 0x00000050             s2 <= 000b3238
     223  1.4 0x00000054             s3 <= 00051a20
     224  1.4 0x00000058             s4 <= 00000000
     225  1.4 0x0000005c             s5 <= 00000000
     226  1.4 0x00000060             fp <= 0034fb58
     230  1.5 0x00000064             s2 <= ffd636e0
     231  1.5 0x00000068             s3 <= 0031e178
     232  1.4 0x0000006c             s4 <= 0034fb58
     233  1.4 0x00000070             s5 <= ffcb04a8
     234  1.4 0x00000074             fp <= 00568e4c
     235  1.4 0x00000078             s2 <= 0080576c
     236  1.4 0x0000007c             s3 <= 00676f34
     238  1.4 0x00000080             s4 <= 008b89a4
     239  1.4 0x00000084             s5 <= 008b89a4
     240  1.4 0x00000088             fp <= 00000000
     244  1.4 0x0000008c             s2 <= 0080576c
     245  1.4 0x00000090             s3 <= 00676f34
     246  1.4 0x00000094             s4 <= 008b89a4
     247  1.4 0x00000098             s5 <= 008b89a4
     248  1.4 0x0000009c             fp <= 00000000
     250  1.4 0x000000a0             s2 <= ff7fa894
     252  1.4 0x000000a4             s3 <= 00676f34
     253  1.4 0x000000a8             s4 <= 008b89a4
     254  1.4 0x000000ac             s5 <= ff74765c
     255  1.4 0x000000b0             fp <= 002192f4
     256  1.4 0x000000b4             fp <= 00a1ea60
     257  1.4 0x000000b8             s3 <= 00c68554
     258  1.4 0x000000bc             s6 <= 00c37d54
     259  1.3 0x000000c0             s6 <= 0143d4c0
     263  1.4 0x000000c4             s3 <= 01855194
     264  1.4 0x000000c8             fp <= 00c37d54
     265  1.4 0x000000cc             fp <= 0143d4c0
     266  1.4 0x000000d0             fp <= 01cf5e64
     267  1.4 0x000000d4             s3 <= 004a0ff0
     268  1.4 0x000000d8             fp <= 01f0f158
     269  1.3 0x000000dc             fp <= 027148c4
     270  1.3 0x000000e0             fp <= 02fcd268
     274  1.4 0x000000e4             s3 <= 02b6dd98
     275  1.4 0x000000e8             s4 <= 00000000
     279  1.4 0x000000ec             s1 <= 002192f4
     280  1.4 0x000000f0             s2 <= ff7fa894
     281  1.4 0x000000f4             s3 <= 02b6dd98
     282  1.4 0x000000f8             s4 <= 00000000
     284  1.4 0x000000fc             s1 <= 002192f4
     286  1.4 0x00000100             s2 <= 0080576c
     287  1.4 0x00000104             s3 <= 02b6dd98
     288  1.4 0x00000108             s5 <= 00000000
     289  1.4 0x0000010c             t0 <= 00000000
     292  1.4 0x00000110             s1 <= 002192f4
     293  1.4 0x00000114             s2 <= 0080576c
     294  1.4 0x00000118             s3 <= 02b6dd98
     295  1.4 0x0000011c             s5 <= 00000000
     296  1.4 0x00000120             t0 <= 00000000
     297  1.4 0x00000124             s1 <= 002192f4
     299  1.4 0x00000128             s2 <= ff7fa894
     300  1.4 0x0000012c             s3 <= 02b6dd98
     301  1.4 0x00000130             t1 <= 00000001
     302  1.4 0x00000134               
     307  1.4 0x00000048             fp <= 0ee51510
     308  1.4 0x0000004c             s1 <= e98bdbe0
     309  1.4 0x00000050             s2 <= 00000000
     310  1.4 0x00000054             s3 <= 00000000
     311  1.4 0x00000058             s4 <= 00000000
     312  1.4 0x0000005c             s5 <= 74710c00
     313  1.4 0x00000060             fp <= f870f0f0
     317  1.4 0x00000064             s2 <= 078f0f10
     318  1.4 0x00000068             s3 <= f870f0f0
     319  1.4 0x0000006c             s4 <= f870f0f0
     320  1.4 0x00000070             s5 <= 7c001b10
     321  1.4 0x00000074             fp <= e1fcccd0
     322  1.4 0x00000078             s2 <= da6dbdc0
     323  1.4 0x0000007c             s3 <= 198c3c20
     325  1.4 0x00000080             s4 <= da6dbdc0
     326  1.4 0x00000084             s5 <= 65fcb1c0
     327  1.4 0x00000088             fp <= 00000000
     331  1.4 0x0000008c             s2 <= da6dbdc0
     332  1.4 0x00000090             s3 <= 198c3c20
     333  1.4 0x00000094             s4 <= da6dbdc0
     334  1.4 0x00000098             s5 <= 65fcb1c0
     335  1.4 0x0000009c             fp <= 00000000
     337  1.4 0x000000a0             s2 <= 25924240
     339  1.4 0x000000a4             s3 <= 198c3c20
     340  1.4 0x000000a8             s4 <= da6dbdc0
     341  1.4 0x000000ac             s5 <= 9a034e40
     342  1.4 0x000000b0             fp <= e98bdbe0
     343  1.4 0x000000b4             fp <= c3f999a0
     344  1.4 0x000000b8             s3 <= da75a580
     345  1.4 0x000000bc             s6 <= ad857580
     346  1.4 0x000000c0             s6 <= 87f33340
     350  1.4 0x000000c4             s3 <= 5d8696c0
     351  1.4 0x000000c8             fp <= ad857580
     352  1.4 0x000000cc             fp <= 87f33340
     353  1.4 0x000000d0             fp <= 6260f100
     354  1.4 0x000000d4             s3 <= 3fe667c0
     355  1.4 0x000000d8             fp <= 4beccce0
     356  1.4 0x000000dc             fp <= 265a8aa0
     357  1.4 0x000000e0             fp <= 00c84860
     361  1.4 0x000000e4             s3 <= 3f2e2fa0
     362  1.4 0x000000e8             s4 <= 00000000
     366  1.4 0x000000ec             s1 <= e98bdbe0
     367  1.4 0x000000f0             s2 <= 25924240
     368  1.4 0x000000f4             s3 <= 3f2e2fa0
     369  1.4 0x000000f8             s4 <= 00000000
     371  1.4 0x000000fc             s1 <= e98bdbe0
     373  1.4 0x00000100             s2 <= da6dbdc0
     374  1.4 0x00000104             s3 <= 3f2e2fa0
     375  1.4 0x00000108             s5 <= 00000000
     376  1.4 0x0000010c             t0 <= 00000000
     379  1.4 0x00000110             s1 <= e98bdbe0
     380  1.4 0x00000114             s2 <= da6dbdc0
     381  1.4 0x00000118             s3 <= 3f2e2fa0
     382  1.4 0x0000011c             s5 <= 00000000
     383  1.4 0x00000120             t0 <= 00000000
     384  1.4 0x00000124             s1 <= e98bdbe0
     386  1.4 0x00000128             s2 <= 25924240
     387  1.4 0x0000012c             s3 <= 3f2e2fa0
     388  1.4 0x00000130             t1 <= 00000002
     389  1.4 0x00000134               
     390  1.4 0x00000048             fp <= 3766b800
     391  1.4 0x0000004c             s1 <= fd132800
     392  1.4 0x00000050             s2 <= 00000000
     393  1.4 0x00000054             s3 <= 00000000
     394  1.4 0x00000058             s4 <= 00000000
     395  1.4 0x0000005c             s5 <= f8560000
     396  1.4 0x00000060             fp <= 3479e000
     400  1.4 0x00000064             s2 <= cb862000
     401  1.4 0x00000068             s3 <= 3479e000
     402  1.4 0x0000006c             s4 <= 3479e000
     403  1.4 0x00000070             s5 <= c3dc2000
     404  1.4 0x00000074             fp <= 318d0800
     405  1.4 0x00000078             s2 <= 6606e800
     406  1.4 0x0000007c             s3 <= 05f4e800
     408  1.4 0x00000080             s4 <= 6606e800
     409  1.4 0x00000084             s5 <= 6db0e800
     410  1.4 0x00000088             fp <= 00000000
     414  1.4 0x0000008c             s2 <= 6606e800
     415  1.4 0x00000090             s3 <= 05f4e800
     416  1.4 0x00000094             s4 <= 6606e800
     417  1.4 0x00000098             s5 <= 6db0e800
     418  1.4 0x0000009c             fp <= 00000000
     420  1.4 0x000000a0             s2 <= 99f91800
     422  1.4 0x000000a4             s3 <= 05f4e800
     423  1.4 0x000000a8             s4 <= 6606e800
     424  1.4 0x000000ac             s5 <= 924f1800
     425  1.4 0x000000b0             fp <= fd132800
     426  1.4 0x000000b4             fp <= 631a1000
     427  1.4 0x000000b8             s3 <= 66eef800
     428  1.4 0x000000bc             s6 <= 602d3800
     429  1.4 0x000000c0             s6 <= c6342000
     433  1.4 0x000000c4             s3 <= a0dad800
     434  1.4 0x000000c8             fp <= 602d3800
     435  1.4 0x000000cc             fp <= c6342000
     436  1.4 0x000000d0             fp <= 2c3b0800
     437  1.4 0x000000d4             s3 <= 8ce1d000
     438  1.4 0x000000d8             fp <= 294e3000
     439  1.4 0x000000dc             fp <= 8f551800
     440  1.4 0x000000e0             fp <= f55c0000
     444  1.4 0x000000e4             s3 <= 79bdd000
     445  1.4 0x000000e8             s4 <= 00000000
     449  1.4 0x000000ec             s1 <= fd132800
     450  1.4 0x000000f0             s2 <= 99f91800
     451  1.4 0x000000f4             s3 <= 79bdd000
     452  1.4 0x000000f8             s4 <= 00000000
     454  1.4 0x000000fc             s1 <= fd132800
     456  1.4 0x00000100             s2 <= 6606e800
     457  1.4 0x00000104             s3 <= 79bdd000
     458  1.4 0x00000108             s5 <= 00000000
     459  1.4 0x0000010c             t0 <= 00000000
     462  1.4 0x00000110             s1 <= fd132800
     463  1.4 0x00000114             s2 <= 6606e800
     464  1.4 0x00000118             s3 <= 79bdd000
     465  1.4 0x0000011c             s5 <= 00000000
     466  1.4 0x00000120             t0 <= 00000000
     467  1.4 0x00000124             s1 <= fd132800
     469  1.4 0x00000128             s2 <= 99f91800
     470  1.4 0x0000012c             s3 <= 79bdd000
     471  1.4 0x00000130             t1 <= 00000003
     472  1.4 0x00000134               
     473  1.4 0x00000048             fp <= b3c00000
     474  1.4 0x0000004c             s1 <= 1b800000
     475  1.4 0x00000050             s2 <= 00000000
     476  1.4 0x00000054             s3 <= 00000000
     477  1.4 0x00000058             s4 <= 00000000
     478  1.4 0x0000005c             s5 <= 00000000
     479  1.4 0x00000060             fp <= cf400000
     483  1.4 0x00000064             s2 <= 30c00000
     484  1.4 0x00000068             s3 <= cf400000
     485  1.4 0x0000006c             s4 <= cf400000
     486  1.4 0x00000070             s5 <= 30c00000
     487  1.4 0x00000074             fp <= eac00000
     488  1.4 0x00000078             s2 <= ba000000
     489  1.4 0x0000007c             s3 <= 25800000
     491  1.4 0x00000080             s4 <= ba000000
     492  1.4 0x00000084             s5 <= ba000000
     493  1.4 0x00000088             fp <= 00000000
     497  1.4 0x0000008c             s2 <= ba000000
     498  1.4 0x00000090             s3 <= 25800000
     499  1.4 0x00000094             s4 <= ba000000
     500  1.4 0x00000098             s5 <= ba000000
     501  1.4 0x0000009c             fp <= 00000000
     503  1.4 0x000000a0             s2 <= 46000000
     505  1.4 0x000000a4             s3 <= 25800000
     506  1.4 0x000000a8             s4 <= ba000000
     507  1.4 0x000000ac             s5 <= 46000000
     508  1.4 0x000000b0             fp <= 1b800000
     509  1.4 0x000000b4             fp <= d5800000
     510  1.4 0x000000b8             s3 <= f0000000
     511  1.4 0x000000bc             s6 <= f1000000
     512  1.4 0x000000c0             s6 <= ab000000
     516  1.4 0x000000c4             s3 <= 5b000000
     517  1.4 0x000000c8             fp <= f1000000
     518  1.4 0x000000cc             fp <= ab000000
     519  1.4 0x000000d0             fp <= 65000000
     520  1.4 0x000000d4             s3 <= 3e000000
     521  1.4 0x000000d8             fp <= 80800000
     522  1.4 0x000000dc             fp <= 3a800000
     523  1.4 0x000000e0             fp <= f4800000
     527  1.4 0x000000e4             s3 <= ca800000
     528  1.4 0x000000e8             s4 <= 00000000
     532  1.4 0x000000ec             s1 <= 1b800000
     533  1.4 0x000000f0             s2 <= 46000000
     534  1.4 0x000000f4             s3 <= ca800000
     535  1.4 0x000000f8             s4 <= 00000000
     537  1.4 0x000000fc             s1 <= 1b800000
     539  1.4 0x00000100             s2 <= ba000000
     540  1.4 0x00000104             s3 <= ca800000
     541  1.4 0x00000108             s5 <= 00000000
     542  1.4 0x0000010c             t0 <= 00000000
     545  1.4 0x00000110             s1 <= 1b800000
     546  1.4 0x00000114             s2 <= ba000000
     547  1.4 0x00000118             s3 <= ca800000
     548  1.4 0x0000011c             s5 <= 00000000
     549  1.4 0x00000120             t0 <= 00000000
     550  1.4 0x00000124             s1 <= 1b800000
     552  1.4 0x00000128             s2 <= 46000000
     553  1.4 0x0000012c             s3 <= ca800000
     554  1.4 0x00000130             t1 <= 00000004
     555  1.4 0x00000134               
     556  1.4 0x00000048             fp <= 00000000
     557  1.4 0x0000004c             s1 <= 00000000
     558  1.4 0x00000050             s2 <= 00000000
     559  1.4 0x00000054             s3 <= 00000000
     560  1.4 0x00000058             s4 <= 00000000
     561  1.4 0x0000005c             s5 <= 00000000
     562  1.4 0x00000060             fp <= 00000000
     566  1.4 0x00000064             s2 <= 00000000
     567  1.4 0x00000068             s3 <= 00000000
     568  1.4 0x0000006c             s4 <= 00000000
     569  1.4 0x00000070             s5 <= 00000000
     570  1.4 0x00000074             fp <= 00000000
     571  1.4 0x00000078             s2 <= 00000000
     572  1.4 0x0000007c             s3 <= 00000000
     574  1.4 0x00000080             s4 <= 00000000
     575  1.4 0x00000084             s5 <= 00000000
     576  1.4 0x00000088             fp <= 00000000
     580  1.4 0x0000008c             s2 <= 00000000
     581  1.4 0x00000090             s3 <= 00000000
     582  1.4 0x00000094             s4 <= 00000000
     583  1.4 0x00000098             s5 <= 00000000
     584  1.4 0x0000009c             fp <= 00000000
     586  1.4 0x000000a0             s2 <= 00000000
     588  1.4 0x000000a4             s3 <= 00000000
     589  1.4 0x000000a8             s4 <= 00000000
     590  1.4 0x000000ac             s5 <= 00000000
     591  1.4 0x000000b0             fp <= 00000000
     592  1.4 0x000000b4             fp <= 00000000
     593  1.4 0x000000b8             s3 <= 00000000
     594  1.4 0x000000bc             s6 <= 00000000
     595  1.4 0x000000c0             s6 <= 00000000
     599  1.4 0x000000c4             s3 <= 00000000
     600  1.4 0x000000c8             fp <= 00000000
     601  1.4 0x000000cc             fp <= 00000000
     602  1.4 0x000000d0             fp <= 00000000
     603  1.4 0x000000d4             s3 <= 00000000
     604  1.4 0x000000d8             fp <= 00000000
     605  1.4 0x000000dc             fp <= 00000000
     606  1.4 0x000000e0             fp <= 00000000
     610  1.4 0x000000e4             s3 <= 00000000
     611  1.4 0x000000e8             s4 <= 00000000
     615  1.4 0x000000ec             s1 <= 00000000
     616  1.4 0x000000f0             s2 <= 00000000
     617  1.4 0x000000f4             s3 <= 00000000
     618  1.4 0x000000f8             s4 <= 00000000
     620  1.4 0x000000fc             s1 <= 00000000
     622  1.4 0x00000100             s2 <= 00000000
     623  1.4 0x00000104             s3 <= 00000000
     624  1.4 0x00000108             s5 <= 00000000
     625  1.4 0x0000010c             t0 <= 00000000
     628  1.4 0x00000110             s1 <= 00000000
     629  1.4 0x00000114             s2 <= 00000000
     630  1.4 0x00000118             s3 <= 00000000
     631  1.4 0x0000011c             s5 <= 00000000
     632  1.4 0x00000120             t0 <= 00000000
     633  1.4 0x00000124             s1 <= 00000000
     635  1.4 0x00000128             s2 <= 00000000
     636  1.4 0x0000012c             s3 <= 00000000
     637  1.4 0x00000130             t1 <= 00000005
     638  1.4 0x00000134               
     639  1.4 0x00000048             fp <= 00000000
     640  1.4 0x0000004c             s1 <= 00000000
     641  1.4 0x00000050             s2 <= 00000000
     642  1.4 0x00000054             s3 <= 00000000
     643  1.4 0x00000058             s4 <= 00000000
     644  1.4 0x0000005c             s5 <= 00000000
     645  1.4 0x00000060             fp <= 00000000
     649  1.4 0x00000064             s2 <= 00000000
     650  1.4 0x00000068             s3 <= 00000000
     651  1.4 0x0000006c             s4 <= 00000000
     652  1.4 0x00000070             s5 <= 00000000
     653  1.4 0x00000074             fp <= 00000000
     654  1.4 0x00000078             s2 <= 00000000
     655  1.4 0x0000007c             s3 <= 00000000
     657  1.4 0x00000080             s4 <= 00000000
     658  1.4 0x00000084             s5 <= 00000000
     659  1.4 0x00000088             fp <= 00000000
     663  1.4 0x0000008c             s2 <= 00000000
     664  1.4 0x00000090             s3 <= 00000000
     665  1.4 0x00000094             s4 <= 00000000
     666  1.4 0x00000098             s5 <= 00000000
     667  1.4 0x0000009c             fp <= 00000000
     669  1.4 0x000000a0             s2 <= 00000000
     671  1.4 0x000000a4             s3 <= 00000000
     672  1.4 0x000000a8             s4 <= 00000000
     673  1.4 0x000000ac             s5 <= 00000000
     674  1.4 0x000000b0             fp <= 00000000
     675  1.4 0x000000b4             fp <= 00000000
     676  1.4 0x000000b8             s3 <= 00000000
     677  1.4 0x000000bc             s6 <= 00000000
     678  1.4 0x000000c0             s6 <= 00000000
     682  1.4 0x000000c4             s3 <= 00000000
     683  1.4 0x000000c8             fp <= 00000000
     684  1.4 0x000000cc             fp <= 00000000
     685  1.4 0x000000d0             fp <= 00000000
     686  1.4 0x000000d4             s3 <= 00000000
     687  1.4 0x000000d8             fp <= 00000000
     688  1.4 0x000000dc             fp <= 00000000
     689  1.4 0x000000e0             fp <= 00000000
     693  1.4 0x000000e4             s3 <= 00000000
     694  1.4 0x000000e8             s4 <= 00000000
     698  1.4 0x000000ec             s1 <= 00000000
     699  1.4 0x000000f0             s2 <= 00000000
     700  1.4 0x000000f4             s3 <= 00000000
     701  1.4 0x000000f8             s4 <= 00000000
     703  1.4 0x000000fc             s1 <= 00000000
     705  1.4 0x00000100             s2 <= 00000000
     706  1.4 0x00000104             s3 <= 00000000
     707  1.4 0x00000108             s5 <= 00000000
     708  1.4 0x0000010c             t0 <= 00000000
     711  1.4 0x00000110             s1 <= 00000000
     712  1.4 0x00000114             s2 <= 00000000
     713  1.4 0x00000118             s3 <= 00000000
     714  1.4 0x0000011c             s5 <= 00000000
     715  1.4 0x00000120             t0 <= 00000000
     716  1.4 0x00000124             s1 <= 00000000
     718  1.4 0x00000128             s2 <= 00000000
     719  1.4 0x0000012c             s3 <= 00000000
     720  1.4 0x00000130             t1 <= 00000006
     721  1.4 0x00000134               
     722  1.4 0x00000048             fp <= 00000000
     723  1.4 0x0000004c             s1 <= 00000000
     724  1.4 0x00000050             s2 <= 00000000
     725  1.4 0x00000054             s3 <= 00000000
     726  1.4 0x00000058             s4 <= 00000000
     727  1.4 0x0000005c             s5 <= 00000000
     728  1.3 0x00000060             fp <= 00000000
     732  1.4 0x00000064             s2 <= 00000000
     733  1.4 0x00000068             s3 <= 00000000
     734  1.4 0x0000006c             s4 <= 00000000
     735  1.4 0x00000070             s5 <= 00000000
     736  1.4 0x00000074             fp <= 00000000
     737  1.4 0x00000078             s2 <= 00000000
     738  1.4 0x0000007c             s3 <= 00000000
     740  1.4 0x00000080             s4 <= 00000000
     741  1.4 0x00000084             s5 <= 00000000
     742  1.3 0x00000088             fp <= 00000000
     746  1.4 0x0000008c             s2 <= 00000000
     747  1.4 0x00000090             s3 <= 00000000
     748  1.4 0x00000094             s4 <= 00000000
     749  1.4 0x00000098             s5 <= 00000000
     750  1.4 0x0000009c             fp <= 00000000
     752  1.4 0x000000a0             s2 <= 00000000
     754  1.4 0x000000a4             s3 <= 00000000
     755  1.4 0x000000a8             s4 <= 00000000
     756  1.4 0x000000ac             s5 <= 00000000
     757  1.4 0x000000b0             fp <= 00000000
     758  1.4 0x000000b4             fp <= 00000000
     759  1.4 0x000000b8             s3 <= 00000000
     760  1.3 0x000000bc             s6 <= 00000000
     761  1.3 0x000000c0             s6 <= 00000000
     765  1.4 0x000000c4             s3 <= 00000000
     766  1.4 0x000000c8             fp <= 00000000
     767  1.4 0x000000cc             fp <= 00000000
     768  1.4 0x000000d0             fp <= 00000000
     769  1.4 0x000000d4             s3 <= 00000000
     770  1.3 0x000000d8             fp <= 00000000
     771  1.3 0x000000dc             fp <= 00000000
     772  1.3 0x000000e0             fp <= 00000000
     776  1.4 0x000000e4             s3 <= 00000000
     777  1.4 0x000000e8             s4 <= 00000000
     781  1.4 0x000000ec             s1 <= 00000000
     782  1.4 0x000000f0             s2 <= 00000000
     783  1.4 0x000000f4             s3 <= 00000000
     784  1.4 0x000000f8             s4 <= 00000000
     786  1.4 0x000000fc             s1 <= 00000000
     788  1.4 0x00000100             s2 <= 00000000
     789  1.4 0x00000104             s3 <= 00000000
     790  1.4 0x00000108             s5 <= 00000000
     791  1.4 0x0000010c             t0 <= 00000000
     794  1.4 0x00000110             s1 <= 00000000
     795  1.4 0x00000114             s2 <= 00000000
     796  1.4 0x00000118             s3 <= 00000000
     797  1.4 0x0000011c             s5 <= 00000000
     798  1.4 0x00000120             t0 <= 00000000
     799  1.4 0x00000124             s1 <= 00000000
     801  1.4 0x00000128             s2 <= 00000000
     802  1.4 0x0000012c             s3 <= 00000000
     803  1.4 0x00000130             t1 <= 00000007
     804  1.4 0x00000134               
     805  1.4 0x00000048             fp <= 00000000
     806  1.4 0x0000004c             s1 <= 00000000
     807  1.4 0x00000050             s2 <= 00000000
     808  1.4 0x00000054             s3 <= 00000000
     809  1.3 0x00000058             s4 <= 00000000
     810  1.3 0x0000005c             s5 <= 00000000
     811  1.3 0x00000060             fp <= 00000000
     815  1.4 0x00000064             s2 <= 00000000
     816  1.4 0x00000068             s3 <= 00000000
     817  1.4 0x0000006c             s4 <= 00000000
     818  1.4 0x00000070             s5 <= 00000000
     819  1.3 0x00000074             fp <= 00000000
     820  1.3 0x00000078             s2 <= 00000000
     821  1.3 0x0000007c             s3 <= 00000000
     823  1.3 0x00000080             s4 <= 00000000
     824  1.3 0x00000084             s5 <= 00000000
     825  1.3 0x00000088             fp <= 00000000
     829  1.4 0x0000008c             s2 <= 00000000
     830  1.4 0x00000090             s3 <= 00000000
     831  1.4 0x00000094             s4 <= 00000000
     832  1.4 0x00000098             s5 <= 00000000
     833  1.3 0x0000009c             fp <= 00000000
     835  1.4 0x000000a0             s2 <= 00000000
     837  1.4 0x000000a4             s3 <= 00000000
     838  1.4 0x000000a8             s4 <= 00000000
     839  1.4 0x000000ac             s5 <= 00000000
     840  1.3 0x000000b0             fp <= 00000000
     841  1.3 0x000000b4             fp <= 00000000
     842  1.3 0x000000b8             s3 <= 00000000
     843  1.3 0x000000bc             s6 <= 00000000
     844  1.3 0x000000c0             s6 <= 00000000
     848  1.4 0x000000c4             s3 <= 00000000
     849  1.4 0x000000c8             fp <= 00000000
     850  1.4 0x000000cc             fp <= 00000000
     851  1.3 0x000000d0             fp <= 00000000
     852  1.3 0x000000d4             s3 <= 00000000
     853  1.3 0x000000d8             fp <= 00000000
     854  1.3 0x000000dc             fp <= 00000000
     855  1.3 0x000000e0             fp <= 00000000
     859  1.4 0x000000e4             s3 <= 00000000
     860  1.4 0x000000e8             s4 <= 00000000
     864  1.4 0x000000ec             s1 <= 00000000
     865  1.4 0x000000f0             s2 <= 00000000
     866  1.4 0x000000f4             s3 <= 00000000
     867  1.4 0x000000f8             s4 <= 00000000
     869  1.4 0x000000fc             s1 <= 00000000
     871  1.4 0x00000100             s2 <= 00000000
     872  1.4 0x00000104             s3 <= 00000000
     873  1.4 0x00000108             s5 <= 00000000
     874  1.4 0x0000010c             t0 <= 00000000
     877  1.4 0x00000110             s1 <= 00000000
     878  1.4 0x00000114             s2 <= 00000000
     879  1.4 0x00000118             s3 <= 00000000
     880  1.4 0x0000011c             s5 <= 00000000
     881  1.4 0x00000120             t0 <= 00000000
     882  1.4 0x00000124             s1 <= 00000000
     884  1.4 0x00000128             s2 <= 00000000
     885  1.4 0x0000012c             s3 <= 00000000
     886  1.4 0x00000130             t1 <= 00000008
     887  1.4 0x00000134               
     888  1.4 0x00000048             fp <= 00000000
     889  1.3 0x0000004c             s1 <= 00000000
     890  1.3 0x00000050             s2 <= 00000000
     891  1.3 0x00000054             s3 <= 00000000
     892  1.3 0x00000058             s4 <= 00000000
     893  1.3 0x0000005c             s5 <= 00000000
     894  1.3 0x00000060             fp <= 00000000
     898  1.4 0x00000064             s2 <= 00000000
     899  1.4 0x00000068             s3 <= 00000000
     900  1.3 0x0000006c             s4 <= 00000000
     901  1.3 0x00000070             s5 <= 00000000
     902  1.3 0x00000074             fp <= 00000000
     903  1.3 0x00000078             s2 <= 00000000
     904  1.3 0x0000007c             s3 <= 00000000
     906  1.3 0x00000080             s4 <= 00000000
     907  1.3 0x00000084             s5 <= 00000000
     908  1.3 0x00000088             fp <= 00000000
     912  1.4 0x0000008c             s2 <= 00000000
     913  1.4 0x00000090             s3 <= 00000000
     914  1.3 0x00000094             s4 <= 00000000
     915  1.3 0x00000098             s5 <= 00000000
     916  1.3 0x0000009c             fp <= 00000000
     918  1.3 0x000000a0             s2 <= 00000000
     920  1.4 0x000000a4             s3 <= 00000000
     921  1.3 0x000000a8             s4 <= 00000000
     922  1.3 0x000000ac             s5 <= 00000000
     923  1.3 0x000000b0             fp <= 00000000
     924  1.3 0x000000b4             fp <= 00000000
     925  1.3 0x000000b8             s3 <= 00000000
     926  1.3 0x000000bc             s6 <= 00000000
     927  1.3 0x000000c0             s6 <= 00000000
     931  1.3 0x000000c4             s3 <= 00000000
     932  1.3 0x000000c8             fp <= 00000000
     933  1.3 0x000000cc             fp <= 00000000
     934  1.3 0x000000d0             fp <= 00000000
     935  1.3 0x000000d4             s3 <= 00000000
     936  1.3 0x000000d8             fp <= 00000000
     937  1.3 0x000000dc             fp <= 00000000
     938  1.3 0x000000e0             fp <= 00000000
     942  1.3 0x000000e4             s3 <= 00000000
     943  1.3 0x000000e8             s4 <= 00000000
     947  1.4 0x000000ec             s1 <= 00000000
     948  1.4 0x000000f0             s2 <= 00000000
     949  1.4 0x000000f4             s3 <= 00000000
     950  1.4 0x000000f8             s4 <= 00000000
     952  1.4 0x000000fc             s1 <= 00000000
     954  1.4 0x00000100             s2 <= 00000000
     955  1.4 0x00000104             s3 <= 00000000
     956  1.4 0x00000108             s5 <= 00000000
     957  1.4 0x0000010c             t0 <= 00000000
     960  1.4 0x00000110             s1 <= 00000000
     961  1.4 0x00000114             s2 <= 00000000
     962  1.4 0x00000118             s3 <= 00000000
     963  1.4 0x0000011c             s5 <= 00000000
     964  1.4 0x00000120             t0 <= 00000000
     965  1.4 0x00000124             s1 <= 00000000
     967  1.4 0x00000128             s2 <= 00000000
     968  1.4 0x0000012c             s3 <= 00000000
     969  1.4 0x00000130             t1 <= 00000009
     970  1.3 0x00000134               
     971  1.3 0x00000048             fp <= 00000000
     972  1.3 0x0000004c             s1 <= 00000000
     973  1.3 0x00000050             s2 <= 00000000
     974  1.3 0x00000054             s3 <= 00000000
     975  1.3 0x00000058             s4 <= 00000000
     976  1.3 0x0000005c             s5 <= 00000000
     977  1.3 0x00000060             fp <= 00000000
     981  1.3 0x00000064             s2 <= 00000000
     982  1.3 0x00000068             s3 <= 00000000
     983  1.3 0x0000006c             s4 <= 00000000
     984  1.3 0x00000070             s5 <= 00000000
     985  1.3 0x00000074             fp <= 00000000
     986  1.3 0x00000078             s2 <= 00000000
     987  1.3 0x0000007c             s3 <= 00000000
     989  1.3 0x00000080             s4 <= 00000000
     990  1.3 0x00000084             s5 <= 00000000
     991  1.3 0x00000088             fp <= 00000000
     995  1.3 0x0000008c             s2 <= 00000000
     996  1.3 0x00000090             s3 <= 00000000
     997  1.3 0x00000094             s4 <= 00000000
     998  1.3 0x00000098             s5 <= 00000000
     999  1.3 0x0000009c             fp <= 00000000
    1001  1.3 0x000000a0             s2 <= 00000000
    1003  1.3 0x000000a4             s3 <= 00000000
    1004  1.3 0x000000a8             s4 <= 00000000
    1005  1.3 0x000000ac             s5 <= 00000000
    1006  1.3 0x000000b0             fp <= 00000000
    1007  1.3 0x000000b4             fp <= 00000000
    1008  1.3 0x000000b8             s3 <= 00000000
    1009  1.3 0x000000bc             s6 <= 00000000
    1010  1.3 0x000000c0             s6 <= 00000000
    1014  1.3 0x000000c4             s3 <= 00000000
    1015  1.3 0x000000c8             fp <= 00000000
    1016  1.3 0x000000cc             fp <= 00000000
    1017  1.3 0x000000d0             fp <= 00000000
    1018  1.3 0x000000d4             s3 <= 00000000
    1019  1.3 0x000000d8             fp <= 00000000
    1020  1.3 0x000000dc             fp <= 00000000
    1021  1.3 0x000000e0             fp <= 00000000
    1025  1.3 0x000000e4             s3 <= 00000000
    1026  1.3 0x000000e8             s4 <= 00000000
    1030  1.4 0x000000ec             s1 <= 00000000
    1031  1.4 0x000000f0             s2 <= 00000000
    1032  1.4 0x000000f4             s3 <= 00000000
    1033  1.3 0x000000f8             s4 <= 00000000
    1035  1.4 0x000000fc             s1 <= 00000000
    1037  1.4 0x00000100             s2 <= 00000000
    1038  1.4 0x00000104             s3 <= 00000000
    1039  1.4 0x00000108             s5 <= 00000000
    1040  1.3 0x0000010c             t0 <= 00000000
    1043  1.4 0x00000110             s1 <= 00000000
    1044  1.4 0x00000114             s2 <= 00000000
    1045  1.4 0x00000118             s3 <= 00000000
    1046  1.4 0x0000011c             s5 <= 00000000
    1047  1.3 0x00000120             t0 <= 00000000
    1048  1.3 0x00000124             s1 <= 00000000
    1050  1.3 0x00000128             s2 <= 00000000
    1051  1.3 0x0000012c             s3 <= 00000000
    1052  1.3 0x00000130             t1 <= 0000000a
    1053  1.3 0x00000134               
    1058  1.4 0x00000138             sp <= 00002ffc
    1059  1.4 0x0000013c               
    1064  1.4 0x00000010               
$finish called at time : 21241999 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:08 . Memory (MB): peak = 9260.023 ; gain = 0.000 ; free physical = 2023 ; free virtual = 19244
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 9260.023 ; gain = 0.000 ; free physical = 2023 ; free virtual = 19244
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 9260.023 ; gain = 0.000 ; free physical = 2023 ; free virtual = 19244
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 9283.039 ; gain = 0.000 ; free physical = 2091 ; free virtual = 19319
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     210  2.2 0x00000020               mem[00000fd4] <= 00000000
     211  2.1 0x00000024             a1 <= 0000000a
     212  2.0 0x00000028             t1 <= 00000000
     213  1.9 0x0000002c             fp <= 000004d2
     214  1.8 0x00000030             s1 <= 00000224
     215  1.7 0x00000034             s2 <= 00001000
     216  1.7 0x00000038             s2 <= 00000911
     217  1.6 0x0000003c             s3 <= 000003b4
     218  1.6 0x00000040             s4 <= 00000306
     219  1.6 0x00000044             s5 <= 000001b0
     220  1.5 0x00000048             fp <= 00136864
     221  1.5 0x0000004c             s1 <= 002192f4
     222  1.5 0x00000050             s2 <= 000b3238
     223  1.4 0x00000054             s3 <= 00051a20
     224  1.4 0x00000058             s4 <= 00000000
     225  1.4 0x0000005c             s5 <= 00000000
     226  1.4 0x00000060             fp <= 0034fb58
     230  1.5 0x00000064             s2 <= ffd636e0
     231  1.5 0x00000068             s3 <= 0031e178
     232  1.4 0x0000006c             s4 <= 0034fb58
     233  1.4 0x00000070             s5 <= ffcb04a8
     234  1.4 0x00000074             fp <= 00568e4c
     235  1.4 0x00000078             s2 <= 0080576c
     236  1.4 0x0000007c             s3 <= 00676f34
     238  1.4 0x00000080             s4 <= 008b89a4
     239  1.4 0x00000084             s5 <= 008b89a4
     240  1.4 0x00000088             fp <= 00000000
     244  1.4 0x0000008c             s2 <= 0080576c
     245  1.4 0x00000090             s3 <= 00676f34
     246  1.4 0x00000094             s4 <= 008b89a4
     247  1.4 0x00000098             s5 <= 008b89a4
     248  1.4 0x0000009c             fp <= 00000000
     250  1.4 0x000000a0             s2 <= ff7fa894
     252  1.4 0x000000a4             s3 <= 00676f34
     253  1.4 0x000000a8             s4 <= 008b89a4
     254  1.4 0x000000ac             s5 <= ff74765c
     255  1.4 0x000000b0             fp <= 002192f4
     256  1.4 0x000000b4             fp <= 00a1ea60
     257  1.4 0x000000b8             s3 <= 0046fdc0
[        257] Error: wrong result written. Expected to write 0x00c68554, but wrote 0x0046fdc0
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 6150332 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 9283.039 ; gain = 0.000 ; free physical = 2022 ; free virtual = 19254
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 9299.047 ; gain = 0.000 ; free physical = 4078 ; free virtual = 19318
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     210  2.2 0x00000020               mem[00000fd4] <= 00000000
     211  2.1 0x00000024             a1 <= 0000000a
     212  2.0 0x00000028             t1 <= 00000000
     213  1.9 0x0000002c             fp <= 000004d2
     214  1.8 0x00000030             s1 <= 00000224
     215  1.7 0x00000034             s2 <= 00001000
     216  1.7 0x00000038             s2 <= 00000911
     217  1.6 0x0000003c             s3 <= 000003b4
     218  1.6 0x00000040             s4 <= 00000306
     219  1.6 0x00000044             s5 <= 000001b0
     220  1.5 0x00000048             fp <= 00136864
     221  1.5 0x0000004c             s1 <= 002192f4
     222  1.5 0x00000050             s2 <= 000b3238
     223  1.4 0x00000054             s3 <= 00051a20
     224  1.4 0x00000058             s4 <= 00000000
     225  1.4 0x0000005c             s5 <= 00000000
     226  1.4 0x00000060             fp <= 0034fb58
     230  1.5 0x00000064             s2 <= ffd636e0
     231  1.5 0x00000068             s3 <= 0031e178
     232  1.4 0x0000006c             s4 <= 0034fb58
     233  1.4 0x00000070             s5 <= ffcb04a8
     234  1.4 0x00000074             fp <= 00568e4c
     235  1.4 0x00000078             s2 <= 0080576c
     236  1.4 0x0000007c             s3 <= 00676f34
     237  1.4 0x00000080             s4 <= 008b89a4
     238  1.4 0x00000084             s5 <= 008b89a4
     239  1.3 0x00000088             fp <= 00000000
     243  1.4 0x0000008c             s2 <= 0080576c
     244  1.4 0x00000090             s3 <= 00676f34
     245  1.4 0x00000094             s4 <= 008b89a4
     246  1.4 0x00000098             s5 <= 008b89a4
     247  1.4 0x0000009c             fp <= 00000000
     249  1.4 0x000000a0             s2 <= ff7fa894
     250  1.4 0x000000a4             s3 <= 00676f34
     251  1.4 0x000000a8             s4 <= 008b89a4
     252  1.4 0x000000ac             s5 <= ff74765c
     253  1.3 0x000000b0             fp <= 002192f4
     254  1.3 0x000000b4             fp <= 00a1ea60
     255  1.3 0x000000b8             s3 <= 0046fdc0
[        255] Error: wrong result written. Expected to write 0x00c68554, but wrote 0x0046fdc0
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 6116999 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 9299.047 ; gain = 0.000 ; free physical = 4013 ; free virtual = 19256
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 9323.059 ; gain = 0.000 ; free physical = 4064 ; free virtual = 19314
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     210  2.2 0x00000020               mem[00000fd4] <= 00000000
     211  2.1 0x00000024             a1 <= 0000000a
     212  2.0 0x00000028             t1 <= 00000000
     213  1.9 0x0000002c             fp <= 000004d2
     214  1.8 0x00000030             s1 <= 00000224
     215  1.7 0x00000034             s2 <= 00001000
     216  1.7 0x00000038             s2 <= 00000911
     217  1.6 0x0000003c             s3 <= 000003b4
     218  1.6 0x00000040             s4 <= 00000306
     219  1.6 0x00000044             s5 <= 000001b0
     220  1.5 0x00000048             fp <= 00136864
     221  1.5 0x0000004c             s1 <= 002192f4
     222  1.5 0x00000050             s2 <= 000b3238
     223  1.4 0x00000054             s3 <= 00051a20
     224  1.4 0x00000058             s4 <= 00000000
     225  1.4 0x0000005c             s5 <= 00000000
     226  1.4 0x00000060             fp <= 0034fb58
     230  1.5 0x00000064             s2 <= ffd636e0
     231  1.5 0x00000068             s3 <= 0031e178
     232  1.4 0x0000006c             s4 <= 0034fb58
     233  1.4 0x00000070             s5 <= ffcb04a8
     234  1.4 0x00000074             fp <= 00568e4c
     235  1.4 0x00000078             s2 <= 0080576c
     236  1.4 0x0000007c             s3 <= 00676f34
     237  1.4 0x00000080             s4 <= 008b89a4
     238  1.4 0x00000084             s5 <= 008b89a4
     239  1.3 0x00000088             fp <= 00000000
     243  1.4 0x0000008c             s2 <= 0080576c
     244  1.4 0x00000090             s3 <= 00676f34
     245  1.4 0x00000094             s4 <= 008b89a4
     246  1.4 0x00000098             s5 <= 008b89a4
     247  1.4 0x0000009c             fp <= 00000000
     249  1.4 0x000000a0             s2 <= ff7fa894
     250  1.4 0x000000a4             s3 <= 00676f34
     251  1.4 0x000000a8             s4 <= 008b89a4
     252  1.4 0x000000ac             s5 <= ff74765c
     253  1.3 0x000000b0             fp <= 002192f4
     254  1.3 0x000000b4             fp <= 00a1ea60
     255  1.3 0x000000b8             s3 <= 0046fdc0
[        255] Error: wrong result written. Expected to write 0x00c68554, but wrote 0x0046fdc0
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 6116999 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 9323.059 ; gain = 0.000 ; free physical = 3997 ; free virtual = 19252
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 9339.066 ; gain = 0.000 ; free physical = 4054 ; free virtual = 19312
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     210  2.2 0x00000020               mem[00000fd4] <= 00000000
     211  2.1 0x00000024             a1 <= 0000000a
     212  2.0 0x00000028             t1 <= 00000000
     213  1.9 0x0000002c             fp <= 000004d2
     214  1.8 0x00000030             s1 <= 00000224
     215  1.7 0x00000034             s2 <= 00001000
     216  1.7 0x00000038             s2 <= 00000911
     217  1.6 0x0000003c             s3 <= 000003b4
     218  1.6 0x00000040             s4 <= 00000306
     219  1.6 0x00000044             s5 <= 000001b0
     220  1.5 0x00000048             fp <= 00136864
     221  1.5 0x0000004c             s1 <= 002192f4
     222  1.5 0x00000050             s2 <= 000b3238
     223  1.4 0x00000054             s3 <= 00051a20
     224  1.4 0x00000058             s4 <= 00000000
     225  1.4 0x0000005c             s5 <= 00000000
     226  1.4 0x00000060             fp <= 0034fb58
     230  1.5 0x00000064             s2 <= ffd636e0
     231  1.5 0x00000068             s3 <= 0031e178
     232  1.4 0x0000006c             s4 <= 0034fb58
     233  1.4 0x00000070             s5 <= ffcb04a8
     234  1.4 0x00000074             fp <= 00568e4c
     235  1.4 0x00000078             s2 <= 0080576c
     236  1.4 0x0000007c             s3 <= 00676f34
     237  1.4 0x00000080             s4 <= 008b89a4
     238  1.4 0x00000084             s5 <= 008b89a4
     239  1.3 0x00000088             fp <= 00000000
     243  1.4 0x0000008c             s2 <= 0080576c
     244  1.4 0x00000090             s3 <= 00676f34
     245  1.4 0x00000094             s4 <= 008b89a4
     246  1.4 0x00000098             s5 <= 008b89a4
     247  1.4 0x0000009c             fp <= 00000000
     249  1.4 0x000000a0             s2 <= ff7fa894
     250  1.4 0x000000a4             s3 <= 00676f34
     251  1.4 0x000000a8             s4 <= 008b89a4
     252  1.4 0x000000ac             s5 <= ff74765c
     253  1.3 0x000000b0             fp <= 002192f4
     254  1.3 0x000000b4             fp <= 00a1ea60
     255  1.3 0x000000b8             s3 <= 00c68554
     256  1.3 0x000000bc             s6 <= 00c37d54
     257  1.3 0x000000c0             s6 <= 0143d4c0
     258  1.3 0x000000c4             s3 <= 00c68554
[        258] Error: wrong result written. Expected to write 0x01855194, but wrote 0x00c68554
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 6166999 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 9339.066 ; gain = 0.000 ; free physical = 3987 ; free virtual = 19253
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 9347.070 ; gain = 0.000 ; free physical = 4043 ; free virtual = 19313
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     210  2.2 0x00000020               mem[00000fd4] <= 00000000
     211  2.1 0x00000024             a1 <= 0000000a
     212  2.0 0x00000028             t1 <= 00000000
     213  1.9 0x0000002c             fp <= 000004d2
     214  1.8 0x00000030             s1 <= 00000224
     215  1.7 0x00000034             s2 <= 00001000
     216  1.7 0x00000038             s2 <= 00000911
     217  1.6 0x0000003c             s3 <= 000003b4
     218  1.6 0x00000040             s4 <= 00000306
     219  1.6 0x00000044             s5 <= 000001b0
     220  1.5 0x00000048             fp <= 00136864
     221  1.5 0x0000004c             s1 <= 002192f4
     222  1.5 0x00000050             s2 <= 000b3238
     223  1.4 0x00000054             s3 <= 00051a20
     224  1.4 0x00000058             s4 <= 00000000
     225  1.4 0x0000005c             s5 <= 00000000
     226  1.4 0x00000060             fp <= 0034fb58
     230  1.5 0x00000064             s2 <= ffd636e0
     231  1.5 0x00000068             s3 <= 0031e178
     232  1.4 0x0000006c             s4 <= 0034fb58
     233  1.4 0x00000070             s5 <= ffcb04a8
     234  1.4 0x00000074             fp <= 00568e4c
     235  1.4 0x00000078             s2 <= 0080576c
     236  1.4 0x0000007c             s3 <= 00676f34
     237  1.4 0x00000080             s4 <= 008b89a4
     238  1.4 0x00000084             s5 <= 008b89a4
     239  1.3 0x00000088             fp <= 00000000
     243  1.4 0x0000008c             s2 <= 0080576c
     244  1.4 0x00000090             s3 <= 00676f34
     245  1.4 0x00000094             s4 <= 008b89a4
     246  1.4 0x00000098             s5 <= 008b89a4
     247  1.4 0x0000009c             fp <= 00000000
     249  1.4 0x000000a0             s2 <= ff7fa894
     250  1.4 0x000000a4             s3 <= 00676f34
     251  1.4 0x000000a8             s4 <= 008b89a4
     252  1.4 0x000000ac             s5 <= ff74765c
     253  1.3 0x000000b0             fp <= 002192f4
     254  1.3 0x000000b4             fp <= 00a1ea60
     255  1.3 0x000000b8             s3 <= 00c68554
     256  1.3 0x000000bc             s6 <= 00c37d54
     257  1.3 0x000000c0             s6 <= 0143d4c0
     258  1.3 0x000000c4             s3 <= 00c68554
[        258] Error: wrong result written. Expected to write 0x01855194, but wrote 0x00c68554
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 6166999 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 9347.070 ; gain = 0.000 ; free physical = 3971 ; free virtual = 19243
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 9363.078 ; gain = 0.000 ; free physical = 4029 ; free virtual = 19308
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     210  2.2 0x00000020               mem[00000fd4] <= 00000000
     211  2.1 0x00000024             a1 <= 0000000a
     212  2.0 0x00000028             t1 <= 00000000
     213  1.9 0x0000002c             fp <= 000004d2
     214  1.8 0x00000030             s1 <= 00000224
     215  1.7 0x00000034             s2 <= 00001000
     216  1.7 0x00000038             s2 <= 00000911
     217  1.6 0x0000003c             s3 <= 000003b4
     218  1.6 0x00000040             s4 <= 00000306
     219  1.6 0x00000044             s5 <= 000001b0
     220  1.5 0x00000048             fp <= 00136864
     221  1.5 0x0000004c             s1 <= 002192f4
     222  1.5 0x00000050             s2 <= 000b3238
     223  1.4 0x00000054             s3 <= 00051a20
     224  1.4 0x00000058             s4 <= 00000000
     225  1.4 0x0000005c             s5 <= 00000000
     226  1.4 0x00000060             fp <= 0034fb58
     230  1.5 0x00000064             s2 <= ffd636e0
     231  1.5 0x00000068             s3 <= 0031e178
     232  1.4 0x0000006c             s4 <= 0034fb58
     233  1.4 0x00000070             s5 <= ffcb04a8
     234  1.4 0x00000074             fp <= 00568e4c
     235  1.4 0x00000078             s2 <= 0080576c
     236  1.4 0x0000007c             s3 <= 00676f34
     238  1.4 0x00000080             s4 <= 008b89a4
     239  1.4 0x00000084             s5 <= 008b89a4
     240  1.4 0x00000088             fp <= 00000000
     244  1.4 0x0000008c             s2 <= 0080576c
     245  1.4 0x00000090             s3 <= 00676f34
     246  1.4 0x00000094             s4 <= 008b89a4
     247  1.4 0x00000098             s5 <= 008b89a4
     248  1.4 0x0000009c             fp <= 00000000
     250  1.4 0x000000a0             s2 <= ff7fa894
     252  1.4 0x000000a4             s3 <= 00676f34
     253  1.4 0x000000a8             s4 <= 008b89a4
     254  1.4 0x000000ac             s5 <= ff74765c
     255  1.4 0x000000b0             fp <= 002192f4
     256  1.4 0x000000b4             fp <= 00a1ea60
     257  1.4 0x000000b8             s3 <= 00c68554
     258  1.4 0x000000bc             s6 <= 00c37d54
     259  1.3 0x000000c0             s6 <= 0143d4c0
     263  1.4 0x000000c4             s3 <= 01855194
     264  1.4 0x000000c8             fp <= 00c37d54
     265  1.4 0x000000cc             fp <= 0143d4c0
     266  1.4 0x000000d0             fp <= 01cf5e64
     267  1.4 0x000000d4             s3 <= 004a0ff0
     268  1.4 0x000000d8             fp <= 01f0f158
     269  1.3 0x000000dc             fp <= 027148c4
     270  1.3 0x000000e0             fp <= 02fcd268
     274  1.4 0x000000e4             s3 <= 02b6dd98
     275  1.4 0x000000e8             s4 <= 00000000
     279  1.4 0x000000ec             s1 <= 002192f4
     280  1.4 0x000000f0             s2 <= ff7fa894
     281  1.4 0x000000f4             s3 <= 02b6dd98
     282  1.4 0x000000f8             s4 <= 00000000
     284  1.4 0x000000fc             s1 <= 002192f4
     286  1.4 0x00000100             s2 <= 0080576c
     287  1.4 0x00000104             s3 <= 02b6dd98
     288  1.4 0x00000108             s5 <= 00000000
     289  1.4 0x0000010c             t0 <= 00000000
     292  1.4 0x00000110             s1 <= 002192f4
     293  1.4 0x00000114             s2 <= 0080576c
     294  1.4 0x00000118             s3 <= 02b6dd98
     295  1.4 0x0000011c             s5 <= 00000000
     296  1.4 0x00000120             t0 <= 00000000
     297  1.4 0x00000124             s1 <= 002192f4
     299  1.4 0x00000128             s2 <= ff7fa894
     300  1.4 0x0000012c             s3 <= 02b6dd98
     301  1.4 0x00000130             t1 <= 00000001
     302  1.4 0x00000134               
     307  1.4 0x00000048             fp <= 0ee51510
     308  1.4 0x0000004c             s1 <= e98bdbe0
     309  1.4 0x00000050             s2 <= 00000000
     310  1.4 0x00000054             s3 <= 00000000
     311  1.4 0x00000058             s4 <= 00000000
     312  1.4 0x0000005c             s5 <= 74710c00
     313  1.4 0x00000060             fp <= f870f0f0
     317  1.4 0x00000064             s2 <= 078f0f10
     318  1.4 0x00000068             s3 <= f870f0f0
     319  1.4 0x0000006c             s4 <= f870f0f0
     320  1.4 0x00000070             s5 <= 7c001b10
     321  1.4 0x00000074             fp <= e1fcccd0
     322  1.4 0x00000078             s2 <= da6dbdc0
     323  1.4 0x0000007c             s3 <= 198c3c20
     325  1.4 0x00000080             s4 <= da6dbdc0
     326  1.4 0x00000084             s5 <= 65fcb1c0
     327  1.4 0x00000088             fp <= 00000000
     331  1.4 0x0000008c             s2 <= da6dbdc0
     332  1.4 0x00000090             s3 <= 198c3c20
     333  1.4 0x00000094             s4 <= da6dbdc0
     334  1.4 0x00000098             s5 <= 65fcb1c0
     335  1.4 0x0000009c             fp <= 00000000
     337  1.4 0x000000a0             s2 <= 25924240
     339  1.4 0x000000a4             s3 <= 198c3c20
     340  1.4 0x000000a8             s4 <= da6dbdc0
     341  1.4 0x000000ac             s5 <= 9a034e40
     342  1.4 0x000000b0             fp <= e98bdbe0
     343  1.4 0x000000b4             fp <= c3f999a0
     344  1.4 0x000000b8             s3 <= da75a580
     345  1.4 0x000000bc             s6 <= ad857580
     346  1.4 0x000000c0             s6 <= 87f33340
     350  1.4 0x000000c4             s3 <= 5d8696c0
     351  1.4 0x000000c8             fp <= ad857580
     352  1.4 0x000000cc             fp <= 87f33340
     353  1.4 0x000000d0             fp <= 6260f100
     354  1.4 0x000000d4             s3 <= 3fe667c0
     355  1.4 0x000000d8             fp <= 4beccce0
     356  1.4 0x000000dc             fp <= 265a8aa0
     357  1.4 0x000000e0             fp <= 00c84860
     361  1.4 0x000000e4             s3 <= 3f2e2fa0
     362  1.4 0x000000e8             s4 <= 00000000
     366  1.4 0x000000ec             s1 <= e98bdbe0
     367  1.4 0x000000f0             s2 <= 25924240
     368  1.4 0x000000f4             s3 <= 3f2e2fa0
     369  1.4 0x000000f8             s4 <= 00000000
     371  1.4 0x000000fc             s1 <= e98bdbe0
     373  1.4 0x00000100             s2 <= da6dbdc0
     374  1.4 0x00000104             s3 <= 3f2e2fa0
     375  1.4 0x00000108             s5 <= 00000000
     376  1.4 0x0000010c             t0 <= 00000000
     379  1.4 0x00000110             s1 <= e98bdbe0
     380  1.4 0x00000114             s2 <= da6dbdc0
     381  1.4 0x00000118             s3 <= 3f2e2fa0
     382  1.4 0x0000011c             s5 <= 00000000
     383  1.4 0x00000120             t0 <= 00000000
     384  1.4 0x00000124             s1 <= e98bdbe0
     386  1.4 0x00000128             s2 <= 25924240
     387  1.4 0x0000012c             s3 <= 3f2e2fa0
     388  1.4 0x00000130             t1 <= 00000002
     389  1.4 0x00000134               
     390  1.4 0x00000048             fp <= 3766b800
     391  1.4 0x0000004c             s1 <= fd132800
     392  1.4 0x00000050             s2 <= 00000000
     393  1.4 0x00000054             s3 <= 00000000
     394  1.4 0x00000058             s4 <= 00000000
     395  1.4 0x0000005c             s5 <= f8560000
     396  1.4 0x00000060             fp <= 3479e000
     400  1.4 0x00000064             s2 <= cb862000
     401  1.4 0x00000068             s3 <= 3479e000
     402  1.4 0x0000006c             s4 <= 3479e000
     403  1.4 0x00000070             s5 <= c3dc2000
     404  1.4 0x00000074             fp <= 318d0800
     405  1.4 0x00000078             s2 <= 6606e800
     406  1.4 0x0000007c             s3 <= 05f4e800
     408  1.4 0x00000080             s4 <= 6606e800
     409  1.4 0x00000084             s5 <= 6db0e800
     410  1.4 0x00000088             fp <= 00000000
     414  1.4 0x0000008c             s2 <= 6606e800
     415  1.4 0x00000090             s3 <= 05f4e800
     416  1.4 0x00000094             s4 <= 6606e800
     417  1.4 0x00000098             s5 <= 6db0e800
     418  1.4 0x0000009c             fp <= 00000000
     420  1.4 0x000000a0             s2 <= 99f91800
     422  1.4 0x000000a4             s3 <= 05f4e800
     423  1.4 0x000000a8             s4 <= 6606e800
     424  1.4 0x000000ac             s5 <= 924f1800
     425  1.4 0x000000b0             fp <= fd132800
     426  1.4 0x000000b4             fp <= 631a1000
     427  1.4 0x000000b8             s3 <= 66eef800
     428  1.4 0x000000bc             s6 <= 602d3800
     429  1.4 0x000000c0             s6 <= c6342000
     433  1.4 0x000000c4             s3 <= a0dad800
     434  1.4 0x000000c8             fp <= 602d3800
     435  1.4 0x000000cc             fp <= c6342000
     436  1.4 0x000000d0             fp <= 2c3b0800
     437  1.4 0x000000d4             s3 <= 8ce1d000
     438  1.4 0x000000d8             fp <= 294e3000
     439  1.4 0x000000dc             fp <= 8f551800
     440  1.4 0x000000e0             fp <= f55c0000
     444  1.4 0x000000e4             s3 <= 79bdd000
     445  1.4 0x000000e8             s4 <= 00000000
     449  1.4 0x000000ec             s1 <= fd132800
     450  1.4 0x000000f0             s2 <= 99f91800
     451  1.4 0x000000f4             s3 <= 79bdd000
     452  1.4 0x000000f8             s4 <= 00000000
     454  1.4 0x000000fc             s1 <= fd132800
     456  1.4 0x00000100             s2 <= 6606e800
     457  1.4 0x00000104             s3 <= 79bdd000
     458  1.4 0x00000108             s5 <= 00000000
     459  1.4 0x0000010c             t0 <= 00000000
     462  1.4 0x00000110             s1 <= fd132800
     463  1.4 0x00000114             s2 <= 6606e800
     464  1.4 0x00000118             s3 <= 79bdd000
     465  1.4 0x0000011c             s5 <= 00000000
     466  1.4 0x00000120             t0 <= 00000000
     467  1.4 0x00000124             s1 <= fd132800
     469  1.4 0x00000128             s2 <= 99f91800
     470  1.4 0x0000012c             s3 <= 79bdd000
     471  1.4 0x00000130             t1 <= 00000003
     472  1.4 0x00000134               
     473  1.4 0x00000048             fp <= b3c00000
     474  1.4 0x0000004c             s1 <= 1b800000
     475  1.4 0x00000050             s2 <= 00000000
     476  1.4 0x00000054             s3 <= 00000000
     477  1.4 0x00000058             s4 <= 00000000
     478  1.4 0x0000005c             s5 <= 00000000
     479  1.4 0x00000060             fp <= cf400000
     483  1.4 0x00000064             s2 <= 30c00000
     484  1.4 0x00000068             s3 <= cf400000
     485  1.4 0x0000006c             s4 <= cf400000
     486  1.4 0x00000070             s5 <= 30c00000
     487  1.4 0x00000074             fp <= eac00000
     488  1.4 0x00000078             s2 <= ba000000
     489  1.4 0x0000007c             s3 <= 25800000
     491  1.4 0x00000080             s4 <= ba000000
     492  1.4 0x00000084             s5 <= ba000000
     493  1.4 0x00000088             fp <= 00000000
     497  1.4 0x0000008c             s2 <= ba000000
     498  1.4 0x00000090             s3 <= 25800000
     499  1.4 0x00000094             s4 <= ba000000
     500  1.4 0x00000098             s5 <= ba000000
     501  1.4 0x0000009c             fp <= 00000000
     503  1.4 0x000000a0             s2 <= 46000000
     505  1.4 0x000000a4             s3 <= 25800000
     506  1.4 0x000000a8             s4 <= ba000000
     507  1.4 0x000000ac             s5 <= 46000000
     508  1.4 0x000000b0             fp <= 1b800000
     509  1.4 0x000000b4             fp <= d5800000
     510  1.4 0x000000b8             s3 <= f0000000
     511  1.4 0x000000bc             s6 <= f1000000
     512  1.4 0x000000c0             s6 <= ab000000
     516  1.4 0x000000c4             s3 <= 5b000000
     517  1.4 0x000000c8             fp <= f1000000
     518  1.4 0x000000cc             fp <= ab000000
     519  1.4 0x000000d0             fp <= 65000000
     520  1.4 0x000000d4             s3 <= 3e000000
     521  1.4 0x000000d8             fp <= 80800000
     522  1.4 0x000000dc             fp <= 3a800000
     523  1.4 0x000000e0             fp <= f4800000
     527  1.4 0x000000e4             s3 <= ca800000
     528  1.4 0x000000e8             s4 <= 00000000
     532  1.4 0x000000ec             s1 <= 1b800000
     533  1.4 0x000000f0             s2 <= 46000000
     534  1.4 0x000000f4             s3 <= ca800000
     535  1.4 0x000000f8             s4 <= 00000000
     537  1.4 0x000000fc             s1 <= 1b800000
     539  1.4 0x00000100             s2 <= ba000000
     540  1.4 0x00000104             s3 <= ca800000
     541  1.4 0x00000108             s5 <= 00000000
     542  1.4 0x0000010c             t0 <= 00000000
     545  1.4 0x00000110             s1 <= 1b800000
     546  1.4 0x00000114             s2 <= ba000000
     547  1.4 0x00000118             s3 <= ca800000
     548  1.4 0x0000011c             s5 <= 00000000
     549  1.4 0x00000120             t0 <= 00000000
     550  1.4 0x00000124             s1 <= 1b800000
     552  1.4 0x00000128             s2 <= 46000000
     553  1.4 0x0000012c             s3 <= ca800000
     554  1.4 0x00000130             t1 <= 00000004
     555  1.4 0x00000134               
     556  1.4 0x00000048             fp <= 00000000
     557  1.4 0x0000004c             s1 <= 00000000
     558  1.4 0x00000050             s2 <= 00000000
     559  1.4 0x00000054             s3 <= 00000000
     560  1.4 0x00000058             s4 <= 00000000
     561  1.4 0x0000005c             s5 <= 00000000
     562  1.4 0x00000060             fp <= 00000000
     566  1.4 0x00000064             s2 <= 00000000
     567  1.4 0x00000068             s3 <= 00000000
     568  1.4 0x0000006c             s4 <= 00000000
     569  1.4 0x00000070             s5 <= 00000000
     570  1.4 0x00000074             fp <= 00000000
     571  1.4 0x00000078             s2 <= 00000000
     572  1.4 0x0000007c             s3 <= 00000000
     574  1.4 0x00000080             s4 <= 00000000
     575  1.4 0x00000084             s5 <= 00000000
     576  1.4 0x00000088             fp <= 00000000
     580  1.4 0x0000008c             s2 <= 00000000
     581  1.4 0x00000090             s3 <= 00000000
     582  1.4 0x00000094             s4 <= 00000000
     583  1.4 0x00000098             s5 <= 00000000
     584  1.4 0x0000009c             fp <= 00000000
     586  1.4 0x000000a0             s2 <= 00000000
     588  1.4 0x000000a4             s3 <= 00000000
     589  1.4 0x000000a8             s4 <= 00000000
     590  1.4 0x000000ac             s5 <= 00000000
     591  1.4 0x000000b0             fp <= 00000000
     592  1.4 0x000000b4             fp <= 00000000
     593  1.4 0x000000b8             s3 <= 00000000
     594  1.4 0x000000bc             s6 <= 00000000
     595  1.4 0x000000c0             s6 <= 00000000
     599  1.4 0x000000c4             s3 <= 00000000
     600  1.4 0x000000c8             fp <= 00000000
     601  1.4 0x000000cc             fp <= 00000000
     602  1.4 0x000000d0             fp <= 00000000
     603  1.4 0x000000d4             s3 <= 00000000
     604  1.4 0x000000d8             fp <= 00000000
     605  1.4 0x000000dc             fp <= 00000000
     606  1.4 0x000000e0             fp <= 00000000
     610  1.4 0x000000e4             s3 <= 00000000
     611  1.4 0x000000e8             s4 <= 00000000
     615  1.4 0x000000ec             s1 <= 00000000
     616  1.4 0x000000f0             s2 <= 00000000
     617  1.4 0x000000f4             s3 <= 00000000
     618  1.4 0x000000f8             s4 <= 00000000
     620  1.4 0x000000fc             s1 <= 00000000
     622  1.4 0x00000100             s2 <= 00000000
     623  1.4 0x00000104             s3 <= 00000000
     624  1.4 0x00000108             s5 <= 00000000
     625  1.4 0x0000010c             t0 <= 00000000
     628  1.4 0x00000110             s1 <= 00000000
     629  1.4 0x00000114             s2 <= 00000000
     630  1.4 0x00000118             s3 <= 00000000
     631  1.4 0x0000011c             s5 <= 00000000
     632  1.4 0x00000120             t0 <= 00000000
     633  1.4 0x00000124             s1 <= 00000000
     635  1.4 0x00000128             s2 <= 00000000
     636  1.4 0x0000012c             s3 <= 00000000
     637  1.4 0x00000130             t1 <= 00000005
     638  1.4 0x00000134               
     639  1.4 0x00000048             fp <= 00000000
     640  1.4 0x0000004c             s1 <= 00000000
     641  1.4 0x00000050             s2 <= 00000000
     642  1.4 0x00000054             s3 <= 00000000
     643  1.4 0x00000058             s4 <= 00000000
     644  1.4 0x0000005c             s5 <= 00000000
     645  1.4 0x00000060             fp <= 00000000
     649  1.4 0x00000064             s2 <= 00000000
     650  1.4 0x00000068             s3 <= 00000000
     651  1.4 0x0000006c             s4 <= 00000000
     652  1.4 0x00000070             s5 <= 00000000
     653  1.4 0x00000074             fp <= 00000000
     654  1.4 0x00000078             s2 <= 00000000
     655  1.4 0x0000007c             s3 <= 00000000
     657  1.4 0x00000080             s4 <= 00000000
     658  1.4 0x00000084             s5 <= 00000000
     659  1.4 0x00000088             fp <= 00000000
     663  1.4 0x0000008c             s2 <= 00000000
     664  1.4 0x00000090             s3 <= 00000000
     665  1.4 0x00000094             s4 <= 00000000
     666  1.4 0x00000098             s5 <= 00000000
     667  1.4 0x0000009c             fp <= 00000000
     669  1.4 0x000000a0             s2 <= 00000000
     671  1.4 0x000000a4             s3 <= 00000000
     672  1.4 0x000000a8             s4 <= 00000000
     673  1.4 0x000000ac             s5 <= 00000000
     674  1.4 0x000000b0             fp <= 00000000
     675  1.4 0x000000b4             fp <= 00000000
     676  1.4 0x000000b8             s3 <= 00000000
     677  1.4 0x000000bc             s6 <= 00000000
     678  1.4 0x000000c0             s6 <= 00000000
     682  1.4 0x000000c4             s3 <= 00000000
     683  1.4 0x000000c8             fp <= 00000000
     684  1.4 0x000000cc             fp <= 00000000
     685  1.4 0x000000d0             fp <= 00000000
     686  1.4 0x000000d4             s3 <= 00000000
     687  1.4 0x000000d8             fp <= 00000000
     688  1.4 0x000000dc             fp <= 00000000
     689  1.4 0x000000e0             fp <= 00000000
     693  1.4 0x000000e4             s3 <= 00000000
     694  1.4 0x000000e8             s4 <= 00000000
     698  1.4 0x000000ec             s1 <= 00000000
     699  1.4 0x000000f0             s2 <= 00000000
     700  1.4 0x000000f4             s3 <= 00000000
     701  1.4 0x000000f8             s4 <= 00000000
     703  1.4 0x000000fc             s1 <= 00000000
     705  1.4 0x00000100             s2 <= 00000000
     706  1.4 0x00000104             s3 <= 00000000
     707  1.4 0x00000108             s5 <= 00000000
     708  1.4 0x0000010c             t0 <= 00000000
     711  1.4 0x00000110             s1 <= 00000000
     712  1.4 0x00000114             s2 <= 00000000
     713  1.4 0x00000118             s3 <= 00000000
     714  1.4 0x0000011c             s5 <= 00000000
     715  1.4 0x00000120             t0 <= 00000000
     716  1.4 0x00000124             s1 <= 00000000
     718  1.4 0x00000128             s2 <= 00000000
     719  1.4 0x0000012c             s3 <= 00000000
     720  1.4 0x00000130             t1 <= 00000006
     721  1.4 0x00000134               
     722  1.4 0x00000048             fp <= 00000000
     723  1.4 0x0000004c             s1 <= 00000000
     724  1.4 0x00000050             s2 <= 00000000
     725  1.4 0x00000054             s3 <= 00000000
     726  1.4 0x00000058             s4 <= 00000000
     727  1.4 0x0000005c             s5 <= 00000000
     728  1.3 0x00000060             fp <= 00000000
     732  1.4 0x00000064             s2 <= 00000000
     733  1.4 0x00000068             s3 <= 00000000
     734  1.4 0x0000006c             s4 <= 00000000
     735  1.4 0x00000070             s5 <= 00000000
     736  1.4 0x00000074             fp <= 00000000
     737  1.4 0x00000078             s2 <= 00000000
     738  1.4 0x0000007c             s3 <= 00000000
     740  1.4 0x00000080             s4 <= 00000000
     741  1.4 0x00000084             s5 <= 00000000
     742  1.3 0x00000088             fp <= 00000000
     746  1.4 0x0000008c             s2 <= 00000000
     747  1.4 0x00000090             s3 <= 00000000
     748  1.4 0x00000094             s4 <= 00000000
     749  1.4 0x00000098             s5 <= 00000000
     750  1.4 0x0000009c             fp <= 00000000
     752  1.4 0x000000a0             s2 <= 00000000
     754  1.4 0x000000a4             s3 <= 00000000
     755  1.4 0x000000a8             s4 <= 00000000
     756  1.4 0x000000ac             s5 <= 00000000
     757  1.4 0x000000b0             fp <= 00000000
     758  1.4 0x000000b4             fp <= 00000000
     759  1.4 0x000000b8             s3 <= 00000000
     760  1.3 0x000000bc             s6 <= 00000000
     761  1.3 0x000000c0             s6 <= 00000000
     765  1.4 0x000000c4             s3 <= 00000000
     766  1.4 0x000000c8             fp <= 00000000
     767  1.4 0x000000cc             fp <= 00000000
     768  1.4 0x000000d0             fp <= 00000000
     769  1.4 0x000000d4             s3 <= 00000000
     770  1.3 0x000000d8             fp <= 00000000
     771  1.3 0x000000dc             fp <= 00000000
     772  1.3 0x000000e0             fp <= 00000000
     776  1.4 0x000000e4             s3 <= 00000000
     777  1.4 0x000000e8             s4 <= 00000000
     781  1.4 0x000000ec             s1 <= 00000000
     782  1.4 0x000000f0             s2 <= 00000000
     783  1.4 0x000000f4             s3 <= 00000000
     784  1.4 0x000000f8             s4 <= 00000000
     786  1.4 0x000000fc             s1 <= 00000000
     788  1.4 0x00000100             s2 <= 00000000
     789  1.4 0x00000104             s3 <= 00000000
     790  1.4 0x00000108             s5 <= 00000000
     791  1.4 0x0000010c             t0 <= 00000000
     794  1.4 0x00000110             s1 <= 00000000
     795  1.4 0x00000114             s2 <= 00000000
     796  1.4 0x00000118             s3 <= 00000000
     797  1.4 0x0000011c             s5 <= 00000000
     798  1.4 0x00000120             t0 <= 00000000
     799  1.4 0x00000124             s1 <= 00000000
     801  1.4 0x00000128             s2 <= 00000000
     802  1.4 0x0000012c             s3 <= 00000000
     803  1.4 0x00000130             t1 <= 00000007
     804  1.4 0x00000134               
     805  1.4 0x00000048             fp <= 00000000
     806  1.4 0x0000004c             s1 <= 00000000
     807  1.4 0x00000050             s2 <= 00000000
     808  1.4 0x00000054             s3 <= 00000000
     809  1.3 0x00000058             s4 <= 00000000
     810  1.3 0x0000005c             s5 <= 00000000
     811  1.3 0x00000060             fp <= 00000000
     815  1.4 0x00000064             s2 <= 00000000
     816  1.4 0x00000068             s3 <= 00000000
     817  1.4 0x0000006c             s4 <= 00000000
     818  1.4 0x00000070             s5 <= 00000000
     819  1.3 0x00000074             fp <= 00000000
     820  1.3 0x00000078             s2 <= 00000000
     821  1.3 0x0000007c             s3 <= 00000000
     823  1.3 0x00000080             s4 <= 00000000
     824  1.3 0x00000084             s5 <= 00000000
     825  1.3 0x00000088             fp <= 00000000
     829  1.4 0x0000008c             s2 <= 00000000
     830  1.4 0x00000090             s3 <= 00000000
     831  1.4 0x00000094             s4 <= 00000000
     832  1.4 0x00000098             s5 <= 00000000
     833  1.3 0x0000009c             fp <= 00000000
     835  1.4 0x000000a0             s2 <= 00000000
     837  1.4 0x000000a4             s3 <= 00000000
     838  1.4 0x000000a8             s4 <= 00000000
     839  1.4 0x000000ac             s5 <= 00000000
     840  1.3 0x000000b0             fp <= 00000000
     841  1.3 0x000000b4             fp <= 00000000
     842  1.3 0x000000b8             s3 <= 00000000
     843  1.3 0x000000bc             s6 <= 00000000
     844  1.3 0x000000c0             s6 <= 00000000
     848  1.4 0x000000c4             s3 <= 00000000
     849  1.4 0x000000c8             fp <= 00000000
     850  1.4 0x000000cc             fp <= 00000000
     851  1.3 0x000000d0             fp <= 00000000
     852  1.3 0x000000d4             s3 <= 00000000
     853  1.3 0x000000d8             fp <= 00000000
     854  1.3 0x000000dc             fp <= 00000000
     855  1.3 0x000000e0             fp <= 00000000
     859  1.4 0x000000e4             s3 <= 00000000
     860  1.4 0x000000e8             s4 <= 00000000
     864  1.4 0x000000ec             s1 <= 00000000
     865  1.4 0x000000f0             s2 <= 00000000
     866  1.4 0x000000f4             s3 <= 00000000
     867  1.4 0x000000f8             s4 <= 00000000
     869  1.4 0x000000fc             s1 <= 00000000
     871  1.4 0x00000100             s2 <= 00000000
     872  1.4 0x00000104             s3 <= 00000000
     873  1.4 0x00000108             s5 <= 00000000
     874  1.4 0x0000010c             t0 <= 00000000
     877  1.4 0x00000110             s1 <= 00000000
     878  1.4 0x00000114             s2 <= 00000000
     879  1.4 0x00000118             s3 <= 00000000
     880  1.4 0x0000011c             s5 <= 00000000
     881  1.4 0x00000120             t0 <= 00000000
     882  1.4 0x00000124             s1 <= 00000000
     884  1.4 0x00000128             s2 <= 00000000
     885  1.4 0x0000012c             s3 <= 00000000
     886  1.4 0x00000130             t1 <= 00000008
     887  1.4 0x00000134               
     888  1.4 0x00000048             fp <= 00000000
     889  1.3 0x0000004c             s1 <= 00000000
     890  1.3 0x00000050             s2 <= 00000000
     891  1.3 0x00000054             s3 <= 00000000
     892  1.3 0x00000058             s4 <= 00000000
     893  1.3 0x0000005c             s5 <= 00000000
     894  1.3 0x00000060             fp <= 00000000
     898  1.4 0x00000064             s2 <= 00000000
     899  1.4 0x00000068             s3 <= 00000000
     900  1.3 0x0000006c             s4 <= 00000000
     901  1.3 0x00000070             s5 <= 00000000
     902  1.3 0x00000074             fp <= 00000000
     903  1.3 0x00000078             s2 <= 00000000
     904  1.3 0x0000007c             s3 <= 00000000
     906  1.3 0x00000080             s4 <= 00000000
     907  1.3 0x00000084             s5 <= 00000000
     908  1.3 0x00000088             fp <= 00000000
     912  1.4 0x0000008c             s2 <= 00000000
     913  1.4 0x00000090             s3 <= 00000000
     914  1.3 0x00000094             s4 <= 00000000
     915  1.3 0x00000098             s5 <= 00000000
     916  1.3 0x0000009c             fp <= 00000000
     918  1.3 0x000000a0             s2 <= 00000000
     920  1.4 0x000000a4             s3 <= 00000000
     921  1.3 0x000000a8             s4 <= 00000000
     922  1.3 0x000000ac             s5 <= 00000000
     923  1.3 0x000000b0             fp <= 00000000
     924  1.3 0x000000b4             fp <= 00000000
     925  1.3 0x000000b8             s3 <= 00000000
     926  1.3 0x000000bc             s6 <= 00000000
     927  1.3 0x000000c0             s6 <= 00000000
     931  1.3 0x000000c4             s3 <= 00000000
     932  1.3 0x000000c8             fp <= 00000000
     933  1.3 0x000000cc             fp <= 00000000
     934  1.3 0x000000d0             fp <= 00000000
     935  1.3 0x000000d4             s3 <= 00000000
     936  1.3 0x000000d8             fp <= 00000000
     937  1.3 0x000000dc             fp <= 00000000
     938  1.3 0x000000e0             fp <= 00000000
     942  1.3 0x000000e4             s3 <= 00000000
     943  1.3 0x000000e8             s4 <= 00000000
     947  1.4 0x000000ec             s1 <= 00000000
     948  1.4 0x000000f0             s2 <= 00000000
     949  1.4 0x000000f4             s3 <= 00000000
     950  1.4 0x000000f8             s4 <= 00000000
     952  1.4 0x000000fc             s1 <= 00000000
     954  1.4 0x00000100             s2 <= 00000000
     955  1.4 0x00000104             s3 <= 00000000
     956  1.4 0x00000108             s5 <= 00000000
     957  1.4 0x0000010c             t0 <= 00000000
     960  1.4 0x00000110             s1 <= 00000000
     961  1.4 0x00000114             s2 <= 00000000
     962  1.4 0x00000118             s3 <= 00000000
     963  1.4 0x0000011c             s5 <= 00000000
     964  1.4 0x00000120             t0 <= 00000000
     965  1.4 0x00000124             s1 <= 00000000
     967  1.4 0x00000128             s2 <= 00000000
     968  1.4 0x0000012c             s3 <= 00000000
     969  1.4 0x00000130             t1 <= 00000009
     970  1.3 0x00000134               
     971  1.3 0x00000048             fp <= 00000000
     972  1.3 0x0000004c             s1 <= 00000000
     973  1.3 0x00000050             s2 <= 00000000
     974  1.3 0x00000054             s3 <= 00000000
     975  1.3 0x00000058             s4 <= 00000000
     976  1.3 0x0000005c             s5 <= 00000000
     977  1.3 0x00000060             fp <= 00000000
     981  1.3 0x00000064             s2 <= 00000000
     982  1.3 0x00000068             s3 <= 00000000
     983  1.3 0x0000006c             s4 <= 00000000
     984  1.3 0x00000070             s5 <= 00000000
     985  1.3 0x00000074             fp <= 00000000
     986  1.3 0x00000078             s2 <= 00000000
     987  1.3 0x0000007c             s3 <= 00000000
     989  1.3 0x00000080             s4 <= 00000000
     990  1.3 0x00000084             s5 <= 00000000
     991  1.3 0x00000088             fp <= 00000000
     995  1.3 0x0000008c             s2 <= 00000000
     996  1.3 0x00000090             s3 <= 00000000
     997  1.3 0x00000094             s4 <= 00000000
     998  1.3 0x00000098             s5 <= 00000000
     999  1.3 0x0000009c             fp <= 00000000
    1001  1.3 0x000000a0             s2 <= 00000000
    1003  1.3 0x000000a4             s3 <= 00000000
    1004  1.3 0x000000a8             s4 <= 00000000
    1005  1.3 0x000000ac             s5 <= 00000000
    1006  1.3 0x000000b0             fp <= 00000000
    1007  1.3 0x000000b4             fp <= 00000000
    1008  1.3 0x000000b8             s3 <= 00000000
    1009  1.3 0x000000bc             s6 <= 00000000
    1010  1.3 0x000000c0             s6 <= 00000000
    1014  1.3 0x000000c4             s3 <= 00000000
    1015  1.3 0x000000c8             fp <= 00000000
    1016  1.3 0x000000cc             fp <= 00000000
    1017  1.3 0x000000d0             fp <= 00000000
    1018  1.3 0x000000d4             s3 <= 00000000
    1019  1.3 0x000000d8             fp <= 00000000
    1020  1.3 0x000000dc             fp <= 00000000
    1021  1.3 0x000000e0             fp <= 00000000
    1025  1.3 0x000000e4             s3 <= 00000000
    1026  1.3 0x000000e8             s4 <= 00000000
    1030  1.4 0x000000ec             s1 <= 00000000
    1031  1.4 0x000000f0             s2 <= 00000000
    1032  1.4 0x000000f4             s3 <= 00000000
    1033  1.3 0x000000f8             s4 <= 00000000
    1035  1.4 0x000000fc             s1 <= 00000000
    1037  1.4 0x00000100             s2 <= 00000000
    1038  1.4 0x00000104             s3 <= 00000000
    1039  1.4 0x00000108             s5 <= 00000000
    1040  1.3 0x0000010c             t0 <= 00000000
    1043  1.4 0x00000110             s1 <= 00000000
    1044  1.4 0x00000114             s2 <= 00000000
    1045  1.4 0x00000118             s3 <= 00000000
    1046  1.4 0x0000011c             s5 <= 00000000
    1047  1.3 0x00000120             t0 <= 00000000
    1048  1.3 0x00000124             s1 <= 00000000
    1050  1.3 0x00000128             s2 <= 00000000
    1051  1.3 0x0000012c             s3 <= 00000000
    1052  1.3 0x00000130             t1 <= 0000000a
    1053  1.3 0x00000134               
    1058  1.4 0x00000138             sp <= 00002ffc
    1059  1.4 0x0000013c               
    1064  1.4 0x00000010               
$finish called at time : 21241999 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 9363.078 ; gain = 0.000 ; free physical = 3965 ; free virtual = 19247
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 9363.078 ; gain = 0.000 ; free physical = 3964 ; free virtual = 19246
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 9363.078 ; gain = 0.000 ; free physical = 3964 ; free virtual = 19246
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 9363.078 ; gain = 0.000 ; free physical = 4023 ; free virtual = 19310
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     210  2.2 0x00000020               mem[00000fd4] <= 0000038f
     211  2.1 0x00000024             a1 <= 0000000a
     212  2.0 0x00000028             t1 <= 00000000
     213  1.9 0x0000002c             fp <= 000004d2
     214  1.8 0x00000030             s1 <= 00000224
     215  1.7 0x00000034             s2 <= 00001000
     216  1.7 0x00000038             s2 <= 00000911
     217  1.6 0x0000003c             s3 <= 000003b4
     218  1.6 0x00000040             s4 <= 00000306
     219  1.6 0x00000044             s5 <= 000001b0
     220  1.5 0x00000048             fp <= 00136864
     221  1.5 0x0000004c             s1 <= 002192f4
     222  1.5 0x00000050             s2 <= 000b3238
     223  1.4 0x00000054             s3 <= 00051a20
     224  1.4 0x00000058             s4 <= 00000000
     225  1.4 0x0000005c             s5 <= 00000000
     226  1.4 0x00000060             fp <= 0034fb58
     227  1.4 0x00000064             s2 <= ffd636e0
     228  1.3 0x00000068             s3 <= 0027933c
[        228] Error: wrong result written. Expected to write 0x0031e178, but wrote 0x0027933c
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 5666999 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 9363.078 ; gain = 0.000 ; free physical = 3945 ; free virtual = 19238
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 9392.094 ; gain = 0.000 ; free physical = 4016 ; free virtual = 19310
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     210  2.2 0x00000020               mem[00000fd4] <= 00000000
     211  2.1 0x00000024             a1 <= 0000000a
     212  2.0 0x00000028             t1 <= 00000000
     213  1.9 0x0000002c             fp <= 000004d2
     214  1.8 0x00000030             s1 <= 00000224
     215  1.7 0x00000034             s2 <= 00001000
     216  1.7 0x00000038             s2 <= 00000911
     217  1.6 0x0000003c             s3 <= 000003b4
     218  1.6 0x00000040             s4 <= 00000306
     219  1.6 0x00000044             s5 <= 000001b0
     220  1.5 0x00000048             fp <= 00136864
     221  1.5 0x0000004c             s1 <= 002192f4
     222  1.5 0x00000050             s2 <= 000b3238
     223  1.4 0x00000054             s3 <= 00051a20
     224  1.4 0x00000058             s4 <= 00000000
     225  1.4 0x0000005c             s5 <= 00000000
     226  1.4 0x00000060             fp <= 0034fb58
     227  1.4 0x00000064             s2 <= ffd636e0
     228  1.3 0x00000068             s3 <= 0027933c
[        228] Error: wrong result written. Expected to write 0x0031e178, but wrote 0x0027933c
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 5666999 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 9392.094 ; gain = 0.000 ; free physical = 3950 ; free virtual = 19248
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 9403.098 ; gain = 0.000 ; free physical = 4004 ; free virtual = 19310
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     210  2.2 0x00000020               mem[00000fd4] <= 00000000
     211  2.1 0x00000024             a1 <= 0000000a
     212  2.0 0x00000028             t1 <= 00000000
     213  1.9 0x0000002c             fp <= 000004d2
     214  1.8 0x00000030             s1 <= 00000224
     215  1.7 0x00000034             s2 <= 00001000
     216  1.7 0x00000038             s2 <= 00000911
     217  1.6 0x0000003c             s3 <= 000003b4
     218  1.6 0x00000040             s4 <= 00000306
     219  1.6 0x00000044             s5 <= 000001b0
     220  1.5 0x00000048             fp <= 00136864
     221  1.5 0x0000004c             s1 <= 002192f4
     222  1.5 0x00000050             s2 <= 000b3238
     223  1.4 0x00000054             s3 <= 00051a20
     224  1.4 0x00000058             s4 <= 00000000
     225  1.4 0x0000005c             s5 <= 00000000
     226  1.4 0x00000060             fp <= 0034fb58
     227  1.4 0x00000064             s2 <= ffd636e0
     228  1.3 0x00000068             s3 <= 0031e178
     230  1.4 0x0000006c             s4 <= 0034fb58
     231  1.4 0x00000070             s5 <= ffcb04a8
     232  1.3 0x00000074             fp <= 00568e4c
     233  1.3 0x00000078             s2 <= 0080576c
     234  1.3 0x0000007c             s3 <= 00676f34
     236  1.3 0x00000080             s4 <= 008b89a4
     237  1.3 0x00000084             s5 <= 008b89a4
     238  1.3 0x00000088             fp <= 00000000
     240  1.3 0x0000008c             s2 <= 0080576c
     242  1.3 0x00000090             s3 <= 00676f34
     243  1.3 0x00000094             s4 <= 008b89a4
     244  1.3 0x00000098             s5 <= 008b89a4
     245  1.3 0x0000009c             fp <= 00000000
     247  1.3 0x000000a0             s2 <= ff7fa894
     249  1.3 0x000000a4             s3 <= 00676f34
     250  1.3 0x000000a8             s4 <= 008b89a4
     251  1.3 0x000000ac             s5 <= ff74765c
     252  1.3 0x000000b0             fp <= 002192f4
     253  1.3 0x000000b4             fp <= 00a1ea60
     254  1.3 0x000000b8             s3 <= 00c68554
     255  1.3 0x000000bc             s6 <= 00c37d54
     256  1.3 0x000000c0             s6 <= 0143d4c0
     257  1.3 0x000000c4             s3 <= 0124bbf4
[        257] Error: wrong result written. Expected to write 0x01855194, but wrote 0x0124bbf4
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 6150332 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 9403.098 ; gain = 0.000 ; free physical = 3937 ; free virtual = 19244
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 9403.098 ; gain = 0.000 ; free physical = 3994 ; free virtual = 19306
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     210  2.2 0x00000020               mem[00000fd4] <= 00000000
     211  2.1 0x00000024             a1 <= 0000000a
     212  2.0 0x00000028             t1 <= 00000000
     213  1.9 0x0000002c             fp <= 000004d2
     214  1.8 0x00000030             s1 <= 00000224
     215  1.7 0x00000034             s2 <= 00001000
     216  1.7 0x00000038             s2 <= 00000911
     217  1.6 0x0000003c             s3 <= 000003b4
     218  1.6 0x00000040             s4 <= 00000306
     219  1.6 0x00000044             s5 <= 000001b0
     220  1.5 0x00000048             fp <= 00136864
     221  1.5 0x0000004c             s1 <= 002192f4
     222  1.5 0x00000050             s2 <= 000b3238
     223  1.4 0x00000054             s3 <= 00051a20
     224  1.4 0x00000058             s4 <= 00000000
     225  1.4 0x0000005c             s5 <= 00000000
     226  1.4 0x00000060             fp <= 0034fb58
     227  1.4 0x00000064             s2 <= ffd636e0
     230  1.4 0x00000068             s3 <= 0031e178
     231  1.4 0x0000006c             s4 <= 0034fb58
     232  1.4 0x00000070             s5 <= ffcb04a8
     233  1.4 0x00000074             fp <= 00568e4c
     234  1.4 0x00000078             s2 <= 0080576c
     235  1.3 0x0000007c             s3 <= 00676f34
     237  1.4 0x00000080             s4 <= 008b89a4
     238  1.4 0x00000084             s5 <= 008b89a4
     239  1.3 0x00000088             fp <= 00000000
     243  1.4 0x0000008c             s2 <= 0080576c
     244  1.4 0x00000090             s3 <= 00676f34
     245  1.4 0x00000094             s4 <= 008b89a4
     246  1.4 0x00000098             s5 <= 008b89a4
     247  1.4 0x0000009c             fp <= 00000000
     249  1.4 0x000000a0             s2 <= ff7fa894
     251  1.4 0x000000a4             s3 <= 00676f34
     252  1.4 0x000000a8             s4 <= 008b89a4
     253  1.4 0x000000ac             s5 <= ff74765c
     254  1.4 0x000000b0             fp <= 002192f4
     255  1.3 0x000000b4             fp <= 00a1ea60
     256  1.3 0x000000b8             s3 <= 00c68554
     257  1.3 0x000000bc             s6 <= 00c37d54
     258  1.3 0x000000c0             s6 <= 0143d4c0
     259  1.3 0x000000c4             s3 <= 0124bbf4
[        259] Error: wrong result written. Expected to write 0x01855194, but wrote 0x0124bbf4
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 6183666 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 9403.098 ; gain = 0.000 ; free physical = 3911 ; free virtual = 19228
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 9424.109 ; gain = 0.000 ; free physical = 3983 ; free virtual = 19304
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     210  2.2 0x00000020               mem[00000fd4] <= 0000038f
     211  2.1 0x00000024             a1 <= 0000000a
     212  2.0 0x00000028             t1 <= 00000000
     213  1.9 0x0000002c             fp <= 000004d2
     214  1.8 0x00000030             s1 <= 00000224
     215  1.7 0x00000034             s2 <= 00001000
     216  1.7 0x00000038             s2 <= 00000911
     217  1.6 0x0000003c             s3 <= 000003b4
     218  1.6 0x00000040             s4 <= 00000306
     219  1.6 0x00000044             s5 <= 000001b0
     220  1.5 0x00000048             fp <= 00136864
     221  1.5 0x0000004c             s1 <= 002192f4
     222  1.5 0x00000050             s2 <= 000b3238
     223  1.4 0x00000054             s3 <= 00051a20
     224  1.4 0x00000058             s4 <= 00000000
     225  1.4 0x0000005c             s5 <= 00000000
     226  1.4 0x00000060             fp <= 0034fb58
     227  1.4 0x00000064             s2 <= ffd636e0
     230  1.4 0x00000068             s3 <= 0031e178
     231  1.4 0x0000006c             s4 <= 0034fb58
     232  1.4 0x00000070             s5 <= ffcb04a8
     233  1.4 0x00000074             fp <= 00568e4c
     234  1.4 0x00000078             s2 <= 0080576c
     235  1.3 0x0000007c             s3 <= 00676f34
     237  1.4 0x00000080             s4 <= 008b89a4
     238  1.4 0x00000084             s5 <= 008b89a4
     239  1.3 0x00000088             fp <= 0000038f
     243  1.4 0x0000008c             s2 <= 008053dd
     244  1.4 0x00000090             s3 <= 00676cbb
     245  1.4 0x00000094             s4 <= 008b8d33
     246  1.4 0x00000098             s5 <= 008b8615
     247  1.4 0x0000009c             fp <= 0000038f
     249  1.4 0x000000a0             s2 <= ff7fafb2
     251  1.4 0x000000a4             s3 <= 00676f34
     252  1.4 0x000000a8             s4 <= 008b90c2
     253  1.4 0x000000ac             s5 <= ff747d7a
     254  1.4 0x000000b0             fp <= 00219683
     255  1.3 0x000000b4             fp <= 00a1e6d1
     256  1.3 0x000000b8             s3 <= 00c689e5
     257  1.3 0x000000bc             s6 <= 00c379c5
     258  1.3 0x000000c0             s6 <= 0143ca13
     259  1.3 0x000000c4             s3 <= 0124a527
[        259] Error: wrong result written. Expected to write 0x018543f6, but wrote 0x0124a527
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 6183666 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 9424.109 ; gain = 0.000 ; free physical = 3915 ; free virtual = 19238
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 9435.113 ; gain = 0.000 ; free physical = 3976 ; free virtual = 19304
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     210  2.2 0x00000020               mem[00000fd4] <= 00000000
     211  2.1 0x00000024             a1 <= 0000000a
     212  2.0 0x00000028             t1 <= 00000000
     213  1.9 0x0000002c             fp <= 000004d2
     214  1.8 0x00000030             s1 <= 00000224
     215  1.7 0x00000034             s2 <= 00001000
     216  1.7 0x00000038             s2 <= 00000911
     217  1.6 0x0000003c             s3 <= 000003b4
     218  1.6 0x00000040             s4 <= 00000306
     219  1.6 0x00000044             s5 <= 000001b0
     220  1.5 0x00000048             fp <= 00136864
     221  1.5 0x0000004c             s1 <= 002192f4
     222  1.5 0x00000050             s2 <= 000b3238
     223  1.4 0x00000054             s3 <= 00051a20
     224  1.4 0x00000058             s4 <= 00000000
     225  1.4 0x0000005c             s5 <= 00000000
     226  1.4 0x00000060             fp <= 0034fb58
     230  1.5 0x00000064             s2 <= ffd636e0
     231  1.5 0x00000068             s3 <= 0031e178
     232  1.4 0x0000006c             s4 <= 0034fb58
     233  1.4 0x00000070             s5 <= ffcb04a8
     234  1.4 0x00000074             fp <= 00568e4c
     235  1.4 0x00000078             s2 <= 0080576c
     236  1.4 0x0000007c             s3 <= 00676f34
     238  1.4 0x00000080             s4 <= 008b89a4
     239  1.4 0x00000084             s5 <= 008b89a4
     240  1.4 0x00000088             fp <= 00000000
     244  1.4 0x0000008c             s2 <= 0080576c
     245  1.4 0x00000090             s3 <= 00676f34
     246  1.4 0x00000094             s4 <= 008b89a4
     247  1.4 0x00000098             s5 <= 008b89a4
     248  1.4 0x0000009c             fp <= 00000000
     250  1.4 0x000000a0             s2 <= ff7fa894
     252  1.4 0x000000a4             s3 <= 00676f34
     253  1.4 0x000000a8             s4 <= 008b89a4
     254  1.4 0x000000ac             s5 <= ff74765c
     255  1.4 0x000000b0             fp <= 002192f4
     256  1.4 0x000000b4             fp <= 00a1ea60
     257  1.4 0x000000b8             s3 <= 00c68554
     258  1.4 0x000000bc             s6 <= 00c37d54
     259  1.3 0x000000c0             s6 <= 0143d4c0
     263  1.4 0x000000c4             s3 <= 01855194
     264  1.4 0x000000c8             fp <= 00c37d54
     265  1.4 0x000000cc             fp <= 0143d4c0
     266  1.4 0x000000d0             fp <= 01cf5e64
     267  1.4 0x000000d4             s3 <= 004a0ff0
     268  1.4 0x000000d8             fp <= 01f0f158
     269  1.3 0x000000dc             fp <= 027148c4
     270  1.3 0x000000e0             fp <= 02fcd268
     274  1.4 0x000000e4             s3 <= 02b6dd98
     275  1.4 0x000000e8             s4 <= 00000000
     279  1.4 0x000000ec             s1 <= 002192f4
     280  1.4 0x000000f0             s2 <= ff7fa894
     281  1.4 0x000000f4             s3 <= 02b6dd98
     282  1.4 0x000000f8             s4 <= 00000000
     284  1.4 0x000000fc             s1 <= 002192f4
     286  1.4 0x00000100             s2 <= 0080576c
     287  1.4 0x00000104             s3 <= 02b6dd98
     288  1.4 0x00000108             s5 <= 00000000
     289  1.4 0x0000010c             t0 <= 00000000
     292  1.4 0x00000110             s1 <= 002192f4
     293  1.4 0x00000114             s2 <= 0080576c
     294  1.4 0x00000118             s3 <= 02b6dd98
     295  1.4 0x0000011c             s5 <= 00000000
     296  1.4 0x00000120             t0 <= 00000000
     297  1.4 0x00000124             s1 <= 002192f4
     299  1.4 0x00000128             s2 <= ff7fa894
     300  1.4 0x0000012c             s3 <= 02b6dd98
     301  1.4 0x00000130             t1 <= 00000001
     302  1.4 0x00000134               
     307  1.4 0x00000048             fp <= 0ee51510
     308  1.4 0x0000004c             s1 <= e98bdbe0
     309  1.4 0x00000050             s2 <= 00000000
     310  1.4 0x00000054             s3 <= 00000000
     311  1.4 0x00000058             s4 <= 00000000
     312  1.4 0x0000005c             s5 <= 74710c00
     313  1.4 0x00000060             fp <= f870f0f0
     317  1.4 0x00000064             s2 <= 078f0f10
     318  1.4 0x00000068             s3 <= f870f0f0
     319  1.4 0x0000006c             s4 <= f870f0f0
     320  1.4 0x00000070             s5 <= 7c001b10
     321  1.4 0x00000074             fp <= e1fcccd0
     322  1.4 0x00000078             s2 <= da6dbdc0
     323  1.4 0x0000007c             s3 <= 198c3c20
     325  1.4 0x00000080             s4 <= da6dbdc0
     326  1.4 0x00000084             s5 <= 65fcb1c0
     327  1.4 0x00000088             fp <= 00000000
     331  1.4 0x0000008c             s2 <= da6dbdc0
     332  1.4 0x00000090             s3 <= 198c3c20
     333  1.4 0x00000094             s4 <= da6dbdc0
     334  1.4 0x00000098             s5 <= 65fcb1c0
     335  1.4 0x0000009c             fp <= 00000000
     337  1.4 0x000000a0             s2 <= 25924240
     339  1.4 0x000000a4             s3 <= 198c3c20
     340  1.4 0x000000a8             s4 <= da6dbdc0
     341  1.4 0x000000ac             s5 <= 9a034e40
     342  1.4 0x000000b0             fp <= e98bdbe0
     343  1.4 0x000000b4             fp <= c3f999a0
     344  1.4 0x000000b8             s3 <= da75a580
     345  1.4 0x000000bc             s6 <= ad857580
     346  1.4 0x000000c0             s6 <= 87f33340
     350  1.4 0x000000c4             s3 <= 5d8696c0
     351  1.4 0x000000c8             fp <= ad857580
     352  1.4 0x000000cc             fp <= 87f33340
     353  1.4 0x000000d0             fp <= 6260f100
     354  1.4 0x000000d4             s3 <= 3fe667c0
     355  1.4 0x000000d8             fp <= 4beccce0
     356  1.4 0x000000dc             fp <= 265a8aa0
     357  1.4 0x000000e0             fp <= 00c84860
     361  1.4 0x000000e4             s3 <= 3f2e2fa0
     362  1.4 0x000000e8             s4 <= 00000000
     366  1.4 0x000000ec             s1 <= e98bdbe0
     367  1.4 0x000000f0             s2 <= 25924240
     368  1.4 0x000000f4             s3 <= 3f2e2fa0
     369  1.4 0x000000f8             s4 <= 00000000
     371  1.4 0x000000fc             s1 <= e98bdbe0
     373  1.4 0x00000100             s2 <= da6dbdc0
     374  1.4 0x00000104             s3 <= 3f2e2fa0
     375  1.4 0x00000108             s5 <= 00000000
     376  1.4 0x0000010c             t0 <= 00000000
     379  1.4 0x00000110             s1 <= e98bdbe0
     380  1.4 0x00000114             s2 <= da6dbdc0
     381  1.4 0x00000118             s3 <= 3f2e2fa0
     382  1.4 0x0000011c             s5 <= 00000000
     383  1.4 0x00000120             t0 <= 00000000
     384  1.4 0x00000124             s1 <= e98bdbe0
     386  1.4 0x00000128             s2 <= 25924240
     387  1.4 0x0000012c             s3 <= 3f2e2fa0
     388  1.4 0x00000130             t1 <= 00000002
     389  1.4 0x00000134               
     390  1.4 0x00000048             fp <= 3766b800
     391  1.4 0x0000004c             s1 <= fd132800
     392  1.4 0x00000050             s2 <= 00000000
     393  1.4 0x00000054             s3 <= 00000000
     394  1.4 0x00000058             s4 <= 00000000
     395  1.4 0x0000005c             s5 <= f8560000
     396  1.4 0x00000060             fp <= 3479e000
     400  1.4 0x00000064             s2 <= cb862000
     401  1.4 0x00000068             s3 <= 3479e000
     402  1.4 0x0000006c             s4 <= 3479e000
     403  1.4 0x00000070             s5 <= c3dc2000
     404  1.4 0x00000074             fp <= 318d0800
     405  1.4 0x00000078             s2 <= 6606e800
     406  1.4 0x0000007c             s3 <= 05f4e800
     408  1.4 0x00000080             s4 <= 6606e800
     409  1.4 0x00000084             s5 <= 6db0e800
     410  1.4 0x00000088             fp <= 00000000
     414  1.4 0x0000008c             s2 <= 6606e800
     415  1.4 0x00000090             s3 <= 05f4e800
     416  1.4 0x00000094             s4 <= 6606e800
     417  1.4 0x00000098             s5 <= 6db0e800
     418  1.4 0x0000009c             fp <= 00000000
     420  1.4 0x000000a0             s2 <= 99f91800
     422  1.4 0x000000a4             s3 <= 05f4e800
     423  1.4 0x000000a8             s4 <= 6606e800
     424  1.4 0x000000ac             s5 <= 924f1800
     425  1.4 0x000000b0             fp <= fd132800
     426  1.4 0x000000b4             fp <= 631a1000
     427  1.4 0x000000b8             s3 <= 66eef800
     428  1.4 0x000000bc             s6 <= 602d3800
     429  1.4 0x000000c0             s6 <= c6342000
     433  1.4 0x000000c4             s3 <= a0dad800
     434  1.4 0x000000c8             fp <= 602d3800
     435  1.4 0x000000cc             fp <= c6342000
     436  1.4 0x000000d0             fp <= 2c3b0800
     437  1.4 0x000000d4             s3 <= 8ce1d000
     438  1.4 0x000000d8             fp <= 294e3000
     439  1.4 0x000000dc             fp <= 8f551800
     440  1.4 0x000000e0             fp <= f55c0000
     444  1.4 0x000000e4             s3 <= 79bdd000
     445  1.4 0x000000e8             s4 <= 00000000
     449  1.4 0x000000ec             s1 <= fd132800
     450  1.4 0x000000f0             s2 <= 99f91800
     451  1.4 0x000000f4             s3 <= 79bdd000
     452  1.4 0x000000f8             s4 <= 00000000
     454  1.4 0x000000fc             s1 <= fd132800
     456  1.4 0x00000100             s2 <= 6606e800
     457  1.4 0x00000104             s3 <= 79bdd000
     458  1.4 0x00000108             s5 <= 00000000
     459  1.4 0x0000010c             t0 <= 00000000
     462  1.4 0x00000110             s1 <= fd132800
     463  1.4 0x00000114             s2 <= 6606e800
     464  1.4 0x00000118             s3 <= 79bdd000
     465  1.4 0x0000011c             s5 <= 00000000
     466  1.4 0x00000120             t0 <= 00000000
     467  1.4 0x00000124             s1 <= fd132800
     469  1.4 0x00000128             s2 <= 99f91800
     470  1.4 0x0000012c             s3 <= 79bdd000
     471  1.4 0x00000130             t1 <= 00000003
     472  1.4 0x00000134               
     473  1.4 0x00000048             fp <= b3c00000
     474  1.4 0x0000004c             s1 <= 1b800000
     475  1.4 0x00000050             s2 <= 00000000
     476  1.4 0x00000054             s3 <= 00000000
     477  1.4 0x00000058             s4 <= 00000000
     478  1.4 0x0000005c             s5 <= 00000000
     479  1.4 0x00000060             fp <= cf400000
     483  1.4 0x00000064             s2 <= 30c00000
     484  1.4 0x00000068             s3 <= cf400000
     485  1.4 0x0000006c             s4 <= cf400000
     486  1.4 0x00000070             s5 <= 30c00000
     487  1.4 0x00000074             fp <= eac00000
     488  1.4 0x00000078             s2 <= ba000000
     489  1.4 0x0000007c             s3 <= 25800000
     491  1.4 0x00000080             s4 <= ba000000
     492  1.4 0x00000084             s5 <= ba000000
     493  1.4 0x00000088             fp <= 00000000
     497  1.4 0x0000008c             s2 <= ba000000
     498  1.4 0x00000090             s3 <= 25800000
     499  1.4 0x00000094             s4 <= ba000000
     500  1.4 0x00000098             s5 <= ba000000
     501  1.4 0x0000009c             fp <= 00000000
     503  1.4 0x000000a0             s2 <= 46000000
     505  1.4 0x000000a4             s3 <= 25800000
     506  1.4 0x000000a8             s4 <= ba000000
     507  1.4 0x000000ac             s5 <= 46000000
     508  1.4 0x000000b0             fp <= 1b800000
     509  1.4 0x000000b4             fp <= d5800000
     510  1.4 0x000000b8             s3 <= f0000000
     511  1.4 0x000000bc             s6 <= f1000000
     512  1.4 0x000000c0             s6 <= ab000000
     516  1.4 0x000000c4             s3 <= 5b000000
     517  1.4 0x000000c8             fp <= f1000000
     518  1.4 0x000000cc             fp <= ab000000
     519  1.4 0x000000d0             fp <= 65000000
     520  1.4 0x000000d4             s3 <= 3e000000
     521  1.4 0x000000d8             fp <= 80800000
     522  1.4 0x000000dc             fp <= 3a800000
     523  1.4 0x000000e0             fp <= f4800000
     527  1.4 0x000000e4             s3 <= ca800000
     528  1.4 0x000000e8             s4 <= 00000000
     532  1.4 0x000000ec             s1 <= 1b800000
     533  1.4 0x000000f0             s2 <= 46000000
     534  1.4 0x000000f4             s3 <= ca800000
     535  1.4 0x000000f8             s4 <= 00000000
     537  1.4 0x000000fc             s1 <= 1b800000
     539  1.4 0x00000100             s2 <= ba000000
     540  1.4 0x00000104             s3 <= ca800000
     541  1.4 0x00000108             s5 <= 00000000
     542  1.4 0x0000010c             t0 <= 00000000
     545  1.4 0x00000110             s1 <= 1b800000
     546  1.4 0x00000114             s2 <= ba000000
     547  1.4 0x00000118             s3 <= ca800000
     548  1.4 0x0000011c             s5 <= 00000000
     549  1.4 0x00000120             t0 <= 00000000
     550  1.4 0x00000124             s1 <= 1b800000
     552  1.4 0x00000128             s2 <= 46000000
     553  1.4 0x0000012c             s3 <= ca800000
     554  1.4 0x00000130             t1 <= 00000004
     555  1.4 0x00000134               
     556  1.4 0x00000048             fp <= 00000000
     557  1.4 0x0000004c             s1 <= 00000000
     558  1.4 0x00000050             s2 <= 00000000
     559  1.4 0x00000054             s3 <= 00000000
     560  1.4 0x00000058             s4 <= 00000000
     561  1.4 0x0000005c             s5 <= 00000000
     562  1.4 0x00000060             fp <= 00000000
     566  1.4 0x00000064             s2 <= 00000000
     567  1.4 0x00000068             s3 <= 00000000
     568  1.4 0x0000006c             s4 <= 00000000
     569  1.4 0x00000070             s5 <= 00000000
     570  1.4 0x00000074             fp <= 00000000
     571  1.4 0x00000078             s2 <= 00000000
     572  1.4 0x0000007c             s3 <= 00000000
     574  1.4 0x00000080             s4 <= 00000000
     575  1.4 0x00000084             s5 <= 00000000
     576  1.4 0x00000088             fp <= 00000000
     580  1.4 0x0000008c             s2 <= 00000000
     581  1.4 0x00000090             s3 <= 00000000
     582  1.4 0x00000094             s4 <= 00000000
     583  1.4 0x00000098             s5 <= 00000000
     584  1.4 0x0000009c             fp <= 00000000
     586  1.4 0x000000a0             s2 <= 00000000
     588  1.4 0x000000a4             s3 <= 00000000
     589  1.4 0x000000a8             s4 <= 00000000
     590  1.4 0x000000ac             s5 <= 00000000
     591  1.4 0x000000b0             fp <= 00000000
     592  1.4 0x000000b4             fp <= 00000000
     593  1.4 0x000000b8             s3 <= 00000000
     594  1.4 0x000000bc             s6 <= 00000000
     595  1.4 0x000000c0             s6 <= 00000000
     599  1.4 0x000000c4             s3 <= 00000000
     600  1.4 0x000000c8             fp <= 00000000
     601  1.4 0x000000cc             fp <= 00000000
     602  1.4 0x000000d0             fp <= 00000000
     603  1.4 0x000000d4             s3 <= 00000000
     604  1.4 0x000000d8             fp <= 00000000
     605  1.4 0x000000dc             fp <= 00000000
     606  1.4 0x000000e0             fp <= 00000000
     610  1.4 0x000000e4             s3 <= 00000000
     611  1.4 0x000000e8             s4 <= 00000000
     615  1.4 0x000000ec             s1 <= 00000000
     616  1.4 0x000000f0             s2 <= 00000000
     617  1.4 0x000000f4             s3 <= 00000000
     618  1.4 0x000000f8             s4 <= 00000000
     620  1.4 0x000000fc             s1 <= 00000000
     622  1.4 0x00000100             s2 <= 00000000
     623  1.4 0x00000104             s3 <= 00000000
     624  1.4 0x00000108             s5 <= 00000000
     625  1.4 0x0000010c             t0 <= 00000000
     628  1.4 0x00000110             s1 <= 00000000
     629  1.4 0x00000114             s2 <= 00000000
     630  1.4 0x00000118             s3 <= 00000000
     631  1.4 0x0000011c             s5 <= 00000000
     632  1.4 0x00000120             t0 <= 00000000
     633  1.4 0x00000124             s1 <= 00000000
     635  1.4 0x00000128             s2 <= 00000000
     636  1.4 0x0000012c             s3 <= 00000000
     637  1.4 0x00000130             t1 <= 00000005
     638  1.4 0x00000134               
     639  1.4 0x00000048             fp <= 00000000
     640  1.4 0x0000004c             s1 <= 00000000
     641  1.4 0x00000050             s2 <= 00000000
     642  1.4 0x00000054             s3 <= 00000000
     643  1.4 0x00000058             s4 <= 00000000
     644  1.4 0x0000005c             s5 <= 00000000
     645  1.4 0x00000060             fp <= 00000000
     649  1.4 0x00000064             s2 <= 00000000
     650  1.4 0x00000068             s3 <= 00000000
     651  1.4 0x0000006c             s4 <= 00000000
     652  1.4 0x00000070             s5 <= 00000000
     653  1.4 0x00000074             fp <= 00000000
     654  1.4 0x00000078             s2 <= 00000000
     655  1.4 0x0000007c             s3 <= 00000000
     657  1.4 0x00000080             s4 <= 00000000
     658  1.4 0x00000084             s5 <= 00000000
     659  1.4 0x00000088             fp <= 00000000
     663  1.4 0x0000008c             s2 <= 00000000
     664  1.4 0x00000090             s3 <= 00000000
     665  1.4 0x00000094             s4 <= 00000000
     666  1.4 0x00000098             s5 <= 00000000
     667  1.4 0x0000009c             fp <= 00000000
     669  1.4 0x000000a0             s2 <= 00000000
     671  1.4 0x000000a4             s3 <= 00000000
     672  1.4 0x000000a8             s4 <= 00000000
     673  1.4 0x000000ac             s5 <= 00000000
     674  1.4 0x000000b0             fp <= 00000000
     675  1.4 0x000000b4             fp <= 00000000
     676  1.4 0x000000b8             s3 <= 00000000
     677  1.4 0x000000bc             s6 <= 00000000
     678  1.4 0x000000c0             s6 <= 00000000
     682  1.4 0x000000c4             s3 <= 00000000
     683  1.4 0x000000c8             fp <= 00000000
     684  1.4 0x000000cc             fp <= 00000000
     685  1.4 0x000000d0             fp <= 00000000
     686  1.4 0x000000d4             s3 <= 00000000
     687  1.4 0x000000d8             fp <= 00000000
     688  1.4 0x000000dc             fp <= 00000000
     689  1.4 0x000000e0             fp <= 00000000
     693  1.4 0x000000e4             s3 <= 00000000
     694  1.4 0x000000e8             s4 <= 00000000
     698  1.4 0x000000ec             s1 <= 00000000
     699  1.4 0x000000f0             s2 <= 00000000
     700  1.4 0x000000f4             s3 <= 00000000
     701  1.4 0x000000f8             s4 <= 00000000
     703  1.4 0x000000fc             s1 <= 00000000
     705  1.4 0x00000100             s2 <= 00000000
     706  1.4 0x00000104             s3 <= 00000000
     707  1.4 0x00000108             s5 <= 00000000
     708  1.4 0x0000010c             t0 <= 00000000
     711  1.4 0x00000110             s1 <= 00000000
     712  1.4 0x00000114             s2 <= 00000000
     713  1.4 0x00000118             s3 <= 00000000
     714  1.4 0x0000011c             s5 <= 00000000
     715  1.4 0x00000120             t0 <= 00000000
     716  1.4 0x00000124             s1 <= 00000000
     718  1.4 0x00000128             s2 <= 00000000
     719  1.4 0x0000012c             s3 <= 00000000
     720  1.4 0x00000130             t1 <= 00000006
     721  1.4 0x00000134               
     722  1.4 0x00000048             fp <= 00000000
     723  1.4 0x0000004c             s1 <= 00000000
     724  1.4 0x00000050             s2 <= 00000000
     725  1.4 0x00000054             s3 <= 00000000
     726  1.4 0x00000058             s4 <= 00000000
     727  1.4 0x0000005c             s5 <= 00000000
     728  1.3 0x00000060             fp <= 00000000
     732  1.4 0x00000064             s2 <= 00000000
     733  1.4 0x00000068             s3 <= 00000000
     734  1.4 0x0000006c             s4 <= 00000000
     735  1.4 0x00000070             s5 <= 00000000
     736  1.4 0x00000074             fp <= 00000000
     737  1.4 0x00000078             s2 <= 00000000
     738  1.4 0x0000007c             s3 <= 00000000
     740  1.4 0x00000080             s4 <= 00000000
     741  1.4 0x00000084             s5 <= 00000000
     742  1.3 0x00000088             fp <= 00000000
     746  1.4 0x0000008c             s2 <= 00000000
     747  1.4 0x00000090             s3 <= 00000000
     748  1.4 0x00000094             s4 <= 00000000
     749  1.4 0x00000098             s5 <= 00000000
     750  1.4 0x0000009c             fp <= 00000000
     752  1.4 0x000000a0             s2 <= 00000000
     754  1.4 0x000000a4             s3 <= 00000000
     755  1.4 0x000000a8             s4 <= 00000000
     756  1.4 0x000000ac             s5 <= 00000000
     757  1.4 0x000000b0             fp <= 00000000
     758  1.4 0x000000b4             fp <= 00000000
     759  1.4 0x000000b8             s3 <= 00000000
     760  1.3 0x000000bc             s6 <= 00000000
     761  1.3 0x000000c0             s6 <= 00000000
     765  1.4 0x000000c4             s3 <= 00000000
     766  1.4 0x000000c8             fp <= 00000000
     767  1.4 0x000000cc             fp <= 00000000
     768  1.4 0x000000d0             fp <= 00000000
     769  1.4 0x000000d4             s3 <= 00000000
     770  1.3 0x000000d8             fp <= 00000000
     771  1.3 0x000000dc             fp <= 00000000
     772  1.3 0x000000e0             fp <= 00000000
     776  1.4 0x000000e4             s3 <= 00000000
     777  1.4 0x000000e8             s4 <= 00000000
     781  1.4 0x000000ec             s1 <= 00000000
     782  1.4 0x000000f0             s2 <= 00000000
     783  1.4 0x000000f4             s3 <= 00000000
     784  1.4 0x000000f8             s4 <= 00000000
     786  1.4 0x000000fc             s1 <= 00000000
     788  1.4 0x00000100             s2 <= 00000000
     789  1.4 0x00000104             s3 <= 00000000
     790  1.4 0x00000108             s5 <= 00000000
     791  1.4 0x0000010c             t0 <= 00000000
     794  1.4 0x00000110             s1 <= 00000000
     795  1.4 0x00000114             s2 <= 00000000
     796  1.4 0x00000118             s3 <= 00000000
     797  1.4 0x0000011c             s5 <= 00000000
     798  1.4 0x00000120             t0 <= 00000000
     799  1.4 0x00000124             s1 <= 00000000
     801  1.4 0x00000128             s2 <= 00000000
     802  1.4 0x0000012c             s3 <= 00000000
     803  1.4 0x00000130             t1 <= 00000007
     804  1.4 0x00000134               
     805  1.4 0x00000048             fp <= 00000000
     806  1.4 0x0000004c             s1 <= 00000000
     807  1.4 0x00000050             s2 <= 00000000
     808  1.4 0x00000054             s3 <= 00000000
     809  1.3 0x00000058             s4 <= 00000000
     810  1.3 0x0000005c             s5 <= 00000000
     811  1.3 0x00000060             fp <= 00000000
     815  1.4 0x00000064             s2 <= 00000000
     816  1.4 0x00000068             s3 <= 00000000
     817  1.4 0x0000006c             s4 <= 00000000
     818  1.4 0x00000070             s5 <= 00000000
     819  1.3 0x00000074             fp <= 00000000
     820  1.3 0x00000078             s2 <= 00000000
     821  1.3 0x0000007c             s3 <= 00000000
     823  1.3 0x00000080             s4 <= 00000000
     824  1.3 0x00000084             s5 <= 00000000
     825  1.3 0x00000088             fp <= 00000000
     829  1.4 0x0000008c             s2 <= 00000000
     830  1.4 0x00000090             s3 <= 00000000
     831  1.4 0x00000094             s4 <= 00000000
     832  1.4 0x00000098             s5 <= 00000000
     833  1.3 0x0000009c             fp <= 00000000
     835  1.4 0x000000a0             s2 <= 00000000
     837  1.4 0x000000a4             s3 <= 00000000
     838  1.4 0x000000a8             s4 <= 00000000
     839  1.4 0x000000ac             s5 <= 00000000
     840  1.3 0x000000b0             fp <= 00000000
     841  1.3 0x000000b4             fp <= 00000000
     842  1.3 0x000000b8             s3 <= 00000000
     843  1.3 0x000000bc             s6 <= 00000000
     844  1.3 0x000000c0             s6 <= 00000000
     848  1.4 0x000000c4             s3 <= 00000000
     849  1.4 0x000000c8             fp <= 00000000
     850  1.4 0x000000cc             fp <= 00000000
     851  1.3 0x000000d0             fp <= 00000000
     852  1.3 0x000000d4             s3 <= 00000000
     853  1.3 0x000000d8             fp <= 00000000
     854  1.3 0x000000dc             fp <= 00000000
     855  1.3 0x000000e0             fp <= 00000000
     859  1.4 0x000000e4             s3 <= 00000000
     860  1.4 0x000000e8             s4 <= 00000000
     864  1.4 0x000000ec             s1 <= 00000000
     865  1.4 0x000000f0             s2 <= 00000000
     866  1.4 0x000000f4             s3 <= 00000000
     867  1.4 0x000000f8             s4 <= 00000000
     869  1.4 0x000000fc             s1 <= 00000000
     871  1.4 0x00000100             s2 <= 00000000
     872  1.4 0x00000104             s3 <= 00000000
     873  1.4 0x00000108             s5 <= 00000000
     874  1.4 0x0000010c             t0 <= 00000000
     877  1.4 0x00000110             s1 <= 00000000
     878  1.4 0x00000114             s2 <= 00000000
     879  1.4 0x00000118             s3 <= 00000000
     880  1.4 0x0000011c             s5 <= 00000000
     881  1.4 0x00000120             t0 <= 00000000
     882  1.4 0x00000124             s1 <= 00000000
     884  1.4 0x00000128             s2 <= 00000000
     885  1.4 0x0000012c             s3 <= 00000000
     886  1.4 0x00000130             t1 <= 00000008
     887  1.4 0x00000134               
     888  1.4 0x00000048             fp <= 00000000
     889  1.3 0x0000004c             s1 <= 00000000
     890  1.3 0x00000050             s2 <= 00000000
     891  1.3 0x00000054             s3 <= 00000000
     892  1.3 0x00000058             s4 <= 00000000
     893  1.3 0x0000005c             s5 <= 00000000
     894  1.3 0x00000060             fp <= 00000000
     898  1.4 0x00000064             s2 <= 00000000
     899  1.4 0x00000068             s3 <= 00000000
     900  1.3 0x0000006c             s4 <= 00000000
     901  1.3 0x00000070             s5 <= 00000000
     902  1.3 0x00000074             fp <= 00000000
     903  1.3 0x00000078             s2 <= 00000000
     904  1.3 0x0000007c             s3 <= 00000000
     906  1.3 0x00000080             s4 <= 00000000
     907  1.3 0x00000084             s5 <= 00000000
     908  1.3 0x00000088             fp <= 00000000
     912  1.4 0x0000008c             s2 <= 00000000
     913  1.4 0x00000090             s3 <= 00000000
     914  1.3 0x00000094             s4 <= 00000000
     915  1.3 0x00000098             s5 <= 00000000
     916  1.3 0x0000009c             fp <= 00000000
     918  1.3 0x000000a0             s2 <= 00000000
     920  1.4 0x000000a4             s3 <= 00000000
     921  1.3 0x000000a8             s4 <= 00000000
     922  1.3 0x000000ac             s5 <= 00000000
     923  1.3 0x000000b0             fp <= 00000000
     924  1.3 0x000000b4             fp <= 00000000
     925  1.3 0x000000b8             s3 <= 00000000
     926  1.3 0x000000bc             s6 <= 00000000
     927  1.3 0x000000c0             s6 <= 00000000
     931  1.3 0x000000c4             s3 <= 00000000
     932  1.3 0x000000c8             fp <= 00000000
     933  1.3 0x000000cc             fp <= 00000000
     934  1.3 0x000000d0             fp <= 00000000
     935  1.3 0x000000d4             s3 <= 00000000
     936  1.3 0x000000d8             fp <= 00000000
     937  1.3 0x000000dc             fp <= 00000000
     938  1.3 0x000000e0             fp <= 00000000
     942  1.3 0x000000e4             s3 <= 00000000
     943  1.3 0x000000e8             s4 <= 00000000
     947  1.4 0x000000ec             s1 <= 00000000
     948  1.4 0x000000f0             s2 <= 00000000
     949  1.4 0x000000f4             s3 <= 00000000
     950  1.4 0x000000f8             s4 <= 00000000
     952  1.4 0x000000fc             s1 <= 00000000
     954  1.4 0x00000100             s2 <= 00000000
     955  1.4 0x00000104             s3 <= 00000000
     956  1.4 0x00000108             s5 <= 00000000
     957  1.4 0x0000010c             t0 <= 00000000
     960  1.4 0x00000110             s1 <= 00000000
     961  1.4 0x00000114             s2 <= 00000000
     962  1.4 0x00000118             s3 <= 00000000
     963  1.4 0x0000011c             s5 <= 00000000
     964  1.4 0x00000120             t0 <= 00000000
     965  1.4 0x00000124             s1 <= 00000000
     967  1.4 0x00000128             s2 <= 00000000
     968  1.4 0x0000012c             s3 <= 00000000
     969  1.4 0x00000130             t1 <= 00000009
     970  1.3 0x00000134               
     971  1.3 0x00000048             fp <= 00000000
     972  1.3 0x0000004c             s1 <= 00000000
     973  1.3 0x00000050             s2 <= 00000000
     974  1.3 0x00000054             s3 <= 00000000
     975  1.3 0x00000058             s4 <= 00000000
     976  1.3 0x0000005c             s5 <= 00000000
     977  1.3 0x00000060             fp <= 00000000
     981  1.3 0x00000064             s2 <= 00000000
     982  1.3 0x00000068             s3 <= 00000000
     983  1.3 0x0000006c             s4 <= 00000000
     984  1.3 0x00000070             s5 <= 00000000
     985  1.3 0x00000074             fp <= 00000000
     986  1.3 0x00000078             s2 <= 00000000
     987  1.3 0x0000007c             s3 <= 00000000
     989  1.3 0x00000080             s4 <= 00000000
     990  1.3 0x00000084             s5 <= 00000000
     991  1.3 0x00000088             fp <= 00000000
     995  1.3 0x0000008c             s2 <= 00000000
     996  1.3 0x00000090             s3 <= 00000000
     997  1.3 0x00000094             s4 <= 00000000
     998  1.3 0x00000098             s5 <= 00000000
     999  1.3 0x0000009c             fp <= 00000000
    1001  1.3 0x000000a0             s2 <= 00000000
    1003  1.3 0x000000a4             s3 <= 00000000
    1004  1.3 0x000000a8             s4 <= 00000000
    1005  1.3 0x000000ac             s5 <= 00000000
    1006  1.3 0x000000b0             fp <= 00000000
    1007  1.3 0x000000b4             fp <= 00000000
    1008  1.3 0x000000b8             s3 <= 00000000
    1009  1.3 0x000000bc             s6 <= 00000000
    1010  1.3 0x000000c0             s6 <= 00000000
    1014  1.3 0x000000c4             s3 <= 00000000
    1015  1.3 0x000000c8             fp <= 00000000
    1016  1.3 0x000000cc             fp <= 00000000
    1017  1.3 0x000000d0             fp <= 00000000
    1018  1.3 0x000000d4             s3 <= 00000000
    1019  1.3 0x000000d8             fp <= 00000000
    1020  1.3 0x000000dc             fp <= 00000000
    1021  1.3 0x000000e0             fp <= 00000000
    1025  1.3 0x000000e4             s3 <= 00000000
    1026  1.3 0x000000e8             s4 <= 00000000
    1030  1.4 0x000000ec             s1 <= 00000000
    1031  1.4 0x000000f0             s2 <= 00000000
    1032  1.4 0x000000f4             s3 <= 00000000
    1033  1.3 0x000000f8             s4 <= 00000000
    1035  1.4 0x000000fc             s1 <= 00000000
    1037  1.4 0x00000100             s2 <= 00000000
    1038  1.4 0x00000104             s3 <= 00000000
    1039  1.4 0x00000108             s5 <= 00000000
    1040  1.3 0x0000010c             t0 <= 00000000
    1043  1.4 0x00000110             s1 <= 00000000
    1044  1.4 0x00000114             s2 <= 00000000
    1045  1.4 0x00000118             s3 <= 00000000
    1046  1.4 0x0000011c             s5 <= 00000000
    1047  1.3 0x00000120             t0 <= 00000000
    1048  1.3 0x00000124             s1 <= 00000000
    1050  1.3 0x00000128             s2 <= 00000000
    1051  1.3 0x0000012c             s3 <= 00000000
    1052  1.3 0x00000130             t1 <= 0000000a
    1053  1.3 0x00000134               
    1058  1.4 0x00000138             sp <= 00002ffc
    1059  1.4 0x0000013c               
    1064  1.4 0x00000010               
$finish called at time : 21241999 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 9435.113 ; gain = 0.000 ; free physical = 3905 ; free virtual = 19239
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 9435.113 ; gain = 0.000 ; free physical = 3905 ; free virtual = 19239
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 9435.113 ; gain = 0.000 ; free physical = 3905 ; free virtual = 19239
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 9443.117 ; gain = 0.000 ; free physical = 3970 ; free virtual = 19307
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     210  2.2 0x00000020               mem[00000fd4] <= 00000000
     211  2.1 0x00000024             a1 <= 0000000a
     212  2.0 0x00000028             t1 <= 00000000
     213  1.9 0x0000002c             fp <= 000004d2
     214  1.8 0x00000030             s1 <= 00000224
     215  1.7 0x00000034             s2 <= 00001000
     216  1.7 0x00000038             s2 <= 00000911
     217  1.6 0x0000003c             s3 <= 000003b4
     218  1.6 0x00000040             s4 <= 00000306
     219  1.6 0x00000044             s5 <= 000001b0
     220  1.5 0x00000048             fp <= 00136864
     221  1.5 0x0000004c             s1 <= 002192f4
     222  1.5 0x00000050             s2 <= 000b3238
     223  1.4 0x00000054             s3 <= 00051a20
     224  1.4 0x00000058             s4 <= 00000000
     225  1.4 0x0000005c             s5 <= 00000000
     226  1.4 0x00000060             fp <= 0034fb58
     230  1.5 0x00000064             s2 <= ffd636e0
     231  1.5 0x00000068             s3 <= 0031e178
     232  1.4 0x0000006c             s4 <= 0034fb58
     233  1.4 0x00000070             s5 <= ffcb04a8
     234  1.4 0x00000074             fp <= 00568e4c
     235  1.4 0x00000078             s2 <= 0080576c
     236  1.4 0x0000007c             s3 <= 00676f34
     238  1.4 0x00000080             s4 <= 008b89a4
     239  1.4 0x00000084             s5 <= 008b89a4
     240  1.4 0x00000088             fp <= 00000000
     244  1.4 0x0000008c             s2 <= 0080576c
     245  1.4 0x00000090             s3 <= 00676f34
     246  1.4 0x00000094             s4 <= 008b89a4
     247  1.4 0x00000098             s5 <= 008b89a4
     248  1.4 0x0000009c             fp <= 00000000
     250  1.4 0x000000a0             s2 <= ff7fa894
     252  1.4 0x000000a4             s3 <= 00676f34
     253  1.4 0x000000a8             s4 <= 008b89a4
     254  1.4 0x000000ac             s5 <= ff74765c
     255  1.4 0x000000b0             fp <= 002192f4
     256  1.4 0x000000b4             fp <= 00a1ea60
     257  1.4 0x000000b8             s3 <= 00c68554
     258  1.4 0x000000bc             s6 <= 00c37d54
     259  1.3 0x000000c0             s6 <= 0143d4c0
     263  1.4 0x000000c4             s3 <= 01855194
     264  1.4 0x000000c8             fp <= 00c37d54
     265  1.4 0x000000cc             fp <= 0143d4c0
     266  1.4 0x000000d0             fp <= 01cf5e64
     267  1.4 0x000000d4             s3 <= 004a0ff0
     268  1.4 0x000000d8             fp <= 01f0f158
     269  1.3 0x000000dc             fp <= 027148c4
     270  1.3 0x000000e0             fp <= 02fcd268
     274  1.4 0x000000e4             s3 <= 02b6dd98
     275  1.4 0x000000e8             s4 <= 00000000
     279  1.4 0x000000ec             s1 <= 002192f4
     280  1.4 0x000000f0             s2 <= ff7fa894
     281  1.4 0x000000f4             s3 <= 02b6dd98
     282  1.4 0x000000f8             s4 <= 00000000
     284  1.4 0x000000fc             s1 <= 002192f4
     286  1.4 0x00000100             s2 <= 0080576c
     287  1.4 0x00000104             s3 <= 02b6dd98
     288  1.4 0x00000108             s5 <= 00000000
     289  1.4 0x0000010c             t0 <= 00000000
     292  1.4 0x00000110             s1 <= 002192f4
     293  1.4 0x00000114             s2 <= 0080576c
     294  1.4 0x00000118             s3 <= 02b6dd98
     295  1.4 0x0000011c             s5 <= 00000000
     296  1.4 0x00000120             t0 <= 00000000
     297  1.4 0x00000124             s1 <= 002192f4
     299  1.4 0x00000128             s2 <= ff7fa894
     300  1.4 0x0000012c             s3 <= 02b6dd98
     301  1.4 0x00000130             t1 <= 00000001
     302  1.4 0x00000134               
     307  1.4 0x00000048             fp <= 0ee51510
     308  1.4 0x0000004c             s1 <= e98bdbe0
     309  1.4 0x00000050             s2 <= 00000000
     310  1.4 0x00000054             s3 <= 00000000
     311  1.4 0x00000058             s4 <= 00000000
     312  1.4 0x0000005c             s5 <= 74710c00
     313  1.4 0x00000060             fp <= f870f0f0
     317  1.4 0x00000064             s2 <= 078f0f10
     318  1.4 0x00000068             s3 <= f870f0f0
     319  1.4 0x0000006c             s4 <= f870f0f0
     320  1.4 0x00000070             s5 <= 7c001b10
     321  1.4 0x00000074             fp <= e1fcccd0
     322  1.4 0x00000078             s2 <= da6dbdc0
     323  1.4 0x0000007c             s3 <= 198c3c20
     325  1.4 0x00000080             s4 <= da6dbdc0
     326  1.4 0x00000084             s5 <= 65fcb1c0
     327  1.4 0x00000088             fp <= 00000000
     331  1.4 0x0000008c             s2 <= da6dbdc0
     332  1.4 0x00000090             s3 <= 198c3c20
     333  1.4 0x00000094             s4 <= da6dbdc0
     334  1.4 0x00000098             s5 <= 65fcb1c0
     335  1.4 0x0000009c             fp <= 00000000
     337  1.4 0x000000a0             s2 <= 25924240
     339  1.4 0x000000a4             s3 <= 198c3c20
     340  1.4 0x000000a8             s4 <= da6dbdc0
     341  1.4 0x000000ac             s5 <= 9a034e40
     342  1.4 0x000000b0             fp <= e98bdbe0
     343  1.4 0x000000b4             fp <= c3f999a0
     344  1.4 0x000000b8             s3 <= da75a580
     345  1.4 0x000000bc             s6 <= ad857580
     346  1.4 0x000000c0             s6 <= 87f33340
     350  1.4 0x000000c4             s3 <= 5d8696c0
     351  1.4 0x000000c8             fp <= ad857580
     352  1.4 0x000000cc             fp <= 87f33340
     353  1.4 0x000000d0             fp <= 6260f100
     354  1.4 0x000000d4             s3 <= 3fe667c0
     355  1.4 0x000000d8             fp <= 4beccce0
     356  1.4 0x000000dc             fp <= 265a8aa0
     357  1.4 0x000000e0             fp <= 00c84860
     361  1.4 0x000000e4             s3 <= 3f2e2fa0
     362  1.4 0x000000e8             s4 <= 00000000
     366  1.4 0x000000ec             s1 <= e98bdbe0
     367  1.4 0x000000f0             s2 <= 25924240
     368  1.4 0x000000f4             s3 <= 3f2e2fa0
     369  1.4 0x000000f8             s4 <= 00000000
     371  1.4 0x000000fc             s1 <= e98bdbe0
     373  1.4 0x00000100             s2 <= da6dbdc0
     374  1.4 0x00000104             s3 <= 3f2e2fa0
     375  1.4 0x00000108             s5 <= 00000000
     376  1.4 0x0000010c             t0 <= 00000000
     379  1.4 0x00000110             s1 <= e98bdbe0
     380  1.4 0x00000114             s2 <= da6dbdc0
     381  1.4 0x00000118             s3 <= 3f2e2fa0
     382  1.4 0x0000011c             s5 <= 00000000
     383  1.4 0x00000120             t0 <= 00000000
     384  1.4 0x00000124             s1 <= e98bdbe0
     386  1.4 0x00000128             s2 <= 25924240
     387  1.4 0x0000012c             s3 <= 3f2e2fa0
     388  1.4 0x00000130             t1 <= 00000002
     389  1.4 0x00000134               
     390  1.4 0x00000048             fp <= 3766b800
     391  1.4 0x0000004c             s1 <= fd132800
     392  1.4 0x00000050             s2 <= 00000000
     393  1.4 0x00000054             s3 <= 00000000
     394  1.4 0x00000058             s4 <= 00000000
     395  1.4 0x0000005c             s5 <= f8560000
     396  1.4 0x00000060             fp <= 3479e000
     400  1.4 0x00000064             s2 <= cb862000
     401  1.4 0x00000068             s3 <= 3479e000
     402  1.4 0x0000006c             s4 <= 3479e000
     403  1.4 0x00000070             s5 <= c3dc2000
     404  1.4 0x00000074             fp <= 318d0800
     405  1.4 0x00000078             s2 <= 6606e800
     406  1.4 0x0000007c             s3 <= 05f4e800
     408  1.4 0x00000080             s4 <= 6606e800
     409  1.4 0x00000084             s5 <= 6db0e800
     410  1.4 0x00000088             fp <= 00000000
     414  1.4 0x0000008c             s2 <= 6606e800
     415  1.4 0x00000090             s3 <= 05f4e800
     416  1.4 0x00000094             s4 <= 6606e800
     417  1.4 0x00000098             s5 <= 6db0e800
     418  1.4 0x0000009c             fp <= 00000000
     420  1.4 0x000000a0             s2 <= 99f91800
     422  1.4 0x000000a4             s3 <= 05f4e800
     423  1.4 0x000000a8             s4 <= 6606e800
     424  1.4 0x000000ac             s5 <= 924f1800
     425  1.4 0x000000b0             fp <= fd132800
     426  1.4 0x000000b4             fp <= 631a1000
     427  1.4 0x000000b8             s3 <= 66eef800
     428  1.4 0x000000bc             s6 <= 602d3800
     429  1.4 0x000000c0             s6 <= c6342000
     433  1.4 0x000000c4             s3 <= a0dad800
     434  1.4 0x000000c8             fp <= 602d3800
     435  1.4 0x000000cc             fp <= c6342000
     436  1.4 0x000000d0             fp <= 2c3b0800
     437  1.4 0x000000d4             s3 <= 8ce1d000
     438  1.4 0x000000d8             fp <= 294e3000
     439  1.4 0x000000dc             fp <= 8f551800
     440  1.4 0x000000e0             fp <= f55c0000
     444  1.4 0x000000e4             s3 <= 79bdd000
     445  1.4 0x000000e8             s4 <= 00000000
     449  1.4 0x000000ec             s1 <= fd132800
     450  1.4 0x000000f0             s2 <= 99f91800
     451  1.4 0x000000f4             s3 <= 79bdd000
     452  1.4 0x000000f8             s4 <= 00000000
     454  1.4 0x000000fc             s1 <= fd132800
     456  1.4 0x00000100             s2 <= 6606e800
     457  1.4 0x00000104             s3 <= 79bdd000
     458  1.4 0x00000108             s5 <= 00000000
     459  1.4 0x0000010c             t0 <= 00000000
     462  1.4 0x00000110             s1 <= fd132800
     463  1.4 0x00000114             s2 <= 6606e800
     464  1.4 0x00000118             s3 <= 79bdd000
     465  1.4 0x0000011c             s5 <= 00000000
     466  1.4 0x00000120             t0 <= 00000000
     467  1.4 0x00000124             s1 <= fd132800
     469  1.4 0x00000128             s2 <= 99f91800
     470  1.4 0x0000012c             s3 <= 79bdd000
     471  1.4 0x00000130             t1 <= 00000003
     472  1.4 0x00000134               
     473  1.4 0x00000048             fp <= b3c00000
     474  1.4 0x0000004c             s1 <= 1b800000
     475  1.4 0x00000050             s2 <= 00000000
     476  1.4 0x00000054             s3 <= 00000000
     477  1.4 0x00000058             s4 <= 00000000
     478  1.4 0x0000005c             s5 <= 00000000
     479  1.4 0x00000060             fp <= cf400000
     483  1.4 0x00000064             s2 <= 30c00000
     484  1.4 0x00000068             s3 <= cf400000
     485  1.4 0x0000006c             s4 <= cf400000
     486  1.4 0x00000070             s5 <= 30c00000
     487  1.4 0x00000074             fp <= eac00000
     488  1.4 0x00000078             s2 <= ba000000
     489  1.4 0x0000007c             s3 <= 25800000
     491  1.4 0x00000080             s4 <= ba000000
     492  1.4 0x00000084             s5 <= ba000000
     493  1.4 0x00000088             fp <= 00000000
     497  1.4 0x0000008c             s2 <= ba000000
     498  1.4 0x00000090             s3 <= 25800000
     499  1.4 0x00000094             s4 <= ba000000
     500  1.4 0x00000098             s5 <= ba000000
     501  1.4 0x0000009c             fp <= 00000000
     503  1.4 0x000000a0             s2 <= 46000000
     505  1.4 0x000000a4             s3 <= 25800000
     506  1.4 0x000000a8             s4 <= ba000000
     507  1.4 0x000000ac             s5 <= 46000000
     508  1.4 0x000000b0             fp <= 1b800000
     509  1.4 0x000000b4             fp <= d5800000
     510  1.4 0x000000b8             s3 <= f0000000
     511  1.4 0x000000bc             s6 <= f1000000
     512  1.4 0x000000c0             s6 <= ab000000
     516  1.4 0x000000c4             s3 <= 5b000000
     517  1.4 0x000000c8             fp <= f1000000
     518  1.4 0x000000cc             fp <= ab000000
     519  1.4 0x000000d0             fp <= 65000000
     520  1.4 0x000000d4             s3 <= 3e000000
     521  1.4 0x000000d8             fp <= 80800000
     522  1.4 0x000000dc             fp <= 3a800000
     523  1.4 0x000000e0             fp <= f4800000
     527  1.4 0x000000e4             s3 <= ca800000
     528  1.4 0x000000e8             s4 <= 00000000
     532  1.4 0x000000ec             s1 <= 1b800000
     533  1.4 0x000000f0             s2 <= 46000000
     534  1.4 0x000000f4             s3 <= ca800000
     535  1.4 0x000000f8             s4 <= 00000000
     537  1.4 0x000000fc             s1 <= 1b800000
     539  1.4 0x00000100             s2 <= ba000000
     540  1.4 0x00000104             s3 <= ca800000
     541  1.4 0x00000108             s5 <= 00000000
     542  1.4 0x0000010c             t0 <= 00000000
     545  1.4 0x00000110             s1 <= 1b800000
     546  1.4 0x00000114             s2 <= ba000000
     547  1.4 0x00000118             s3 <= ca800000
     548  1.4 0x0000011c             s5 <= 00000000
     549  1.4 0x00000120             t0 <= 00000000
     550  1.4 0x00000124             s1 <= 1b800000
     552  1.4 0x00000128             s2 <= 46000000
     553  1.4 0x0000012c             s3 <= ca800000
     554  1.4 0x00000130             t1 <= 00000004
     555  1.4 0x00000134               
     556  1.4 0x00000048             fp <= 00000000
     557  1.4 0x0000004c             s1 <= 00000000
     558  1.4 0x00000050             s2 <= 00000000
     559  1.4 0x00000054             s3 <= 00000000
     560  1.4 0x00000058             s4 <= 00000000
     561  1.4 0x0000005c             s5 <= 00000000
     562  1.4 0x00000060             fp <= 00000000
     566  1.4 0x00000064             s2 <= 00000000
     567  1.4 0x00000068             s3 <= 00000000
     568  1.4 0x0000006c             s4 <= 00000000
     569  1.4 0x00000070             s5 <= 00000000
     570  1.4 0x00000074             fp <= 00000000
     571  1.4 0x00000078             s2 <= 00000000
     572  1.4 0x0000007c             s3 <= 00000000
     574  1.4 0x00000080             s4 <= 00000000
     575  1.4 0x00000084             s5 <= 00000000
     576  1.4 0x00000088             fp <= 00000000
     580  1.4 0x0000008c             s2 <= 00000000
     581  1.4 0x00000090             s3 <= 00000000
     582  1.4 0x00000094             s4 <= 00000000
     583  1.4 0x00000098             s5 <= 00000000
     584  1.4 0x0000009c             fp <= 00000000
     586  1.4 0x000000a0             s2 <= 00000000
     588  1.4 0x000000a4             s3 <= 00000000
     589  1.4 0x000000a8             s4 <= 00000000
     590  1.4 0x000000ac             s5 <= 00000000
     591  1.4 0x000000b0             fp <= 00000000
     592  1.4 0x000000b4             fp <= 00000000
     593  1.4 0x000000b8             s3 <= 00000000
     594  1.4 0x000000bc             s6 <= 00000000
     595  1.4 0x000000c0             s6 <= 00000000
     599  1.4 0x000000c4             s3 <= 00000000
     600  1.4 0x000000c8             fp <= 00000000
     601  1.4 0x000000cc             fp <= 00000000
     602  1.4 0x000000d0             fp <= 00000000
     603  1.4 0x000000d4             s3 <= 00000000
     604  1.4 0x000000d8             fp <= 00000000
     605  1.4 0x000000dc             fp <= 00000000
     606  1.4 0x000000e0             fp <= 00000000
     610  1.4 0x000000e4             s3 <= 00000000
     611  1.4 0x000000e8             s4 <= 00000000
     615  1.4 0x000000ec             s1 <= 00000000
     616  1.4 0x000000f0             s2 <= 00000000
     617  1.4 0x000000f4             s3 <= 00000000
     618  1.4 0x000000f8             s4 <= 00000000
     620  1.4 0x000000fc             s1 <= 00000000
     622  1.4 0x00000100             s2 <= 00000000
     623  1.4 0x00000104             s3 <= 00000000
     624  1.4 0x00000108             s5 <= 00000000
     625  1.4 0x0000010c             t0 <= 00000000
     628  1.4 0x00000110             s1 <= 00000000
     629  1.4 0x00000114             s2 <= 00000000
     630  1.4 0x00000118             s3 <= 00000000
     631  1.4 0x0000011c             s5 <= 00000000
     632  1.4 0x00000120             t0 <= 00000000
     633  1.4 0x00000124             s1 <= 00000000
     635  1.4 0x00000128             s2 <= 00000000
     636  1.4 0x0000012c             s3 <= 00000000
     637  1.4 0x00000130             t1 <= 00000005
     638  1.4 0x00000134               
     639  1.4 0x00000048             fp <= 00000000
     640  1.4 0x0000004c             s1 <= 00000000
     641  1.4 0x00000050             s2 <= 00000000
     642  1.4 0x00000054             s3 <= 00000000
     643  1.4 0x00000058             s4 <= 00000000
     644  1.4 0x0000005c             s5 <= 00000000
     645  1.4 0x00000060             fp <= 00000000
     649  1.4 0x00000064             s2 <= 00000000
     650  1.4 0x00000068             s3 <= 00000000
     651  1.4 0x0000006c             s4 <= 00000000
     652  1.4 0x00000070             s5 <= 00000000
     653  1.4 0x00000074             fp <= 00000000
     654  1.4 0x00000078             s2 <= 00000000
     655  1.4 0x0000007c             s3 <= 00000000
     657  1.4 0x00000080             s4 <= 00000000
     658  1.4 0x00000084             s5 <= 00000000
     659  1.4 0x00000088             fp <= 00000000
     663  1.4 0x0000008c             s2 <= 00000000
     664  1.4 0x00000090             s3 <= 00000000
     665  1.4 0x00000094             s4 <= 00000000
     666  1.4 0x00000098             s5 <= 00000000
     667  1.4 0x0000009c             fp <= 00000000
     669  1.4 0x000000a0             s2 <= 00000000
     671  1.4 0x000000a4             s3 <= 00000000
     672  1.4 0x000000a8             s4 <= 00000000
     673  1.4 0x000000ac             s5 <= 00000000
     674  1.4 0x000000b0             fp <= 00000000
     675  1.4 0x000000b4             fp <= 00000000
     676  1.4 0x000000b8             s3 <= 00000000
     677  1.4 0x000000bc             s6 <= 00000000
     678  1.4 0x000000c0             s6 <= 00000000
     682  1.4 0x000000c4             s3 <= 00000000
     683  1.4 0x000000c8             fp <= 00000000
     684  1.4 0x000000cc             fp <= 00000000
     685  1.4 0x000000d0             fp <= 00000000
     686  1.4 0x000000d4             s3 <= 00000000
     687  1.4 0x000000d8             fp <= 00000000
     688  1.4 0x000000dc             fp <= 00000000
     689  1.4 0x000000e0             fp <= 00000000
     693  1.4 0x000000e4             s3 <= 00000000
     694  1.4 0x000000e8             s4 <= 00000000
     698  1.4 0x000000ec             s1 <= 00000000
     699  1.4 0x000000f0             s2 <= 00000000
     700  1.4 0x000000f4             s3 <= 00000000
     701  1.4 0x000000f8             s4 <= 00000000
     703  1.4 0x000000fc             s1 <= 00000000
     705  1.4 0x00000100             s2 <= 00000000
     706  1.4 0x00000104             s3 <= 00000000
     707  1.4 0x00000108             s5 <= 00000000
     708  1.4 0x0000010c             t0 <= 00000000
     711  1.4 0x00000110             s1 <= 00000000
     712  1.4 0x00000114             s2 <= 00000000
     713  1.4 0x00000118             s3 <= 00000000
     714  1.4 0x0000011c             s5 <= 00000000
     715  1.4 0x00000120             t0 <= 00000000
     716  1.4 0x00000124             s1 <= 00000000
     718  1.4 0x00000128             s2 <= 00000000
     719  1.4 0x0000012c             s3 <= 00000000
     720  1.4 0x00000130             t1 <= 00000006
     721  1.4 0x00000134               
     722  1.4 0x00000048             fp <= 00000000
     723  1.4 0x0000004c             s1 <= 00000000
     724  1.4 0x00000050             s2 <= 00000000
     725  1.4 0x00000054             s3 <= 00000000
     726  1.4 0x00000058             s4 <= 00000000
     727  1.4 0x0000005c             s5 <= 00000000
     728  1.3 0x00000060             fp <= 00000000
     732  1.4 0x00000064             s2 <= 00000000
     733  1.4 0x00000068             s3 <= 00000000
     734  1.4 0x0000006c             s4 <= 00000000
     735  1.4 0x00000070             s5 <= 00000000
     736  1.4 0x00000074             fp <= 00000000
     737  1.4 0x00000078             s2 <= 00000000
     738  1.4 0x0000007c             s3 <= 00000000
     740  1.4 0x00000080             s4 <= 00000000
     741  1.4 0x00000084             s5 <= 00000000
     742  1.3 0x00000088             fp <= 00000000
     746  1.4 0x0000008c             s2 <= 00000000
     747  1.4 0x00000090             s3 <= 00000000
     748  1.4 0x00000094             s4 <= 00000000
     749  1.4 0x00000098             s5 <= 00000000
     750  1.4 0x0000009c             fp <= 00000000
     752  1.4 0x000000a0             s2 <= 00000000
     754  1.4 0x000000a4             s3 <= 00000000
     755  1.4 0x000000a8             s4 <= 00000000
     756  1.4 0x000000ac             s5 <= 00000000
     757  1.4 0x000000b0             fp <= 00000000
     758  1.4 0x000000b4             fp <= 00000000
     759  1.4 0x000000b8             s3 <= 00000000
     760  1.3 0x000000bc             s6 <= 00000000
     761  1.3 0x000000c0             s6 <= 00000000
     765  1.4 0x000000c4             s3 <= 00000000
     766  1.4 0x000000c8             fp <= 00000000
     767  1.4 0x000000cc             fp <= 00000000
     768  1.4 0x000000d0             fp <= 00000000
     769  1.4 0x000000d4             s3 <= 00000000
     770  1.3 0x000000d8             fp <= 00000000
     771  1.3 0x000000dc             fp <= 00000000
     772  1.3 0x000000e0             fp <= 00000000
     776  1.4 0x000000e4             s3 <= 00000000
     777  1.4 0x000000e8             s4 <= 00000000
     781  1.4 0x000000ec             s1 <= 00000000
     782  1.4 0x000000f0             s2 <= 00000000
     783  1.4 0x000000f4             s3 <= 00000000
     784  1.4 0x000000f8             s4 <= 00000000
     786  1.4 0x000000fc             s1 <= 00000000
     788  1.4 0x00000100             s2 <= 00000000
     789  1.4 0x00000104             s3 <= 00000000
     790  1.4 0x00000108             s5 <= 00000000
     791  1.4 0x0000010c             t0 <= 00000000
     794  1.4 0x00000110             s1 <= 00000000
     795  1.4 0x00000114             s2 <= 00000000
     796  1.4 0x00000118             s3 <= 00000000
     797  1.4 0x0000011c             s5 <= 00000000
     798  1.4 0x00000120             t0 <= 00000000
     799  1.4 0x00000124             s1 <= 00000000
     801  1.4 0x00000128             s2 <= 00000000
     802  1.4 0x0000012c             s3 <= 00000000
     803  1.4 0x00000130             t1 <= 00000007
     804  1.4 0x00000134               
     805  1.4 0x00000048             fp <= 00000000
     806  1.4 0x0000004c             s1 <= 00000000
     807  1.4 0x00000050             s2 <= 00000000
     808  1.4 0x00000054             s3 <= 00000000
     809  1.3 0x00000058             s4 <= 00000000
     810  1.3 0x0000005c             s5 <= 00000000
     811  1.3 0x00000060             fp <= 00000000
     815  1.4 0x00000064             s2 <= 00000000
     816  1.4 0x00000068             s3 <= 00000000
     817  1.4 0x0000006c             s4 <= 00000000
     818  1.4 0x00000070             s5 <= 00000000
     819  1.3 0x00000074             fp <= 00000000
     820  1.3 0x00000078             s2 <= 00000000
     821  1.3 0x0000007c             s3 <= 00000000
     823  1.3 0x00000080             s4 <= 00000000
     824  1.3 0x00000084             s5 <= 00000000
     825  1.3 0x00000088             fp <= 00000000
     829  1.4 0x0000008c             s2 <= 00000000
     830  1.4 0x00000090             s3 <= 00000000
     831  1.4 0x00000094             s4 <= 00000000
     832  1.4 0x00000098             s5 <= 00000000
     833  1.3 0x0000009c             fp <= 00000000
     835  1.4 0x000000a0             s2 <= 00000000
     837  1.4 0x000000a4             s3 <= 00000000
     838  1.4 0x000000a8             s4 <= 00000000
     839  1.4 0x000000ac             s5 <= 00000000
     840  1.3 0x000000b0             fp <= 00000000
     841  1.3 0x000000b4             fp <= 00000000
     842  1.3 0x000000b8             s3 <= 00000000
     843  1.3 0x000000bc             s6 <= 00000000
     844  1.3 0x000000c0             s6 <= 00000000
     848  1.4 0x000000c4             s3 <= 00000000
     849  1.4 0x000000c8             fp <= 00000000
     850  1.4 0x000000cc             fp <= 00000000
     851  1.3 0x000000d0             fp <= 00000000
     852  1.3 0x000000d4             s3 <= 00000000
     853  1.3 0x000000d8             fp <= 00000000
     854  1.3 0x000000dc             fp <= 00000000
     855  1.3 0x000000e0             fp <= 00000000
     859  1.4 0x000000e4             s3 <= 00000000
     860  1.4 0x000000e8             s4 <= 00000000
     864  1.4 0x000000ec             s1 <= 00000000
     865  1.4 0x000000f0             s2 <= 00000000
     866  1.4 0x000000f4             s3 <= 00000000
     867  1.4 0x000000f8             s4 <= 00000000
     869  1.4 0x000000fc             s1 <= 00000000
     871  1.4 0x00000100             s2 <= 00000000
     872  1.4 0x00000104             s3 <= 00000000
     873  1.4 0x00000108             s5 <= 00000000
     874  1.4 0x0000010c             t0 <= 00000000
     877  1.4 0x00000110             s1 <= 00000000
     878  1.4 0x00000114             s2 <= 00000000
     879  1.4 0x00000118             s3 <= 00000000
     880  1.4 0x0000011c             s5 <= 00000000
     881  1.4 0x00000120             t0 <= 00000000
     882  1.4 0x00000124             s1 <= 00000000
     884  1.4 0x00000128             s2 <= 00000000
     885  1.4 0x0000012c             s3 <= 00000000
     886  1.4 0x00000130             t1 <= 00000008
     887  1.4 0x00000134               
     888  1.4 0x00000048             fp <= 00000000
     889  1.3 0x0000004c             s1 <= 00000000
     890  1.3 0x00000050             s2 <= 00000000
     891  1.3 0x00000054             s3 <= 00000000
     892  1.3 0x00000058             s4 <= 00000000
     893  1.3 0x0000005c             s5 <= 00000000
     894  1.3 0x00000060             fp <= 00000000
     898  1.4 0x00000064             s2 <= 00000000
     899  1.4 0x00000068             s3 <= 00000000
     900  1.3 0x0000006c             s4 <= 00000000
     901  1.3 0x00000070             s5 <= 00000000
     902  1.3 0x00000074             fp <= 00000000
     903  1.3 0x00000078             s2 <= 00000000
     904  1.3 0x0000007c             s3 <= 00000000
     906  1.3 0x00000080             s4 <= 00000000
     907  1.3 0x00000084             s5 <= 00000000
     908  1.3 0x00000088             fp <= 00000000
     912  1.4 0x0000008c             s2 <= 00000000
     913  1.4 0x00000090             s3 <= 00000000
     914  1.3 0x00000094             s4 <= 00000000
     915  1.3 0x00000098             s5 <= 00000000
     916  1.3 0x0000009c             fp <= 00000000
     918  1.3 0x000000a0             s2 <= 00000000
     920  1.4 0x000000a4             s3 <= 00000000
     921  1.3 0x000000a8             s4 <= 00000000
     922  1.3 0x000000ac             s5 <= 00000000
     923  1.3 0x000000b0             fp <= 00000000
     924  1.3 0x000000b4             fp <= 00000000
     925  1.3 0x000000b8             s3 <= 00000000
     926  1.3 0x000000bc             s6 <= 00000000
     927  1.3 0x000000c0             s6 <= 00000000
     931  1.3 0x000000c4             s3 <= 00000000
     932  1.3 0x000000c8             fp <= 00000000
     933  1.3 0x000000cc             fp <= 00000000
     934  1.3 0x000000d0             fp <= 00000000
     935  1.3 0x000000d4             s3 <= 00000000
     936  1.3 0x000000d8             fp <= 00000000
     937  1.3 0x000000dc             fp <= 00000000
     938  1.3 0x000000e0             fp <= 00000000
     942  1.3 0x000000e4             s3 <= 00000000
     943  1.3 0x000000e8             s4 <= 00000000
     947  1.4 0x000000ec             s1 <= 00000000
     948  1.4 0x000000f0             s2 <= 00000000
     949  1.4 0x000000f4             s3 <= 00000000
     950  1.4 0x000000f8             s4 <= 00000000
     952  1.4 0x000000fc             s1 <= 00000000
     954  1.4 0x00000100             s2 <= 00000000
     955  1.4 0x00000104             s3 <= 00000000
     956  1.4 0x00000108             s5 <= 00000000
     957  1.4 0x0000010c             t0 <= 00000000
     960  1.4 0x00000110             s1 <= 00000000
     961  1.4 0x00000114             s2 <= 00000000
     962  1.4 0x00000118             s3 <= 00000000
     963  1.4 0x0000011c             s5 <= 00000000
     964  1.4 0x00000120             t0 <= 00000000
     965  1.4 0x00000124             s1 <= 00000000
     967  1.4 0x00000128             s2 <= 00000000
     968  1.4 0x0000012c             s3 <= 00000000
     969  1.4 0x00000130             t1 <= 00000009
     970  1.3 0x00000134               
     971  1.3 0x00000048             fp <= 00000000
     972  1.3 0x0000004c             s1 <= 00000000
     973  1.3 0x00000050             s2 <= 00000000
     974  1.3 0x00000054             s3 <= 00000000
     975  1.3 0x00000058             s4 <= 00000000
     976  1.3 0x0000005c             s5 <= 00000000
     977  1.3 0x00000060             fp <= 00000000
     981  1.3 0x00000064             s2 <= 00000000
     982  1.3 0x00000068             s3 <= 00000000
     983  1.3 0x0000006c             s4 <= 00000000
     984  1.3 0x00000070             s5 <= 00000000
     985  1.3 0x00000074             fp <= 00000000
     986  1.3 0x00000078             s2 <= 00000000
     987  1.3 0x0000007c             s3 <= 00000000
     989  1.3 0x00000080             s4 <= 00000000
     990  1.3 0x00000084             s5 <= 00000000
     991  1.3 0x00000088             fp <= 00000000
     995  1.3 0x0000008c             s2 <= 00000000
     996  1.3 0x00000090             s3 <= 00000000
     997  1.3 0x00000094             s4 <= 00000000
     998  1.3 0x00000098             s5 <= 00000000
     999  1.3 0x0000009c             fp <= 00000000
    1001  1.3 0x000000a0             s2 <= 00000000
    1003  1.3 0x000000a4             s3 <= 00000000
    1004  1.3 0x000000a8             s4 <= 00000000
    1005  1.3 0x000000ac             s5 <= 00000000
    1006  1.3 0x000000b0             fp <= 00000000
    1007  1.3 0x000000b4             fp <= 00000000
    1008  1.3 0x000000b8             s3 <= 00000000
    1009  1.3 0x000000bc             s6 <= 00000000
    1010  1.3 0x000000c0             s6 <= 00000000
    1014  1.3 0x000000c4             s3 <= 00000000
    1015  1.3 0x000000c8             fp <= 00000000
    1016  1.3 0x000000cc             fp <= 00000000
    1017  1.3 0x000000d0             fp <= 00000000
    1018  1.3 0x000000d4             s3 <= 00000000
    1019  1.3 0x000000d8             fp <= 00000000
    1020  1.3 0x000000dc             fp <= 00000000
    1021  1.3 0x000000e0             fp <= 00000000
    1025  1.3 0x000000e4             s3 <= 00000000
    1026  1.3 0x000000e8             s4 <= 00000000
    1030  1.4 0x000000ec             s1 <= 00000000
    1031  1.4 0x000000f0             s2 <= 00000000
    1032  1.4 0x000000f4             s3 <= 00000000
    1033  1.3 0x000000f8             s4 <= 00000000
    1035  1.4 0x000000fc             s1 <= 00000000
    1037  1.4 0x00000100             s2 <= 00000000
    1038  1.4 0x00000104             s3 <= 00000000
    1039  1.4 0x00000108             s5 <= 00000000
    1040  1.3 0x0000010c             t0 <= 00000000
    1043  1.4 0x00000110             s1 <= 00000000
    1044  1.4 0x00000114             s2 <= 00000000
    1045  1.4 0x00000118             s3 <= 00000000
    1046  1.4 0x0000011c             s5 <= 00000000
    1047  1.3 0x00000120             t0 <= 00000000
    1048  1.3 0x00000124             s1 <= 00000000
    1050  1.3 0x00000128             s2 <= 00000000
    1051  1.3 0x0000012c             s3 <= 00000000
    1052  1.3 0x00000130             t1 <= 0000000a
    1053  1.3 0x00000134               
    1058  1.4 0x00000138             sp <= 00002ffc
    1059  1.4 0x0000013c               
    1064  1.4 0x00000010               
$finish called at time : 21241999 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:08 . Memory (MB): peak = 9443.117 ; gain = 0.000 ; free physical = 3895 ; free virtual = 19241
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 9443.117 ; gain = 0.000 ; free physical = 3895 ; free virtual = 19241
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 9443.117 ; gain = 0.000 ; free physical = 3895 ; free virtual = 19241
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 9460.121 ; gain = 0.000 ; free physical = 3960 ; free virtual = 19307
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     213  2.5 0x00000020               mem[00000fd4] <= 0000038f
     214  2.4 0x00000024             a1 <= 0000000a
     215  2.2 0x00000028             t1 <= 00000000
     216  2.1 0x0000002c             fp <= 000004d2
     217  2.0 0x00000030             s1 <= 00000224
     218  2.0 0x00000034             s2 <= 00001000
     219  1.9 0x00000038             s2 <= 00000911
     220  1.8 0x0000003c             s3 <= 000003b4
     221  1.8 0x00000040             s4 <= 00000306
     222  1.7 0x00000044             s5 <= 000001b0
     223  1.7 0x00000048             fp <= 00136864
     224  1.6 0x0000004c             s1 <= 002192f4
     225  1.6 0x00000050             s2 <= 000b3238
     226  1.6 0x00000054             s3 <= 00051a20
     227  1.5 0x00000058             s4 <= 00000000
     228  1.5 0x0000005c             s5 <= 00000000
     229  1.5 0x00000060             fp <= 0034fb58
     233  1.6 0x00000064             s2 <= ffd636e0
     234  1.6 0x00000068             s3 <= 0031e178
     235  1.5 0x0000006c             s4 <= 0034fb58
     236  1.5 0x00000070             s5 <= ffcb04a8
     237  1.5 0x00000074             fp <= 00568e4c
     238  1.5 0x00000078             s2 <= 0080576c
     241  1.5 0x0000007c             s3 <= 00676f34
     242  1.5 0x00000080             s4 <= 008b89a4
     243  1.5 0x00000084             s5 <= 008b89a4
     244  1.5 0x00000088             fp <= 0000038f
     248  1.5 0x0000008c             s2 <= 008053dd
     249  1.5 0x00000090             s3 <= 00676cbb
     250  1.5 0x00000094             s4 <= 008b8d33
     251  1.5 0x00000098             s5 <= 008b8615
     252  1.5 0x0000009c             fp <= 0000038f
     256  1.6 0x000000a0             s2 <= ff7fafb2
     257  1.6 0x000000a4             s3 <= 00676f34
     258  1.5 0x000000a8             s4 <= 008b90c2
     259  1.5 0x000000ac             s5 <= ff747d7a
     260  1.5 0x000000b0             fp <= 00219683
     261  1.5 0x000000b4             fp <= 00a1e6d1
     262  1.5 0x000000b8             s3 <= 00c689e5
     265  1.5 0x000000bc             s6 <= 00c379c5
     266  1.5 0x000000c0             s6 <= 0143ca13
     270  1.6 0x000000c4             s3 <= 018543f6
     271  1.5 0x000000c8             fp <= 00c379c5
     272  1.5 0x000000cc             fp <= 0143ca13
     273  1.5 0x000000d0             fp <= 01cf5ad5
     274  1.5 0x000000d4             s3 <= 004a1923
     277  1.5 0x000000d8             fp <= 01f0edc9
     278  1.5 0x000000dc             fp <= 02713e17
     279  1.5 0x000000e0             fp <= 02fcced9
     283  1.6 0x000000e4             s3 <= 02b6d7fa
     284  1.6 0x000000e8             s4 <= 0000038f
     288  1.6 0x000000ec             s1 <= 00219683
     289  1.6 0x000000f0             s2 <= ff7fac23
     290  1.6 0x000000f4             s3 <= 02b6d475
     291  1.6 0x000000f8             s4 <= 0000038f
     295  1.6 0x000000fc             s1 <= 00219a12
     296  1.6 0x00000100             s2 <= 0080576c
     297  1.6 0x00000104             s3 <= 02b6d7fa
     298  1.6 0x00000108             s5 <= 0000038f
     299  1.6 0x0000010c             t0 <= 00000000
     302  1.6 0x00000110             s1 <= 00219da1
     303  1.6 0x00000114             s2 <= 008053dd
     304  1.6 0x00000118             s3 <= 02b6d475
     305  1.6 0x0000011c             s5 <= 0000038f
     306  1.5 0x00000120             t0 <= 00000000
     309  1.6 0x00000124             s1 <= 0021a130
     310  1.6 0x00000128             s2 <= ff7fafb2
     311  1.5 0x0000012c             s3 <= 02b6d7fa
     312  1.5 0x00000130             t1 <= 00000001
     313  1.5 0x00000134               
     318  1.6 0x00000048             fp <= db61e360
     319  1.6 0x0000004c             s1 <= 0bcc11d4
     320  1.6 0x00000050             s2 <= a8aa92a6
     321  1.6 0x00000054             s3 <= 000ca9e1
     322  1.6 0x00000058             s4 <= 803c199d
     323  1.6 0x0000005c             s5 <= 67cda020
     324  1.5 0x00000060             fp <= e72df534
     328  1.6 0x00000064             s2 <= c17c9d72
     329  1.6 0x00000068             s3 <= e7215cd5
     330  1.6 0x0000006c             s4 <= 676a0ed1
     331  1.6 0x00000070             s5 <= 809faaec
     332  1.5 0x00000074             fp <= f2fa0708
     333  1.5 0x00000078             s2 <= 317d6996
     336  1.6 0x0000007c             s3 <= 15db5bdd
     337  1.5 0x00000080             s4 <= 5a6415d9
     338  1.5 0x00000084             s5 <= 725a5c1c
     339  1.5 0x00000088             fp <= 0000038f
     343  1.6 0x0000008c             s2 <= 317d6607
     344  1.6 0x00000090             s3 <= 15db5852
     345  1.5 0x00000094             s4 <= 5a641968
     346  1.5 0x00000098             s5 <= 725a588d
     347  1.5 0x0000009c             fp <= 0000038f
     351  1.6 0x000000a0             s2 <= ce829d88
     352  1.6 0x000000a4             s3 <= 15db5bdd
     353  1.5 0x000000a8             s4 <= 5a641cf7
     354  1.5 0x000000ac             s5 <= 8da5ab02
     355  1.5 0x000000b0             fp <= 0bcc1563
     356  1.5 0x000000b4             fp <= 3d4977db
     357  1.5 0x000000b8             s3 <= 28922c06
     360  1.5 0x000000bc             s6 <= 491589af
     361  1.5 0x000000c0             s6 <= 7a92ec27
     365  1.6 0x000000c4             s3 <= 5200c021
     366  1.5 0x000000c8             fp <= 491589af
     367  1.5 0x000000cc             fp <= 7a92ec27
     368  1.5 0x000000d0             fp <= d4f7091e
     369  1.5 0x000000d4             s3 <= 86f7c93f
     372  1.5 0x000000d8             fp <= e0c31af2
     373  1.5 0x000000dc             fp <= 12407d6a
     374  1.5 0x000000e0             fp <= 6ca49a61
     378  1.6 0x000000e4             s3 <= ea53535e
     379  1.6 0x000000e8             s4 <= 0000038f
     383  1.6 0x000000ec             s1 <= 0bcc1563
     384  1.6 0x000000f0             s2 <= ce8299f9
     385  1.6 0x000000f4             s3 <= ea5350d1
     386  1.6 0x000000f8             s4 <= 0000038f
     390  1.6 0x000000fc             s1 <= 0bcc18f2
     391  1.6 0x00000100             s2 <= 317d6996
     392  1.6 0x00000104             s3 <= ea53535e
     393  1.6 0x00000108             s5 <= 0000038f
     394  1.6 0x0000010c             t0 <= 00000000
     397  1.6 0x00000110             s1 <= 0bcc1c81
     398  1.6 0x00000114             s2 <= 317d6607
     399  1.6 0x00000118             s3 <= ea5350d1
     400  1.6 0x0000011c             s5 <= 0000038f
     401  1.5 0x00000120             t0 <= 00000000
     404  1.6 0x00000124             s1 <= 0bcc2010
     405  1.6 0x00000128             s2 <= ce829d88
     406  1.5 0x0000012c             s3 <= ea53535e
     407  1.5 0x00000130             t1 <= 00000002
     408  1.5 0x00000134               
     409  1.5 0x00000048             fp <= 9c3ad880
     410  1.5 0x0000004c             s1 <= 9020eff0
     411  1.5 0x00000050             s2 <= de85ab82
     412  1.5 0x00000054             s3 <= 000ca9e1
     413  1.5 0x00000058             s4 <= 30d65ec9
     414  1.5 0x0000005c             s5 <= 858cfb80
     415  1.5 0x00000060             fp <= 2c5bc870
     419  1.5 0x00000064             s2 <= b229e312
     420  1.5 0x00000068             s3 <= 2c576191
     421  1.5 0x0000006c             s4 <= 5d322739
     422  1.5 0x00000070             s5 <= 59313310
     423  1.5 0x00000074             fp <= bc7cb860
     424  1.5 0x00000078             s2 <= 0a52d54e
     427  1.5 0x0000007c             s3 <= 902bd9f1
     428  1.5 0x00000080             s4 <= 19aedf99
     429  1.5 0x00000084             s5 <= 634b8550
     430  1.5 0x00000088             fp <= 0000038f
     434  1.5 0x0000008c             s2 <= 0a52d1bf
     435  1.5 0x00000090             s3 <= 902bda7e
     436  1.5 0x00000094             s4 <= 19aee328
     437  1.5 0x00000098             s5 <= 634b81c1
     438  1.5 0x0000009c             fp <= 0000038f
     442  1.5 0x000000a0             s2 <= f5ad31d0
     443  1.5 0x000000a4             s3 <= 902bd9f1
     444  1.5 0x000000a8             s4 <= 19aee6b7
     445  1.5 0x000000ac             s5 <= 9cb481ce
     446  1.5 0x000000b0             fp <= 9020f37f
     447  1.5 0x000000b4             fp <= 9a73c1af
     448  1.5 0x000000b8             s3 <= 0a58185e
     451  1.5 0x000000bc             s6 <= 2a94b19f
     452  1.5 0x000000c0             s6 <= 34e77fcf
     456  1.5 0x000000c4             s3 <= 3ebf6791
     457  1.5 0x000000c8             fp <= 2a94b19f
     458  1.5 0x000000cc             fp <= 34e77fcf
     459  1.5 0x000000d0             fp <= 4e966686
     460  1.5 0x000000d4             s3 <= 70290117
     463  1.5 0x000000d8             fp <= deb75676
     464  1.5 0x000000dc             fp <= e90a24a6
     465  1.5 0x000000e0             fp <= 02b90b5d
     469  1.5 0x000000e4             s3 <= 72900a4a
     470  1.5 0x000000e8             s4 <= 0000038f
     474  1.5 0x000000ec             s1 <= 9020f37f
     475  1.5 0x000000f0             s2 <= f5ad2e41
     476  1.5 0x000000f4             s3 <= 729009c5
     477  1.5 0x000000f8             s4 <= 0000038f
     481  1.5 0x000000fc             s1 <= 9020f70e
     482  1.5 0x00000100             s2 <= 0a52d54e
     483  1.5 0x00000104             s3 <= 72900a4a
     484  1.5 0x00000108             s5 <= 0000038f
     485  1.5 0x0000010c             t0 <= 00000000
     488  1.5 0x00000110             s1 <= 9020fa9d
     489  1.5 0x00000114             s2 <= 0a52d1bf
     490  1.5 0x00000118             s3 <= 729009c5
     491  1.5 0x0000011c             s5 <= 0000038f
     492  1.5 0x00000120             t0 <= 00000000
     495  1.5 0x00000124             s1 <= 9020fe2c
     496  1.5 0x00000128             s2 <= f5ad31d0
     497  1.5 0x0000012c             s3 <= 72900a4a
     498  1.5 0x00000130             t1 <= 00000003
     499  1.5 0x00000134               
     500  1.5 0x00000048             fp <= 4b30efc0
     501  1.5 0x0000004c             s1 <= 6d028620
     502  1.5 0x00000050             s2 <= ae949d56
     503  1.5 0x00000054             s3 <= 000ca9e1
     504  1.5 0x00000058             s4 <= 43cfd1a1
     505  1.5 0x0000005c             s5 <= 69c21c40
     506  1.5 0x00000060             fp <= b83375e0
     510  1.5 0x00000064             s2 <= f6612776
     511  1.5 0x00000068             s3 <= b83fdc01
     512  1.5 0x0000006c             s4 <= fc034781
     513  1.5 0x00000070             s5 <= b18ea660
     514  1.5 0x00000074             fp <= 2535fc00
     515  1.5 0x00000078             s2 <= 2ed4d48a
     518  1.5 0x0000007c             s3 <= 9d0a2001
     519  1.5 0x00000080             s4 <= 21394381
     520  1.5 0x00000084             s5 <= 73a755a0
     521  1.5 0x00000088             fp <= 0000038f
     525  1.5 0x0000008c             s2 <= 2ed4d0fb
     526  1.5 0x00000090             s3 <= 9d0a238e
     527  1.5 0x00000094             s4 <= 21394710
     528  1.5 0x00000098             s5 <= 73a75211
     529  1.5 0x0000009c             fp <= 0000038f
     533  1.5 0x000000a0             s2 <= d12b3294
     534  1.5 0x000000a4             s3 <= 9d0a2001
     535  1.5 0x000000a8             s4 <= 21394a9f
     536  1.5 0x000000ac             s5 <= 8c58b17e
     537  1.5 0x000000b0             fp <= 6d0289af
     538  1.5 0x000000b4             fp <= 9bd7571b
     539  1.5 0x000000b8             s3 <= 06dd771a
     542  1.5 0x000000bc             s6 <= 08d9dd3b
     543  1.5 0x000000c0             s6 <= 37aeaaa7
     547  1.5 0x000000c4             s3 <= 3173ddbd
     548  1.5 0x000000c8             fp <= 08d9dd3b
     549  1.5 0x000000cc             fp <= 37aeaaa7
     550  1.5 0x000000d0             fp <= 58e7f546
     551  1.5 0x000000d4             s3 <= 699428fb
     554  1.5 0x000000d8             fp <= c5ea7b66
     555  1.5 0x000000dc             fp <= f4bf48d2
     556  1.5 0x000000e0             fp <= 15f89371
     560  1.5 0x000000e4             s3 <= 7c6cbb8a
     561  1.5 0x000000e8             s4 <= 0000038f
     565  1.5 0x000000ec             s1 <= 6d0289af
     566  1.5 0x000000f0             s2 <= d12b2f05
     567  1.5 0x000000f4             s3 <= 7c6cb805
     568  1.5 0x000000f8             s4 <= 0000038f
     572  1.5 0x000000fc             s1 <= 6d028d3e
     573  1.5 0x00000100             s2 <= 2ed4d48a
     574  1.5 0x00000104             s3 <= 7c6cbb8a
     575  1.5 0x00000108             s5 <= 0000038f
     576  1.5 0x0000010c             t0 <= 00000000
     579  1.5 0x00000110             s1 <= 6d0290cd
     580  1.5 0x00000114             s2 <= 2ed4d0fb
     581  1.5 0x00000118             s3 <= 7c6cb805
     582  1.5 0x0000011c             s5 <= 0000038f
     583  1.5 0x00000120             t0 <= 00000000
     586  1.5 0x00000124             s1 <= 6d02945c
     587  1.5 0x00000128             s2 <= d12b3294
     588  1.5 0x0000012c             s3 <= 7c6cbb8a
     589  1.5 0x00000130             t1 <= 00000004
     590  1.5 0x00000134               
     591  1.5 0x00000048             fp <= 8debbd30
     592  1.5 0x0000004c             s1 <= 55ab5fc8
     593  1.5 0x00000050             s2 <= c6ef6016
     594  1.5 0x00000054             s3 <= 000ca9e1
     595  1.5 0x00000058             s4 <= 26914849
     596  1.5 0x0000005c             s5 <= 070a4a50
     597  1.5 0x00000060             fp <= e3971cf8
     601  1.5 0x00000064             s2 <= e358431e
     602  1.5 0x00000068             s3 <= e39bb519
     603  1.5 0x0000006c             s4 <= 0a286541
     604  1.5 0x00000070             s5 <= 23732d58
     605  1.5 0x00000074             fp <= 39427cc0
     606  1.5 0x00000078             s2 <= 55ea39a2
     609  1.5 0x0000007c             s3 <= dad9c9d9
     610  1.5 0x00000080             s4 <= 436ae201
     611  1.5 0x00000084             s5 <= 15cf4f68
     612  1.5 0x00000088             fp <= 0000038f
     616  1.5 0x0000008c             s2 <= 55ea3613
     617  1.5 0x00000090             s3 <= dad9ca56
     618  1.5 0x00000094             s4 <= 436ae590
     619  1.5 0x00000098             s5 <= 15cf4bd9
     620  1.5 0x0000009c             fp <= 0000038f
     624  1.5 0x000000a0             s2 <= aa15cd7c
     625  1.5 0x000000a4             s3 <= dad9c9d9
     626  1.5 0x000000a8             s4 <= 436ae91f
     627  1.5 0x000000ac             s5 <= ea30b7b6
     628  1.5 0x000000b0             fp <= 55ab6357
     629  1.5 0x000000b4             fp <= ab9595db
     630  1.5 0x000000b8             s3 <= 714c5c02
     633  1.5 0x000000bc             s6 <= 0140f5a3
     634  1.5 0x000000c0             s6 <= 572b2827
     638  1.5 0x000000c4             s3 <= 26677425
     639  1.5 0x000000c8             fp <= 0140f5a3
     640  1.5 0x000000cc             fp <= 572b2827
     641  1.5 0x000000d0             fp <= 9a961146
     642  1.5 0x000000d4             s3 <= bcf16563
     645  1.5 0x000000d8             fp <= f041710e
     646  1.5 0x000000dc             fp <= 462ba392
     647  1.5 0x000000e0             fp <= 89968cb1
     651  1.5 0x000000e4             s3 <= 3567e9d2
     652  1.5 0x000000e8             s4 <= 0000038f
     656  1.5 0x000000ec             s1 <= 55ab6357
     657  1.5 0x000000f0             s2 <= aa15c9ed
     658  1.5 0x000000f4             s3 <= 3567ea5d
     659  1.5 0x000000f8             s4 <= 0000038f
     663  1.5 0x000000fc             s1 <= 55ab66e6
     664  1.5 0x00000100             s2 <= 55ea39a2
     665  1.5 0x00000104             s3 <= 3567e9d2
     666  1.5 0x00000108             s5 <= 0000038f
     667  1.5 0x0000010c             t0 <= 00000000
     670  1.5 0x00000110             s1 <= 55ab6a75
     671  1.5 0x00000114             s2 <= 55ea3613
     672  1.5 0x00000118             s3 <= 3567ea5d
     673  1.5 0x0000011c             s5 <= 0000038f
     674  1.5 0x00000120             t0 <= 00000000
     677  1.5 0x00000124             s1 <= 55ab6e04
     678  1.5 0x00000128             s2 <= aa15cd7c
     679  1.5 0x0000012c             s3 <= 3567e9d2
     680  1.5 0x00000130             t1 <= 00000005
     681  1.5 0x00000134               
     682  1.5 0x00000048             fp <= 74767df0
     683  1.5 0x0000004c             s1 <= b6cc6bb8
     684  1.5 0x00000050             s2 <= 0cc9124e
     685  1.5 0x00000054             s3 <= 000ca9e1
     686  1.5 0x00000058             s4 <= 3293e2c9
     687  1.5 0x0000005c             s5 <= f90aaf90
     688  1.5 0x00000060             fp <= 2b42e9a8
     692  1.5 0x00000064             s2 <= e18628a6
     693  1.5 0x00000068             s3 <= 2b4e4049
     694  1.5 0x0000006c             s4 <= 5dd6cc71
     695  1.5 0x00000070             s5 <= cdc7c5e8
     696  1.5 0x00000074             fp <= e20f5560
     697  1.5 0x00000078             s2 <= 00892cba
     700  1.5 0x0000007c             s3 <= c9411529
     701  1.5 0x00000080             s4 <= 3fe621d1
     702  1.5 0x00000084             s5 <= 14478f78
     703  1.5 0x00000088             fp <= 0000038f
     707  1.5 0x0000008c             s2 <= 0089292b
     708  1.5 0x00000090             s3 <= c94116a6
     709  1.5 0x00000094             s4 <= 3fe62560
     710  1.5 0x00000098             s5 <= 14478be9
     711  1.5 0x0000009c             fp <= 0000038f
     715  1.5 0x000000a0             s2 <= ff76da64
     716  1.5 0x000000a4             s3 <= c9411529
     717  1.5 0x000000a8             s4 <= 3fe628ef
     718  1.5 0x000000ac             s5 <= ebb877a6
     719  1.5 0x000000b0             fp <= b6cc6f47
     720  1.5 0x000000b4             fp <= b75594e3
     721  1.5 0x000000b8             s3 <= 7e1481ca
     724  1.5 0x000000bc             s6 <= 6e22009b
     725  1.5 0x000000c0             s6 <= 6eab2637
     729  1.5 0x000000c4             s3 <= 10bfa7fd
     730  1.5 0x000000c8             fp <= 6e22009b
     731  1.5 0x000000cc             fp <= 6eab2637
     732  1.5 0x000000d0             fp <= ae914f26
     733  1.5 0x000000d4             s3 <= be2ee8db
     736  1.5 0x000000d8             fp <= 655dbade
     737  1.5 0x000000dc             fp <= 65e6e07a
     738  1.5 0x000000e0             fp <= a5cd0969
     742  1.5 0x000000e4             s3 <= 1be3e1b2
     743  1.5 0x000000e8             s4 <= 0000038f
     747  1.5 0x000000ec             s1 <= b6cc6f47
     748  1.5 0x000000f0             s2 <= ff76d6d5
     749  1.5 0x000000f4             s3 <= 1be3e23d
     750  1.5 0x000000f8             s4 <= 0000038f
     754  1.5 0x000000fc             s1 <= b6cc72d6
     755  1.5 0x00000100             s2 <= 00892cba
     756  1.5 0x00000104             s3 <= 1be3e1b2
     757  1.5 0x00000108             s5 <= 0000038f
     758  1.5 0x0000010c             t0 <= 00000000
     761  1.5 0x00000110             s1 <= b6cc7665
     762  1.5 0x00000114             s2 <= 0089292b
     763  1.5 0x00000118             s3 <= 1be3e23d
     764  1.5 0x0000011c             s5 <= 0000038f
     765  1.5 0x00000120             t0 <= 00000000
     768  1.5 0x00000124             s1 <= b6cc79f4
     769  1.5 0x00000128             s2 <= ff76da64
     770  1.5 0x0000012c             s3 <= 1be3e1b2
     771  1.5 0x00000130             t1 <= 00000006
     772  1.5 0x00000134               
     773  1.5 0x00000048             fp <= ca316b50
     774  1.5 0x0000004c             s1 <= 4941bd88
     775  1.5 0x00000050             s2 <= 3ff0286e
     776  1.5 0x00000054             s3 <= 000ca9e1
     777  1.5 0x00000058             s4 <= d30cfdb9
     778  1.5 0x0000005c             s5 <= d4fbee30
     779  1.5 0x00000060             fp <= 137328d8
     783  1.5 0x00000064             s2 <= 2c7cff96
     784  1.5 0x00000068             s3 <= 137f8139
     785  1.5 0x0000006c             s4 <= e6802691
     786  1.5 0x00000070             s5 <= c188c558
     787  1.5 0x00000074             fp <= 5cb4e660
     788  1.5 0x00000078             s2 <= 3037e6ca
     791  1.5 0x0000007c             s3 <= 4fcb6759
     792  1.5 0x00000080             s4 <= 43350cf1
     793  1.5 0x00000084             s5 <= 9b2c2108
     794  1.5 0x00000088             fp <= 0000038f
     798  1.5 0x0000008c             s2 <= 3037e33b
     799  1.5 0x00000090             s3 <= 4fcb64d6
     800  1.5 0x00000094             s4 <= 43351080
     801  1.5 0x00000098             s5 <= 9b2c1d79
     802  1.5 0x0000009c             fp <= 0000038f
     806  1.5 0x000000a0             s2 <= cfc82054
     807  1.5 0x000000a4             s3 <= 4fcb6759
     808  1.5 0x000000a8             s4 <= 4335140f
     809  1.5 0x000000ac             s5 <= 64d3e616
     810  1.5 0x000000b0             fp <= 4941c117
     811  1.5 0x000000b4             fp <= 7979a0c3
     812  1.5 0x000000b8             s3 <= 36b2c79a
     815  1.5 0x000000bc             s6 <= c2bb5e4b
     816  1.5 0x000000c0             s6 <= f2f33df7
     820  1.5 0x000000c4             s3 <= c441fa6d
     821  1.5 0x000000c8             fp <= c2bb5e4b
     822  1.5 0x000000cc             fp <= f2f33df7
     823  1.5 0x000000d0             fp <= 36285206
     824  1.5 0x000000d4             s3 <= f269a86b
     827  1.5 0x000000d8             fp <= 7f6a0f8e
     828  1.5 0x000000dc             fp <= afa1ef3a
     829  1.5 0x000000e0             fp <= f2d70349
     833  1.5 0x000000e4             s3 <= 00beab22
     834  1.5 0x000000e8             s4 <= 0000038f
     838  1.5 0x000000ec             s1 <= 4941c117
     839  1.5 0x000000f0             s2 <= cfc81cc5
     840  1.5 0x000000f4             s3 <= 00bea8ad
     841  1.5 0x000000f8             s4 <= 0000038f
     845  1.5 0x000000fc             s1 <= 4941c4a6
     846  1.5 0x00000100             s2 <= 3037e6ca
     847  1.5 0x00000104             s3 <= 00beab22
     848  1.5 0x00000108             s5 <= 0000038f
     849  1.5 0x0000010c             t0 <= 00000000
     852  1.5 0x00000110             s1 <= 4941c835
     853  1.5 0x00000114             s2 <= 3037e33b
     854  1.5 0x00000118             s3 <= 00bea8ad
     855  1.5 0x0000011c             s5 <= 0000038f
     856  1.5 0x00000120             t0 <= 00000000
     859  1.5 0x00000124             s1 <= 4941cbc4
     860  1.5 0x00000128             s2 <= cfc82054
     861  1.5 0x0000012c             s3 <= 00beab22
     862  1.5 0x00000130             t1 <= 00000007
     863  1.5 0x00000134               
     864  1.5 0x00000048             fp <= f02f5c50
     865  1.5 0x0000004c             s1 <= 44846728
     866  1.5 0x00000050             s2 <= a682fdfe
     867  1.5 0x00000054             s3 <= 000ca9e1
     868  1.5 0x00000058             s4 <= 8f9981f9
     869  1.5 0x0000005c             s5 <= 46a12130
     870  1.5 0x00000060             fp <= 34b3c378
     874  1.5 0x00000064             s2 <= 71cf3a86
     875  1.5 0x00000068             s3 <= 34bf6a99
     876  1.5 0x0000006c             s4 <= c44d4571
     877  1.5 0x00000070             s5 <= 11ed5db8
     878  1.5 0x00000074             fp <= 79382aa0
     879  1.5 0x00000078             s2 <= 0768f01a
     882  1.5 0x0000007c             s3 <= 4d874039
     883  1.5 0x00000080             s4 <= 3d857011
     884  1.5 0x00000084             s5 <= 674acce8
     885  1.5 0x00000088             fp <= 0000038f
     889  1.5 0x0000008c             s2 <= 0768ec8b
     890  1.5 0x00000090             s3 <= 4d8743b6
     891  1.5 0x00000094             s4 <= 3d8573a0
     892  1.5 0x00000098             s5 <= 674ac959
     893  1.5 0x0000009c             fp <= 0000038f
     897  1.5 0x000000a0             s2 <= f8971704
     898  1.5 0x000000a4             s3 <= 4d874039
     899  1.5 0x000000a8             s4 <= 3d85772f
     900  1.5 0x000000ac             s5 <= 98b53a36
     901  1.5 0x000000b0             fp <= 44846ab7
     902  1.5 0x000000b4             fp <= 4bed53b3
     903  1.5 0x000000b8             s3 <= 066a138a
     906  1.5 0x000000bc             s6 <= 9071badb
     907  1.5 0x000000c0             s6 <= 97daa3d7
     911  1.5 0x000000c4             s3 <= 91b0b05d
     912  1.5 0x000000c8             fp <= 9071badb
     913  1.5 0x000000cc             fp <= 97daa3d7
     914  1.5 0x000000d0             fp <= d5601b06
     915  1.5 0x000000d4             s3 <= 44d0ab5b
     918  1.5 0x000000d8             fp <= 19e4822e
     919  1.5 0x000000dc             fp <= 214d6b2a
     920  1.5 0x000000e0             fp <= 5ed2e259
     924  1.5 0x000000e4             s3 <= 1a024902
     925  1.5 0x000000e8             s4 <= 0000038f
     929  1.5 0x000000ec             s1 <= 44846ab7
     930  1.5 0x000000f0             s2 <= f8971375
     931  1.5 0x000000f4             s3 <= 1a024a8d
     932  1.5 0x000000f8             s4 <= 0000038f
     936  1.5 0x000000fc             s1 <= 44846e46
     937  1.5 0x00000100             s2 <= 0768f01a
     938  1.5 0x00000104             s3 <= 1a024902
     939  1.5 0x00000108             s5 <= 0000038f
     940  1.5 0x0000010c             t0 <= 00000000
     943  1.5 0x00000110             s1 <= 448471d5
     944  1.5 0x00000114             s2 <= 0768ec8b
     945  1.5 0x00000118             s3 <= 1a024a8d
     946  1.5 0x0000011c             s5 <= 0000038f
     947  1.5 0x00000120             t0 <= 00000000
     950  1.5 0x00000124             s1 <= 44847564
     951  1.5 0x00000128             s2 <= f8971704
     952  1.5 0x0000012c             s3 <= 1a024902
     953  1.5 0x00000130             t1 <= 00000008
     954  1.5 0x00000134               
     955  1.5 0x00000048             fp <= 1699d190
     956  1.5 0x0000004c             s1 <= 9cc65208
     957  1.5 0x00000050             s2 <= 8e21ce1e
     958  1.5 0x00000054             s3 <= 000ca9e1
     959  1.5 0x00000058             s4 <= 630d0a19
     960  1.5 0x0000005c             s5 <= 503daff0
     961  1.5 0x00000060             fp <= b3602398
     965  1.5 0x00000064             s2 <= dac1aa86
     966  1.5 0x00000068             s3 <= b36c8a79
     967  1.5 0x0000006c             s4 <= 166d2db1
     968  1.5 0x00000070             s5 <= 9cdd8c58
     969  1.5 0x00000074             fp <= 502675a0
     970  1.5 0x00000078             s2 <= 7564cb1a
     973  1.5 0x0000007c             s3 <= e34affd9
     974  1.5 0x00000080             s4 <= 6693a351
     975  1.5 0x00000084             s5 <= b348e948
     976  1.5 0x00000088             fp <= 0000038f
     980  1.5 0x0000008c             s2 <= 7564c78b
     981  1.5 0x00000090             s3 <= e34afc56
     982  1.5 0x00000094             s4 <= 6693a6e0
     983  1.5 0x00000098             s5 <= b348e5b9
     984  1.5 0x0000009c             fp <= 0000038f
     988  1.5 0x000000a0             s2 <= 8a9b3c04
     989  1.5 0x000000a4             s3 <= e34affd9
     990  1.5 0x000000a8             s4 <= 6693aa6f
     991  1.5 0x000000ac             s5 <= 4cb71dd6
     992  1.5 0x000000b0             fp <= 9cc65597
     993  1.5 0x000000b4             fp <= 122b1993
     994  1.5 0x000000b8             s3 <= f161e64a
     997  1.5 0x000000bc             s6 <= aef16b9b
     998  1.5 0x000000c0             s6 <= 24562f97
    1002  1.5 0x000000c4             s3 <= d537c9dd
    1003  1.5 0x000000c8             fp <= aef16b9b
    1004  1.5 0x000000cc             fp <= 24562f97
    1005  1.5 0x000000d0             fp <= 8ae9da06
    1006  1.5 0x000000d4             s3 <= 5fde13db
    1009  1.5 0x000000d8             fp <= 27b02c0e
    1010  1.5 0x000000dc             fp <= 9d14f00a
    1011  1.5 0x000000e0             fp <= 03a89a79
    1015  1.5 0x000000e4             s3 <= 5c7689a2
    1016  1.5 0x000000e8             s4 <= 0000038f
    1020  1.5 0x000000ec             s1 <= 9cc65597
    1021  1.5 0x000000f0             s2 <= 8a9b3875
    1022  1.5 0x000000f4             s3 <= 5c768a2d
    1023  1.5 0x000000f8             s4 <= 0000038f
    1027  1.5 0x000000fc             s1 <= 9cc65926
    1028  1.5 0x00000100             s2 <= 7564cb1a
    1029  1.5 0x00000104             s3 <= 5c7689a2
    1030  1.5 0x00000108             s5 <= 0000038f
    1031  1.5 0x0000010c             t0 <= 00000000
    1034  1.5 0x00000110             s1 <= 9cc65cb5
    1035  1.5 0x00000114             s2 <= 7564c78b
    1036  1.5 0x00000118             s3 <= 5c768a2d
    1037  1.5 0x0000011c             s5 <= 0000038f
    1038  1.5 0x00000120             t0 <= 00000000
    1041  1.5 0x00000124             s1 <= 9cc66044
    1042  1.5 0x00000128             s2 <= 8a9b3c04
    1043  1.5 0x0000012c             s3 <= 5c7689a2
    1044  1.5 0x00000130             t1 <= 00000009
    1045  1.5 0x00000134               
    1046  1.5 0x00000048             fp <= e2d57110
    1047  1.5 0x0000004c             s1 <= e3321e88
    1048  1.5 0x00000050             s2 <= 09d3c77e
    1049  1.5 0x00000054             s3 <= 000ca9e1
    1050  1.5 0x00000058             s4 <= 4eb35a59
    1051  1.5 0x0000005c             s5 <= 3707a070
    1052  1.5 0x00000060             fp <= c6078f98
    1056  1.5 0x00000064             s2 <= 43cc37e6
    1057  1.5 0x00000068             s3 <= c60b2679
    1058  1.5 0x0000006c             s4 <= 14bae9f1
    1059  1.5 0x00000070             s5 <= 710010d8
    1060  1.5 0x00000074             fp <= a939ae20
    1061  1.5 0x00000078             s2 <= 656d763a
    1064  1.5 0x0000007c             s3 <= 6f328859
    1065  1.5 0x00000080             s4 <= bdf49811
    1066  1.5 0x00000084             s5 <= 38399d48
    1067  1.5 0x00000088             fp <= 0000038f
    1071  1.5 0x0000008c             s2 <= 656d72ab
    1072  1.5 0x00000090             s3 <= 6f328bd6
    1073  1.5 0x00000094             s4 <= bdf49ba0
    1074  1.5 0x00000098             s5 <= 383999b9
    1075  1.5 0x0000009c             fp <= 0000038f
    1079  1.5 0x000000a0             s2 <= 9a9290e4
    1080  1.5 0x000000a4             s3 <= 6f328859
    1081  1.5 0x000000a8             s4 <= bdf49f2f
    1082  1.5 0x000000ac             s5 <= c7c669d6
    1083  1.5 0x000000b0             fp <= e3322217
    1084  1.5 0x000000b4             fp <= 489f9133
    1085  1.5 0x000000b8             s3 <= 27ad196a
    1088  1.5 0x000000bc             s6 <= 2bd1afbb
    1089  1.5 0x000000c0             s6 <= 913f1ed7
    1093  1.5 0x000000c4             s3 <= b69207bd
    1094  1.5 0x000000c8             fp <= 2bd1afbb
    1095  1.5 0x000000cc             fp <= 913f1ed7
    1096  1.5 0x000000d0             fp <= 4f33be06
    1097  1.5 0x000000d4             s3 <= f9a1b9bb
    1100  1.5 0x000000d8             fp <= 3265dc8e
    1101  1.5 0x000000dc             fp <= 97d34baa
    1102  1.5 0x000000e0             fp <= 55c7ead9
    1106  1.5 0x000000e4             s3 <= ac665362
    1107  1.5 0x000000e8             s4 <= 0000038f
    1111  1.5 0x000000ec             s1 <= e3322217
    1112  1.5 0x000000f0             s2 <= 9a928d55
    1113  1.5 0x000000f4             s3 <= ac6650ed
    1114  1.5 0x000000f8             s4 <= 0000038f
    1118  1.5 0x000000fc             s1 <= e33225a6
    1119  1.5 0x00000100             s2 <= 656d763a
    1120  1.5 0x00000104             s3 <= ac665362
    1121  1.5 0x00000108             s5 <= 0000038f
    1122  1.5 0x0000010c             t0 <= 00000000
    1125  1.5 0x00000110             s1 <= e3322935
    1126  1.5 0x00000114             s2 <= 656d72ab
    1127  1.5 0x00000118             s3 <= ac6650ed
    1128  1.5 0x0000011c             s5 <= 0000038f
    1129  1.5 0x00000120             t0 <= 00000000
    1132  1.5 0x00000124             s1 <= e3322cc4
    1133  1.5 0x00000128             s2 <= 9a9290e4
    1134  1.5 0x0000012c             s3 <= ac665362
    1135  1.5 0x00000130             t1 <= 0000000a
    1136  1.5 0x00000134               
    1141  1.5 0x00000138             sp <= 00002ffc
    1142  1.5 0x0000013c               
    1147  1.5 0x00000010               
$finish called at time : 22625332 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 9460.121 ; gain = 0.000 ; free physical = 3892 ; free virtual = 19242
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 9460.121 ; gain = 0.000 ; free physical = 3892 ; free virtual = 19242
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 9460.121 ; gain = 0.000 ; free physical = 3892 ; free virtual = 19242
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 9475.133 ; gain = 0.000 ; free physical = 3944 ; free virtual = 19304
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     210  2.2 0x00000020               mem[00000000] <= 0000038f
     211  2.1 0x00000024             a1 <= 0000000a
     212  2.0 0x00000028             t1 <= 00000000
     213  1.9 0x0000002c             fp <= 000004d2
     214  1.8 0x00000030             s1 <= 00000224
     215  1.7 0x00000034             s2 <= 00001000
     216  1.7 0x00000038             s2 <= 00000911
     217  1.6 0x0000003c             s3 <= 000003b4
     218  1.6 0x00000040             s4 <= 00000306
     219  1.6 0x00000044             s5 <= 000001b0
     220  1.5 0x00000048             fp <= 00136864
     221  1.5 0x0000004c             s1 <= 002192f4
     222  1.5 0x00000050             s2 <= 000b3238
     223  1.4 0x00000054             s3 <= 00051a20
     224  1.4 0x00000058             s4 <= 00000000
     225  1.4 0x0000005c             s5 <= 00000000
     226  1.4 0x00000060             fp <= 0034fb58
     227  1.4 0x00000064             s2 <= ffd636e0
     230  1.4 0x00000068             s3 <= 0031e178
     231  1.4 0x0000006c             s4 <= 0034fb58
     232  1.4 0x00000070             s5 <= ffcb04a8
     233  1.4 0x00000074             fp <= 00568e4c
     234  1.4 0x00000078             s2 <= 0080576c
     237  1.4 0x0000007c             s3 <= 00676f34
     238  1.4 0x00000080             s4 <= 008b89a4
     239  1.4 0x00000084             s5 <= 008b89a4
     240  1.4 0x00000088             fp <= xxxxxxxx
[        241] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        242] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        243] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        244] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     244  1.4 0x0000008c             s2 <= xxxxxxxx
     245  1.4 0x00000090             s3 <= xxxxxxxx
[        246] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        246] Warning: read undefined value xxxxxxxx from x18 on port rs1
     246  1.4 0x00000094             s4 <= xxxxxxxx
[        247] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        247] Warning: read undefined value xxxxxxxx from x18 on port rs1
     247  1.4 0x00000098             s5 <= xxxxxxxx
[        248] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        248] Warning: read undefined value xxxxxxxx from x18 on port rs1
     248  1.4 0x0000009c             fp <= xxxxxxxx
[        249] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        249] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        250] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        250] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        251] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        251] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        252] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        252] Warning: read undefined value xxxxxxxx from x21 on port rs1
     252  1.5 0x000000a0             s2 <= xxxxxxxx
[        253] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     253  1.4 0x000000a4             s3 <= xxxxxxxx
[        254] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        254] Warning: read undefined value xxxxxxxx from x18 on port rs1
     254  1.4 0x000000a8             s4 <= xxxxxxxx
[        255] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        255] Warning: read undefined value xxxxxxxx from x19 on port rs1
     255  1.4 0x000000ac             s5 <= xxxxxxxx
[        256] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     256  1.4 0x000000b0             fp <= xxxxxxxx
[        257] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     257  1.4 0x000000b4             fp <= xxxxxxxx
[        258] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     258  1.4 0x000000b8             s3 <= xxxxxxxx
[        259] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        260] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        261] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     261  1.4 0x000000bc             s6 <= xxxxxxxx
[        262] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        262] Warning: read undefined value xxxxxxxx from x18 on port rs1
     262  1.4 0x000000c0             s6 <= xxxxxxxx
[        263] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        263] Warning: read undefined value xxxxxxxx from x20 on port rs1
     263  1.4 0x000000c4             s3 <= xxxxxxxx
[        264] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        264] Warning: read undefined value xxxxxxxx from x19 on port rs1
     264  1.4 0x000000c8             fp <= xxxxxxxx
[        265] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     265  1.4 0x000000cc             fp <= xxxxxxxx
[        266] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     266  1.4 0x000000d0             fp <= xxxxxxxx
[        267] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     267  1.4 0x000000d4             s3 <= xxxxxxxx
[        268] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        268] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        269] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        269] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        270] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        270] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     270  1.4 0x000000d8             fp <= xxxxxxxx
     271  1.4 0x000000dc             fp <= xxxxxxxx
[        272] Warning: read undefined value xxxxxxxx from x20 on port rs1
     272  1.4 0x000000e0             fp <= xxxxxxxx
[        273] Warning: read undefined value xxxxxxxx from x20 on port rs1
     273  1.4 0x000000e4             s3 <= xxxxxxxx
[        274] Warning: read undefined value xxxxxxxx from x20 on port rs1
     274  1.4 0x000000e8             s4 <= xxxxxxxx
[        275] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        276] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        276] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        277] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        277] Warning: read undefined value xxxxxxxx from x20 on port rs1
     278  1.4 0x000000ec             s1 <= xxxxxxxx
[        279] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        279] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     279  1.4 0x000000f0             s2 <= xxxxxxxx
[        280] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        280] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     280  1.4 0x000000f4             s3 <= xxxxxxxx
[        281] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        281] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     281  1.4 0x000000f8             s4 <= xxxxxxxx
[        282] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        282] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        283] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        283] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        284] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        284] Warning: read undefined value xxxxxxxx from x19 on port rs1
     285  1.4 0x000000fc             s1 <= xxxxxxxx
     286  1.4 0x00000100             s2 <= xxxxxxxx
[        287] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        287] Warning: read undefined value xxxxxxxx from x21 on port rs1
     287  1.4 0x00000104             s3 <= xxxxxxxx
[        288] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        288] Warning: read undefined value xxxxxxxx from x21 on port rs1
     288  1.4 0x00000108             s5 <= xxxxxxxx
[        289] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        289] Warning: read undefined value xxxxxxxx from x21 on port rs1
     289  1.4 0x0000010c             t0 <= 00000000
[        290] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        290] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        291] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        291] Warning: read undefined value xxxxxxxx from x21 on port rs1
     292  1.4 0x00000110             s1 <= xxxxxxxx
     293  1.4 0x00000114             s2 <= xxxxxxxx
[        294] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        294] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     294  1.4 0x00000118             s3 <= xxxxxxxx
[        295] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        295] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     295  1.4 0x0000011c             s5 <= xxxxxxxx
[        296] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        296] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     296  1.4 0x00000120             t0 <= 00000000
[        297] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        297] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        298] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        298] Warning: read undefined value xxxxxxxx from x19 on port rs1
     299  1.4 0x00000124             s1 <= xxxxxxxx
     300  1.4 0x00000128             s2 <= xxxxxxxx
     301  1.4 0x0000012c             s3 <= xxxxxxxx
     302  1.4 0x00000130             t1 <= 00000001
     303  1.4 0x00000134               
[        305] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        305] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        306] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        306] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        307] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        307] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        308] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        308] Warning: read undefined value xxxxxxxx from x21 on port rs1
     308  1.4 0x00000048             fp <= xxxxxxxx
[        309] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        309] Warning: read undefined value xxxxxxxx from x22 on port rs1
     309  1.4 0x0000004c             s1 <= xxxxxxxx
[        310] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        310] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     310  1.4 0x00000050             s2 <= xxxxxxxx
[        311] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        311] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     311  1.4 0x00000054             s3 <= xxxxxxxx
[        312] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        312] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     312  1.4 0x00000058             s4 <= xxxxxxxx
[        313] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        313] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     313  1.4 0x0000005c             s5 <= xxxxxxxx
[        314] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        314] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     314  1.4 0x00000060             fp <= xxxxxxxx
[        315] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        315] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     315  1.4 0x00000064             s2 <= xxxxxxxx
[        316] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        316] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        317] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        317] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        318] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        318] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     318  1.4 0x00000068             s3 <= xxxxxxxx
[        319] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        319] Warning: read undefined value xxxxxxxx from x18 on port rs1
     319  1.4 0x0000006c             s4 <= xxxxxxxx
[        320] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        320] Warning: read undefined value xxxxxxxx from x19 on port rs1
     320  1.4 0x00000070             s5 <= xxxxxxxx
[        321] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        321] Warning: read undefined value xxxxxxxx from x19 on port rs1
     321  1.4 0x00000074             fp <= xxxxxxxx
[        322] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        322] Warning: read undefined value xxxxxxxx from x19 on port rs1
     322  1.4 0x00000078             s2 <= xxxxxxxx
[        323] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        323] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        324] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        324] Warning: read undefined value xxxxxxxx from x21 on port rs1
     325  1.4 0x0000007c             s3 <= xxxxxxxx
[        326] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        326] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     326  1.4 0x00000080             s4 <= xxxxxxxx
[        327] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        327] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     327  1.4 0x00000084             s5 <= xxxxxxxx
[        328] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        328] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     328  1.4 0x00000088             fp <= xxxxxxxx
[        329] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        329] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        330] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        330] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        331] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        331] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        332] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        332] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     332  1.4 0x0000008c             s2 <= xxxxxxxx
     333  1.4 0x00000090             s3 <= xxxxxxxx
[        334] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        334] Warning: read undefined value xxxxxxxx from x18 on port rs1
     334  1.4 0x00000094             s4 <= xxxxxxxx
[        335] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        335] Warning: read undefined value xxxxxxxx from x18 on port rs1
     335  1.4 0x00000098             s5 <= xxxxxxxx
[        336] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        336] Warning: read undefined value xxxxxxxx from x18 on port rs1
     336  1.4 0x0000009c             fp <= xxxxxxxx
[        337] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        337] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        338] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        338] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        339] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        339] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        340] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        340] Warning: read undefined value xxxxxxxx from x21 on port rs1
     340  1.4 0x000000a0             s2 <= xxxxxxxx
[        341] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        341] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     341  1.4 0x000000a4             s3 <= xxxxxxxx
[        342] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        342] Warning: read undefined value xxxxxxxx from x18 on port rs1
     342  1.4 0x000000a8             s4 <= xxxxxxxx
[        343] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        343] Warning: read undefined value xxxxxxxx from x19 on port rs1
     343  1.4 0x000000ac             s5 <= xxxxxxxx
[        344] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        344] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     344  1.4 0x000000b0             fp <= xxxxxxxx
[        345] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        345] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     345  1.4 0x000000b4             fp <= xxxxxxxx
[        346] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        346] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     346  1.4 0x000000b8             s3 <= xxxxxxxx
[        347] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        347] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        348] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        348] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        349] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        349] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     349  1.4 0x000000bc             s6 <= xxxxxxxx
[        350] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        350] Warning: read undefined value xxxxxxxx from x18 on port rs1
     350  1.4 0x000000c0             s6 <= xxxxxxxx
[        351] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        351] Warning: read undefined value xxxxxxxx from x20 on port rs1
     351  1.4 0x000000c4             s3 <= xxxxxxxx
[        352] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        352] Warning: read undefined value xxxxxxxx from x19 on port rs1
     352  1.4 0x000000c8             fp <= xxxxxxxx
[        353] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        353] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     353  1.4 0x000000cc             fp <= xxxxxxxx
[        354] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        354] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     354  1.4 0x000000d0             fp <= xxxxxxxx
[        355] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        355] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     355  1.4 0x000000d4             s3 <= xxxxxxxx
[        356] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        356] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        357] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        357] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        358] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        358] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     358  1.4 0x000000d8             fp <= xxxxxxxx
     359  1.4 0x000000dc             fp <= xxxxxxxx
[        360] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        360] Warning: read undefined value xxxxxxxx from x20 on port rs1
     360  1.4 0x000000e0             fp <= xxxxxxxx
[        361] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        361] Warning: read undefined value xxxxxxxx from x20 on port rs1
     361  1.4 0x000000e4             s3 <= xxxxxxxx
[        362] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        362] Warning: read undefined value xxxxxxxx from x20 on port rs1
     362  1.4 0x000000e8             s4 <= xxxxxxxx
[        363] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        363] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        364] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        364] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        365] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        365] Warning: read undefined value xxxxxxxx from x20 on port rs1
     366  1.4 0x000000ec             s1 <= xxxxxxxx
[        367] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        367] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     367  1.4 0x000000f0             s2 <= xxxxxxxx
[        368] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        368] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     368  1.4 0x000000f4             s3 <= xxxxxxxx
[        369] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        369] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     369  1.4 0x000000f8             s4 <= xxxxxxxx
[        370] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        370] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        371] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        371] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        372] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        372] Warning: read undefined value xxxxxxxx from x19 on port rs1
     373  1.4 0x000000fc             s1 <= xxxxxxxx
     374  1.4 0x00000100             s2 <= xxxxxxxx
[        375] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        375] Warning: read undefined value xxxxxxxx from x21 on port rs1
     375  1.4 0x00000104             s3 <= xxxxxxxx
[        376] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        376] Warning: read undefined value xxxxxxxx from x21 on port rs1
     376  1.4 0x00000108             s5 <= xxxxxxxx
[        377] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        377] Warning: read undefined value xxxxxxxx from x21 on port rs1
     377  1.4 0x0000010c             t0 <= 00000000
[        378] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        378] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        379] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        379] Warning: read undefined value xxxxxxxx from x21 on port rs1
     380  1.4 0x00000110             s1 <= xxxxxxxx
     381  1.4 0x00000114             s2 <= xxxxxxxx
[        382] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        382] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     382  1.4 0x00000118             s3 <= xxxxxxxx
[        383] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        383] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     383  1.4 0x0000011c             s5 <= xxxxxxxx
[        384] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        384] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     384  1.4 0x00000120             t0 <= 00000000
[        385] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        385] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        386] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        386] Warning: read undefined value xxxxxxxx from x19 on port rs1
     387  1.4 0x00000124             s1 <= xxxxxxxx
     388  1.4 0x00000128             s2 <= xxxxxxxx
[        389] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        389] Warning: read undefined value xxxxxxxx from x18 on port rs1
     389  1.4 0x0000012c             s3 <= xxxxxxxx
[        390] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        390] Warning: read undefined value xxxxxxxx from x19 on port rs1
     390  1.4 0x00000130             t1 <= 00000002
[        391] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        391] Warning: read undefined value xxxxxxxx from x20 on port rs1
     391  1.4 0x00000134               
[        392] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        392] Warning: read undefined value xxxxxxxx from x21 on port rs1
     392  1.4 0x00000048             fp <= xxxxxxxx
[        393] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        393] Warning: read undefined value xxxxxxxx from x22 on port rs1
     393  1.4 0x0000004c             s1 <= xxxxxxxx
[        394] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        394] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     394  1.4 0x00000050             s2 <= xxxxxxxx
[        395] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        395] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     395  1.4 0x00000054             s3 <= xxxxxxxx
[        396] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        396] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     396  1.4 0x00000058             s4 <= xxxxxxxx
[        397] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        397] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     397  1.4 0x0000005c             s5 <= xxxxxxxx
[        398] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        398] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     398  1.4 0x00000060             fp <= xxxxxxxx
[        399] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        399] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     399  1.4 0x00000064             s2 <= xxxxxxxx
[        400] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        400] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        401] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        401] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        402] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        402] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     402  1.4 0x00000068             s3 <= xxxxxxxx
[        403] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        403] Warning: read undefined value xxxxxxxx from x18 on port rs1
     403  1.4 0x0000006c             s4 <= xxxxxxxx
[        404] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        404] Warning: read undefined value xxxxxxxx from x19 on port rs1
     404  1.4 0x00000070             s5 <= xxxxxxxx
[        405] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        405] Warning: read undefined value xxxxxxxx from x19 on port rs1
     405  1.4 0x00000074             fp <= xxxxxxxx
[        406] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        406] Warning: read undefined value xxxxxxxx from x19 on port rs1
     406  1.4 0x00000078             s2 <= xxxxxxxx
[        407] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        407] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        408] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        408] Warning: read undefined value xxxxxxxx from x21 on port rs1
     409  1.4 0x0000007c             s3 <= xxxxxxxx
[        410] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        410] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     410  1.4 0x00000080             s4 <= xxxxxxxx
[        411] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        411] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     411  1.4 0x00000084             s5 <= xxxxxxxx
[        412] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        412] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     412  1.4 0x00000088             fp <= xxxxxxxx
[        413] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        413] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        414] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        414] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        415] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        415] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        416] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        416] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     416  1.4 0x0000008c             s2 <= xxxxxxxx
     417  1.4 0x00000090             s3 <= xxxxxxxx
[        418] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        418] Warning: read undefined value xxxxxxxx from x18 on port rs1
     418  1.4 0x00000094             s4 <= xxxxxxxx
[        419] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        419] Warning: read undefined value xxxxxxxx from x18 on port rs1
     419  1.4 0x00000098             s5 <= xxxxxxxx
[        420] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        420] Warning: read undefined value xxxxxxxx from x18 on port rs1
     420  1.4 0x0000009c             fp <= xxxxxxxx
[        421] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        421] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        422] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        422] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        423] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        423] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        424] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        424] Warning: read undefined value xxxxxxxx from x21 on port rs1
     424  1.4 0x000000a0             s2 <= xxxxxxxx
[        425] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        425] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     425  1.4 0x000000a4             s3 <= xxxxxxxx
[        426] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        426] Warning: read undefined value xxxxxxxx from x18 on port rs1
     426  1.4 0x000000a8             s4 <= xxxxxxxx
[        427] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        427] Warning: read undefined value xxxxxxxx from x19 on port rs1
     427  1.4 0x000000ac             s5 <= xxxxxxxx
[        428] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        428] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     428  1.4 0x000000b0             fp <= xxxxxxxx
[        429] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        429] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     429  1.4 0x000000b4             fp <= xxxxxxxx
[        430] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        430] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     430  1.4 0x000000b8             s3 <= xxxxxxxx
[        431] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        431] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        432] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        432] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        433] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        433] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     433  1.4 0x000000bc             s6 <= xxxxxxxx
[        434] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        434] Warning: read undefined value xxxxxxxx from x18 on port rs1
     434  1.4 0x000000c0             s6 <= xxxxxxxx
[        435] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        435] Warning: read undefined value xxxxxxxx from x20 on port rs1
     435  1.4 0x000000c4             s3 <= xxxxxxxx
[        436] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        436] Warning: read undefined value xxxxxxxx from x19 on port rs1
     436  1.4 0x000000c8             fp <= xxxxxxxx
[        437] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        437] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     437  1.4 0x000000cc             fp <= xxxxxxxx
[        438] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        438] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     438  1.4 0x000000d0             fp <= xxxxxxxx
[        439] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        439] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     439  1.4 0x000000d4             s3 <= xxxxxxxx
[        440] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        440] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        441] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        441] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        442] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        442] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     442  1.4 0x000000d8             fp <= xxxxxxxx
     443  1.4 0x000000dc             fp <= xxxxxxxx
[        444] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        444] Warning: read undefined value xxxxxxxx from x20 on port rs1
     444  1.4 0x000000e0             fp <= xxxxxxxx
[        445] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        445] Warning: read undefined value xxxxxxxx from x20 on port rs1
     445  1.4 0x000000e4             s3 <= xxxxxxxx
[        446] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        446] Warning: read undefined value xxxxxxxx from x20 on port rs1
     446  1.4 0x000000e8             s4 <= xxxxxxxx
[        447] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        447] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        448] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        448] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        449] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        449] Warning: read undefined value xxxxxxxx from x20 on port rs1
     450  1.4 0x000000ec             s1 <= xxxxxxxx
[        451] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        451] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     451  1.4 0x000000f0             s2 <= xxxxxxxx
[        452] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        452] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     452  1.4 0x000000f4             s3 <= xxxxxxxx
[        453] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        453] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     453  1.4 0x000000f8             s4 <= xxxxxxxx
[        454] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        454] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        455] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        455] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        456] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        456] Warning: read undefined value xxxxxxxx from x19 on port rs1
     457  1.4 0x000000fc             s1 <= xxxxxxxx
     458  1.4 0x00000100             s2 <= xxxxxxxx
[        459] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        459] Warning: read undefined value xxxxxxxx from x21 on port rs1
     459  1.4 0x00000104             s3 <= xxxxxxxx
[        460] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        460] Warning: read undefined value xxxxxxxx from x21 on port rs1
     460  1.4 0x00000108             s5 <= xxxxxxxx
[        461] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        461] Warning: read undefined value xxxxxxxx from x21 on port rs1
     461  1.4 0x0000010c             t0 <= 00000000
[        462] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        462] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        463] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        463] Warning: read undefined value xxxxxxxx from x21 on port rs1
     464  1.4 0x00000110             s1 <= xxxxxxxx
     465  1.4 0x00000114             s2 <= xxxxxxxx
[        466] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        466] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     466  1.4 0x00000118             s3 <= xxxxxxxx
[        467] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        467] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     467  1.4 0x0000011c             s5 <= xxxxxxxx
[        468] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        468] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     468  1.4 0x00000120             t0 <= 00000000
[        469] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        469] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        470] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        470] Warning: read undefined value xxxxxxxx from x19 on port rs1
     471  1.4 0x00000124             s1 <= xxxxxxxx
     472  1.4 0x00000128             s2 <= xxxxxxxx
[        473] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        473] Warning: read undefined value xxxxxxxx from x18 on port rs1
     473  1.4 0x0000012c             s3 <= xxxxxxxx
[        474] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        474] Warning: read undefined value xxxxxxxx from x19 on port rs1
     474  1.4 0x00000130             t1 <= 00000003
[        475] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        475] Warning: read undefined value xxxxxxxx from x20 on port rs1
     475  1.4 0x00000134               
[        476] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        476] Warning: read undefined value xxxxxxxx from x21 on port rs1
     476  1.4 0x00000048             fp <= xxxxxxxx
[        477] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        477] Warning: read undefined value xxxxxxxx from x22 on port rs1
     477  1.4 0x0000004c             s1 <= xxxxxxxx
[        478] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        478] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     478  1.4 0x00000050             s2 <= xxxxxxxx
[        479] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        479] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     479  1.4 0x00000054             s3 <= xxxxxxxx
[        480] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        480] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     480  1.4 0x00000058             s4 <= xxxxxxxx
[        481] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        481] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     481  1.4 0x0000005c             s5 <= xxxxxxxx
[        482] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        482] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     482  1.4 0x00000060             fp <= xxxxxxxx
[        483] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        483] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     483  1.4 0x00000064             s2 <= xxxxxxxx
[        484] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        484] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        485] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        485] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        486] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        486] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     486  1.4 0x00000068             s3 <= xxxxxxxx
[        487] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        487] Warning: read undefined value xxxxxxxx from x18 on port rs1
     487  1.4 0x0000006c             s4 <= xxxxxxxx
[        488] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        488] Warning: read undefined value xxxxxxxx from x19 on port rs1
     488  1.4 0x00000070             s5 <= xxxxxxxx
[        489] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        489] Warning: read undefined value xxxxxxxx from x19 on port rs1
     489  1.4 0x00000074             fp <= xxxxxxxx
[        490] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        490] Warning: read undefined value xxxxxxxx from x19 on port rs1
     490  1.4 0x00000078             s2 <= xxxxxxxx
[        491] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        491] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        492] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        492] Warning: read undefined value xxxxxxxx from x21 on port rs1
     493  1.4 0x0000007c             s3 <= xxxxxxxx
[        494] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        494] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     494  1.4 0x00000080             s4 <= xxxxxxxx
[        495] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        495] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     495  1.4 0x00000084             s5 <= xxxxxxxx
[        496] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        496] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     496  1.4 0x00000088             fp <= xxxxxxxx
[        497] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        497] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        498] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        498] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        499] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        499] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        500] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        500] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     500  1.4 0x0000008c             s2 <= xxxxxxxx
     501  1.4 0x00000090             s3 <= xxxxxxxx
[        502] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        502] Warning: read undefined value xxxxxxxx from x18 on port rs1
     502  1.4 0x00000094             s4 <= xxxxxxxx
[        503] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        503] Warning: read undefined value xxxxxxxx from x18 on port rs1
     503  1.4 0x00000098             s5 <= xxxxxxxx
[        504] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        504] Warning: read undefined value xxxxxxxx from x18 on port rs1
     504  1.4 0x0000009c             fp <= xxxxxxxx
[        505] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        505] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        506] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        506] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        507] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        507] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        508] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        508] Warning: read undefined value xxxxxxxx from x21 on port rs1
     508  1.4 0x000000a0             s2 <= xxxxxxxx
[        509] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        509] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     509  1.4 0x000000a4             s3 <= xxxxxxxx
[        510] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        510] Warning: read undefined value xxxxxxxx from x18 on port rs1
     510  1.4 0x000000a8             s4 <= xxxxxxxx
[        511] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        511] Warning: read undefined value xxxxxxxx from x19 on port rs1
     511  1.4 0x000000ac             s5 <= xxxxxxxx
[        512] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        512] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     512  1.4 0x000000b0             fp <= xxxxxxxx
[        513] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        513] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     513  1.4 0x000000b4             fp <= xxxxxxxx
[        514] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        514] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     514  1.4 0x000000b8             s3 <= xxxxxxxx
[        515] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        515] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        516] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        516] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        517] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        517] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     517  1.4 0x000000bc             s6 <= xxxxxxxx
[        518] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        518] Warning: read undefined value xxxxxxxx from x18 on port rs1
     518  1.4 0x000000c0             s6 <= xxxxxxxx
[        519] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        519] Warning: read undefined value xxxxxxxx from x20 on port rs1
     519  1.4 0x000000c4             s3 <= xxxxxxxx
[        520] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        520] Warning: read undefined value xxxxxxxx from x19 on port rs1
     520  1.4 0x000000c8             fp <= xxxxxxxx
[        521] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        521] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     521  1.4 0x000000cc             fp <= xxxxxxxx
[        522] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        522] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     522  1.4 0x000000d0             fp <= xxxxxxxx
[        523] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        523] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     523  1.4 0x000000d4             s3 <= xxxxxxxx
[        524] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        524] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        525] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        525] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        526] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        526] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     526  1.4 0x000000d8             fp <= xxxxxxxx
     527  1.4 0x000000dc             fp <= xxxxxxxx
[        528] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        528] Warning: read undefined value xxxxxxxx from x20 on port rs1
     528  1.4 0x000000e0             fp <= xxxxxxxx
[        529] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        529] Warning: read undefined value xxxxxxxx from x20 on port rs1
     529  1.4 0x000000e4             s3 <= xxxxxxxx
[        530] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        530] Warning: read undefined value xxxxxxxx from x20 on port rs1
     530  1.4 0x000000e8             s4 <= xxxxxxxx
[        531] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        531] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        532] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        532] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        533] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        533] Warning: read undefined value xxxxxxxx from x20 on port rs1
     534  1.4 0x000000ec             s1 <= xxxxxxxx
[        535] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        535] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     535  1.4 0x000000f0             s2 <= xxxxxxxx
[        536] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        536] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     536  1.4 0x000000f4             s3 <= xxxxxxxx
[        537] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        537] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     537  1.4 0x000000f8             s4 <= xxxxxxxx
[        538] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        538] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        539] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        539] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        540] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        540] Warning: read undefined value xxxxxxxx from x19 on port rs1
     541  1.4 0x000000fc             s1 <= xxxxxxxx
     542  1.4 0x00000100             s2 <= xxxxxxxx
[        543] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        543] Warning: read undefined value xxxxxxxx from x21 on port rs1
     543  1.4 0x00000104             s3 <= xxxxxxxx
[        544] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        544] Warning: read undefined value xxxxxxxx from x21 on port rs1
     544  1.4 0x00000108             s5 <= xxxxxxxx
[        545] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        545] Warning: read undefined value xxxxxxxx from x21 on port rs1
     545  1.4 0x0000010c             t0 <= 00000000
[        546] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        546] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        547] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        547] Warning: read undefined value xxxxxxxx from x21 on port rs1
     548  1.4 0x00000110             s1 <= xxxxxxxx
     549  1.4 0x00000114             s2 <= xxxxxxxx
[        550] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        550] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     550  1.4 0x00000118             s3 <= xxxxxxxx
[        551] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        551] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     551  1.4 0x0000011c             s5 <= xxxxxxxx
[        552] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        552] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     552  1.4 0x00000120             t0 <= 00000000
[        553] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        553] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        554] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        554] Warning: read undefined value xxxxxxxx from x19 on port rs1
     555  1.4 0x00000124             s1 <= xxxxxxxx
     556  1.4 0x00000128             s2 <= xxxxxxxx
[        557] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        557] Warning: read undefined value xxxxxxxx from x18 on port rs1
     557  1.4 0x0000012c             s3 <= xxxxxxxx
[        558] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        558] Warning: read undefined value xxxxxxxx from x19 on port rs1
     558  1.4 0x00000130             t1 <= 00000004
[        559] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        559] Warning: read undefined value xxxxxxxx from x20 on port rs1
     559  1.4 0x00000134               
[        560] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        560] Warning: read undefined value xxxxxxxx from x21 on port rs1
     560  1.4 0x00000048             fp <= xxxxxxxx
[        561] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        561] Warning: read undefined value xxxxxxxx from x22 on port rs1
     561  1.4 0x0000004c             s1 <= xxxxxxxx
[        562] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        562] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     562  1.4 0x00000050             s2 <= xxxxxxxx
[        563] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        563] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     563  1.4 0x00000054             s3 <= xxxxxxxx
[        564] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        564] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     564  1.4 0x00000058             s4 <= xxxxxxxx
[        565] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        565] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     565  1.4 0x0000005c             s5 <= xxxxxxxx
[        566] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        566] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     566  1.4 0x00000060             fp <= xxxxxxxx
[        567] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        567] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     567  1.4 0x00000064             s2 <= xxxxxxxx
[        568] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        568] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        569] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        569] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        570] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        570] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     570  1.4 0x00000068             s3 <= xxxxxxxx
[        571] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        571] Warning: read undefined value xxxxxxxx from x18 on port rs1
     571  1.4 0x0000006c             s4 <= xxxxxxxx
[        572] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        572] Warning: read undefined value xxxxxxxx from x19 on port rs1
     572  1.4 0x00000070             s5 <= xxxxxxxx
[        573] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        573] Warning: read undefined value xxxxxxxx from x19 on port rs1
     573  1.4 0x00000074             fp <= xxxxxxxx
[        574] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        574] Warning: read undefined value xxxxxxxx from x19 on port rs1
     574  1.4 0x00000078             s2 <= xxxxxxxx
[        575] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        575] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        576] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        576] Warning: read undefined value xxxxxxxx from x21 on port rs1
     577  1.4 0x0000007c             s3 <= xxxxxxxx
[        578] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        578] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     578  1.4 0x00000080             s4 <= xxxxxxxx
[        579] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        579] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     579  1.4 0x00000084             s5 <= xxxxxxxx
[        580] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        580] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     580  1.4 0x00000088             fp <= xxxxxxxx
[        581] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        581] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        582] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        582] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        583] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        583] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        584] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        584] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     584  1.4 0x0000008c             s2 <= xxxxxxxx
     585  1.4 0x00000090             s3 <= xxxxxxxx
[        586] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        586] Warning: read undefined value xxxxxxxx from x18 on port rs1
     586  1.4 0x00000094             s4 <= xxxxxxxx
[        587] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        587] Warning: read undefined value xxxxxxxx from x18 on port rs1
     587  1.4 0x00000098             s5 <= xxxxxxxx
[        588] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        588] Warning: read undefined value xxxxxxxx from x18 on port rs1
     588  1.4 0x0000009c             fp <= xxxxxxxx
[        589] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        589] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        590] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        590] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        591] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        591] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        592] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        592] Warning: read undefined value xxxxxxxx from x21 on port rs1
     592  1.4 0x000000a0             s2 <= xxxxxxxx
[        593] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        593] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     593  1.4 0x000000a4             s3 <= xxxxxxxx
[        594] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        594] Warning: read undefined value xxxxxxxx from x18 on port rs1
     594  1.4 0x000000a8             s4 <= xxxxxxxx
[        595] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        595] Warning: read undefined value xxxxxxxx from x19 on port rs1
     595  1.4 0x000000ac             s5 <= xxxxxxxx
[        596] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        596] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     596  1.4 0x000000b0             fp <= xxxxxxxx
[        597] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        597] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     597  1.4 0x000000b4             fp <= xxxxxxxx
[        598] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        598] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     598  1.4 0x000000b8             s3 <= xxxxxxxx
[        599] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        599] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        600] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        600] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        601] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        601] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     601  1.4 0x000000bc             s6 <= xxxxxxxx
[        602] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        602] Warning: read undefined value xxxxxxxx from x18 on port rs1
     602  1.4 0x000000c0             s6 <= xxxxxxxx
[        603] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        603] Warning: read undefined value xxxxxxxx from x20 on port rs1
     603  1.4 0x000000c4             s3 <= xxxxxxxx
[        604] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        604] Warning: read undefined value xxxxxxxx from x19 on port rs1
     604  1.4 0x000000c8             fp <= xxxxxxxx
[        605] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        605] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     605  1.4 0x000000cc             fp <= xxxxxxxx
[        606] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        606] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     606  1.4 0x000000d0             fp <= xxxxxxxx
[        607] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        607] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     607  1.4 0x000000d4             s3 <= xxxxxxxx
[        608] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        608] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        609] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        609] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        610] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        610] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     610  1.4 0x000000d8             fp <= xxxxxxxx
     611  1.4 0x000000dc             fp <= xxxxxxxx
[        612] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        612] Warning: read undefined value xxxxxxxx from x20 on port rs1
     612  1.4 0x000000e0             fp <= xxxxxxxx
[        613] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        613] Warning: read undefined value xxxxxxxx from x20 on port rs1
     613  1.4 0x000000e4             s3 <= xxxxxxxx
[        614] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        614] Warning: read undefined value xxxxxxxx from x20 on port rs1
     614  1.4 0x000000e8             s4 <= xxxxxxxx
[        615] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        615] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        616] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        616] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        617] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        617] Warning: read undefined value xxxxxxxx from x20 on port rs1
     618  1.4 0x000000ec             s1 <= xxxxxxxx
[        619] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        619] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     619  1.4 0x000000f0             s2 <= xxxxxxxx
[        620] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        620] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     620  1.4 0x000000f4             s3 <= xxxxxxxx
[        621] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        621] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     621  1.4 0x000000f8             s4 <= xxxxxxxx
[        622] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        622] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        623] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        623] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        624] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        624] Warning: read undefined value xxxxxxxx from x19 on port rs1
     625  1.4 0x000000fc             s1 <= xxxxxxxx
     626  1.4 0x00000100             s2 <= xxxxxxxx
[        627] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        627] Warning: read undefined value xxxxxxxx from x21 on port rs1
     627  1.4 0x00000104             s3 <= xxxxxxxx
[        628] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        628] Warning: read undefined value xxxxxxxx from x21 on port rs1
     628  1.4 0x00000108             s5 <= xxxxxxxx
[        629] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        629] Warning: read undefined value xxxxxxxx from x21 on port rs1
     629  1.4 0x0000010c             t0 <= 00000000
[        630] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        630] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        631] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        631] Warning: read undefined value xxxxxxxx from x21 on port rs1
     632  1.4 0x00000110             s1 <= xxxxxxxx
     633  1.4 0x00000114             s2 <= xxxxxxxx
[        634] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        634] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     634  1.4 0x00000118             s3 <= xxxxxxxx
[        635] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        635] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     635  1.4 0x0000011c             s5 <= xxxxxxxx
[        636] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        636] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     636  1.4 0x00000120             t0 <= 00000000
[        637] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        637] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        638] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        638] Warning: read undefined value xxxxxxxx from x19 on port rs1
     639  1.4 0x00000124             s1 <= xxxxxxxx
     640  1.4 0x00000128             s2 <= xxxxxxxx
[        641] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        641] Warning: read undefined value xxxxxxxx from x18 on port rs1
     641  1.4 0x0000012c             s3 <= xxxxxxxx
[        642] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        642] Warning: read undefined value xxxxxxxx from x19 on port rs1
     642  1.4 0x00000130             t1 <= 00000005
[        643] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        643] Warning: read undefined value xxxxxxxx from x20 on port rs1
     643  1.4 0x00000134               
[        644] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        644] Warning: read undefined value xxxxxxxx from x21 on port rs1
     644  1.4 0x00000048             fp <= xxxxxxxx
[        645] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        645] Warning: read undefined value xxxxxxxx from x22 on port rs1
     645  1.4 0x0000004c             s1 <= xxxxxxxx
[        646] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        646] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     646  1.4 0x00000050             s2 <= xxxxxxxx
[        647] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        647] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     647  1.4 0x00000054             s3 <= xxxxxxxx
[        648] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        648] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     648  1.4 0x00000058             s4 <= xxxxxxxx
[        649] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        649] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     649  1.4 0x0000005c             s5 <= xxxxxxxx
[        650] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        650] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     650  1.4 0x00000060             fp <= xxxxxxxx
[        651] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        651] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     651  1.4 0x00000064             s2 <= xxxxxxxx
[        652] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        652] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        653] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        653] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        654] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        654] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     654  1.4 0x00000068             s3 <= xxxxxxxx
[        655] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        655] Warning: read undefined value xxxxxxxx from x18 on port rs1
     655  1.4 0x0000006c             s4 <= xxxxxxxx
[        656] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        656] Warning: read undefined value xxxxxxxx from x19 on port rs1
     656  1.4 0x00000070             s5 <= xxxxxxxx
[        657] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        657] Warning: read undefined value xxxxxxxx from x19 on port rs1
     657  1.4 0x00000074             fp <= xxxxxxxx
[        658] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        658] Warning: read undefined value xxxxxxxx from x19 on port rs1
     658  1.4 0x00000078             s2 <= xxxxxxxx
[        659] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        659] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        660] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        660] Warning: read undefined value xxxxxxxx from x21 on port rs1
     661  1.4 0x0000007c             s3 <= xxxxxxxx
[        662] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        662] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     662  1.4 0x00000080             s4 <= xxxxxxxx
[        663] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        663] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     663  1.4 0x00000084             s5 <= xxxxxxxx
[        664] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        664] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     664  1.4 0x00000088             fp <= xxxxxxxx
[        665] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        665] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        666] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        666] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        667] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        667] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        668] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        668] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     668  1.4 0x0000008c             s2 <= xxxxxxxx
     669  1.4 0x00000090             s3 <= xxxxxxxx
[        670] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        670] Warning: read undefined value xxxxxxxx from x18 on port rs1
     670  1.4 0x00000094             s4 <= xxxxxxxx
[        671] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        671] Warning: read undefined value xxxxxxxx from x18 on port rs1
     671  1.4 0x00000098             s5 <= xxxxxxxx
[        672] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        672] Warning: read undefined value xxxxxxxx from x18 on port rs1
     672  1.4 0x0000009c             fp <= xxxxxxxx
[        673] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        673] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        674] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        674] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        675] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        675] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        676] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        676] Warning: read undefined value xxxxxxxx from x21 on port rs1
     676  1.4 0x000000a0             s2 <= xxxxxxxx
[        677] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        677] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     677  1.4 0x000000a4             s3 <= xxxxxxxx
[        678] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        678] Warning: read undefined value xxxxxxxx from x18 on port rs1
     678  1.4 0x000000a8             s4 <= xxxxxxxx
[        679] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        679] Warning: read undefined value xxxxxxxx from x19 on port rs1
     679  1.4 0x000000ac             s5 <= xxxxxxxx
[        680] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        680] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     680  1.4 0x000000b0             fp <= xxxxxxxx
[        681] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        681] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     681  1.4 0x000000b4             fp <= xxxxxxxx
[        682] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        682] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     682  1.4 0x000000b8             s3 <= xxxxxxxx
[        683] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        683] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        684] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        684] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        685] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        685] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     685  1.4 0x000000bc             s6 <= xxxxxxxx
[        686] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        686] Warning: read undefined value xxxxxxxx from x18 on port rs1
     686  1.4 0x000000c0             s6 <= xxxxxxxx
[        687] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        687] Warning: read undefined value xxxxxxxx from x20 on port rs1
     687  1.4 0x000000c4             s3 <= xxxxxxxx
[        688] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        688] Warning: read undefined value xxxxxxxx from x19 on port rs1
     688  1.4 0x000000c8             fp <= xxxxxxxx
[        689] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        689] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     689  1.4 0x000000cc             fp <= xxxxxxxx
[        690] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        690] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     690  1.4 0x000000d0             fp <= xxxxxxxx
[        691] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        691] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     691  1.4 0x000000d4             s3 <= xxxxxxxx
[        692] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        692] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        693] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        693] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        694] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        694] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     694  1.4 0x000000d8             fp <= xxxxxxxx
     695  1.4 0x000000dc             fp <= xxxxxxxx
[        696] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        696] Warning: read undefined value xxxxxxxx from x20 on port rs1
     696  1.4 0x000000e0             fp <= xxxxxxxx
[        697] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        697] Warning: read undefined value xxxxxxxx from x20 on port rs1
     697  1.4 0x000000e4             s3 <= xxxxxxxx
[        698] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        698] Warning: read undefined value xxxxxxxx from x20 on port rs1
     698  1.4 0x000000e8             s4 <= xxxxxxxx
[        699] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        699] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        700] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        700] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        701] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        701] Warning: read undefined value xxxxxxxx from x20 on port rs1
     702  1.4 0x000000ec             s1 <= xxxxxxxx
[        703] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        703] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     703  1.4 0x000000f0             s2 <= xxxxxxxx
[        704] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        704] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     704  1.4 0x000000f4             s3 <= xxxxxxxx
[        705] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        705] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     705  1.4 0x000000f8             s4 <= xxxxxxxx
[        706] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        706] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        707] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        707] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        708] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        708] Warning: read undefined value xxxxxxxx from x19 on port rs1
     709  1.4 0x000000fc             s1 <= xxxxxxxx
     710  1.4 0x00000100             s2 <= xxxxxxxx
[        711] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        711] Warning: read undefined value xxxxxxxx from x21 on port rs1
     711  1.4 0x00000104             s3 <= xxxxxxxx
[        712] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        712] Warning: read undefined value xxxxxxxx from x21 on port rs1
     712  1.4 0x00000108             s5 <= xxxxxxxx
[        713] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        713] Warning: read undefined value xxxxxxxx from x21 on port rs1
     713  1.4 0x0000010c             t0 <= 00000000
[        714] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        714] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        715] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        715] Warning: read undefined value xxxxxxxx from x21 on port rs1
     716  1.4 0x00000110             s1 <= xxxxxxxx
     717  1.4 0x00000114             s2 <= xxxxxxxx
[        718] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        718] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     718  1.4 0x00000118             s3 <= xxxxxxxx
[        719] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        719] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     719  1.4 0x0000011c             s5 <= xxxxxxxx
[        720] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        720] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     720  1.4 0x00000120             t0 <= 00000000
[        721] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        721] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        722] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        722] Warning: read undefined value xxxxxxxx from x19 on port rs1
     723  1.4 0x00000124             s1 <= xxxxxxxx
     724  1.4 0x00000128             s2 <= xxxxxxxx
[        725] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        725] Warning: read undefined value xxxxxxxx from x18 on port rs1
     725  1.4 0x0000012c             s3 <= xxxxxxxx
[        726] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        726] Warning: read undefined value xxxxxxxx from x19 on port rs1
     726  1.4 0x00000130             t1 <= 00000006
[        727] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        727] Warning: read undefined value xxxxxxxx from x20 on port rs1
     727  1.4 0x00000134               
[        728] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        728] Warning: read undefined value xxxxxxxx from x21 on port rs1
     728  1.4 0x00000048             fp <= xxxxxxxx
[        729] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        729] Warning: read undefined value xxxxxxxx from x22 on port rs1
     729  1.4 0x0000004c             s1 <= xxxxxxxx
[        730] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        730] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     730  1.4 0x00000050             s2 <= xxxxxxxx
[        731] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        731] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     731  1.4 0x00000054             s3 <= xxxxxxxx
[        732] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        732] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     732  1.4 0x00000058             s4 <= xxxxxxxx
[        733] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        733] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     733  1.4 0x0000005c             s5 <= xxxxxxxx
[        734] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        734] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     734  1.4 0x00000060             fp <= xxxxxxxx
[        735] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        735] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     735  1.4 0x00000064             s2 <= xxxxxxxx
[        736] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        736] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        737] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        737] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        738] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        738] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     738  1.4 0x00000068             s3 <= xxxxxxxx
[        739] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        739] Warning: read undefined value xxxxxxxx from x18 on port rs1
     739  1.4 0x0000006c             s4 <= xxxxxxxx
[        740] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        740] Warning: read undefined value xxxxxxxx from x19 on port rs1
     740  1.4 0x00000070             s5 <= xxxxxxxx
[        741] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        741] Warning: read undefined value xxxxxxxx from x19 on port rs1
     741  1.4 0x00000074             fp <= xxxxxxxx
[        742] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        742] Warning: read undefined value xxxxxxxx from x19 on port rs1
     742  1.4 0x00000078             s2 <= xxxxxxxx
[        743] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        743] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        744] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        744] Warning: read undefined value xxxxxxxx from x21 on port rs1
     745  1.4 0x0000007c             s3 <= xxxxxxxx
[        746] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        746] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     746  1.4 0x00000080             s4 <= xxxxxxxx
[        747] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        747] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     747  1.4 0x00000084             s5 <= xxxxxxxx
[        748] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        748] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     748  1.4 0x00000088             fp <= xxxxxxxx
[        749] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        749] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        750] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        750] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        751] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        751] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        752] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        752] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     752  1.4 0x0000008c             s2 <= xxxxxxxx
     753  1.4 0x00000090             s3 <= xxxxxxxx
[        754] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        754] Warning: read undefined value xxxxxxxx from x18 on port rs1
     754  1.4 0x00000094             s4 <= xxxxxxxx
[        755] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        755] Warning: read undefined value xxxxxxxx from x18 on port rs1
     755  1.4 0x00000098             s5 <= xxxxxxxx
[        756] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        756] Warning: read undefined value xxxxxxxx from x18 on port rs1
     756  1.4 0x0000009c             fp <= xxxxxxxx
[        757] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        757] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        758] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        758] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        759] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        759] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        760] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        760] Warning: read undefined value xxxxxxxx from x21 on port rs1
     760  1.4 0x000000a0             s2 <= xxxxxxxx
[        761] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        761] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     761  1.4 0x000000a4             s3 <= xxxxxxxx
[        762] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        762] Warning: read undefined value xxxxxxxx from x18 on port rs1
     762  1.4 0x000000a8             s4 <= xxxxxxxx
[        763] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        763] Warning: read undefined value xxxxxxxx from x19 on port rs1
     763  1.4 0x000000ac             s5 <= xxxxxxxx
[        764] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        764] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     764  1.4 0x000000b0             fp <= xxxxxxxx
[        765] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        765] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     765  1.4 0x000000b4             fp <= xxxxxxxx
[        766] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        766] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     766  1.4 0x000000b8             s3 <= xxxxxxxx
[        767] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        767] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        768] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        768] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        769] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        769] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     769  1.4 0x000000bc             s6 <= xxxxxxxx
[        770] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        770] Warning: read undefined value xxxxxxxx from x18 on port rs1
     770  1.4 0x000000c0             s6 <= xxxxxxxx
[        771] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        771] Warning: read undefined value xxxxxxxx from x20 on port rs1
     771  1.4 0x000000c4             s3 <= xxxxxxxx
[        772] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        772] Warning: read undefined value xxxxxxxx from x19 on port rs1
     772  1.4 0x000000c8             fp <= xxxxxxxx
[        773] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        773] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     773  1.4 0x000000cc             fp <= xxxxxxxx
[        774] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        774] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     774  1.4 0x000000d0             fp <= xxxxxxxx
[        775] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        775] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     775  1.4 0x000000d4             s3 <= xxxxxxxx
[        776] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        776] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        777] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        777] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        778] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        778] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     778  1.4 0x000000d8             fp <= xxxxxxxx
     779  1.4 0x000000dc             fp <= xxxxxxxx
[        780] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        780] Warning: read undefined value xxxxxxxx from x20 on port rs1
     780  1.4 0x000000e0             fp <= xxxxxxxx
[        781] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        781] Warning: read undefined value xxxxxxxx from x20 on port rs1
     781  1.4 0x000000e4             s3 <= xxxxxxxx
[        782] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        782] Warning: read undefined value xxxxxxxx from x20 on port rs1
     782  1.4 0x000000e8             s4 <= xxxxxxxx
[        783] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        783] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        784] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        784] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        785] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        785] Warning: read undefined value xxxxxxxx from x20 on port rs1
     786  1.4 0x000000ec             s1 <= xxxxxxxx
[        787] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        787] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     787  1.4 0x000000f0             s2 <= xxxxxxxx
[        788] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        788] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     788  1.4 0x000000f4             s3 <= xxxxxxxx
[        789] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        789] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     789  1.4 0x000000f8             s4 <= xxxxxxxx
[        790] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        790] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        791] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        791] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        792] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        792] Warning: read undefined value xxxxxxxx from x19 on port rs1
     793  1.4 0x000000fc             s1 <= xxxxxxxx
     794  1.4 0x00000100             s2 <= xxxxxxxx
[        795] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        795] Warning: read undefined value xxxxxxxx from x21 on port rs1
     795  1.4 0x00000104             s3 <= xxxxxxxx
[        796] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        796] Warning: read undefined value xxxxxxxx from x21 on port rs1
     796  1.4 0x00000108             s5 <= xxxxxxxx
[        797] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        797] Warning: read undefined value xxxxxxxx from x21 on port rs1
     797  1.4 0x0000010c             t0 <= 00000000
[        798] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        798] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        799] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        799] Warning: read undefined value xxxxxxxx from x21 on port rs1
     800  1.4 0x00000110             s1 <= xxxxxxxx
     801  1.4 0x00000114             s2 <= xxxxxxxx
[        802] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        802] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     802  1.4 0x00000118             s3 <= xxxxxxxx
[        803] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        803] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     803  1.4 0x0000011c             s5 <= xxxxxxxx
[        804] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        804] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     804  1.4 0x00000120             t0 <= 00000000
[        805] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        805] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        806] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        806] Warning: read undefined value xxxxxxxx from x19 on port rs1
     807  1.4 0x00000124             s1 <= xxxxxxxx
     808  1.4 0x00000128             s2 <= xxxxxxxx
[        809] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        809] Warning: read undefined value xxxxxxxx from x18 on port rs1
     809  1.4 0x0000012c             s3 <= xxxxxxxx
[        810] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        810] Warning: read undefined value xxxxxxxx from x19 on port rs1
     810  1.4 0x00000130             t1 <= 00000007
[        811] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        811] Warning: read undefined value xxxxxxxx from x20 on port rs1
     811  1.4 0x00000134               
[        812] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        812] Warning: read undefined value xxxxxxxx from x21 on port rs1
     812  1.4 0x00000048             fp <= xxxxxxxx
[        813] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        813] Warning: read undefined value xxxxxxxx from x22 on port rs1
     813  1.4 0x0000004c             s1 <= xxxxxxxx
[        814] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        814] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     814  1.4 0x00000050             s2 <= xxxxxxxx
[        815] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        815] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     815  1.4 0x00000054             s3 <= xxxxxxxx
[        816] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        816] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     816  1.4 0x00000058             s4 <= xxxxxxxx
[        817] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        817] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     817  1.4 0x0000005c             s5 <= xxxxxxxx
[        818] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        818] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     818  1.4 0x00000060             fp <= xxxxxxxx
[        819] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        819] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     819  1.4 0x00000064             s2 <= xxxxxxxx
[        820] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        820] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        821] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        821] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        822] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        822] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     822  1.4 0x00000068             s3 <= xxxxxxxx
[        823] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        823] Warning: read undefined value xxxxxxxx from x18 on port rs1
     823  1.4 0x0000006c             s4 <= xxxxxxxx
[        824] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        824] Warning: read undefined value xxxxxxxx from x19 on port rs1
     824  1.4 0x00000070             s5 <= xxxxxxxx
[        825] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        825] Warning: read undefined value xxxxxxxx from x19 on port rs1
     825  1.4 0x00000074             fp <= xxxxxxxx
[        826] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        826] Warning: read undefined value xxxxxxxx from x19 on port rs1
     826  1.4 0x00000078             s2 <= xxxxxxxx
[        827] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        827] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        828] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        828] Warning: read undefined value xxxxxxxx from x21 on port rs1
     829  1.4 0x0000007c             s3 <= xxxxxxxx
[        830] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        830] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     830  1.4 0x00000080             s4 <= xxxxxxxx
[        831] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        831] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     831  1.4 0x00000084             s5 <= xxxxxxxx
[        832] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        832] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     832  1.4 0x00000088             fp <= xxxxxxxx
[        833] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        833] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        834] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        834] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        835] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        835] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        836] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        836] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     836  1.4 0x0000008c             s2 <= xxxxxxxx
     837  1.4 0x00000090             s3 <= xxxxxxxx
[        838] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        838] Warning: read undefined value xxxxxxxx from x18 on port rs1
     838  1.4 0x00000094             s4 <= xxxxxxxx
[        839] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        839] Warning: read undefined value xxxxxxxx from x18 on port rs1
     839  1.4 0x00000098             s5 <= xxxxxxxx
[        840] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        840] Warning: read undefined value xxxxxxxx from x18 on port rs1
     840  1.4 0x0000009c             fp <= xxxxxxxx
[        841] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        841] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        842] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        842] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        843] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        843] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        844] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        844] Warning: read undefined value xxxxxxxx from x21 on port rs1
     844  1.4 0x000000a0             s2 <= xxxxxxxx
[        845] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        845] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     845  1.4 0x000000a4             s3 <= xxxxxxxx
[        846] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        846] Warning: read undefined value xxxxxxxx from x18 on port rs1
     846  1.4 0x000000a8             s4 <= xxxxxxxx
[        847] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        847] Warning: read undefined value xxxxxxxx from x19 on port rs1
     847  1.4 0x000000ac             s5 <= xxxxxxxx
[        848] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        848] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     848  1.4 0x000000b0             fp <= xxxxxxxx
[        849] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        849] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     849  1.4 0x000000b4             fp <= xxxxxxxx
[        850] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        850] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     850  1.4 0x000000b8             s3 <= xxxxxxxx
[        851] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        851] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        852] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        852] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        853] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        853] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     853  1.4 0x000000bc             s6 <= xxxxxxxx
[        854] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        854] Warning: read undefined value xxxxxxxx from x18 on port rs1
     854  1.4 0x000000c0             s6 <= xxxxxxxx
[        855] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        855] Warning: read undefined value xxxxxxxx from x20 on port rs1
     855  1.4 0x000000c4             s3 <= xxxxxxxx
[        856] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        856] Warning: read undefined value xxxxxxxx from x19 on port rs1
     856  1.4 0x000000c8             fp <= xxxxxxxx
[        857] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        857] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     857  1.4 0x000000cc             fp <= xxxxxxxx
[        858] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        858] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     858  1.4 0x000000d0             fp <= xxxxxxxx
[        859] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        859] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     859  1.4 0x000000d4             s3 <= xxxxxxxx
[        860] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        860] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        861] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        861] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        862] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        862] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     862  1.4 0x000000d8             fp <= xxxxxxxx
     863  1.4 0x000000dc             fp <= xxxxxxxx
[        864] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        864] Warning: read undefined value xxxxxxxx from x20 on port rs1
     864  1.4 0x000000e0             fp <= xxxxxxxx
[        865] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        865] Warning: read undefined value xxxxxxxx from x20 on port rs1
     865  1.4 0x000000e4             s3 <= xxxxxxxx
[        866] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        866] Warning: read undefined value xxxxxxxx from x20 on port rs1
     866  1.4 0x000000e8             s4 <= xxxxxxxx
[        867] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        867] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        868] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        868] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        869] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        869] Warning: read undefined value xxxxxxxx from x20 on port rs1
     870  1.4 0x000000ec             s1 <= xxxxxxxx
[        871] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        871] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     871  1.4 0x000000f0             s2 <= xxxxxxxx
[        872] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        872] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     872  1.4 0x000000f4             s3 <= xxxxxxxx
[        873] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        873] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     873  1.4 0x000000f8             s4 <= xxxxxxxx
[        874] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        874] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        875] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        875] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        876] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        876] Warning: read undefined value xxxxxxxx from x19 on port rs1
     877  1.4 0x000000fc             s1 <= xxxxxxxx
     878  1.4 0x00000100             s2 <= xxxxxxxx
[        879] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        879] Warning: read undefined value xxxxxxxx from x21 on port rs1
     879  1.4 0x00000104             s3 <= xxxxxxxx
[        880] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        880] Warning: read undefined value xxxxxxxx from x21 on port rs1
     880  1.4 0x00000108             s5 <= xxxxxxxx
[        881] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        881] Warning: read undefined value xxxxxxxx from x21 on port rs1
     881  1.4 0x0000010c             t0 <= 00000000
[        882] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        882] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        883] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        883] Warning: read undefined value xxxxxxxx from x21 on port rs1
     884  1.4 0x00000110             s1 <= xxxxxxxx
     885  1.4 0x00000114             s2 <= xxxxxxxx
[        886] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        886] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     886  1.4 0x00000118             s3 <= xxxxxxxx
[        887] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        887] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     887  1.4 0x0000011c             s5 <= xxxxxxxx
[        888] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        888] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     888  1.4 0x00000120             t0 <= 00000000
[        889] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        889] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        890] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        890] Warning: read undefined value xxxxxxxx from x19 on port rs1
     891  1.4 0x00000124             s1 <= xxxxxxxx
     892  1.4 0x00000128             s2 <= xxxxxxxx
[        893] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        893] Warning: read undefined value xxxxxxxx from x18 on port rs1
     893  1.4 0x0000012c             s3 <= xxxxxxxx
[        894] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        894] Warning: read undefined value xxxxxxxx from x19 on port rs1
     894  1.4 0x00000130             t1 <= 00000008
[        895] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        895] Warning: read undefined value xxxxxxxx from x20 on port rs1
     895  1.4 0x00000134               
[        896] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        896] Warning: read undefined value xxxxxxxx from x21 on port rs1
     896  1.4 0x00000048             fp <= xxxxxxxx
[        897] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        897] Warning: read undefined value xxxxxxxx from x22 on port rs1
     897  1.4 0x0000004c             s1 <= xxxxxxxx
[        898] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        898] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     898  1.4 0x00000050             s2 <= xxxxxxxx
[        899] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        899] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     899  1.4 0x00000054             s3 <= xxxxxxxx
[        900] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        900] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     900  1.4 0x00000058             s4 <= xxxxxxxx
[        901] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        901] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     901  1.4 0x0000005c             s5 <= xxxxxxxx
[        902] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        902] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     902  1.4 0x00000060             fp <= xxxxxxxx
[        903] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        903] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     903  1.4 0x00000064             s2 <= xxxxxxxx
[        904] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        904] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        905] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        905] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        906] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        906] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     906  1.4 0x00000068             s3 <= xxxxxxxx
[        907] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        907] Warning: read undefined value xxxxxxxx from x18 on port rs1
     907  1.4 0x0000006c             s4 <= xxxxxxxx
[        908] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        908] Warning: read undefined value xxxxxxxx from x19 on port rs1
     908  1.4 0x00000070             s5 <= xxxxxxxx
[        909] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        909] Warning: read undefined value xxxxxxxx from x19 on port rs1
     909  1.4 0x00000074             fp <= xxxxxxxx
[        910] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        910] Warning: read undefined value xxxxxxxx from x19 on port rs1
     910  1.4 0x00000078             s2 <= xxxxxxxx
[        911] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        911] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        912] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        912] Warning: read undefined value xxxxxxxx from x21 on port rs1
     913  1.4 0x0000007c             s3 <= xxxxxxxx
[        914] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        914] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     914  1.4 0x00000080             s4 <= xxxxxxxx
[        915] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        915] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     915  1.4 0x00000084             s5 <= xxxxxxxx
[        916] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        916] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     916  1.4 0x00000088             fp <= xxxxxxxx
[        917] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        917] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        918] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        918] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        919] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        919] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        920] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        920] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     920  1.4 0x0000008c             s2 <= xxxxxxxx
     921  1.4 0x00000090             s3 <= xxxxxxxx
[        922] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        922] Warning: read undefined value xxxxxxxx from x18 on port rs1
     922  1.4 0x00000094             s4 <= xxxxxxxx
[        923] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        923] Warning: read undefined value xxxxxxxx from x18 on port rs1
     923  1.4 0x00000098             s5 <= xxxxxxxx
[        924] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        924] Warning: read undefined value xxxxxxxx from x18 on port rs1
     924  1.4 0x0000009c             fp <= xxxxxxxx
[        925] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        925] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        926] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        926] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        927] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        927] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        928] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        928] Warning: read undefined value xxxxxxxx from x21 on port rs1
     928  1.4 0x000000a0             s2 <= xxxxxxxx
[        929] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        929] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     929  1.4 0x000000a4             s3 <= xxxxxxxx
[        930] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        930] Warning: read undefined value xxxxxxxx from x18 on port rs1
     930  1.4 0x000000a8             s4 <= xxxxxxxx
[        931] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        931] Warning: read undefined value xxxxxxxx from x19 on port rs1
     931  1.4 0x000000ac             s5 <= xxxxxxxx
[        932] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        932] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     932  1.4 0x000000b0             fp <= xxxxxxxx
[        933] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        933] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     933  1.4 0x000000b4             fp <= xxxxxxxx
[        934] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        934] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     934  1.4 0x000000b8             s3 <= xxxxxxxx
[        935] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        935] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        936] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        936] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        937] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        937] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     937  1.4 0x000000bc             s6 <= xxxxxxxx
[        938] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        938] Warning: read undefined value xxxxxxxx from x18 on port rs1
     938  1.4 0x000000c0             s6 <= xxxxxxxx
[        939] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        939] Warning: read undefined value xxxxxxxx from x20 on port rs1
     939  1.4 0x000000c4             s3 <= xxxxxxxx
[        940] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        940] Warning: read undefined value xxxxxxxx from x19 on port rs1
     940  1.4 0x000000c8             fp <= xxxxxxxx
[        941] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        941] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     941  1.4 0x000000cc             fp <= xxxxxxxx
[        942] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        942] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     942  1.4 0x000000d0             fp <= xxxxxxxx
[        943] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        943] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     943  1.4 0x000000d4             s3 <= xxxxxxxx
[        944] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        944] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        945] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        945] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        946] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        946] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     946  1.4 0x000000d8             fp <= xxxxxxxx
     947  1.4 0x000000dc             fp <= xxxxxxxx
[        948] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        948] Warning: read undefined value xxxxxxxx from x20 on port rs1
     948  1.4 0x000000e0             fp <= xxxxxxxx
[        949] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        949] Warning: read undefined value xxxxxxxx from x20 on port rs1
     949  1.4 0x000000e4             s3 <= xxxxxxxx
[        950] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        950] Warning: read undefined value xxxxxxxx from x20 on port rs1
     950  1.4 0x000000e8             s4 <= xxxxxxxx
[        951] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        951] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        952] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        952] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        953] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        953] Warning: read undefined value xxxxxxxx from x20 on port rs1
     954  1.4 0x000000ec             s1 <= xxxxxxxx
[        955] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        955] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     955  1.4 0x000000f0             s2 <= xxxxxxxx
[        956] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        956] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     956  1.4 0x000000f4             s3 <= xxxxxxxx
[        957] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        957] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     957  1.4 0x000000f8             s4 <= xxxxxxxx
[        958] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        958] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        959] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        959] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        960] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        960] Warning: read undefined value xxxxxxxx from x19 on port rs1
     961  1.4 0x000000fc             s1 <= xxxxxxxx
     962  1.4 0x00000100             s2 <= xxxxxxxx
[        963] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        963] Warning: read undefined value xxxxxxxx from x21 on port rs1
     963  1.4 0x00000104             s3 <= xxxxxxxx
[        964] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        964] Warning: read undefined value xxxxxxxx from x21 on port rs1
     964  1.4 0x00000108             s5 <= xxxxxxxx
[        965] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        965] Warning: read undefined value xxxxxxxx from x21 on port rs1
     965  1.4 0x0000010c             t0 <= 00000000
[        966] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        966] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        967] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        967] Warning: read undefined value xxxxxxxx from x21 on port rs1
     968  1.4 0x00000110             s1 <= xxxxxxxx
     969  1.4 0x00000114             s2 <= xxxxxxxx
[        970] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        970] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     970  1.4 0x00000118             s3 <= xxxxxxxx
[        971] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        971] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     971  1.4 0x0000011c             s5 <= xxxxxxxx
[        972] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        972] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     972  1.4 0x00000120             t0 <= 00000000
[        973] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        973] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        974] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        974] Warning: read undefined value xxxxxxxx from x19 on port rs1
     975  1.4 0x00000124             s1 <= xxxxxxxx
     976  1.4 0x00000128             s2 <= xxxxxxxx
[        977] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        977] Warning: read undefined value xxxxxxxx from x18 on port rs1
     977  1.4 0x0000012c             s3 <= xxxxxxxx
[        978] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        978] Warning: read undefined value xxxxxxxx from x19 on port rs1
     978  1.4 0x00000130             t1 <= 00000009
[        979] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        979] Warning: read undefined value xxxxxxxx from x20 on port rs1
     979  1.4 0x00000134               
[        980] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        980] Warning: read undefined value xxxxxxxx from x21 on port rs1
     980  1.4 0x00000048             fp <= xxxxxxxx
[        981] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        981] Warning: read undefined value xxxxxxxx from x22 on port rs1
     981  1.4 0x0000004c             s1 <= xxxxxxxx
[        982] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        982] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     982  1.4 0x00000050             s2 <= xxxxxxxx
[        983] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        983] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     983  1.4 0x00000054             s3 <= xxxxxxxx
[        984] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        984] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     984  1.4 0x00000058             s4 <= xxxxxxxx
[        985] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        985] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     985  1.4 0x0000005c             s5 <= xxxxxxxx
[        986] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        986] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     986  1.4 0x00000060             fp <= xxxxxxxx
[        987] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        987] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     987  1.4 0x00000064             s2 <= xxxxxxxx
[        988] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        988] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        989] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        989] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        990] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        990] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     990  1.4 0x00000068             s3 <= xxxxxxxx
[        991] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        991] Warning: read undefined value xxxxxxxx from x18 on port rs1
     991  1.4 0x0000006c             s4 <= xxxxxxxx
[        992] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        992] Warning: read undefined value xxxxxxxx from x19 on port rs1
     992  1.4 0x00000070             s5 <= xxxxxxxx
[        993] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        993] Warning: read undefined value xxxxxxxx from x19 on port rs1
     993  1.4 0x00000074             fp <= xxxxxxxx
[        994] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        994] Warning: read undefined value xxxxxxxx from x19 on port rs1
     994  1.4 0x00000078             s2 <= xxxxxxxx
[        995] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        995] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        996] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        996] Warning: read undefined value xxxxxxxx from x21 on port rs1
     997  1.4 0x0000007c             s3 <= xxxxxxxx
[        998] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        998] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     998  1.4 0x00000080             s4 <= xxxxxxxx
[        999] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        999] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     999  1.4 0x00000084             s5 <= xxxxxxxx
[       1000] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1000] Warning: read undefined value xxxxxxxx from x 8 on port rs1
    1000  1.4 0x00000088             fp <= xxxxxxxx
[       1001] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1001] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1002] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1002] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1003] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1003] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1004] Warning: read undefined value xxxxxxxx from x21 on port rs1
[       1004] Warning: read undefined value xxxxxxxx from x 8 on port rs1
    1004  1.4 0x0000008c             s2 <= xxxxxxxx
    1005  1.4 0x00000090             s3 <= xxxxxxxx
[       1006] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1006] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1006  1.4 0x00000094             s4 <= xxxxxxxx
[       1007] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1007] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1007  1.4 0x00000098             s5 <= xxxxxxxx
[       1008] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1008] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1008  1.4 0x0000009c             fp <= xxxxxxxx
[       1009] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1009] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1010] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1010] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1011] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1011] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1012] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1012] Warning: read undefined value xxxxxxxx from x21 on port rs1
    1012  1.4 0x000000a0             s2 <= xxxxxxxx
[       1013] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1013] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1013  1.4 0x000000a4             s3 <= xxxxxxxx
[       1014] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1014] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1014  1.4 0x000000a8             s4 <= xxxxxxxx
[       1015] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1015] Warning: read undefined value xxxxxxxx from x19 on port rs1
    1015  1.4 0x000000ac             s5 <= xxxxxxxx
[       1016] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1016] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1016  1.4 0x000000b0             fp <= xxxxxxxx
[       1017] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1017] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1017  1.4 0x000000b4             fp <= xxxxxxxx
[       1018] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1018] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1018  1.4 0x000000b8             s3 <= xxxxxxxx
[       1019] Warning: read undefined value xxxxxxxx from x22 on port rs1
[       1019] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1020] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1020] Warning: read undefined value xxxxxxxx from x22 on port rs1
[       1021] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1021] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1021  1.4 0x000000bc             s6 <= xxxxxxxx
[       1022] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1022] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1022  1.4 0x000000c0             s6 <= xxxxxxxx
[       1023] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1023] Warning: read undefined value xxxxxxxx from x20 on port rs1
    1023  1.4 0x000000c4             s3 <= xxxxxxxx
[       1024] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1024] Warning: read undefined value xxxxxxxx from x19 on port rs1
    1024  1.4 0x000000c8             fp <= xxxxxxxx
[       1025] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1025] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1025  1.4 0x000000cc             fp <= xxxxxxxx
[       1026] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1026] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1026  1.4 0x000000d0             fp <= xxxxxxxx
[       1027] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1027] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1027  1.4 0x000000d4             s3 <= xxxxxxxx
[       1028] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1028] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1029] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1029] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1030] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1030] Warning: read undefined value xxxxxxxx from x 8 on port rs1
    1030  1.4 0x000000d8             fp <= xxxxxxxx
    1031  1.4 0x000000dc             fp <= xxxxxxxx
[       1032] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1032] Warning: read undefined value xxxxxxxx from x20 on port rs1
    1032  1.4 0x000000e0             fp <= xxxxxxxx
[       1033] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1033] Warning: read undefined value xxxxxxxx from x20 on port rs1
    1033  1.4 0x000000e4             s3 <= xxxxxxxx
[       1034] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1034] Warning: read undefined value xxxxxxxx from x20 on port rs1
    1034  1.4 0x000000e8             s4 <= xxxxxxxx
[       1035] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1035] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1036] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1036] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1037] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1037] Warning: read undefined value xxxxxxxx from x20 on port rs1
    1038  1.4 0x000000ec             s1 <= xxxxxxxx
[       1039] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1039] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1039  1.4 0x000000f0             s2 <= xxxxxxxx
[       1040] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1040] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1040  1.4 0x000000f4             s3 <= xxxxxxxx
[       1041] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1041] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1041  1.4 0x000000f8             s4 <= xxxxxxxx
[       1042] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1042] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1043] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1043] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1044] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1044] Warning: read undefined value xxxxxxxx from x19 on port rs1
    1045  1.4 0x000000fc             s1 <= xxxxxxxx
    1046  1.4 0x00000100             s2 <= xxxxxxxx
[       1047] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1047] Warning: read undefined value xxxxxxxx from x21 on port rs1
    1047  1.4 0x00000104             s3 <= xxxxxxxx
[       1048] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1048] Warning: read undefined value xxxxxxxx from x21 on port rs1
    1048  1.4 0x00000108             s5 <= xxxxxxxx
[       1049] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1049] Warning: read undefined value xxxxxxxx from x21 on port rs1
    1049  1.4 0x0000010c             t0 <= 00000000
[       1050] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1050] Warning: read undefined value xxxxxxxx from x21 on port rs1
[       1051] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1051] Warning: read undefined value xxxxxxxx from x21 on port rs1
    1052  1.4 0x00000110             s1 <= xxxxxxxx
    1053  1.4 0x00000114             s2 <= xxxxxxxx
[       1054] Warning: read undefined value xxxxxxxx from x21 on port rs1
[       1054] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1054  1.4 0x00000118             s3 <= xxxxxxxx
[       1055] Warning: read undefined value xxxxxxxx from x21 on port rs1
[       1055] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1055  1.4 0x0000011c             s5 <= xxxxxxxx
[       1056] Warning: read undefined value xxxxxxxx from x21 on port rs1
[       1056] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1056  1.4 0x00000120             t0 <= 00000000
[       1057] Warning: read undefined value xxxxxxxx from x21 on port rs1
[       1057] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1058] Warning: read undefined value xxxxxxxx from x21 on port rs1
[       1058] Warning: read undefined value xxxxxxxx from x19 on port rs1
    1059  1.4 0x00000124             s1 <= xxxxxxxx
    1060  1.4 0x00000128             s2 <= xxxxxxxx
[       1061] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1061] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1061  1.4 0x0000012c             s3 <= xxxxxxxx
[       1062] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1062] Warning: read undefined value xxxxxxxx from x19 on port rs1
    1062  1.4 0x00000130             t1 <= 0000000a
[       1063] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1063] Warning: read undefined value xxxxxxxx from x20 on port rs1
    1063  1.4 0x00000134               
    1068  1.4 0x00000138             sp <= 00002ffc
    1069  1.4 0x0000013c               
    1074  1.4 0x00000010               
$finish called at time : 21408666 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 9475.133 ; gain = 0.000 ; free physical = 3879 ; free virtual = 19240
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 9475.133 ; gain = 0.000 ; free physical = 3879 ; free virtual = 19240
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 9475.133 ; gain = 0.000 ; free physical = 3879 ; free virtual = 19240
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 9500.141 ; gain = 0.000 ; free physical = 3935 ; free virtual = 19301
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     210  2.2 0x00000020               mem[00000fd4] <= 00000000
     211  2.1 0x00000024             a1 <= 0000000a
     212  2.0 0x00000028             t1 <= 00000000
     213  1.9 0x0000002c             fp <= 000004d2
     214  1.8 0x00000030             s1 <= 00000224
     215  1.7 0x00000034             s2 <= 00001000
     216  1.7 0x00000038             s2 <= 00000911
     217  1.6 0x0000003c             s3 <= 000003b4
     218  1.6 0x00000040             s4 <= 00000306
     219  1.6 0x00000044             s5 <= 000001b0
     220  1.5 0x00000048             fp <= 00136864
     221  1.5 0x0000004c             s1 <= 002192f4
     222  1.5 0x00000050             s2 <= 000b3238
     223  1.4 0x00000054             s3 <= 00051a20
     224  1.4 0x00000058             s4 <= 00000000
     225  1.4 0x0000005c             s5 <= 00000000
     226  1.4 0x00000060             fp <= 0034fb58
     230  1.5 0x00000064             s2 <= ffd636e0
     231  1.5 0x00000068             s3 <= 0031e178
     232  1.4 0x0000006c             s4 <= 0034fb58
     233  1.4 0x00000070             s5 <= ffcb04a8
     234  1.4 0x00000074             fp <= 00568e4c
     235  1.4 0x00000078             s2 <= 0080576c
     236  1.4 0x0000007c             s3 <= 00676f34
     238  1.4 0x00000080             s4 <= 008b89a4
     239  1.4 0x00000084             s5 <= 008b89a4
     240  1.4 0x00000088             fp <= 00000000
     244  1.4 0x0000008c             s2 <= 0080576c
     245  1.4 0x00000090             s3 <= 00676f34
     246  1.4 0x00000094             s4 <= 008b89a4
     247  1.4 0x00000098             s5 <= 008b89a4
     248  1.4 0x0000009c             fp <= 00000000
     250  1.4 0x000000a0             s2 <= ff7fa894
     252  1.4 0x000000a4             s3 <= 00676f34
     253  1.4 0x000000a8             s4 <= 008b89a4
     254  1.4 0x000000ac             s5 <= ff74765c
     255  1.4 0x000000b0             fp <= 002192f4
     256  1.4 0x000000b4             fp <= 00a1ea60
     257  1.4 0x000000b8             s3 <= 00c68554
     258  1.4 0x000000bc             s6 <= 00c37d54
     259  1.3 0x000000c0             s6 <= 0143d4c0
     263  1.4 0x000000c4             s3 <= 01855194
     264  1.4 0x000000c8             fp <= 00c37d54
     265  1.4 0x000000cc             fp <= 0143d4c0
     266  1.4 0x000000d0             fp <= 01cf5e64
     267  1.4 0x000000d4             s3 <= 004a0ff0
     268  1.4 0x000000d8             fp <= 01f0f158
     269  1.3 0x000000dc             fp <= 027148c4
     270  1.3 0x000000e0             fp <= 02fcd268
     274  1.4 0x000000e4             s3 <= 02b6dd98
     275  1.4 0x000000e8             s4 <= 00000000
     279  1.4 0x000000ec             s1 <= 002192f4
     280  1.4 0x000000f0             s2 <= ff7fa894
     281  1.4 0x000000f4             s3 <= 02b6dd98
     282  1.4 0x000000f8             s4 <= 00000000
     284  1.4 0x000000fc             s1 <= 002192f4
     286  1.4 0x00000100             s2 <= 0080576c
     287  1.4 0x00000104             s3 <= 02b6dd98
     288  1.4 0x00000108             s5 <= 00000000
     289  1.4 0x0000010c             t0 <= 00000000
     292  1.4 0x00000110             s1 <= 002192f4
     293  1.4 0x00000114             s2 <= 0080576c
     294  1.4 0x00000118             s3 <= 02b6dd98
     295  1.4 0x0000011c             s5 <= 00000000
     296  1.4 0x00000120             t0 <= 00000000
     297  1.4 0x00000124             s1 <= 002192f4
     299  1.4 0x00000128             s2 <= ff7fa894
     300  1.4 0x0000012c             s3 <= 02b6dd98
     301  1.4 0x00000130             t1 <= 00000001
     302  1.4 0x00000134               
     307  1.4 0x00000048             fp <= 0ee51510
     308  1.4 0x0000004c             s1 <= e98bdbe0
     309  1.4 0x00000050             s2 <= 00000000
     310  1.4 0x00000054             s3 <= 00000000
     311  1.4 0x00000058             s4 <= 00000000
     312  1.4 0x0000005c             s5 <= 74710c00
     313  1.4 0x00000060             fp <= f870f0f0
     317  1.4 0x00000064             s2 <= 078f0f10
     318  1.4 0x00000068             s3 <= f870f0f0
     319  1.4 0x0000006c             s4 <= f870f0f0
     320  1.4 0x00000070             s5 <= 7c001b10
     321  1.4 0x00000074             fp <= e1fcccd0
     322  1.4 0x00000078             s2 <= da6dbdc0
     323  1.4 0x0000007c             s3 <= 198c3c20
     325  1.4 0x00000080             s4 <= da6dbdc0
     326  1.4 0x00000084             s5 <= 65fcb1c0
     327  1.4 0x00000088             fp <= 00000000
     331  1.4 0x0000008c             s2 <= da6dbdc0
     332  1.4 0x00000090             s3 <= 198c3c20
     333  1.4 0x00000094             s4 <= da6dbdc0
     334  1.4 0x00000098             s5 <= 65fcb1c0
     335  1.4 0x0000009c             fp <= 00000000
     337  1.4 0x000000a0             s2 <= 25924240
     339  1.4 0x000000a4             s3 <= 198c3c20
     340  1.4 0x000000a8             s4 <= da6dbdc0
     341  1.4 0x000000ac             s5 <= 9a034e40
     342  1.4 0x000000b0             fp <= e98bdbe0
     343  1.4 0x000000b4             fp <= c3f999a0
     344  1.4 0x000000b8             s3 <= da75a580
     345  1.4 0x000000bc             s6 <= ad857580
     346  1.4 0x000000c0             s6 <= 87f33340
     350  1.4 0x000000c4             s3 <= 5d8696c0
     351  1.4 0x000000c8             fp <= ad857580
     352  1.4 0x000000cc             fp <= 87f33340
     353  1.4 0x000000d0             fp <= 6260f100
     354  1.4 0x000000d4             s3 <= 3fe667c0
     355  1.4 0x000000d8             fp <= 4beccce0
     356  1.4 0x000000dc             fp <= 265a8aa0
     357  1.4 0x000000e0             fp <= 00c84860
     361  1.4 0x000000e4             s3 <= 3f2e2fa0
     362  1.4 0x000000e8             s4 <= 00000000
     366  1.4 0x000000ec             s1 <= e98bdbe0
     367  1.4 0x000000f0             s2 <= 25924240
     368  1.4 0x000000f4             s3 <= 3f2e2fa0
     369  1.4 0x000000f8             s4 <= 00000000
     371  1.4 0x000000fc             s1 <= e98bdbe0
     373  1.4 0x00000100             s2 <= da6dbdc0
     374  1.4 0x00000104             s3 <= 3f2e2fa0
     375  1.4 0x00000108             s5 <= 00000000
     376  1.4 0x0000010c             t0 <= 00000000
     379  1.4 0x00000110             s1 <= e98bdbe0
     380  1.4 0x00000114             s2 <= da6dbdc0
     381  1.4 0x00000118             s3 <= 3f2e2fa0
     382  1.4 0x0000011c             s5 <= 00000000
     383  1.4 0x00000120             t0 <= 00000000
     384  1.4 0x00000124             s1 <= e98bdbe0
     386  1.4 0x00000128             s2 <= 25924240
     387  1.4 0x0000012c             s3 <= 3f2e2fa0
     388  1.4 0x00000130             t1 <= 00000002
     389  1.4 0x00000134               
     390  1.4 0x00000048             fp <= 3766b800
     391  1.4 0x0000004c             s1 <= fd132800
     392  1.4 0x00000050             s2 <= 00000000
     393  1.4 0x00000054             s3 <= 00000000
     394  1.4 0x00000058             s4 <= 00000000
     395  1.4 0x0000005c             s5 <= f8560000
     396  1.4 0x00000060             fp <= 3479e000
     400  1.4 0x00000064             s2 <= cb862000
     401  1.4 0x00000068             s3 <= 3479e000
     402  1.4 0x0000006c             s4 <= 3479e000
     403  1.4 0x00000070             s5 <= c3dc2000
     404  1.4 0x00000074             fp <= 318d0800
     405  1.4 0x00000078             s2 <= 6606e800
     406  1.4 0x0000007c             s3 <= 05f4e800
     408  1.4 0x00000080             s4 <= 6606e800
     409  1.4 0x00000084             s5 <= 6db0e800
     410  1.4 0x00000088             fp <= 00000000
     414  1.4 0x0000008c             s2 <= 6606e800
     415  1.4 0x00000090             s3 <= 05f4e800
     416  1.4 0x00000094             s4 <= 6606e800
     417  1.4 0x00000098             s5 <= 6db0e800
     418  1.4 0x0000009c             fp <= 00000000
     420  1.4 0x000000a0             s2 <= 99f91800
     422  1.4 0x000000a4             s3 <= 05f4e800
     423  1.4 0x000000a8             s4 <= 6606e800
     424  1.4 0x000000ac             s5 <= 924f1800
     425  1.4 0x000000b0             fp <= fd132800
     426  1.4 0x000000b4             fp <= 631a1000
     427  1.4 0x000000b8             s3 <= 66eef800
     428  1.4 0x000000bc             s6 <= 602d3800
     429  1.4 0x000000c0             s6 <= c6342000
     433  1.4 0x000000c4             s3 <= a0dad800
     434  1.4 0x000000c8             fp <= 602d3800
     435  1.4 0x000000cc             fp <= c6342000
     436  1.4 0x000000d0             fp <= 2c3b0800
     437  1.4 0x000000d4             s3 <= 8ce1d000
     438  1.4 0x000000d8             fp <= 294e3000
     439  1.4 0x000000dc             fp <= 8f551800
     440  1.4 0x000000e0             fp <= f55c0000
     444  1.4 0x000000e4             s3 <= 79bdd000
     445  1.4 0x000000e8             s4 <= 00000000
     449  1.4 0x000000ec             s1 <= fd132800
     450  1.4 0x000000f0             s2 <= 99f91800
     451  1.4 0x000000f4             s3 <= 79bdd000
     452  1.4 0x000000f8             s4 <= 00000000
     454  1.4 0x000000fc             s1 <= fd132800
     456  1.4 0x00000100             s2 <= 6606e800
     457  1.4 0x00000104             s3 <= 79bdd000
     458  1.4 0x00000108             s5 <= 00000000
     459  1.4 0x0000010c             t0 <= 00000000
     462  1.4 0x00000110             s1 <= fd132800
     463  1.4 0x00000114             s2 <= 6606e800
     464  1.4 0x00000118             s3 <= 79bdd000
     465  1.4 0x0000011c             s5 <= 00000000
     466  1.4 0x00000120             t0 <= 00000000
     467  1.4 0x00000124             s1 <= fd132800
     469  1.4 0x00000128             s2 <= 99f91800
     470  1.4 0x0000012c             s3 <= 79bdd000
     471  1.4 0x00000130             t1 <= 00000003
     472  1.4 0x00000134               
     473  1.4 0x00000048             fp <= b3c00000
     474  1.4 0x0000004c             s1 <= 1b800000
     475  1.4 0x00000050             s2 <= 00000000
     476  1.4 0x00000054             s3 <= 00000000
     477  1.4 0x00000058             s4 <= 00000000
     478  1.4 0x0000005c             s5 <= 00000000
     479  1.4 0x00000060             fp <= cf400000
     483  1.4 0x00000064             s2 <= 30c00000
     484  1.4 0x00000068             s3 <= cf400000
     485  1.4 0x0000006c             s4 <= cf400000
     486  1.4 0x00000070             s5 <= 30c00000
     487  1.4 0x00000074             fp <= eac00000
     488  1.4 0x00000078             s2 <= ba000000
     489  1.4 0x0000007c             s3 <= 25800000
     491  1.4 0x00000080             s4 <= ba000000
     492  1.4 0x00000084             s5 <= ba000000
     493  1.4 0x00000088             fp <= 00000000
     497  1.4 0x0000008c             s2 <= ba000000
     498  1.4 0x00000090             s3 <= 25800000
     499  1.4 0x00000094             s4 <= ba000000
     500  1.4 0x00000098             s5 <= ba000000
     501  1.4 0x0000009c             fp <= 00000000
     503  1.4 0x000000a0             s2 <= 46000000
     505  1.4 0x000000a4             s3 <= 25800000
     506  1.4 0x000000a8             s4 <= ba000000
     507  1.4 0x000000ac             s5 <= 46000000
     508  1.4 0x000000b0             fp <= 1b800000
     509  1.4 0x000000b4             fp <= d5800000
     510  1.4 0x000000b8             s3 <= f0000000
     511  1.4 0x000000bc             s6 <= f1000000
     512  1.4 0x000000c0             s6 <= ab000000
     516  1.4 0x000000c4             s3 <= 5b000000
     517  1.4 0x000000c8             fp <= f1000000
     518  1.4 0x000000cc             fp <= ab000000
     519  1.4 0x000000d0             fp <= 65000000
     520  1.4 0x000000d4             s3 <= 3e000000
     521  1.4 0x000000d8             fp <= 80800000
     522  1.4 0x000000dc             fp <= 3a800000
     523  1.4 0x000000e0             fp <= f4800000
     527  1.4 0x000000e4             s3 <= ca800000
     528  1.4 0x000000e8             s4 <= 00000000
     532  1.4 0x000000ec             s1 <= 1b800000
     533  1.4 0x000000f0             s2 <= 46000000
     534  1.4 0x000000f4             s3 <= ca800000
     535  1.4 0x000000f8             s4 <= 00000000
     537  1.4 0x000000fc             s1 <= 1b800000
     539  1.4 0x00000100             s2 <= ba000000
     540  1.4 0x00000104             s3 <= ca800000
     541  1.4 0x00000108             s5 <= 00000000
     542  1.4 0x0000010c             t0 <= 00000000
     545  1.4 0x00000110             s1 <= 1b800000
     546  1.4 0x00000114             s2 <= ba000000
     547  1.4 0x00000118             s3 <= ca800000
     548  1.4 0x0000011c             s5 <= 00000000
     549  1.4 0x00000120             t0 <= 00000000
     550  1.4 0x00000124             s1 <= 1b800000
     552  1.4 0x00000128             s2 <= 46000000
     553  1.4 0x0000012c             s3 <= ca800000
     554  1.4 0x00000130             t1 <= 00000004
     555  1.4 0x00000134               
     556  1.4 0x00000048             fp <= 00000000
     557  1.4 0x0000004c             s1 <= 00000000
     558  1.4 0x00000050             s2 <= 00000000
     559  1.4 0x00000054             s3 <= 00000000
     560  1.4 0x00000058             s4 <= 00000000
     561  1.4 0x0000005c             s5 <= 00000000
     562  1.4 0x00000060             fp <= 00000000
     566  1.4 0x00000064             s2 <= 00000000
     567  1.4 0x00000068             s3 <= 00000000
     568  1.4 0x0000006c             s4 <= 00000000
     569  1.4 0x00000070             s5 <= 00000000
     570  1.4 0x00000074             fp <= 00000000
     571  1.4 0x00000078             s2 <= 00000000
     572  1.4 0x0000007c             s3 <= 00000000
     574  1.4 0x00000080             s4 <= 00000000
     575  1.4 0x00000084             s5 <= 00000000
     576  1.4 0x00000088             fp <= 00000000
     580  1.4 0x0000008c             s2 <= 00000000
     581  1.4 0x00000090             s3 <= 00000000
     582  1.4 0x00000094             s4 <= 00000000
     583  1.4 0x00000098             s5 <= 00000000
     584  1.4 0x0000009c             fp <= 00000000
     586  1.4 0x000000a0             s2 <= 00000000
     588  1.4 0x000000a4             s3 <= 00000000
     589  1.4 0x000000a8             s4 <= 00000000
     590  1.4 0x000000ac             s5 <= 00000000
     591  1.4 0x000000b0             fp <= 00000000
     592  1.4 0x000000b4             fp <= 00000000
     593  1.4 0x000000b8             s3 <= 00000000
     594  1.4 0x000000bc             s6 <= 00000000
     595  1.4 0x000000c0             s6 <= 00000000
     599  1.4 0x000000c4             s3 <= 00000000
     600  1.4 0x000000c8             fp <= 00000000
     601  1.4 0x000000cc             fp <= 00000000
     602  1.4 0x000000d0             fp <= 00000000
     603  1.4 0x000000d4             s3 <= 00000000
     604  1.4 0x000000d8             fp <= 00000000
     605  1.4 0x000000dc             fp <= 00000000
     606  1.4 0x000000e0             fp <= 00000000
     610  1.4 0x000000e4             s3 <= 00000000
     611  1.4 0x000000e8             s4 <= 00000000
     615  1.4 0x000000ec             s1 <= 00000000
     616  1.4 0x000000f0             s2 <= 00000000
     617  1.4 0x000000f4             s3 <= 00000000
     618  1.4 0x000000f8             s4 <= 00000000
     620  1.4 0x000000fc             s1 <= 00000000
     622  1.4 0x00000100             s2 <= 00000000
     623  1.4 0x00000104             s3 <= 00000000
     624  1.4 0x00000108             s5 <= 00000000
     625  1.4 0x0000010c             t0 <= 00000000
     628  1.4 0x00000110             s1 <= 00000000
     629  1.4 0x00000114             s2 <= 00000000
     630  1.4 0x00000118             s3 <= 00000000
     631  1.4 0x0000011c             s5 <= 00000000
     632  1.4 0x00000120             t0 <= 00000000
     633  1.4 0x00000124             s1 <= 00000000
     635  1.4 0x00000128             s2 <= 00000000
     636  1.4 0x0000012c             s3 <= 00000000
     637  1.4 0x00000130             t1 <= 00000005
     638  1.4 0x00000134               
     639  1.4 0x00000048             fp <= 00000000
     640  1.4 0x0000004c             s1 <= 00000000
     641  1.4 0x00000050             s2 <= 00000000
     642  1.4 0x00000054             s3 <= 00000000
     643  1.4 0x00000058             s4 <= 00000000
     644  1.4 0x0000005c             s5 <= 00000000
     645  1.4 0x00000060             fp <= 00000000
     649  1.4 0x00000064             s2 <= 00000000
     650  1.4 0x00000068             s3 <= 00000000
     651  1.4 0x0000006c             s4 <= 00000000
     652  1.4 0x00000070             s5 <= 00000000
     653  1.4 0x00000074             fp <= 00000000
     654  1.4 0x00000078             s2 <= 00000000
     655  1.4 0x0000007c             s3 <= 00000000
     657  1.4 0x00000080             s4 <= 00000000
     658  1.4 0x00000084             s5 <= 00000000
     659  1.4 0x00000088             fp <= 00000000
     663  1.4 0x0000008c             s2 <= 00000000
     664  1.4 0x00000090             s3 <= 00000000
     665  1.4 0x00000094             s4 <= 00000000
     666  1.4 0x00000098             s5 <= 00000000
     667  1.4 0x0000009c             fp <= 00000000
     669  1.4 0x000000a0             s2 <= 00000000
     671  1.4 0x000000a4             s3 <= 00000000
     672  1.4 0x000000a8             s4 <= 00000000
     673  1.4 0x000000ac             s5 <= 00000000
     674  1.4 0x000000b0             fp <= 00000000
     675  1.4 0x000000b4             fp <= 00000000
     676  1.4 0x000000b8             s3 <= 00000000
     677  1.4 0x000000bc             s6 <= 00000000
     678  1.4 0x000000c0             s6 <= 00000000
     682  1.4 0x000000c4             s3 <= 00000000
     683  1.4 0x000000c8             fp <= 00000000
     684  1.4 0x000000cc             fp <= 00000000
     685  1.4 0x000000d0             fp <= 00000000
     686  1.4 0x000000d4             s3 <= 00000000
     687  1.4 0x000000d8             fp <= 00000000
     688  1.4 0x000000dc             fp <= 00000000
     689  1.4 0x000000e0             fp <= 00000000
     693  1.4 0x000000e4             s3 <= 00000000
     694  1.4 0x000000e8             s4 <= 00000000
     698  1.4 0x000000ec             s1 <= 00000000
     699  1.4 0x000000f0             s2 <= 00000000
     700  1.4 0x000000f4             s3 <= 00000000
     701  1.4 0x000000f8             s4 <= 00000000
     703  1.4 0x000000fc             s1 <= 00000000
     705  1.4 0x00000100             s2 <= 00000000
     706  1.4 0x00000104             s3 <= 00000000
     707  1.4 0x00000108             s5 <= 00000000
     708  1.4 0x0000010c             t0 <= 00000000
     711  1.4 0x00000110             s1 <= 00000000
     712  1.4 0x00000114             s2 <= 00000000
     713  1.4 0x00000118             s3 <= 00000000
     714  1.4 0x0000011c             s5 <= 00000000
     715  1.4 0x00000120             t0 <= 00000000
     716  1.4 0x00000124             s1 <= 00000000
     718  1.4 0x00000128             s2 <= 00000000
     719  1.4 0x0000012c             s3 <= 00000000
     720  1.4 0x00000130             t1 <= 00000006
     721  1.4 0x00000134               
     722  1.4 0x00000048             fp <= 00000000
     723  1.4 0x0000004c             s1 <= 00000000
     724  1.4 0x00000050             s2 <= 00000000
     725  1.4 0x00000054             s3 <= 00000000
     726  1.4 0x00000058             s4 <= 00000000
     727  1.4 0x0000005c             s5 <= 00000000
     728  1.3 0x00000060             fp <= 00000000
     732  1.4 0x00000064             s2 <= 00000000
     733  1.4 0x00000068             s3 <= 00000000
     734  1.4 0x0000006c             s4 <= 00000000
     735  1.4 0x00000070             s5 <= 00000000
     736  1.4 0x00000074             fp <= 00000000
     737  1.4 0x00000078             s2 <= 00000000
     738  1.4 0x0000007c             s3 <= 00000000
     740  1.4 0x00000080             s4 <= 00000000
     741  1.4 0x00000084             s5 <= 00000000
     742  1.3 0x00000088             fp <= 00000000
     746  1.4 0x0000008c             s2 <= 00000000
     747  1.4 0x00000090             s3 <= 00000000
     748  1.4 0x00000094             s4 <= 00000000
     749  1.4 0x00000098             s5 <= 00000000
     750  1.4 0x0000009c             fp <= 00000000
     752  1.4 0x000000a0             s2 <= 00000000
     754  1.4 0x000000a4             s3 <= 00000000
     755  1.4 0x000000a8             s4 <= 00000000
     756  1.4 0x000000ac             s5 <= 00000000
     757  1.4 0x000000b0             fp <= 00000000
     758  1.4 0x000000b4             fp <= 00000000
     759  1.4 0x000000b8             s3 <= 00000000
     760  1.3 0x000000bc             s6 <= 00000000
     761  1.3 0x000000c0             s6 <= 00000000
     765  1.4 0x000000c4             s3 <= 00000000
     766  1.4 0x000000c8             fp <= 00000000
     767  1.4 0x000000cc             fp <= 00000000
     768  1.4 0x000000d0             fp <= 00000000
     769  1.4 0x000000d4             s3 <= 00000000
     770  1.3 0x000000d8             fp <= 00000000
     771  1.3 0x000000dc             fp <= 00000000
     772  1.3 0x000000e0             fp <= 00000000
     776  1.4 0x000000e4             s3 <= 00000000
     777  1.4 0x000000e8             s4 <= 00000000
     781  1.4 0x000000ec             s1 <= 00000000
     782  1.4 0x000000f0             s2 <= 00000000
     783  1.4 0x000000f4             s3 <= 00000000
     784  1.4 0x000000f8             s4 <= 00000000
     786  1.4 0x000000fc             s1 <= 00000000
     788  1.4 0x00000100             s2 <= 00000000
     789  1.4 0x00000104             s3 <= 00000000
     790  1.4 0x00000108             s5 <= 00000000
     791  1.4 0x0000010c             t0 <= 00000000
     794  1.4 0x00000110             s1 <= 00000000
     795  1.4 0x00000114             s2 <= 00000000
     796  1.4 0x00000118             s3 <= 00000000
     797  1.4 0x0000011c             s5 <= 00000000
     798  1.4 0x00000120             t0 <= 00000000
     799  1.4 0x00000124             s1 <= 00000000
     801  1.4 0x00000128             s2 <= 00000000
     802  1.4 0x0000012c             s3 <= 00000000
     803  1.4 0x00000130             t1 <= 00000007
     804  1.4 0x00000134               
     805  1.4 0x00000048             fp <= 00000000
     806  1.4 0x0000004c             s1 <= 00000000
     807  1.4 0x00000050             s2 <= 00000000
     808  1.4 0x00000054             s3 <= 00000000
     809  1.3 0x00000058             s4 <= 00000000
     810  1.3 0x0000005c             s5 <= 00000000
     811  1.3 0x00000060             fp <= 00000000
     815  1.4 0x00000064             s2 <= 00000000
     816  1.4 0x00000068             s3 <= 00000000
     817  1.4 0x0000006c             s4 <= 00000000
     818  1.4 0x00000070             s5 <= 00000000
     819  1.3 0x00000074             fp <= 00000000
     820  1.3 0x00000078             s2 <= 00000000
     821  1.3 0x0000007c             s3 <= 00000000
     823  1.3 0x00000080             s4 <= 00000000
     824  1.3 0x00000084             s5 <= 00000000
     825  1.3 0x00000088             fp <= 00000000
     829  1.4 0x0000008c             s2 <= 00000000
     830  1.4 0x00000090             s3 <= 00000000
     831  1.4 0x00000094             s4 <= 00000000
     832  1.4 0x00000098             s5 <= 00000000
     833  1.3 0x0000009c             fp <= 00000000
     835  1.4 0x000000a0             s2 <= 00000000
     837  1.4 0x000000a4             s3 <= 00000000
     838  1.4 0x000000a8             s4 <= 00000000
     839  1.4 0x000000ac             s5 <= 00000000
     840  1.3 0x000000b0             fp <= 00000000
     841  1.3 0x000000b4             fp <= 00000000
     842  1.3 0x000000b8             s3 <= 00000000
     843  1.3 0x000000bc             s6 <= 00000000
     844  1.3 0x000000c0             s6 <= 00000000
     848  1.4 0x000000c4             s3 <= 00000000
     849  1.4 0x000000c8             fp <= 00000000
     850  1.4 0x000000cc             fp <= 00000000
     851  1.3 0x000000d0             fp <= 00000000
     852  1.3 0x000000d4             s3 <= 00000000
     853  1.3 0x000000d8             fp <= 00000000
     854  1.3 0x000000dc             fp <= 00000000
     855  1.3 0x000000e0             fp <= 00000000
     859  1.4 0x000000e4             s3 <= 00000000
     860  1.4 0x000000e8             s4 <= 00000000
     864  1.4 0x000000ec             s1 <= 00000000
     865  1.4 0x000000f0             s2 <= 00000000
     866  1.4 0x000000f4             s3 <= 00000000
     867  1.4 0x000000f8             s4 <= 00000000
     869  1.4 0x000000fc             s1 <= 00000000
     871  1.4 0x00000100             s2 <= 00000000
     872  1.4 0x00000104             s3 <= 00000000
     873  1.4 0x00000108             s5 <= 00000000
     874  1.4 0x0000010c             t0 <= 00000000
     877  1.4 0x00000110             s1 <= 00000000
     878  1.4 0x00000114             s2 <= 00000000
     879  1.4 0x00000118             s3 <= 00000000
     880  1.4 0x0000011c             s5 <= 00000000
     881  1.4 0x00000120             t0 <= 00000000
     882  1.4 0x00000124             s1 <= 00000000
     884  1.4 0x00000128             s2 <= 00000000
     885  1.4 0x0000012c             s3 <= 00000000
     886  1.4 0x00000130             t1 <= 00000008
     887  1.4 0x00000134               
     888  1.4 0x00000048             fp <= 00000000
     889  1.3 0x0000004c             s1 <= 00000000
     890  1.3 0x00000050             s2 <= 00000000
     891  1.3 0x00000054             s3 <= 00000000
     892  1.3 0x00000058             s4 <= 00000000
     893  1.3 0x0000005c             s5 <= 00000000
     894  1.3 0x00000060             fp <= 00000000
     898  1.4 0x00000064             s2 <= 00000000
     899  1.4 0x00000068             s3 <= 00000000
     900  1.3 0x0000006c             s4 <= 00000000
     901  1.3 0x00000070             s5 <= 00000000
     902  1.3 0x00000074             fp <= 00000000
     903  1.3 0x00000078             s2 <= 00000000
     904  1.3 0x0000007c             s3 <= 00000000
     906  1.3 0x00000080             s4 <= 00000000
     907  1.3 0x00000084             s5 <= 00000000
     908  1.3 0x00000088             fp <= 00000000
     912  1.4 0x0000008c             s2 <= 00000000
     913  1.4 0x00000090             s3 <= 00000000
     914  1.3 0x00000094             s4 <= 00000000
     915  1.3 0x00000098             s5 <= 00000000
     916  1.3 0x0000009c             fp <= 00000000
     918  1.3 0x000000a0             s2 <= 00000000
     920  1.4 0x000000a4             s3 <= 00000000
     921  1.3 0x000000a8             s4 <= 00000000
     922  1.3 0x000000ac             s5 <= 00000000
     923  1.3 0x000000b0             fp <= 00000000
     924  1.3 0x000000b4             fp <= 00000000
     925  1.3 0x000000b8             s3 <= 00000000
     926  1.3 0x000000bc             s6 <= 00000000
     927  1.3 0x000000c0             s6 <= 00000000
     931  1.3 0x000000c4             s3 <= 00000000
     932  1.3 0x000000c8             fp <= 00000000
     933  1.3 0x000000cc             fp <= 00000000
     934  1.3 0x000000d0             fp <= 00000000
     935  1.3 0x000000d4             s3 <= 00000000
     936  1.3 0x000000d8             fp <= 00000000
     937  1.3 0x000000dc             fp <= 00000000
     938  1.3 0x000000e0             fp <= 00000000
     942  1.3 0x000000e4             s3 <= 00000000
     943  1.3 0x000000e8             s4 <= 00000000
     947  1.4 0x000000ec             s1 <= 00000000
     948  1.4 0x000000f0             s2 <= 00000000
     949  1.4 0x000000f4             s3 <= 00000000
     950  1.4 0x000000f8             s4 <= 00000000
     952  1.4 0x000000fc             s1 <= 00000000
     954  1.4 0x00000100             s2 <= 00000000
     955  1.4 0x00000104             s3 <= 00000000
     956  1.4 0x00000108             s5 <= 00000000
     957  1.4 0x0000010c             t0 <= 00000000
     960  1.4 0x00000110             s1 <= 00000000
     961  1.4 0x00000114             s2 <= 00000000
     962  1.4 0x00000118             s3 <= 00000000
     963  1.4 0x0000011c             s5 <= 00000000
     964  1.4 0x00000120             t0 <= 00000000
     965  1.4 0x00000124             s1 <= 00000000
     967  1.4 0x00000128             s2 <= 00000000
     968  1.4 0x0000012c             s3 <= 00000000
     969  1.4 0x00000130             t1 <= 00000009
     970  1.3 0x00000134               
     971  1.3 0x00000048             fp <= 00000000
     972  1.3 0x0000004c             s1 <= 00000000
     973  1.3 0x00000050             s2 <= 00000000
     974  1.3 0x00000054             s3 <= 00000000
     975  1.3 0x00000058             s4 <= 00000000
     976  1.3 0x0000005c             s5 <= 00000000
     977  1.3 0x00000060             fp <= 00000000
     981  1.3 0x00000064             s2 <= 00000000
     982  1.3 0x00000068             s3 <= 00000000
     983  1.3 0x0000006c             s4 <= 00000000
     984  1.3 0x00000070             s5 <= 00000000
     985  1.3 0x00000074             fp <= 00000000
     986  1.3 0x00000078             s2 <= 00000000
     987  1.3 0x0000007c             s3 <= 00000000
     989  1.3 0x00000080             s4 <= 00000000
     990  1.3 0x00000084             s5 <= 00000000
     991  1.3 0x00000088             fp <= 00000000
     995  1.3 0x0000008c             s2 <= 00000000
     996  1.3 0x00000090             s3 <= 00000000
     997  1.3 0x00000094             s4 <= 00000000
     998  1.3 0x00000098             s5 <= 00000000
     999  1.3 0x0000009c             fp <= 00000000
    1001  1.3 0x000000a0             s2 <= 00000000
    1003  1.3 0x000000a4             s3 <= 00000000
    1004  1.3 0x000000a8             s4 <= 00000000
    1005  1.3 0x000000ac             s5 <= 00000000
    1006  1.3 0x000000b0             fp <= 00000000
    1007  1.3 0x000000b4             fp <= 00000000
    1008  1.3 0x000000b8             s3 <= 00000000
    1009  1.3 0x000000bc             s6 <= 00000000
    1010  1.3 0x000000c0             s6 <= 00000000
    1014  1.3 0x000000c4             s3 <= 00000000
    1015  1.3 0x000000c8             fp <= 00000000
    1016  1.3 0x000000cc             fp <= 00000000
    1017  1.3 0x000000d0             fp <= 00000000
    1018  1.3 0x000000d4             s3 <= 00000000
    1019  1.3 0x000000d8             fp <= 00000000
    1020  1.3 0x000000dc             fp <= 00000000
    1021  1.3 0x000000e0             fp <= 00000000
    1025  1.3 0x000000e4             s3 <= 00000000
    1026  1.3 0x000000e8             s4 <= 00000000
    1030  1.4 0x000000ec             s1 <= 00000000
    1031  1.4 0x000000f0             s2 <= 00000000
    1032  1.4 0x000000f4             s3 <= 00000000
    1033  1.3 0x000000f8             s4 <= 00000000
    1035  1.4 0x000000fc             s1 <= 00000000
    1037  1.4 0x00000100             s2 <= 00000000
    1038  1.4 0x00000104             s3 <= 00000000
    1039  1.4 0x00000108             s5 <= 00000000
    1040  1.3 0x0000010c             t0 <= 00000000
    1043  1.4 0x00000110             s1 <= 00000000
    1044  1.4 0x00000114             s2 <= 00000000
    1045  1.4 0x00000118             s3 <= 00000000
    1046  1.4 0x0000011c             s5 <= 00000000
    1047  1.3 0x00000120             t0 <= 00000000
    1048  1.3 0x00000124             s1 <= 00000000
    1050  1.3 0x00000128             s2 <= 00000000
    1051  1.3 0x0000012c             s3 <= 00000000
    1052  1.3 0x00000130             t1 <= 0000000a
    1053  1.3 0x00000134               
    1058  1.4 0x00000138             sp <= 00002ffc
    1059  1.4 0x0000013c               
    1064  1.4 0x00000010               
$finish called at time : 21241999 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 9500.141 ; gain = 0.000 ; free physical = 3867 ; free virtual = 19238
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 9500.141 ; gain = 0.000 ; free physical = 3867 ; free virtual = 19238
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 9500.141 ; gain = 0.000 ; free physical = 3867 ; free virtual = 19238
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 9531.160 ; gain = 0.000 ; free physical = 3926 ; free virtual = 19300
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     213  2.5 0x00000020               mem[00000fd4] <= 0000038f
     214  2.4 0x00000024             a1 <= 0000000a
     215  2.2 0x00000028             t1 <= 00000000
     216  2.1 0x0000002c             fp <= 000004d2
     217  2.0 0x00000030             s1 <= 00000224
     218  2.0 0x00000034             s2 <= 00001000
     219  1.9 0x00000038             s2 <= 00000911
     220  1.8 0x0000003c             s3 <= 000003b4
     221  1.8 0x00000040             s4 <= 00000306
     222  1.7 0x00000044             s5 <= 000001b0
     223  1.7 0x00000048             fp <= 00136864
     224  1.6 0x0000004c             s1 <= 002192f4
     225  1.6 0x00000050             s2 <= 000b3238
     226  1.6 0x00000054             s3 <= 00051a20
     227  1.5 0x00000058             s4 <= 00000000
     228  1.5 0x0000005c             s5 <= 00000000
     229  1.5 0x00000060             fp <= 0034fb58
     233  1.6 0x00000064             s2 <= ffd636e0
     234  1.6 0x00000068             s3 <= 0031e178
     235  1.5 0x0000006c             s4 <= 0034fb58
     236  1.5 0x00000070             s5 <= ffcb04a8
     237  1.5 0x00000074             fp <= 00568e4c
     238  1.5 0x00000078             s2 <= 0080576c
     241  1.5 0x0000007c             s3 <= 00676f34
     242  1.5 0x00000080             s4 <= 008b89a4
     243  1.5 0x00000084             s5 <= 008b89a4
     244  1.5 0x00000088             fp <= 0000038f
     248  1.5 0x0000008c             s2 <= 008053dd
     249  1.5 0x00000090             s3 <= 00676cbb
     250  1.5 0x00000094             s4 <= 008b8d33
     251  1.5 0x00000098             s5 <= 008b8615
     252  1.5 0x0000009c             fp <= 0000038f
     256  1.6 0x000000a0             s2 <= ff7fafb2
     257  1.6 0x000000a4             s3 <= 00676f34
     258  1.5 0x000000a8             s4 <= 008b90c2
     259  1.5 0x000000ac             s5 <= ff747d7a
     260  1.5 0x000000b0             fp <= 00219683
     261  1.5 0x000000b4             fp <= 00a1e6d1
     262  1.5 0x000000b8             s3 <= 00c689e5
     265  1.5 0x000000bc             s6 <= 00c379c5
     266  1.5 0x000000c0             s6 <= 0143ca13
     270  1.6 0x000000c4             s3 <= 018543f6
     271  1.5 0x000000c8             fp <= 00c379c5
     272  1.5 0x000000cc             fp <= 0143ca13
     273  1.5 0x000000d0             fp <= 01cf5ad5
     274  1.5 0x000000d4             s3 <= 004a1923
     277  1.5 0x000000d8             fp <= 01f0edc9
     278  1.5 0x000000dc             fp <= 02713e17
     279  1.5 0x000000e0             fp <= 02fcced9
     283  1.6 0x000000e4             s3 <= 02b6d7fa
     284  1.6 0x000000e8             s4 <= 0000038f
     288  1.6 0x000000ec             s1 <= 00219683
     289  1.6 0x000000f0             s2 <= ff7fac23
     290  1.6 0x000000f4             s3 <= 02b6d475
     291  1.6 0x000000f8             s4 <= 0000038f
     295  1.6 0x000000fc             s1 <= 00219a12
     296  1.6 0x00000100             s2 <= 0080576c
     297  1.6 0x00000104             s3 <= 02b6d7fa
     298  1.6 0x00000108             s5 <= 0000038f
     299  1.6 0x0000010c             t0 <= 00000000
     302  1.6 0x00000110             s1 <= 00219da1
     303  1.6 0x00000114             s2 <= 008053dd
     304  1.6 0x00000118             s3 <= 02b6d475
     305  1.6 0x0000011c             s5 <= 0000038f
     306  1.5 0x00000120             t0 <= 00000000
     309  1.6 0x00000124             s1 <= 0021a130
     310  1.6 0x00000128             s2 <= ff7fafb2
     311  1.5 0x0000012c             s3 <= 02b6d7fa
     312  1.5 0x00000130             t1 <= 00000001
     313  1.5 0x00000134               
     318  1.6 0x00000048             fp <= db61e360
     319  1.6 0x0000004c             s1 <= 0bcc11d4
     320  1.6 0x00000050             s2 <= a8aa92a6
     321  1.6 0x00000054             s3 <= 000ca9e1
     322  1.6 0x00000058             s4 <= 803c199d
     323  1.6 0x0000005c             s5 <= 67cda020
     324  1.5 0x00000060             fp <= e72df534
     328  1.6 0x00000064             s2 <= c17c9d72
     329  1.6 0x00000068             s3 <= e7215cd5
     330  1.6 0x0000006c             s4 <= 676a0ed1
     331  1.6 0x00000070             s5 <= 809faaec
     332  1.5 0x00000074             fp <= f2fa0708
     333  1.5 0x00000078             s2 <= 317d6996
     336  1.6 0x0000007c             s3 <= 15db5bdd
     337  1.5 0x00000080             s4 <= 5a6415d9
     338  1.5 0x00000084             s5 <= 725a5c1c
     339  1.5 0x00000088             fp <= 0000038f
     343  1.6 0x0000008c             s2 <= 317d6607
     344  1.6 0x00000090             s3 <= 15db5852
     345  1.5 0x00000094             s4 <= 5a641968
     346  1.5 0x00000098             s5 <= 725a588d
     347  1.5 0x0000009c             fp <= 0000038f
     351  1.6 0x000000a0             s2 <= ce829d88
     352  1.6 0x000000a4             s3 <= 15db5bdd
     353  1.5 0x000000a8             s4 <= 5a641cf7
     354  1.5 0x000000ac             s5 <= 8da5ab02
     355  1.5 0x000000b0             fp <= 0bcc1563
     356  1.5 0x000000b4             fp <= 3d4977db
     357  1.5 0x000000b8             s3 <= 28922c06
     360  1.5 0x000000bc             s6 <= 491589af
     361  1.5 0x000000c0             s6 <= 7a92ec27
     365  1.6 0x000000c4             s3 <= 5200c021
     366  1.5 0x000000c8             fp <= 491589af
     367  1.5 0x000000cc             fp <= 7a92ec27
     368  1.5 0x000000d0             fp <= d4f7091e
     369  1.5 0x000000d4             s3 <= 86f7c93f
     372  1.5 0x000000d8             fp <= e0c31af2
     373  1.5 0x000000dc             fp <= 12407d6a
     374  1.5 0x000000e0             fp <= 6ca49a61
     378  1.6 0x000000e4             s3 <= ea53535e
     379  1.6 0x000000e8             s4 <= 0000038f
     383  1.6 0x000000ec             s1 <= 0bcc1563
     384  1.6 0x000000f0             s2 <= ce8299f9
     385  1.6 0x000000f4             s3 <= ea5350d1
     386  1.6 0x000000f8             s4 <= 0000038f
     390  1.6 0x000000fc             s1 <= 0bcc18f2
     391  1.6 0x00000100             s2 <= 317d6996
     392  1.6 0x00000104             s3 <= ea53535e
     393  1.6 0x00000108             s5 <= 0000038f
     394  1.6 0x0000010c             t0 <= 00000000
     397  1.6 0x00000110             s1 <= 0bcc1c81
     398  1.6 0x00000114             s2 <= 317d6607
     399  1.6 0x00000118             s3 <= ea5350d1
     400  1.6 0x0000011c             s5 <= 0000038f
     401  1.5 0x00000120             t0 <= 00000000
     404  1.6 0x00000124             s1 <= 0bcc2010
     405  1.6 0x00000128             s2 <= ce829d88
     406  1.5 0x0000012c             s3 <= ea53535e
     407  1.5 0x00000130             t1 <= 00000002
     408  1.5 0x00000134               
     409  1.5 0x00000048             fp <= 9c3ad880
     410  1.5 0x0000004c             s1 <= 9020eff0
     411  1.5 0x00000050             s2 <= de85ab82
     412  1.5 0x00000054             s3 <= 000ca9e1
     413  1.5 0x00000058             s4 <= 30d65ec9
     414  1.5 0x0000005c             s5 <= 858cfb80
     415  1.5 0x00000060             fp <= 2c5bc870
     419  1.5 0x00000064             s2 <= b229e312
     420  1.5 0x00000068             s3 <= 2c576191
     421  1.5 0x0000006c             s4 <= 5d322739
     422  1.5 0x00000070             s5 <= 59313310
     423  1.5 0x00000074             fp <= bc7cb860
     424  1.5 0x00000078             s2 <= 0a52d54e
     427  1.5 0x0000007c             s3 <= 902bd9f1
     428  1.5 0x00000080             s4 <= 19aedf99
     429  1.5 0x00000084             s5 <= 634b8550
     430  1.5 0x00000088             fp <= 0000038f
     434  1.5 0x0000008c             s2 <= 0a52d1bf
     435  1.5 0x00000090             s3 <= 902bda7e
     436  1.5 0x00000094             s4 <= 19aee328
     437  1.5 0x00000098             s5 <= 634b81c1
     438  1.5 0x0000009c             fp <= 0000038f
     442  1.5 0x000000a0             s2 <= f5ad31d0
     443  1.5 0x000000a4             s3 <= 902bd9f1
     444  1.5 0x000000a8             s4 <= 19aee6b7
     445  1.5 0x000000ac             s5 <= 9cb481ce
     446  1.5 0x000000b0             fp <= 9020f37f
     447  1.5 0x000000b4             fp <= 9a73c1af
     448  1.5 0x000000b8             s3 <= 0a58185e
     451  1.5 0x000000bc             s6 <= 2a94b19f
     452  1.5 0x000000c0             s6 <= 34e77fcf
     456  1.5 0x000000c4             s3 <= 3ebf6791
     457  1.5 0x000000c8             fp <= 2a94b19f
     458  1.5 0x000000cc             fp <= 34e77fcf
     459  1.5 0x000000d0             fp <= 4e966686
     460  1.5 0x000000d4             s3 <= 70290117
     463  1.5 0x000000d8             fp <= deb75676
     464  1.5 0x000000dc             fp <= e90a24a6
     465  1.5 0x000000e0             fp <= 02b90b5d
     469  1.5 0x000000e4             s3 <= 72900a4a
     470  1.5 0x000000e8             s4 <= 0000038f
     474  1.5 0x000000ec             s1 <= 9020f37f
     475  1.5 0x000000f0             s2 <= f5ad2e41
     476  1.5 0x000000f4             s3 <= 729009c5
     477  1.5 0x000000f8             s4 <= 0000038f
     481  1.5 0x000000fc             s1 <= 9020f70e
     482  1.5 0x00000100             s2 <= 0a52d54e
     483  1.5 0x00000104             s3 <= 72900a4a
     484  1.5 0x00000108             s5 <= 0000038f
     485  1.5 0x0000010c             t0 <= 00000000
     488  1.5 0x00000110             s1 <= 9020fa9d
     489  1.5 0x00000114             s2 <= 0a52d1bf
     490  1.5 0x00000118             s3 <= 729009c5
     491  1.5 0x0000011c             s5 <= 0000038f
     492  1.5 0x00000120             t0 <= 00000000
     495  1.5 0x00000124             s1 <= 9020fe2c
     496  1.5 0x00000128             s2 <= f5ad31d0
     497  1.5 0x0000012c             s3 <= 72900a4a
     498  1.5 0x00000130             t1 <= 00000003
     499  1.5 0x00000134               
     500  1.5 0x00000048             fp <= 4b30efc0
     501  1.5 0x0000004c             s1 <= 6d028620
     502  1.5 0x00000050             s2 <= ae949d56
     503  1.5 0x00000054             s3 <= 000ca9e1
     504  1.5 0x00000058             s4 <= 43cfd1a1
     505  1.5 0x0000005c             s5 <= 69c21c40
     506  1.5 0x00000060             fp <= b83375e0
     510  1.5 0x00000064             s2 <= f6612776
     511  1.5 0x00000068             s3 <= b83fdc01
     512  1.5 0x0000006c             s4 <= fc034781
     513  1.5 0x00000070             s5 <= b18ea660
     514  1.5 0x00000074             fp <= 2535fc00
     515  1.5 0x00000078             s2 <= 2ed4d48a
     518  1.5 0x0000007c             s3 <= 9d0a2001
     519  1.5 0x00000080             s4 <= 21394381
     520  1.5 0x00000084             s5 <= 73a755a0
     521  1.5 0x00000088             fp <= 0000038f
     525  1.5 0x0000008c             s2 <= 2ed4d0fb
     526  1.5 0x00000090             s3 <= 9d0a238e
     527  1.5 0x00000094             s4 <= 21394710
     528  1.5 0x00000098             s5 <= 73a75211
     529  1.5 0x0000009c             fp <= 0000038f
     533  1.5 0x000000a0             s2 <= d12b3294
     534  1.5 0x000000a4             s3 <= 9d0a2001
     535  1.5 0x000000a8             s4 <= 21394a9f
     536  1.5 0x000000ac             s5 <= 8c58b17e
     537  1.5 0x000000b0             fp <= 6d0289af
     538  1.5 0x000000b4             fp <= 9bd7571b
     539  1.5 0x000000b8             s3 <= 06dd771a
     542  1.5 0x000000bc             s6 <= 08d9dd3b
     543  1.5 0x000000c0             s6 <= 37aeaaa7
     547  1.5 0x000000c4             s3 <= 3173ddbd
     548  1.5 0x000000c8             fp <= 08d9dd3b
     549  1.5 0x000000cc             fp <= 37aeaaa7
     550  1.5 0x000000d0             fp <= 58e7f546
     551  1.5 0x000000d4             s3 <= 699428fb
     554  1.5 0x000000d8             fp <= c5ea7b66
     555  1.5 0x000000dc             fp <= f4bf48d2
     556  1.5 0x000000e0             fp <= 15f89371
     560  1.5 0x000000e4             s3 <= 7c6cbb8a
     561  1.5 0x000000e8             s4 <= 0000038f
     565  1.5 0x000000ec             s1 <= 6d0289af
     566  1.5 0x000000f0             s2 <= d12b2f05
     567  1.5 0x000000f4             s3 <= 7c6cb805
     568  1.5 0x000000f8             s4 <= 0000038f
     572  1.5 0x000000fc             s1 <= 6d028d3e
     573  1.5 0x00000100             s2 <= 2ed4d48a
     574  1.5 0x00000104             s3 <= 7c6cbb8a
     575  1.5 0x00000108             s5 <= 0000038f
     576  1.5 0x0000010c             t0 <= 00000000
     579  1.5 0x00000110             s1 <= 6d0290cd
     580  1.5 0x00000114             s2 <= 2ed4d0fb
     581  1.5 0x00000118             s3 <= 7c6cb805
     582  1.5 0x0000011c             s5 <= 0000038f
     583  1.5 0x00000120             t0 <= 00000000
     586  1.5 0x00000124             s1 <= 6d02945c
     587  1.5 0x00000128             s2 <= d12b3294
     588  1.5 0x0000012c             s3 <= 7c6cbb8a
     589  1.5 0x00000130             t1 <= 00000004
     590  1.5 0x00000134               
     591  1.5 0x00000048             fp <= 8debbd30
     592  1.5 0x0000004c             s1 <= 55ab5fc8
     593  1.5 0x00000050             s2 <= c6ef6016
     594  1.5 0x00000054             s3 <= 000ca9e1
     595  1.5 0x00000058             s4 <= 26914849
     596  1.5 0x0000005c             s5 <= 070a4a50
     597  1.5 0x00000060             fp <= e3971cf8
     601  1.5 0x00000064             s2 <= e358431e
     602  1.5 0x00000068             s3 <= e39bb519
     603  1.5 0x0000006c             s4 <= 0a286541
     604  1.5 0x00000070             s5 <= 23732d58
     605  1.5 0x00000074             fp <= 39427cc0
     606  1.5 0x00000078             s2 <= 55ea39a2
     609  1.5 0x0000007c             s3 <= dad9c9d9
     610  1.5 0x00000080             s4 <= 436ae201
     611  1.5 0x00000084             s5 <= 15cf4f68
     612  1.5 0x00000088             fp <= 0000038f
     616  1.5 0x0000008c             s2 <= 55ea3613
     617  1.5 0x00000090             s3 <= dad9ca56
     618  1.5 0x00000094             s4 <= 436ae590
     619  1.5 0x00000098             s5 <= 15cf4bd9
     620  1.5 0x0000009c             fp <= 0000038f
     624  1.5 0x000000a0             s2 <= aa15cd7c
     625  1.5 0x000000a4             s3 <= dad9c9d9
     626  1.5 0x000000a8             s4 <= 436ae91f
     627  1.5 0x000000ac             s5 <= ea30b7b6
     628  1.5 0x000000b0             fp <= 55ab6357
     629  1.5 0x000000b4             fp <= ab9595db
     630  1.5 0x000000b8             s3 <= 714c5c02
     633  1.5 0x000000bc             s6 <= 0140f5a3
     634  1.5 0x000000c0             s6 <= 572b2827
     638  1.5 0x000000c4             s3 <= 26677425
     639  1.5 0x000000c8             fp <= 0140f5a3
     640  1.5 0x000000cc             fp <= 572b2827
     641  1.5 0x000000d0             fp <= 9a961146
     642  1.5 0x000000d4             s3 <= bcf16563
     645  1.5 0x000000d8             fp <= f041710e
     646  1.5 0x000000dc             fp <= 462ba392
     647  1.5 0x000000e0             fp <= 89968cb1
     651  1.5 0x000000e4             s3 <= 3567e9d2
     652  1.5 0x000000e8             s4 <= 0000038f
     656  1.5 0x000000ec             s1 <= 55ab6357
     657  1.5 0x000000f0             s2 <= aa15c9ed
     658  1.5 0x000000f4             s3 <= 3567ea5d
     659  1.5 0x000000f8             s4 <= 0000038f
     663  1.5 0x000000fc             s1 <= 55ab66e6
     664  1.5 0x00000100             s2 <= 55ea39a2
     665  1.5 0x00000104             s3 <= 3567e9d2
     666  1.5 0x00000108             s5 <= 0000038f
     667  1.5 0x0000010c             t0 <= 00000000
     670  1.5 0x00000110             s1 <= 55ab6a75
     671  1.5 0x00000114             s2 <= 55ea3613
     672  1.5 0x00000118             s3 <= 3567ea5d
     673  1.5 0x0000011c             s5 <= 0000038f
     674  1.5 0x00000120             t0 <= 00000000
     677  1.5 0x00000124             s1 <= 55ab6e04
     678  1.5 0x00000128             s2 <= aa15cd7c
     679  1.5 0x0000012c             s3 <= 3567e9d2
     680  1.5 0x00000130             t1 <= 00000005
     681  1.5 0x00000134               
     682  1.5 0x00000048             fp <= 74767df0
     683  1.5 0x0000004c             s1 <= b6cc6bb8
     684  1.5 0x00000050             s2 <= 0cc9124e
     685  1.5 0x00000054             s3 <= 000ca9e1
     686  1.5 0x00000058             s4 <= 3293e2c9
     687  1.5 0x0000005c             s5 <= f90aaf90
     688  1.5 0x00000060             fp <= 2b42e9a8
     692  1.5 0x00000064             s2 <= e18628a6
     693  1.5 0x00000068             s3 <= 2b4e4049
     694  1.5 0x0000006c             s4 <= 5dd6cc71
     695  1.5 0x00000070             s5 <= cdc7c5e8
     696  1.5 0x00000074             fp <= e20f5560
     697  1.5 0x00000078             s2 <= 00892cba
     700  1.5 0x0000007c             s3 <= c9411529
     701  1.5 0x00000080             s4 <= 3fe621d1
     702  1.5 0x00000084             s5 <= 14478f78
     703  1.5 0x00000088             fp <= 0000038f
     707  1.5 0x0000008c             s2 <= 0089292b
     708  1.5 0x00000090             s3 <= c94116a6
     709  1.5 0x00000094             s4 <= 3fe62560
     710  1.5 0x00000098             s5 <= 14478be9
     711  1.5 0x0000009c             fp <= 0000038f
     715  1.5 0x000000a0             s2 <= ff76da64
     716  1.5 0x000000a4             s3 <= c9411529
     717  1.5 0x000000a8             s4 <= 3fe628ef
     718  1.5 0x000000ac             s5 <= ebb877a6
     719  1.5 0x000000b0             fp <= b6cc6f47
     720  1.5 0x000000b4             fp <= b75594e3
     721  1.5 0x000000b8             s3 <= 7e1481ca
     724  1.5 0x000000bc             s6 <= 6e22009b
     725  1.5 0x000000c0             s6 <= 6eab2637
     729  1.5 0x000000c4             s3 <= 10bfa7fd
     730  1.5 0x000000c8             fp <= 6e22009b
     731  1.5 0x000000cc             fp <= 6eab2637
     732  1.5 0x000000d0             fp <= ae914f26
     733  1.5 0x000000d4             s3 <= be2ee8db
     736  1.5 0x000000d8             fp <= 655dbade
     737  1.5 0x000000dc             fp <= 65e6e07a
     738  1.5 0x000000e0             fp <= a5cd0969
     742  1.5 0x000000e4             s3 <= 1be3e1b2
     743  1.5 0x000000e8             s4 <= 0000038f
     747  1.5 0x000000ec             s1 <= b6cc6f47
     748  1.5 0x000000f0             s2 <= ff76d6d5
     749  1.5 0x000000f4             s3 <= 1be3e23d
     750  1.5 0x000000f8             s4 <= 0000038f
     754  1.5 0x000000fc             s1 <= b6cc72d6
     755  1.5 0x00000100             s2 <= 00892cba
     756  1.5 0x00000104             s3 <= 1be3e1b2
     757  1.5 0x00000108             s5 <= 0000038f
     758  1.5 0x0000010c             t0 <= 00000000
     761  1.5 0x00000110             s1 <= b6cc7665
     762  1.5 0x00000114             s2 <= 0089292b
     763  1.5 0x00000118             s3 <= 1be3e23d
     764  1.5 0x0000011c             s5 <= 0000038f
     765  1.5 0x00000120             t0 <= 00000000
     768  1.5 0x00000124             s1 <= b6cc79f4
     769  1.5 0x00000128             s2 <= ff76da64
     770  1.5 0x0000012c             s3 <= 1be3e1b2
     771  1.5 0x00000130             t1 <= 00000006
     772  1.5 0x00000134               
     773  1.5 0x00000048             fp <= ca316b50
     774  1.5 0x0000004c             s1 <= 4941bd88
     775  1.5 0x00000050             s2 <= 3ff0286e
     776  1.5 0x00000054             s3 <= 000ca9e1
     777  1.5 0x00000058             s4 <= d30cfdb9
     778  1.5 0x0000005c             s5 <= d4fbee30
     779  1.5 0x00000060             fp <= 137328d8
     783  1.5 0x00000064             s2 <= 2c7cff96
     784  1.5 0x00000068             s3 <= 137f8139
     785  1.5 0x0000006c             s4 <= e6802691
     786  1.5 0x00000070             s5 <= c188c558
     787  1.5 0x00000074             fp <= 5cb4e660
     788  1.5 0x00000078             s2 <= 3037e6ca
     791  1.5 0x0000007c             s3 <= 4fcb6759
     792  1.5 0x00000080             s4 <= 43350cf1
     793  1.5 0x00000084             s5 <= 9b2c2108
     794  1.5 0x00000088             fp <= 0000038f
     798  1.5 0x0000008c             s2 <= 3037e33b
     799  1.5 0x00000090             s3 <= 4fcb64d6
     800  1.5 0x00000094             s4 <= 43351080
     801  1.5 0x00000098             s5 <= 9b2c1d79
     802  1.5 0x0000009c             fp <= 0000038f
     806  1.5 0x000000a0             s2 <= cfc82054
     807  1.5 0x000000a4             s3 <= 4fcb6759
     808  1.5 0x000000a8             s4 <= 4335140f
     809  1.5 0x000000ac             s5 <= 64d3e616
     810  1.5 0x000000b0             fp <= 4941c117
     811  1.5 0x000000b4             fp <= 7979a0c3
     812  1.5 0x000000b8             s3 <= 36b2c79a
     815  1.5 0x000000bc             s6 <= c2bb5e4b
     816  1.5 0x000000c0             s6 <= f2f33df7
     820  1.5 0x000000c4             s3 <= c441fa6d
     821  1.5 0x000000c8             fp <= c2bb5e4b
     822  1.5 0x000000cc             fp <= f2f33df7
     823  1.5 0x000000d0             fp <= 36285206
     824  1.5 0x000000d4             s3 <= f269a86b
     827  1.5 0x000000d8             fp <= 7f6a0f8e
     828  1.5 0x000000dc             fp <= afa1ef3a
     829  1.5 0x000000e0             fp <= f2d70349
     833  1.5 0x000000e4             s3 <= 00beab22
     834  1.5 0x000000e8             s4 <= 0000038f
     838  1.5 0x000000ec             s1 <= 4941c117
     839  1.5 0x000000f0             s2 <= cfc81cc5
     840  1.5 0x000000f4             s3 <= 00bea8ad
     841  1.5 0x000000f8             s4 <= 0000038f
     845  1.5 0x000000fc             s1 <= 4941c4a6
     846  1.5 0x00000100             s2 <= 3037e6ca
     847  1.5 0x00000104             s3 <= 00beab22
     848  1.5 0x00000108             s5 <= 0000038f
     849  1.5 0x0000010c             t0 <= 00000000
     852  1.5 0x00000110             s1 <= 4941c835
     853  1.5 0x00000114             s2 <= 3037e33b
     854  1.5 0x00000118             s3 <= 00bea8ad
     855  1.5 0x0000011c             s5 <= 0000038f
     856  1.5 0x00000120             t0 <= 00000000
     859  1.5 0x00000124             s1 <= 4941cbc4
     860  1.5 0x00000128             s2 <= cfc82054
     861  1.5 0x0000012c             s3 <= 00beab22
     862  1.5 0x00000130             t1 <= 00000007
     863  1.5 0x00000134               
     864  1.5 0x00000048             fp <= f02f5c50
     865  1.5 0x0000004c             s1 <= 44846728
     866  1.5 0x00000050             s2 <= a682fdfe
     867  1.5 0x00000054             s3 <= 000ca9e1
     868  1.5 0x00000058             s4 <= 8f9981f9
     869  1.5 0x0000005c             s5 <= 46a12130
     870  1.5 0x00000060             fp <= 34b3c378
     874  1.5 0x00000064             s2 <= 71cf3a86
     875  1.5 0x00000068             s3 <= 34bf6a99
     876  1.5 0x0000006c             s4 <= c44d4571
     877  1.5 0x00000070             s5 <= 11ed5db8
     878  1.5 0x00000074             fp <= 79382aa0
     879  1.5 0x00000078             s2 <= 0768f01a
     882  1.5 0x0000007c             s3 <= 4d874039
     883  1.5 0x00000080             s4 <= 3d857011
     884  1.5 0x00000084             s5 <= 674acce8
     885  1.5 0x00000088             fp <= 0000038f
     889  1.5 0x0000008c             s2 <= 0768ec8b
     890  1.5 0x00000090             s3 <= 4d8743b6
     891  1.5 0x00000094             s4 <= 3d8573a0
     892  1.5 0x00000098             s5 <= 674ac959
     893  1.5 0x0000009c             fp <= 0000038f
     897  1.5 0x000000a0             s2 <= f8971704
     898  1.5 0x000000a4             s3 <= 4d874039
     899  1.5 0x000000a8             s4 <= 3d85772f
     900  1.5 0x000000ac             s5 <= 98b53a36
     901  1.5 0x000000b0             fp <= 44846ab7
     902  1.5 0x000000b4             fp <= 4bed53b3
     903  1.5 0x000000b8             s3 <= 066a138a
     906  1.5 0x000000bc             s6 <= 9071badb
     907  1.5 0x000000c0             s6 <= 97daa3d7
     911  1.5 0x000000c4             s3 <= 91b0b05d
     912  1.5 0x000000c8             fp <= 9071badb
     913  1.5 0x000000cc             fp <= 97daa3d7
     914  1.5 0x000000d0             fp <= d5601b06
     915  1.5 0x000000d4             s3 <= 44d0ab5b
     918  1.5 0x000000d8             fp <= 19e4822e
     919  1.5 0x000000dc             fp <= 214d6b2a
     920  1.5 0x000000e0             fp <= 5ed2e259
     924  1.5 0x000000e4             s3 <= 1a024902
     925  1.5 0x000000e8             s4 <= 0000038f
     929  1.5 0x000000ec             s1 <= 44846ab7
     930  1.5 0x000000f0             s2 <= f8971375
     931  1.5 0x000000f4             s3 <= 1a024a8d
     932  1.5 0x000000f8             s4 <= 0000038f
     936  1.5 0x000000fc             s1 <= 44846e46
     937  1.5 0x00000100             s2 <= 0768f01a
     938  1.5 0x00000104             s3 <= 1a024902
     939  1.5 0x00000108             s5 <= 0000038f
     940  1.5 0x0000010c             t0 <= 00000000
     943  1.5 0x00000110             s1 <= 448471d5
     944  1.5 0x00000114             s2 <= 0768ec8b
     945  1.5 0x00000118             s3 <= 1a024a8d
     946  1.5 0x0000011c             s5 <= 0000038f
     947  1.5 0x00000120             t0 <= 00000000
     950  1.5 0x00000124             s1 <= 44847564
     951  1.5 0x00000128             s2 <= f8971704
     952  1.5 0x0000012c             s3 <= 1a024902
     953  1.5 0x00000130             t1 <= 00000008
     954  1.5 0x00000134               
     955  1.5 0x00000048             fp <= 1699d190
     956  1.5 0x0000004c             s1 <= 9cc65208
     957  1.5 0x00000050             s2 <= 8e21ce1e
     958  1.5 0x00000054             s3 <= 000ca9e1
     959  1.5 0x00000058             s4 <= 630d0a19
     960  1.5 0x0000005c             s5 <= 503daff0
     961  1.5 0x00000060             fp <= b3602398
     965  1.5 0x00000064             s2 <= dac1aa86
     966  1.5 0x00000068             s3 <= b36c8a79
     967  1.5 0x0000006c             s4 <= 166d2db1
     968  1.5 0x00000070             s5 <= 9cdd8c58
     969  1.5 0x00000074             fp <= 502675a0
     970  1.5 0x00000078             s2 <= 7564cb1a
     973  1.5 0x0000007c             s3 <= e34affd9
     974  1.5 0x00000080             s4 <= 6693a351
     975  1.5 0x00000084             s5 <= b348e948
     976  1.5 0x00000088             fp <= 0000038f
     980  1.5 0x0000008c             s2 <= 7564c78b
     981  1.5 0x00000090             s3 <= e34afc56
     982  1.5 0x00000094             s4 <= 6693a6e0
     983  1.5 0x00000098             s5 <= b348e5b9
     984  1.5 0x0000009c             fp <= 0000038f
     988  1.5 0x000000a0             s2 <= 8a9b3c04
     989  1.5 0x000000a4             s3 <= e34affd9
     990  1.5 0x000000a8             s4 <= 6693aa6f
     991  1.5 0x000000ac             s5 <= 4cb71dd6
     992  1.5 0x000000b0             fp <= 9cc65597
     993  1.5 0x000000b4             fp <= 122b1993
     994  1.5 0x000000b8             s3 <= f161e64a
     997  1.5 0x000000bc             s6 <= aef16b9b
     998  1.5 0x000000c0             s6 <= 24562f97
    1002  1.5 0x000000c4             s3 <= d537c9dd
    1003  1.5 0x000000c8             fp <= aef16b9b
    1004  1.5 0x000000cc             fp <= 24562f97
    1005  1.5 0x000000d0             fp <= 8ae9da06
    1006  1.5 0x000000d4             s3 <= 5fde13db
    1009  1.5 0x000000d8             fp <= 27b02c0e
    1010  1.5 0x000000dc             fp <= 9d14f00a
    1011  1.5 0x000000e0             fp <= 03a89a79
    1015  1.5 0x000000e4             s3 <= 5c7689a2
    1016  1.5 0x000000e8             s4 <= 0000038f
    1020  1.5 0x000000ec             s1 <= 9cc65597
    1021  1.5 0x000000f0             s2 <= 8a9b3875
    1022  1.5 0x000000f4             s3 <= 5c768a2d
    1023  1.5 0x000000f8             s4 <= 0000038f
    1027  1.5 0x000000fc             s1 <= 9cc65926
    1028  1.5 0x00000100             s2 <= 7564cb1a
    1029  1.5 0x00000104             s3 <= 5c7689a2
    1030  1.5 0x00000108             s5 <= 0000038f
    1031  1.5 0x0000010c             t0 <= 00000000
    1034  1.5 0x00000110             s1 <= 9cc65cb5
    1035  1.5 0x00000114             s2 <= 7564c78b
    1036  1.5 0x00000118             s3 <= 5c768a2d
    1037  1.5 0x0000011c             s5 <= 0000038f
    1038  1.5 0x00000120             t0 <= 00000000
    1041  1.5 0x00000124             s1 <= 9cc66044
    1042  1.5 0x00000128             s2 <= 8a9b3c04
    1043  1.5 0x0000012c             s3 <= 5c7689a2
    1044  1.5 0x00000130             t1 <= 00000009
    1045  1.5 0x00000134               
    1046  1.5 0x00000048             fp <= e2d57110
    1047  1.5 0x0000004c             s1 <= e3321e88
    1048  1.5 0x00000050             s2 <= 09d3c77e
    1049  1.5 0x00000054             s3 <= 000ca9e1
    1050  1.5 0x00000058             s4 <= 4eb35a59
    1051  1.5 0x0000005c             s5 <= 3707a070
    1052  1.5 0x00000060             fp <= c6078f98
    1056  1.5 0x00000064             s2 <= 43cc37e6
    1057  1.5 0x00000068             s3 <= c60b2679
    1058  1.5 0x0000006c             s4 <= 14bae9f1
    1059  1.5 0x00000070             s5 <= 710010d8
    1060  1.5 0x00000074             fp <= a939ae20
    1061  1.5 0x00000078             s2 <= 656d763a
    1064  1.5 0x0000007c             s3 <= 6f328859
    1065  1.5 0x00000080             s4 <= bdf49811
    1066  1.5 0x00000084             s5 <= 38399d48
    1067  1.5 0x00000088             fp <= 0000038f
    1071  1.5 0x0000008c             s2 <= 656d72ab
    1072  1.5 0x00000090             s3 <= 6f328bd6
    1073  1.5 0x00000094             s4 <= bdf49ba0
    1074  1.5 0x00000098             s5 <= 383999b9
    1075  1.5 0x0000009c             fp <= 0000038f
    1079  1.5 0x000000a0             s2 <= 9a9290e4
    1080  1.5 0x000000a4             s3 <= 6f328859
    1081  1.5 0x000000a8             s4 <= bdf49f2f
    1082  1.5 0x000000ac             s5 <= c7c669d6
    1083  1.5 0x000000b0             fp <= e3322217
    1084  1.5 0x000000b4             fp <= 489f9133
    1085  1.5 0x000000b8             s3 <= 27ad196a
    1088  1.5 0x000000bc             s6 <= 2bd1afbb
    1089  1.5 0x000000c0             s6 <= 913f1ed7
    1093  1.5 0x000000c4             s3 <= b69207bd
    1094  1.5 0x000000c8             fp <= 2bd1afbb
    1095  1.5 0x000000cc             fp <= 913f1ed7
    1096  1.5 0x000000d0             fp <= 4f33be06
    1097  1.5 0x000000d4             s3 <= f9a1b9bb
    1100  1.5 0x000000d8             fp <= 3265dc8e
    1101  1.5 0x000000dc             fp <= 97d34baa
    1102  1.5 0x000000e0             fp <= 55c7ead9
    1106  1.5 0x000000e4             s3 <= ac665362
    1107  1.5 0x000000e8             s4 <= 0000038f
    1111  1.5 0x000000ec             s1 <= e3322217
    1112  1.5 0x000000f0             s2 <= 9a928d55
    1113  1.5 0x000000f4             s3 <= ac6650ed
    1114  1.5 0x000000f8             s4 <= 0000038f
    1118  1.5 0x000000fc             s1 <= e33225a6
    1119  1.5 0x00000100             s2 <= 656d763a
    1120  1.5 0x00000104             s3 <= ac665362
    1121  1.5 0x00000108             s5 <= 0000038f
    1122  1.5 0x0000010c             t0 <= 00000000
    1125  1.5 0x00000110             s1 <= e3322935
    1126  1.5 0x00000114             s2 <= 656d72ab
    1127  1.5 0x00000118             s3 <= ac6650ed
    1128  1.5 0x0000011c             s5 <= 0000038f
    1129  1.5 0x00000120             t0 <= 00000000
    1132  1.5 0x00000124             s1 <= e3322cc4
    1133  1.5 0x00000128             s2 <= 9a9290e4
    1134  1.5 0x0000012c             s3 <= ac665362
    1135  1.5 0x00000130             t1 <= 0000000a
    1136  1.5 0x00000134               
    1141  1.5 0x00000138             sp <= 00002ffc
    1142  1.5 0x0000013c               
    1147  1.5 0x00000010               
$finish called at time : 22625332 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 9531.160 ; gain = 0.000 ; free physical = 3856 ; free virtual = 19235
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 9531.160 ; gain = 0.000 ; free physical = 3856 ; free virtual = 19235
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 9531.160 ; gain = 0.000 ; free physical = 3856 ; free virtual = 19235
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 9539.164 ; gain = 0.000 ; free physical = 3913 ; free virtual = 19297
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     213  2.5 0x00000020               mem[00000fd4] <= 0000038f
     214  2.4 0x00000024             a1 <= 0000000a
     215  2.2 0x00000028             t1 <= 00000000
     216  2.1 0x0000002c             fp <= 000004d2
     217  2.0 0x00000030             s1 <= 00000224
     218  2.0 0x00000034             s2 <= 00001000
     219  1.9 0x00000038             s2 <= 00000911
     220  1.8 0x0000003c             s3 <= 000003b4
     221  1.8 0x00000040             s4 <= 00000306
     222  1.7 0x00000044             s5 <= 000001b0
     223  1.7 0x00000048             fp <= 00136864
     224  1.6 0x0000004c             s1 <= 002192f4
     225  1.6 0x00000050             s2 <= 000b3238
     226  1.6 0x00000054             s3 <= 00051a20
     227  1.5 0x00000058             s4 <= 00000000
     228  1.5 0x0000005c             s5 <= 00000000
     229  1.5 0x00000060             fp <= 0034fb58
     233  1.6 0x00000064             s2 <= ffd636e0
     234  1.6 0x00000068             s3 <= 0031e178
     235  1.5 0x0000006c             s4 <= 0034fb58
     236  1.5 0x00000070             s5 <= ffcb04a8
     237  1.5 0x00000074             fp <= 00568e4c
     238  1.5 0x00000078             s2 <= 0080576c
     241  1.5 0x0000007c             s3 <= 00676f34
     242  1.5 0x00000080             s4 <= 008b89a4
     243  1.5 0x00000084             s5 <= 008b89a4
     244  1.5 0x00000088             fp <= 0000038f
     248  1.5 0x0000008c             s2 <= 008053dd
     249  1.5 0x00000090             s3 <= 00676cbb
     250  1.5 0x00000094             s4 <= 008b8d33
     251  1.5 0x00000098             s5 <= 008b8615
     252  1.5 0x0000009c             fp <= 0000038f
     256  1.6 0x000000a0             s2 <= ff7fafb2
     257  1.6 0x000000a4             s3 <= 00676f34
     258  1.5 0x000000a8             s4 <= 008b90c2
     259  1.5 0x000000ac             s5 <= ff747d7a
     260  1.5 0x000000b0             fp <= 00219683
     261  1.5 0x000000b4             fp <= 00a1e6d1
     262  1.5 0x000000b8             s3 <= 00c689e5
     265  1.5 0x000000bc             s6 <= 00c379c5
     266  1.5 0x000000c0             s6 <= 0143ca13
     270  1.6 0x000000c4             s3 <= 018543f6
     271  1.5 0x000000c8             fp <= 00c379c5
     272  1.5 0x000000cc             fp <= 0143ca13
     273  1.5 0x000000d0             fp <= 01cf5ad5
     274  1.5 0x000000d4             s3 <= 004a1923
     277  1.5 0x000000d8             fp <= 01f0edc9
     278  1.5 0x000000dc             fp <= 02713e17
     279  1.5 0x000000e0             fp <= 02fcced9
     283  1.6 0x000000e4             s3 <= 02b6d7fa
     284  1.6 0x000000e8             s4 <= 0000038f
     288  1.6 0x000000ec             s1 <= 00219683
     289  1.6 0x000000f0             s2 <= ff7fac23
     290  1.6 0x000000f4             s3 <= 02b6d475
     291  1.6 0x000000f8             s4 <= 0000038f
     295  1.6 0x000000fc             s1 <= 00219a12
     296  1.6 0x00000100             s2 <= 0080576c
     297  1.6 0x00000104             s3 <= 02b6d7fa
     298  1.6 0x00000108             s5 <= 0000038f
     299  1.6 0x0000010c             t0 <= 00000000
     302  1.6 0x00000110             s1 <= 00219da1
     303  1.6 0x00000114             s2 <= 008053dd
     304  1.6 0x00000118             s3 <= 02b6d475
     305  1.6 0x0000011c             s5 <= 0000038f
     306  1.5 0x00000120             t0 <= 00000000
     309  1.6 0x00000124             s1 <= 0021a130
     310  1.6 0x00000128             s2 <= ff7fafb2
     311  1.5 0x0000012c             s3 <= 02b6d7fa
     312  1.5 0x00000130             t1 <= 00000001
     313  1.5 0x00000134               
     318  1.6 0x00000048             fp <= db61e360
     319  1.6 0x0000004c             s1 <= 0bcc11d4
     320  1.6 0x00000050             s2 <= a8aa92a6
     321  1.6 0x00000054             s3 <= 000ca9e1
     322  1.6 0x00000058             s4 <= 803c199d
     323  1.6 0x0000005c             s5 <= 67cda020
     324  1.5 0x00000060             fp <= e72df534
     328  1.6 0x00000064             s2 <= c17c9d72
     329  1.6 0x00000068             s3 <= e7215cd5
     330  1.6 0x0000006c             s4 <= 676a0ed1
     331  1.6 0x00000070             s5 <= 809faaec
     332  1.5 0x00000074             fp <= f2fa0708
     333  1.5 0x00000078             s2 <= 317d6996
     336  1.6 0x0000007c             s3 <= 15db5bdd
     337  1.5 0x00000080             s4 <= 5a6415d9
     338  1.5 0x00000084             s5 <= 725a5c1c
     339  1.5 0x00000088             fp <= 0000038f
     343  1.6 0x0000008c             s2 <= 317d6607
     344  1.6 0x00000090             s3 <= 15db5852
     345  1.5 0x00000094             s4 <= 5a641968
     346  1.5 0x00000098             s5 <= 725a588d
     347  1.5 0x0000009c             fp <= 0000038f
     351  1.6 0x000000a0             s2 <= ce829d88
     352  1.6 0x000000a4             s3 <= 15db5bdd
     353  1.5 0x000000a8             s4 <= 5a641cf7
     354  1.5 0x000000ac             s5 <= 8da5ab02
     355  1.5 0x000000b0             fp <= 0bcc1563
     356  1.5 0x000000b4             fp <= 3d4977db
     357  1.5 0x000000b8             s3 <= 28922c06
     360  1.5 0x000000bc             s6 <= 491589af
     361  1.5 0x000000c0             s6 <= 7a92ec27
     365  1.6 0x000000c4             s3 <= 5200c021
     366  1.5 0x000000c8             fp <= 491589af
     367  1.5 0x000000cc             fp <= 7a92ec27
     368  1.5 0x000000d0             fp <= d4f7091e
     369  1.5 0x000000d4             s3 <= 86f7c93f
     372  1.5 0x000000d8             fp <= e0c31af2
     373  1.5 0x000000dc             fp <= 12407d6a
     374  1.5 0x000000e0             fp <= 6ca49a61
     378  1.6 0x000000e4             s3 <= ea53535e
     379  1.6 0x000000e8             s4 <= 0000038f
     383  1.6 0x000000ec             s1 <= 0bcc1563
     384  1.6 0x000000f0             s2 <= ce8299f9
     385  1.6 0x000000f4             s3 <= ea5350d1
     386  1.6 0x000000f8             s4 <= 0000038f
     390  1.6 0x000000fc             s1 <= 0bcc18f2
     391  1.6 0x00000100             s2 <= 317d6996
     392  1.6 0x00000104             s3 <= ea53535e
     393  1.6 0x00000108             s5 <= 0000038f
     394  1.6 0x0000010c             t0 <= 00000000
     397  1.6 0x00000110             s1 <= 0bcc1c81
     398  1.6 0x00000114             s2 <= 317d6607
     399  1.6 0x00000118             s3 <= ea5350d1
     400  1.6 0x0000011c             s5 <= 0000038f
     401  1.5 0x00000120             t0 <= 00000000
     404  1.6 0x00000124             s1 <= 0bcc2010
     405  1.6 0x00000128             s2 <= ce829d88
     406  1.5 0x0000012c             s3 <= ea53535e
     407  1.5 0x00000130             t1 <= 00000002
     408  1.5 0x00000134               
     409  1.5 0x00000048             fp <= 9c3ad880
     410  1.5 0x0000004c             s1 <= 9020eff0
     411  1.5 0x00000050             s2 <= de85ab82
     412  1.5 0x00000054             s3 <= 000ca9e1
     413  1.5 0x00000058             s4 <= 30d65ec9
     414  1.5 0x0000005c             s5 <= 858cfb80
     415  1.5 0x00000060             fp <= 2c5bc870
     419  1.5 0x00000064             s2 <= b229e312
     420  1.5 0x00000068             s3 <= 2c576191
     421  1.5 0x0000006c             s4 <= 5d322739
     422  1.5 0x00000070             s5 <= 59313310
     423  1.5 0x00000074             fp <= bc7cb860
     424  1.5 0x00000078             s2 <= 0a52d54e
     427  1.5 0x0000007c             s3 <= 902bd9f1
     428  1.5 0x00000080             s4 <= 19aedf99
     429  1.5 0x00000084             s5 <= 634b8550
     430  1.5 0x00000088             fp <= 0000038f
     434  1.5 0x0000008c             s2 <= 0a52d1bf
     435  1.5 0x00000090             s3 <= 902bda7e
     436  1.5 0x00000094             s4 <= 19aee328
     437  1.5 0x00000098             s5 <= 634b81c1
     438  1.5 0x0000009c             fp <= 0000038f
     442  1.5 0x000000a0             s2 <= f5ad31d0
     443  1.5 0x000000a4             s3 <= 902bd9f1
     444  1.5 0x000000a8             s4 <= 19aee6b7
     445  1.5 0x000000ac             s5 <= 9cb481ce
     446  1.5 0x000000b0             fp <= 9020f37f
     447  1.5 0x000000b4             fp <= 9a73c1af
     448  1.5 0x000000b8             s3 <= 0a58185e
     451  1.5 0x000000bc             s6 <= 2a94b19f
     452  1.5 0x000000c0             s6 <= 34e77fcf
     456  1.5 0x000000c4             s3 <= 3ebf6791
     457  1.5 0x000000c8             fp <= 2a94b19f
     458  1.5 0x000000cc             fp <= 34e77fcf
     459  1.5 0x000000d0             fp <= 4e966686
     460  1.5 0x000000d4             s3 <= 70290117
     463  1.5 0x000000d8             fp <= deb75676
     464  1.5 0x000000dc             fp <= e90a24a6
     465  1.5 0x000000e0             fp <= 02b90b5d
     469  1.5 0x000000e4             s3 <= 72900a4a
     470  1.5 0x000000e8             s4 <= 0000038f
     474  1.5 0x000000ec             s1 <= 9020f37f
     475  1.5 0x000000f0             s2 <= f5ad2e41
     476  1.5 0x000000f4             s3 <= 729009c5
     477  1.5 0x000000f8             s4 <= 0000038f
     481  1.5 0x000000fc             s1 <= 9020f70e
     482  1.5 0x00000100             s2 <= 0a52d54e
     483  1.5 0x00000104             s3 <= 72900a4a
     484  1.5 0x00000108             s5 <= 0000038f
     485  1.5 0x0000010c             t0 <= 00000000
     488  1.5 0x00000110             s1 <= 9020fa9d
     489  1.5 0x00000114             s2 <= 0a52d1bf
     490  1.5 0x00000118             s3 <= 729009c5
     491  1.5 0x0000011c             s5 <= 0000038f
     492  1.5 0x00000120             t0 <= 00000000
     495  1.5 0x00000124             s1 <= 9020fe2c
     496  1.5 0x00000128             s2 <= f5ad31d0
     497  1.5 0x0000012c             s3 <= 72900a4a
     498  1.5 0x00000130             t1 <= 00000003
     499  1.5 0x00000134               
     500  1.5 0x00000048             fp <= 4b30efc0
     501  1.5 0x0000004c             s1 <= 6d028620
     502  1.5 0x00000050             s2 <= ae949d56
     503  1.5 0x00000054             s3 <= 000ca9e1
     504  1.5 0x00000058             s4 <= 43cfd1a1
     505  1.5 0x0000005c             s5 <= 69c21c40
     506  1.5 0x00000060             fp <= b83375e0
     510  1.5 0x00000064             s2 <= f6612776
     511  1.5 0x00000068             s3 <= b83fdc01
     512  1.5 0x0000006c             s4 <= fc034781
     513  1.5 0x00000070             s5 <= b18ea660
     514  1.5 0x00000074             fp <= 2535fc00
     515  1.5 0x00000078             s2 <= 2ed4d48a
     518  1.5 0x0000007c             s3 <= 9d0a2001
     519  1.5 0x00000080             s4 <= 21394381
     520  1.5 0x00000084             s5 <= 73a755a0
     521  1.5 0x00000088             fp <= 0000038f
     525  1.5 0x0000008c             s2 <= 2ed4d0fb
     526  1.5 0x00000090             s3 <= 9d0a238e
     527  1.5 0x00000094             s4 <= 21394710
     528  1.5 0x00000098             s5 <= 73a75211
     529  1.5 0x0000009c             fp <= 0000038f
     533  1.5 0x000000a0             s2 <= d12b3294
     534  1.5 0x000000a4             s3 <= 9d0a2001
     535  1.5 0x000000a8             s4 <= 21394a9f
     536  1.5 0x000000ac             s5 <= 8c58b17e
     537  1.5 0x000000b0             fp <= 6d0289af
     538  1.5 0x000000b4             fp <= 9bd7571b
     539  1.5 0x000000b8             s3 <= 06dd771a
     542  1.5 0x000000bc             s6 <= 08d9dd3b
     543  1.5 0x000000c0             s6 <= 37aeaaa7
     547  1.5 0x000000c4             s3 <= 3173ddbd
     548  1.5 0x000000c8             fp <= 08d9dd3b
     549  1.5 0x000000cc             fp <= 37aeaaa7
     550  1.5 0x000000d0             fp <= 58e7f546
     551  1.5 0x000000d4             s3 <= 699428fb
     554  1.5 0x000000d8             fp <= c5ea7b66
     555  1.5 0x000000dc             fp <= f4bf48d2
     556  1.5 0x000000e0             fp <= 15f89371
     560  1.5 0x000000e4             s3 <= 7c6cbb8a
     561  1.5 0x000000e8             s4 <= 0000038f
     565  1.5 0x000000ec             s1 <= 6d0289af
     566  1.5 0x000000f0             s2 <= d12b2f05
     567  1.5 0x000000f4             s3 <= 7c6cb805
     568  1.5 0x000000f8             s4 <= 0000038f
     572  1.5 0x000000fc             s1 <= 6d028d3e
     573  1.5 0x00000100             s2 <= 2ed4d48a
     574  1.5 0x00000104             s3 <= 7c6cbb8a
     575  1.5 0x00000108             s5 <= 0000038f
     576  1.5 0x0000010c             t0 <= 00000000
     579  1.5 0x00000110             s1 <= 6d0290cd
     580  1.5 0x00000114             s2 <= 2ed4d0fb
     581  1.5 0x00000118             s3 <= 7c6cb805
     582  1.5 0x0000011c             s5 <= 0000038f
     583  1.5 0x00000120             t0 <= 00000000
     586  1.5 0x00000124             s1 <= 6d02945c
     587  1.5 0x00000128             s2 <= d12b3294
     588  1.5 0x0000012c             s3 <= 7c6cbb8a
     589  1.5 0x00000130             t1 <= 00000004
     590  1.5 0x00000134               
     591  1.5 0x00000048             fp <= 8debbd30
     592  1.5 0x0000004c             s1 <= 55ab5fc8
     593  1.5 0x00000050             s2 <= c6ef6016
     594  1.5 0x00000054             s3 <= 000ca9e1
     595  1.5 0x00000058             s4 <= 26914849
     596  1.5 0x0000005c             s5 <= 070a4a50
     597  1.5 0x00000060             fp <= e3971cf8
     601  1.5 0x00000064             s2 <= e358431e
     602  1.5 0x00000068             s3 <= e39bb519
     603  1.5 0x0000006c             s4 <= 0a286541
     604  1.5 0x00000070             s5 <= 23732d58
     605  1.5 0x00000074             fp <= 39427cc0
     606  1.5 0x00000078             s2 <= 55ea39a2
     609  1.5 0x0000007c             s3 <= dad9c9d9
     610  1.5 0x00000080             s4 <= 436ae201
     611  1.5 0x00000084             s5 <= 15cf4f68
     612  1.5 0x00000088             fp <= 0000038f
     616  1.5 0x0000008c             s2 <= 55ea3613
     617  1.5 0x00000090             s3 <= dad9ca56
     618  1.5 0x00000094             s4 <= 436ae590
     619  1.5 0x00000098             s5 <= 15cf4bd9
     620  1.5 0x0000009c             fp <= 0000038f
     624  1.5 0x000000a0             s2 <= aa15cd7c
     625  1.5 0x000000a4             s3 <= dad9c9d9
     626  1.5 0x000000a8             s4 <= 436ae91f
     627  1.5 0x000000ac             s5 <= ea30b7b6
     628  1.5 0x000000b0             fp <= 55ab6357
     629  1.5 0x000000b4             fp <= ab9595db
     630  1.5 0x000000b8             s3 <= 714c5c02
     633  1.5 0x000000bc             s6 <= 0140f5a3
     634  1.5 0x000000c0             s6 <= 572b2827
     638  1.5 0x000000c4             s3 <= 26677425
     639  1.5 0x000000c8             fp <= 0140f5a3
     640  1.5 0x000000cc             fp <= 572b2827
     641  1.5 0x000000d0             fp <= 9a961146
     642  1.5 0x000000d4             s3 <= bcf16563
     645  1.5 0x000000d8             fp <= f041710e
     646  1.5 0x000000dc             fp <= 462ba392
     647  1.5 0x000000e0             fp <= 89968cb1
     651  1.5 0x000000e4             s3 <= 3567e9d2
     652  1.5 0x000000e8             s4 <= 0000038f
     656  1.5 0x000000ec             s1 <= 55ab6357
     657  1.5 0x000000f0             s2 <= aa15c9ed
     658  1.5 0x000000f4             s3 <= 3567ea5d
     659  1.5 0x000000f8             s4 <= 0000038f
     663  1.5 0x000000fc             s1 <= 55ab66e6
     664  1.5 0x00000100             s2 <= 55ea39a2
     665  1.5 0x00000104             s3 <= 3567e9d2
     666  1.5 0x00000108             s5 <= 0000038f
     667  1.5 0x0000010c             t0 <= 00000000
     670  1.5 0x00000110             s1 <= 55ab6a75
     671  1.5 0x00000114             s2 <= 55ea3613
     672  1.5 0x00000118             s3 <= 3567ea5d
     673  1.5 0x0000011c             s5 <= 0000038f
     674  1.5 0x00000120             t0 <= 00000000
     677  1.5 0x00000124             s1 <= 55ab6e04
     678  1.5 0x00000128             s2 <= aa15cd7c
     679  1.5 0x0000012c             s3 <= 3567e9d2
     680  1.5 0x00000130             t1 <= 00000005
     681  1.5 0x00000134               
     682  1.5 0x00000048             fp <= 74767df0
     683  1.5 0x0000004c             s1 <= b6cc6bb8
     684  1.5 0x00000050             s2 <= 0cc9124e
     685  1.5 0x00000054             s3 <= 000ca9e1
     686  1.5 0x00000058             s4 <= 3293e2c9
     687  1.5 0x0000005c             s5 <= f90aaf90
     688  1.5 0x00000060             fp <= 2b42e9a8
     692  1.5 0x00000064             s2 <= e18628a6
     693  1.5 0x00000068             s3 <= 2b4e4049
     694  1.5 0x0000006c             s4 <= 5dd6cc71
     695  1.5 0x00000070             s5 <= cdc7c5e8
     696  1.5 0x00000074             fp <= e20f5560
     697  1.5 0x00000078             s2 <= 00892cba
     700  1.5 0x0000007c             s3 <= c9411529
     701  1.5 0x00000080             s4 <= 3fe621d1
     702  1.5 0x00000084             s5 <= 14478f78
     703  1.5 0x00000088             fp <= 0000038f
     707  1.5 0x0000008c             s2 <= 0089292b
     708  1.5 0x00000090             s3 <= c94116a6
     709  1.5 0x00000094             s4 <= 3fe62560
     710  1.5 0x00000098             s5 <= 14478be9
     711  1.5 0x0000009c             fp <= 0000038f
     715  1.5 0x000000a0             s2 <= ff76da64
     716  1.5 0x000000a4             s3 <= c9411529
     717  1.5 0x000000a8             s4 <= 3fe628ef
     718  1.5 0x000000ac             s5 <= ebb877a6
     719  1.5 0x000000b0             fp <= b6cc6f47
     720  1.5 0x000000b4             fp <= b75594e3
     721  1.5 0x000000b8             s3 <= 7e1481ca
     724  1.5 0x000000bc             s6 <= 6e22009b
     725  1.5 0x000000c0             s6 <= 6eab2637
     729  1.5 0x000000c4             s3 <= 10bfa7fd
     730  1.5 0x000000c8             fp <= 6e22009b
     731  1.5 0x000000cc             fp <= 6eab2637
     732  1.5 0x000000d0             fp <= ae914f26
     733  1.5 0x000000d4             s3 <= be2ee8db
     736  1.5 0x000000d8             fp <= 655dbade
     737  1.5 0x000000dc             fp <= 65e6e07a
     738  1.5 0x000000e0             fp <= a5cd0969
     742  1.5 0x000000e4             s3 <= 1be3e1b2
     743  1.5 0x000000e8             s4 <= 0000038f
     747  1.5 0x000000ec             s1 <= b6cc6f47
     748  1.5 0x000000f0             s2 <= ff76d6d5
     749  1.5 0x000000f4             s3 <= 1be3e23d
     750  1.5 0x000000f8             s4 <= 0000038f
     754  1.5 0x000000fc             s1 <= b6cc72d6
     755  1.5 0x00000100             s2 <= 00892cba
     756  1.5 0x00000104             s3 <= 1be3e1b2
     757  1.5 0x00000108             s5 <= 0000038f
     758  1.5 0x0000010c             t0 <= 00000000
     761  1.5 0x00000110             s1 <= b6cc7665
     762  1.5 0x00000114             s2 <= 0089292b
     763  1.5 0x00000118             s3 <= 1be3e23d
     764  1.5 0x0000011c             s5 <= 0000038f
     765  1.5 0x00000120             t0 <= 00000000
     768  1.5 0x00000124             s1 <= b6cc79f4
     769  1.5 0x00000128             s2 <= ff76da64
     770  1.5 0x0000012c             s3 <= 1be3e1b2
     771  1.5 0x00000130             t1 <= 00000006
     772  1.5 0x00000134               
     773  1.5 0x00000048             fp <= ca316b50
     774  1.5 0x0000004c             s1 <= 4941bd88
     775  1.5 0x00000050             s2 <= 3ff0286e
     776  1.5 0x00000054             s3 <= 000ca9e1
     777  1.5 0x00000058             s4 <= d30cfdb9
     778  1.5 0x0000005c             s5 <= d4fbee30
     779  1.5 0x00000060             fp <= 137328d8
     783  1.5 0x00000064             s2 <= 2c7cff96
     784  1.5 0x00000068             s3 <= 137f8139
     785  1.5 0x0000006c             s4 <= e6802691
     786  1.5 0x00000070             s5 <= c188c558
     787  1.5 0x00000074             fp <= 5cb4e660
     788  1.5 0x00000078             s2 <= 3037e6ca
     791  1.5 0x0000007c             s3 <= 4fcb6759
     792  1.5 0x00000080             s4 <= 43350cf1
     793  1.5 0x00000084             s5 <= 9b2c2108
     794  1.5 0x00000088             fp <= 0000038f
     798  1.5 0x0000008c             s2 <= 3037e33b
     799  1.5 0x00000090             s3 <= 4fcb64d6
     800  1.5 0x00000094             s4 <= 43351080
     801  1.5 0x00000098             s5 <= 9b2c1d79
     802  1.5 0x0000009c             fp <= 0000038f
     806  1.5 0x000000a0             s2 <= cfc82054
     807  1.5 0x000000a4             s3 <= 4fcb6759
     808  1.5 0x000000a8             s4 <= 4335140f
     809  1.5 0x000000ac             s5 <= 64d3e616
     810  1.5 0x000000b0             fp <= 4941c117
     811  1.5 0x000000b4             fp <= 7979a0c3
     812  1.5 0x000000b8             s3 <= 36b2c79a
     815  1.5 0x000000bc             s6 <= c2bb5e4b
     816  1.5 0x000000c0             s6 <= f2f33df7
     820  1.5 0x000000c4             s3 <= c441fa6d
     821  1.5 0x000000c8             fp <= c2bb5e4b
     822  1.5 0x000000cc             fp <= f2f33df7
     823  1.5 0x000000d0             fp <= 36285206
     824  1.5 0x000000d4             s3 <= f269a86b
     827  1.5 0x000000d8             fp <= 7f6a0f8e
     828  1.5 0x000000dc             fp <= afa1ef3a
     829  1.5 0x000000e0             fp <= f2d70349
     833  1.5 0x000000e4             s3 <= 00beab22
     834  1.5 0x000000e8             s4 <= 0000038f
     838  1.5 0x000000ec             s1 <= 4941c117
     839  1.5 0x000000f0             s2 <= cfc81cc5
     840  1.5 0x000000f4             s3 <= 00bea8ad
     841  1.5 0x000000f8             s4 <= 0000038f
     845  1.5 0x000000fc             s1 <= 4941c4a6
     846  1.5 0x00000100             s2 <= 3037e6ca
     847  1.5 0x00000104             s3 <= 00beab22
     848  1.5 0x00000108             s5 <= 0000038f
     849  1.5 0x0000010c             t0 <= 00000000
     852  1.5 0x00000110             s1 <= 4941c835
     853  1.5 0x00000114             s2 <= 3037e33b
     854  1.5 0x00000118             s3 <= 00bea8ad
     855  1.5 0x0000011c             s5 <= 0000038f
     856  1.5 0x00000120             t0 <= 00000000
     859  1.5 0x00000124             s1 <= 4941cbc4
     860  1.5 0x00000128             s2 <= cfc82054
     861  1.5 0x0000012c             s3 <= 00beab22
     862  1.5 0x00000130             t1 <= 00000007
     863  1.5 0x00000134               
     864  1.5 0x00000048             fp <= f02f5c50
     865  1.5 0x0000004c             s1 <= 44846728
     866  1.5 0x00000050             s2 <= a682fdfe
     867  1.5 0x00000054             s3 <= 000ca9e1
     868  1.5 0x00000058             s4 <= 8f9981f9
     869  1.5 0x0000005c             s5 <= 46a12130
     870  1.5 0x00000060             fp <= 34b3c378
     874  1.5 0x00000064             s2 <= 71cf3a86
     875  1.5 0x00000068             s3 <= 34bf6a99
     876  1.5 0x0000006c             s4 <= c44d4571
     877  1.5 0x00000070             s5 <= 11ed5db8
     878  1.5 0x00000074             fp <= 79382aa0
     879  1.5 0x00000078             s2 <= 0768f01a
     882  1.5 0x0000007c             s3 <= 4d874039
     883  1.5 0x00000080             s4 <= 3d857011
     884  1.5 0x00000084             s5 <= 674acce8
     885  1.5 0x00000088             fp <= 0000038f
     889  1.5 0x0000008c             s2 <= 0768ec8b
     890  1.5 0x00000090             s3 <= 4d8743b6
     891  1.5 0x00000094             s4 <= 3d8573a0
     892  1.5 0x00000098             s5 <= 674ac959
     893  1.5 0x0000009c             fp <= 0000038f
     897  1.5 0x000000a0             s2 <= f8971704
     898  1.5 0x000000a4             s3 <= 4d874039
     899  1.5 0x000000a8             s4 <= 3d85772f
     900  1.5 0x000000ac             s5 <= 98b53a36
     901  1.5 0x000000b0             fp <= 44846ab7
     902  1.5 0x000000b4             fp <= 4bed53b3
     903  1.5 0x000000b8             s3 <= 066a138a
     906  1.5 0x000000bc             s6 <= 9071badb
     907  1.5 0x000000c0             s6 <= 97daa3d7
     911  1.5 0x000000c4             s3 <= 91b0b05d
     912  1.5 0x000000c8             fp <= 9071badb
     913  1.5 0x000000cc             fp <= 97daa3d7
     914  1.5 0x000000d0             fp <= d5601b06
     915  1.5 0x000000d4             s3 <= 44d0ab5b
     918  1.5 0x000000d8             fp <= 19e4822e
     919  1.5 0x000000dc             fp <= 214d6b2a
     920  1.5 0x000000e0             fp <= 5ed2e259
     924  1.5 0x000000e4             s3 <= 1a024902
     925  1.5 0x000000e8             s4 <= 0000038f
     929  1.5 0x000000ec             s1 <= 44846ab7
     930  1.5 0x000000f0             s2 <= f8971375
     931  1.5 0x000000f4             s3 <= 1a024a8d
     932  1.5 0x000000f8             s4 <= 0000038f
     936  1.5 0x000000fc             s1 <= 44846e46
     937  1.5 0x00000100             s2 <= 0768f01a
     938  1.5 0x00000104             s3 <= 1a024902
     939  1.5 0x00000108             s5 <= 0000038f
     940  1.5 0x0000010c             t0 <= 00000000
     943  1.5 0x00000110             s1 <= 448471d5
     944  1.5 0x00000114             s2 <= 0768ec8b
     945  1.5 0x00000118             s3 <= 1a024a8d
     946  1.5 0x0000011c             s5 <= 0000038f
     947  1.5 0x00000120             t0 <= 00000000
     950  1.5 0x00000124             s1 <= 44847564
     951  1.5 0x00000128             s2 <= f8971704
     952  1.5 0x0000012c             s3 <= 1a024902
     953  1.5 0x00000130             t1 <= 00000008
     954  1.5 0x00000134               
     955  1.5 0x00000048             fp <= 1699d190
     956  1.5 0x0000004c             s1 <= 9cc65208
     957  1.5 0x00000050             s2 <= 8e21ce1e
     958  1.5 0x00000054             s3 <= 000ca9e1
     959  1.5 0x00000058             s4 <= 630d0a19
     960  1.5 0x0000005c             s5 <= 503daff0
     961  1.5 0x00000060             fp <= b3602398
     965  1.5 0x00000064             s2 <= dac1aa86
     966  1.5 0x00000068             s3 <= b36c8a79
     967  1.5 0x0000006c             s4 <= 166d2db1
     968  1.5 0x00000070             s5 <= 9cdd8c58
     969  1.5 0x00000074             fp <= 502675a0
     970  1.5 0x00000078             s2 <= 7564cb1a
     973  1.5 0x0000007c             s3 <= e34affd9
     974  1.5 0x00000080             s4 <= 6693a351
     975  1.5 0x00000084             s5 <= b348e948
     976  1.5 0x00000088             fp <= 0000038f
     980  1.5 0x0000008c             s2 <= 7564c78b
     981  1.5 0x00000090             s3 <= e34afc56
     982  1.5 0x00000094             s4 <= 6693a6e0
     983  1.5 0x00000098             s5 <= b348e5b9
     984  1.5 0x0000009c             fp <= 0000038f
     988  1.5 0x000000a0             s2 <= 8a9b3c04
     989  1.5 0x000000a4             s3 <= e34affd9
     990  1.5 0x000000a8             s4 <= 6693aa6f
     991  1.5 0x000000ac             s5 <= 4cb71dd6
     992  1.5 0x000000b0             fp <= 9cc65597
     993  1.5 0x000000b4             fp <= 122b1993
     994  1.5 0x000000b8             s3 <= f161e64a
     997  1.5 0x000000bc             s6 <= aef16b9b
     998  1.5 0x000000c0             s6 <= 24562f97
    1002  1.5 0x000000c4             s3 <= d537c9dd
    1003  1.5 0x000000c8             fp <= aef16b9b
    1004  1.5 0x000000cc             fp <= 24562f97
    1005  1.5 0x000000d0             fp <= 8ae9da06
    1006  1.5 0x000000d4             s3 <= 5fde13db
    1009  1.5 0x000000d8             fp <= 27b02c0e
    1010  1.5 0x000000dc             fp <= 9d14f00a
    1011  1.5 0x000000e0             fp <= 03a89a79
    1015  1.5 0x000000e4             s3 <= 5c7689a2
    1016  1.5 0x000000e8             s4 <= 0000038f
    1020  1.5 0x000000ec             s1 <= 9cc65597
    1021  1.5 0x000000f0             s2 <= 8a9b3875
    1022  1.5 0x000000f4             s3 <= 5c768a2d
    1023  1.5 0x000000f8             s4 <= 0000038f
    1027  1.5 0x000000fc             s1 <= 9cc65926
    1028  1.5 0x00000100             s2 <= 7564cb1a
    1029  1.5 0x00000104             s3 <= 5c7689a2
    1030  1.5 0x00000108             s5 <= 0000038f
    1031  1.5 0x0000010c             t0 <= 00000000
    1034  1.5 0x00000110             s1 <= 9cc65cb5
    1035  1.5 0x00000114             s2 <= 7564c78b
    1036  1.5 0x00000118             s3 <= 5c768a2d
    1037  1.5 0x0000011c             s5 <= 0000038f
    1038  1.5 0x00000120             t0 <= 00000000
    1041  1.5 0x00000124             s1 <= 9cc66044
    1042  1.5 0x00000128             s2 <= 8a9b3c04
    1043  1.5 0x0000012c             s3 <= 5c7689a2
    1044  1.5 0x00000130             t1 <= 00000009
    1045  1.5 0x00000134               
    1046  1.5 0x00000048             fp <= e2d57110
    1047  1.5 0x0000004c             s1 <= e3321e88
    1048  1.5 0x00000050             s2 <= 09d3c77e
    1049  1.5 0x00000054             s3 <= 000ca9e1
    1050  1.5 0x00000058             s4 <= 4eb35a59
    1051  1.5 0x0000005c             s5 <= 3707a070
    1052  1.5 0x00000060             fp <= c6078f98
    1056  1.5 0x00000064             s2 <= 43cc37e6
    1057  1.5 0x00000068             s3 <= c60b2679
    1058  1.5 0x0000006c             s4 <= 14bae9f1
    1059  1.5 0x00000070             s5 <= 710010d8
    1060  1.5 0x00000074             fp <= a939ae20
    1061  1.5 0x00000078             s2 <= 656d763a
    1064  1.5 0x0000007c             s3 <= 6f328859
    1065  1.5 0x00000080             s4 <= bdf49811
    1066  1.5 0x00000084             s5 <= 38399d48
    1067  1.5 0x00000088             fp <= 0000038f
    1071  1.5 0x0000008c             s2 <= 656d72ab
    1072  1.5 0x00000090             s3 <= 6f328bd6
    1073  1.5 0x00000094             s4 <= bdf49ba0
    1074  1.5 0x00000098             s5 <= 383999b9
    1075  1.5 0x0000009c             fp <= 0000038f
    1079  1.5 0x000000a0             s2 <= 9a9290e4
    1080  1.5 0x000000a4             s3 <= 6f328859
    1081  1.5 0x000000a8             s4 <= bdf49f2f
    1082  1.5 0x000000ac             s5 <= c7c669d6
    1083  1.5 0x000000b0             fp <= e3322217
    1084  1.5 0x000000b4             fp <= 489f9133
    1085  1.5 0x000000b8             s3 <= 27ad196a
    1088  1.5 0x000000bc             s6 <= 2bd1afbb
    1089  1.5 0x000000c0             s6 <= 913f1ed7
    1093  1.5 0x000000c4             s3 <= b69207bd
    1094  1.5 0x000000c8             fp <= 2bd1afbb
    1095  1.5 0x000000cc             fp <= 913f1ed7
    1096  1.5 0x000000d0             fp <= 4f33be06
    1097  1.5 0x000000d4             s3 <= f9a1b9bb
    1100  1.5 0x000000d8             fp <= 3265dc8e
    1101  1.5 0x000000dc             fp <= 97d34baa
    1102  1.5 0x000000e0             fp <= 55c7ead9
    1106  1.5 0x000000e4             s3 <= ac665362
    1107  1.5 0x000000e8             s4 <= 0000038f
    1111  1.5 0x000000ec             s1 <= e3322217
    1112  1.5 0x000000f0             s2 <= 9a928d55
    1113  1.5 0x000000f4             s3 <= ac6650ed
    1114  1.5 0x000000f8             s4 <= 0000038f
    1118  1.5 0x000000fc             s1 <= e33225a6
    1119  1.5 0x00000100             s2 <= 656d763a
    1120  1.5 0x00000104             s3 <= ac665362
    1121  1.5 0x00000108             s5 <= 0000038f
    1122  1.5 0x0000010c             t0 <= 00000000
    1125  1.5 0x00000110             s1 <= e3322935
    1126  1.5 0x00000114             s2 <= 656d72ab
    1127  1.5 0x00000118             s3 <= ac6650ed
    1128  1.5 0x0000011c             s5 <= 0000038f
    1129  1.5 0x00000120             t0 <= 00000000
    1132  1.5 0x00000124             s1 <= e3322cc4
    1133  1.5 0x00000128             s2 <= 9a9290e4
    1134  1.5 0x0000012c             s3 <= ac665362
    1135  1.5 0x00000130             t1 <= 0000000a
    1136  1.5 0x00000134               
    1141  1.5 0x00000138             sp <= 00002ffc
    1142  1.5 0x0000013c               
    1147  1.5 0x00000010               
$finish called at time : 22625332 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 9539.164 ; gain = 0.000 ; free physical = 3848 ; free virtual = 19233
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 9539.164 ; gain = 0.000 ; free physical = 3848 ; free virtual = 19233
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 9539.164 ; gain = 0.000 ; free physical = 3848 ; free virtual = 19233
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 9596.188 ; gain = 0.000 ; free physical = 3788 ; free virtual = 19183
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     203 12.0 0x00000004             sp <= 00003000
     207  8.0 0x00000008             sp <= 00002ffc
     208  4.5 0x0000000c             ra <= 00000010
     213  4.6 0x00000014             sp <= 00002fd4
     217  4.5 0x00000018             a5 <= 00002fd4
     218  4.0 0x0000001c             a4 <= 0000038f
     222  4.0 0x00000020               mem[00000fd4] <= 0000038f
     223  3.4 0x00000024             a1 <= 0000000a
     224  3.1 0x00000028             t1 <= 00000000
     225  3.0 0x0000002c             fp <= 000004d2
     226  2.8 0x00000030             s1 <= 00000224
     227  2.7 0x00000034             s2 <= 00001000
     231  2.8 0x00000038             s2 <= 00000911
     232  2.6 0x0000003c             s3 <= 000003b4
     233  2.5 0x00000040             s4 <= 00000306
     234  2.5 0x00000044             s5 <= 000001b0
     235  2.4 0x00000048             fp <= 00136864
     236  2.3 0x0000004c             s1 <= 002192f4
     237  2.2 0x00000050             s2 <= 000b3238
     238  2.2 0x00000054             s3 <= 00051a20
     239  2.1 0x00000058             s4 <= 00000000
     240  2.1 0x0000005c             s5 <= 00000000
     241  2.0 0x00000060             fp <= 0034fb58
     245  2.1 0x00000064             s2 <= ffd636e0
     246  2.1 0x00000068             s3 <= 0031e178
     247  2.0 0x0000006c             s4 <= 0034fb58
     248  2.0 0x00000070             s5 <= ffcb04a8
     249  2.0 0x00000074             fp <= 00568e4c
     253  2.0 0x00000078             s2 <= 0080576c
     254  2.0 0x0000007c             s3 <= 00676f34
     255  1.9 0x00000080             s4 <= 008b89a4
     256  1.9 0x00000084             s5 <= 008b89a4
     257  1.9 0x00000088             fp <= 0000038f
     261  1.9 0x0000008c             s2 <= 008053dd
     262  1.9 0x00000090             s3 <= 00676cbb
     263  1.9 0x00000094             s4 <= 008b8d33
     264  1.9 0x00000098             s5 <= 008b8615
     265  1.8 0x0000009c             fp <= 0000038f
     269  1.9 0x000000a0             s2 <= ff7fafb2
     270  1.9 0x000000a4             s3 <= 00676f34
     271  1.8 0x000000a8             s4 <= 008b90c2
     272  1.8 0x000000ac             s5 <= ff747d7a
     273  1.8 0x000000b0             fp <= 00219683
     277  1.8 0x000000b4             fp <= 00a1e6d1
     281  1.9 0x000000b8             s3 <= 00c689e5
     282  1.9 0x000000bc             s6 <= 00c379c5
     286  1.9 0x000000c0             s6 <= 0143ca13
     290  2.0 0x000000c4             s3 <= 018543f6
     291  1.9 0x000000c8             fp <= 00c379c5
     295  2.0 0x000000cc             fp <= 0143ca13
     299  2.0 0x000000d0             fp <= 01cf5ad5
     303  2.0 0x000000d4             s3 <= 004a1923
     304  2.0 0x000000d8             fp <= 01f0edc9
     308  2.1 0x000000dc             fp <= 02713e17
     312  2.1 0x000000e0             fp <= 02fcced9
     316  2.1 0x000000e4             s3 <= 02b6d7fa
     317  2.1 0x000000e8             s4 <= 0000038f
     321  2.1 0x000000ec             s1 <= 00219683
     322  2.1 0x000000f0             s2 <= ff7fac23
     323  2.1 0x000000f4             s3 <= 02b6d475
     324  2.1 0x000000f8             s4 <= 0000038f
     328  2.1 0x000000fc             s1 <= 00219a12
     329  2.1 0x00000100             s2 <= 0080576c
     330  2.1 0x00000104             s3 <= 02b6d7fa
     331  2.0 0x00000108             s5 <= 0000038f
     332  2.0 0x0000010c             t0 <= 00000000
     335  2.0 0x00000110             s1 <= 00219da1
     336  2.0 0x00000114             s2 <= 008053dd
     337  2.0 0x00000118             s3 <= 02b6d475
     338  2.0 0x0000011c             s5 <= 0000038f
     339  2.0 0x00000120             t0 <= 00000000
     342  2.0 0x00000124             s1 <= 0021a130
     343  2.0 0x00000128             s2 <= ff7fafb2
     344  2.0 0x0000012c             s3 <= 02b6d7fa
     345  2.0 0x00000130             t1 <= 00000001
     349  2.0 0x00000134               
     354  2.0 0x00000048             fp <= db61e360
     355  2.0 0x0000004c             s1 <= 0bcc11d4
     356  2.0 0x00000050             s2 <= a8aa92a6
     357  2.0 0x00000054             s3 <= 000ca9e1
     358  2.0 0x00000058             s4 <= 803c199d
     359  2.0 0x0000005c             s5 <= 67cda020
     360  1.9 0x00000060             fp <= e72df534
     364  2.0 0x00000064             s2 <= c17c9d72
     365  2.0 0x00000068             s3 <= e7215cd5
     366  1.9 0x0000006c             s4 <= 676a0ed1
     367  1.9 0x00000070             s5 <= 809faaec
     368  1.9 0x00000074             fp <= f2fa0708
     372  1.9 0x00000078             s2 <= 317d6996
     373  1.9 0x0000007c             s3 <= 15db5bdd
     374  1.9 0x00000080             s4 <= 5a6415d9
     375  1.9 0x00000084             s5 <= 725a5c1c
     376  1.9 0x00000088             fp <= 0000038f
     380  1.9 0x0000008c             s2 <= 317d6607
     381  1.9 0x00000090             s3 <= 15db5852
     382  1.9 0x00000094             s4 <= 5a641968
     383  1.9 0x00000098             s5 <= 725a588d
     384  1.9 0x0000009c             fp <= 0000038f
     388  1.9 0x000000a0             s2 <= ce829d88
     389  1.9 0x000000a4             s3 <= 15db5bdd
     390  1.9 0x000000a8             s4 <= 5a641cf7
     391  1.9 0x000000ac             s5 <= 8da5ab02
     392  1.9 0x000000b0             fp <= 0bcc1563
     396  1.9 0x000000b4             fp <= 3d4977db
     400  1.9 0x000000b8             s3 <= 28922c06
     401  1.9 0x000000bc             s6 <= 491589af
     405  1.9 0x000000c0             s6 <= 7a92ec27
     409  1.9 0x000000c4             s3 <= 5200c021
     410  1.9 0x000000c8             fp <= 491589af
     414  1.9 0x000000cc             fp <= 7a92ec27
     418  2.0 0x000000d0             fp <= d4f7091e
     422  2.0 0x000000d4             s3 <= 86f7c93f
     423  2.0 0x000000d8             fp <= e0c31af2
     427  2.0 0x000000dc             fp <= 12407d6a
     431  2.0 0x000000e0             fp <= 6ca49a61
     435  2.0 0x000000e4             s3 <= ea53535e
     436  2.0 0x000000e8             s4 <= 0000038f
     440  2.0 0x000000ec             s1 <= 0bcc1563
     441  2.0 0x000000f0             s2 <= ce8299f9
     442  2.0 0x000000f4             s3 <= ea5350d1
     443  2.0 0x000000f8             s4 <= 0000038f
     447  2.0 0x000000fc             s1 <= 0bcc18f2
     448  2.0 0x00000100             s2 <= 317d6996
     449  2.0 0x00000104             s3 <= ea53535e
     450  2.0 0x00000108             s5 <= 0000038f
     451  2.0 0x0000010c             t0 <= 00000000
     454  2.0 0x00000110             s1 <= 0bcc1c81
     455  2.0 0x00000114             s2 <= 317d6607
     456  2.0 0x00000118             s3 <= ea5350d1
     457  2.0 0x0000011c             s5 <= 0000038f
     458  2.0 0x00000120             t0 <= 00000000
     461  2.0 0x00000124             s1 <= 0bcc2010
     462  2.0 0x00000128             s2 <= ce829d88
     463  1.9 0x0000012c             s3 <= ea53535e
     464  1.9 0x00000130             t1 <= 00000002
     468  2.0 0x00000134               
     469  1.9 0x00000048             fp <= 9c3ad880
     470  1.9 0x0000004c             s1 <= 9020eff0
     471  1.9 0x00000050             s2 <= de85ab82
     472  1.9 0x00000054             s3 <= 000ca9e1
     473  1.9 0x00000058             s4 <= 30d65ec9
     474  1.9 0x0000005c             s5 <= 858cfb80
     475  1.9 0x00000060             fp <= 2c5bc870
     479  1.9 0x00000064             s2 <= b229e312
     480  1.9 0x00000068             s3 <= 2c576191
     481  1.9 0x0000006c             s4 <= 5d322739
     482  1.9 0x00000070             s5 <= 59313310
     483  1.9 0x00000074             fp <= bc7cb860
     487  1.9 0x00000078             s2 <= 0a52d54e
     488  1.9 0x0000007c             s3 <= 902bd9f1
     489  1.9 0x00000080             s4 <= 19aedf99
     490  1.9 0x00000084             s5 <= 634b8550
     491  1.9 0x00000088             fp <= 0000038f
     495  1.9 0x0000008c             s2 <= 0a52d1bf
     496  1.9 0x00000090             s3 <= 902bda7e
     497  1.9 0x00000094             s4 <= 19aee328
     498  1.9 0x00000098             s5 <= 634b81c1
     499  1.9 0x0000009c             fp <= 0000038f
     503  1.9 0x000000a0             s2 <= f5ad31d0
     504  1.9 0x000000a4             s3 <= 902bd9f1
     505  1.9 0x000000a8             s4 <= 19aee6b7
     506  1.9 0x000000ac             s5 <= 9cb481ce
     507  1.9 0x000000b0             fp <= 9020f37f
     511  1.9 0x000000b4             fp <= 9a73c1af
     515  1.9 0x000000b8             s3 <= 0a58185e
     516  1.9 0x000000bc             s6 <= 2a94b19f
     520  1.9 0x000000c0             s6 <= 34e77fcf
     524  1.9 0x000000c4             s3 <= 3ebf6791
     525  1.9 0x000000c8             fp <= 2a94b19f
     529  1.9 0x000000cc             fp <= 34e77fcf
     533  1.9 0x000000d0             fp <= 4e966686
     537  1.9 0x000000d4             s3 <= 70290117
     538  1.9 0x000000d8             fp <= deb75676
     542  1.9 0x000000dc             fp <= e90a24a6
     546  2.0 0x000000e0             fp <= 02b90b5d
     550  2.0 0x000000e4             s3 <= 72900a4a
     551  2.0 0x000000e8             s4 <= 0000038f
     555  2.0 0x000000ec             s1 <= 9020f37f
     556  2.0 0x000000f0             s2 <= f5ad2e41
     557  2.0 0x000000f4             s3 <= 729009c5
     558  2.0 0x000000f8             s4 <= 0000038f
     562  2.0 0x000000fc             s1 <= 9020f70e
     563  2.0 0x00000100             s2 <= 0a52d54e
     564  2.0 0x00000104             s3 <= 72900a4a
     565  1.9 0x00000108             s5 <= 0000038f
     566  1.9 0x0000010c             t0 <= 00000000
     569  1.9 0x00000110             s1 <= 9020fa9d
     570  1.9 0x00000114             s2 <= 0a52d1bf
     571  1.9 0x00000118             s3 <= 729009c5
     572  1.9 0x0000011c             s5 <= 0000038f
     573  1.9 0x00000120             t0 <= 00000000
     576  1.9 0x00000124             s1 <= 9020fe2c
     577  1.9 0x00000128             s2 <= f5ad31d0
     578  1.9 0x0000012c             s3 <= 72900a4a
     579  1.9 0x00000130             t1 <= 00000003
     583  1.9 0x00000134               
     584  1.9 0x00000048             fp <= 4b30efc0
     585  1.9 0x0000004c             s1 <= 6d028620
     586  1.9 0x00000050             s2 <= ae949d56
     587  1.9 0x00000054             s3 <= 000ca9e1
     588  1.9 0x00000058             s4 <= 43cfd1a1
     589  1.9 0x0000005c             s5 <= 69c21c40
     590  1.9 0x00000060             fp <= b83375e0
     594  1.9 0x00000064             s2 <= f6612776
     595  1.9 0x00000068             s3 <= b83fdc01
     596  1.9 0x0000006c             s4 <= fc034781
     597  1.9 0x00000070             s5 <= b18ea660
     598  1.9 0x00000074             fp <= 2535fc00
     602  1.9 0x00000078             s2 <= 2ed4d48a
     603  1.9 0x0000007c             s3 <= 9d0a2001
     604  1.9 0x00000080             s4 <= 21394381
     605  1.9 0x00000084             s5 <= 73a755a0
     606  1.9 0x00000088             fp <= 0000038f
     610  1.9 0x0000008c             s2 <= 2ed4d0fb
     611  1.9 0x00000090             s3 <= 9d0a238e
     612  1.9 0x00000094             s4 <= 21394710
     613  1.9 0x00000098             s5 <= 73a75211
     614  1.9 0x0000009c             fp <= 0000038f
     618  1.9 0x000000a0             s2 <= d12b3294
     619  1.9 0x000000a4             s3 <= 9d0a2001
     620  1.9 0x000000a8             s4 <= 21394a9f
     621  1.9 0x000000ac             s5 <= 8c58b17e
     622  1.9 0x000000b0             fp <= 6d0289af
     626  1.9 0x000000b4             fp <= 9bd7571b
     630  1.9 0x000000b8             s3 <= 06dd771a
     631  1.9 0x000000bc             s6 <= 08d9dd3b
     635  1.9 0x000000c0             s6 <= 37aeaaa7
     639  1.9 0x000000c4             s3 <= 3173ddbd
     640  1.9 0x000000c8             fp <= 08d9dd3b
     644  1.9 0x000000cc             fp <= 37aeaaa7
     648  1.9 0x000000d0             fp <= 58e7f546
     652  1.9 0x000000d4             s3 <= 699428fb
     653  1.9 0x000000d8             fp <= c5ea7b66
     657  1.9 0x000000dc             fp <= f4bf48d2
     661  1.9 0x000000e0             fp <= 15f89371
     665  1.9 0x000000e4             s3 <= 7c6cbb8a
     666  1.9 0x000000e8             s4 <= 0000038f
     670  1.9 0x000000ec             s1 <= 6d0289af
     671  1.9 0x000000f0             s2 <= d12b2f05
     672  1.9 0x000000f4             s3 <= 7c6cb805
     673  1.9 0x000000f8             s4 <= 0000038f
     677  1.9 0x000000fc             s1 <= 6d028d3e
     678  1.9 0x00000100             s2 <= 2ed4d48a
     679  1.9 0x00000104             s3 <= 7c6cbb8a
     680  1.9 0x00000108             s5 <= 0000038f
     681  1.9 0x0000010c             t0 <= 00000000
     684  1.9 0x00000110             s1 <= 6d0290cd
     685  1.9 0x00000114             s2 <= 2ed4d0fb
     686  1.9 0x00000118             s3 <= 7c6cb805
     687  1.9 0x0000011c             s5 <= 0000038f
     688  1.9 0x00000120             t0 <= 00000000
     691  1.9 0x00000124             s1 <= 6d02945c
     692  1.9 0x00000128             s2 <= d12b3294
     693  1.9 0x0000012c             s3 <= 7c6cbb8a
     694  1.9 0x00000130             t1 <= 00000004
     698  1.9 0x00000134               
     699  1.9 0x00000048             fp <= 8debbd30
     700  1.9 0x0000004c             s1 <= 55ab5fc8
     701  1.9 0x00000050             s2 <= c6ef6016
     702  1.9 0x00000054             s3 <= 000ca9e1
     703  1.9 0x00000058             s4 <= 26914849
     704  1.9 0x0000005c             s5 <= 070a4a50
     705  1.9 0x00000060             fp <= e3971cf8
     709  1.9 0x00000064             s2 <= e358431e
     710  1.9 0x00000068             s3 <= e39bb519
     711  1.9 0x0000006c             s4 <= 0a286541
     712  1.9 0x00000070             s5 <= 23732d58
     713  1.9 0x00000074             fp <= 39427cc0
     717  1.9 0x00000078             s2 <= 55ea39a2
     718  1.9 0x0000007c             s3 <= dad9c9d9
     719  1.9 0x00000080             s4 <= 436ae201
     720  1.9 0x00000084             s5 <= 15cf4f68
     721  1.9 0x00000088             fp <= 0000038f
     725  1.9 0x0000008c             s2 <= 55ea3613
     726  1.9 0x00000090             s3 <= dad9ca56
     727  1.9 0x00000094             s4 <= 436ae590
     728  1.9 0x00000098             s5 <= 15cf4bd9
     729  1.9 0x0000009c             fp <= 0000038f
     733  1.9 0x000000a0             s2 <= aa15cd7c
     734  1.9 0x000000a4             s3 <= dad9c9d9
     735  1.9 0x000000a8             s4 <= 436ae91f
     736  1.9 0x000000ac             s5 <= ea30b7b6
     737  1.9 0x000000b0             fp <= 55ab6357
     741  1.9 0x000000b4             fp <= ab9595db
     745  1.9 0x000000b8             s3 <= 714c5c02
     746  1.9 0x000000bc             s6 <= 0140f5a3
     750  1.9 0x000000c0             s6 <= 572b2827
     754  1.9 0x000000c4             s3 <= 26677425
     755  1.9 0x000000c8             fp <= 0140f5a3
     759  1.9 0x000000cc             fp <= 572b2827
     763  1.9 0x000000d0             fp <= 9a961146
     767  1.9 0x000000d4             s3 <= bcf16563
     768  1.9 0x000000d8             fp <= f041710e
     772  1.9 0x000000dc             fp <= 462ba392
     776  1.9 0x000000e0             fp <= 89968cb1
     780  1.9 0x000000e4             s3 <= 3567e9d2
     781  1.9 0x000000e8             s4 <= 0000038f
     785  1.9 0x000000ec             s1 <= 55ab6357
     786  1.9 0x000000f0             s2 <= aa15c9ed
     787  1.9 0x000000f4             s3 <= 3567ea5d
     788  1.9 0x000000f8             s4 <= 0000038f
     792  1.9 0x000000fc             s1 <= 55ab66e6
     793  1.9 0x00000100             s2 <= 55ea39a2
     794  1.9 0x00000104             s3 <= 3567e9d2
     795  1.9 0x00000108             s5 <= 0000038f
     796  1.9 0x0000010c             t0 <= 00000000
     799  1.9 0x00000110             s1 <= 55ab6a75
     800  1.9 0x00000114             s2 <= 55ea3613
     801  1.9 0x00000118             s3 <= 3567ea5d
     802  1.9 0x0000011c             s5 <= 0000038f
     803  1.9 0x00000120             t0 <= 00000000
     806  1.9 0x00000124             s1 <= 55ab6e04
     807  1.9 0x00000128             s2 <= aa15cd7c
     808  1.9 0x0000012c             s3 <= 3567e9d2
     809  1.9 0x00000130             t1 <= 00000005
     813  1.9 0x00000134               
     814  1.9 0x00000048             fp <= 74767df0
     815  1.9 0x0000004c             s1 <= b6cc6bb8
     816  1.9 0x00000050             s2 <= 0cc9124e
     817  1.9 0x00000054             s3 <= 000ca9e1
     818  1.9 0x00000058             s4 <= 3293e2c9
     819  1.9 0x0000005c             s5 <= f90aaf90
     820  1.9 0x00000060             fp <= 2b42e9a8
     824  1.9 0x00000064             s2 <= e18628a6
     825  1.9 0x00000068             s3 <= 2b4e4049
     826  1.9 0x0000006c             s4 <= 5dd6cc71
     827  1.9 0x00000070             s5 <= cdc7c5e8
     828  1.9 0x00000074             fp <= e20f5560
     832  1.9 0x00000078             s2 <= 00892cba
     833  1.9 0x0000007c             s3 <= c9411529
     834  1.9 0x00000080             s4 <= 3fe621d1
     835  1.9 0x00000084             s5 <= 14478f78
     836  1.9 0x00000088             fp <= 0000038f
     840  1.9 0x0000008c             s2 <= 0089292b
     841  1.9 0x00000090             s3 <= c94116a6
     842  1.9 0x00000094             s4 <= 3fe62560
     843  1.9 0x00000098             s5 <= 14478be9
     844  1.9 0x0000009c             fp <= 0000038f
     848  1.9 0x000000a0             s2 <= ff76da64
     849  1.9 0x000000a4             s3 <= c9411529
     850  1.9 0x000000a8             s4 <= 3fe628ef
     851  1.9 0x000000ac             s5 <= ebb877a6
     852  1.9 0x000000b0             fp <= b6cc6f47
     856  1.9 0x000000b4             fp <= b75594e3
     860  1.9 0x000000b8             s3 <= 7e1481ca
     861  1.9 0x000000bc             s6 <= 6e22009b
     865  1.9 0x000000c0             s6 <= 6eab2637
     869  1.9 0x000000c4             s3 <= 10bfa7fd
     870  1.9 0x000000c8             fp <= 6e22009b
     874  1.9 0x000000cc             fp <= 6eab2637
     878  1.9 0x000000d0             fp <= ae914f26
     882  1.9 0x000000d4             s3 <= be2ee8db
     883  1.9 0x000000d8             fp <= 655dbade
     887  1.9 0x000000dc             fp <= 65e6e07a
     891  1.9 0x000000e0             fp <= a5cd0969
     895  1.9 0x000000e4             s3 <= 1be3e1b2
     896  1.9 0x000000e8             s4 <= 0000038f
     900  1.9 0x000000ec             s1 <= b6cc6f47
     901  1.9 0x000000f0             s2 <= ff76d6d5
     902  1.9 0x000000f4             s3 <= 1be3e23d
     903  1.9 0x000000f8             s4 <= 0000038f
     907  1.9 0x000000fc             s1 <= b6cc72d6
     908  1.9 0x00000100             s2 <= 00892cba
     909  1.9 0x00000104             s3 <= 1be3e1b2
     910  1.9 0x00000108             s5 <= 0000038f
     911  1.9 0x0000010c             t0 <= 00000000
     914  1.9 0x00000110             s1 <= b6cc7665
     915  1.9 0x00000114             s2 <= 0089292b
     916  1.9 0x00000118             s3 <= 1be3e23d
     917  1.9 0x0000011c             s5 <= 0000038f
     918  1.9 0x00000120             t0 <= 00000000
     921  1.9 0x00000124             s1 <= b6cc79f4
     922  1.9 0x00000128             s2 <= ff76da64
     923  1.9 0x0000012c             s3 <= 1be3e1b2
     924  1.9 0x00000130             t1 <= 00000006
     928  1.9 0x00000134               
     929  1.9 0x00000048             fp <= ca316b50
     930  1.9 0x0000004c             s1 <= 4941bd88
     931  1.9 0x00000050             s2 <= 3ff0286e
     932  1.9 0x00000054             s3 <= 000ca9e1
     933  1.9 0x00000058             s4 <= d30cfdb9
     934  1.9 0x0000005c             s5 <= d4fbee30
     935  1.9 0x00000060             fp <= 137328d8
     939  1.9 0x00000064             s2 <= 2c7cff96
     940  1.9 0x00000068             s3 <= 137f8139
     941  1.9 0x0000006c             s4 <= e6802691
     942  1.9 0x00000070             s5 <= c188c558
     943  1.9 0x00000074             fp <= 5cb4e660
     947  1.9 0x00000078             s2 <= 3037e6ca
     948  1.9 0x0000007c             s3 <= 4fcb6759
     949  1.9 0x00000080             s4 <= 43350cf1
     950  1.9 0x00000084             s5 <= 9b2c2108
     951  1.9 0x00000088             fp <= 0000038f
     955  1.9 0x0000008c             s2 <= 3037e33b
     956  1.9 0x00000090             s3 <= 4fcb64d6
     957  1.9 0x00000094             s4 <= 43351080
     958  1.9 0x00000098             s5 <= 9b2c1d79
     959  1.9 0x0000009c             fp <= 0000038f
     963  1.9 0x000000a0             s2 <= cfc82054
     964  1.9 0x000000a4             s3 <= 4fcb6759
     965  1.9 0x000000a8             s4 <= 4335140f
     966  1.9 0x000000ac             s5 <= 64d3e616
     967  1.9 0x000000b0             fp <= 4941c117
     971  1.9 0x000000b4             fp <= 7979a0c3
     975  1.9 0x000000b8             s3 <= 36b2c79a
     976  1.9 0x000000bc             s6 <= c2bb5e4b
     980  1.9 0x000000c0             s6 <= f2f33df7
     984  1.9 0x000000c4             s3 <= c441fa6d
     985  1.9 0x000000c8             fp <= c2bb5e4b
     989  1.9 0x000000cc             fp <= f2f33df7
     993  1.9 0x000000d0             fp <= 36285206
     997  1.9 0x000000d4             s3 <= f269a86b
     998  1.9 0x000000d8             fp <= 7f6a0f8e
    1002  1.9 0x000000dc             fp <= afa1ef3a
    1006  1.9 0x000000e0             fp <= f2d70349
    1010  1.9 0x000000e4             s3 <= 00beab22
    1011  1.9 0x000000e8             s4 <= 0000038f
    1015  1.9 0x000000ec             s1 <= 4941c117
    1016  1.9 0x000000f0             s2 <= cfc81cc5
    1017  1.9 0x000000f4             s3 <= 00bea8ad
    1018  1.9 0x000000f8             s4 <= 0000038f
    1022  1.9 0x000000fc             s1 <= 4941c4a6
    1023  1.9 0x00000100             s2 <= 3037e6ca
    1024  1.9 0x00000104             s3 <= 00beab22
    1025  1.9 0x00000108             s5 <= 0000038f
    1026  1.9 0x0000010c             t0 <= 00000000
    1029  1.9 0x00000110             s1 <= 4941c835
    1030  1.9 0x00000114             s2 <= 3037e33b
    1031  1.9 0x00000118             s3 <= 00bea8ad
    1032  1.9 0x0000011c             s5 <= 0000038f
    1033  1.9 0x00000120             t0 <= 00000000
    1036  1.9 0x00000124             s1 <= 4941cbc4
    1037  1.9 0x00000128             s2 <= cfc82054
    1038  1.9 0x0000012c             s3 <= 00beab22
    1039  1.9 0x00000130             t1 <= 00000007
    1043  1.9 0x00000134               
    1044  1.9 0x00000048             fp <= f02f5c50
    1045  1.9 0x0000004c             s1 <= 44846728
    1046  1.9 0x00000050             s2 <= a682fdfe
    1047  1.9 0x00000054             s3 <= 000ca9e1
    1048  1.9 0x00000058             s4 <= 8f9981f9
    1049  1.9 0x0000005c             s5 <= 46a12130
    1050  1.9 0x00000060             fp <= 34b3c378
    1054  1.9 0x00000064             s2 <= 71cf3a86
    1055  1.9 0x00000068             s3 <= 34bf6a99
    1056  1.9 0x0000006c             s4 <= c44d4571
    1057  1.9 0x00000070             s5 <= 11ed5db8
    1058  1.9 0x00000074             fp <= 79382aa0
    1062  1.9 0x00000078             s2 <= 0768f01a
    1063  1.9 0x0000007c             s3 <= 4d874039
    1064  1.9 0x00000080             s4 <= 3d857011
    1065  1.9 0x00000084             s5 <= 674acce8
    1066  1.9 0x00000088             fp <= 0000038f
    1070  1.9 0x0000008c             s2 <= 0768ec8b
    1071  1.9 0x00000090             s3 <= 4d8743b6
    1072  1.9 0x00000094             s4 <= 3d8573a0
    1073  1.9 0x00000098             s5 <= 674ac959
    1074  1.9 0x0000009c             fp <= 0000038f
    1078  1.9 0x000000a0             s2 <= f8971704
    1079  1.9 0x000000a4             s3 <= 4d874039
    1080  1.9 0x000000a8             s4 <= 3d85772f
    1081  1.9 0x000000ac             s5 <= 98b53a36
    1082  1.9 0x000000b0             fp <= 44846ab7
    1086  1.9 0x000000b4             fp <= 4bed53b3
    1090  1.9 0x000000b8             s3 <= 066a138a
    1091  1.9 0x000000bc             s6 <= 9071badb
    1095  1.9 0x000000c0             s6 <= 97daa3d7
    1099  1.9 0x000000c4             s3 <= 91b0b05d
    1100  1.9 0x000000c8             fp <= 9071badb
    1104  1.9 0x000000cc             fp <= 97daa3d7
    1108  1.9 0x000000d0             fp <= d5601b06
    1112  1.9 0x000000d4             s3 <= 44d0ab5b
    1113  1.9 0x000000d8             fp <= 19e4822e
    1117  1.9 0x000000dc             fp <= 214d6b2a
    1121  1.9 0x000000e0             fp <= 5ed2e259
    1125  1.9 0x000000e4             s3 <= 1a024902
    1126  1.9 0x000000e8             s4 <= 0000038f
    1130  1.9 0x000000ec             s1 <= 44846ab7
    1131  1.9 0x000000f0             s2 <= f8971375
    1132  1.9 0x000000f4             s3 <= 1a024a8d
    1133  1.9 0x000000f8             s4 <= 0000038f
    1137  1.9 0x000000fc             s1 <= 44846e46
    1138  1.9 0x00000100             s2 <= 0768f01a
    1139  1.9 0x00000104             s3 <= 1a024902
    1140  1.9 0x00000108             s5 <= 0000038f
    1141  1.9 0x0000010c             t0 <= 00000000
    1144  1.9 0x00000110             s1 <= 448471d5
    1145  1.9 0x00000114             s2 <= 0768ec8b
    1146  1.9 0x00000118             s3 <= 1a024a8d
    1147  1.9 0x0000011c             s5 <= 0000038f
    1148  1.9 0x00000120             t0 <= 00000000
    1151  1.9 0x00000124             s1 <= 44847564
    1152  1.9 0x00000128             s2 <= f8971704
    1153  1.9 0x0000012c             s3 <= 1a024902
    1154  1.9 0x00000130             t1 <= 00000008
    1158  1.9 0x00000134               
    1159  1.9 0x00000048             fp <= 1699d190
    1160  1.9 0x0000004c             s1 <= 9cc65208
    1161  1.9 0x00000050             s2 <= 8e21ce1e
    1162  1.9 0x00000054             s3 <= 000ca9e1
    1163  1.9 0x00000058             s4 <= 630d0a19
    1164  1.9 0x0000005c             s5 <= 503daff0
    1165  1.9 0x00000060             fp <= b3602398
    1169  1.9 0x00000064             s2 <= dac1aa86
    1170  1.9 0x00000068             s3 <= b36c8a79
    1171  1.9 0x0000006c             s4 <= 166d2db1
    1172  1.9 0x00000070             s5 <= 9cdd8c58
    1173  1.9 0x00000074             fp <= 502675a0
    1177  1.9 0x00000078             s2 <= 7564cb1a
    1178  1.9 0x0000007c             s3 <= e34affd9
    1179  1.9 0x00000080             s4 <= 6693a351
    1180  1.9 0x00000084             s5 <= b348e948
    1181  1.9 0x00000088             fp <= 0000038f
    1185  1.9 0x0000008c             s2 <= 7564c78b
    1186  1.9 0x00000090             s3 <= e34afc56
    1187  1.9 0x00000094             s4 <= 6693a6e0
    1188  1.9 0x00000098             s5 <= b348e5b9
    1189  1.9 0x0000009c             fp <= 0000038f
    1193  1.9 0x000000a0             s2 <= 8a9b3c04
    1194  1.9 0x000000a4             s3 <= e34affd9
    1195  1.9 0x000000a8             s4 <= 6693aa6f
    1196  1.9 0x000000ac             s5 <= 4cb71dd6
    1197  1.9 0x000000b0             fp <= 9cc65597
    1201  1.9 0x000000b4             fp <= 122b1993
    1205  1.9 0x000000b8             s3 <= f161e64a
    1206  1.9 0x000000bc             s6 <= aef16b9b
    1210  1.9 0x000000c0             s6 <= 24562f97
    1214  1.9 0x000000c4             s3 <= d537c9dd
    1215  1.9 0x000000c8             fp <= aef16b9b
    1219  1.9 0x000000cc             fp <= 24562f97
    1223  1.9 0x000000d0             fp <= 8ae9da06
    1227  1.9 0x000000d4             s3 <= 5fde13db
    1228  1.9 0x000000d8             fp <= 27b02c0e
    1232  1.9 0x000000dc             fp <= 9d14f00a
    1236  1.9 0x000000e0             fp <= 03a89a79
    1240  1.9 0x000000e4             s3 <= 5c7689a2
    1241  1.9 0x000000e8             s4 <= 0000038f
    1245  1.9 0x000000ec             s1 <= 9cc65597
    1246  1.9 0x000000f0             s2 <= 8a9b3875
    1247  1.9 0x000000f4             s3 <= 5c768a2d
    1248  1.9 0x000000f8             s4 <= 0000038f
    1252  1.9 0x000000fc             s1 <= 9cc65926
    1253  1.9 0x00000100             s2 <= 7564cb1a
    1254  1.9 0x00000104             s3 <= 5c7689a2
    1255  1.9 0x00000108             s5 <= 0000038f
    1256  1.9 0x0000010c             t0 <= 00000000
    1259  1.9 0x00000110             s1 <= 9cc65cb5
    1260  1.9 0x00000114             s2 <= 7564c78b
    1261  1.9 0x00000118             s3 <= 5c768a2d
    1262  1.9 0x0000011c             s5 <= 0000038f
    1263  1.9 0x00000120             t0 <= 00000000
    1266  1.9 0x00000124             s1 <= 9cc66044
    1267  1.9 0x00000128             s2 <= 8a9b3c04
    1268  1.9 0x0000012c             s3 <= 5c7689a2
    1269  1.9 0x00000130             t1 <= 00000009
    1273  1.9 0x00000134               
    1274  1.9 0x00000048             fp <= e2d57110
    1275  1.9 0x0000004c             s1 <= e3321e88
    1276  1.9 0x00000050             s2 <= 09d3c77e
    1277  1.9 0x00000054             s3 <= 000ca9e1
    1278  1.9 0x00000058             s4 <= 4eb35a59
    1279  1.9 0x0000005c             s5 <= 3707a070
    1280  1.9 0x00000060             fp <= c6078f98
    1284  1.9 0x00000064             s2 <= 43cc37e6
    1285  1.9 0x00000068             s3 <= c60b2679
    1286  1.9 0x0000006c             s4 <= 14bae9f1
    1287  1.9 0x00000070             s5 <= 710010d8
    1288  1.9 0x00000074             fp <= a939ae20
    1292  1.9 0x00000078             s2 <= 656d763a
    1293  1.9 0x0000007c             s3 <= 6f328859
    1294  1.9 0x00000080             s4 <= bdf49811
    1295  1.9 0x00000084             s5 <= 38399d48
    1296  1.9 0x00000088             fp <= 0000038f
    1300  1.9 0x0000008c             s2 <= 656d72ab
    1301  1.9 0x00000090             s3 <= 6f328bd6
    1302  1.9 0x00000094             s4 <= bdf49ba0
    1303  1.9 0x00000098             s5 <= 383999b9
    1304  1.9 0x0000009c             fp <= 0000038f
    1308  1.9 0x000000a0             s2 <= 9a9290e4
    1309  1.9 0x000000a4             s3 <= 6f328859
    1310  1.9 0x000000a8             s4 <= bdf49f2f
    1311  1.9 0x000000ac             s5 <= c7c669d6
    1312  1.9 0x000000b0             fp <= e3322217
    1316  1.9 0x000000b4             fp <= 489f9133
    1320  1.9 0x000000b8             s3 <= 27ad196a
    1321  1.9 0x000000bc             s6 <= 2bd1afbb
    1325  1.9 0x000000c0             s6 <= 913f1ed7
    1329  1.9 0x000000c4             s3 <= b69207bd
    1330  1.9 0x000000c8             fp <= 2bd1afbb
    1334  1.9 0x000000cc             fp <= 913f1ed7
    1338  1.9 0x000000d0             fp <= 4f33be06
    1342  1.9 0x000000d4             s3 <= f9a1b9bb
    1343  1.9 0x000000d8             fp <= 3265dc8e
    1347  1.9 0x000000dc             fp <= 97d34baa
    1351  1.9 0x000000e0             fp <= 55c7ead9
    1355  1.9 0x000000e4             s3 <= ac665362
    1356  1.9 0x000000e8             s4 <= 0000038f
    1360  1.9 0x000000ec             s1 <= e3322217
    1361  1.9 0x000000f0             s2 <= 9a928d55
    1362  1.9 0x000000f4             s3 <= ac6650ed
    1363  1.9 0x000000f8             s4 <= 0000038f
    1367  1.9 0x000000fc             s1 <= e33225a6
    1368  1.9 0x00000100             s2 <= 656d763a
    1369  1.9 0x00000104             s3 <= ac665362
    1370  1.9 0x00000108             s5 <= 0000038f
    1371  1.9 0x0000010c             t0 <= 00000000
    1374  1.9 0x00000110             s1 <= e3322935
    1375  1.9 0x00000114             s2 <= 656d72ab
    1376  1.9 0x00000118             s3 <= ac6650ed
    1377  1.9 0x0000011c             s5 <= 0000038f
    1378  1.9 0x00000120             t0 <= 00000000
    1381  1.9 0x00000124             s1 <= e3322cc4
    1382  1.9 0x00000128             s2 <= 9a9290e4
    1383  1.9 0x0000012c             s3 <= ac665362
    1384  1.9 0x00000130             t1 <= 0000000a
    1388  1.9 0x00000134               
    1393  1.9 0x00000138             sp <= 00002ffc
    1394  1.9 0x0000013c               
    1399  1.9 0x00000010               
$finish called at time : 26825333 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 9596.188 ; gain = 0.000 ; free physical = 3717 ; free virtual = 19118
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:28 . Memory (MB): peak = 9596.188 ; gain = 0.000 ; free physical = 3717 ; free virtual = 19118
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 9596.188 ; gain = 0.000 ; free physical = 3717 ; free virtual = 19118
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 9627.207 ; gain = 0.000 ; free physical = 3793 ; free virtual = 19180
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     203 12.0 0x00000004             sp <= 00003000
     207  8.0 0x00000008             sp <= 00002ffc
     208  4.5 0x0000000c             ra <= 00000010
     213  4.6 0x00000014             sp <= 00002fd4
     217  4.5 0x00000018             a5 <= 00002fd4
     218  4.0 0x0000001c             a4 <= 0000038f
     222  4.0 0x00000020               mem[00000fd4] <= 0000038f
     223  3.4 0x00000024             a1 <= 0000000a
     224  3.1 0x00000028             t1 <= 00000000
     225  3.0 0x0000002c             fp <= 000004d2
     226  2.8 0x00000030             s1 <= 00000224
     227  2.7 0x00000034             s2 <= 00001000
     231  2.8 0x00000038             s2 <= 00000911
     232  2.6 0x0000003c             s3 <= 000003b4
     233  2.5 0x00000040             s4 <= 00000306
     234  2.5 0x00000044             s5 <= 000001b0
     235  2.4 0x00000048             fp <= 00136864
     236  2.3 0x0000004c             s1 <= 002192f4
     237  2.2 0x00000050             s2 <= 000b3238
     238  2.2 0x00000054             s3 <= 00051a20
     239  2.1 0x00000058             s4 <= 00000000
     240  2.1 0x0000005c             s5 <= 00000000
     241  2.0 0x00000060             fp <= 0034fb58
     245  2.1 0x00000064             s2 <= ffd636e0
     246  2.1 0x00000068             s3 <= 0031e178
     247  2.0 0x0000006c             s4 <= 0034fb58
     248  2.0 0x00000070             s5 <= ffcb04a8
     249  2.0 0x00000074             fp <= 00568e4c
     253  2.0 0x00000078             s2 <= 0080576c
     254  2.0 0x0000007c             s3 <= 00676f34
     255  1.9 0x00000080             s4 <= 008b89a4
     256  1.9 0x00000084             s5 <= 008b89a4
     257  1.9 0x00000088             fp <= 0000038f
     261  1.9 0x0000008c             s2 <= 008053dd
     262  1.9 0x00000090             s3 <= 00676cbb
     263  1.9 0x00000094             s4 <= 008b8d33
     264  1.9 0x00000098             s5 <= 008b8615
     265  1.8 0x0000009c             fp <= 0000038f
     269  1.9 0x000000a0             s2 <= ff7fafb2
     270  1.9 0x000000a4             s3 <= 00676f34
     271  1.8 0x000000a8             s4 <= 008b90c2
     272  1.8 0x000000ac             s5 <= ff747d7a
     273  1.8 0x000000b0             fp <= 00219683
     277  1.8 0x000000b4             fp <= 00a1e6d1
     281  1.9 0x000000b8             s3 <= 00c689e5
     282  1.9 0x000000bc             s6 <= 00c379c5
     286  1.9 0x000000c0             s6 <= 0143ca13
     290  2.0 0x000000c4             s3 <= 018543f6
     291  1.9 0x000000c8             fp <= 00c379c5
     295  2.0 0x000000cc             fp <= 0143ca13
     299  2.0 0x000000d0             fp <= 01cf5ad5
     303  2.0 0x000000d4             s3 <= 004a1923
     304  2.0 0x000000d8             fp <= 01f0edc9
     308  2.1 0x000000dc             fp <= 02713e17
     312  2.1 0x000000e0             fp <= 02fcced9
     316  2.1 0x000000e4             s3 <= 02b6d7fa
     317  2.1 0x000000e8             s4 <= 0000038f
     321  2.1 0x000000ec             s1 <= 00219683
     322  2.1 0x000000f0             s2 <= ff7fac23
     323  2.1 0x000000f4             s3 <= 02b6d475
     324  2.1 0x000000f8             s4 <= 0000038f
     328  2.1 0x000000fc             s1 <= 00219a12
     329  2.1 0x00000100             s2 <= 0080576c
     330  2.1 0x00000104             s3 <= 02b6d7fa
     331  2.0 0x00000108             s5 <= 0000038f
     332  2.0 0x0000010c             t0 <= 00000000
     335  2.0 0x00000110             s1 <= 00219da1
     336  2.0 0x00000114             s2 <= 008053dd
     337  2.0 0x00000118             s3 <= 02b6d475
     338  2.0 0x0000011c             s5 <= 0000038f
     339  2.0 0x00000120             t0 <= 00000000
     342  2.0 0x00000124             s1 <= 0021a130
     343  2.0 0x00000128             s2 <= ff7fafb2
     344  2.0 0x0000012c             s3 <= 02b6d7fa
     345  2.0 0x00000130             t1 <= 00000001
     349  2.0 0x00000134               
     354  2.0 0x00000048             fp <= db61e360
     355  2.0 0x0000004c             s1 <= 0bcc11d4
     356  2.0 0x00000050             s2 <= a8aa92a6
     357  2.0 0x00000054             s3 <= 000ca9e1
     358  2.0 0x00000058             s4 <= 803c199d
     359  2.0 0x0000005c             s5 <= 67cda020
     360  1.9 0x00000060             fp <= e72df534
     364  2.0 0x00000064             s2 <= c17c9d72
     365  2.0 0x00000068             s3 <= e7215cd5
     366  1.9 0x0000006c             s4 <= 676a0ed1
     367  1.9 0x00000070             s5 <= 809faaec
     368  1.9 0x00000074             fp <= f2fa0708
     372  1.9 0x00000078             s2 <= 317d6996
     373  1.9 0x0000007c             s3 <= 15db5bdd
     374  1.9 0x00000080             s4 <= 5a6415d9
     375  1.9 0x00000084             s5 <= 725a5c1c
     376  1.9 0x00000088             fp <= 0000038f
     380  1.9 0x0000008c             s2 <= 317d6607
     381  1.9 0x00000090             s3 <= 15db5852
     382  1.9 0x00000094             s4 <= 5a641968
     383  1.9 0x00000098             s5 <= 725a588d
     384  1.9 0x0000009c             fp <= 0000038f
     388  1.9 0x000000a0             s2 <= ce829d88
     389  1.9 0x000000a4             s3 <= 15db5bdd
     390  1.9 0x000000a8             s4 <= 5a641cf7
     391  1.9 0x000000ac             s5 <= 8da5ab02
     392  1.9 0x000000b0             fp <= 0bcc1563
     396  1.9 0x000000b4             fp <= 3d4977db
     400  1.9 0x000000b8             s3 <= 28922c06
     401  1.9 0x000000bc             s6 <= 491589af
     405  1.9 0x000000c0             s6 <= 7a92ec27
     409  1.9 0x000000c4             s3 <= 5200c021
     410  1.9 0x000000c8             fp <= 491589af
     414  1.9 0x000000cc             fp <= 7a92ec27
     418  2.0 0x000000d0             fp <= d4f7091e
     422  2.0 0x000000d4             s3 <= 86f7c93f
     423  2.0 0x000000d8             fp <= e0c31af2
     427  2.0 0x000000dc             fp <= 12407d6a
     431  2.0 0x000000e0             fp <= 6ca49a61
     435  2.0 0x000000e4             s3 <= ea53535e
     436  2.0 0x000000e8             s4 <= 0000038f
     440  2.0 0x000000ec             s1 <= 0bcc1563
     441  2.0 0x000000f0             s2 <= ce8299f9
     442  2.0 0x000000f4             s3 <= ea5350d1
     443  2.0 0x000000f8             s4 <= 0000038f
     447  2.0 0x000000fc             s1 <= 0bcc18f2
     448  2.0 0x00000100             s2 <= 317d6996
     449  2.0 0x00000104             s3 <= ea53535e
     450  2.0 0x00000108             s5 <= 0000038f
     451  2.0 0x0000010c             t0 <= 00000000
     454  2.0 0x00000110             s1 <= 0bcc1c81
     455  2.0 0x00000114             s2 <= 317d6607
     456  2.0 0x00000118             s3 <= ea5350d1
     457  2.0 0x0000011c             s5 <= 0000038f
     458  2.0 0x00000120             t0 <= 00000000
     461  2.0 0x00000124             s1 <= 0bcc2010
     462  2.0 0x00000128             s2 <= ce829d88
     463  1.9 0x0000012c             s3 <= ea53535e
     464  1.9 0x00000130             t1 <= 00000002
     468  2.0 0x00000134               
     469  1.9 0x00000048             fp <= 9c3ad880
     470  1.9 0x0000004c             s1 <= 9020eff0
     471  1.9 0x00000050             s2 <= de85ab82
     472  1.9 0x00000054             s3 <= 000ca9e1
     473  1.9 0x00000058             s4 <= 30d65ec9
     474  1.9 0x0000005c             s5 <= 858cfb80
     475  1.9 0x00000060             fp <= 2c5bc870
     479  1.9 0x00000064             s2 <= b229e312
     480  1.9 0x00000068             s3 <= 2c576191
     481  1.9 0x0000006c             s4 <= 5d322739
     482  1.9 0x00000070             s5 <= 59313310
     483  1.9 0x00000074             fp <= bc7cb860
     487  1.9 0x00000078             s2 <= 0a52d54e
     488  1.9 0x0000007c             s3 <= 902bd9f1
     489  1.9 0x00000080             s4 <= 19aedf99
     490  1.9 0x00000084             s5 <= 634b8550
     491  1.9 0x00000088             fp <= 0000038f
     495  1.9 0x0000008c             s2 <= 0a52d1bf
     496  1.9 0x00000090             s3 <= 902bda7e
     497  1.9 0x00000094             s4 <= 19aee328
     498  1.9 0x00000098             s5 <= 634b81c1
     499  1.9 0x0000009c             fp <= 0000038f
     503  1.9 0x000000a0             s2 <= f5ad31d0
     504  1.9 0x000000a4             s3 <= 902bd9f1
     505  1.9 0x000000a8             s4 <= 19aee6b7
     506  1.9 0x000000ac             s5 <= 9cb481ce
     507  1.9 0x000000b0             fp <= 9020f37f
     511  1.9 0x000000b4             fp <= 9a73c1af
     515  1.9 0x000000b8             s3 <= 0a58185e
     516  1.9 0x000000bc             s6 <= 2a94b19f
     520  1.9 0x000000c0             s6 <= 34e77fcf
     524  1.9 0x000000c4             s3 <= 3ebf6791
     525  1.9 0x000000c8             fp <= 2a94b19f
     529  1.9 0x000000cc             fp <= 34e77fcf
     533  1.9 0x000000d0             fp <= 4e966686
     537  1.9 0x000000d4             s3 <= 70290117
     538  1.9 0x000000d8             fp <= deb75676
     542  1.9 0x000000dc             fp <= e90a24a6
     546  2.0 0x000000e0             fp <= 02b90b5d
     550  2.0 0x000000e4             s3 <= 72900a4a
     551  2.0 0x000000e8             s4 <= 0000038f
     555  2.0 0x000000ec             s1 <= 9020f37f
     556  2.0 0x000000f0             s2 <= f5ad2e41
     557  2.0 0x000000f4             s3 <= 729009c5
     558  2.0 0x000000f8             s4 <= 0000038f
     562  2.0 0x000000fc             s1 <= 9020f70e
     563  2.0 0x00000100             s2 <= 0a52d54e
     564  2.0 0x00000104             s3 <= 72900a4a
     565  1.9 0x00000108             s5 <= 0000038f
     566  1.9 0x0000010c             t0 <= 00000000
     569  1.9 0x00000110             s1 <= 9020fa9d
     570  1.9 0x00000114             s2 <= 0a52d1bf
     571  1.9 0x00000118             s3 <= 729009c5
     572  1.9 0x0000011c             s5 <= 0000038f
     573  1.9 0x00000120             t0 <= 00000000
     576  1.9 0x00000124             s1 <= 9020fe2c
     577  1.9 0x00000128             s2 <= f5ad31d0
     578  1.9 0x0000012c             s3 <= 72900a4a
     579  1.9 0x00000130             t1 <= 00000003
     583  1.9 0x00000134               
     584  1.9 0x00000048             fp <= 4b30efc0
     585  1.9 0x0000004c             s1 <= 6d028620
     586  1.9 0x00000050             s2 <= ae949d56
     587  1.9 0x00000054             s3 <= 000ca9e1
     588  1.9 0x00000058             s4 <= 43cfd1a1
     589  1.9 0x0000005c             s5 <= 69c21c40
     590  1.9 0x00000060             fp <= b83375e0
     594  1.9 0x00000064             s2 <= f6612776
     595  1.9 0x00000068             s3 <= b83fdc01
     596  1.9 0x0000006c             s4 <= fc034781
     597  1.9 0x00000070             s5 <= b18ea660
     598  1.9 0x00000074             fp <= 2535fc00
     602  1.9 0x00000078             s2 <= 2ed4d48a
     603  1.9 0x0000007c             s3 <= 9d0a2001
     604  1.9 0x00000080             s4 <= 21394381
     605  1.9 0x00000084             s5 <= 73a755a0
     606  1.9 0x00000088             fp <= 0000038f
     610  1.9 0x0000008c             s2 <= 2ed4d0fb
     611  1.9 0x00000090             s3 <= 9d0a238e
     612  1.9 0x00000094             s4 <= 21394710
     613  1.9 0x00000098             s5 <= 73a75211
     614  1.9 0x0000009c             fp <= 0000038f
     618  1.9 0x000000a0             s2 <= d12b3294
     619  1.9 0x000000a4             s3 <= 9d0a2001
     620  1.9 0x000000a8             s4 <= 21394a9f
     621  1.9 0x000000ac             s5 <= 8c58b17e
     622  1.9 0x000000b0             fp <= 6d0289af
     626  1.9 0x000000b4             fp <= 9bd7571b
     630  1.9 0x000000b8             s3 <= 06dd771a
     631  1.9 0x000000bc             s6 <= 08d9dd3b
     635  1.9 0x000000c0             s6 <= 37aeaaa7
     639  1.9 0x000000c4             s3 <= 3173ddbd
     640  1.9 0x000000c8             fp <= 08d9dd3b
     644  1.9 0x000000cc             fp <= 37aeaaa7
     648  1.9 0x000000d0             fp <= 58e7f546
     652  1.9 0x000000d4             s3 <= 699428fb
     653  1.9 0x000000d8             fp <= c5ea7b66
     657  1.9 0x000000dc             fp <= f4bf48d2
     661  1.9 0x000000e0             fp <= 15f89371
     665  1.9 0x000000e4             s3 <= 7c6cbb8a
     666  1.9 0x000000e8             s4 <= 0000038f
     670  1.9 0x000000ec             s1 <= 6d0289af
     671  1.9 0x000000f0             s2 <= d12b2f05
     672  1.9 0x000000f4             s3 <= 7c6cb805
     673  1.9 0x000000f8             s4 <= 0000038f
     677  1.9 0x000000fc             s1 <= 6d028d3e
     678  1.9 0x00000100             s2 <= 2ed4d48a
     679  1.9 0x00000104             s3 <= 7c6cbb8a
     680  1.9 0x00000108             s5 <= 0000038f
     681  1.9 0x0000010c             t0 <= 00000000
     684  1.9 0x00000110             s1 <= 6d0290cd
     685  1.9 0x00000114             s2 <= 2ed4d0fb
     686  1.9 0x00000118             s3 <= 7c6cb805
     687  1.9 0x0000011c             s5 <= 0000038f
     688  1.9 0x00000120             t0 <= 00000000
     691  1.9 0x00000124             s1 <= 6d02945c
     692  1.9 0x00000128             s2 <= d12b3294
     693  1.9 0x0000012c             s3 <= 7c6cbb8a
     694  1.9 0x00000130             t1 <= 00000004
     698  1.9 0x00000134               
     699  1.9 0x00000048             fp <= 8debbd30
     700  1.9 0x0000004c             s1 <= 55ab5fc8
     701  1.9 0x00000050             s2 <= c6ef6016
     702  1.9 0x00000054             s3 <= 000ca9e1
     703  1.9 0x00000058             s4 <= 26914849
     704  1.9 0x0000005c             s5 <= 070a4a50
     705  1.9 0x00000060             fp <= e3971cf8
     709  1.9 0x00000064             s2 <= e358431e
     710  1.9 0x00000068             s3 <= e39bb519
     711  1.9 0x0000006c             s4 <= 0a286541
     712  1.9 0x00000070             s5 <= 23732d58
     713  1.9 0x00000074             fp <= 39427cc0
     717  1.9 0x00000078             s2 <= 55ea39a2
     718  1.9 0x0000007c             s3 <= dad9c9d9
     719  1.9 0x00000080             s4 <= 436ae201
     720  1.9 0x00000084             s5 <= 15cf4f68
     721  1.9 0x00000088             fp <= 0000038f
     725  1.9 0x0000008c             s2 <= 55ea3613
     726  1.9 0x00000090             s3 <= dad9ca56
     727  1.9 0x00000094             s4 <= 436ae590
     728  1.9 0x00000098             s5 <= 15cf4bd9
     729  1.9 0x0000009c             fp <= 0000038f
     733  1.9 0x000000a0             s2 <= aa15cd7c
     734  1.9 0x000000a4             s3 <= dad9c9d9
     735  1.9 0x000000a8             s4 <= 436ae91f
     736  1.9 0x000000ac             s5 <= ea30b7b6
     737  1.9 0x000000b0             fp <= 55ab6357
     741  1.9 0x000000b4             fp <= ab9595db
     745  1.9 0x000000b8             s3 <= 714c5c02
     746  1.9 0x000000bc             s6 <= 0140f5a3
     750  1.9 0x000000c0             s6 <= 572b2827
     754  1.9 0x000000c4             s3 <= 26677425
     755  1.9 0x000000c8             fp <= 0140f5a3
     759  1.9 0x000000cc             fp <= 572b2827
     763  1.9 0x000000d0             fp <= 9a961146
     767  1.9 0x000000d4             s3 <= bcf16563
     768  1.9 0x000000d8             fp <= f041710e
     772  1.9 0x000000dc             fp <= 462ba392
     776  1.9 0x000000e0             fp <= 89968cb1
     780  1.9 0x000000e4             s3 <= 3567e9d2
     781  1.9 0x000000e8             s4 <= 0000038f
     785  1.9 0x000000ec             s1 <= 55ab6357
     786  1.9 0x000000f0             s2 <= aa15c9ed
     787  1.9 0x000000f4             s3 <= 3567ea5d
     788  1.9 0x000000f8             s4 <= 0000038f
     792  1.9 0x000000fc             s1 <= 55ab66e6
     793  1.9 0x00000100             s2 <= 55ea39a2
     794  1.9 0x00000104             s3 <= 3567e9d2
     795  1.9 0x00000108             s5 <= 0000038f
     796  1.9 0x0000010c             t0 <= 00000000
     799  1.9 0x00000110             s1 <= 55ab6a75
     800  1.9 0x00000114             s2 <= 55ea3613
     801  1.9 0x00000118             s3 <= 3567ea5d
     802  1.9 0x0000011c             s5 <= 0000038f
     803  1.9 0x00000120             t0 <= 00000000
     806  1.9 0x00000124             s1 <= 55ab6e04
     807  1.9 0x00000128             s2 <= aa15cd7c
     808  1.9 0x0000012c             s3 <= 3567e9d2
     809  1.9 0x00000130             t1 <= 00000005
     813  1.9 0x00000134               
     814  1.9 0x00000048             fp <= 74767df0
     815  1.9 0x0000004c             s1 <= b6cc6bb8
     816  1.9 0x00000050             s2 <= 0cc9124e
     817  1.9 0x00000054             s3 <= 000ca9e1
     818  1.9 0x00000058             s4 <= 3293e2c9
     819  1.9 0x0000005c             s5 <= f90aaf90
     820  1.9 0x00000060             fp <= 2b42e9a8
     824  1.9 0x00000064             s2 <= e18628a6
     825  1.9 0x00000068             s3 <= 2b4e4049
     826  1.9 0x0000006c             s4 <= 5dd6cc71
     827  1.9 0x00000070             s5 <= cdc7c5e8
     828  1.9 0x00000074             fp <= e20f5560
     832  1.9 0x00000078             s2 <= 00892cba
     833  1.9 0x0000007c             s3 <= c9411529
     834  1.9 0x00000080             s4 <= 3fe621d1
     835  1.9 0x00000084             s5 <= 14478f78
     836  1.9 0x00000088             fp <= 0000038f
     840  1.9 0x0000008c             s2 <= 0089292b
     841  1.9 0x00000090             s3 <= c94116a6
     842  1.9 0x00000094             s4 <= 3fe62560
     843  1.9 0x00000098             s5 <= 14478be9
     844  1.9 0x0000009c             fp <= 0000038f
     848  1.9 0x000000a0             s2 <= ff76da64
     849  1.9 0x000000a4             s3 <= c9411529
     850  1.9 0x000000a8             s4 <= 3fe628ef
     851  1.9 0x000000ac             s5 <= ebb877a6
     852  1.9 0x000000b0             fp <= b6cc6f47
     856  1.9 0x000000b4             fp <= b75594e3
     860  1.9 0x000000b8             s3 <= 7e1481ca
     861  1.9 0x000000bc             s6 <= 6e22009b
     865  1.9 0x000000c0             s6 <= 6eab2637
     869  1.9 0x000000c4             s3 <= 10bfa7fd
     870  1.9 0x000000c8             fp <= 6e22009b
     874  1.9 0x000000cc             fp <= 6eab2637
     878  1.9 0x000000d0             fp <= ae914f26
     882  1.9 0x000000d4             s3 <= be2ee8db
     883  1.9 0x000000d8             fp <= 655dbade
     887  1.9 0x000000dc             fp <= 65e6e07a
     891  1.9 0x000000e0             fp <= a5cd0969
     895  1.9 0x000000e4             s3 <= 1be3e1b2
     896  1.9 0x000000e8             s4 <= 0000038f
     900  1.9 0x000000ec             s1 <= b6cc6f47
     901  1.9 0x000000f0             s2 <= ff76d6d5
     902  1.9 0x000000f4             s3 <= 1be3e23d
     903  1.9 0x000000f8             s4 <= 0000038f
     907  1.9 0x000000fc             s1 <= b6cc72d6
     908  1.9 0x00000100             s2 <= 00892cba
     909  1.9 0x00000104             s3 <= 1be3e1b2
     910  1.9 0x00000108             s5 <= 0000038f
     911  1.9 0x0000010c             t0 <= 00000000
     914  1.9 0x00000110             s1 <= b6cc7665
     915  1.9 0x00000114             s2 <= 0089292b
     916  1.9 0x00000118             s3 <= 1be3e23d
     917  1.9 0x0000011c             s5 <= 0000038f
     918  1.9 0x00000120             t0 <= 00000000
     921  1.9 0x00000124             s1 <= b6cc79f4
     922  1.9 0x00000128             s2 <= ff76da64
     923  1.9 0x0000012c             s3 <= 1be3e1b2
     924  1.9 0x00000130             t1 <= 00000006
     928  1.9 0x00000134               
     929  1.9 0x00000048             fp <= ca316b50
     930  1.9 0x0000004c             s1 <= 4941bd88
     931  1.9 0x00000050             s2 <= 3ff0286e
     932  1.9 0x00000054             s3 <= 000ca9e1
     933  1.9 0x00000058             s4 <= d30cfdb9
     934  1.9 0x0000005c             s5 <= d4fbee30
     935  1.9 0x00000060             fp <= 137328d8
     939  1.9 0x00000064             s2 <= 2c7cff96
     940  1.9 0x00000068             s3 <= 137f8139
     941  1.9 0x0000006c             s4 <= e6802691
     942  1.9 0x00000070             s5 <= c188c558
     943  1.9 0x00000074             fp <= 5cb4e660
     947  1.9 0x00000078             s2 <= 3037e6ca
     948  1.9 0x0000007c             s3 <= 4fcb6759
     949  1.9 0x00000080             s4 <= 43350cf1
     950  1.9 0x00000084             s5 <= 9b2c2108
     951  1.9 0x00000088             fp <= 0000038f
     955  1.9 0x0000008c             s2 <= 3037e33b
     956  1.9 0x00000090             s3 <= 4fcb64d6
     957  1.9 0x00000094             s4 <= 43351080
     958  1.9 0x00000098             s5 <= 9b2c1d79
     959  1.9 0x0000009c             fp <= 0000038f
     963  1.9 0x000000a0             s2 <= cfc82054
     964  1.9 0x000000a4             s3 <= 4fcb6759
     965  1.9 0x000000a8             s4 <= 4335140f
     966  1.9 0x000000ac             s5 <= 64d3e616
     967  1.9 0x000000b0             fp <= 4941c117
     971  1.9 0x000000b4             fp <= 7979a0c3
     975  1.9 0x000000b8             s3 <= 36b2c79a
     976  1.9 0x000000bc             s6 <= c2bb5e4b
     980  1.9 0x000000c0             s6 <= f2f33df7
     984  1.9 0x000000c4             s3 <= c441fa6d
     985  1.9 0x000000c8             fp <= c2bb5e4b
     989  1.9 0x000000cc             fp <= f2f33df7
     993  1.9 0x000000d0             fp <= 36285206
     997  1.9 0x000000d4             s3 <= f269a86b
     998  1.9 0x000000d8             fp <= 7f6a0f8e
    1002  1.9 0x000000dc             fp <= afa1ef3a
    1006  1.9 0x000000e0             fp <= f2d70349
    1010  1.9 0x000000e4             s3 <= 00beab22
    1011  1.9 0x000000e8             s4 <= 0000038f
    1015  1.9 0x000000ec             s1 <= 4941c117
    1016  1.9 0x000000f0             s2 <= cfc81cc5
    1017  1.9 0x000000f4             s3 <= 00bea8ad
    1018  1.9 0x000000f8             s4 <= 0000038f
    1022  1.9 0x000000fc             s1 <= 4941c4a6
    1023  1.9 0x00000100             s2 <= 3037e6ca
    1024  1.9 0x00000104             s3 <= 00beab22
    1025  1.9 0x00000108             s5 <= 0000038f
    1026  1.9 0x0000010c             t0 <= 00000000
    1029  1.9 0x00000110             s1 <= 4941c835
    1030  1.9 0x00000114             s2 <= 3037e33b
    1031  1.9 0x00000118             s3 <= 00bea8ad
    1032  1.9 0x0000011c             s5 <= 0000038f
    1033  1.9 0x00000120             t0 <= 00000000
    1036  1.9 0x00000124             s1 <= 4941cbc4
    1037  1.9 0x00000128             s2 <= cfc82054
    1038  1.9 0x0000012c             s3 <= 00beab22
    1039  1.9 0x00000130             t1 <= 00000007
    1043  1.9 0x00000134               
    1044  1.9 0x00000048             fp <= f02f5c50
    1045  1.9 0x0000004c             s1 <= 44846728
    1046  1.9 0x00000050             s2 <= a682fdfe
    1047  1.9 0x00000054             s3 <= 000ca9e1
    1048  1.9 0x00000058             s4 <= 8f9981f9
    1049  1.9 0x0000005c             s5 <= 46a12130
    1050  1.9 0x00000060             fp <= 34b3c378
    1054  1.9 0x00000064             s2 <= 71cf3a86
    1055  1.9 0x00000068             s3 <= 34bf6a99
    1056  1.9 0x0000006c             s4 <= c44d4571
    1057  1.9 0x00000070             s5 <= 11ed5db8
    1058  1.9 0x00000074             fp <= 79382aa0
    1062  1.9 0x00000078             s2 <= 0768f01a
    1063  1.9 0x0000007c             s3 <= 4d874039
    1064  1.9 0x00000080             s4 <= 3d857011
    1065  1.9 0x00000084             s5 <= 674acce8
    1066  1.9 0x00000088             fp <= 0000038f
    1070  1.9 0x0000008c             s2 <= 0768ec8b
    1071  1.9 0x00000090             s3 <= 4d8743b6
    1072  1.9 0x00000094             s4 <= 3d8573a0
    1073  1.9 0x00000098             s5 <= 674ac959
    1074  1.9 0x0000009c             fp <= 0000038f
    1078  1.9 0x000000a0             s2 <= f8971704
    1079  1.9 0x000000a4             s3 <= 4d874039
    1080  1.9 0x000000a8             s4 <= 3d85772f
    1081  1.9 0x000000ac             s5 <= 98b53a36
    1082  1.9 0x000000b0             fp <= 44846ab7
    1086  1.9 0x000000b4             fp <= 4bed53b3
    1090  1.9 0x000000b8             s3 <= 066a138a
    1091  1.9 0x000000bc             s6 <= 9071badb
    1095  1.9 0x000000c0             s6 <= 97daa3d7
    1099  1.9 0x000000c4             s3 <= 91b0b05d
    1100  1.9 0x000000c8             fp <= 9071badb
    1104  1.9 0x000000cc             fp <= 97daa3d7
    1108  1.9 0x000000d0             fp <= d5601b06
    1112  1.9 0x000000d4             s3 <= 44d0ab5b
    1113  1.9 0x000000d8             fp <= 19e4822e
    1117  1.9 0x000000dc             fp <= 214d6b2a
    1121  1.9 0x000000e0             fp <= 5ed2e259
    1125  1.9 0x000000e4             s3 <= 1a024902
    1126  1.9 0x000000e8             s4 <= 0000038f
    1130  1.9 0x000000ec             s1 <= 44846ab7
    1131  1.9 0x000000f0             s2 <= f8971375
    1132  1.9 0x000000f4             s3 <= 1a024a8d
    1133  1.9 0x000000f8             s4 <= 0000038f
    1137  1.9 0x000000fc             s1 <= 44846e46
    1138  1.9 0x00000100             s2 <= 0768f01a
    1139  1.9 0x00000104             s3 <= 1a024902
    1140  1.9 0x00000108             s5 <= 0000038f
    1141  1.9 0x0000010c             t0 <= 00000000
    1144  1.9 0x00000110             s1 <= 448471d5
    1145  1.9 0x00000114             s2 <= 0768ec8b
    1146  1.9 0x00000118             s3 <= 1a024a8d
    1147  1.9 0x0000011c             s5 <= 0000038f
    1148  1.9 0x00000120             t0 <= 00000000
    1151  1.9 0x00000124             s1 <= 44847564
    1152  1.9 0x00000128             s2 <= f8971704
    1153  1.9 0x0000012c             s3 <= 1a024902
    1154  1.9 0x00000130             t1 <= 00000008
    1158  1.9 0x00000134               
    1159  1.9 0x00000048             fp <= 1699d190
    1160  1.9 0x0000004c             s1 <= 9cc65208
    1161  1.9 0x00000050             s2 <= 8e21ce1e
    1162  1.9 0x00000054             s3 <= 000ca9e1
    1163  1.9 0x00000058             s4 <= 630d0a19
    1164  1.9 0x0000005c             s5 <= 503daff0
    1165  1.9 0x00000060             fp <= b3602398
    1169  1.9 0x00000064             s2 <= dac1aa86
    1170  1.9 0x00000068             s3 <= b36c8a79
    1171  1.9 0x0000006c             s4 <= 166d2db1
    1172  1.9 0x00000070             s5 <= 9cdd8c58
    1173  1.9 0x00000074             fp <= 502675a0
    1177  1.9 0x00000078             s2 <= 7564cb1a
    1178  1.9 0x0000007c             s3 <= e34affd9
    1179  1.9 0x00000080             s4 <= 6693a351
    1180  1.9 0x00000084             s5 <= b348e948
    1181  1.9 0x00000088             fp <= 0000038f
    1185  1.9 0x0000008c             s2 <= 7564c78b
    1186  1.9 0x00000090             s3 <= e34afc56
    1187  1.9 0x00000094             s4 <= 6693a6e0
    1188  1.9 0x00000098             s5 <= b348e5b9
    1189  1.9 0x0000009c             fp <= 0000038f
    1193  1.9 0x000000a0             s2 <= 8a9b3c04
    1194  1.9 0x000000a4             s3 <= e34affd9
    1195  1.9 0x000000a8             s4 <= 6693aa6f
    1196  1.9 0x000000ac             s5 <= 4cb71dd6
    1197  1.9 0x000000b0             fp <= 9cc65597
    1201  1.9 0x000000b4             fp <= 122b1993
    1205  1.9 0x000000b8             s3 <= f161e64a
    1206  1.9 0x000000bc             s6 <= aef16b9b
    1210  1.9 0x000000c0             s6 <= 24562f97
    1214  1.9 0x000000c4             s3 <= d537c9dd
    1215  1.9 0x000000c8             fp <= aef16b9b
    1219  1.9 0x000000cc             fp <= 24562f97
    1223  1.9 0x000000d0             fp <= 8ae9da06
    1227  1.9 0x000000d4             s3 <= 5fde13db
    1228  1.9 0x000000d8             fp <= 27b02c0e
    1232  1.9 0x000000dc             fp <= 9d14f00a
    1236  1.9 0x000000e0             fp <= 03a89a79
    1240  1.9 0x000000e4             s3 <= 5c7689a2
    1241  1.9 0x000000e8             s4 <= 0000038f
    1245  1.9 0x000000ec             s1 <= 9cc65597
    1246  1.9 0x000000f0             s2 <= 8a9b3875
    1247  1.9 0x000000f4             s3 <= 5c768a2d
    1248  1.9 0x000000f8             s4 <= 0000038f
    1252  1.9 0x000000fc             s1 <= 9cc65926
    1253  1.9 0x00000100             s2 <= 7564cb1a
    1254  1.9 0x00000104             s3 <= 5c7689a2
    1255  1.9 0x00000108             s5 <= 0000038f
    1256  1.9 0x0000010c             t0 <= 00000000
    1259  1.9 0x00000110             s1 <= 9cc65cb5
    1260  1.9 0x00000114             s2 <= 7564c78b
    1261  1.9 0x00000118             s3 <= 5c768a2d
    1262  1.9 0x0000011c             s5 <= 0000038f
    1263  1.9 0x00000120             t0 <= 00000000
    1266  1.9 0x00000124             s1 <= 9cc66044
    1267  1.9 0x00000128             s2 <= 8a9b3c04
    1268  1.9 0x0000012c             s3 <= 5c7689a2
    1269  1.9 0x00000130             t1 <= 00000009
    1273  1.9 0x00000134               
    1274  1.9 0x00000048             fp <= e2d57110
    1275  1.9 0x0000004c             s1 <= e3321e88
    1276  1.9 0x00000050             s2 <= 09d3c77e
    1277  1.9 0x00000054             s3 <= 000ca9e1
    1278  1.9 0x00000058             s4 <= 4eb35a59
    1279  1.9 0x0000005c             s5 <= 3707a070
    1280  1.9 0x00000060             fp <= c6078f98
    1284  1.9 0x00000064             s2 <= 43cc37e6
    1285  1.9 0x00000068             s3 <= c60b2679
    1286  1.9 0x0000006c             s4 <= 14bae9f1
    1287  1.9 0x00000070             s5 <= 710010d8
    1288  1.9 0x00000074             fp <= a939ae20
    1292  1.9 0x00000078             s2 <= 656d763a
    1293  1.9 0x0000007c             s3 <= 6f328859
    1294  1.9 0x00000080             s4 <= bdf49811
    1295  1.9 0x00000084             s5 <= 38399d48
    1296  1.9 0x00000088             fp <= 0000038f
    1300  1.9 0x0000008c             s2 <= 656d72ab
    1301  1.9 0x00000090             s3 <= 6f328bd6
    1302  1.9 0x00000094             s4 <= bdf49ba0
    1303  1.9 0x00000098             s5 <= 383999b9
    1304  1.9 0x0000009c             fp <= 0000038f
    1308  1.9 0x000000a0             s2 <= 9a9290e4
    1309  1.9 0x000000a4             s3 <= 6f328859
    1310  1.9 0x000000a8             s4 <= bdf49f2f
    1311  1.9 0x000000ac             s5 <= c7c669d6
    1312  1.9 0x000000b0             fp <= e3322217
    1316  1.9 0x000000b4             fp <= 489f9133
    1320  1.9 0x000000b8             s3 <= 27ad196a
    1321  1.9 0x000000bc             s6 <= 2bd1afbb
    1325  1.9 0x000000c0             s6 <= 913f1ed7
    1329  1.9 0x000000c4             s3 <= b69207bd
    1330  1.9 0x000000c8             fp <= 2bd1afbb
    1334  1.9 0x000000cc             fp <= 913f1ed7
    1338  1.9 0x000000d0             fp <= 4f33be06
    1342  1.9 0x000000d4             s3 <= f9a1b9bb
    1343  1.9 0x000000d8             fp <= 3265dc8e
    1347  1.9 0x000000dc             fp <= 97d34baa
    1351  1.9 0x000000e0             fp <= 55c7ead9
    1355  1.9 0x000000e4             s3 <= ac665362
    1356  1.9 0x000000e8             s4 <= 0000038f
    1360  1.9 0x000000ec             s1 <= e3322217
    1361  1.9 0x000000f0             s2 <= 9a928d55
    1362  1.9 0x000000f4             s3 <= ac6650ed
    1363  1.9 0x000000f8             s4 <= 0000038f
    1367  1.9 0x000000fc             s1 <= e33225a6
    1368  1.9 0x00000100             s2 <= 656d763a
    1369  1.9 0x00000104             s3 <= ac665362
    1370  1.9 0x00000108             s5 <= 0000038f
    1371  1.9 0x0000010c             t0 <= 00000000
    1374  1.9 0x00000110             s1 <= e3322935
    1375  1.9 0x00000114             s2 <= 656d72ab
    1376  1.9 0x00000118             s3 <= ac6650ed
    1377  1.9 0x0000011c             s5 <= 0000038f
    1378  1.9 0x00000120             t0 <= 00000000
    1381  1.9 0x00000124             s1 <= e3322cc4
    1382  1.9 0x00000128             s2 <= 9a9290e4
    1383  1.9 0x0000012c             s3 <= ac665362
    1384  1.9 0x00000130             t1 <= 0000000a
    1388  1.9 0x00000134               
    1393  1.9 0x00000138             sp <= 00002ffc
    1394  1.9 0x0000013c               
    1399  1.9 0x00000010               
$finish called at time : 26825333 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 9627.207 ; gain = 0.000 ; free physical = 3724 ; free virtual = 19119
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:28 . Memory (MB): peak = 9627.207 ; gain = 0.000 ; free physical = 3724 ; free virtual = 19119
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 9627.207 ; gain = 0.000 ; free physical = 3724 ; free virtual = 19119
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 9635.211 ; gain = 0.000 ; free physical = 3782 ; free virtual = 19179
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     203 12.0 0x00000004             sp <= 00003000
     207  8.0 0x00000008             sp <= 00002ffc
     208  4.5 0x0000000c             ra <= 00000010
     213  4.6 0x00000014             sp <= 00002fd4
     217  4.5 0x00000018             a5 <= 00002fd4
     218  4.0 0x0000001c             a4 <= 0000038f
     222  4.0 0x00000020               mem[00000fd4] <= 0000038f
     223  3.4 0x00000024             a1 <= 0000000a
     224  3.1 0x00000028             t1 <= 00000000
     225  3.0 0x0000002c             fp <= 000004d2
     226  2.8 0x00000030             s1 <= 00000224
     227  2.7 0x00000034             s2 <= 00001000
     231  2.8 0x00000038             s2 <= 00000911
     232  2.6 0x0000003c             s3 <= 000003b4
     233  2.5 0x00000040             s4 <= 00000306
     234  2.5 0x00000044             s5 <= 000001b0
     235  2.4 0x00000048             fp <= 00136864
     236  2.3 0x0000004c             s1 <= 002192f4
     237  2.2 0x00000050             s2 <= 000b3238
     238  2.2 0x00000054             s3 <= 00051a20
     239  2.1 0x00000058             s4 <= 00000000
     240  2.1 0x0000005c             s5 <= 00000000
     241  2.0 0x00000060             fp <= 0034fb58
     245  2.1 0x00000064             s2 <= ffd636e0
     246  2.1 0x00000068             s3 <= 0031e178
     247  2.0 0x0000006c             s4 <= 0034fb58
     248  2.0 0x00000070             s5 <= ffcb04a8
     249  2.0 0x00000074             fp <= 00568e4c
     253  2.0 0x00000078             s2 <= 0080576c
     254  2.0 0x0000007c             s3 <= 00676f34
     255  1.9 0x00000080             s4 <= 008b89a4
     256  1.9 0x00000084             s5 <= 008b89a4
     257  1.9 0x00000088             fp <= 0000038f
     261  1.9 0x0000008c             s2 <= 008053dd
     262  1.9 0x00000090             s3 <= 00676cbb
     263  1.9 0x00000094             s4 <= 008b8d33
     264  1.9 0x00000098             s5 <= 008b8615
     265  1.8 0x0000009c             fp <= 0000038f
     269  1.9 0x000000a0             s2 <= ff7fafb2
     270  1.9 0x000000a4             s3 <= 00676f34
     271  1.8 0x000000a8             s4 <= 008b90c2
     272  1.8 0x000000ac             s5 <= ff747d7a
     273  1.8 0x000000b0             fp <= 00219683
     277  1.8 0x000000b4             fp <= 00a1e6d1
     281  1.9 0x000000b8             s3 <= 00c689e5
     282  1.9 0x000000bc             s6 <= 00c379c5
     286  1.9 0x000000c0             s6 <= 0143ca13
     290  2.0 0x000000c4             s3 <= 018543f6
     291  1.9 0x000000c8             fp <= 00c379c5
     295  2.0 0x000000cc             fp <= 0143ca13
     299  2.0 0x000000d0             fp <= 01cf5ad5
     303  2.0 0x000000d4             s3 <= 004a1923
     304  2.0 0x000000d8             fp <= 01f0edc9
     308  2.1 0x000000dc             fp <= 02713e17
     312  2.1 0x000000e0             fp <= 02fcced9
     316  2.1 0x000000e4             s3 <= 02b6d7fa
     317  2.1 0x000000e8             s4 <= 0000038f
     321  2.1 0x000000ec             s1 <= 00219683
     322  2.1 0x000000f0             s2 <= ff7fac23
     323  2.1 0x000000f4             s3 <= 02b6d475
     324  2.1 0x000000f8             s4 <= 0000038f
     328  2.1 0x000000fc             s1 <= 00219a12
     329  2.1 0x00000100             s2 <= 0080576c
     330  2.1 0x00000104             s3 <= 02b6d7fa
     331  2.0 0x00000108             s5 <= 0000038f
     332  2.0 0x0000010c             t0 <= 00000000
     335  2.0 0x00000110             s1 <= 00219da1
     336  2.0 0x00000114             s2 <= 008053dd
     337  2.0 0x00000118             s3 <= 02b6d475
     338  2.0 0x0000011c             s5 <= 0000038f
     339  2.0 0x00000120             t0 <= 00000000
     342  2.0 0x00000124             s1 <= 0021a130
     343  2.0 0x00000128             s2 <= ff7fafb2
     344  2.0 0x0000012c             s3 <= 02b6d7fa
     345  2.0 0x00000130             t1 <= 00000001
     349  2.0 0x00000134               
     354  2.0 0x00000048             fp <= db61e360
     355  2.0 0x0000004c             s1 <= 0bcc11d4
     356  2.0 0x00000050             s2 <= a8aa92a6
     357  2.0 0x00000054             s3 <= 000ca9e1
     358  2.0 0x00000058             s4 <= 803c199d
     359  2.0 0x0000005c             s5 <= 67cda020
     360  1.9 0x00000060             fp <= e72df534
     364  2.0 0x00000064             s2 <= c17c9d72
     365  2.0 0x00000068             s3 <= e7215cd5
     366  1.9 0x0000006c             s4 <= 676a0ed1
     367  1.9 0x00000070             s5 <= 809faaec
     368  1.9 0x00000074             fp <= f2fa0708
     372  1.9 0x00000078             s2 <= 317d6996
     373  1.9 0x0000007c             s3 <= 15db5bdd
     374  1.9 0x00000080             s4 <= 5a6415d9
     375  1.9 0x00000084             s5 <= 725a5c1c
     376  1.9 0x00000088             fp <= 0000038f
     380  1.9 0x0000008c             s2 <= 317d6607
     381  1.9 0x00000090             s3 <= 15db5852
     382  1.9 0x00000094             s4 <= 5a641968
     383  1.9 0x00000098             s5 <= 725a588d
     384  1.9 0x0000009c             fp <= 0000038f
     388  1.9 0x000000a0             s2 <= ce829d88
     389  1.9 0x000000a4             s3 <= 15db5bdd
     390  1.9 0x000000a8             s4 <= 5a641cf7
     391  1.9 0x000000ac             s5 <= 8da5ab02
     392  1.9 0x000000b0             fp <= 0bcc1563
     396  1.9 0x000000b4             fp <= 3d4977db
     400  1.9 0x000000b8             s3 <= 28922c06
     401  1.9 0x000000bc             s6 <= 491589af
     405  1.9 0x000000c0             s6 <= 7a92ec27
     409  1.9 0x000000c4             s3 <= 5200c021
     410  1.9 0x000000c8             fp <= 491589af
     414  1.9 0x000000cc             fp <= 7a92ec27
     418  2.0 0x000000d0             fp <= d4f7091e
     422  2.0 0x000000d4             s3 <= 86f7c93f
     423  2.0 0x000000d8             fp <= e0c31af2
     427  2.0 0x000000dc             fp <= 12407d6a
     431  2.0 0x000000e0             fp <= 6ca49a61
     435  2.0 0x000000e4             s3 <= ea53535e
     436  2.0 0x000000e8             s4 <= 0000038f
     440  2.0 0x000000ec             s1 <= 0bcc1563
     441  2.0 0x000000f0             s2 <= ce8299f9
     442  2.0 0x000000f4             s3 <= ea5350d1
     443  2.0 0x000000f8             s4 <= 0000038f
     447  2.0 0x000000fc             s1 <= 0bcc18f2
     448  2.0 0x00000100             s2 <= 317d6996
     449  2.0 0x00000104             s3 <= ea53535e
     450  2.0 0x00000108             s5 <= 0000038f
     451  2.0 0x0000010c             t0 <= 00000000
     454  2.0 0x00000110             s1 <= 0bcc1c81
     455  2.0 0x00000114             s2 <= 317d6607
     456  2.0 0x00000118             s3 <= ea5350d1
     457  2.0 0x0000011c             s5 <= 0000038f
     458  2.0 0x00000120             t0 <= 00000000
     461  2.0 0x00000124             s1 <= 0bcc2010
     462  2.0 0x00000128             s2 <= ce829d88
     463  1.9 0x0000012c             s3 <= ea53535e
     464  1.9 0x00000130             t1 <= 00000002
     468  2.0 0x00000134               
     469  1.9 0x00000048             fp <= 9c3ad880
     470  1.9 0x0000004c             s1 <= 9020eff0
     471  1.9 0x00000050             s2 <= de85ab82
     472  1.9 0x00000054             s3 <= 000ca9e1
     473  1.9 0x00000058             s4 <= 30d65ec9
     474  1.9 0x0000005c             s5 <= 858cfb80
     475  1.9 0x00000060             fp <= 2c5bc870
     479  1.9 0x00000064             s2 <= b229e312
     480  1.9 0x00000068             s3 <= 2c576191
     481  1.9 0x0000006c             s4 <= 5d322739
     482  1.9 0x00000070             s5 <= 59313310
     483  1.9 0x00000074             fp <= bc7cb860
     487  1.9 0x00000078             s2 <= 0a52d54e
     488  1.9 0x0000007c             s3 <= 902bd9f1
     489  1.9 0x00000080             s4 <= 19aedf99
     490  1.9 0x00000084             s5 <= 634b8550
     491  1.9 0x00000088             fp <= 0000038f
     495  1.9 0x0000008c             s2 <= 0a52d1bf
     496  1.9 0x00000090             s3 <= 902bda7e
     497  1.9 0x00000094             s4 <= 19aee328
     498  1.9 0x00000098             s5 <= 634b81c1
     499  1.9 0x0000009c             fp <= 0000038f
     503  1.9 0x000000a0             s2 <= f5ad31d0
     504  1.9 0x000000a4             s3 <= 902bd9f1
     505  1.9 0x000000a8             s4 <= 19aee6b7
     506  1.9 0x000000ac             s5 <= 9cb481ce
     507  1.9 0x000000b0             fp <= 9020f37f
     511  1.9 0x000000b4             fp <= 9a73c1af
     515  1.9 0x000000b8             s3 <= 0a58185e
     516  1.9 0x000000bc             s6 <= 2a94b19f
     520  1.9 0x000000c0             s6 <= 34e77fcf
     524  1.9 0x000000c4             s3 <= 3ebf6791
     525  1.9 0x000000c8             fp <= 2a94b19f
     529  1.9 0x000000cc             fp <= 34e77fcf
     533  1.9 0x000000d0             fp <= 4e966686
     537  1.9 0x000000d4             s3 <= 70290117
     538  1.9 0x000000d8             fp <= deb75676
     542  1.9 0x000000dc             fp <= e90a24a6
     546  2.0 0x000000e0             fp <= 02b90b5d
     550  2.0 0x000000e4             s3 <= 72900a4a
     551  2.0 0x000000e8             s4 <= 0000038f
     555  2.0 0x000000ec             s1 <= 9020f37f
     556  2.0 0x000000f0             s2 <= f5ad2e41
     557  2.0 0x000000f4             s3 <= 729009c5
     558  2.0 0x000000f8             s4 <= 0000038f
     562  2.0 0x000000fc             s1 <= 9020f70e
     563  2.0 0x00000100             s2 <= 0a52d54e
     564  2.0 0x00000104             s3 <= 72900a4a
     565  1.9 0x00000108             s5 <= 0000038f
     566  1.9 0x0000010c             t0 <= 00000000
     569  1.9 0x00000110             s1 <= 9020fa9d
     570  1.9 0x00000114             s2 <= 0a52d1bf
     571  1.9 0x00000118             s3 <= 729009c5
     572  1.9 0x0000011c             s5 <= 0000038f
     573  1.9 0x00000120             t0 <= 00000000
     576  1.9 0x00000124             s1 <= 9020fe2c
     577  1.9 0x00000128             s2 <= f5ad31d0
     578  1.9 0x0000012c             s3 <= 72900a4a
     579  1.9 0x00000130             t1 <= 00000003
     583  1.9 0x00000134               
     584  1.9 0x00000048             fp <= 4b30efc0
     585  1.9 0x0000004c             s1 <= 6d028620
     586  1.9 0x00000050             s2 <= ae949d56
     587  1.9 0x00000054             s3 <= 000ca9e1
     588  1.9 0x00000058             s4 <= 43cfd1a1
     589  1.9 0x0000005c             s5 <= 69c21c40
     590  1.9 0x00000060             fp <= b83375e0
     594  1.9 0x00000064             s2 <= f6612776
     595  1.9 0x00000068             s3 <= b83fdc01
     596  1.9 0x0000006c             s4 <= fc034781
     597  1.9 0x00000070             s5 <= b18ea660
     598  1.9 0x00000074             fp <= 2535fc00
     602  1.9 0x00000078             s2 <= 2ed4d48a
     603  1.9 0x0000007c             s3 <= 9d0a2001
     604  1.9 0x00000080             s4 <= 21394381
     605  1.9 0x00000084             s5 <= 73a755a0
     606  1.9 0x00000088             fp <= 0000038f
     610  1.9 0x0000008c             s2 <= 2ed4d0fb
     611  1.9 0x00000090             s3 <= 9d0a238e
     612  1.9 0x00000094             s4 <= 21394710
     613  1.9 0x00000098             s5 <= 73a75211
     614  1.9 0x0000009c             fp <= 0000038f
     618  1.9 0x000000a0             s2 <= d12b3294
     619  1.9 0x000000a4             s3 <= 9d0a2001
     620  1.9 0x000000a8             s4 <= 21394a9f
     621  1.9 0x000000ac             s5 <= 8c58b17e
     622  1.9 0x000000b0             fp <= 6d0289af
     626  1.9 0x000000b4             fp <= 9bd7571b
     630  1.9 0x000000b8             s3 <= 06dd771a
     631  1.9 0x000000bc             s6 <= 08d9dd3b
     635  1.9 0x000000c0             s6 <= 37aeaaa7
     639  1.9 0x000000c4             s3 <= 3173ddbd
     640  1.9 0x000000c8             fp <= 08d9dd3b
     644  1.9 0x000000cc             fp <= 37aeaaa7
     648  1.9 0x000000d0             fp <= 58e7f546
     652  1.9 0x000000d4             s3 <= 699428fb
     653  1.9 0x000000d8             fp <= c5ea7b66
     657  1.9 0x000000dc             fp <= f4bf48d2
     661  1.9 0x000000e0             fp <= 15f89371
     665  1.9 0x000000e4             s3 <= 7c6cbb8a
     666  1.9 0x000000e8             s4 <= 0000038f
     670  1.9 0x000000ec             s1 <= 6d0289af
     671  1.9 0x000000f0             s2 <= d12b2f05
     672  1.9 0x000000f4             s3 <= 7c6cb805
     673  1.9 0x000000f8             s4 <= 0000038f
     677  1.9 0x000000fc             s1 <= 6d028d3e
     678  1.9 0x00000100             s2 <= 2ed4d48a
     679  1.9 0x00000104             s3 <= 7c6cbb8a
     680  1.9 0x00000108             s5 <= 0000038f
     681  1.9 0x0000010c             t0 <= 00000000
     684  1.9 0x00000110             s1 <= 6d0290cd
     685  1.9 0x00000114             s2 <= 2ed4d0fb
     686  1.9 0x00000118             s3 <= 7c6cb805
     687  1.9 0x0000011c             s5 <= 0000038f
     688  1.9 0x00000120             t0 <= 00000000
     691  1.9 0x00000124             s1 <= 6d02945c
     692  1.9 0x00000128             s2 <= d12b3294
     693  1.9 0x0000012c             s3 <= 7c6cbb8a
     694  1.9 0x00000130             t1 <= 00000004
     698  1.9 0x00000134               
     699  1.9 0x00000048             fp <= 8debbd30
     700  1.9 0x0000004c             s1 <= 55ab5fc8
     701  1.9 0x00000050             s2 <= c6ef6016
     702  1.9 0x00000054             s3 <= 000ca9e1
     703  1.9 0x00000058             s4 <= 26914849
     704  1.9 0x0000005c             s5 <= 070a4a50
     705  1.9 0x00000060             fp <= e3971cf8
     709  1.9 0x00000064             s2 <= e358431e
     710  1.9 0x00000068             s3 <= e39bb519
     711  1.9 0x0000006c             s4 <= 0a286541
     712  1.9 0x00000070             s5 <= 23732d58
     713  1.9 0x00000074             fp <= 39427cc0
     717  1.9 0x00000078             s2 <= 55ea39a2
     718  1.9 0x0000007c             s3 <= dad9c9d9
     719  1.9 0x00000080             s4 <= 436ae201
     720  1.9 0x00000084             s5 <= 15cf4f68
     721  1.9 0x00000088             fp <= 0000038f
     725  1.9 0x0000008c             s2 <= 55ea3613
     726  1.9 0x00000090             s3 <= dad9ca56
     727  1.9 0x00000094             s4 <= 436ae590
     728  1.9 0x00000098             s5 <= 15cf4bd9
     729  1.9 0x0000009c             fp <= 0000038f
     733  1.9 0x000000a0             s2 <= aa15cd7c
     734  1.9 0x000000a4             s3 <= dad9c9d9
     735  1.9 0x000000a8             s4 <= 436ae91f
     736  1.9 0x000000ac             s5 <= ea30b7b6
     737  1.9 0x000000b0             fp <= 55ab6357
     741  1.9 0x000000b4             fp <= ab9595db
     745  1.9 0x000000b8             s3 <= 714c5c02
     746  1.9 0x000000bc             s6 <= 0140f5a3
     750  1.9 0x000000c0             s6 <= 572b2827
     754  1.9 0x000000c4             s3 <= 26677425
     755  1.9 0x000000c8             fp <= 0140f5a3
     759  1.9 0x000000cc             fp <= 572b2827
     763  1.9 0x000000d0             fp <= 9a961146
     767  1.9 0x000000d4             s3 <= bcf16563
     768  1.9 0x000000d8             fp <= f041710e
     772  1.9 0x000000dc             fp <= 462ba392
     776  1.9 0x000000e0             fp <= 89968cb1
     780  1.9 0x000000e4             s3 <= 3567e9d2
     781  1.9 0x000000e8             s4 <= 0000038f
     785  1.9 0x000000ec             s1 <= 55ab6357
     786  1.9 0x000000f0             s2 <= aa15c9ed
     787  1.9 0x000000f4             s3 <= 3567ea5d
     788  1.9 0x000000f8             s4 <= 0000038f
     792  1.9 0x000000fc             s1 <= 55ab66e6
     793  1.9 0x00000100             s2 <= 55ea39a2
     794  1.9 0x00000104             s3 <= 3567e9d2
     795  1.9 0x00000108             s5 <= 0000038f
     796  1.9 0x0000010c             t0 <= 00000000
     799  1.9 0x00000110             s1 <= 55ab6a75
     800  1.9 0x00000114             s2 <= 55ea3613
     801  1.9 0x00000118             s3 <= 3567ea5d
     802  1.9 0x0000011c             s5 <= 0000038f
     803  1.9 0x00000120             t0 <= 00000000
     806  1.9 0x00000124             s1 <= 55ab6e04
     807  1.9 0x00000128             s2 <= aa15cd7c
     808  1.9 0x0000012c             s3 <= 3567e9d2
     809  1.9 0x00000130             t1 <= 00000005
     813  1.9 0x00000134               
     814  1.9 0x00000048             fp <= 74767df0
     815  1.9 0x0000004c             s1 <= b6cc6bb8
     816  1.9 0x00000050             s2 <= 0cc9124e
     817  1.9 0x00000054             s3 <= 000ca9e1
     818  1.9 0x00000058             s4 <= 3293e2c9
     819  1.9 0x0000005c             s5 <= f90aaf90
     820  1.9 0x00000060             fp <= 2b42e9a8
     824  1.9 0x00000064             s2 <= e18628a6
     825  1.9 0x00000068             s3 <= 2b4e4049
     826  1.9 0x0000006c             s4 <= 5dd6cc71
     827  1.9 0x00000070             s5 <= cdc7c5e8
     828  1.9 0x00000074             fp <= e20f5560
     832  1.9 0x00000078             s2 <= 00892cba
     833  1.9 0x0000007c             s3 <= c9411529
     834  1.9 0x00000080             s4 <= 3fe621d1
     835  1.9 0x00000084             s5 <= 14478f78
     836  1.9 0x00000088             fp <= 0000038f
     840  1.9 0x0000008c             s2 <= 0089292b
     841  1.9 0x00000090             s3 <= c94116a6
     842  1.9 0x00000094             s4 <= 3fe62560
     843  1.9 0x00000098             s5 <= 14478be9
     844  1.9 0x0000009c             fp <= 0000038f
     848  1.9 0x000000a0             s2 <= ff76da64
     849  1.9 0x000000a4             s3 <= c9411529
     850  1.9 0x000000a8             s4 <= 3fe628ef
     851  1.9 0x000000ac             s5 <= ebb877a6
     852  1.9 0x000000b0             fp <= b6cc6f47
     856  1.9 0x000000b4             fp <= b75594e3
     860  1.9 0x000000b8             s3 <= 7e1481ca
     861  1.9 0x000000bc             s6 <= 6e22009b
     865  1.9 0x000000c0             s6 <= 6eab2637
     869  1.9 0x000000c4             s3 <= 10bfa7fd
     870  1.9 0x000000c8             fp <= 6e22009b
     874  1.9 0x000000cc             fp <= 6eab2637
     878  1.9 0x000000d0             fp <= ae914f26
     882  1.9 0x000000d4             s3 <= be2ee8db
     883  1.9 0x000000d8             fp <= 655dbade
     887  1.9 0x000000dc             fp <= 65e6e07a
     891  1.9 0x000000e0             fp <= a5cd0969
     895  1.9 0x000000e4             s3 <= 1be3e1b2
     896  1.9 0x000000e8             s4 <= 0000038f
     900  1.9 0x000000ec             s1 <= b6cc6f47
     901  1.9 0x000000f0             s2 <= ff76d6d5
     902  1.9 0x000000f4             s3 <= 1be3e23d
     903  1.9 0x000000f8             s4 <= 0000038f
     907  1.9 0x000000fc             s1 <= b6cc72d6
     908  1.9 0x00000100             s2 <= 00892cba
     909  1.9 0x00000104             s3 <= 1be3e1b2
     910  1.9 0x00000108             s5 <= 0000038f
     911  1.9 0x0000010c             t0 <= 00000000
     914  1.9 0x00000110             s1 <= b6cc7665
     915  1.9 0x00000114             s2 <= 0089292b
     916  1.9 0x00000118             s3 <= 1be3e23d
     917  1.9 0x0000011c             s5 <= 0000038f
     918  1.9 0x00000120             t0 <= 00000000
     921  1.9 0x00000124             s1 <= b6cc79f4
     922  1.9 0x00000128             s2 <= ff76da64
     923  1.9 0x0000012c             s3 <= 1be3e1b2
     924  1.9 0x00000130             t1 <= 00000006
     928  1.9 0x00000134               
     929  1.9 0x00000048             fp <= ca316b50
     930  1.9 0x0000004c             s1 <= 4941bd88
     931  1.9 0x00000050             s2 <= 3ff0286e
     932  1.9 0x00000054             s3 <= 000ca9e1
     933  1.9 0x00000058             s4 <= d30cfdb9
     934  1.9 0x0000005c             s5 <= d4fbee30
     935  1.9 0x00000060             fp <= 137328d8
     939  1.9 0x00000064             s2 <= 2c7cff96
     940  1.9 0x00000068             s3 <= 137f8139
     941  1.9 0x0000006c             s4 <= e6802691
     942  1.9 0x00000070             s5 <= c188c558
     943  1.9 0x00000074             fp <= 5cb4e660
     947  1.9 0x00000078             s2 <= 3037e6ca
     948  1.9 0x0000007c             s3 <= 4fcb6759
     949  1.9 0x00000080             s4 <= 43350cf1
     950  1.9 0x00000084             s5 <= 9b2c2108
     951  1.9 0x00000088             fp <= 0000038f
     955  1.9 0x0000008c             s2 <= 3037e33b
     956  1.9 0x00000090             s3 <= 4fcb64d6
     957  1.9 0x00000094             s4 <= 43351080
     958  1.9 0x00000098             s5 <= 9b2c1d79
     959  1.9 0x0000009c             fp <= 0000038f
     963  1.9 0x000000a0             s2 <= cfc82054
     964  1.9 0x000000a4             s3 <= 4fcb6759
     965  1.9 0x000000a8             s4 <= 4335140f
     966  1.9 0x000000ac             s5 <= 64d3e616
     967  1.9 0x000000b0             fp <= 4941c117
     971  1.9 0x000000b4             fp <= 7979a0c3
     975  1.9 0x000000b8             s3 <= 36b2c79a
     976  1.9 0x000000bc             s6 <= c2bb5e4b
     980  1.9 0x000000c0             s6 <= f2f33df7
     984  1.9 0x000000c4             s3 <= c441fa6d
     985  1.9 0x000000c8             fp <= c2bb5e4b
     989  1.9 0x000000cc             fp <= f2f33df7
     993  1.9 0x000000d0             fp <= 36285206
     997  1.9 0x000000d4             s3 <= f269a86b
     998  1.9 0x000000d8             fp <= 7f6a0f8e
    1002  1.9 0x000000dc             fp <= afa1ef3a
    1006  1.9 0x000000e0             fp <= f2d70349
    1010  1.9 0x000000e4             s3 <= 00beab22
    1011  1.9 0x000000e8             s4 <= 0000038f
    1015  1.9 0x000000ec             s1 <= 4941c117
    1016  1.9 0x000000f0             s2 <= cfc81cc5
    1017  1.9 0x000000f4             s3 <= 00bea8ad
    1018  1.9 0x000000f8             s4 <= 0000038f
    1022  1.9 0x000000fc             s1 <= 4941c4a6
    1023  1.9 0x00000100             s2 <= 3037e6ca
    1024  1.9 0x00000104             s3 <= 00beab22
    1025  1.9 0x00000108             s5 <= 0000038f
    1026  1.9 0x0000010c             t0 <= 00000000
    1029  1.9 0x00000110             s1 <= 4941c835
    1030  1.9 0x00000114             s2 <= 3037e33b
    1031  1.9 0x00000118             s3 <= 00bea8ad
    1032  1.9 0x0000011c             s5 <= 0000038f
    1033  1.9 0x00000120             t0 <= 00000000
    1036  1.9 0x00000124             s1 <= 4941cbc4
    1037  1.9 0x00000128             s2 <= cfc82054
    1038  1.9 0x0000012c             s3 <= 00beab22
    1039  1.9 0x00000130             t1 <= 00000007
    1043  1.9 0x00000134               
    1044  1.9 0x00000048             fp <= f02f5c50
    1045  1.9 0x0000004c             s1 <= 44846728
    1046  1.9 0x00000050             s2 <= a682fdfe
    1047  1.9 0x00000054             s3 <= 000ca9e1
    1048  1.9 0x00000058             s4 <= 8f9981f9
    1049  1.9 0x0000005c             s5 <= 46a12130
    1050  1.9 0x00000060             fp <= 34b3c378
    1054  1.9 0x00000064             s2 <= 71cf3a86
    1055  1.9 0x00000068             s3 <= 34bf6a99
    1056  1.9 0x0000006c             s4 <= c44d4571
    1057  1.9 0x00000070             s5 <= 11ed5db8
    1058  1.9 0x00000074             fp <= 79382aa0
    1062  1.9 0x00000078             s2 <= 0768f01a
    1063  1.9 0x0000007c             s3 <= 4d874039
    1064  1.9 0x00000080             s4 <= 3d857011
    1065  1.9 0x00000084             s5 <= 674acce8
    1066  1.9 0x00000088             fp <= 0000038f
    1070  1.9 0x0000008c             s2 <= 0768ec8b
    1071  1.9 0x00000090             s3 <= 4d8743b6
    1072  1.9 0x00000094             s4 <= 3d8573a0
    1073  1.9 0x00000098             s5 <= 674ac959
    1074  1.9 0x0000009c             fp <= 0000038f
    1078  1.9 0x000000a0             s2 <= f8971704
    1079  1.9 0x000000a4             s3 <= 4d874039
    1080  1.9 0x000000a8             s4 <= 3d85772f
    1081  1.9 0x000000ac             s5 <= 98b53a36
    1082  1.9 0x000000b0             fp <= 44846ab7
    1086  1.9 0x000000b4             fp <= 4bed53b3
    1090  1.9 0x000000b8             s3 <= 066a138a
    1091  1.9 0x000000bc             s6 <= 9071badb
    1095  1.9 0x000000c0             s6 <= 97daa3d7
    1099  1.9 0x000000c4             s3 <= 91b0b05d
    1100  1.9 0x000000c8             fp <= 9071badb
    1104  1.9 0x000000cc             fp <= 97daa3d7
    1108  1.9 0x000000d0             fp <= d5601b06
    1112  1.9 0x000000d4             s3 <= 44d0ab5b
    1113  1.9 0x000000d8             fp <= 19e4822e
    1117  1.9 0x000000dc             fp <= 214d6b2a
    1121  1.9 0x000000e0             fp <= 5ed2e259
    1125  1.9 0x000000e4             s3 <= 1a024902
    1126  1.9 0x000000e8             s4 <= 0000038f
    1130  1.9 0x000000ec             s1 <= 44846ab7
    1131  1.9 0x000000f0             s2 <= f8971375
    1132  1.9 0x000000f4             s3 <= 1a024a8d
    1133  1.9 0x000000f8             s4 <= 0000038f
    1137  1.9 0x000000fc             s1 <= 44846e46
    1138  1.9 0x00000100             s2 <= 0768f01a
    1139  1.9 0x00000104             s3 <= 1a024902
    1140  1.9 0x00000108             s5 <= 0000038f
    1141  1.9 0x0000010c             t0 <= 00000000
    1144  1.9 0x00000110             s1 <= 448471d5
    1145  1.9 0x00000114             s2 <= 0768ec8b
    1146  1.9 0x00000118             s3 <= 1a024a8d
    1147  1.9 0x0000011c             s5 <= 0000038f
    1148  1.9 0x00000120             t0 <= 00000000
    1151  1.9 0x00000124             s1 <= 44847564
    1152  1.9 0x00000128             s2 <= f8971704
    1153  1.9 0x0000012c             s3 <= 1a024902
    1154  1.9 0x00000130             t1 <= 00000008
    1158  1.9 0x00000134               
    1159  1.9 0x00000048             fp <= 1699d190
    1160  1.9 0x0000004c             s1 <= 9cc65208
    1161  1.9 0x00000050             s2 <= 8e21ce1e
    1162  1.9 0x00000054             s3 <= 000ca9e1
    1163  1.9 0x00000058             s4 <= 630d0a19
    1164  1.9 0x0000005c             s5 <= 503daff0
    1165  1.9 0x00000060             fp <= b3602398
    1169  1.9 0x00000064             s2 <= dac1aa86
    1170  1.9 0x00000068             s3 <= b36c8a79
    1171  1.9 0x0000006c             s4 <= 166d2db1
    1172  1.9 0x00000070             s5 <= 9cdd8c58
    1173  1.9 0x00000074             fp <= 502675a0
    1177  1.9 0x00000078             s2 <= 7564cb1a
    1178  1.9 0x0000007c             s3 <= e34affd9
    1179  1.9 0x00000080             s4 <= 6693a351
    1180  1.9 0x00000084             s5 <= b348e948
    1181  1.9 0x00000088             fp <= 0000038f
    1185  1.9 0x0000008c             s2 <= 7564c78b
    1186  1.9 0x00000090             s3 <= e34afc56
    1187  1.9 0x00000094             s4 <= 6693a6e0
    1188  1.9 0x00000098             s5 <= b348e5b9
    1189  1.9 0x0000009c             fp <= 0000038f
    1193  1.9 0x000000a0             s2 <= 8a9b3c04
    1194  1.9 0x000000a4             s3 <= e34affd9
    1195  1.9 0x000000a8             s4 <= 6693aa6f
    1196  1.9 0x000000ac             s5 <= 4cb71dd6
    1197  1.9 0x000000b0             fp <= 9cc65597
    1201  1.9 0x000000b4             fp <= 122b1993
    1205  1.9 0x000000b8             s3 <= f161e64a
    1206  1.9 0x000000bc             s6 <= aef16b9b
    1210  1.9 0x000000c0             s6 <= 24562f97
    1214  1.9 0x000000c4             s3 <= d537c9dd
    1215  1.9 0x000000c8             fp <= aef16b9b
    1219  1.9 0x000000cc             fp <= 24562f97
    1223  1.9 0x000000d0             fp <= 8ae9da06
    1227  1.9 0x000000d4             s3 <= 5fde13db
    1228  1.9 0x000000d8             fp <= 27b02c0e
    1232  1.9 0x000000dc             fp <= 9d14f00a
    1236  1.9 0x000000e0             fp <= 03a89a79
    1240  1.9 0x000000e4             s3 <= 5c7689a2
    1241  1.9 0x000000e8             s4 <= 0000038f
    1245  1.9 0x000000ec             s1 <= 9cc65597
    1246  1.9 0x000000f0             s2 <= 8a9b3875
    1247  1.9 0x000000f4             s3 <= 5c768a2d
    1248  1.9 0x000000f8             s4 <= 0000038f
    1252  1.9 0x000000fc             s1 <= 9cc65926
    1253  1.9 0x00000100             s2 <= 7564cb1a
    1254  1.9 0x00000104             s3 <= 5c7689a2
    1255  1.9 0x00000108             s5 <= 0000038f
    1256  1.9 0x0000010c             t0 <= 00000000
    1259  1.9 0x00000110             s1 <= 9cc65cb5
    1260  1.9 0x00000114             s2 <= 7564c78b
    1261  1.9 0x00000118             s3 <= 5c768a2d
    1262  1.9 0x0000011c             s5 <= 0000038f
    1263  1.9 0x00000120             t0 <= 00000000
    1266  1.9 0x00000124             s1 <= 9cc66044
    1267  1.9 0x00000128             s2 <= 8a9b3c04
    1268  1.9 0x0000012c             s3 <= 5c7689a2
    1269  1.9 0x00000130             t1 <= 00000009
    1273  1.9 0x00000134               
    1274  1.9 0x00000048             fp <= e2d57110
    1275  1.9 0x0000004c             s1 <= e3321e88
    1276  1.9 0x00000050             s2 <= 09d3c77e
    1277  1.9 0x00000054             s3 <= 000ca9e1
    1278  1.9 0x00000058             s4 <= 4eb35a59
    1279  1.9 0x0000005c             s5 <= 3707a070
    1280  1.9 0x00000060             fp <= c6078f98
    1284  1.9 0x00000064             s2 <= 43cc37e6
    1285  1.9 0x00000068             s3 <= c60b2679
    1286  1.9 0x0000006c             s4 <= 14bae9f1
    1287  1.9 0x00000070             s5 <= 710010d8
    1288  1.9 0x00000074             fp <= a939ae20
    1292  1.9 0x00000078             s2 <= 656d763a
    1293  1.9 0x0000007c             s3 <= 6f328859
    1294  1.9 0x00000080             s4 <= bdf49811
    1295  1.9 0x00000084             s5 <= 38399d48
    1296  1.9 0x00000088             fp <= 0000038f
    1300  1.9 0x0000008c             s2 <= 656d72ab
    1301  1.9 0x00000090             s3 <= 6f328bd6
    1302  1.9 0x00000094             s4 <= bdf49ba0
    1303  1.9 0x00000098             s5 <= 383999b9
    1304  1.9 0x0000009c             fp <= 0000038f
    1308  1.9 0x000000a0             s2 <= 9a9290e4
    1309  1.9 0x000000a4             s3 <= 6f328859
    1310  1.9 0x000000a8             s4 <= bdf49f2f
    1311  1.9 0x000000ac             s5 <= c7c669d6
    1312  1.9 0x000000b0             fp <= e3322217
    1316  1.9 0x000000b4             fp <= 489f9133
    1320  1.9 0x000000b8             s3 <= 27ad196a
    1321  1.9 0x000000bc             s6 <= 2bd1afbb
    1325  1.9 0x000000c0             s6 <= 913f1ed7
    1329  1.9 0x000000c4             s3 <= b69207bd
    1330  1.9 0x000000c8             fp <= 2bd1afbb
    1334  1.9 0x000000cc             fp <= 913f1ed7
    1338  1.9 0x000000d0             fp <= 4f33be06
    1342  1.9 0x000000d4             s3 <= f9a1b9bb
    1343  1.9 0x000000d8             fp <= 3265dc8e
    1347  1.9 0x000000dc             fp <= 97d34baa
    1351  1.9 0x000000e0             fp <= 55c7ead9
    1355  1.9 0x000000e4             s3 <= ac665362
    1356  1.9 0x000000e8             s4 <= 0000038f
    1360  1.9 0x000000ec             s1 <= e3322217
    1361  1.9 0x000000f0             s2 <= 9a928d55
    1362  1.9 0x000000f4             s3 <= ac6650ed
    1363  1.9 0x000000f8             s4 <= 0000038f
    1367  1.9 0x000000fc             s1 <= e33225a6
    1368  1.9 0x00000100             s2 <= 656d763a
    1369  1.9 0x00000104             s3 <= ac665362
    1370  1.9 0x00000108             s5 <= 0000038f
    1371  1.9 0x0000010c             t0 <= 00000000
    1374  1.9 0x00000110             s1 <= e3322935
    1375  1.9 0x00000114             s2 <= 656d72ab
    1376  1.9 0x00000118             s3 <= ac6650ed
    1377  1.9 0x0000011c             s5 <= 0000038f
    1378  1.9 0x00000120             t0 <= 00000000
    1381  1.9 0x00000124             s1 <= e3322cc4
    1382  1.9 0x00000128             s2 <= 9a9290e4
    1383  1.9 0x0000012c             s3 <= ac665362
    1384  1.9 0x00000130             t1 <= 0000000a
    1388  1.9 0x00000134               
    1393  1.9 0x00000138             sp <= 00002ffc
    1394  1.9 0x0000013c               
    1399  1.9 0x00000010               
$finish called at time : 26825333 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 9635.211 ; gain = 0.000 ; free physical = 3711 ; free virtual = 19113
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 9635.211 ; gain = 0.000 ; free physical = 3711 ; free virtual = 19113
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 9635.211 ; gain = 0.000 ; free physical = 3711 ; free virtual = 19113
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 9692.234 ; gain = 0.000 ; free physical = 3915 ; free virtual = 19246
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     201 10.0 0x00000004             sp <= 00003000
     203  6.0 0x00000008             sp <= 00002ffc
     204  4.3 0x0000000c             ra <= 00000010
     209  4.7 0x00000014             sp <= 00002fd4
     211  4.2 0x00000018             a5 <= 00002fd4
     212  3.6 0x0000001c             a4 <= 0000038f
     213  3.2 0x00000020               mem[00000fd4] <= 00000000
     214  3.0 0x00000024             a1 <= 0000000a
     215  2.7 0x00000028             t1 <= 00000000
     216  2.6 0x0000002c             fp <= 000004d2
     217  2.4 0x00000030             s1 <= 00000224
     218  2.3 0x00000034             s2 <= 00001000
     220  2.3 0x00000038             s2 <= 00000911
     221  2.2 0x0000003c             s3 <= 000003b4
     222  2.1 0x00000040             s4 <= 00000306
     223  2.0 0x00000044             s5 <= 000001b0
     224  1.9 0x00000048             fp <= 00136864
     225  1.8 0x0000004c             s1 <= 002192f4
     226  1.8 0x00000050             s2 <= 000b3238
     227  1.8 0x00000054             s3 <= 00051a20
     228  1.7 0x00000058             s4 <= 00000000
     229  1.7 0x0000005c             s5 <= 00000000
     230  1.7 0x00000060             fp <= 0034fb58
     231  1.6 0x00000064             s2 <= fff7c9d4
[        231] Error: wrong result written. Expected to write 0xffd636e0, but wrote 0xfff7c9d4
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 5716999 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 9692.234 ; gain = 0.000 ; free physical = 3850 ; free virtual = 19186
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 9715.250 ; gain = 0.000 ; free physical = 3908 ; free virtual = 19248
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     210  2.2 0x00000020               mem[00000fd4] <= 00000000
     211  2.1 0x00000024             a1 <= 0000000a
     212  2.0 0x00000028             t1 <= 00000000
     213  1.9 0x0000002c             fp <= 000004d2
     214  1.8 0x00000030             s1 <= 00000224
     215  1.7 0x00000034             s2 <= 00001000
     216  1.7 0x00000038             s2 <= 00000911
     217  1.6 0x0000003c             s3 <= 000003b4
     218  1.6 0x00000040             s4 <= 00000306
     219  1.6 0x00000044             s5 <= 000001b0
     220  1.5 0x00000048             fp <= 00136864
     221  1.5 0x0000004c             s1 <= 002192f4
     222  1.5 0x00000050             s2 <= 000b3238
     223  1.4 0x00000054             s3 <= 00051a20
     224  1.4 0x00000058             s4 <= 00000000
     225  1.4 0x0000005c             s5 <= 00000000
     226  1.4 0x00000060             fp <= 0034fb58
     227  1.4 0x00000064             s2 <= fff7c9d4
[        227] Error: wrong result written. Expected to write 0xffd636e0, but wrote 0xfff7c9d4
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 5650333 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 9715.250 ; gain = 0.000 ; free physical = 3836 ; free virtual = 19182
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
ERROR: [VRFC 10-1412] syntax error near end [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v:134]
ERROR: [VRFC 10-2790] Verilog 2000 keyword end used in incorrect context [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v:134]
ERROR: [VRFC 10-2865] module 'bypass_or_stall' ignored due to previous errors [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v:19]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rgb2dvi_0/rgb2dvi_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci' is already up-to-date
[Tue Oct 22 19:46:17 2019] Launched synth_1...
Run output will be captured here: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.runs/synth_1/runme.log
reset_run synth_1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.runs/synth_1

reset_runs: Time (s): cpu = 00:01:42 ; elapsed = 00:02:09 . Memory (MB): peak = 9772.273 ; gain = 0.000 ; free physical = 3613 ; free virtual = 19204
INFO: [Common 17-344] 'reset_runs' was cancelled
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 9812.480 ; gain = 0.000 ; free physical = 3598 ; free virtual = 19204
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     213  2.5 0x00000020               mem[00000fd4] <= 0000038f
     214  2.4 0x00000024             a1 <= 0000000a
     215  2.2 0x00000028             t1 <= 00000000
     216  2.1 0x0000002c             fp <= 000004d2
     217  2.0 0x00000030             s1 <= 00000224
     218  2.0 0x00000034             s2 <= 00001000
     219  1.9 0x00000038             s2 <= 00000911
     220  1.8 0x0000003c             s3 <= 000003b4
     221  1.8 0x00000040             s4 <= 00000306
     222  1.7 0x00000044             s5 <= 000001b0
     223  1.7 0x00000048             fp <= 00136864
     224  1.6 0x0000004c             s1 <= 002192f4
     225  1.6 0x00000050             s2 <= 000b3238
     226  1.6 0x00000054             s3 <= 00051a20
     227  1.5 0x00000058             s4 <= 00000000
     228  1.5 0x0000005c             s5 <= 00000000
     229  1.5 0x00000060             fp <= 0034fb58
     233  1.6 0x00000064             s2 <= ffd636e0
     234  1.6 0x00000068             s3 <= 0031e178
     235  1.5 0x0000006c             s4 <= 0034fb58
     236  1.5 0x00000070             s5 <= ffcb04a8
     237  1.5 0x00000074             fp <= 00568e4c
     238  1.5 0x00000078             s2 <= 0080576c
     241  1.5 0x0000007c             s3 <= 00676f34
     242  1.5 0x00000080             s4 <= 008b89a4
     243  1.5 0x00000084             s5 <= 008b89a4
     244  1.5 0x00000088             fp <= 0000038f
     248  1.5 0x0000008c             s2 <= 008053dd
     249  1.5 0x00000090             s3 <= 00676cbb
     250  1.5 0x00000094             s4 <= 008b8d33
     251  1.5 0x00000098             s5 <= 008b8615
     252  1.5 0x0000009c             fp <= 0000038f
     256  1.6 0x000000a0             s2 <= ff7fafb2
     257  1.6 0x000000a4             s3 <= 00676f34
     258  1.5 0x000000a8             s4 <= 008b90c2
     259  1.5 0x000000ac             s5 <= ff747d7a
     260  1.5 0x000000b0             fp <= 00219683
     261  1.5 0x000000b4             fp <= 00a1e6d1
     262  1.5 0x000000b8             s3 <= 00c689e5
     265  1.5 0x000000bc             s6 <= 00c379c5
     266  1.5 0x000000c0             s6 <= 0143ca13
     270  1.6 0x000000c4             s3 <= 018543f6
     271  1.5 0x000000c8             fp <= 00c379c5
     272  1.5 0x000000cc             fp <= 0143ca13
     273  1.5 0x000000d0             fp <= 01cf5ad5
     274  1.5 0x000000d4             s3 <= 004a1923
     277  1.5 0x000000d8             fp <= 01f0edc9
     278  1.5 0x000000dc             fp <= 02713e17
     279  1.5 0x000000e0             fp <= 02fcced9
     283  1.6 0x000000e4             s3 <= 02b6d7fa
     284  1.6 0x000000e8             s4 <= 0000038f
     288  1.6 0x000000ec             s1 <= 00219683
     289  1.6 0x000000f0             s2 <= ff7fac23
     290  1.6 0x000000f4             s3 <= 02b6d475
     291  1.6 0x000000f8             s4 <= 0000038f
     295  1.6 0x000000fc             s1 <= 00219a12
     296  1.6 0x00000100             s2 <= 0080576c
     297  1.6 0x00000104             s3 <= 02b6d7fa
     298  1.6 0x00000108             s5 <= 0000038f
     299  1.6 0x0000010c             t0 <= 00000000
     302  1.6 0x00000110             s1 <= 00219da1
     303  1.6 0x00000114             s2 <= 008053dd
     304  1.6 0x00000118             s3 <= 02b6d475
     305  1.6 0x0000011c             s5 <= 0000038f
     306  1.5 0x00000120             t0 <= 00000000
     309  1.6 0x00000124             s1 <= 0021a130
     310  1.6 0x00000128             s2 <= ff7fafb2
     311  1.5 0x0000012c             s3 <= 02b6d7fa
     312  1.5 0x00000130             t1 <= 00000001
     313  1.5 0x00000134               
     318  1.6 0x00000048             fp <= db61e360
     319  1.6 0x0000004c             s1 <= 0bcc11d4
     320  1.6 0x00000050             s2 <= a8aa92a6
     321  1.6 0x00000054             s3 <= 000ca9e1
     322  1.6 0x00000058             s4 <= 803c199d
     323  1.6 0x0000005c             s5 <= 67cda020
     324  1.5 0x00000060             fp <= e72df534
     328  1.6 0x00000064             s2 <= c17c9d72
     329  1.6 0x00000068             s3 <= e7215cd5
     330  1.6 0x0000006c             s4 <= 676a0ed1
     331  1.6 0x00000070             s5 <= 809faaec
     332  1.5 0x00000074             fp <= f2fa0708
     333  1.5 0x00000078             s2 <= 317d6996
     336  1.6 0x0000007c             s3 <= 15db5bdd
     337  1.5 0x00000080             s4 <= 5a6415d9
     338  1.5 0x00000084             s5 <= 725a5c1c
     339  1.5 0x00000088             fp <= 0000038f
     343  1.6 0x0000008c             s2 <= 317d6607
     344  1.6 0x00000090             s3 <= 15db5852
     345  1.5 0x00000094             s4 <= 5a641968
     346  1.5 0x00000098             s5 <= 725a588d
     347  1.5 0x0000009c             fp <= 0000038f
     351  1.6 0x000000a0             s2 <= ce829d88
     352  1.6 0x000000a4             s3 <= 15db5bdd
     353  1.5 0x000000a8             s4 <= 5a641cf7
     354  1.5 0x000000ac             s5 <= 8da5ab02
     355  1.5 0x000000b0             fp <= 0bcc1563
     356  1.5 0x000000b4             fp <= 3d4977db
     357  1.5 0x000000b8             s3 <= 28922c06
     360  1.5 0x000000bc             s6 <= 491589af
     361  1.5 0x000000c0             s6 <= 7a92ec27
     365  1.6 0x000000c4             s3 <= 5200c021
     366  1.5 0x000000c8             fp <= 491589af
     367  1.5 0x000000cc             fp <= 7a92ec27
     368  1.5 0x000000d0             fp <= d4f7091e
     369  1.5 0x000000d4             s3 <= 86f7c93f
     372  1.5 0x000000d8             fp <= e0c31af2
     373  1.5 0x000000dc             fp <= 12407d6a
     374  1.5 0x000000e0             fp <= 6ca49a61
     378  1.6 0x000000e4             s3 <= ea53535e
     379  1.6 0x000000e8             s4 <= 0000038f
     383  1.6 0x000000ec             s1 <= 0bcc1563
     384  1.6 0x000000f0             s2 <= ce8299f9
     385  1.6 0x000000f4             s3 <= ea5350d1
     386  1.6 0x000000f8             s4 <= 0000038f
     390  1.6 0x000000fc             s1 <= 0bcc18f2
     391  1.6 0x00000100             s2 <= 317d6996
     392  1.6 0x00000104             s3 <= ea53535e
     393  1.6 0x00000108             s5 <= 0000038f
     394  1.6 0x0000010c             t0 <= 00000000
     397  1.6 0x00000110             s1 <= 0bcc1c81
     398  1.6 0x00000114             s2 <= 317d6607
     399  1.6 0x00000118             s3 <= ea5350d1
     400  1.6 0x0000011c             s5 <= 0000038f
     401  1.5 0x00000120             t0 <= 00000000
     404  1.6 0x00000124             s1 <= 0bcc2010
     405  1.6 0x00000128             s2 <= ce829d88
     406  1.5 0x0000012c             s3 <= ea53535e
     407  1.5 0x00000130             t1 <= 00000002
     408  1.5 0x00000134               
     409  1.5 0x00000048             fp <= 9c3ad880
     410  1.5 0x0000004c             s1 <= 9020eff0
     411  1.5 0x00000050             s2 <= de85ab82
     412  1.5 0x00000054             s3 <= 000ca9e1
     413  1.5 0x00000058             s4 <= 30d65ec9
     414  1.5 0x0000005c             s5 <= 858cfb80
     415  1.5 0x00000060             fp <= 2c5bc870
     419  1.5 0x00000064             s2 <= b229e312
     420  1.5 0x00000068             s3 <= 2c576191
     421  1.5 0x0000006c             s4 <= 5d322739
     422  1.5 0x00000070             s5 <= 59313310
     423  1.5 0x00000074             fp <= bc7cb860
     424  1.5 0x00000078             s2 <= 0a52d54e
     427  1.5 0x0000007c             s3 <= 902bd9f1
     428  1.5 0x00000080             s4 <= 19aedf99
     429  1.5 0x00000084             s5 <= 634b8550
     430  1.5 0x00000088             fp <= 0000038f
     434  1.5 0x0000008c             s2 <= 0a52d1bf
     435  1.5 0x00000090             s3 <= 902bda7e
     436  1.5 0x00000094             s4 <= 19aee328
     437  1.5 0x00000098             s5 <= 634b81c1
     438  1.5 0x0000009c             fp <= 0000038f
     442  1.5 0x000000a0             s2 <= f5ad31d0
     443  1.5 0x000000a4             s3 <= 902bd9f1
     444  1.5 0x000000a8             s4 <= 19aee6b7
     445  1.5 0x000000ac             s5 <= 9cb481ce
     446  1.5 0x000000b0             fp <= 9020f37f
     447  1.5 0x000000b4             fp <= 9a73c1af
     448  1.5 0x000000b8             s3 <= 0a58185e
     451  1.5 0x000000bc             s6 <= 2a94b19f
     452  1.5 0x000000c0             s6 <= 34e77fcf
     456  1.5 0x000000c4             s3 <= 3ebf6791
     457  1.5 0x000000c8             fp <= 2a94b19f
     458  1.5 0x000000cc             fp <= 34e77fcf
     459  1.5 0x000000d0             fp <= 4e966686
     460  1.5 0x000000d4             s3 <= 70290117
     463  1.5 0x000000d8             fp <= deb75676
     464  1.5 0x000000dc             fp <= e90a24a6
     465  1.5 0x000000e0             fp <= 02b90b5d
     469  1.5 0x000000e4             s3 <= 72900a4a
     470  1.5 0x000000e8             s4 <= 0000038f
     474  1.5 0x000000ec             s1 <= 9020f37f
     475  1.5 0x000000f0             s2 <= f5ad2e41
     476  1.5 0x000000f4             s3 <= 729009c5
     477  1.5 0x000000f8             s4 <= 0000038f
     481  1.5 0x000000fc             s1 <= 9020f70e
     482  1.5 0x00000100             s2 <= 0a52d54e
     483  1.5 0x00000104             s3 <= 72900a4a
     484  1.5 0x00000108             s5 <= 0000038f
     485  1.5 0x0000010c             t0 <= 00000000
     488  1.5 0x00000110             s1 <= 9020fa9d
     489  1.5 0x00000114             s2 <= 0a52d1bf
     490  1.5 0x00000118             s3 <= 729009c5
     491  1.5 0x0000011c             s5 <= 0000038f
     492  1.5 0x00000120             t0 <= 00000000
     495  1.5 0x00000124             s1 <= 9020fe2c
     496  1.5 0x00000128             s2 <= f5ad31d0
     497  1.5 0x0000012c             s3 <= 72900a4a
     498  1.5 0x00000130             t1 <= 00000003
     499  1.5 0x00000134               
     500  1.5 0x00000048             fp <= 4b30efc0
     501  1.5 0x0000004c             s1 <= 6d028620
     502  1.5 0x00000050             s2 <= ae949d56
     503  1.5 0x00000054             s3 <= 000ca9e1
     504  1.5 0x00000058             s4 <= 43cfd1a1
     505  1.5 0x0000005c             s5 <= 69c21c40
     506  1.5 0x00000060             fp <= b83375e0
     510  1.5 0x00000064             s2 <= f6612776
     511  1.5 0x00000068             s3 <= b83fdc01
     512  1.5 0x0000006c             s4 <= fc034781
     513  1.5 0x00000070             s5 <= b18ea660
     514  1.5 0x00000074             fp <= 2535fc00
     515  1.5 0x00000078             s2 <= 2ed4d48a
     518  1.5 0x0000007c             s3 <= 9d0a2001
     519  1.5 0x00000080             s4 <= 21394381
     520  1.5 0x00000084             s5 <= 73a755a0
     521  1.5 0x00000088             fp <= 0000038f
     525  1.5 0x0000008c             s2 <= 2ed4d0fb
     526  1.5 0x00000090             s3 <= 9d0a238e
     527  1.5 0x00000094             s4 <= 21394710
     528  1.5 0x00000098             s5 <= 73a75211
     529  1.5 0x0000009c             fp <= 0000038f
     533  1.5 0x000000a0             s2 <= d12b3294
     534  1.5 0x000000a4             s3 <= 9d0a2001
     535  1.5 0x000000a8             s4 <= 21394a9f
     536  1.5 0x000000ac             s5 <= 8c58b17e
     537  1.5 0x000000b0             fp <= 6d0289af
     538  1.5 0x000000b4             fp <= 9bd7571b
     539  1.5 0x000000b8             s3 <= 06dd771a
     542  1.5 0x000000bc             s6 <= 08d9dd3b
     543  1.5 0x000000c0             s6 <= 37aeaaa7
     547  1.5 0x000000c4             s3 <= 3173ddbd
     548  1.5 0x000000c8             fp <= 08d9dd3b
     549  1.5 0x000000cc             fp <= 37aeaaa7
     550  1.5 0x000000d0             fp <= 58e7f546
     551  1.5 0x000000d4             s3 <= 699428fb
     554  1.5 0x000000d8             fp <= c5ea7b66
     555  1.5 0x000000dc             fp <= f4bf48d2
     556  1.5 0x000000e0             fp <= 15f89371
     560  1.5 0x000000e4             s3 <= 7c6cbb8a
     561  1.5 0x000000e8             s4 <= 0000038f
     565  1.5 0x000000ec             s1 <= 6d0289af
     566  1.5 0x000000f0             s2 <= d12b2f05
     567  1.5 0x000000f4             s3 <= 7c6cb805
     568  1.5 0x000000f8             s4 <= 0000038f
     572  1.5 0x000000fc             s1 <= 6d028d3e
     573  1.5 0x00000100             s2 <= 2ed4d48a
     574  1.5 0x00000104             s3 <= 7c6cbb8a
     575  1.5 0x00000108             s5 <= 0000038f
     576  1.5 0x0000010c             t0 <= 00000000
     579  1.5 0x00000110             s1 <= 6d0290cd
     580  1.5 0x00000114             s2 <= 2ed4d0fb
     581  1.5 0x00000118             s3 <= 7c6cb805
     582  1.5 0x0000011c             s5 <= 0000038f
     583  1.5 0x00000120             t0 <= 00000000
     586  1.5 0x00000124             s1 <= 6d02945c
     587  1.5 0x00000128             s2 <= d12b3294
     588  1.5 0x0000012c             s3 <= 7c6cbb8a
     589  1.5 0x00000130             t1 <= 00000004
     590  1.5 0x00000134               
     591  1.5 0x00000048             fp <= 8debbd30
     592  1.5 0x0000004c             s1 <= 55ab5fc8
     593  1.5 0x00000050             s2 <= c6ef6016
     594  1.5 0x00000054             s3 <= 000ca9e1
     595  1.5 0x00000058             s4 <= 26914849
     596  1.5 0x0000005c             s5 <= 070a4a50
     597  1.5 0x00000060             fp <= e3971cf8
     601  1.5 0x00000064             s2 <= e358431e
     602  1.5 0x00000068             s3 <= e39bb519
     603  1.5 0x0000006c             s4 <= 0a286541
     604  1.5 0x00000070             s5 <= 23732d58
     605  1.5 0x00000074             fp <= 39427cc0
     606  1.5 0x00000078             s2 <= 55ea39a2
     609  1.5 0x0000007c             s3 <= dad9c9d9
     610  1.5 0x00000080             s4 <= 436ae201
     611  1.5 0x00000084             s5 <= 15cf4f68
     612  1.5 0x00000088             fp <= 0000038f
     616  1.5 0x0000008c             s2 <= 55ea3613
     617  1.5 0x00000090             s3 <= dad9ca56
     618  1.5 0x00000094             s4 <= 436ae590
     619  1.5 0x00000098             s5 <= 15cf4bd9
     620  1.5 0x0000009c             fp <= 0000038f
     624  1.5 0x000000a0             s2 <= aa15cd7c
     625  1.5 0x000000a4             s3 <= dad9c9d9
     626  1.5 0x000000a8             s4 <= 436ae91f
     627  1.5 0x000000ac             s5 <= ea30b7b6
     628  1.5 0x000000b0             fp <= 55ab6357
     629  1.5 0x000000b4             fp <= ab9595db
     630  1.5 0x000000b8             s3 <= 714c5c02
     633  1.5 0x000000bc             s6 <= 0140f5a3
     634  1.5 0x000000c0             s6 <= 572b2827
     638  1.5 0x000000c4             s3 <= 26677425
     639  1.5 0x000000c8             fp <= 0140f5a3
     640  1.5 0x000000cc             fp <= 572b2827
     641  1.5 0x000000d0             fp <= 9a961146
     642  1.5 0x000000d4             s3 <= bcf16563
     645  1.5 0x000000d8             fp <= f041710e
     646  1.5 0x000000dc             fp <= 462ba392
     647  1.5 0x000000e0             fp <= 89968cb1
     651  1.5 0x000000e4             s3 <= 3567e9d2
     652  1.5 0x000000e8             s4 <= 0000038f
     656  1.5 0x000000ec             s1 <= 55ab6357
     657  1.5 0x000000f0             s2 <= aa15c9ed
     658  1.5 0x000000f4             s3 <= 3567ea5d
     659  1.5 0x000000f8             s4 <= 0000038f
     663  1.5 0x000000fc             s1 <= 55ab66e6
     664  1.5 0x00000100             s2 <= 55ea39a2
     665  1.5 0x00000104             s3 <= 3567e9d2
     666  1.5 0x00000108             s5 <= 0000038f
     667  1.5 0x0000010c             t0 <= 00000000
     670  1.5 0x00000110             s1 <= 55ab6a75
     671  1.5 0x00000114             s2 <= 55ea3613
     672  1.5 0x00000118             s3 <= 3567ea5d
     673  1.5 0x0000011c             s5 <= 0000038f
     674  1.5 0x00000120             t0 <= 00000000
     677  1.5 0x00000124             s1 <= 55ab6e04
     678  1.5 0x00000128             s2 <= aa15cd7c
     679  1.5 0x0000012c             s3 <= 3567e9d2
     680  1.5 0x00000130             t1 <= 00000005
     681  1.5 0x00000134               
     682  1.5 0x00000048             fp <= 74767df0
     683  1.5 0x0000004c             s1 <= b6cc6bb8
     684  1.5 0x00000050             s2 <= 0cc9124e
     685  1.5 0x00000054             s3 <= 000ca9e1
     686  1.5 0x00000058             s4 <= 3293e2c9
     687  1.5 0x0000005c             s5 <= f90aaf90
     688  1.5 0x00000060             fp <= 2b42e9a8
     692  1.5 0x00000064             s2 <= e18628a6
     693  1.5 0x00000068             s3 <= 2b4e4049
     694  1.5 0x0000006c             s4 <= 5dd6cc71
     695  1.5 0x00000070             s5 <= cdc7c5e8
     696  1.5 0x00000074             fp <= e20f5560
     697  1.5 0x00000078             s2 <= 00892cba
     700  1.5 0x0000007c             s3 <= c9411529
     701  1.5 0x00000080             s4 <= 3fe621d1
     702  1.5 0x00000084             s5 <= 14478f78
     703  1.5 0x00000088             fp <= 0000038f
     707  1.5 0x0000008c             s2 <= 0089292b
     708  1.5 0x00000090             s3 <= c94116a6
     709  1.5 0x00000094             s4 <= 3fe62560
     710  1.5 0x00000098             s5 <= 14478be9
     711  1.5 0x0000009c             fp <= 0000038f
     715  1.5 0x000000a0             s2 <= ff76da64
     716  1.5 0x000000a4             s3 <= c9411529
     717  1.5 0x000000a8             s4 <= 3fe628ef
     718  1.5 0x000000ac             s5 <= ebb877a6
     719  1.5 0x000000b0             fp <= b6cc6f47
     720  1.5 0x000000b4             fp <= b75594e3
     721  1.5 0x000000b8             s3 <= 7e1481ca
     724  1.5 0x000000bc             s6 <= 6e22009b
     725  1.5 0x000000c0             s6 <= 6eab2637
     729  1.5 0x000000c4             s3 <= 10bfa7fd
     730  1.5 0x000000c8             fp <= 6e22009b
     731  1.5 0x000000cc             fp <= 6eab2637
     732  1.5 0x000000d0             fp <= ae914f26
     733  1.5 0x000000d4             s3 <= be2ee8db
     736  1.5 0x000000d8             fp <= 655dbade
     737  1.5 0x000000dc             fp <= 65e6e07a
     738  1.5 0x000000e0             fp <= a5cd0969
     742  1.5 0x000000e4             s3 <= 1be3e1b2
     743  1.5 0x000000e8             s4 <= 0000038f
     747  1.5 0x000000ec             s1 <= b6cc6f47
     748  1.5 0x000000f0             s2 <= ff76d6d5
     749  1.5 0x000000f4             s3 <= 1be3e23d
     750  1.5 0x000000f8             s4 <= 0000038f
     754  1.5 0x000000fc             s1 <= b6cc72d6
     755  1.5 0x00000100             s2 <= 00892cba
     756  1.5 0x00000104             s3 <= 1be3e1b2
     757  1.5 0x00000108             s5 <= 0000038f
     758  1.5 0x0000010c             t0 <= 00000000
     761  1.5 0x00000110             s1 <= b6cc7665
     762  1.5 0x00000114             s2 <= 0089292b
     763  1.5 0x00000118             s3 <= 1be3e23d
     764  1.5 0x0000011c             s5 <= 0000038f
     765  1.5 0x00000120             t0 <= 00000000
     768  1.5 0x00000124             s1 <= b6cc79f4
     769  1.5 0x00000128             s2 <= ff76da64
     770  1.5 0x0000012c             s3 <= 1be3e1b2
     771  1.5 0x00000130             t1 <= 00000006
     772  1.5 0x00000134               
     773  1.5 0x00000048             fp <= ca316b50
     774  1.5 0x0000004c             s1 <= 4941bd88
     775  1.5 0x00000050             s2 <= 3ff0286e
     776  1.5 0x00000054             s3 <= 000ca9e1
     777  1.5 0x00000058             s4 <= d30cfdb9
     778  1.5 0x0000005c             s5 <= d4fbee30
     779  1.5 0x00000060             fp <= 137328d8
     783  1.5 0x00000064             s2 <= 2c7cff96
     784  1.5 0x00000068             s3 <= 137f8139
     785  1.5 0x0000006c             s4 <= e6802691
     786  1.5 0x00000070             s5 <= c188c558
     787  1.5 0x00000074             fp <= 5cb4e660
     788  1.5 0x00000078             s2 <= 3037e6ca
     791  1.5 0x0000007c             s3 <= 4fcb6759
     792  1.5 0x00000080             s4 <= 43350cf1
     793  1.5 0x00000084             s5 <= 9b2c2108
     794  1.5 0x00000088             fp <= 0000038f
     798  1.5 0x0000008c             s2 <= 3037e33b
     799  1.5 0x00000090             s3 <= 4fcb64d6
     800  1.5 0x00000094             s4 <= 43351080
     801  1.5 0x00000098             s5 <= 9b2c1d79
     802  1.5 0x0000009c             fp <= 0000038f
     806  1.5 0x000000a0             s2 <= cfc82054
     807  1.5 0x000000a4             s3 <= 4fcb6759
     808  1.5 0x000000a8             s4 <= 4335140f
     809  1.5 0x000000ac             s5 <= 64d3e616
     810  1.5 0x000000b0             fp <= 4941c117
     811  1.5 0x000000b4             fp <= 7979a0c3
     812  1.5 0x000000b8             s3 <= 36b2c79a
     815  1.5 0x000000bc             s6 <= c2bb5e4b
     816  1.5 0x000000c0             s6 <= f2f33df7
     820  1.5 0x000000c4             s3 <= c441fa6d
     821  1.5 0x000000c8             fp <= c2bb5e4b
     822  1.5 0x000000cc             fp <= f2f33df7
     823  1.5 0x000000d0             fp <= 36285206
     824  1.5 0x000000d4             s3 <= f269a86b
     827  1.5 0x000000d8             fp <= 7f6a0f8e
     828  1.5 0x000000dc             fp <= afa1ef3a
     829  1.5 0x000000e0             fp <= f2d70349
     833  1.5 0x000000e4             s3 <= 00beab22
     834  1.5 0x000000e8             s4 <= 0000038f
     838  1.5 0x000000ec             s1 <= 4941c117
     839  1.5 0x000000f0             s2 <= cfc81cc5
     840  1.5 0x000000f4             s3 <= 00bea8ad
     841  1.5 0x000000f8             s4 <= 0000038f
     845  1.5 0x000000fc             s1 <= 4941c4a6
     846  1.5 0x00000100             s2 <= 3037e6ca
     847  1.5 0x00000104             s3 <= 00beab22
     848  1.5 0x00000108             s5 <= 0000038f
     849  1.5 0x0000010c             t0 <= 00000000
     852  1.5 0x00000110             s1 <= 4941c835
     853  1.5 0x00000114             s2 <= 3037e33b
     854  1.5 0x00000118             s3 <= 00bea8ad
     855  1.5 0x0000011c             s5 <= 0000038f
     856  1.5 0x00000120             t0 <= 00000000
     859  1.5 0x00000124             s1 <= 4941cbc4
     860  1.5 0x00000128             s2 <= cfc82054
     861  1.5 0x0000012c             s3 <= 00beab22
     862  1.5 0x00000130             t1 <= 00000007
     863  1.5 0x00000134               
     864  1.5 0x00000048             fp <= f02f5c50
     865  1.5 0x0000004c             s1 <= 44846728
     866  1.5 0x00000050             s2 <= a682fdfe
     867  1.5 0x00000054             s3 <= 000ca9e1
     868  1.5 0x00000058             s4 <= 8f9981f9
     869  1.5 0x0000005c             s5 <= 46a12130
     870  1.5 0x00000060             fp <= 34b3c378
     874  1.5 0x00000064             s2 <= 71cf3a86
     875  1.5 0x00000068             s3 <= 34bf6a99
     876  1.5 0x0000006c             s4 <= c44d4571
     877  1.5 0x00000070             s5 <= 11ed5db8
     878  1.5 0x00000074             fp <= 79382aa0
     879  1.5 0x00000078             s2 <= 0768f01a
     882  1.5 0x0000007c             s3 <= 4d874039
     883  1.5 0x00000080             s4 <= 3d857011
     884  1.5 0x00000084             s5 <= 674acce8
     885  1.5 0x00000088             fp <= 0000038f
     889  1.5 0x0000008c             s2 <= 0768ec8b
     890  1.5 0x00000090             s3 <= 4d8743b6
     891  1.5 0x00000094             s4 <= 3d8573a0
     892  1.5 0x00000098             s5 <= 674ac959
     893  1.5 0x0000009c             fp <= 0000038f
     897  1.5 0x000000a0             s2 <= f8971704
     898  1.5 0x000000a4             s3 <= 4d874039
     899  1.5 0x000000a8             s4 <= 3d85772f
     900  1.5 0x000000ac             s5 <= 98b53a36
     901  1.5 0x000000b0             fp <= 44846ab7
     902  1.5 0x000000b4             fp <= 4bed53b3
     903  1.5 0x000000b8             s3 <= 066a138a
     906  1.5 0x000000bc             s6 <= 9071badb
     907  1.5 0x000000c0             s6 <= 97daa3d7
     911  1.5 0x000000c4             s3 <= 91b0b05d
     912  1.5 0x000000c8             fp <= 9071badb
     913  1.5 0x000000cc             fp <= 97daa3d7
     914  1.5 0x000000d0             fp <= d5601b06
     915  1.5 0x000000d4             s3 <= 44d0ab5b
     918  1.5 0x000000d8             fp <= 19e4822e
     919  1.5 0x000000dc             fp <= 214d6b2a
     920  1.5 0x000000e0             fp <= 5ed2e259
     924  1.5 0x000000e4             s3 <= 1a024902
     925  1.5 0x000000e8             s4 <= 0000038f
     929  1.5 0x000000ec             s1 <= 44846ab7
     930  1.5 0x000000f0             s2 <= f8971375
     931  1.5 0x000000f4             s3 <= 1a024a8d
     932  1.5 0x000000f8             s4 <= 0000038f
     936  1.5 0x000000fc             s1 <= 44846e46
     937  1.5 0x00000100             s2 <= 0768f01a
     938  1.5 0x00000104             s3 <= 1a024902
     939  1.5 0x00000108             s5 <= 0000038f
     940  1.5 0x0000010c             t0 <= 00000000
     943  1.5 0x00000110             s1 <= 448471d5
     944  1.5 0x00000114             s2 <= 0768ec8b
     945  1.5 0x00000118             s3 <= 1a024a8d
     946  1.5 0x0000011c             s5 <= 0000038f
     947  1.5 0x00000120             t0 <= 00000000
     950  1.5 0x00000124             s1 <= 44847564
     951  1.5 0x00000128             s2 <= f8971704
     952  1.5 0x0000012c             s3 <= 1a024902
     953  1.5 0x00000130             t1 <= 00000008
     954  1.5 0x00000134               
     955  1.5 0x00000048             fp <= 1699d190
     956  1.5 0x0000004c             s1 <= 9cc65208
     957  1.5 0x00000050             s2 <= 8e21ce1e
     958  1.5 0x00000054             s3 <= 000ca9e1
     959  1.5 0x00000058             s4 <= 630d0a19
     960  1.5 0x0000005c             s5 <= 503daff0
     961  1.5 0x00000060             fp <= b3602398
     965  1.5 0x00000064             s2 <= dac1aa86
     966  1.5 0x00000068             s3 <= b36c8a79
     967  1.5 0x0000006c             s4 <= 166d2db1
     968  1.5 0x00000070             s5 <= 9cdd8c58
     969  1.5 0x00000074             fp <= 502675a0
     970  1.5 0x00000078             s2 <= 7564cb1a
     973  1.5 0x0000007c             s3 <= e34affd9
     974  1.5 0x00000080             s4 <= 6693a351
     975  1.5 0x00000084             s5 <= b348e948
     976  1.5 0x00000088             fp <= 0000038f
     980  1.5 0x0000008c             s2 <= 7564c78b
     981  1.5 0x00000090             s3 <= e34afc56
     982  1.5 0x00000094             s4 <= 6693a6e0
     983  1.5 0x00000098             s5 <= b348e5b9
     984  1.5 0x0000009c             fp <= 0000038f
     988  1.5 0x000000a0             s2 <= 8a9b3c04
     989  1.5 0x000000a4             s3 <= e34affd9
     990  1.5 0x000000a8             s4 <= 6693aa6f
     991  1.5 0x000000ac             s5 <= 4cb71dd6
     992  1.5 0x000000b0             fp <= 9cc65597
     993  1.5 0x000000b4             fp <= 122b1993
     994  1.5 0x000000b8             s3 <= f161e64a
     997  1.5 0x000000bc             s6 <= aef16b9b
     998  1.5 0x000000c0             s6 <= 24562f97
    1002  1.5 0x000000c4             s3 <= d537c9dd
    1003  1.5 0x000000c8             fp <= aef16b9b
    1004  1.5 0x000000cc             fp <= 24562f97
    1005  1.5 0x000000d0             fp <= 8ae9da06
    1006  1.5 0x000000d4             s3 <= 5fde13db
    1009  1.5 0x000000d8             fp <= 27b02c0e
    1010  1.5 0x000000dc             fp <= 9d14f00a
    1011  1.5 0x000000e0             fp <= 03a89a79
    1015  1.5 0x000000e4             s3 <= 5c7689a2
    1016  1.5 0x000000e8             s4 <= 0000038f
    1020  1.5 0x000000ec             s1 <= 9cc65597
    1021  1.5 0x000000f0             s2 <= 8a9b3875
    1022  1.5 0x000000f4             s3 <= 5c768a2d
    1023  1.5 0x000000f8             s4 <= 0000038f
    1027  1.5 0x000000fc             s1 <= 9cc65926
    1028  1.5 0x00000100             s2 <= 7564cb1a
    1029  1.5 0x00000104             s3 <= 5c7689a2
    1030  1.5 0x00000108             s5 <= 0000038f
    1031  1.5 0x0000010c             t0 <= 00000000
    1034  1.5 0x00000110             s1 <= 9cc65cb5
    1035  1.5 0x00000114             s2 <= 7564c78b
    1036  1.5 0x00000118             s3 <= 5c768a2d
    1037  1.5 0x0000011c             s5 <= 0000038f
    1038  1.5 0x00000120             t0 <= 00000000
    1041  1.5 0x00000124             s1 <= 9cc66044
    1042  1.5 0x00000128             s2 <= 8a9b3c04
    1043  1.5 0x0000012c             s3 <= 5c7689a2
    1044  1.5 0x00000130             t1 <= 00000009
    1045  1.5 0x00000134               
    1046  1.5 0x00000048             fp <= e2d57110
    1047  1.5 0x0000004c             s1 <= e3321e88
    1048  1.5 0x00000050             s2 <= 09d3c77e
    1049  1.5 0x00000054             s3 <= 000ca9e1
    1050  1.5 0x00000058             s4 <= 4eb35a59
    1051  1.5 0x0000005c             s5 <= 3707a070
    1052  1.5 0x00000060             fp <= c6078f98
    1056  1.5 0x00000064             s2 <= 43cc37e6
    1057  1.5 0x00000068             s3 <= c60b2679
    1058  1.5 0x0000006c             s4 <= 14bae9f1
    1059  1.5 0x00000070             s5 <= 710010d8
    1060  1.5 0x00000074             fp <= a939ae20
    1061  1.5 0x00000078             s2 <= 656d763a
    1064  1.5 0x0000007c             s3 <= 6f328859
    1065  1.5 0x00000080             s4 <= bdf49811
    1066  1.5 0x00000084             s5 <= 38399d48
    1067  1.5 0x00000088             fp <= 0000038f
    1071  1.5 0x0000008c             s2 <= 656d72ab
    1072  1.5 0x00000090             s3 <= 6f328bd6
    1073  1.5 0x00000094             s4 <= bdf49ba0
    1074  1.5 0x00000098             s5 <= 383999b9
    1075  1.5 0x0000009c             fp <= 0000038f
    1079  1.5 0x000000a0             s2 <= 9a9290e4
    1080  1.5 0x000000a4             s3 <= 6f328859
    1081  1.5 0x000000a8             s4 <= bdf49f2f
    1082  1.5 0x000000ac             s5 <= c7c669d6
    1083  1.5 0x000000b0             fp <= e3322217
    1084  1.5 0x000000b4             fp <= 489f9133
    1085  1.5 0x000000b8             s3 <= 27ad196a
    1088  1.5 0x000000bc             s6 <= 2bd1afbb
    1089  1.5 0x000000c0             s6 <= 913f1ed7
    1093  1.5 0x000000c4             s3 <= b69207bd
    1094  1.5 0x000000c8             fp <= 2bd1afbb
    1095  1.5 0x000000cc             fp <= 913f1ed7
    1096  1.5 0x000000d0             fp <= 4f33be06
    1097  1.5 0x000000d4             s3 <= f9a1b9bb
    1100  1.5 0x000000d8             fp <= 3265dc8e
    1101  1.5 0x000000dc             fp <= 97d34baa
    1102  1.5 0x000000e0             fp <= 55c7ead9
    1106  1.5 0x000000e4             s3 <= ac665362
    1107  1.5 0x000000e8             s4 <= 0000038f
    1111  1.5 0x000000ec             s1 <= e3322217
    1112  1.5 0x000000f0             s2 <= 9a928d55
    1113  1.5 0x000000f4             s3 <= ac6650ed
    1114  1.5 0x000000f8             s4 <= 0000038f
    1118  1.5 0x000000fc             s1 <= e33225a6
    1119  1.5 0x00000100             s2 <= 656d763a
    1120  1.5 0x00000104             s3 <= ac665362
    1121  1.5 0x00000108             s5 <= 0000038f
    1122  1.5 0x0000010c             t0 <= 00000000
    1125  1.5 0x00000110             s1 <= e3322935
    1126  1.5 0x00000114             s2 <= 656d72ab
    1127  1.5 0x00000118             s3 <= ac6650ed
    1128  1.5 0x0000011c             s5 <= 0000038f
    1129  1.5 0x00000120             t0 <= 00000000
    1132  1.5 0x00000124             s1 <= e3322cc4
    1133  1.5 0x00000128             s2 <= 9a9290e4
    1134  1.5 0x0000012c             s3 <= ac665362
    1135  1.5 0x00000130             t1 <= 0000000a
    1136  1.5 0x00000134               
    1141  1.5 0x00000138             sp <= 00002ffc
    1142  1.5 0x0000013c               
    1147  1.5 0x00000010               
$finish called at time : 22625332 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 9827.305 ; gain = 0.000 ; free physical = 3530 ; free virtual = 19139
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 9827.305 ; gain = 14.824 ; free physical = 3529 ; free virtual = 19139
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 9827.305 ; gain = 14.824 ; free physical = 3529 ; free virtual = 19139
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 9891.336 ; gain = 0.000 ; free physical = 3602 ; free virtual = 19212
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     210  2.2 0x00000020               mem[00000fd4] <= 00000000
     211  2.1 0x00000024             a1 <= 0000000a
     212  2.0 0x00000028             t1 <= 00000000
     213  1.9 0x0000002c             fp <= 000004d2
     214  1.8 0x00000030             s1 <= 00000224
     215  1.7 0x00000034             s2 <= 00001000
     216  1.7 0x00000038             s2 <= 00000911
     217  1.6 0x0000003c             s3 <= 000003b4
     218  1.6 0x00000040             s4 <= 00000306
     219  1.6 0x00000044             s5 <= 000001b0
     220  1.5 0x00000048             fp <= 00136864
     221  1.5 0x0000004c             s1 <= 002192f4
     222  1.5 0x00000050             s2 <= 000b3238
     223  1.4 0x00000054             s3 <= 00051a20
     224  1.4 0x00000058             s4 <= 00000000
     225  1.4 0x0000005c             s5 <= 00000000
     226  1.4 0x00000060             fp <= 0034fb58
     230  1.5 0x00000064             s2 <= ffd636e0
     231  1.5 0x00000068             s3 <= 0031e178
     232  1.4 0x0000006c             s4 <= 0034fb58
     233  1.4 0x00000070             s5 <= ffcb04a8
     234  1.4 0x00000074             fp <= 00568e4c
     235  1.4 0x00000078             s2 <= 0080576c
     236  1.4 0x0000007c             s3 <= 00676f34
     238  1.4 0x00000080             s4 <= 008b89a4
     239  1.4 0x00000084             s5 <= 008b89a4
     240  1.4 0x00000088             fp <= 00000000
     244  1.4 0x0000008c             s2 <= 0080576c
     245  1.4 0x00000090             s3 <= 00676f34
     246  1.4 0x00000094             s4 <= 008b89a4
     247  1.4 0x00000098             s5 <= 008b89a4
     248  1.4 0x0000009c             fp <= 00000000
     250  1.4 0x000000a0             s2 <= ff7fa894
     252  1.4 0x000000a4             s3 <= 00676f34
     253  1.4 0x000000a8             s4 <= 008b89a4
     254  1.4 0x000000ac             s5 <= ff74765c
     255  1.4 0x000000b0             fp <= 002192f4
     256  1.4 0x000000b4             fp <= 00a1ea60
     257  1.4 0x000000b8             s3 <= 00c68554
     258  1.4 0x000000bc             s6 <= 00c37d54
     259  1.3 0x000000c0             s6 <= 0143d4c0
     263  1.4 0x000000c4             s3 <= 01855194
     264  1.4 0x000000c8             fp <= 00c37d54
     265  1.4 0x000000cc             fp <= 0143d4c0
     266  1.4 0x000000d0             fp <= 01cf5e64
     267  1.4 0x000000d4             s3 <= 004a0ff0
     268  1.4 0x000000d8             fp <= 01f0f158
     269  1.3 0x000000dc             fp <= 027148c4
     270  1.3 0x000000e0             fp <= 02fcd268
     274  1.4 0x000000e4             s3 <= 02b6dd98
     275  1.4 0x000000e8             s4 <= 00000000
     279  1.4 0x000000ec             s1 <= 002192f4
     280  1.4 0x000000f0             s2 <= ff7fa894
     281  1.4 0x000000f4             s3 <= 02b6dd98
     282  1.4 0x000000f8             s4 <= 00000000
     284  1.4 0x000000fc             s1 <= 002192f4
     286  1.4 0x00000100             s2 <= 0080576c
     287  1.4 0x00000104             s3 <= 02b6dd98
     288  1.4 0x00000108             s5 <= 00000000
     289  1.4 0x0000010c             t0 <= 00000000
     292  1.4 0x00000110             s1 <= 002192f4
     293  1.4 0x00000114             s2 <= 0080576c
     294  1.4 0x00000118             s3 <= 02b6dd98
     295  1.4 0x0000011c             s5 <= 00000000
     296  1.4 0x00000120             t0 <= 00000000
     297  1.4 0x00000124             s1 <= 002192f4
     299  1.4 0x00000128             s2 <= ff7fa894
     300  1.4 0x0000012c             s3 <= 02b6dd98
     301  1.4 0x00000130             t1 <= 00000001
     302  1.4 0x00000134               
     307  1.4 0x00000048             fp <= 0ee51510
     308  1.4 0x0000004c             s1 <= e98bdbe0
     309  1.4 0x00000050             s2 <= 00000000
     310  1.4 0x00000054             s3 <= 00000000
     311  1.4 0x00000058             s4 <= 00000000
     312  1.4 0x0000005c             s5 <= 74710c00
     313  1.4 0x00000060             fp <= f870f0f0
     317  1.4 0x00000064             s2 <= 078f0f10
     318  1.4 0x00000068             s3 <= f870f0f0
     319  1.4 0x0000006c             s4 <= f870f0f0
     320  1.4 0x00000070             s5 <= 7c001b10
     321  1.4 0x00000074             fp <= e1fcccd0
     322  1.4 0x00000078             s2 <= da6dbdc0
     323  1.4 0x0000007c             s3 <= 198c3c20
     325  1.4 0x00000080             s4 <= da6dbdc0
     326  1.4 0x00000084             s5 <= 65fcb1c0
     327  1.4 0x00000088             fp <= 00000000
     331  1.4 0x0000008c             s2 <= da6dbdc0
     332  1.4 0x00000090             s3 <= 198c3c20
     333  1.4 0x00000094             s4 <= da6dbdc0
     334  1.4 0x00000098             s5 <= 65fcb1c0
     335  1.4 0x0000009c             fp <= 00000000
     337  1.4 0x000000a0             s2 <= 25924240
     339  1.4 0x000000a4             s3 <= 198c3c20
     340  1.4 0x000000a8             s4 <= da6dbdc0
     341  1.4 0x000000ac             s5 <= 9a034e40
     342  1.4 0x000000b0             fp <= e98bdbe0
     343  1.4 0x000000b4             fp <= c3f999a0
     344  1.4 0x000000b8             s3 <= da75a580
     345  1.4 0x000000bc             s6 <= ad857580
     346  1.4 0x000000c0             s6 <= 87f33340
     350  1.4 0x000000c4             s3 <= 5d8696c0
     351  1.4 0x000000c8             fp <= ad857580
     352  1.4 0x000000cc             fp <= 87f33340
     353  1.4 0x000000d0             fp <= 6260f100
     354  1.4 0x000000d4             s3 <= 3fe667c0
     355  1.4 0x000000d8             fp <= 4beccce0
     356  1.4 0x000000dc             fp <= 265a8aa0
     357  1.4 0x000000e0             fp <= 00c84860
     361  1.4 0x000000e4             s3 <= 3f2e2fa0
     362  1.4 0x000000e8             s4 <= 00000000
     366  1.4 0x000000ec             s1 <= e98bdbe0
     367  1.4 0x000000f0             s2 <= 25924240
     368  1.4 0x000000f4             s3 <= 3f2e2fa0
     369  1.4 0x000000f8             s4 <= 00000000
     371  1.4 0x000000fc             s1 <= e98bdbe0
     373  1.4 0x00000100             s2 <= da6dbdc0
     374  1.4 0x00000104             s3 <= 3f2e2fa0
     375  1.4 0x00000108             s5 <= 00000000
     376  1.4 0x0000010c             t0 <= 00000000
     379  1.4 0x00000110             s1 <= e98bdbe0
     380  1.4 0x00000114             s2 <= da6dbdc0
     381  1.4 0x00000118             s3 <= 3f2e2fa0
     382  1.4 0x0000011c             s5 <= 00000000
     383  1.4 0x00000120             t0 <= 00000000
     384  1.4 0x00000124             s1 <= e98bdbe0
     386  1.4 0x00000128             s2 <= 25924240
     387  1.4 0x0000012c             s3 <= 3f2e2fa0
     388  1.4 0x00000130             t1 <= 00000002
     389  1.4 0x00000134               
     390  1.4 0x00000048             fp <= 3766b800
     391  1.4 0x0000004c             s1 <= fd132800
     392  1.4 0x00000050             s2 <= 00000000
     393  1.4 0x00000054             s3 <= 00000000
     394  1.4 0x00000058             s4 <= 00000000
     395  1.4 0x0000005c             s5 <= f8560000
     396  1.4 0x00000060             fp <= 3479e000
     400  1.4 0x00000064             s2 <= cb862000
     401  1.4 0x00000068             s3 <= 3479e000
     402  1.4 0x0000006c             s4 <= 3479e000
     403  1.4 0x00000070             s5 <= c3dc2000
     404  1.4 0x00000074             fp <= 318d0800
     405  1.4 0x00000078             s2 <= 6606e800
     406  1.4 0x0000007c             s3 <= 05f4e800
     408  1.4 0x00000080             s4 <= 6606e800
     409  1.4 0x00000084             s5 <= 6db0e800
     410  1.4 0x00000088             fp <= 00000000
     414  1.4 0x0000008c             s2 <= 6606e800
     415  1.4 0x00000090             s3 <= 05f4e800
     416  1.4 0x00000094             s4 <= 6606e800
     417  1.4 0x00000098             s5 <= 6db0e800
     418  1.4 0x0000009c             fp <= 00000000
     420  1.4 0x000000a0             s2 <= 99f91800
     422  1.4 0x000000a4             s3 <= 05f4e800
     423  1.4 0x000000a8             s4 <= 6606e800
     424  1.4 0x000000ac             s5 <= 924f1800
     425  1.4 0x000000b0             fp <= fd132800
     426  1.4 0x000000b4             fp <= 631a1000
     427  1.4 0x000000b8             s3 <= 66eef800
     428  1.4 0x000000bc             s6 <= 602d3800
     429  1.4 0x000000c0             s6 <= c6342000
     433  1.4 0x000000c4             s3 <= a0dad800
     434  1.4 0x000000c8             fp <= 602d3800
     435  1.4 0x000000cc             fp <= c6342000
     436  1.4 0x000000d0             fp <= 2c3b0800
     437  1.4 0x000000d4             s3 <= 8ce1d000
     438  1.4 0x000000d8             fp <= 294e3000
     439  1.4 0x000000dc             fp <= 8f551800
     440  1.4 0x000000e0             fp <= f55c0000
     444  1.4 0x000000e4             s3 <= 79bdd000
     445  1.4 0x000000e8             s4 <= 00000000
     449  1.4 0x000000ec             s1 <= fd132800
     450  1.4 0x000000f0             s2 <= 99f91800
     451  1.4 0x000000f4             s3 <= 79bdd000
     452  1.4 0x000000f8             s4 <= 00000000
     454  1.4 0x000000fc             s1 <= fd132800
     456  1.4 0x00000100             s2 <= 6606e800
     457  1.4 0x00000104             s3 <= 79bdd000
     458  1.4 0x00000108             s5 <= 00000000
     459  1.4 0x0000010c             t0 <= 00000000
     462  1.4 0x00000110             s1 <= fd132800
     463  1.4 0x00000114             s2 <= 6606e800
     464  1.4 0x00000118             s3 <= 79bdd000
     465  1.4 0x0000011c             s5 <= 00000000
     466  1.4 0x00000120             t0 <= 00000000
     467  1.4 0x00000124             s1 <= fd132800
     469  1.4 0x00000128             s2 <= 99f91800
     470  1.4 0x0000012c             s3 <= 79bdd000
     471  1.4 0x00000130             t1 <= 00000003
     472  1.4 0x00000134               
     473  1.4 0x00000048             fp <= b3c00000
     474  1.4 0x0000004c             s1 <= 1b800000
     475  1.4 0x00000050             s2 <= 00000000
     476  1.4 0x00000054             s3 <= 00000000
     477  1.4 0x00000058             s4 <= 00000000
     478  1.4 0x0000005c             s5 <= 00000000
     479  1.4 0x00000060             fp <= cf400000
     483  1.4 0x00000064             s2 <= 30c00000
     484  1.4 0x00000068             s3 <= cf400000
     485  1.4 0x0000006c             s4 <= cf400000
     486  1.4 0x00000070             s5 <= 30c00000
     487  1.4 0x00000074             fp <= eac00000
     488  1.4 0x00000078             s2 <= ba000000
     489  1.4 0x0000007c             s3 <= 25800000
     491  1.4 0x00000080             s4 <= ba000000
     492  1.4 0x00000084             s5 <= ba000000
     493  1.4 0x00000088             fp <= 00000000
     497  1.4 0x0000008c             s2 <= ba000000
     498  1.4 0x00000090             s3 <= 25800000
     499  1.4 0x00000094             s4 <= ba000000
     500  1.4 0x00000098             s5 <= ba000000
     501  1.4 0x0000009c             fp <= 00000000
     503  1.4 0x000000a0             s2 <= 46000000
     505  1.4 0x000000a4             s3 <= 25800000
     506  1.4 0x000000a8             s4 <= ba000000
     507  1.4 0x000000ac             s5 <= 46000000
     508  1.4 0x000000b0             fp <= 1b800000
     509  1.4 0x000000b4             fp <= d5800000
     510  1.4 0x000000b8             s3 <= f0000000
     511  1.4 0x000000bc             s6 <= f1000000
     512  1.4 0x000000c0             s6 <= ab000000
     516  1.4 0x000000c4             s3 <= 5b000000
     517  1.4 0x000000c8             fp <= f1000000
     518  1.4 0x000000cc             fp <= ab000000
     519  1.4 0x000000d0             fp <= 65000000
     520  1.4 0x000000d4             s3 <= 3e000000
     521  1.4 0x000000d8             fp <= 80800000
     522  1.4 0x000000dc             fp <= 3a800000
     523  1.4 0x000000e0             fp <= f4800000
     527  1.4 0x000000e4             s3 <= ca800000
     528  1.4 0x000000e8             s4 <= 00000000
     532  1.4 0x000000ec             s1 <= 1b800000
     533  1.4 0x000000f0             s2 <= 46000000
     534  1.4 0x000000f4             s3 <= ca800000
     535  1.4 0x000000f8             s4 <= 00000000
     537  1.4 0x000000fc             s1 <= 1b800000
     539  1.4 0x00000100             s2 <= ba000000
     540  1.4 0x00000104             s3 <= ca800000
     541  1.4 0x00000108             s5 <= 00000000
     542  1.4 0x0000010c             t0 <= 00000000
     545  1.4 0x00000110             s1 <= 1b800000
     546  1.4 0x00000114             s2 <= ba000000
     547  1.4 0x00000118             s3 <= ca800000
     548  1.4 0x0000011c             s5 <= 00000000
     549  1.4 0x00000120             t0 <= 00000000
     550  1.4 0x00000124             s1 <= 1b800000
     552  1.4 0x00000128             s2 <= 46000000
     553  1.4 0x0000012c             s3 <= ca800000
     554  1.4 0x00000130             t1 <= 00000004
     555  1.4 0x00000134               
     556  1.4 0x00000048             fp <= 00000000
     557  1.4 0x0000004c             s1 <= 00000000
     558  1.4 0x00000050             s2 <= 00000000
     559  1.4 0x00000054             s3 <= 00000000
     560  1.4 0x00000058             s4 <= 00000000
     561  1.4 0x0000005c             s5 <= 00000000
     562  1.4 0x00000060             fp <= 00000000
     566  1.4 0x00000064             s2 <= 00000000
     567  1.4 0x00000068             s3 <= 00000000
     568  1.4 0x0000006c             s4 <= 00000000
     569  1.4 0x00000070             s5 <= 00000000
     570  1.4 0x00000074             fp <= 00000000
     571  1.4 0x00000078             s2 <= 00000000
     572  1.4 0x0000007c             s3 <= 00000000
     574  1.4 0x00000080             s4 <= 00000000
     575  1.4 0x00000084             s5 <= 00000000
     576  1.4 0x00000088             fp <= 00000000
     580  1.4 0x0000008c             s2 <= 00000000
     581  1.4 0x00000090             s3 <= 00000000
     582  1.4 0x00000094             s4 <= 00000000
     583  1.4 0x00000098             s5 <= 00000000
     584  1.4 0x0000009c             fp <= 00000000
     586  1.4 0x000000a0             s2 <= 00000000
     588  1.4 0x000000a4             s3 <= 00000000
     589  1.4 0x000000a8             s4 <= 00000000
     590  1.4 0x000000ac             s5 <= 00000000
     591  1.4 0x000000b0             fp <= 00000000
     592  1.4 0x000000b4             fp <= 00000000
     593  1.4 0x000000b8             s3 <= 00000000
     594  1.4 0x000000bc             s6 <= 00000000
     595  1.4 0x000000c0             s6 <= 00000000
     599  1.4 0x000000c4             s3 <= 00000000
     600  1.4 0x000000c8             fp <= 00000000
     601  1.4 0x000000cc             fp <= 00000000
     602  1.4 0x000000d0             fp <= 00000000
     603  1.4 0x000000d4             s3 <= 00000000
     604  1.4 0x000000d8             fp <= 00000000
     605  1.4 0x000000dc             fp <= 00000000
     606  1.4 0x000000e0             fp <= 00000000
     610  1.4 0x000000e4             s3 <= 00000000
     611  1.4 0x000000e8             s4 <= 00000000
     615  1.4 0x000000ec             s1 <= 00000000
     616  1.4 0x000000f0             s2 <= 00000000
     617  1.4 0x000000f4             s3 <= 00000000
     618  1.4 0x000000f8             s4 <= 00000000
     620  1.4 0x000000fc             s1 <= 00000000
     622  1.4 0x00000100             s2 <= 00000000
     623  1.4 0x00000104             s3 <= 00000000
     624  1.4 0x00000108             s5 <= 00000000
     625  1.4 0x0000010c             t0 <= 00000000
     628  1.4 0x00000110             s1 <= 00000000
     629  1.4 0x00000114             s2 <= 00000000
     630  1.4 0x00000118             s3 <= 00000000
     631  1.4 0x0000011c             s5 <= 00000000
     632  1.4 0x00000120             t0 <= 00000000
     633  1.4 0x00000124             s1 <= 00000000
     635  1.4 0x00000128             s2 <= 00000000
     636  1.4 0x0000012c             s3 <= 00000000
     637  1.4 0x00000130             t1 <= 00000005
     638  1.4 0x00000134               
     639  1.4 0x00000048             fp <= 00000000
     640  1.4 0x0000004c             s1 <= 00000000
     641  1.4 0x00000050             s2 <= 00000000
     642  1.4 0x00000054             s3 <= 00000000
     643  1.4 0x00000058             s4 <= 00000000
     644  1.4 0x0000005c             s5 <= 00000000
     645  1.4 0x00000060             fp <= 00000000
     649  1.4 0x00000064             s2 <= 00000000
     650  1.4 0x00000068             s3 <= 00000000
     651  1.4 0x0000006c             s4 <= 00000000
     652  1.4 0x00000070             s5 <= 00000000
     653  1.4 0x00000074             fp <= 00000000
     654  1.4 0x00000078             s2 <= 00000000
     655  1.4 0x0000007c             s3 <= 00000000
     657  1.4 0x00000080             s4 <= 00000000
     658  1.4 0x00000084             s5 <= 00000000
     659  1.4 0x00000088             fp <= 00000000
     663  1.4 0x0000008c             s2 <= 00000000
     664  1.4 0x00000090             s3 <= 00000000
     665  1.4 0x00000094             s4 <= 00000000
     666  1.4 0x00000098             s5 <= 00000000
     667  1.4 0x0000009c             fp <= 00000000
     669  1.4 0x000000a0             s2 <= 00000000
     671  1.4 0x000000a4             s3 <= 00000000
     672  1.4 0x000000a8             s4 <= 00000000
     673  1.4 0x000000ac             s5 <= 00000000
     674  1.4 0x000000b0             fp <= 00000000
     675  1.4 0x000000b4             fp <= 00000000
     676  1.4 0x000000b8             s3 <= 00000000
     677  1.4 0x000000bc             s6 <= 00000000
     678  1.4 0x000000c0             s6 <= 00000000
     682  1.4 0x000000c4             s3 <= 00000000
     683  1.4 0x000000c8             fp <= 00000000
     684  1.4 0x000000cc             fp <= 00000000
     685  1.4 0x000000d0             fp <= 00000000
     686  1.4 0x000000d4             s3 <= 00000000
     687  1.4 0x000000d8             fp <= 00000000
     688  1.4 0x000000dc             fp <= 00000000
     689  1.4 0x000000e0             fp <= 00000000
     693  1.4 0x000000e4             s3 <= 00000000
     694  1.4 0x000000e8             s4 <= 00000000
     698  1.4 0x000000ec             s1 <= 00000000
     699  1.4 0x000000f0             s2 <= 00000000
     700  1.4 0x000000f4             s3 <= 00000000
     701  1.4 0x000000f8             s4 <= 00000000
     703  1.4 0x000000fc             s1 <= 00000000
     705  1.4 0x00000100             s2 <= 00000000
     706  1.4 0x00000104             s3 <= 00000000
     707  1.4 0x00000108             s5 <= 00000000
     708  1.4 0x0000010c             t0 <= 00000000
     711  1.4 0x00000110             s1 <= 00000000
     712  1.4 0x00000114             s2 <= 00000000
     713  1.4 0x00000118             s3 <= 00000000
     714  1.4 0x0000011c             s5 <= 00000000
     715  1.4 0x00000120             t0 <= 00000000
     716  1.4 0x00000124             s1 <= 00000000
     718  1.4 0x00000128             s2 <= 00000000
     719  1.4 0x0000012c             s3 <= 00000000
     720  1.4 0x00000130             t1 <= 00000006
     721  1.4 0x00000134               
     722  1.4 0x00000048             fp <= 00000000
     723  1.4 0x0000004c             s1 <= 00000000
     724  1.4 0x00000050             s2 <= 00000000
     725  1.4 0x00000054             s3 <= 00000000
     726  1.4 0x00000058             s4 <= 00000000
     727  1.4 0x0000005c             s5 <= 00000000
     728  1.3 0x00000060             fp <= 00000000
     732  1.4 0x00000064             s2 <= 00000000
     733  1.4 0x00000068             s3 <= 00000000
     734  1.4 0x0000006c             s4 <= 00000000
     735  1.4 0x00000070             s5 <= 00000000
     736  1.4 0x00000074             fp <= 00000000
     737  1.4 0x00000078             s2 <= 00000000
     738  1.4 0x0000007c             s3 <= 00000000
     740  1.4 0x00000080             s4 <= 00000000
     741  1.4 0x00000084             s5 <= 00000000
     742  1.3 0x00000088             fp <= 00000000
     746  1.4 0x0000008c             s2 <= 00000000
     747  1.4 0x00000090             s3 <= 00000000
     748  1.4 0x00000094             s4 <= 00000000
     749  1.4 0x00000098             s5 <= 00000000
     750  1.4 0x0000009c             fp <= 00000000
     752  1.4 0x000000a0             s2 <= 00000000
     754  1.4 0x000000a4             s3 <= 00000000
     755  1.4 0x000000a8             s4 <= 00000000
     756  1.4 0x000000ac             s5 <= 00000000
     757  1.4 0x000000b0             fp <= 00000000
     758  1.4 0x000000b4             fp <= 00000000
     759  1.4 0x000000b8             s3 <= 00000000
     760  1.3 0x000000bc             s6 <= 00000000
     761  1.3 0x000000c0             s6 <= 00000000
     765  1.4 0x000000c4             s3 <= 00000000
     766  1.4 0x000000c8             fp <= 00000000
     767  1.4 0x000000cc             fp <= 00000000
     768  1.4 0x000000d0             fp <= 00000000
     769  1.4 0x000000d4             s3 <= 00000000
     770  1.3 0x000000d8             fp <= 00000000
     771  1.3 0x000000dc             fp <= 00000000
     772  1.3 0x000000e0             fp <= 00000000
     776  1.4 0x000000e4             s3 <= 00000000
     777  1.4 0x000000e8             s4 <= 00000000
     781  1.4 0x000000ec             s1 <= 00000000
     782  1.4 0x000000f0             s2 <= 00000000
     783  1.4 0x000000f4             s3 <= 00000000
     784  1.4 0x000000f8             s4 <= 00000000
     786  1.4 0x000000fc             s1 <= 00000000
     788  1.4 0x00000100             s2 <= 00000000
     789  1.4 0x00000104             s3 <= 00000000
     790  1.4 0x00000108             s5 <= 00000000
     791  1.4 0x0000010c             t0 <= 00000000
     794  1.4 0x00000110             s1 <= 00000000
     795  1.4 0x00000114             s2 <= 00000000
     796  1.4 0x00000118             s3 <= 00000000
     797  1.4 0x0000011c             s5 <= 00000000
     798  1.4 0x00000120             t0 <= 00000000
     799  1.4 0x00000124             s1 <= 00000000
     801  1.4 0x00000128             s2 <= 00000000
     802  1.4 0x0000012c             s3 <= 00000000
     803  1.4 0x00000130             t1 <= 00000007
     804  1.4 0x00000134               
     805  1.4 0x00000048             fp <= 00000000
     806  1.4 0x0000004c             s1 <= 00000000
     807  1.4 0x00000050             s2 <= 00000000
     808  1.4 0x00000054             s3 <= 00000000
     809  1.3 0x00000058             s4 <= 00000000
     810  1.3 0x0000005c             s5 <= 00000000
     811  1.3 0x00000060             fp <= 00000000
     815  1.4 0x00000064             s2 <= 00000000
     816  1.4 0x00000068             s3 <= 00000000
     817  1.4 0x0000006c             s4 <= 00000000
     818  1.4 0x00000070             s5 <= 00000000
     819  1.3 0x00000074             fp <= 00000000
     820  1.3 0x00000078             s2 <= 00000000
     821  1.3 0x0000007c             s3 <= 00000000
     823  1.3 0x00000080             s4 <= 00000000
     824  1.3 0x00000084             s5 <= 00000000
     825  1.3 0x00000088             fp <= 00000000
     829  1.4 0x0000008c             s2 <= 00000000
     830  1.4 0x00000090             s3 <= 00000000
     831  1.4 0x00000094             s4 <= 00000000
     832  1.4 0x00000098             s5 <= 00000000
     833  1.3 0x0000009c             fp <= 00000000
     835  1.4 0x000000a0             s2 <= 00000000
     837  1.4 0x000000a4             s3 <= 00000000
     838  1.4 0x000000a8             s4 <= 00000000
     839  1.4 0x000000ac             s5 <= 00000000
     840  1.3 0x000000b0             fp <= 00000000
     841  1.3 0x000000b4             fp <= 00000000
     842  1.3 0x000000b8             s3 <= 00000000
     843  1.3 0x000000bc             s6 <= 00000000
     844  1.3 0x000000c0             s6 <= 00000000
     848  1.4 0x000000c4             s3 <= 00000000
     849  1.4 0x000000c8             fp <= 00000000
     850  1.4 0x000000cc             fp <= 00000000
     851  1.3 0x000000d0             fp <= 00000000
     852  1.3 0x000000d4             s3 <= 00000000
     853  1.3 0x000000d8             fp <= 00000000
     854  1.3 0x000000dc             fp <= 00000000
     855  1.3 0x000000e0             fp <= 00000000
     859  1.4 0x000000e4             s3 <= 00000000
     860  1.4 0x000000e8             s4 <= 00000000
     864  1.4 0x000000ec             s1 <= 00000000
     865  1.4 0x000000f0             s2 <= 00000000
     866  1.4 0x000000f4             s3 <= 00000000
     867  1.4 0x000000f8             s4 <= 00000000
     869  1.4 0x000000fc             s1 <= 00000000
     871  1.4 0x00000100             s2 <= 00000000
     872  1.4 0x00000104             s3 <= 00000000
     873  1.4 0x00000108             s5 <= 00000000
     874  1.4 0x0000010c             t0 <= 00000000
     877  1.4 0x00000110             s1 <= 00000000
     878  1.4 0x00000114             s2 <= 00000000
     879  1.4 0x00000118             s3 <= 00000000
     880  1.4 0x0000011c             s5 <= 00000000
     881  1.4 0x00000120             t0 <= 00000000
     882  1.4 0x00000124             s1 <= 00000000
     884  1.4 0x00000128             s2 <= 00000000
     885  1.4 0x0000012c             s3 <= 00000000
     886  1.4 0x00000130             t1 <= 00000008
     887  1.4 0x00000134               
     888  1.4 0x00000048             fp <= 00000000
     889  1.3 0x0000004c             s1 <= 00000000
     890  1.3 0x00000050             s2 <= 00000000
     891  1.3 0x00000054             s3 <= 00000000
     892  1.3 0x00000058             s4 <= 00000000
     893  1.3 0x0000005c             s5 <= 00000000
     894  1.3 0x00000060             fp <= 00000000
     898  1.4 0x00000064             s2 <= 00000000
     899  1.4 0x00000068             s3 <= 00000000
     900  1.3 0x0000006c             s4 <= 00000000
     901  1.3 0x00000070             s5 <= 00000000
     902  1.3 0x00000074             fp <= 00000000
     903  1.3 0x00000078             s2 <= 00000000
     904  1.3 0x0000007c             s3 <= 00000000
     906  1.3 0x00000080             s4 <= 00000000
     907  1.3 0x00000084             s5 <= 00000000
     908  1.3 0x00000088             fp <= 00000000
     912  1.4 0x0000008c             s2 <= 00000000
     913  1.4 0x00000090             s3 <= 00000000
     914  1.3 0x00000094             s4 <= 00000000
     915  1.3 0x00000098             s5 <= 00000000
     916  1.3 0x0000009c             fp <= 00000000
     918  1.3 0x000000a0             s2 <= 00000000
     920  1.4 0x000000a4             s3 <= 00000000
     921  1.3 0x000000a8             s4 <= 00000000
     922  1.3 0x000000ac             s5 <= 00000000
     923  1.3 0x000000b0             fp <= 00000000
     924  1.3 0x000000b4             fp <= 00000000
     925  1.3 0x000000b8             s3 <= 00000000
     926  1.3 0x000000bc             s6 <= 00000000
     927  1.3 0x000000c0             s6 <= 00000000
     931  1.3 0x000000c4             s3 <= 00000000
     932  1.3 0x000000c8             fp <= 00000000
     933  1.3 0x000000cc             fp <= 00000000
     934  1.3 0x000000d0             fp <= 00000000
     935  1.3 0x000000d4             s3 <= 00000000
     936  1.3 0x000000d8             fp <= 00000000
     937  1.3 0x000000dc             fp <= 00000000
     938  1.3 0x000000e0             fp <= 00000000
     942  1.3 0x000000e4             s3 <= 00000000
     943  1.3 0x000000e8             s4 <= 00000000
     947  1.4 0x000000ec             s1 <= 00000000
     948  1.4 0x000000f0             s2 <= 00000000
     949  1.4 0x000000f4             s3 <= 00000000
     950  1.4 0x000000f8             s4 <= 00000000
     952  1.4 0x000000fc             s1 <= 00000000
     954  1.4 0x00000100             s2 <= 00000000
     955  1.4 0x00000104             s3 <= 00000000
     956  1.4 0x00000108             s5 <= 00000000
     957  1.4 0x0000010c             t0 <= 00000000
     960  1.4 0x00000110             s1 <= 00000000
     961  1.4 0x00000114             s2 <= 00000000
     962  1.4 0x00000118             s3 <= 00000000
     963  1.4 0x0000011c             s5 <= 00000000
     964  1.4 0x00000120             t0 <= 00000000
     965  1.4 0x00000124             s1 <= 00000000
     967  1.4 0x00000128             s2 <= 00000000
     968  1.4 0x0000012c             s3 <= 00000000
     969  1.4 0x00000130             t1 <= 00000009
     970  1.3 0x00000134               
     971  1.3 0x00000048             fp <= 00000000
     972  1.3 0x0000004c             s1 <= 00000000
     973  1.3 0x00000050             s2 <= 00000000
     974  1.3 0x00000054             s3 <= 00000000
     975  1.3 0x00000058             s4 <= 00000000
     976  1.3 0x0000005c             s5 <= 00000000
     977  1.3 0x00000060             fp <= 00000000
     981  1.3 0x00000064             s2 <= 00000000
     982  1.3 0x00000068             s3 <= 00000000
     983  1.3 0x0000006c             s4 <= 00000000
     984  1.3 0x00000070             s5 <= 00000000
     985  1.3 0x00000074             fp <= 00000000
     986  1.3 0x00000078             s2 <= 00000000
     987  1.3 0x0000007c             s3 <= 00000000
     989  1.3 0x00000080             s4 <= 00000000
     990  1.3 0x00000084             s5 <= 00000000
     991  1.3 0x00000088             fp <= 00000000
     995  1.3 0x0000008c             s2 <= 00000000
     996  1.3 0x00000090             s3 <= 00000000
     997  1.3 0x00000094             s4 <= 00000000
     998  1.3 0x00000098             s5 <= 00000000
     999  1.3 0x0000009c             fp <= 00000000
    1001  1.3 0x000000a0             s2 <= 00000000
    1003  1.3 0x000000a4             s3 <= 00000000
    1004  1.3 0x000000a8             s4 <= 00000000
    1005  1.3 0x000000ac             s5 <= 00000000
    1006  1.3 0x000000b0             fp <= 00000000
    1007  1.3 0x000000b4             fp <= 00000000
    1008  1.3 0x000000b8             s3 <= 00000000
    1009  1.3 0x000000bc             s6 <= 00000000
    1010  1.3 0x000000c0             s6 <= 00000000
    1014  1.3 0x000000c4             s3 <= 00000000
    1015  1.3 0x000000c8             fp <= 00000000
    1016  1.3 0x000000cc             fp <= 00000000
    1017  1.3 0x000000d0             fp <= 00000000
    1018  1.3 0x000000d4             s3 <= 00000000
    1019  1.3 0x000000d8             fp <= 00000000
    1020  1.3 0x000000dc             fp <= 00000000
    1021  1.3 0x000000e0             fp <= 00000000
    1025  1.3 0x000000e4             s3 <= 00000000
    1026  1.3 0x000000e8             s4 <= 00000000
    1030  1.4 0x000000ec             s1 <= 00000000
    1031  1.4 0x000000f0             s2 <= 00000000
    1032  1.4 0x000000f4             s3 <= 00000000
    1033  1.3 0x000000f8             s4 <= 00000000
    1035  1.4 0x000000fc             s1 <= 00000000
    1037  1.4 0x00000100             s2 <= 00000000
    1038  1.4 0x00000104             s3 <= 00000000
    1039  1.4 0x00000108             s5 <= 00000000
    1040  1.3 0x0000010c             t0 <= 00000000
    1043  1.4 0x00000110             s1 <= 00000000
    1044  1.4 0x00000114             s2 <= 00000000
    1045  1.4 0x00000118             s3 <= 00000000
    1046  1.4 0x0000011c             s5 <= 00000000
    1047  1.3 0x00000120             t0 <= 00000000
    1048  1.3 0x00000124             s1 <= 00000000
    1050  1.3 0x00000128             s2 <= 00000000
    1051  1.3 0x0000012c             s3 <= 00000000
    1052  1.3 0x00000130             t1 <= 0000000a
    1053  1.3 0x00000134               
    1058  1.4 0x00000138             sp <= 00002ffc
    1059  1.4 0x0000013c               
    1064  1.4 0x00000010               
$finish called at time : 21241999 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 9891.336 ; gain = 0.000 ; free physical = 3470 ; free virtual = 19086
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 9891.336 ; gain = 0.000 ; free physical = 3470 ; free virtual = 19086
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 9891.336 ; gain = 0.000 ; free physical = 3470 ; free virtual = 19086
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 9907.344 ; gain = 0.000 ; free physical = 3525 ; free virtual = 19145
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     211  2.3 0x00000020               mem[00000fd4] <= 00000000
     212  2.2 0x00000024             a1 <= 0000000a
     213  2.0 0x00000028             t1 <= 00000000
     214  2.0 0x0000002c             fp <= 000004d2
     215  1.9 0x00000030             s1 <= 00000224
     216  1.8 0x00000034             s2 <= 00001000
     217  1.8 0x00000038             s2 <= 00000911
     218  1.7 0x0000003c             s3 <= 000003b4
     219  1.7 0x00000040             s4 <= 00000306
     220  1.6 0x00000044             s5 <= 000001b0
     221  1.6 0x00000048             fp <= 00136864
     222  1.6 0x0000004c             s1 <= 002192f4
     223  1.5 0x00000050             s2 <= 000b3238
     224  1.5 0x00000054             s3 <= 00051a20
     225  1.5 0x00000058             s4 <= 00000000
     226  1.4 0x0000005c             s5 <= 00000000
     227  1.4 0x00000060             fp <= 0034fb58
     231  1.5 0x00000064             s2 <= ffd636e0
     232  1.5 0x00000068             s3 <= 0031e178
     233  1.5 0x0000006c             s4 <= 0034fb58
     234  1.5 0x00000070             s5 <= ffcb04a8
     235  1.4 0x00000074             fp <= 00568e4c
     236  1.4 0x00000078             s2 <= 0080576c
     238  1.4 0x0000007c             s3 <= 00676f34
     239  1.4 0x00000080             s4 <= 008b89a4
     240  1.4 0x00000084             s5 <= 008b89a4
     241  1.4 0x00000088             fp <= 00000000
     245  1.5 0x0000008c             s2 <= 0080576c
     246  1.5 0x00000090             s3 <= 00676f34
     247  1.4 0x00000094             s4 <= 008b89a4
     248  1.4 0x00000098             s5 <= 008b89a4
     249  1.4 0x0000009c             fp <= 00000000
     252  1.5 0x000000a0             s2 <= ff7fa894
     253  1.4 0x000000a4             s3 <= 00676f34
     254  1.4 0x000000a8             s4 <= 008b89a4
     255  1.4 0x000000ac             s5 <= ff74765c
     256  1.4 0x000000b0             fp <= 002192f4
     257  1.4 0x000000b4             fp <= 00a1ea60
     258  1.4 0x000000b8             s3 <= 00c68554
     259  1.4 0x000000bc             s6 <= 004325e8
[        259] Error: wrong result written. Expected to write 0x00c37d54, but wrote 0x004325e8
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 6183666 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 9907.344 ; gain = 0.000 ; free physical = 3456 ; free virtual = 19081
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 9978.793 ; gain = 0.000 ; free physical = 3439 ; free virtual = 19070
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     211  2.3 0x00000020               mem[00000fd4] <= 00000000
     212  2.2 0x00000024             a1 <= 0000000a
     213  2.0 0x00000028             t1 <= 00000000
     214  2.0 0x0000002c             fp <= 000004d2
     215  1.9 0x00000030             s1 <= 00000224
     216  1.8 0x00000034             s2 <= 00001000
     217  1.8 0x00000038             s2 <= 00000911
     218  1.7 0x0000003c             s3 <= 000003b4
     219  1.7 0x00000040             s4 <= 00000306
     220  1.6 0x00000044             s5 <= 000001b0
     221  1.6 0x00000048             fp <= 00136864
     222  1.6 0x0000004c             s1 <= 002192f4
     223  1.5 0x00000050             s2 <= 000b3238
     224  1.5 0x00000054             s3 <= 00051a20
     225  1.5 0x00000058             s4 <= 00000000
     226  1.4 0x0000005c             s5 <= 00000000
     227  1.4 0x00000060             fp <= 0034fb58
     231  1.5 0x00000064             s2 <= ffd636e0
     232  1.5 0x00000068             s3 <= 0031e178
     233  1.5 0x0000006c             s4 <= 0034fb58
     234  1.5 0x00000070             s5 <= ffcb04a8
     235  1.4 0x00000074             fp <= 00568e4c
     236  1.4 0x00000078             s2 <= 0080576c
     238  1.4 0x0000007c             s3 <= 00676f34
     239  1.4 0x00000080             s4 <= 008b89a4
     240  1.4 0x00000084             s5 <= 008b89a4
     241  1.4 0x00000088             fp <= 00000000
     245  1.5 0x0000008c             s2 <= 0080576c
     246  1.5 0x00000090             s3 <= 00676f34
     247  1.4 0x00000094             s4 <= 008b89a4
     248  1.4 0x00000098             s5 <= 008b89a4
     249  1.4 0x0000009c             fp <= 00000000
     252  1.5 0x000000a0             s2 <= ff7fa894
     253  1.4 0x000000a4             s3 <= 00676f34
     254  1.4 0x000000a8             s4 <= 008b89a4
     255  1.4 0x000000ac             s5 <= ff74765c
     256  1.4 0x000000b0             fp <= 002192f4
     257  1.4 0x000000b4             fp <= 00a1ea60
     258  1.4 0x000000b8             s3 <= 00c68554
     259  1.4 0x000000bc             s6 <= 004325e8
[        259] Error: wrong result written. Expected to write 0x00c37d54, but wrote 0x004325e8
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 6183666 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 9978.793 ; gain = 0.000 ; free physical = 3363 ; free virtual = 18998
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 9986.797 ; gain = 0.000 ; free physical = 3435 ; free virtual = 19075
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
00010 00010 1 1

00010 00010 1 1

00010 00010 1 1

00010 00010 1 1

00010 00010 1 1

     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
00010 00000 0 1

00010 00000 0 1

00010 00000 0 1

     201  3.3 0x00000008             sp <= 00002ffc
00010 00010 1 1

00010 00010 1 1

00010 00010 1 1

     202  2.7 0x0000000c             ra <= 00000010
00010 00010 1 1

00010 00010 1 1

00010 01111 1 1

01111 01110 1 1

01111 01110 1 1

     207  3.2 0x00000014             sp <= 00002fd4
01111 01110 0 1

     208  2.5 0x00000018             a5 <= 00002fd4
01111 00000 0 1

     209  2.3 0x0000001c             a4 <= 0000038f
     211  2.3 0x00000020               mem[00000fd4] <= 00000000
     212  2.2 0x00000024             a1 <= 0000000a
     213  2.0 0x00000028             t1 <= 00000000
10010 10010 1 1

10010 10010 1 1

     214  2.0 0x0000002c             fp <= 000004d2
10010 10010 1 1

     215  1.9 0x00000030             s1 <= 00000224
     216  1.8 0x00000034             s2 <= 00001000
     217  1.8 0x00000038             s2 <= 00000911
     218  1.7 0x0000003c             s3 <= 000003b4
     219  1.7 0x00000040             s4 <= 00000306
     220  1.6 0x00000044             s5 <= 000001b0
     221  1.6 0x00000048             fp <= 00136864
     222  1.6 0x0000004c             s1 <= 002192f4
     223  1.5 0x00000050             s2 <= 000b3238
     224  1.5 0x00000054             s3 <= 00051a20
01000 01000 1 1

10010 01000 1 1

10010 01000 1 1

10010 01000 1 1

     225  1.5 0x00000058             s4 <= 00000000
10010 01000 0 1

     226  1.4 0x0000005c             s5 <= 00000000
10010 01000 0 1

     227  1.4 0x00000060             fp <= 0034fb58
10010 10010 1 1

10011 10011 1 1

10100 10100 1 1

     231  1.5 0x00000064             s2 <= ffd636e0
10101 10101 1 1

     232  1.5 0x00000068             s3 <= 0031e178
01000 01000 1 1

01000 01000 1 1

01000 01000 1 1

01000 01000 1 1

     233  1.5 0x0000006c             s4 <= 0034fb58
01000 10010 1 1

01000 10010 1 1

01000 10010 1 1

01000 10010 1 1

     234  1.5 0x00000070             s5 <= ffcb04a8
01000 10010 0 1

     235  1.4 0x00000074             fp <= 00568e4c
01000 10011 1 1

     236  1.4 0x00000078             s2 <= 0080576c
01000 10100 1 1

01000 10101 1 1

     238  1.4 0x0000007c             s3 <= 00676f34
10010 01000 1 1

10010 01000 1 1

10010 01000 1 1

     239  1.4 0x00000080             s4 <= 008b89a4
10010 01000 0 1

     240  1.4 0x00000084             s5 <= 008b89a4
10010 01000 0 1

     241  1.4 0x00000088             fp <= 00000000
10010 10010 1 1

10011 10011 1 1

10100 10100 1 1

     245  1.5 0x0000008c             s2 <= 0080576c
10101 10101 1 1

     246  1.5 0x00000090             s3 <= 00676f34
01000 01000 1 1

01000 01000 1 1

01000 01000 1 1

     247  1.4 0x00000094             s4 <= 008b89a4
01000 01000 0 1

     248  1.4 0x00000098             s5 <= 008b89a4
01000 01000 0 1

     249  1.4 0x0000009c             fp <= 00000000
01000 10010 1 1

01000 10011 1 1

01000 10100 1 1

     252  1.5 0x000000a0             s2 <= ff7fa894
01000 10101 1 1

     253  1.4 0x000000a4             s3 <= 00676f34
01000 01000 1 1

01000 01000 1 1

01000 01000 1 1

01000 01000 1 1

     254  1.4 0x000000a8             s4 <= 008b89a4
01000 01000 1 1

01000 01000 1 1

01000 01000 1 1

01000 01000 1 1

     255  1.4 0x000000ac             s5 <= ff74765c
01000 10011 1 1

01000 10011 1 1

01000 10011 1 1

01000 10011 1 1

     256  1.4 0x000000b0             fp <= 002192f4
01000 10110 1 1

10110 10110 1 1

10110 10110 1 1

10110 10110 1 1

     257  1.4 0x000000b4             fp <= 00a1ea60
10110 10110 1 1

10011 10110 1 1

10011 10110 1 1

10011 10110 1 1

     258  1.4 0x000000b8             s3 <= 00c68554
10011 10011 1 1

     259  1.4 0x000000bc             s6 <= 004325e8
[        259] Error: wrong result written. Expected to write 0x00c37d54, but wrote 0x004325e8
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 6183666 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 9986.797 ; gain = 0.000 ; free physical = 3358 ; free virtual = 19006
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 10013.805 ; gain = 0.000 ; free physical = 3415 ; free virtual = 19068
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
00010 00010 1 1

00010 xxxxx 0 1

00010 00010 1 1

00010 xxxxx 0 1

00010 00010 1 1

00010 xxxxx 0 1

00010 00010 1 1

00010 xxxxx 0 1

00010 00010 1 1

00010 00010 1 1

     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
00010 00000 0 1

00010 00010 1 1

00010 00000 0 1

00010 00010 1 1

00010 00000 0 1

00010 00010 1 1

     201  3.3 0x00000008             sp <= 00002ffc
00010 00010 1 1

00010 00001 1 1

00010 00010 1 1

00010 00001 1 1

00010 00010 1 1

00010 00001 1 1

     202  2.7 0x0000000c             ra <= 00000010
00010 00010 1 1

00010 00001 0 1

00010 00010 1 1

00010 00001 0 1

00010 01111 1 1

00010 00001 0 1

01111 01110 1 1

01111 00010 1 1

01111 01110 1 1

01111 00010 1 1

     207  3.2 0x00000014             sp <= 00002fd4
01111 01110 0 1

01111 01111 1 1

     208  2.5 0x00000018             a5 <= 00002fd4
01111 00000 0 1

01111 01110 1 1

     209  2.3 0x0000001c             a4 <= 0000038f
     211  2.3 0x00000020               mem[00000fd4] <= 00000000
     212  2.2 0x00000024             a1 <= 0000000a
     213  2.0 0x00000028             t1 <= 00000000
10010 10010 1 1

10010 01000 1 1

10010 10010 1 1

10010 01000 1 1

     214  2.0 0x0000002c             fp <= 000004d2
10010 10010 1 1

10010 01001 1 1

     215  1.9 0x00000030             s1 <= 00000224
     216  1.8 0x00000034             s2 <= 00001000
     217  1.8 0x00000038             s2 <= 00000911
     218  1.7 0x0000003c             s3 <= 000003b4
     219  1.7 0x00000040             s4 <= 00000306
     220  1.6 0x00000044             s5 <= 000001b0
     221  1.6 0x00000048             fp <= 00136864
     222  1.6 0x0000004c             s1 <= 002192f4
     223  1.5 0x00000050             s2 <= 000b3238
     224  1.5 0x00000054             s3 <= 00051a20
01000 01000 1 1

01000 10100 1 1

10010 01000 1 1

10010 10100 1 1

10010 01000 1 1

10010 10100 1 1

10010 01000 1 1

10010 10100 1 1

     225  1.5 0x00000058             s4 <= 00000000
10010 01000 0 1

10010 10101 1 1

     226  1.4 0x0000005c             s5 <= 00000000
10010 01000 0 1

10010 01000 1 1

     227  1.4 0x00000060             fp <= 0034fb58
10010 10010 1 1

10010 01000 0 1

10011 10011 1 1

10011 01000 0 1

10100 10100 1 1

10100 10010 1 1

     231  1.5 0x00000064             s2 <= ffd636e0
10101 10101 1 1

10101 10011 1 1

     232  1.5 0x00000068             s3 <= 0031e178
01000 01000 1 1

01000 10100 1 1

01000 01000 1 1

01000 10100 1 1

01000 01000 1 1

01000 10100 1 1

01000 01000 1 1

01000 10100 1 1

     233  1.5 0x0000006c             s4 <= 0034fb58
01000 10010 1 1

01000 10101 1 1

01000 10010 1 1

01000 10101 1 1

01000 10010 1 1

01000 10101 1 1

01000 10010 1 1

01000 10101 1 1

     234  1.5 0x00000070             s5 <= ffcb04a8
01000 10010 0 1

01000 01000 1 1

     235  1.4 0x00000074             fp <= 00568e4c
01000 10011 1 1

01000 10010 1 1

     236  1.4 0x00000078             s2 <= 0080576c
01000 10100 1 1

01000 10010 0 1

01000 10101 1 1

01000 10011 1 1

     238  1.4 0x0000007c             s3 <= 00676f34
10010 01000 1 1

10010 10100 1 1

10010 01000 1 1

10010 10100 1 1

10010 01000 1 1

10010 10100 1 1

     239  1.4 0x00000080             s4 <= 008b89a4
10010 01000 0 1

10010 10101 1 1

     240  1.4 0x00000084             s5 <= 008b89a4
10010 01000 0 1

10010 01000 1 1

     241  1.4 0x00000088             fp <= 00000000
10010 10010 1 1

10010 01000 0 1

10011 10011 1 1

10011 01000 0 1

10100 10100 1 1

10100 10010 1 1

     245  1.5 0x0000008c             s2 <= 0080576c
10101 10101 1 1

10101 10011 1 1

     246  1.5 0x00000090             s3 <= 00676f34
01000 01000 1 1

01000 10100 1 1

01000 01000 1 1

01000 10100 1 1

01000 01000 1 1

01000 10100 1 1

     247  1.4 0x00000094             s4 <= 008b89a4
01000 01000 0 1

01000 10101 1 1

     248  1.4 0x00000098             s5 <= 008b89a4
01000 01000 0 1

01000 01000 1 1

     249  1.4 0x0000009c             fp <= 00000000
01000 10010 1 1

01000 01000 0 1

01000 10011 1 1

01000 01000 0 1

01000 10100 1 1

01000 10010 1 1

     252  1.5 0x000000a0             s2 <= ff7fa894
01000 10101 1 1

01000 10011 1 1

     253  1.4 0x000000a4             s3 <= 00676f34
01000 01000 1 1

01000 10100 1 1

01000 01000 1 1

01000 10100 1 1

01000 01000 1 1

01000 10100 1 1

01000 01000 1 1

01000 10100 1 1

     254  1.4 0x000000a8             s4 <= 008b89a4
01000 01000 1 1

01000 10101 1 1

01000 01000 1 1

01000 10101 1 1

01000 01000 1 1

01000 10101 1 1

01000 01000 1 1

01000 10101 1 1

     255  1.4 0x000000ac             s5 <= ff74765c
01000 10011 1 1

01000 01000 1 1

01000 10011 1 1

01000 01000 1 1

01000 10011 1 1

01000 01000 1 1

01000 10011 1 1

01000 01000 1 1

     256  1.4 0x000000b0             fp <= 002192f4
01000 10110 1 1

01000 01000 1 1

10110 10110 1 1

10110 01000 1 1

10110 10110 1 1

10110 01000 1 1

10110 10110 1 1

10110 01000 1 1

     257  1.4 0x000000b4             fp <= 00a1ea60
10110 10110 1 1

10110 10011 1 1

10011 10110 1 1

10011 10011 1 1

10011 10110 1 1

10011 10011 1 1

10011 10110 1 1

10011 10011 1 1

     258  1.4 0x000000b8             s3 <= 00c68554
10011 10011 1 1

10011 10110 1 1

     259  1.4 0x000000bc             s6 <= 004325e8
[        259] Error: wrong result written. Expected to write 0x00c37d54, but wrote 0x004325e8
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 6183666 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 10013.805 ; gain = 0.000 ; free physical = 3341 ; free virtual = 19002
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 10013.805 ; gain = 0.000 ; free physical = 3336 ; free virtual = 18999
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
A 00010 00010 1 1

B 00010 xxxxx 0 1

A 00010 00010 1 1

B 00010 xxxxx 0 1

A 00010 00010 1 1

B 00010 xxxxx 0 1

A 00010 00010 1 1

B 00010 xxxxx 0 1

A 00010 00010 1 1

B 00010 00010 1 1

     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
A 00010 00000 0 1

B 00010 00010 1 1

A 00010 00000 0 1

B 00010 00010 1 1

A 00010 00000 0 1

B 00010 00010 1 1

     201  3.3 0x00000008             sp <= 00002ffc
A 00010 00010 1 1

B 00010 00001 1 1

A 00010 00010 1 1

B 00010 00001 1 1

A 00010 00010 1 1

B 00010 00001 1 1

     202  2.7 0x0000000c             ra <= 00000010
A 00010 00010 1 1

B 00010 00001 0 1

A 00010 00010 1 1

B 00010 00001 0 1

A 00010 01111 1 1

B 00010 00001 0 1

A 01111 01110 1 1

B 01111 00010 1 1

A 01111 01110 1 1

B 01111 00010 1 1

     207  3.2 0x00000014             sp <= 00002fd4
A 01111 01110 0 1

B 01111 01111 1 1

     208  2.5 0x00000018             a5 <= 00002fd4
A 01111 00000 0 1

B 01111 01110 1 1

     209  2.3 0x0000001c             a4 <= 0000038f
     211  2.3 0x00000020               mem[00000fd4] <= 00000000
     212  2.2 0x00000024             a1 <= 0000000a
     213  2.0 0x00000028             t1 <= 00000000
A 10010 10010 1 1

B 10010 01000 1 1

A 10010 10010 1 1

B 10010 01000 1 1

     214  2.0 0x0000002c             fp <= 000004d2
A 10010 10010 1 1

B 10010 01001 1 1

     215  1.9 0x00000030             s1 <= 00000224
     216  1.8 0x00000034             s2 <= 00001000
     217  1.8 0x00000038             s2 <= 00000911
     218  1.7 0x0000003c             s3 <= 000003b4
     219  1.7 0x00000040             s4 <= 00000306
     220  1.6 0x00000044             s5 <= 000001b0
     221  1.6 0x00000048             fp <= 00136864
     222  1.6 0x0000004c             s1 <= 002192f4
     223  1.5 0x00000050             s2 <= 000b3238
     224  1.5 0x00000054             s3 <= 00051a20
A 01000 01000 1 1

B 01000 10100 1 1

A 10010 01000 1 1

B 10010 10100 1 1

A 10010 01000 1 1

B 10010 10100 1 1

A 10010 01000 1 1

B 10010 10100 1 1

     225  1.5 0x00000058             s4 <= 00000000
A 10010 01000 0 1

B 10010 10101 1 1

     226  1.4 0x0000005c             s5 <= 00000000
A 10010 01000 0 1

B 10010 01000 1 1

     227  1.4 0x00000060             fp <= 0034fb58
A 10010 10010 1 1

B 10010 01000 0 1

A 10011 10011 1 1

B 10011 01000 0 1

A 10100 10100 1 1

B 10100 10010 1 1

     231  1.5 0x00000064             s2 <= ffd636e0
A 10101 10101 1 1

B 10101 10011 1 1

     232  1.5 0x00000068             s3 <= 0031e178
A 01000 01000 1 1

B 01000 10100 1 1

A 01000 01000 1 1

B 01000 10100 1 1

A 01000 01000 1 1

B 01000 10100 1 1

A 01000 01000 1 1

B 01000 10100 1 1

     233  1.5 0x0000006c             s4 <= 0034fb58
A 01000 10010 1 1

B 01000 10101 1 1

A 01000 10010 1 1

B 01000 10101 1 1

A 01000 10010 1 1

B 01000 10101 1 1

A 01000 10010 1 1

B 01000 10101 1 1

     234  1.5 0x00000070             s5 <= ffcb04a8
A 01000 10010 0 1

B 01000 01000 1 1

     235  1.4 0x00000074             fp <= 00568e4c
A 01000 10011 1 1

B 01000 10010 1 1

     236  1.4 0x00000078             s2 <= 0080576c
A 01000 10100 1 1

B 01000 10010 0 1

A 01000 10101 1 1

B 01000 10011 1 1

     238  1.4 0x0000007c             s3 <= 00676f34
A 10010 01000 1 1

B 10010 10100 1 1

A 10010 01000 1 1

B 10010 10100 1 1

A 10010 01000 1 1

B 10010 10100 1 1

     239  1.4 0x00000080             s4 <= 008b89a4
A 10010 01000 0 1

B 10010 10101 1 1

     240  1.4 0x00000084             s5 <= 008b89a4
A 10010 01000 0 1

B 10010 01000 1 1

     241  1.4 0x00000088             fp <= 00000000
A 10010 10010 1 1

B 10010 01000 0 1

A 10011 10011 1 1

B 10011 01000 0 1

A 10100 10100 1 1

B 10100 10010 1 1

     245  1.5 0x0000008c             s2 <= 0080576c
A 10101 10101 1 1

B 10101 10011 1 1

     246  1.5 0x00000090             s3 <= 00676f34
A 01000 01000 1 1

B 01000 10100 1 1

A 01000 01000 1 1

B 01000 10100 1 1

A 01000 01000 1 1

B 01000 10100 1 1

     247  1.4 0x00000094             s4 <= 008b89a4
A 01000 01000 0 1

B 01000 10101 1 1

     248  1.4 0x00000098             s5 <= 008b89a4
A 01000 01000 0 1

B 01000 01000 1 1

     249  1.4 0x0000009c             fp <= 00000000
A 01000 10010 1 1

B 01000 01000 0 1

A 01000 10011 1 1

B 01000 01000 0 1

A 01000 10100 1 1

B 01000 10010 1 1

     252  1.5 0x000000a0             s2 <= ff7fa894
A 01000 10101 1 1

B 01000 10011 1 1

     253  1.4 0x000000a4             s3 <= 00676f34
A 01000 01000 1 1

B 01000 10100 1 1

A 01000 01000 1 1

B 01000 10100 1 1

A 01000 01000 1 1

B 01000 10100 1 1

A 01000 01000 1 1

B 01000 10100 1 1

     254  1.4 0x000000a8             s4 <= 008b89a4
A 01000 01000 1 1

B 01000 10101 1 1

A 01000 01000 1 1

B 01000 10101 1 1

A 01000 01000 1 1

B 01000 10101 1 1

A 01000 01000 1 1

B 01000 10101 1 1

     255  1.4 0x000000ac             s5 <= ff74765c
A 01000 10011 1 1

B 01000 01000 1 1

A 01000 10011 1 1

B 01000 01000 1 1

A 01000 10011 1 1

B 01000 01000 1 1

A 01000 10011 1 1

B 01000 01000 1 1

     256  1.4 0x000000b0             fp <= 002192f4
A 01000 10110 1 1

B 01000 01000 1 1

A 10110 10110 1 1

B 10110 01000 1 1

A 10110 10110 1 1

B 10110 01000 1 1

A 10110 10110 1 1

B 10110 01000 1 1

     257  1.4 0x000000b4             fp <= 00a1ea60
A 10110 10110 1 1

B 10110 10011 1 1

A 10011 10110 1 1

B 10011 10011 1 1

A 10011 10110 1 1

B 10011 10011 1 1

A 10011 10110 1 1

B 10011 10011 1 1

     258  1.4 0x000000b8             s3 <= 00c68554
A 10011 10011 1 1

B 10011 10110 1 1

     259  1.4 0x000000bc             s6 <= 004325e8
[        259] Error: wrong result written. Expected to write 0x00c37d54, but wrote 0x004325e8
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 6183666 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 10013.805 ; gain = 0.000 ; free physical = 3312 ; free virtual = 18975
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 10049.828 ; gain = 0.000 ; free physical = 3360 ; free virtual = 19032
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
A 00010 00010 1 1

B 00010 xxxxx 0 1

A 00010 00010 1 1

B 00010 xxxxx 0 1

A 00010 00010 1 1

B 00010 xxxxx 0 1

A 00010 00010 1 1

B 00010 xxxxx 0 1

A 00010 00010 1 1

B 00010 00010 1 1

     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
A 00010 00000 0 1

B 00010 00010 1 1

A 00010 00000 0 1

B 00010 00010 1 1

A 00010 00000 0 1

B 00010 00010 1 1

     201  3.3 0x00000008             sp <= 00002ffc
A 00010 00010 1 1

B 00010 00001 1 1

A 00010 00010 1 1

B 00010 00001 1 1

A 00010 00010 1 1

B 00010 00001 1 1

     202  2.7 0x0000000c             ra <= 00000010
A 00010 00010 1 1

B 00010 00001 0 1

A 00010 00010 1 1

B 00010 00001 0 1

A 00010 01111 1 1

B 00010 00001 0 1

A 01111 01110 1 1

B 01111 00010 1 1

A 01111 01110 1 1

B 01111 00010 1 1

     207  3.2 0x00000014             sp <= 00002fd4
A 01111 01110 0 1

B 01111 01111 1 1

     208  2.5 0x00000018             a5 <= 00002fd4
A 01111 00000 0 1

B 01111 01110 1 1

     209  2.3 0x0000001c             a4 <= 0000038f
     211  2.3 0x00000020               mem[00000fd4] <= 00000000
     212  2.2 0x00000024             a1 <= 0000000a
     213  2.0 0x00000028             t1 <= 00000000
A 10010 10010 1 1

B 10010 01000 1 1

A 10010 10010 1 1

B 10010 01000 1 1

     214  2.0 0x0000002c             fp <= 000004d2
A 10010 10010 1 1

B 10010 01001 1 1

     215  1.9 0x00000030             s1 <= 00000224
     216  1.8 0x00000034             s2 <= 00001000
     217  1.8 0x00000038             s2 <= 00000911
     218  1.7 0x0000003c             s3 <= 000003b4
     219  1.7 0x00000040             s4 <= 00000306
     220  1.6 0x00000044             s5 <= 000001b0
     221  1.6 0x00000048             fp <= 00136864
     222  1.6 0x0000004c             s1 <= 002192f4
     223  1.5 0x00000050             s2 <= 000b3238
     224  1.5 0x00000054             s3 <= 00051a20
A 01000 01000 1 1

B 01000 10100 1 1

A 10010 01000 1 1

B 10010 10100 1 1

A 10010 01000 1 1

B 10010 10100 1 1

A 10010 01000 1 1

B 10010 10100 1 1

     225  1.5 0x00000058             s4 <= 00000000
A 10010 01000 0 1

B 10010 10101 1 1

     226  1.4 0x0000005c             s5 <= 00000000
A 10010 01000 0 1

B 10010 01000 1 1

     227  1.4 0x00000060             fp <= 0034fb58
A 10010 10010 1 1

B 10010 01000 0 1

A 10011 10011 1 1

B 10011 01000 0 1

A 10100 10100 1 1

B 10100 10010 1 1

     231  1.5 0x00000064             s2 <= ffd636e0
A 10101 10101 1 1

B 10101 10011 1 1

     232  1.5 0x00000068             s3 <= 0031e178
A 01000 01000 1 1

B 01000 10100 1 1

A 01000 01000 1 1

B 01000 10100 1 1

A 01000 01000 1 1

B 01000 10100 1 1

A 01000 01000 1 1

B 01000 10100 1 1

     233  1.5 0x0000006c             s4 <= 0034fb58
A 01000 10010 1 1

B 01000 10101 1 1

A 01000 10010 1 1

B 01000 10101 1 1

A 01000 10010 1 1

B 01000 10101 1 1

A 01000 10010 1 1

B 01000 10101 1 1

     234  1.5 0x00000070             s5 <= ffcb04a8
A 01000 10010 0 1

B 01000 01000 1 1

     235  1.4 0x00000074             fp <= 00568e4c
A 01000 10011 1 1

B 01000 10010 1 1

     236  1.4 0x00000078             s2 <= 0080576c
A 01000 10100 1 1

B 01000 10010 0 1

A 01000 10101 1 1

B 01000 10011 1 1

     238  1.4 0x0000007c             s3 <= 00676f34
A 10010 01000 1 1

B 10010 10100 1 1

A 10010 01000 1 1

B 10010 10100 1 1

A 10010 01000 1 1

B 10010 10100 1 1

     239  1.4 0x00000080             s4 <= 008b89a4
A 10010 01000 0 1

B 10010 10101 1 1

     240  1.4 0x00000084             s5 <= 008b89a4
A 10010 01000 0 1

B 10010 01000 1 1

     241  1.4 0x00000088             fp <= 00000000
A 10010 10010 1 1

B 10010 01000 0 1

A 10011 10011 1 1

B 10011 01000 0 1

A 10100 10100 1 1

B 10100 10010 1 1

     245  1.5 0x0000008c             s2 <= 0080576c
A 10101 10101 1 1

B 10101 10011 1 1

     246  1.5 0x00000090             s3 <= 00676f34
A 01000 01000 1 1

B 01000 10100 1 1

A 01000 01000 1 1

B 01000 10100 1 1

A 01000 01000 1 1

B 01000 10100 1 1

     247  1.4 0x00000094             s4 <= 008b89a4
A 01000 01000 0 1

B 01000 10101 1 1

     248  1.4 0x00000098             s5 <= 008b89a4
A 01000 01000 0 1

B 01000 01000 1 1

     249  1.4 0x0000009c             fp <= 00000000
A 01000 10010 1 1

B 01000 01000 0 1

A 01000 10011 1 1

B 01000 01000 0 1

A 01000 10100 1 1

B 01000 10010 1 1

     252  1.5 0x000000a0             s2 <= ff7fa894
A 01000 10101 1 1

B 01000 10011 1 1

     253  1.4 0x000000a4             s3 <= 00676f34
A 01000 01000 1 1

B 01000 10100 1 1

A 01000 01000 1 1

B 01000 10100 1 1

A 01000 01000 1 1

B 01000 10100 1 1

A 01000 01000 1 1

B 01000 10100 1 1

     254  1.4 0x000000a8             s4 <= 008b89a4
A 01000 01000 1 1

B 01000 10101 1 1

A 01000 01000 1 1

B 01000 10101 1 1

A 01000 01000 1 1

B 01000 10101 1 1

A 01000 01000 1 1

B 01000 10101 1 1

     255  1.4 0x000000ac             s5 <= ff74765c
A 01000 10011 1 1

B 01000 01000 1 1

A 01000 10011 1 1

B 01000 01000 1 1

A 01000 10011 1 1

B 01000 01000 1 1

A 01000 10011 1 1

B 01000 01000 1 1

     256  1.4 0x000000b0             fp <= 002192f4
A 01000 10110 1 1

B 01000 01000 1 1

A 10110 10110 1 1

B 10110 01000 1 1

A 10110 10110 1 1

B 10110 01000 1 1

A 10110 10110 1 1

B 10110 01000 1 1

     257  1.4 0x000000b4             fp <= 00a1ea60
A 10110 10110 1 1

B 10110 10011 1 1

A 10011 10110 1 1

B 10011 10011 1 1

A 10011 10110 1 1

B 10011 10011 1 1

A 10011 10110 1 1

B 10011 10011 1 1

     258  1.4 0x000000b8             s3 <= 00c68554
A 10011 10011 1 1

B 10011 10110 1 1

     259  1.4 0x000000bc             s6 <= 004325e8
[        259] Error: wrong result written. Expected to write 0x00c37d54, but wrote 0x004325e8
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 6183666 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 10049.828 ; gain = 0.000 ; free physical = 3291 ; free virtual = 18973
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 10049.828 ; gain = 0.000 ; free physical = 3351 ; free virtual = 19034
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     202 11.0 0x00000004             sp <= 00003000
     205  7.0 0x00000008             sp <= 00002ffc
     206  5.0 0x0000000c             ra <= 00000010
     211  5.2 0x00000014             sp <= 00002fd4
     214  4.8 0x00000018             a5 <= 00002fd4
     215  4.1 0x0000001c             a4 <= 0000038f
     217  3.8 0x00000020               mem[00000fd4] <= 00000000
     218  3.5 0x00000024             a1 <= 0000000a
     219  3.2 0x00000028             t1 <= 00000000
     220  3.0 0x0000002c             fp <= 000004d2
     221  2.8 0x00000030             s1 <= 00000224
     222  2.6 0x00000034             s2 <= 00001000
     225  2.5 0x00000038             s2 <= 00000911
     226  2.4 0x0000003c             s3 <= 000003b4
     227  2.3 0x00000040             s4 <= 00000306
     228  2.2 0x00000044             s5 <= 000001b0
     229  2.2 0x00000048             fp <= 00136864
     230  2.1 0x0000004c             s1 <= 002192f4
     231  2.1 0x00000050             s2 <= 000b3238
     232  2.0 0x00000054             s3 <= 00051a20
     233  2.0 0x00000058             s4 <= 00000000
     234  1.9 0x0000005c             s5 <= 00000000
     235  1.9 0x00000060             fp <= 0034fb58
     239  2.0 0x00000064             s2 <= ffd636e0
     240  1.9 0x00000068             s3 <= 0031e178
     241  1.9 0x0000006c             s4 <= 0034fb58
     242  1.8 0x00000070             s5 <= ffcb04a8
     243  1.8 0x00000074             fp <= 00568e4c
     246  1.9 0x00000078             s2 <= 0080576c
     247  1.8 0x0000007c             s3 <= 00676f34
     248  1.8 0x00000080             s4 <= 008b89a4
     249  1.8 0x00000084             s5 <= 008b89a4
     250  1.7 0x00000088             fp <= 00000000
     254  1.8 0x0000008c             s2 <= 0080576c
     255  1.8 0x00000090             s3 <= 00676f34
     256  1.8 0x00000094             s4 <= 008b89a4
     257  1.8 0x00000098             s5 <= 008b89a4
     258  1.7 0x0000009c             fp <= 00000000
     261  1.8 0x000000a0             s2 <= ff7fa894
     262  1.8 0x000000a4             s3 <= 00676f34
     263  1.7 0x000000a8             s4 <= 008b89a4
     264  1.7 0x000000ac             s5 <= ff74765c
     265  1.7 0x000000b0             fp <= 002192f4
     268  1.7 0x000000b4             fp <= 00a1ea60
     271  1.8 0x000000b8             s3 <= 00c68554
     272  1.7 0x000000bc             s6 <= 00c37d54
     275  1.8 0x000000c0             s6 <= 0143d4c0
     279  1.8 0x000000c4             s3 <= 01855194
     280  1.8 0x000000c8             fp <= 00c37d54
     283  1.8 0x000000cc             fp <= 0143d4c0
     286  1.8 0x000000d0             fp <= 01cf5e64
     289  1.9 0x000000d4             s3 <= 004a0ff0
     290  1.8 0x000000d8             fp <= 01f0f158
     293  1.9 0x000000dc             fp <= 027148c4
     296  1.9 0x000000e0             fp <= 02fcd268
     300  1.9 0x000000e4             s3 <= 02b6dd98
     301  1.9 0x000000e8             s4 <= 00000000
     305  1.9 0x000000ec             s1 <= 002192f4
     306  1.9 0x000000f0             s2 <= ff7fa894
     307  1.9 0x000000f4             s3 <= 02b6dd98
     308  1.9 0x000000f8             s4 <= 00000000
     311  1.9 0x000000fc             s1 <= 002192f4
     312  1.9 0x00000100             s2 <= 0080576c
     313  1.9 0x00000104             s3 <= 02b6dd98
     314  1.9 0x00000108             s5 <= 00000000
     315  1.8 0x0000010c             t0 <= 00000000
     318  1.9 0x00000110             s1 <= 002192f4
     319  1.9 0x00000114             s2 <= 0080576c
     320  1.9 0x00000118             s3 <= 02b6dd98
     321  1.8 0x0000011c             s5 <= 00000000
     322  1.8 0x00000120             t0 <= 00000000
     324  1.8 0x00000124             s1 <= 002192f4
     325  1.8 0x00000128             s2 <= ff7fa894
     326  1.8 0x0000012c             s3 <= 02b6dd98
     327  1.8 0x00000130             t1 <= 00000001
     330  1.8 0x00000134               
     335  1.8 0x00000048             fp <= 0ee51510
     336  1.8 0x0000004c             s1 <= e98bdbe0
     337  1.8 0x00000050             s2 <= 00000000
     338  1.8 0x00000054             s3 <= 00000000
     339  1.8 0x00000058             s4 <= 00000000
     340  1.8 0x0000005c             s5 <= 74710c00
     341  1.8 0x00000060             fp <= f870f0f0
     345  1.8 0x00000064             s2 <= 078f0f10
     346  1.8 0x00000068             s3 <= f870f0f0
     347  1.8 0x0000006c             s4 <= f870f0f0
     348  1.8 0x00000070             s5 <= 7c001b10
     349  1.8 0x00000074             fp <= e1fcccd0
     352  1.8 0x00000078             s2 <= da6dbdc0
     353  1.8 0x0000007c             s3 <= 198c3c20
     354  1.8 0x00000080             s4 <= da6dbdc0
     355  1.8 0x00000084             s5 <= 65fcb1c0
     356  1.7 0x00000088             fp <= 00000000
     360  1.8 0x0000008c             s2 <= da6dbdc0
     361  1.8 0x00000090             s3 <= 198c3c20
     362  1.8 0x00000094             s4 <= da6dbdc0
     363  1.7 0x00000098             s5 <= 65fcb1c0
     364  1.7 0x0000009c             fp <= 00000000
     367  1.8 0x000000a0             s2 <= 25924240
     368  1.7 0x000000a4             s3 <= 198c3c20
     369  1.7 0x000000a8             s4 <= da6dbdc0
     370  1.7 0x000000ac             s5 <= 9a034e40
     371  1.7 0x000000b0             fp <= e98bdbe0
     374  1.7 0x000000b4             fp <= c3f999a0
     377  1.7 0x000000b8             s3 <= da75a580
     378  1.7 0x000000bc             s6 <= ad857580
     381  1.7 0x000000c0             s6 <= 87f33340
     385  1.8 0x000000c4             s3 <= 5d8696c0
     386  1.8 0x000000c8             fp <= ad857580
     389  1.8 0x000000cc             fp <= 87f33340
     392  1.8 0x000000d0             fp <= 6260f100
     395  1.8 0x000000d4             s3 <= 3fe667c0
     396  1.8 0x000000d8             fp <= 4beccce0
     399  1.8 0x000000dc             fp <= 265a8aa0
     402  1.8 0x000000e0             fp <= 00c84860
     406  1.8 0x000000e4             s3 <= 3f2e2fa0
     407  1.8 0x000000e8             s4 <= 00000000
     411  1.8 0x000000ec             s1 <= e98bdbe0
     412  1.8 0x000000f0             s2 <= 25924240
     413  1.8 0x000000f4             s3 <= 3f2e2fa0
     414  1.8 0x000000f8             s4 <= 00000000
     417  1.8 0x000000fc             s1 <= e98bdbe0
     418  1.8 0x00000100             s2 <= da6dbdc0
     419  1.8 0x00000104             s3 <= 3f2e2fa0
     420  1.8 0x00000108             s5 <= 00000000
     421  1.8 0x0000010c             t0 <= 00000000
     424  1.8 0x00000110             s1 <= e98bdbe0
     425  1.8 0x00000114             s2 <= da6dbdc0
     426  1.8 0x00000118             s3 <= 3f2e2fa0
     427  1.8 0x0000011c             s5 <= 00000000
     428  1.8 0x00000120             t0 <= 00000000
     430  1.8 0x00000124             s1 <= e98bdbe0
     431  1.8 0x00000128             s2 <= 25924240
     432  1.8 0x0000012c             s3 <= 3f2e2fa0
     433  1.8 0x00000130             t1 <= 00000002
     436  1.8 0x00000134               
     437  1.8 0x00000048             fp <= 3766b800
     438  1.8 0x0000004c             s1 <= fd132800
     439  1.8 0x00000050             s2 <= 00000000
     440  1.7 0x00000054             s3 <= 00000000
     441  1.7 0x00000058             s4 <= 00000000
     442  1.7 0x0000005c             s5 <= f8560000
     443  1.7 0x00000060             fp <= 3479e000
     447  1.7 0x00000064             s2 <= cb862000
     448  1.7 0x00000068             s3 <= 3479e000
     449  1.7 0x0000006c             s4 <= 3479e000
     450  1.7 0x00000070             s5 <= c3dc2000
     451  1.7 0x00000074             fp <= 318d0800
     454  1.7 0x00000078             s2 <= 6606e800
     455  1.7 0x0000007c             s3 <= 05f4e800
     456  1.7 0x00000080             s4 <= 6606e800
     457  1.7 0x00000084             s5 <= 6db0e800
     458  1.7 0x00000088             fp <= 00000000
     462  1.7 0x0000008c             s2 <= 6606e800
     463  1.7 0x00000090             s3 <= 05f4e800
     464  1.7 0x00000094             s4 <= 6606e800
     465  1.7 0x00000098             s5 <= 6db0e800
     466  1.7 0x0000009c             fp <= 00000000
     469  1.7 0x000000a0             s2 <= 99f91800
     470  1.7 0x000000a4             s3 <= 05f4e800
     471  1.7 0x000000a8             s4 <= 6606e800
     472  1.7 0x000000ac             s5 <= 924f1800
     473  1.7 0x000000b0             fp <= fd132800
     476  1.7 0x000000b4             fp <= 631a1000
     479  1.7 0x000000b8             s3 <= 66eef800
     480  1.7 0x000000bc             s6 <= 602d3800
     483  1.7 0x000000c0             s6 <= c6342000
     487  1.7 0x000000c4             s3 <= a0dad800
     488  1.7 0x000000c8             fp <= 602d3800
     491  1.7 0x000000cc             fp <= c6342000
     494  1.7 0x000000d0             fp <= 2c3b0800
     497  1.7 0x000000d4             s3 <= 8ce1d000
     498  1.7 0x000000d8             fp <= 294e3000
     501  1.7 0x000000dc             fp <= 8f551800
     504  1.7 0x000000e0             fp <= f55c0000
     508  1.8 0x000000e4             s3 <= 79bdd000
     509  1.8 0x000000e8             s4 <= 00000000
     513  1.8 0x000000ec             s1 <= fd132800
     514  1.8 0x000000f0             s2 <= 99f91800
     515  1.8 0x000000f4             s3 <= 79bdd000
     516  1.8 0x000000f8             s4 <= 00000000
     519  1.8 0x000000fc             s1 <= fd132800
     520  1.8 0x00000100             s2 <= 6606e800
     521  1.8 0x00000104             s3 <= 79bdd000
     522  1.7 0x00000108             s5 <= 00000000
     523  1.7 0x0000010c             t0 <= 00000000
     526  1.7 0x00000110             s1 <= fd132800
     527  1.7 0x00000114             s2 <= 6606e800
     528  1.7 0x00000118             s3 <= 79bdd000
     529  1.7 0x0000011c             s5 <= 00000000
     530  1.7 0x00000120             t0 <= 00000000
     532  1.7 0x00000124             s1 <= fd132800
     533  1.7 0x00000128             s2 <= 99f91800
     534  1.7 0x0000012c             s3 <= 79bdd000
     535  1.7 0x00000130             t1 <= 00000003
     538  1.7 0x00000134               
     539  1.7 0x00000048             fp <= b3c00000
     540  1.7 0x0000004c             s1 <= 1b800000
     541  1.7 0x00000050             s2 <= 00000000
     542  1.7 0x00000054             s3 <= 00000000
     543  1.7 0x00000058             s4 <= 00000000
     544  1.7 0x0000005c             s5 <= 00000000
     545  1.7 0x00000060             fp <= cf400000
     549  1.7 0x00000064             s2 <= 30c00000
     550  1.7 0x00000068             s3 <= cf400000
     551  1.7 0x0000006c             s4 <= cf400000
     552  1.7 0x00000070             s5 <= 30c00000
     553  1.7 0x00000074             fp <= eac00000
     556  1.7 0x00000078             s2 <= ba000000
     557  1.7 0x0000007c             s3 <= 25800000
     558  1.7 0x00000080             s4 <= ba000000
     559  1.7 0x00000084             s5 <= ba000000
     560  1.7 0x00000088             fp <= 00000000
     564  1.7 0x0000008c             s2 <= ba000000
     565  1.7 0x00000090             s3 <= 25800000
     566  1.7 0x00000094             s4 <= ba000000
     567  1.7 0x00000098             s5 <= ba000000
     568  1.7 0x0000009c             fp <= 00000000
     571  1.7 0x000000a0             s2 <= 46000000
     572  1.7 0x000000a4             s3 <= 25800000
     573  1.7 0x000000a8             s4 <= ba000000
     574  1.7 0x000000ac             s5 <= 46000000
     575  1.7 0x000000b0             fp <= 1b800000
     578  1.7 0x000000b4             fp <= d5800000
     581  1.7 0x000000b8             s3 <= f0000000
     582  1.7 0x000000bc             s6 <= f1000000
     585  1.7 0x000000c0             s6 <= ab000000
     589  1.7 0x000000c4             s3 <= 5b000000
     590  1.7 0x000000c8             fp <= f1000000
     593  1.7 0x000000cc             fp <= ab000000
     596  1.7 0x000000d0             fp <= 65000000
     599  1.7 0x000000d4             s3 <= 3e000000
     600  1.7 0x000000d8             fp <= 80800000
     603  1.7 0x000000dc             fp <= 3a800000
     606  1.7 0x000000e0             fp <= f4800000
     610  1.7 0x000000e4             s3 <= ca800000
     611  1.7 0x000000e8             s4 <= 00000000
     615  1.7 0x000000ec             s1 <= 1b800000
     616  1.7 0x000000f0             s2 <= 46000000
     617  1.7 0x000000f4             s3 <= ca800000
     618  1.7 0x000000f8             s4 <= 00000000
     621  1.7 0x000000fc             s1 <= 1b800000
     622  1.7 0x00000100             s2 <= ba000000
     623  1.7 0x00000104             s3 <= ca800000
     624  1.7 0x00000108             s5 <= 00000000
     625  1.7 0x0000010c             t0 <= 00000000
     628  1.7 0x00000110             s1 <= 1b800000
     629  1.7 0x00000114             s2 <= ba000000
     630  1.7 0x00000118             s3 <= ca800000
     631  1.7 0x0000011c             s5 <= 00000000
     632  1.7 0x00000120             t0 <= 00000000
     634  1.7 0x00000124             s1 <= 1b800000
     635  1.7 0x00000128             s2 <= 46000000
     636  1.7 0x0000012c             s3 <= ca800000
     637  1.7 0x00000130             t1 <= 00000004
     640  1.7 0x00000134               
     641  1.7 0x00000048             fp <= 00000000
     642  1.7 0x0000004c             s1 <= 00000000
     643  1.7 0x00000050             s2 <= 00000000
     644  1.7 0x00000054             s3 <= 00000000
     645  1.7 0x00000058             s4 <= 00000000
     646  1.7 0x0000005c             s5 <= 00000000
     647  1.7 0x00000060             fp <= 00000000
     651  1.7 0x00000064             s2 <= 00000000
     652  1.7 0x00000068             s3 <= 00000000
     653  1.7 0x0000006c             s4 <= 00000000
     654  1.7 0x00000070             s5 <= 00000000
     655  1.7 0x00000074             fp <= 00000000
     658  1.7 0x00000078             s2 <= 00000000
     659  1.7 0x0000007c             s3 <= 00000000
     660  1.7 0x00000080             s4 <= 00000000
     661  1.7 0x00000084             s5 <= 00000000
     662  1.7 0x00000088             fp <= 00000000
     666  1.7 0x0000008c             s2 <= 00000000
     667  1.7 0x00000090             s3 <= 00000000
     668  1.7 0x00000094             s4 <= 00000000
     669  1.7 0x00000098             s5 <= 00000000
     670  1.7 0x0000009c             fp <= 00000000
     673  1.7 0x000000a0             s2 <= 00000000
     674  1.7 0x000000a4             s3 <= 00000000
     675  1.7 0x000000a8             s4 <= 00000000
     676  1.7 0x000000ac             s5 <= 00000000
     677  1.7 0x000000b0             fp <= 00000000
     680  1.7 0x000000b4             fp <= 00000000
     683  1.7 0x000000b8             s3 <= 00000000
     684  1.7 0x000000bc             s6 <= 00000000
     687  1.7 0x000000c0             s6 <= 00000000
     691  1.7 0x000000c4             s3 <= 00000000
     692  1.7 0x000000c8             fp <= 00000000
     695  1.7 0x000000cc             fp <= 00000000
     698  1.7 0x000000d0             fp <= 00000000
     701  1.7 0x000000d4             s3 <= 00000000
     702  1.7 0x000000d8             fp <= 00000000
     705  1.7 0x000000dc             fp <= 00000000
     708  1.7 0x000000e0             fp <= 00000000
     712  1.7 0x000000e4             s3 <= 00000000
     713  1.7 0x000000e8             s4 <= 00000000
     717  1.7 0x000000ec             s1 <= 00000000
     718  1.7 0x000000f0             s2 <= 00000000
     719  1.7 0x000000f4             s3 <= 00000000
     720  1.7 0x000000f8             s4 <= 00000000
     723  1.7 0x000000fc             s1 <= 00000000
     724  1.7 0x00000100             s2 <= 00000000
     725  1.7 0x00000104             s3 <= 00000000
     726  1.7 0x00000108             s5 <= 00000000
     727  1.7 0x0000010c             t0 <= 00000000
     730  1.7 0x00000110             s1 <= 00000000
     731  1.7 0x00000114             s2 <= 00000000
     732  1.7 0x00000118             s3 <= 00000000
     733  1.7 0x0000011c             s5 <= 00000000
     734  1.7 0x00000120             t0 <= 00000000
     736  1.7 0x00000124             s1 <= 00000000
     737  1.7 0x00000128             s2 <= 00000000
     738  1.7 0x0000012c             s3 <= 00000000
     739  1.7 0x00000130             t1 <= 00000005
     742  1.7 0x00000134               
     743  1.7 0x00000048             fp <= 00000000
     744  1.7 0x0000004c             s1 <= 00000000
     745  1.7 0x00000050             s2 <= 00000000
     746  1.7 0x00000054             s3 <= 00000000
     747  1.7 0x00000058             s4 <= 00000000
     748  1.7 0x0000005c             s5 <= 00000000
     749  1.7 0x00000060             fp <= 00000000
     753  1.7 0x00000064             s2 <= 00000000
     754  1.7 0x00000068             s3 <= 00000000
     755  1.7 0x0000006c             s4 <= 00000000
     756  1.7 0x00000070             s5 <= 00000000
     757  1.7 0x00000074             fp <= 00000000
     760  1.7 0x00000078             s2 <= 00000000
     761  1.7 0x0000007c             s3 <= 00000000
     762  1.7 0x00000080             s4 <= 00000000
     763  1.7 0x00000084             s5 <= 00000000
     764  1.7 0x00000088             fp <= 00000000
     768  1.7 0x0000008c             s2 <= 00000000
     769  1.7 0x00000090             s3 <= 00000000
     770  1.7 0x00000094             s4 <= 00000000
     771  1.7 0x00000098             s5 <= 00000000
     772  1.7 0x0000009c             fp <= 00000000
     775  1.7 0x000000a0             s2 <= 00000000
     776  1.7 0x000000a4             s3 <= 00000000
     777  1.7 0x000000a8             s4 <= 00000000
     778  1.7 0x000000ac             s5 <= 00000000
     779  1.7 0x000000b0             fp <= 00000000
     782  1.7 0x000000b4             fp <= 00000000
     785  1.7 0x000000b8             s3 <= 00000000
     786  1.7 0x000000bc             s6 <= 00000000
     789  1.7 0x000000c0             s6 <= 00000000
     793  1.7 0x000000c4             s3 <= 00000000
     794  1.7 0x000000c8             fp <= 00000000
     797  1.7 0x000000cc             fp <= 00000000
     800  1.7 0x000000d0             fp <= 00000000
     803  1.7 0x000000d4             s3 <= 00000000
     804  1.7 0x000000d8             fp <= 00000000
     807  1.7 0x000000dc             fp <= 00000000
     810  1.7 0x000000e0             fp <= 00000000
     814  1.7 0x000000e4             s3 <= 00000000
     815  1.7 0x000000e8             s4 <= 00000000
     819  1.7 0x000000ec             s1 <= 00000000
     820  1.7 0x000000f0             s2 <= 00000000
     821  1.7 0x000000f4             s3 <= 00000000
     822  1.7 0x000000f8             s4 <= 00000000
     825  1.7 0x000000fc             s1 <= 00000000
     826  1.7 0x00000100             s2 <= 00000000
     827  1.7 0x00000104             s3 <= 00000000
     828  1.7 0x00000108             s5 <= 00000000
     829  1.7 0x0000010c             t0 <= 00000000
     832  1.7 0x00000110             s1 <= 00000000
     833  1.7 0x00000114             s2 <= 00000000
     834  1.7 0x00000118             s3 <= 00000000
     835  1.7 0x0000011c             s5 <= 00000000
     836  1.7 0x00000120             t0 <= 00000000
     838  1.7 0x00000124             s1 <= 00000000
     839  1.7 0x00000128             s2 <= 00000000
     840  1.7 0x0000012c             s3 <= 00000000
     841  1.7 0x00000130             t1 <= 00000006
     844  1.7 0x00000134               
     845  1.7 0x00000048             fp <= 00000000
     846  1.7 0x0000004c             s1 <= 00000000
     847  1.7 0x00000050             s2 <= 00000000
     848  1.7 0x00000054             s3 <= 00000000
     849  1.7 0x00000058             s4 <= 00000000
     850  1.7 0x0000005c             s5 <= 00000000
     851  1.7 0x00000060             fp <= 00000000
     855  1.7 0x00000064             s2 <= 00000000
     856  1.7 0x00000068             s3 <= 00000000
     857  1.7 0x0000006c             s4 <= 00000000
     858  1.7 0x00000070             s5 <= 00000000
     859  1.7 0x00000074             fp <= 00000000
     862  1.7 0x00000078             s2 <= 00000000
     863  1.7 0x0000007c             s3 <= 00000000
     864  1.7 0x00000080             s4 <= 00000000
     865  1.7 0x00000084             s5 <= 00000000
     866  1.7 0x00000088             fp <= 00000000
     870  1.7 0x0000008c             s2 <= 00000000
     871  1.7 0x00000090             s3 <= 00000000
     872  1.7 0x00000094             s4 <= 00000000
     873  1.7 0x00000098             s5 <= 00000000
     874  1.7 0x0000009c             fp <= 00000000
     877  1.7 0x000000a0             s2 <= 00000000
     878  1.7 0x000000a4             s3 <= 00000000
     879  1.7 0x000000a8             s4 <= 00000000
     880  1.7 0x000000ac             s5 <= 00000000
     881  1.7 0x000000b0             fp <= 00000000
     884  1.7 0x000000b4             fp <= 00000000
     887  1.7 0x000000b8             s3 <= 00000000
     888  1.7 0x000000bc             s6 <= 00000000
     891  1.7 0x000000c0             s6 <= 00000000
     895  1.7 0x000000c4             s3 <= 00000000
     896  1.7 0x000000c8             fp <= 00000000
     899  1.7 0x000000cc             fp <= 00000000
     902  1.7 0x000000d0             fp <= 00000000
     905  1.7 0x000000d4             s3 <= 00000000
     906  1.7 0x000000d8             fp <= 00000000
     909  1.7 0x000000dc             fp <= 00000000
     912  1.7 0x000000e0             fp <= 00000000
     916  1.7 0x000000e4             s3 <= 00000000
     917  1.7 0x000000e8             s4 <= 00000000
     921  1.7 0x000000ec             s1 <= 00000000
     922  1.7 0x000000f0             s2 <= 00000000
     923  1.7 0x000000f4             s3 <= 00000000
     924  1.7 0x000000f8             s4 <= 00000000
     927  1.7 0x000000fc             s1 <= 00000000
     928  1.7 0x00000100             s2 <= 00000000
     929  1.7 0x00000104             s3 <= 00000000
     930  1.7 0x00000108             s5 <= 00000000
     931  1.7 0x0000010c             t0 <= 00000000
     934  1.7 0x00000110             s1 <= 00000000
     935  1.7 0x00000114             s2 <= 00000000
     936  1.7 0x00000118             s3 <= 00000000
     937  1.7 0x0000011c             s5 <= 00000000
     938  1.7 0x00000120             t0 <= 00000000
     940  1.7 0x00000124             s1 <= 00000000
     941  1.7 0x00000128             s2 <= 00000000
     942  1.7 0x0000012c             s3 <= 00000000
     943  1.7 0x00000130             t1 <= 00000007
     946  1.7 0x00000134               
     947  1.7 0x00000048             fp <= 00000000
     948  1.7 0x0000004c             s1 <= 00000000
     949  1.7 0x00000050             s2 <= 00000000
     950  1.7 0x00000054             s3 <= 00000000
     951  1.7 0x00000058             s4 <= 00000000
     952  1.7 0x0000005c             s5 <= 00000000
     953  1.7 0x00000060             fp <= 00000000
     957  1.7 0x00000064             s2 <= 00000000
     958  1.7 0x00000068             s3 <= 00000000
     959  1.7 0x0000006c             s4 <= 00000000
     960  1.7 0x00000070             s5 <= 00000000
     961  1.7 0x00000074             fp <= 00000000
     964  1.7 0x00000078             s2 <= 00000000
     965  1.7 0x0000007c             s3 <= 00000000
     966  1.7 0x00000080             s4 <= 00000000
     967  1.7 0x00000084             s5 <= 00000000
     968  1.7 0x00000088             fp <= 00000000
     972  1.7 0x0000008c             s2 <= 00000000
     973  1.7 0x00000090             s3 <= 00000000
     974  1.7 0x00000094             s4 <= 00000000
     975  1.7 0x00000098             s5 <= 00000000
     976  1.7 0x0000009c             fp <= 00000000
     979  1.7 0x000000a0             s2 <= 00000000
     980  1.7 0x000000a4             s3 <= 00000000
     981  1.7 0x000000a8             s4 <= 00000000
     982  1.7 0x000000ac             s5 <= 00000000
     983  1.7 0x000000b0             fp <= 00000000
     986  1.7 0x000000b4             fp <= 00000000
     989  1.7 0x000000b8             s3 <= 00000000
     990  1.7 0x000000bc             s6 <= 00000000
     993  1.7 0x000000c0             s6 <= 00000000
     997  1.7 0x000000c4             s3 <= 00000000
     998  1.7 0x000000c8             fp <= 00000000
    1001  1.7 0x000000cc             fp <= 00000000
    1004  1.7 0x000000d0             fp <= 00000000
    1007  1.7 0x000000d4             s3 <= 00000000
    1008  1.7 0x000000d8             fp <= 00000000
    1011  1.7 0x000000dc             fp <= 00000000
    1014  1.7 0x000000e0             fp <= 00000000
    1018  1.7 0x000000e4             s3 <= 00000000
    1019  1.7 0x000000e8             s4 <= 00000000
    1023  1.7 0x000000ec             s1 <= 00000000
    1024  1.7 0x000000f0             s2 <= 00000000
    1025  1.7 0x000000f4             s3 <= 00000000
    1026  1.7 0x000000f8             s4 <= 00000000
    1029  1.7 0x000000fc             s1 <= 00000000
    1030  1.7 0x00000100             s2 <= 00000000
    1031  1.7 0x00000104             s3 <= 00000000
    1032  1.7 0x00000108             s5 <= 00000000
    1033  1.7 0x0000010c             t0 <= 00000000
    1036  1.7 0x00000110             s1 <= 00000000
    1037  1.7 0x00000114             s2 <= 00000000
    1038  1.7 0x00000118             s3 <= 00000000
    1039  1.7 0x0000011c             s5 <= 00000000
    1040  1.7 0x00000120             t0 <= 00000000
    1042  1.7 0x00000124             s1 <= 00000000
    1043  1.7 0x00000128             s2 <= 00000000
    1044  1.7 0x0000012c             s3 <= 00000000
    1045  1.7 0x00000130             t1 <= 00000008
    1048  1.7 0x00000134               
    1049  1.7 0x00000048             fp <= 00000000
    1050  1.7 0x0000004c             s1 <= 00000000
    1051  1.7 0x00000050             s2 <= 00000000
    1052  1.7 0x00000054             s3 <= 00000000
    1053  1.7 0x00000058             s4 <= 00000000
    1054  1.7 0x0000005c             s5 <= 00000000
    1055  1.7 0x00000060             fp <= 00000000
    1059  1.7 0x00000064             s2 <= 00000000
    1060  1.7 0x00000068             s3 <= 00000000
    1061  1.7 0x0000006c             s4 <= 00000000
    1062  1.7 0x00000070             s5 <= 00000000
    1063  1.7 0x00000074             fp <= 00000000
    1066  1.7 0x00000078             s2 <= 00000000
    1067  1.7 0x0000007c             s3 <= 00000000
    1068  1.7 0x00000080             s4 <= 00000000
    1069  1.7 0x00000084             s5 <= 00000000
    1070  1.7 0x00000088             fp <= 00000000
    1074  1.7 0x0000008c             s2 <= 00000000
    1075  1.7 0x00000090             s3 <= 00000000
    1076  1.7 0x00000094             s4 <= 00000000
    1077  1.7 0x00000098             s5 <= 00000000
    1078  1.7 0x0000009c             fp <= 00000000
    1081  1.7 0x000000a0             s2 <= 00000000
    1082  1.7 0x000000a4             s3 <= 00000000
    1083  1.7 0x000000a8             s4 <= 00000000
    1084  1.7 0x000000ac             s5 <= 00000000
    1085  1.7 0x000000b0             fp <= 00000000
    1088  1.7 0x000000b4             fp <= 00000000
    1091  1.7 0x000000b8             s3 <= 00000000
    1092  1.7 0x000000bc             s6 <= 00000000
    1095  1.7 0x000000c0             s6 <= 00000000
    1099  1.7 0x000000c4             s3 <= 00000000
    1100  1.7 0x000000c8             fp <= 00000000
    1103  1.7 0x000000cc             fp <= 00000000
    1106  1.7 0x000000d0             fp <= 00000000
    1109  1.7 0x000000d4             s3 <= 00000000
    1110  1.7 0x000000d8             fp <= 00000000
    1113  1.7 0x000000dc             fp <= 00000000
    1116  1.7 0x000000e0             fp <= 00000000
    1120  1.7 0x000000e4             s3 <= 00000000
    1121  1.7 0x000000e8             s4 <= 00000000
    1125  1.7 0x000000ec             s1 <= 00000000
    1126  1.7 0x000000f0             s2 <= 00000000
    1127  1.7 0x000000f4             s3 <= 00000000
    1128  1.7 0x000000f8             s4 <= 00000000
    1131  1.7 0x000000fc             s1 <= 00000000
    1132  1.7 0x00000100             s2 <= 00000000
    1133  1.7 0x00000104             s3 <= 00000000
    1134  1.7 0x00000108             s5 <= 00000000
    1135  1.7 0x0000010c             t0 <= 00000000
    1138  1.7 0x00000110             s1 <= 00000000
    1139  1.7 0x00000114             s2 <= 00000000
    1140  1.7 0x00000118             s3 <= 00000000
    1141  1.7 0x0000011c             s5 <= 00000000
    1142  1.7 0x00000120             t0 <= 00000000
    1144  1.7 0x00000124             s1 <= 00000000
    1145  1.7 0x00000128             s2 <= 00000000
    1146  1.7 0x0000012c             s3 <= 00000000
    1147  1.7 0x00000130             t1 <= 00000009
    1150  1.7 0x00000134               
    1151  1.7 0x00000048             fp <= 00000000
    1152  1.7 0x0000004c             s1 <= 00000000
    1153  1.7 0x00000050             s2 <= 00000000
    1154  1.7 0x00000054             s3 <= 00000000
    1155  1.7 0x00000058             s4 <= 00000000
    1156  1.7 0x0000005c             s5 <= 00000000
    1157  1.7 0x00000060             fp <= 00000000
    1161  1.7 0x00000064             s2 <= 00000000
    1162  1.7 0x00000068             s3 <= 00000000
    1163  1.7 0x0000006c             s4 <= 00000000
    1164  1.7 0x00000070             s5 <= 00000000
    1165  1.7 0x00000074             fp <= 00000000
    1168  1.7 0x00000078             s2 <= 00000000
    1169  1.7 0x0000007c             s3 <= 00000000
    1170  1.7 0x00000080             s4 <= 00000000
    1171  1.7 0x00000084             s5 <= 00000000
    1172  1.7 0x00000088             fp <= 00000000
    1176  1.7 0x0000008c             s2 <= 00000000
    1177  1.7 0x00000090             s3 <= 00000000
    1178  1.7 0x00000094             s4 <= 00000000
    1179  1.7 0x00000098             s5 <= 00000000
    1180  1.7 0x0000009c             fp <= 00000000
    1183  1.7 0x000000a0             s2 <= 00000000
    1184  1.7 0x000000a4             s3 <= 00000000
    1185  1.7 0x000000a8             s4 <= 00000000
    1186  1.7 0x000000ac             s5 <= 00000000
    1187  1.7 0x000000b0             fp <= 00000000
    1190  1.7 0x000000b4             fp <= 00000000
    1193  1.7 0x000000b8             s3 <= 00000000
    1194  1.7 0x000000bc             s6 <= 00000000
    1197  1.7 0x000000c0             s6 <= 00000000
    1201  1.7 0x000000c4             s3 <= 00000000
    1202  1.7 0x000000c8             fp <= 00000000
    1205  1.7 0x000000cc             fp <= 00000000
    1208  1.7 0x000000d0             fp <= 00000000
    1211  1.7 0x000000d4             s3 <= 00000000
    1212  1.7 0x000000d8             fp <= 00000000
    1215  1.7 0x000000dc             fp <= 00000000
    1218  1.7 0x000000e0             fp <= 00000000
    1222  1.7 0x000000e4             s3 <= 00000000
    1223  1.7 0x000000e8             s4 <= 00000000
    1227  1.7 0x000000ec             s1 <= 00000000
    1228  1.7 0x000000f0             s2 <= 00000000
    1229  1.7 0x000000f4             s3 <= 00000000
    1230  1.7 0x000000f8             s4 <= 00000000
    1233  1.7 0x000000fc             s1 <= 00000000
    1234  1.7 0x00000100             s2 <= 00000000
    1235  1.7 0x00000104             s3 <= 00000000
    1236  1.7 0x00000108             s5 <= 00000000
    1237  1.7 0x0000010c             t0 <= 00000000
    1240  1.7 0x00000110             s1 <= 00000000
    1241  1.7 0x00000114             s2 <= 00000000
    1242  1.7 0x00000118             s3 <= 00000000
    1243  1.7 0x0000011c             s5 <= 00000000
    1244  1.7 0x00000120             t0 <= 00000000
    1246  1.7 0x00000124             s1 <= 00000000
    1247  1.7 0x00000128             s2 <= 00000000
    1248  1.7 0x0000012c             s3 <= 00000000
    1249  1.7 0x00000130             t1 <= 0000000a
    1252  1.7 0x00000134               
    1257  1.7 0x00000138             sp <= 00002ffc
    1258  1.7 0x0000013c               
    1263  1.7 0x00000010               
$finish called at time : 24558666 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 10049.828 ; gain = 0.000 ; free physical = 3280 ; free virtual = 18970
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 10049.828 ; gain = 0.000 ; free physical = 3280 ; free virtual = 18970
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:30 ; elapsed = 00:00:28 . Memory (MB): peak = 10049.828 ; gain = 0.000 ; free physical = 3280 ; free virtual = 18970
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 10057.832 ; gain = 0.000 ; free physical = 3342 ; free virtual = 19034
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     201 10.0 0x00000004             sp <= 00003000
     202  5.5 0x00000008             sp <= 00002ffc
     203  4.0 0x0000000c             ra <= 00000010
     208  4.5 0x00000014             sp <= 00002fd4
     210  4.0 0x00000018             a5 <= 00002fd4
     211  3.5 0x0000001c             a4 <= 0000038f
     212  3.1 0x00000020               mem[00000fd4] <= 00000000
     213  2.8 0x00000024             a1 <= 0000000a
     214  2.6 0x00000028             t1 <= 00000000
     215  2.5 0x0000002c             fp <= 000004d2
     216  2.3 0x00000030             s1 <= 00000224
     217  2.2 0x00000034             s2 <= 00001000
     219  2.2 0x00000038             s2 <= 00000911
     220  2.1 0x0000003c             s3 <= 000003b4
     221  2.0 0x00000040             s4 <= 00000306
     222  2.0 0x00000044             s5 <= 000001b0
     223  1.8 0x00000048             fp <= 00136864
     224  1.8 0x0000004c             s1 <= 002192f4
     225  1.8 0x00000050             s2 <= 000b3238
     226  1.7 0x00000054             s3 <= 00051a20
     227  1.7 0x00000058             s4 <= 00000000
     228  1.6 0x0000005c             s5 <= 00000000
     229  1.6 0x00000060             fp <= 0034fb58
     233  1.7 0x00000064             s2 <= ffd636e0
     234  1.7 0x00000068             s3 <= 0031e178
     235  1.7 0x0000006c             s4 <= 0034fb58
     236  1.6 0x00000070             s5 <= ffcb04a8
     237  1.6 0x00000074             fp <= 00568e4c
     239  1.6 0x00000078             s2 <= 0080576c
     240  1.6 0x0000007c             s3 <= 00676f34
     241  1.6 0x00000080             s4 <= 008b89a4
     242  1.6 0x00000084             s5 <= 008b89a4
     243  1.5 0x00000088             fp <= 00000000
     247  1.6 0x0000008c             s2 <= 0080576c
     248  1.6 0x00000090             s3 <= 00676f34
     249  1.6 0x00000094             s4 <= 008b89a4
     250  1.6 0x00000098             s5 <= 008b89a4
     251  1.5 0x0000009c             fp <= 00000000
     253  1.6 0x000000a0             s2 <= ff7fa894
     254  1.5 0x000000a4             s3 <= 00676f34
     255  1.5 0x000000a8             s4 <= 008b89a4
     256  1.5 0x000000ac             s5 <= ff74765c
     257  1.5 0x000000b0             fp <= 002192f4
     259  1.5 0x000000b4             fp <= 00a1ea60
     260  1.5 0x000000b8             s3 <= 0046fdc0
[        260] Error: wrong result written. Expected to write 0x00c68554, but wrote 0x0046fdc0
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 6200332 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 10057.832 ; gain = 0.000 ; free physical = 3271 ; free virtual = 18972
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 10085.840 ; gain = 0.000 ; free physical = 3331 ; free virtual = 19033
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     201 10.0 0x00000004             sp <= 00003000
     203  6.0 0x00000008             sp <= 00002ffc
     204  4.3 0x0000000c             ra <= 00000010
     209  4.7 0x00000014             sp <= 00002fd4
     211  4.2 0x00000018             a5 <= 00002fd4
     212  3.6 0x0000001c             a4 <= 0000038f
     213  3.2 0x00000020               mem[00000fd4] <= 00000000
     214  3.0 0x00000024             a1 <= 0000000a
     215  2.7 0x00000028             t1 <= 00000000
     216  2.6 0x0000002c             fp <= 000004d2
     217  2.4 0x00000030             s1 <= 00000224
     218  2.3 0x00000034             s2 <= 00001000
     220  2.3 0x00000038             s2 <= 00000911
     221  2.2 0x0000003c             s3 <= 000003b4
     222  2.1 0x00000040             s4 <= 00000306
     223  2.0 0x00000044             s5 <= 000001b0
     224  1.9 0x00000048             fp <= 00136864
     225  1.8 0x0000004c             s1 <= 002192f4
     226  1.8 0x00000050             s2 <= 000b3238
     227  1.8 0x00000054             s3 <= 00051a20
     228  1.7 0x00000058             s4 <= 00000000
     229  1.7 0x0000005c             s5 <= 00000000
     230  1.7 0x00000060             fp <= 0034fb58
     234  1.8 0x00000064             s2 <= ffd636e0
     235  1.7 0x00000068             s3 <= 0031e178
     236  1.7 0x0000006c             s4 <= 0034fb58
     237  1.7 0x00000070             s5 <= ffcb04a8
     238  1.6 0x00000074             fp <= 00568e4c
     240  1.7 0x00000078             s2 <= 0080576c
     242  1.7 0x0000007c             s3 <= 00676f34
     243  1.6 0x00000080             s4 <= 008b89a4
     244  1.6 0x00000084             s5 <= 008b89a4
     245  1.6 0x00000088             fp <= 00000000
     249  1.7 0x0000008c             s2 <= 0080576c
     250  1.6 0x00000090             s3 <= 00676f34
     251  1.6 0x00000094             s4 <= 008b89a4
     252  1.6 0x00000098             s5 <= 008b89a4
     253  1.6 0x0000009c             fp <= 00000000
     255  1.6 0x000000a0             s2 <= ff7fa894
     257  1.6 0x000000a4             s3 <= 00676f34
     258  1.6 0x000000a8             s4 <= 008b89a4
     259  1.6 0x000000ac             s5 <= ff74765c
     260  1.6 0x000000b0             fp <= 002192f4
     262  1.6 0x000000b4             fp <= 00a1ea60
     264  1.6 0x000000b8             s3 <= 00c68554
     266  1.6 0x000000bc             s6 <= 00c37d54
     268  1.6 0x000000c0             s6 <= 0143d4c0
     272  1.6 0x000000c4             s3 <= 01855194
     273  1.6 0x000000c8             fp <= 00c37d54
     275  1.6 0x000000cc             fp <= 0143d4c0
     277  1.6 0x000000d0             fp <= 01cf5e64
     279  1.6 0x000000d4             s3 <= 004a0ff0
     281  1.6 0x000000d8             fp <= 01f0f158
     283  1.6 0x000000dc             fp <= 027148c4
     285  1.7 0x000000e0             fp <= 02fcd268
     289  1.7 0x000000e4             s3 <= 02b6dd98
     290  1.7 0x000000e8             s4 <= 00000000
     294  1.7 0x000000ec             s1 <= 002192f4
     295  1.7 0x000000f0             s2 <= ff7fa894
     296  1.7 0x000000f4             s3 <= 02b6dd98
     297  1.7 0x000000f8             s4 <= 00000000
     299  1.7 0x000000fc             s1 <= 002192f4
     301  1.7 0x00000100             s2 <= 0080576c
     302  1.7 0x00000104             s3 <= 02b6dd98
     303  1.7 0x00000108             s5 <= 00000000
     304  1.7 0x0000010c             t0 <= 00000000
     307  1.7 0x00000110             s1 <= 002192f4
     308  1.7 0x00000114             s2 <= 0080576c
     309  1.7 0x00000118             s3 <= 02b6dd98
     310  1.6 0x0000011c             s5 <= 00000000
     311  1.6 0x00000120             t0 <= 00000000
     312  1.6 0x00000124             s1 <= 002192f4
     314  1.6 0x00000128             s2 <= ff7fa894
     315  1.6 0x0000012c             s3 <= 02b6dd98
     316  1.6 0x00000130             t1 <= 00000001
     318  1.6 0x00000134               
     323  1.7 0x00000048             fp <= 0ee51510
     324  1.6 0x0000004c             s1 <= e98bdbe0
     325  1.6 0x00000050             s2 <= 00000000
     326  1.6 0x00000054             s3 <= 00000000
     327  1.6 0x00000058             s4 <= 00000000
     328  1.6 0x0000005c             s5 <= 74710c00
     329  1.6 0x00000060             fp <= f870f0f0
     333  1.6 0x00000064             s2 <= 078f0f10
     334  1.6 0x00000068             s3 <= f870f0f0
     335  1.6 0x0000006c             s4 <= f870f0f0
     336  1.6 0x00000070             s5 <= 7c001b10
     337  1.6 0x00000074             fp <= e1fcccd0
     339  1.6 0x00000078             s2 <= da6dbdc0
     341  1.6 0x0000007c             s3 <= 198c3c20
     342  1.6 0x00000080             s4 <= da6dbdc0
     343  1.6 0x00000084             s5 <= 65fcb1c0
     344  1.6 0x00000088             fp <= 00000000
     348  1.6 0x0000008c             s2 <= da6dbdc0
     349  1.6 0x00000090             s3 <= 198c3c20
     350  1.6 0x00000094             s4 <= da6dbdc0
     351  1.6 0x00000098             s5 <= 65fcb1c0
     352  1.6 0x0000009c             fp <= 00000000
     354  1.6 0x000000a0             s2 <= 25924240
     356  1.6 0x000000a4             s3 <= 198c3c20
     357  1.6 0x000000a8             s4 <= da6dbdc0
     358  1.6 0x000000ac             s5 <= 9a034e40
     359  1.6 0x000000b0             fp <= e98bdbe0
     361  1.6 0x000000b4             fp <= c3f999a0
     363  1.6 0x000000b8             s3 <= da75a580
     365  1.6 0x000000bc             s6 <= ad857580
     367  1.6 0x000000c0             s6 <= 87f33340
     371  1.6 0x000000c4             s3 <= 5d8696c0
     372  1.6 0x000000c8             fp <= ad857580
     374  1.6 0x000000cc             fp <= 87f33340
     376  1.6 0x000000d0             fp <= 6260f100
     378  1.6 0x000000d4             s3 <= 3fe667c0
     380  1.6 0x000000d8             fp <= 4beccce0
     382  1.6 0x000000dc             fp <= 265a8aa0
     384  1.6 0x000000e0             fp <= 00c84860
     388  1.6 0x000000e4             s3 <= 3f2e2fa0
     389  1.6 0x000000e8             s4 <= 00000000
     393  1.7 0x000000ec             s1 <= e98bdbe0
     394  1.6 0x000000f0             s2 <= 25924240
     395  1.6 0x000000f4             s3 <= 3f2e2fa0
     396  1.6 0x000000f8             s4 <= 00000000
     398  1.6 0x000000fc             s1 <= e98bdbe0
     400  1.6 0x00000100             s2 <= da6dbdc0
     401  1.6 0x00000104             s3 <= 3f2e2fa0
     402  1.6 0x00000108             s5 <= 00000000
     403  1.6 0x0000010c             t0 <= 00000000
     406  1.6 0x00000110             s1 <= e98bdbe0
     407  1.6 0x00000114             s2 <= da6dbdc0
     408  1.6 0x00000118             s3 <= 3f2e2fa0
     409  1.6 0x0000011c             s5 <= 00000000
     410  1.6 0x00000120             t0 <= 00000000
     411  1.6 0x00000124             s1 <= e98bdbe0
     413  1.6 0x00000128             s2 <= 25924240
     414  1.6 0x0000012c             s3 <= 3f2e2fa0
     415  1.6 0x00000130             t1 <= 00000002
     417  1.6 0x00000134               
     418  1.6 0x00000048             fp <= 3766b800
     419  1.6 0x0000004c             s1 <= fd132800
     420  1.6 0x00000050             s2 <= 00000000
     421  1.6 0x00000054             s3 <= 00000000
     422  1.6 0x00000058             s4 <= 00000000
     423  1.6 0x0000005c             s5 <= f8560000
     424  1.6 0x00000060             fp <= 3479e000
     428  1.6 0x00000064             s2 <= cb862000
     429  1.6 0x00000068             s3 <= 3479e000
     430  1.6 0x0000006c             s4 <= 3479e000
     431  1.6 0x00000070             s5 <= c3dc2000
     432  1.6 0x00000074             fp <= 318d0800
     434  1.6 0x00000078             s2 <= 6606e800
     436  1.6 0x0000007c             s3 <= 05f4e800
     437  1.6 0x00000080             s4 <= 6606e800
     438  1.6 0x00000084             s5 <= 6db0e800
     439  1.6 0x00000088             fp <= 00000000
     443  1.6 0x0000008c             s2 <= 6606e800
     444  1.6 0x00000090             s3 <= 05f4e800
     445  1.6 0x00000094             s4 <= 6606e800
     446  1.6 0x00000098             s5 <= 6db0e800
     447  1.6 0x0000009c             fp <= 00000000
     449  1.6 0x000000a0             s2 <= 99f91800
     451  1.6 0x000000a4             s3 <= 05f4e800
     452  1.6 0x000000a8             s4 <= 6606e800
     453  1.6 0x000000ac             s5 <= 924f1800
     454  1.6 0x000000b0             fp <= fd132800
     456  1.6 0x000000b4             fp <= 631a1000
     458  1.6 0x000000b8             s3 <= 66eef800
     460  1.6 0x000000bc             s6 <= 602d3800
     462  1.6 0x000000c0             s6 <= c6342000
     466  1.6 0x000000c4             s3 <= a0dad800
     467  1.6 0x000000c8             fp <= 602d3800
     469  1.6 0x000000cc             fp <= c6342000
     471  1.6 0x000000d0             fp <= 2c3b0800
     473  1.6 0x000000d4             s3 <= 8ce1d000
     475  1.6 0x000000d8             fp <= 294e3000
     477  1.6 0x000000dc             fp <= 8f551800
     479  1.6 0x000000e0             fp <= f55c0000
     483  1.6 0x000000e4             s3 <= 79bdd000
     484  1.6 0x000000e8             s4 <= 00000000
     488  1.6 0x000000ec             s1 <= fd132800
     489  1.6 0x000000f0             s2 <= 99f91800
     490  1.6 0x000000f4             s3 <= 79bdd000
     491  1.6 0x000000f8             s4 <= 00000000
     493  1.6 0x000000fc             s1 <= fd132800
     495  1.6 0x00000100             s2 <= 6606e800
     496  1.6 0x00000104             s3 <= 79bdd000
     497  1.6 0x00000108             s5 <= 00000000
     498  1.6 0x0000010c             t0 <= 00000000
     501  1.6 0x00000110             s1 <= fd132800
     502  1.6 0x00000114             s2 <= 6606e800
     503  1.6 0x00000118             s3 <= 79bdd000
     504  1.6 0x0000011c             s5 <= 00000000
     505  1.6 0x00000120             t0 <= 00000000
     506  1.6 0x00000124             s1 <= fd132800
     508  1.6 0x00000128             s2 <= 99f91800
     509  1.6 0x0000012c             s3 <= 79bdd000
     510  1.6 0x00000130             t1 <= 00000003
     512  1.6 0x00000134               
     513  1.6 0x00000048             fp <= b3c00000
     514  1.6 0x0000004c             s1 <= 1b800000
     515  1.6 0x00000050             s2 <= 00000000
     516  1.6 0x00000054             s3 <= 00000000
     517  1.6 0x00000058             s4 <= 00000000
     518  1.6 0x0000005c             s5 <= 00000000
     519  1.6 0x00000060             fp <= cf400000
     523  1.6 0x00000064             s2 <= 30c00000
     524  1.6 0x00000068             s3 <= cf400000
     525  1.6 0x0000006c             s4 <= cf400000
     526  1.6 0x00000070             s5 <= 30c00000
     527  1.6 0x00000074             fp <= eac00000
     529  1.6 0x00000078             s2 <= ba000000
     531  1.6 0x0000007c             s3 <= 25800000
     532  1.6 0x00000080             s4 <= ba000000
     533  1.6 0x00000084             s5 <= ba000000
     534  1.6 0x00000088             fp <= 00000000
     538  1.6 0x0000008c             s2 <= ba000000
     539  1.6 0x00000090             s3 <= 25800000
     540  1.6 0x00000094             s4 <= ba000000
     541  1.6 0x00000098             s5 <= ba000000
     542  1.6 0x0000009c             fp <= 00000000
     544  1.6 0x000000a0             s2 <= 46000000
     546  1.6 0x000000a4             s3 <= 25800000
     547  1.6 0x000000a8             s4 <= ba000000
     548  1.6 0x000000ac             s5 <= 46000000
     549  1.5 0x000000b0             fp <= 1b800000
     551  1.6 0x000000b4             fp <= d5800000
     553  1.6 0x000000b8             s3 <= f0000000
     555  1.6 0x000000bc             s6 <= f1000000
     557  1.6 0x000000c0             s6 <= ab000000
     561  1.6 0x000000c4             s3 <= 5b000000
     562  1.6 0x000000c8             fp <= f1000000
     564  1.6 0x000000cc             fp <= ab000000
     566  1.6 0x000000d0             fp <= 65000000
     568  1.6 0x000000d4             s3 <= 3e000000
     570  1.6 0x000000d8             fp <= 80800000
     572  1.6 0x000000dc             fp <= 3a800000
     574  1.6 0x000000e0             fp <= f4800000
     578  1.6 0x000000e4             s3 <= ca800000
     579  1.6 0x000000e8             s4 <= 00000000
     583  1.6 0x000000ec             s1 <= 1b800000
     584  1.6 0x000000f0             s2 <= 46000000
     585  1.6 0x000000f4             s3 <= ca800000
     586  1.6 0x000000f8             s4 <= 00000000
     588  1.6 0x000000fc             s1 <= 1b800000
     590  1.6 0x00000100             s2 <= ba000000
     591  1.6 0x00000104             s3 <= ca800000
     592  1.6 0x00000108             s5 <= 00000000
     593  1.6 0x0000010c             t0 <= 00000000
     596  1.6 0x00000110             s1 <= 1b800000
     597  1.6 0x00000114             s2 <= ba000000
     598  1.6 0x00000118             s3 <= ca800000
     599  1.6 0x0000011c             s5 <= 00000000
     600  1.6 0x00000120             t0 <= 00000000
     601  1.6 0x00000124             s1 <= 1b800000
     603  1.6 0x00000128             s2 <= 46000000
     604  1.6 0x0000012c             s3 <= ca800000
     605  1.6 0x00000130             t1 <= 00000004
     607  1.6 0x00000134               
     608  1.6 0x00000048             fp <= 00000000
     609  1.6 0x0000004c             s1 <= 00000000
     610  1.6 0x00000050             s2 <= 00000000
     611  1.6 0x00000054             s3 <= 00000000
     612  1.6 0x00000058             s4 <= 00000000
     613  1.6 0x0000005c             s5 <= 00000000
     614  1.6 0x00000060             fp <= 00000000
     618  1.6 0x00000064             s2 <= 00000000
     619  1.6 0x00000068             s3 <= 00000000
     620  1.6 0x0000006c             s4 <= 00000000
     621  1.6 0x00000070             s5 <= 00000000
     622  1.6 0x00000074             fp <= 00000000
     624  1.6 0x00000078             s2 <= 00000000
     626  1.6 0x0000007c             s3 <= 00000000
     627  1.6 0x00000080             s4 <= 00000000
     628  1.6 0x00000084             s5 <= 00000000
     629  1.5 0x00000088             fp <= 00000000
     633  1.6 0x0000008c             s2 <= 00000000
     634  1.6 0x00000090             s3 <= 00000000
     635  1.6 0x00000094             s4 <= 00000000
     636  1.6 0x00000098             s5 <= 00000000
     637  1.5 0x0000009c             fp <= 00000000
     639  1.6 0x000000a0             s2 <= 00000000
     641  1.6 0x000000a4             s3 <= 00000000
     642  1.6 0x000000a8             s4 <= 00000000
     643  1.5 0x000000ac             s5 <= 00000000
     644  1.5 0x000000b0             fp <= 00000000
     646  1.5 0x000000b4             fp <= 00000000
     648  1.5 0x000000b8             s3 <= 00000000
     650  1.6 0x000000bc             s6 <= 00000000
     652  1.6 0x000000c0             s6 <= 00000000
     656  1.6 0x000000c4             s3 <= 00000000
     657  1.6 0x000000c8             fp <= 00000000
     659  1.6 0x000000cc             fp <= 00000000
     661  1.6 0x000000d0             fp <= 00000000
     663  1.6 0x000000d4             s3 <= 00000000
     665  1.6 0x000000d8             fp <= 00000000
     667  1.6 0x000000dc             fp <= 00000000
     669  1.6 0x000000e0             fp <= 00000000
     673  1.6 0x000000e4             s3 <= 00000000
     674  1.6 0x000000e8             s4 <= 00000000
     678  1.6 0x000000ec             s1 <= 00000000
     679  1.6 0x000000f0             s2 <= 00000000
     680  1.6 0x000000f4             s3 <= 00000000
     681  1.6 0x000000f8             s4 <= 00000000
     683  1.6 0x000000fc             s1 <= 00000000
     685  1.6 0x00000100             s2 <= 00000000
     686  1.6 0x00000104             s3 <= 00000000
     687  1.6 0x00000108             s5 <= 00000000
     688  1.6 0x0000010c             t0 <= 00000000
     691  1.6 0x00000110             s1 <= 00000000
     692  1.6 0x00000114             s2 <= 00000000
     693  1.6 0x00000118             s3 <= 00000000
     694  1.6 0x0000011c             s5 <= 00000000
     695  1.6 0x00000120             t0 <= 00000000
     696  1.6 0x00000124             s1 <= 00000000
     698  1.6 0x00000128             s2 <= 00000000
     699  1.6 0x0000012c             s3 <= 00000000
     700  1.6 0x00000130             t1 <= 00000005
     702  1.6 0x00000134               
     703  1.6 0x00000048             fp <= 00000000
     704  1.6 0x0000004c             s1 <= 00000000
     705  1.6 0x00000050             s2 <= 00000000
     706  1.6 0x00000054             s3 <= 00000000
     707  1.6 0x00000058             s4 <= 00000000
     708  1.5 0x0000005c             s5 <= 00000000
     709  1.5 0x00000060             fp <= 00000000
     713  1.6 0x00000064             s2 <= 00000000
     714  1.6 0x00000068             s3 <= 00000000
     715  1.6 0x0000006c             s4 <= 00000000
     716  1.5 0x00000070             s5 <= 00000000
     717  1.5 0x00000074             fp <= 00000000
     719  1.5 0x00000078             s2 <= 00000000
     721  1.6 0x0000007c             s3 <= 00000000
     722  1.5 0x00000080             s4 <= 00000000
     723  1.5 0x00000084             s5 <= 00000000
     724  1.5 0x00000088             fp <= 00000000
     728  1.6 0x0000008c             s2 <= 00000000
     729  1.6 0x00000090             s3 <= 00000000
     730  1.5 0x00000094             s4 <= 00000000
     731  1.5 0x00000098             s5 <= 00000000
     732  1.5 0x0000009c             fp <= 00000000
     734  1.5 0x000000a0             s2 <= 00000000
     736  1.5 0x000000a4             s3 <= 00000000
     737  1.5 0x000000a8             s4 <= 00000000
     738  1.5 0x000000ac             s5 <= 00000000
     739  1.5 0x000000b0             fp <= 00000000
     741  1.5 0x000000b4             fp <= 00000000
     743  1.5 0x000000b8             s3 <= 00000000
     745  1.5 0x000000bc             s6 <= 00000000
     747  1.5 0x000000c0             s6 <= 00000000
     751  1.6 0x000000c4             s3 <= 00000000
     752  1.6 0x000000c8             fp <= 00000000
     754  1.6 0x000000cc             fp <= 00000000
     756  1.6 0x000000d0             fp <= 00000000
     758  1.6 0x000000d4             s3 <= 00000000
     760  1.6 0x000000d8             fp <= 00000000
     762  1.6 0x000000dc             fp <= 00000000
     764  1.6 0x000000e0             fp <= 00000000
     768  1.6 0x000000e4             s3 <= 00000000
     769  1.6 0x000000e8             s4 <= 00000000
     773  1.6 0x000000ec             s1 <= 00000000
     774  1.6 0x000000f0             s2 <= 00000000
     775  1.6 0x000000f4             s3 <= 00000000
     776  1.6 0x000000f8             s4 <= 00000000
     778  1.6 0x000000fc             s1 <= 00000000
     780  1.6 0x00000100             s2 <= 00000000
     781  1.6 0x00000104             s3 <= 00000000
     782  1.6 0x00000108             s5 <= 00000000
     783  1.6 0x0000010c             t0 <= 00000000
     786  1.6 0x00000110             s1 <= 00000000
     787  1.6 0x00000114             s2 <= 00000000
     788  1.6 0x00000118             s3 <= 00000000
     789  1.6 0x0000011c             s5 <= 00000000
     790  1.6 0x00000120             t0 <= 00000000
     791  1.6 0x00000124             s1 <= 00000000
     793  1.6 0x00000128             s2 <= 00000000
     794  1.6 0x0000012c             s3 <= 00000000
     795  1.6 0x00000130             t1 <= 00000006
     797  1.6 0x00000134               
     798  1.6 0x00000048             fp <= 00000000
     799  1.6 0x0000004c             s1 <= 00000000
     800  1.6 0x00000050             s2 <= 00000000
     801  1.6 0x00000054             s3 <= 00000000
     802  1.5 0x00000058             s4 <= 00000000
     803  1.5 0x0000005c             s5 <= 00000000
     804  1.5 0x00000060             fp <= 00000000
     808  1.6 0x00000064             s2 <= 00000000
     809  1.6 0x00000068             s3 <= 00000000
     810  1.5 0x0000006c             s4 <= 00000000
     811  1.5 0x00000070             s5 <= 00000000
     812  1.5 0x00000074             fp <= 00000000
     814  1.5 0x00000078             s2 <= 00000000
     816  1.5 0x0000007c             s3 <= 00000000
     817  1.5 0x00000080             s4 <= 00000000
     818  1.5 0x00000084             s5 <= 00000000
     819  1.5 0x00000088             fp <= 00000000
     823  1.5 0x0000008c             s2 <= 00000000
     824  1.5 0x00000090             s3 <= 00000000
     825  1.5 0x00000094             s4 <= 00000000
     826  1.5 0x00000098             s5 <= 00000000
     827  1.5 0x0000009c             fp <= 00000000
     829  1.5 0x000000a0             s2 <= 00000000
     831  1.5 0x000000a4             s3 <= 00000000
     832  1.5 0x000000a8             s4 <= 00000000
     833  1.5 0x000000ac             s5 <= 00000000
     834  1.5 0x000000b0             fp <= 00000000
     836  1.5 0x000000b4             fp <= 00000000
     838  1.5 0x000000b8             s3 <= 00000000
     840  1.5 0x000000bc             s6 <= 00000000
     842  1.5 0x000000c0             s6 <= 00000000
     846  1.6 0x000000c4             s3 <= 00000000
     847  1.5 0x000000c8             fp <= 00000000
     849  1.6 0x000000cc             fp <= 00000000
     851  1.6 0x000000d0             fp <= 00000000
     853  1.6 0x000000d4             s3 <= 00000000
     855  1.6 0x000000d8             fp <= 00000000
     857  1.6 0x000000dc             fp <= 00000000
     859  1.6 0x000000e0             fp <= 00000000
     863  1.6 0x000000e4             s3 <= 00000000
     864  1.6 0x000000e8             s4 <= 00000000
     868  1.6 0x000000ec             s1 <= 00000000
     869  1.6 0x000000f0             s2 <= 00000000
     870  1.6 0x000000f4             s3 <= 00000000
     871  1.6 0x000000f8             s4 <= 00000000
     873  1.6 0x000000fc             s1 <= 00000000
     875  1.6 0x00000100             s2 <= 00000000
     876  1.6 0x00000104             s3 <= 00000000
     877  1.6 0x00000108             s5 <= 00000000
     878  1.6 0x0000010c             t0 <= 00000000
     881  1.6 0x00000110             s1 <= 00000000
     882  1.6 0x00000114             s2 <= 00000000
     883  1.6 0x00000118             s3 <= 00000000
     884  1.6 0x0000011c             s5 <= 00000000
     885  1.6 0x00000120             t0 <= 00000000
     886  1.6 0x00000124             s1 <= 00000000
     888  1.6 0x00000128             s2 <= 00000000
     889  1.6 0x0000012c             s3 <= 00000000
     890  1.6 0x00000130             t1 <= 00000007
     892  1.6 0x00000134               
     893  1.6 0x00000048             fp <= 00000000
     894  1.6 0x0000004c             s1 <= 00000000
     895  1.5 0x00000050             s2 <= 00000000
     896  1.5 0x00000054             s3 <= 00000000
     897  1.5 0x00000058             s4 <= 00000000
     898  1.5 0x0000005c             s5 <= 00000000
     899  1.5 0x00000060             fp <= 00000000
     903  1.5 0x00000064             s2 <= 00000000
     904  1.5 0x00000068             s3 <= 00000000
     905  1.5 0x0000006c             s4 <= 00000000
     906  1.5 0x00000070             s5 <= 00000000
     907  1.5 0x00000074             fp <= 00000000
     909  1.5 0x00000078             s2 <= 00000000
     911  1.5 0x0000007c             s3 <= 00000000
     912  1.5 0x00000080             s4 <= 00000000
     913  1.5 0x00000084             s5 <= 00000000
     914  1.5 0x00000088             fp <= 00000000
     918  1.5 0x0000008c             s2 <= 00000000
     919  1.5 0x00000090             s3 <= 00000000
     920  1.5 0x00000094             s4 <= 00000000
     921  1.5 0x00000098             s5 <= 00000000
     922  1.5 0x0000009c             fp <= 00000000
     924  1.5 0x000000a0             s2 <= 00000000
     926  1.5 0x000000a4             s3 <= 00000000
     927  1.5 0x000000a8             s4 <= 00000000
     928  1.5 0x000000ac             s5 <= 00000000
     929  1.5 0x000000b0             fp <= 00000000
     931  1.5 0x000000b4             fp <= 00000000
     933  1.5 0x000000b8             s3 <= 00000000
     935  1.5 0x000000bc             s6 <= 00000000
     937  1.5 0x000000c0             s6 <= 00000000
     941  1.5 0x000000c4             s3 <= 00000000
     942  1.5 0x000000c8             fp <= 00000000
     944  1.5 0x000000cc             fp <= 00000000
     946  1.5 0x000000d0             fp <= 00000000
     948  1.5 0x000000d4             s3 <= 00000000
     950  1.6 0x000000d8             fp <= 00000000
     952  1.6 0x000000dc             fp <= 00000000
     954  1.6 0x000000e0             fp <= 00000000
     958  1.6 0x000000e4             s3 <= 00000000
     959  1.6 0x000000e8             s4 <= 00000000
     963  1.6 0x000000ec             s1 <= 00000000
     964  1.6 0x000000f0             s2 <= 00000000
     965  1.6 0x000000f4             s3 <= 00000000
     966  1.6 0x000000f8             s4 <= 00000000
     968  1.6 0x000000fc             s1 <= 00000000
     970  1.6 0x00000100             s2 <= 00000000
     971  1.6 0x00000104             s3 <= 00000000
     972  1.6 0x00000108             s5 <= 00000000
     973  1.6 0x0000010c             t0 <= 00000000
     976  1.6 0x00000110             s1 <= 00000000
     977  1.6 0x00000114             s2 <= 00000000
     978  1.6 0x00000118             s3 <= 00000000
     979  1.6 0x0000011c             s5 <= 00000000
     980  1.6 0x00000120             t0 <= 00000000
     981  1.6 0x00000124             s1 <= 00000000
     983  1.6 0x00000128             s2 <= 00000000
     984  1.6 0x0000012c             s3 <= 00000000
     985  1.6 0x00000130             t1 <= 00000008
     987  1.6 0x00000134               
     988  1.5 0x00000048             fp <= 00000000
     989  1.5 0x0000004c             s1 <= 00000000
     990  1.5 0x00000050             s2 <= 00000000
     991  1.5 0x00000054             s3 <= 00000000
     992  1.5 0x00000058             s4 <= 00000000
     993  1.5 0x0000005c             s5 <= 00000000
     994  1.5 0x00000060             fp <= 00000000
     998  1.5 0x00000064             s2 <= 00000000
     999  1.5 0x00000068             s3 <= 00000000
    1000  1.5 0x0000006c             s4 <= 00000000
    1001  1.5 0x00000070             s5 <= 00000000
    1002  1.5 0x00000074             fp <= 00000000
    1004  1.5 0x00000078             s2 <= 00000000
    1006  1.5 0x0000007c             s3 <= 00000000
    1007  1.5 0x00000080             s4 <= 00000000
    1008  1.5 0x00000084             s5 <= 00000000
    1009  1.5 0x00000088             fp <= 00000000
    1013  1.5 0x0000008c             s2 <= 00000000
    1014  1.5 0x00000090             s3 <= 00000000
    1015  1.5 0x00000094             s4 <= 00000000
    1016  1.5 0x00000098             s5 <= 00000000
    1017  1.5 0x0000009c             fp <= 00000000
    1019  1.5 0x000000a0             s2 <= 00000000
    1021  1.5 0x000000a4             s3 <= 00000000
    1022  1.5 0x000000a8             s4 <= 00000000
    1023  1.5 0x000000ac             s5 <= 00000000
    1024  1.5 0x000000b0             fp <= 00000000
    1026  1.5 0x000000b4             fp <= 00000000
    1028  1.5 0x000000b8             s3 <= 00000000
    1030  1.5 0x000000bc             s6 <= 00000000
    1032  1.5 0x000000c0             s6 <= 00000000
    1036  1.5 0x000000c4             s3 <= 00000000
    1037  1.5 0x000000c8             fp <= 00000000
    1039  1.5 0x000000cc             fp <= 00000000
    1041  1.5 0x000000d0             fp <= 00000000
    1043  1.5 0x000000d4             s3 <= 00000000
    1045  1.5 0x000000d8             fp <= 00000000
    1047  1.5 0x000000dc             fp <= 00000000
    1049  1.6 0x000000e0             fp <= 00000000
    1053  1.6 0x000000e4             s3 <= 00000000
    1054  1.6 0x000000e8             s4 <= 00000000
    1058  1.6 0x000000ec             s1 <= 00000000
    1059  1.6 0x000000f0             s2 <= 00000000
    1060  1.6 0x000000f4             s3 <= 00000000
    1061  1.6 0x000000f8             s4 <= 00000000
    1063  1.6 0x000000fc             s1 <= 00000000
    1065  1.6 0x00000100             s2 <= 00000000
    1066  1.6 0x00000104             s3 <= 00000000
    1067  1.6 0x00000108             s5 <= 00000000
    1068  1.6 0x0000010c             t0 <= 00000000
    1071  1.6 0x00000110             s1 <= 00000000
    1072  1.6 0x00000114             s2 <= 00000000
    1073  1.6 0x00000118             s3 <= 00000000
    1074  1.6 0x0000011c             s5 <= 00000000
    1075  1.6 0x00000120             t0 <= 00000000
    1076  1.5 0x00000124             s1 <= 00000000
    1078  1.6 0x00000128             s2 <= 00000000
    1079  1.5 0x0000012c             s3 <= 00000000
    1080  1.5 0x00000130             t1 <= 00000009
    1082  1.5 0x00000134               
    1083  1.5 0x00000048             fp <= 00000000
    1084  1.5 0x0000004c             s1 <= 00000000
    1085  1.5 0x00000050             s2 <= 00000000
    1086  1.5 0x00000054             s3 <= 00000000
    1087  1.5 0x00000058             s4 <= 00000000
    1088  1.5 0x0000005c             s5 <= 00000000
    1089  1.5 0x00000060             fp <= 00000000
    1093  1.5 0x00000064             s2 <= 00000000
    1094  1.5 0x00000068             s3 <= 00000000
    1095  1.5 0x0000006c             s4 <= 00000000
    1096  1.5 0x00000070             s5 <= 00000000
    1097  1.5 0x00000074             fp <= 00000000
    1099  1.5 0x00000078             s2 <= 00000000
    1101  1.5 0x0000007c             s3 <= 00000000
    1102  1.5 0x00000080             s4 <= 00000000
    1103  1.5 0x00000084             s5 <= 00000000
    1104  1.5 0x00000088             fp <= 00000000
    1108  1.5 0x0000008c             s2 <= 00000000
    1109  1.5 0x00000090             s3 <= 00000000
    1110  1.5 0x00000094             s4 <= 00000000
    1111  1.5 0x00000098             s5 <= 00000000
    1112  1.5 0x0000009c             fp <= 00000000
    1114  1.5 0x000000a0             s2 <= 00000000
    1116  1.5 0x000000a4             s3 <= 00000000
    1117  1.5 0x000000a8             s4 <= 00000000
    1118  1.5 0x000000ac             s5 <= 00000000
    1119  1.5 0x000000b0             fp <= 00000000
    1121  1.5 0x000000b4             fp <= 00000000
    1123  1.5 0x000000b8             s3 <= 00000000
    1125  1.5 0x000000bc             s6 <= 00000000
    1127  1.5 0x000000c0             s6 <= 00000000
    1131  1.5 0x000000c4             s3 <= 00000000
    1132  1.5 0x000000c8             fp <= 00000000
    1134  1.5 0x000000cc             fp <= 00000000
    1136  1.5 0x000000d0             fp <= 00000000
    1138  1.5 0x000000d4             s3 <= 00000000
    1140  1.5 0x000000d8             fp <= 00000000
    1142  1.5 0x000000dc             fp <= 00000000
    1144  1.5 0x000000e0             fp <= 00000000
    1148  1.6 0x000000e4             s3 <= 00000000
    1149  1.6 0x000000e8             s4 <= 00000000
    1153  1.6 0x000000ec             s1 <= 00000000
    1154  1.6 0x000000f0             s2 <= 00000000
    1155  1.6 0x000000f4             s3 <= 00000000
    1156  1.6 0x000000f8             s4 <= 00000000
    1158  1.6 0x000000fc             s1 <= 00000000
    1160  1.6 0x00000100             s2 <= 00000000
    1161  1.6 0x00000104             s3 <= 00000000
    1162  1.6 0x00000108             s5 <= 00000000
    1163  1.6 0x0000010c             t0 <= 00000000
    1166  1.6 0x00000110             s1 <= 00000000
    1167  1.6 0x00000114             s2 <= 00000000
    1168  1.6 0x00000118             s3 <= 00000000
    1169  1.6 0x0000011c             s5 <= 00000000
    1170  1.5 0x00000120             t0 <= 00000000
    1171  1.5 0x00000124             s1 <= 00000000
    1173  1.5 0x00000128             s2 <= 00000000
    1174  1.5 0x0000012c             s3 <= 00000000
    1175  1.5 0x00000130             t1 <= 0000000a
    1177  1.5 0x00000134               
    1182  1.6 0x00000138             sp <= 00002ffc
    1183  1.6 0x0000013c               
    1188  1.6 0x00000010               
$finish called at time : 23308666 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:08 . Memory (MB): peak = 10085.840 ; gain = 0.000 ; free physical = 3266 ; free virtual = 18970
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 10085.840 ; gain = 0.000 ; free physical = 3266 ; free virtual = 18970
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 10085.840 ; gain = 0.000 ; free physical = 3266 ; free virtual = 18970
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 10100.852 ; gain = 0.000 ; free physical = 3322 ; free virtual = 19034
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     213  2.5 0x00000020               mem[00000fd4] <= 0000038f
     214  2.4 0x00000024             a1 <= 0000000a
     215  2.2 0x00000028             t1 <= 00000000
     216  2.1 0x0000002c             fp <= 000004d2
     217  2.0 0x00000030             s1 <= 00000224
     218  2.0 0x00000034             s2 <= 00001000
     219  1.9 0x00000038             s2 <= 00000911
     220  1.8 0x0000003c             s3 <= 000003b4
     221  1.8 0x00000040             s4 <= 00000306
     222  1.7 0x00000044             s5 <= 000001b0
     223  1.7 0x00000048             fp <= 00136864
     224  1.6 0x0000004c             s1 <= 002192f4
     225  1.6 0x00000050             s2 <= 000b3238
     226  1.6 0x00000054             s3 <= 00051a20
     227  1.5 0x00000058             s4 <= 00000000
     228  1.5 0x0000005c             s5 <= 00000000
     229  1.5 0x00000060             fp <= 0034fb58
     233  1.6 0x00000064             s2 <= ffd636e0
     234  1.6 0x00000068             s3 <= 0031e178
     235  1.5 0x0000006c             s4 <= 0034fb58
     236  1.5 0x00000070             s5 <= ffcb04a8
     237  1.5 0x00000074             fp <= 00568e4c
     238  1.5 0x00000078             s2 <= 0080576c
     241  1.5 0x0000007c             s3 <= 00676f34
     242  1.5 0x00000080             s4 <= 008b89a4
     243  1.5 0x00000084             s5 <= 008b89a4
     244  1.5 0x00000088             fp <= 0000038f
     248  1.5 0x0000008c             s2 <= 008053dd
     249  1.5 0x00000090             s3 <= 00676cbb
     250  1.5 0x00000094             s4 <= 008b8d33
     251  1.5 0x00000098             s5 <= 008b8615
     252  1.5 0x0000009c             fp <= 0000038f
     253  1.5 0x000000a0             s2 <= ff7fdbf7
[        253] Error: wrong result written. Expected to write 0xff7fafb2, but wrote 0xff7fdbf7
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 6083666 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 10100.852 ; gain = 0.000 ; free physical = 3251 ; free virtual = 18971
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 10100.852 ; gain = 0.000 ; free physical = 3311 ; free virtual = 19032
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00003000
     201  3.3 0x00000008             sp <= 00002ffc
     202  2.7 0x0000000c             ra <= 00000010
     207  3.2 0x00000014             sp <= 00002fd4
     208  2.5 0x00000018             a5 <= 00002fd4
     209  2.3 0x0000001c             a4 <= 0000038f
     213  2.5 0x00000020               mem[00000fd4] <= 0000038f
     214  2.4 0x00000024             a1 <= 0000000a
     215  2.2 0x00000028             t1 <= 00000000
     216  2.1 0x0000002c             fp <= 000004d2
     217  2.0 0x00000030             s1 <= 00000224
     218  2.0 0x00000034             s2 <= 00001000
     219  1.9 0x00000038             s2 <= 00000911
     220  1.8 0x0000003c             s3 <= 000003b4
     221  1.8 0x00000040             s4 <= 00000306
     222  1.7 0x00000044             s5 <= 000001b0
     223  1.7 0x00000048             fp <= 00136864
     224  1.6 0x0000004c             s1 <= 002192f4
     225  1.6 0x00000050             s2 <= 000b3238
     226  1.6 0x00000054             s3 <= 00051a20
     227  1.5 0x00000058             s4 <= 00000000
     228  1.5 0x0000005c             s5 <= 00000000
     229  1.5 0x00000060             fp <= 0034fb58
     233  1.6 0x00000064             s2 <= ffd636e0
     234  1.6 0x00000068             s3 <= 0031e178
     235  1.5 0x0000006c             s4 <= 0034fb58
     236  1.5 0x00000070             s5 <= ffcb04a8
     237  1.5 0x00000074             fp <= 00568e4c
     238  1.5 0x00000078             s2 <= 0080576c
     241  1.5 0x0000007c             s3 <= 00676f34
     242  1.5 0x00000080             s4 <= 008b89a4
     243  1.5 0x00000084             s5 <= 008b89a4
     244  1.5 0x00000088             fp <= 0000038f
     248  1.5 0x0000008c             s2 <= 008053dd
     249  1.5 0x00000090             s3 <= 00676cbb
     250  1.5 0x00000094             s4 <= 008b8d33
     251  1.5 0x00000098             s5 <= 008b8615
     252  1.5 0x0000009c             fp <= 0000038f
     256  1.6 0x000000a0             s2 <= ff7fafb2
     257  1.6 0x000000a4             s3 <= 00676f34
     258  1.5 0x000000a8             s4 <= 008b90c2
     259  1.5 0x000000ac             s5 <= ff747d7a
     260  1.5 0x000000b0             fp <= 00219683
     261  1.5 0x000000b4             fp <= 00a1e6d1
     262  1.5 0x000000b8             s3 <= 00c689e5
     265  1.5 0x000000bc             s6 <= 00c379c5
     266  1.5 0x000000c0             s6 <= 0143ca13
     270  1.6 0x000000c4             s3 <= 018543f6
     271  1.5 0x000000c8             fp <= 00c379c5
     272  1.5 0x000000cc             fp <= 0143ca13
     273  1.5 0x000000d0             fp <= 01cf5ad5
     274  1.5 0x000000d4             s3 <= 004a1923
     277  1.5 0x000000d8             fp <= 01f0edc9
     278  1.5 0x000000dc             fp <= 02713e17
     279  1.5 0x000000e0             fp <= 02fcced9
     283  1.6 0x000000e4             s3 <= 02b6d7fa
     284  1.6 0x000000e8             s4 <= 0000038f
     288  1.6 0x000000ec             s1 <= 00219683
     289  1.6 0x000000f0             s2 <= ff7fac23
     290  1.6 0x000000f4             s3 <= 02b6d475
     291  1.6 0x000000f8             s4 <= 0000038f
     295  1.6 0x000000fc             s1 <= 00219a12
     296  1.6 0x00000100             s2 <= 0080576c
     297  1.6 0x00000104             s3 <= 02b6d7fa
     298  1.6 0x00000108             s5 <= 0000038f
     299  1.6 0x0000010c             t0 <= 00000000
     302  1.6 0x00000110             s1 <= 00219da1
     303  1.6 0x00000114             s2 <= 008053dd
     304  1.6 0x00000118             s3 <= 02b6d475
     305  1.6 0x0000011c             s5 <= 0000038f
     306  1.5 0x00000120             t0 <= 00000000
     309  1.6 0x00000124             s1 <= 0021a130
     310  1.6 0x00000128             s2 <= ff7fafb2
     311  1.5 0x0000012c             s3 <= 02b6d7fa
     312  1.5 0x00000130             t1 <= 00000001
     313  1.5 0x00000134               
     318  1.6 0x00000048             fp <= db61e360
     319  1.6 0x0000004c             s1 <= 0bcc11d4
     320  1.6 0x00000050             s2 <= a8aa92a6
     321  1.6 0x00000054             s3 <= 000ca9e1
     322  1.6 0x00000058             s4 <= 803c199d
     323  1.6 0x0000005c             s5 <= 67cda020
     324  1.5 0x00000060             fp <= e72df534
     328  1.6 0x00000064             s2 <= c17c9d72
     329  1.6 0x00000068             s3 <= e7215cd5
     330  1.6 0x0000006c             s4 <= 676a0ed1
     331  1.6 0x00000070             s5 <= 809faaec
     332  1.5 0x00000074             fp <= f2fa0708
     333  1.5 0x00000078             s2 <= 317d6996
     336  1.6 0x0000007c             s3 <= 15db5bdd
     337  1.5 0x00000080             s4 <= 5a6415d9
     338  1.5 0x00000084             s5 <= 725a5c1c
     339  1.5 0x00000088             fp <= 0000038f
     343  1.6 0x0000008c             s2 <= 317d6607
     344  1.6 0x00000090             s3 <= 15db5852
     345  1.5 0x00000094             s4 <= 5a641968
     346  1.5 0x00000098             s5 <= 725a588d
     347  1.5 0x0000009c             fp <= 0000038f
     351  1.6 0x000000a0             s2 <= ce829d88
     352  1.6 0x000000a4             s3 <= 15db5bdd
     353  1.5 0x000000a8             s4 <= 5a641cf7
     354  1.5 0x000000ac             s5 <= 8da5ab02
     355  1.5 0x000000b0             fp <= 0bcc1563
     356  1.5 0x000000b4             fp <= 3d4977db
     357  1.5 0x000000b8             s3 <= 28922c06
     360  1.5 0x000000bc             s6 <= 491589af
     361  1.5 0x000000c0             s6 <= 7a92ec27
     365  1.6 0x000000c4             s3 <= 5200c021
     366  1.5 0x000000c8             fp <= 491589af
     367  1.5 0x000000cc             fp <= 7a92ec27
     368  1.5 0x000000d0             fp <= d4f7091e
     369  1.5 0x000000d4             s3 <= 86f7c93f
     372  1.5 0x000000d8             fp <= e0c31af2
     373  1.5 0x000000dc             fp <= 12407d6a
     374  1.5 0x000000e0             fp <= 6ca49a61
     378  1.6 0x000000e4             s3 <= ea53535e
     379  1.6 0x000000e8             s4 <= 0000038f
     383  1.6 0x000000ec             s1 <= 0bcc1563
     384  1.6 0x000000f0             s2 <= ce8299f9
     385  1.6 0x000000f4             s3 <= ea5350d1
     386  1.6 0x000000f8             s4 <= 0000038f
     390  1.6 0x000000fc             s1 <= 0bcc18f2
     391  1.6 0x00000100             s2 <= 317d6996
     392  1.6 0x00000104             s3 <= ea53535e
     393  1.6 0x00000108             s5 <= 0000038f
     394  1.6 0x0000010c             t0 <= 00000000
     397  1.6 0x00000110             s1 <= 0bcc1c81
     398  1.6 0x00000114             s2 <= 317d6607
     399  1.6 0x00000118             s3 <= ea5350d1
     400  1.6 0x0000011c             s5 <= 0000038f
     401  1.5 0x00000120             t0 <= 00000000
     404  1.6 0x00000124             s1 <= 0bcc2010
     405  1.6 0x00000128             s2 <= ce829d88
     406  1.5 0x0000012c             s3 <= ea53535e
     407  1.5 0x00000130             t1 <= 00000002
     408  1.5 0x00000134               
     409  1.5 0x00000048             fp <= 9c3ad880
     410  1.5 0x0000004c             s1 <= 9020eff0
     411  1.5 0x00000050             s2 <= de85ab82
     412  1.5 0x00000054             s3 <= 000ca9e1
     413  1.5 0x00000058             s4 <= 30d65ec9
     414  1.5 0x0000005c             s5 <= 858cfb80
     415  1.5 0x00000060             fp <= 2c5bc870
     419  1.5 0x00000064             s2 <= b229e312
     420  1.5 0x00000068             s3 <= 2c576191
     421  1.5 0x0000006c             s4 <= 5d322739
     422  1.5 0x00000070             s5 <= 59313310
     423  1.5 0x00000074             fp <= bc7cb860
     424  1.5 0x00000078             s2 <= 0a52d54e
     427  1.5 0x0000007c             s3 <= 902bd9f1
     428  1.5 0x00000080             s4 <= 19aedf99
     429  1.5 0x00000084             s5 <= 634b8550
     430  1.5 0x00000088             fp <= 0000038f
     434  1.5 0x0000008c             s2 <= 0a52d1bf
     435  1.5 0x00000090             s3 <= 902bda7e
     436  1.5 0x00000094             s4 <= 19aee328
     437  1.5 0x00000098             s5 <= 634b81c1
     438  1.5 0x0000009c             fp <= 0000038f
     442  1.5 0x000000a0             s2 <= f5ad31d0
     443  1.5 0x000000a4             s3 <= 902bd9f1
     444  1.5 0x000000a8             s4 <= 19aee6b7
     445  1.5 0x000000ac             s5 <= 9cb481ce
     446  1.5 0x000000b0             fp <= 9020f37f
     447  1.5 0x000000b4             fp <= 9a73c1af
     448  1.5 0x000000b8             s3 <= 0a58185e
     451  1.5 0x000000bc             s6 <= 2a94b19f
     452  1.5 0x000000c0             s6 <= 34e77fcf
     456  1.5 0x000000c4             s3 <= 3ebf6791
     457  1.5 0x000000c8             fp <= 2a94b19f
     458  1.5 0x000000cc             fp <= 34e77fcf
     459  1.5 0x000000d0             fp <= 4e966686
     460  1.5 0x000000d4             s3 <= 70290117
     463  1.5 0x000000d8             fp <= deb75676
     464  1.5 0x000000dc             fp <= e90a24a6
     465  1.5 0x000000e0             fp <= 02b90b5d
     469  1.5 0x000000e4             s3 <= 72900a4a
     470  1.5 0x000000e8             s4 <= 0000038f
     474  1.5 0x000000ec             s1 <= 9020f37f
     475  1.5 0x000000f0             s2 <= f5ad2e41
     476  1.5 0x000000f4             s3 <= 729009c5
     477  1.5 0x000000f8             s4 <= 0000038f
     481  1.5 0x000000fc             s1 <= 9020f70e
     482  1.5 0x00000100             s2 <= 0a52d54e
     483  1.5 0x00000104             s3 <= 72900a4a
     484  1.5 0x00000108             s5 <= 0000038f
     485  1.5 0x0000010c             t0 <= 00000000
     488  1.5 0x00000110             s1 <= 9020fa9d
     489  1.5 0x00000114             s2 <= 0a52d1bf
     490  1.5 0x00000118             s3 <= 729009c5
     491  1.5 0x0000011c             s5 <= 0000038f
     492  1.5 0x00000120             t0 <= 00000000
     495  1.5 0x00000124             s1 <= 9020fe2c
     496  1.5 0x00000128             s2 <= f5ad31d0
     497  1.5 0x0000012c             s3 <= 72900a4a
     498  1.5 0x00000130             t1 <= 00000003
     499  1.5 0x00000134               
     500  1.5 0x00000048             fp <= 4b30efc0
     501  1.5 0x0000004c             s1 <= 6d028620
     502  1.5 0x00000050             s2 <= ae949d56
     503  1.5 0x00000054             s3 <= 000ca9e1
     504  1.5 0x00000058             s4 <= 43cfd1a1
     505  1.5 0x0000005c             s5 <= 69c21c40
     506  1.5 0x00000060             fp <= b83375e0
     510  1.5 0x00000064             s2 <= f6612776
     511  1.5 0x00000068             s3 <= b83fdc01
     512  1.5 0x0000006c             s4 <= fc034781
     513  1.5 0x00000070             s5 <= b18ea660
     514  1.5 0x00000074             fp <= 2535fc00
     515  1.5 0x00000078             s2 <= 2ed4d48a
     518  1.5 0x0000007c             s3 <= 9d0a2001
     519  1.5 0x00000080             s4 <= 21394381
     520  1.5 0x00000084             s5 <= 73a755a0
     521  1.5 0x00000088             fp <= 0000038f
     525  1.5 0x0000008c             s2 <= 2ed4d0fb
     526  1.5 0x00000090             s3 <= 9d0a238e
     527  1.5 0x00000094             s4 <= 21394710
     528  1.5 0x00000098             s5 <= 73a75211
     529  1.5 0x0000009c             fp <= 0000038f
     533  1.5 0x000000a0             s2 <= d12b3294
     534  1.5 0x000000a4             s3 <= 9d0a2001
     535  1.5 0x000000a8             s4 <= 21394a9f
     536  1.5 0x000000ac             s5 <= 8c58b17e
     537  1.5 0x000000b0             fp <= 6d0289af
     538  1.5 0x000000b4             fp <= 9bd7571b
     539  1.5 0x000000b8             s3 <= 06dd771a
     542  1.5 0x000000bc             s6 <= 08d9dd3b
     543  1.5 0x000000c0             s6 <= 37aeaaa7
     547  1.5 0x000000c4             s3 <= 3173ddbd
     548  1.5 0x000000c8             fp <= 08d9dd3b
     549  1.5 0x000000cc             fp <= 37aeaaa7
     550  1.5 0x000000d0             fp <= 58e7f546
     551  1.5 0x000000d4             s3 <= 699428fb
     554  1.5 0x000000d8             fp <= c5ea7b66
     555  1.5 0x000000dc             fp <= f4bf48d2
     556  1.5 0x000000e0             fp <= 15f89371
     560  1.5 0x000000e4             s3 <= 7c6cbb8a
     561  1.5 0x000000e8             s4 <= 0000038f
     565  1.5 0x000000ec             s1 <= 6d0289af
     566  1.5 0x000000f0             s2 <= d12b2f05
     567  1.5 0x000000f4             s3 <= 7c6cb805
     568  1.5 0x000000f8             s4 <= 0000038f
     572  1.5 0x000000fc             s1 <= 6d028d3e
     573  1.5 0x00000100             s2 <= 2ed4d48a
     574  1.5 0x00000104             s3 <= 7c6cbb8a
     575  1.5 0x00000108             s5 <= 0000038f
     576  1.5 0x0000010c             t0 <= 00000000
     579  1.5 0x00000110             s1 <= 6d0290cd
     580  1.5 0x00000114             s2 <= 2ed4d0fb
     581  1.5 0x00000118             s3 <= 7c6cb805
     582  1.5 0x0000011c             s5 <= 0000038f
     583  1.5 0x00000120             t0 <= 00000000
     586  1.5 0x00000124             s1 <= 6d02945c
     587  1.5 0x00000128             s2 <= d12b3294
     588  1.5 0x0000012c             s3 <= 7c6cbb8a
     589  1.5 0x00000130             t1 <= 00000004
     590  1.5 0x00000134               
     591  1.5 0x00000048             fp <= 8debbd30
     592  1.5 0x0000004c             s1 <= 55ab5fc8
     593  1.5 0x00000050             s2 <= c6ef6016
     594  1.5 0x00000054             s3 <= 000ca9e1
     595  1.5 0x00000058             s4 <= 26914849
     596  1.5 0x0000005c             s5 <= 070a4a50
     597  1.5 0x00000060             fp <= e3971cf8
     601  1.5 0x00000064             s2 <= e358431e
     602  1.5 0x00000068             s3 <= e39bb519
     603  1.5 0x0000006c             s4 <= 0a286541
     604  1.5 0x00000070             s5 <= 23732d58
     605  1.5 0x00000074             fp <= 39427cc0
     606  1.5 0x00000078             s2 <= 55ea39a2
     609  1.5 0x0000007c             s3 <= dad9c9d9
     610  1.5 0x00000080             s4 <= 436ae201
     611  1.5 0x00000084             s5 <= 15cf4f68
     612  1.5 0x00000088             fp <= 0000038f
     616  1.5 0x0000008c             s2 <= 55ea3613
     617  1.5 0x00000090             s3 <= dad9ca56
     618  1.5 0x00000094             s4 <= 436ae590
     619  1.5 0x00000098             s5 <= 15cf4bd9
     620  1.5 0x0000009c             fp <= 0000038f
     624  1.5 0x000000a0             s2 <= aa15cd7c
     625  1.5 0x000000a4             s3 <= dad9c9d9
     626  1.5 0x000000a8             s4 <= 436ae91f
     627  1.5 0x000000ac             s5 <= ea30b7b6
     628  1.5 0x000000b0             fp <= 55ab6357
     629  1.5 0x000000b4             fp <= ab9595db
     630  1.5 0x000000b8             s3 <= 714c5c02
     633  1.5 0x000000bc             s6 <= 0140f5a3
     634  1.5 0x000000c0             s6 <= 572b2827
     638  1.5 0x000000c4             s3 <= 26677425
     639  1.5 0x000000c8             fp <= 0140f5a3
     640  1.5 0x000000cc             fp <= 572b2827
     641  1.5 0x000000d0             fp <= 9a961146
     642  1.5 0x000000d4             s3 <= bcf16563
     645  1.5 0x000000d8             fp <= f041710e
     646  1.5 0x000000dc             fp <= 462ba392
     647  1.5 0x000000e0             fp <= 89968cb1
     651  1.5 0x000000e4             s3 <= 3567e9d2
     652  1.5 0x000000e8             s4 <= 0000038f
     656  1.5 0x000000ec             s1 <= 55ab6357
     657  1.5 0x000000f0             s2 <= aa15c9ed
     658  1.5 0x000000f4             s3 <= 3567ea5d
     659  1.5 0x000000f8             s4 <= 0000038f
     663  1.5 0x000000fc             s1 <= 55ab66e6
     664  1.5 0x00000100             s2 <= 55ea39a2
     665  1.5 0x00000104             s3 <= 3567e9d2
     666  1.5 0x00000108             s5 <= 0000038f
     667  1.5 0x0000010c             t0 <= 00000000
     670  1.5 0x00000110             s1 <= 55ab6a75
     671  1.5 0x00000114             s2 <= 55ea3613
     672  1.5 0x00000118             s3 <= 3567ea5d
     673  1.5 0x0000011c             s5 <= 0000038f
     674  1.5 0x00000120             t0 <= 00000000
     677  1.5 0x00000124             s1 <= 55ab6e04
     678  1.5 0x00000128             s2 <= aa15cd7c
     679  1.5 0x0000012c             s3 <= 3567e9d2
     680  1.5 0x00000130             t1 <= 00000005
     681  1.5 0x00000134               
     682  1.5 0x00000048             fp <= 74767df0
     683  1.5 0x0000004c             s1 <= b6cc6bb8
     684  1.5 0x00000050             s2 <= 0cc9124e
     685  1.5 0x00000054             s3 <= 000ca9e1
     686  1.5 0x00000058             s4 <= 3293e2c9
     687  1.5 0x0000005c             s5 <= f90aaf90
     688  1.5 0x00000060             fp <= 2b42e9a8
     692  1.5 0x00000064             s2 <= e18628a6
     693  1.5 0x00000068             s3 <= 2b4e4049
     694  1.5 0x0000006c             s4 <= 5dd6cc71
     695  1.5 0x00000070             s5 <= cdc7c5e8
     696  1.5 0x00000074             fp <= e20f5560
     697  1.5 0x00000078             s2 <= 00892cba
     700  1.5 0x0000007c             s3 <= c9411529
     701  1.5 0x00000080             s4 <= 3fe621d1
     702  1.5 0x00000084             s5 <= 14478f78
     703  1.5 0x00000088             fp <= 0000038f
     707  1.5 0x0000008c             s2 <= 0089292b
     708  1.5 0x00000090             s3 <= c94116a6
     709  1.5 0x00000094             s4 <= 3fe62560
     710  1.5 0x00000098             s5 <= 14478be9
     711  1.5 0x0000009c             fp <= 0000038f
     715  1.5 0x000000a0             s2 <= ff76da64
     716  1.5 0x000000a4             s3 <= c9411529
     717  1.5 0x000000a8             s4 <= 3fe628ef
     718  1.5 0x000000ac             s5 <= ebb877a6
     719  1.5 0x000000b0             fp <= b6cc6f47
     720  1.5 0x000000b4             fp <= b75594e3
     721  1.5 0x000000b8             s3 <= 7e1481ca
     724  1.5 0x000000bc             s6 <= 6e22009b
     725  1.5 0x000000c0             s6 <= 6eab2637
     729  1.5 0x000000c4             s3 <= 10bfa7fd
     730  1.5 0x000000c8             fp <= 6e22009b
     731  1.5 0x000000cc             fp <= 6eab2637
     732  1.5 0x000000d0             fp <= ae914f26
     733  1.5 0x000000d4             s3 <= be2ee8db
     736  1.5 0x000000d8             fp <= 655dbade
     737  1.5 0x000000dc             fp <= 65e6e07a
     738  1.5 0x000000e0             fp <= a5cd0969
     742  1.5 0x000000e4             s3 <= 1be3e1b2
     743  1.5 0x000000e8             s4 <= 0000038f
     747  1.5 0x000000ec             s1 <= b6cc6f47
     748  1.5 0x000000f0             s2 <= ff76d6d5
     749  1.5 0x000000f4             s3 <= 1be3e23d
     750  1.5 0x000000f8             s4 <= 0000038f
     754  1.5 0x000000fc             s1 <= b6cc72d6
     755  1.5 0x00000100             s2 <= 00892cba
     756  1.5 0x00000104             s3 <= 1be3e1b2
     757  1.5 0x00000108             s5 <= 0000038f
     758  1.5 0x0000010c             t0 <= 00000000
     761  1.5 0x00000110             s1 <= b6cc7665
     762  1.5 0x00000114             s2 <= 0089292b
     763  1.5 0x00000118             s3 <= 1be3e23d
     764  1.5 0x0000011c             s5 <= 0000038f
     765  1.5 0x00000120             t0 <= 00000000
     768  1.5 0x00000124             s1 <= b6cc79f4
     769  1.5 0x00000128             s2 <= ff76da64
     770  1.5 0x0000012c             s3 <= 1be3e1b2
     771  1.5 0x00000130             t1 <= 00000006
     772  1.5 0x00000134               
     773  1.5 0x00000048             fp <= ca316b50
     774  1.5 0x0000004c             s1 <= 4941bd88
     775  1.5 0x00000050             s2 <= 3ff0286e
     776  1.5 0x00000054             s3 <= 000ca9e1
     777  1.5 0x00000058             s4 <= d30cfdb9
     778  1.5 0x0000005c             s5 <= d4fbee30
     779  1.5 0x00000060             fp <= 137328d8
     783  1.5 0x00000064             s2 <= 2c7cff96
     784  1.5 0x00000068             s3 <= 137f8139
     785  1.5 0x0000006c             s4 <= e6802691
     786  1.5 0x00000070             s5 <= c188c558
     787  1.5 0x00000074             fp <= 5cb4e660
     788  1.5 0x00000078             s2 <= 3037e6ca
     791  1.5 0x0000007c             s3 <= 4fcb6759
     792  1.5 0x00000080             s4 <= 43350cf1
     793  1.5 0x00000084             s5 <= 9b2c2108
     794  1.5 0x00000088             fp <= 0000038f
     798  1.5 0x0000008c             s2 <= 3037e33b
     799  1.5 0x00000090             s3 <= 4fcb64d6
     800  1.5 0x00000094             s4 <= 43351080
     801  1.5 0x00000098             s5 <= 9b2c1d79
     802  1.5 0x0000009c             fp <= 0000038f
     806  1.5 0x000000a0             s2 <= cfc82054
     807  1.5 0x000000a4             s3 <= 4fcb6759
     808  1.5 0x000000a8             s4 <= 4335140f
     809  1.5 0x000000ac             s5 <= 64d3e616
     810  1.5 0x000000b0             fp <= 4941c117
     811  1.5 0x000000b4             fp <= 7979a0c3
     812  1.5 0x000000b8             s3 <= 36b2c79a
     815  1.5 0x000000bc             s6 <= c2bb5e4b
     816  1.5 0x000000c0             s6 <= f2f33df7
     820  1.5 0x000000c4             s3 <= c441fa6d
     821  1.5 0x000000c8             fp <= c2bb5e4b
     822  1.5 0x000000cc             fp <= f2f33df7
     823  1.5 0x000000d0             fp <= 36285206
     824  1.5 0x000000d4             s3 <= f269a86b
     827  1.5 0x000000d8             fp <= 7f6a0f8e
     828  1.5 0x000000dc             fp <= afa1ef3a
     829  1.5 0x000000e0             fp <= f2d70349
     833  1.5 0x000000e4             s3 <= 00beab22
     834  1.5 0x000000e8             s4 <= 0000038f
     838  1.5 0x000000ec             s1 <= 4941c117
     839  1.5 0x000000f0             s2 <= cfc81cc5
     840  1.5 0x000000f4             s3 <= 00bea8ad
     841  1.5 0x000000f8             s4 <= 0000038f
     845  1.5 0x000000fc             s1 <= 4941c4a6
     846  1.5 0x00000100             s2 <= 3037e6ca
     847  1.5 0x00000104             s3 <= 00beab22
     848  1.5 0x00000108             s5 <= 0000038f
     849  1.5 0x0000010c             t0 <= 00000000
     852  1.5 0x00000110             s1 <= 4941c835
     853  1.5 0x00000114             s2 <= 3037e33b
     854  1.5 0x00000118             s3 <= 00bea8ad
     855  1.5 0x0000011c             s5 <= 0000038f
     856  1.5 0x00000120             t0 <= 00000000
     859  1.5 0x00000124             s1 <= 4941cbc4
     860  1.5 0x00000128             s2 <= cfc82054
     861  1.5 0x0000012c             s3 <= 00beab22
     862  1.5 0x00000130             t1 <= 00000007
     863  1.5 0x00000134               
     864  1.5 0x00000048             fp <= f02f5c50
     865  1.5 0x0000004c             s1 <= 44846728
     866  1.5 0x00000050             s2 <= a682fdfe
     867  1.5 0x00000054             s3 <= 000ca9e1
     868  1.5 0x00000058             s4 <= 8f9981f9
     869  1.5 0x0000005c             s5 <= 46a12130
     870  1.5 0x00000060             fp <= 34b3c378
     874  1.5 0x00000064             s2 <= 71cf3a86
     875  1.5 0x00000068             s3 <= 34bf6a99
     876  1.5 0x0000006c             s4 <= c44d4571
     877  1.5 0x00000070             s5 <= 11ed5db8
     878  1.5 0x00000074             fp <= 79382aa0
     879  1.5 0x00000078             s2 <= 0768f01a
     882  1.5 0x0000007c             s3 <= 4d874039
     883  1.5 0x00000080             s4 <= 3d857011
     884  1.5 0x00000084             s5 <= 674acce8
     885  1.5 0x00000088             fp <= 0000038f
     889  1.5 0x0000008c             s2 <= 0768ec8b
     890  1.5 0x00000090             s3 <= 4d8743b6
     891  1.5 0x00000094             s4 <= 3d8573a0
     892  1.5 0x00000098             s5 <= 674ac959
     893  1.5 0x0000009c             fp <= 0000038f
     897  1.5 0x000000a0             s2 <= f8971704
     898  1.5 0x000000a4             s3 <= 4d874039
     899  1.5 0x000000a8             s4 <= 3d85772f
     900  1.5 0x000000ac             s5 <= 98b53a36
     901  1.5 0x000000b0             fp <= 44846ab7
     902  1.5 0x000000b4             fp <= 4bed53b3
     903  1.5 0x000000b8             s3 <= 066a138a
     906  1.5 0x000000bc             s6 <= 9071badb
     907  1.5 0x000000c0             s6 <= 97daa3d7
     911  1.5 0x000000c4             s3 <= 91b0b05d
     912  1.5 0x000000c8             fp <= 9071badb
     913  1.5 0x000000cc             fp <= 97daa3d7
     914  1.5 0x000000d0             fp <= d5601b06
     915  1.5 0x000000d4             s3 <= 44d0ab5b
     918  1.5 0x000000d8             fp <= 19e4822e
     919  1.5 0x000000dc             fp <= 214d6b2a
     920  1.5 0x000000e0             fp <= 5ed2e259
     924  1.5 0x000000e4             s3 <= 1a024902
     925  1.5 0x000000e8             s4 <= 0000038f
     929  1.5 0x000000ec             s1 <= 44846ab7
     930  1.5 0x000000f0             s2 <= f8971375
     931  1.5 0x000000f4             s3 <= 1a024a8d
     932  1.5 0x000000f8             s4 <= 0000038f
     936  1.5 0x000000fc             s1 <= 44846e46
     937  1.5 0x00000100             s2 <= 0768f01a
     938  1.5 0x00000104             s3 <= 1a024902
     939  1.5 0x00000108             s5 <= 0000038f
     940  1.5 0x0000010c             t0 <= 00000000
     943  1.5 0x00000110             s1 <= 448471d5
     944  1.5 0x00000114             s2 <= 0768ec8b
     945  1.5 0x00000118             s3 <= 1a024a8d
     946  1.5 0x0000011c             s5 <= 0000038f
     947  1.5 0x00000120             t0 <= 00000000
     950  1.5 0x00000124             s1 <= 44847564
     951  1.5 0x00000128             s2 <= f8971704
     952  1.5 0x0000012c             s3 <= 1a024902
     953  1.5 0x00000130             t1 <= 00000008
     954  1.5 0x00000134               
     955  1.5 0x00000048             fp <= 1699d190
     956  1.5 0x0000004c             s1 <= 9cc65208
     957  1.5 0x00000050             s2 <= 8e21ce1e
     958  1.5 0x00000054             s3 <= 000ca9e1
     959  1.5 0x00000058             s4 <= 630d0a19
     960  1.5 0x0000005c             s5 <= 503daff0
     961  1.5 0x00000060             fp <= b3602398
     965  1.5 0x00000064             s2 <= dac1aa86
     966  1.5 0x00000068             s3 <= b36c8a79
     967  1.5 0x0000006c             s4 <= 166d2db1
     968  1.5 0x00000070             s5 <= 9cdd8c58
     969  1.5 0x00000074             fp <= 502675a0
     970  1.5 0x00000078             s2 <= 7564cb1a
     973  1.5 0x0000007c             s3 <= e34affd9
     974  1.5 0x00000080             s4 <= 6693a351
     975  1.5 0x00000084             s5 <= b348e948
     976  1.5 0x00000088             fp <= 0000038f
     980  1.5 0x0000008c             s2 <= 7564c78b
     981  1.5 0x00000090             s3 <= e34afc56
     982  1.5 0x00000094             s4 <= 6693a6e0
     983  1.5 0x00000098             s5 <= b348e5b9
     984  1.5 0x0000009c             fp <= 0000038f
     988  1.5 0x000000a0             s2 <= 8a9b3c04
     989  1.5 0x000000a4             s3 <= e34affd9
     990  1.5 0x000000a8             s4 <= 6693aa6f
     991  1.5 0x000000ac             s5 <= 4cb71dd6
     992  1.5 0x000000b0             fp <= 9cc65597
     993  1.5 0x000000b4             fp <= 122b1993
     994  1.5 0x000000b8             s3 <= f161e64a
     997  1.5 0x000000bc             s6 <= aef16b9b
     998  1.5 0x000000c0             s6 <= 24562f97
    1002  1.5 0x000000c4             s3 <= d537c9dd
    1003  1.5 0x000000c8             fp <= aef16b9b
    1004  1.5 0x000000cc             fp <= 24562f97
    1005  1.5 0x000000d0             fp <= 8ae9da06
    1006  1.5 0x000000d4             s3 <= 5fde13db
    1009  1.5 0x000000d8             fp <= 27b02c0e
    1010  1.5 0x000000dc             fp <= 9d14f00a
    1011  1.5 0x000000e0             fp <= 03a89a79
    1015  1.5 0x000000e4             s3 <= 5c7689a2
    1016  1.5 0x000000e8             s4 <= 0000038f
    1020  1.5 0x000000ec             s1 <= 9cc65597
    1021  1.5 0x000000f0             s2 <= 8a9b3875
    1022  1.5 0x000000f4             s3 <= 5c768a2d
    1023  1.5 0x000000f8             s4 <= 0000038f
    1027  1.5 0x000000fc             s1 <= 9cc65926
    1028  1.5 0x00000100             s2 <= 7564cb1a
    1029  1.5 0x00000104             s3 <= 5c7689a2
    1030  1.5 0x00000108             s5 <= 0000038f
    1031  1.5 0x0000010c             t0 <= 00000000
    1034  1.5 0x00000110             s1 <= 9cc65cb5
    1035  1.5 0x00000114             s2 <= 7564c78b
    1036  1.5 0x00000118             s3 <= 5c768a2d
    1037  1.5 0x0000011c             s5 <= 0000038f
    1038  1.5 0x00000120             t0 <= 00000000
    1041  1.5 0x00000124             s1 <= 9cc66044
    1042  1.5 0x00000128             s2 <= 8a9b3c04
    1043  1.5 0x0000012c             s3 <= 5c7689a2
    1044  1.5 0x00000130             t1 <= 00000009
    1045  1.5 0x00000134               
    1046  1.5 0x00000048             fp <= e2d57110
    1047  1.5 0x0000004c             s1 <= e3321e88
    1048  1.5 0x00000050             s2 <= 09d3c77e
    1049  1.5 0x00000054             s3 <= 000ca9e1
    1050  1.5 0x00000058             s4 <= 4eb35a59
    1051  1.5 0x0000005c             s5 <= 3707a070
    1052  1.5 0x00000060             fp <= c6078f98
    1056  1.5 0x00000064             s2 <= 43cc37e6
    1057  1.5 0x00000068             s3 <= c60b2679
    1058  1.5 0x0000006c             s4 <= 14bae9f1
    1059  1.5 0x00000070             s5 <= 710010d8
    1060  1.5 0x00000074             fp <= a939ae20
    1061  1.5 0x00000078             s2 <= 656d763a
    1064  1.5 0x0000007c             s3 <= 6f328859
    1065  1.5 0x00000080             s4 <= bdf49811
    1066  1.5 0x00000084             s5 <= 38399d48
    1067  1.5 0x00000088             fp <= 0000038f
    1071  1.5 0x0000008c             s2 <= 656d72ab
    1072  1.5 0x00000090             s3 <= 6f328bd6
    1073  1.5 0x00000094             s4 <= bdf49ba0
    1074  1.5 0x00000098             s5 <= 383999b9
    1075  1.5 0x0000009c             fp <= 0000038f
    1079  1.5 0x000000a0             s2 <= 9a9290e4
    1080  1.5 0x000000a4             s3 <= 6f328859
    1081  1.5 0x000000a8             s4 <= bdf49f2f
    1082  1.5 0x000000ac             s5 <= c7c669d6
    1083  1.5 0x000000b0             fp <= e3322217
    1084  1.5 0x000000b4             fp <= 489f9133
    1085  1.5 0x000000b8             s3 <= 27ad196a
    1088  1.5 0x000000bc             s6 <= 2bd1afbb
    1089  1.5 0x000000c0             s6 <= 913f1ed7
    1093  1.5 0x000000c4             s3 <= b69207bd
    1094  1.5 0x000000c8             fp <= 2bd1afbb
    1095  1.5 0x000000cc             fp <= 913f1ed7
    1096  1.5 0x000000d0             fp <= 4f33be06
    1097  1.5 0x000000d4             s3 <= f9a1b9bb
    1100  1.5 0x000000d8             fp <= 3265dc8e
    1101  1.5 0x000000dc             fp <= 97d34baa
    1102  1.5 0x000000e0             fp <= 55c7ead9
    1106  1.5 0x000000e4             s3 <= ac665362
    1107  1.5 0x000000e8             s4 <= 0000038f
    1111  1.5 0x000000ec             s1 <= e3322217
    1112  1.5 0x000000f0             s2 <= 9a928d55
    1113  1.5 0x000000f4             s3 <= ac6650ed
    1114  1.5 0x000000f8             s4 <= 0000038f
    1118  1.5 0x000000fc             s1 <= e33225a6
    1119  1.5 0x00000100             s2 <= 656d763a
    1120  1.5 0x00000104             s3 <= ac665362
    1121  1.5 0x00000108             s5 <= 0000038f
    1122  1.5 0x0000010c             t0 <= 00000000
    1125  1.5 0x00000110             s1 <= e3322935
    1126  1.5 0x00000114             s2 <= 656d72ab
    1127  1.5 0x00000118             s3 <= ac6650ed
    1128  1.5 0x0000011c             s5 <= 0000038f
    1129  1.5 0x00000120             t0 <= 00000000
    1132  1.5 0x00000124             s1 <= e3322cc4
    1133  1.5 0x00000128             s2 <= 9a9290e4
    1134  1.5 0x0000012c             s3 <= ac665362
    1135  1.5 0x00000130             t1 <= 0000000a
    1136  1.5 0x00000134               
    1141  1.5 0x00000138             sp <= 00002ffc
    1142  1.5 0x0000013c               
    1147  1.5 0x00000010               
$finish called at time : 22625332 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 10100.852 ; gain = 0.000 ; free physical = 3244 ; free virtual = 18968
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 10100.852 ; gain = 0.000 ; free physical = 3244 ; free virtual = 18968
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:30 ; elapsed = 00:00:44 . Memory (MB): peak = 10100.852 ; gain = 0.000 ; free physical = 3244 ; free virtual = 18968
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 10205.898 ; gain = 0.000 ; free physical = 3181 ; free virtual = 18879
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     202 11.0 0x00000004             sp <= 00003000
     205  7.0 0x00000008             sp <= 00002ffc
     206  5.0 0x0000000c             ra <= 00000010
     211  5.2 0x00000014             sp <= 00002fd4
     214  4.8 0x00000018             a5 <= 00002fd4
     215  4.1 0x0000001c             a4 <= 0000038f
     217  3.8 0x00000020               mem[00000fd4] <= 00000000
     218  3.5 0x00000024             a1 <= 0000000a
     219  3.2 0x00000028             t1 <= 00000000
     220  3.0 0x0000002c             fp <= 000004d2
     221  2.8 0x00000030             s1 <= 00000224
     222  2.6 0x00000034             s2 <= 00001000
     225  2.5 0x00000038             s2 <= 00000911
     226  2.4 0x0000003c             s3 <= 000003b4
     227  2.3 0x00000040             s4 <= 00000306
     228  2.2 0x00000044             s5 <= 000001b0
     229  2.2 0x00000048             fp <= 00136864
     230  2.1 0x0000004c             s1 <= 002192f4
     231  2.1 0x00000050             s2 <= 000b3238
     232  2.0 0x00000054             s3 <= 00051a20
     233  2.0 0x00000058             s4 <= 00000000
     234  1.9 0x0000005c             s5 <= 00000000
     235  1.9 0x00000060             fp <= 0034fb58
     239  2.0 0x00000064             s2 <= ffd636e0
     240  1.9 0x00000068             s3 <= 0031e178
     241  1.9 0x0000006c             s4 <= 0034fb58
     242  1.8 0x00000070             s5 <= ffcb04a8
     243  1.8 0x00000074             fp <= 00568e4c
     246  1.9 0x00000078             s2 <= 0080576c
     247  1.8 0x0000007c             s3 <= 00676f34
     248  1.8 0x00000080             s4 <= 008b89a4
     249  1.8 0x00000084             s5 <= 008b89a4
     250  1.7 0x00000088             fp <= 00000000
     254  1.8 0x0000008c             s2 <= 0080576c
     255  1.8 0x00000090             s3 <= 00676f34
     256  1.8 0x00000094             s4 <= 008b89a4
     257  1.8 0x00000098             s5 <= 008b89a4
     258  1.7 0x0000009c             fp <= 00000000
     261  1.8 0x000000a0             s2 <= ff7fa894
     262  1.8 0x000000a4             s3 <= 00676f34
     263  1.7 0x000000a8             s4 <= 008b89a4
     264  1.7 0x000000ac             s5 <= ff74765c
     265  1.7 0x000000b0             fp <= 002192f4
     268  1.7 0x000000b4             fp <= 00a1ea60
     271  1.8 0x000000b8             s3 <= 00c68554
     272  1.7 0x000000bc             s6 <= 00c37d54
     275  1.8 0x000000c0             s6 <= 0143d4c0
     279  1.8 0x000000c4             s3 <= 01855194
     280  1.8 0x000000c8             fp <= 00c37d54
     283  1.8 0x000000cc             fp <= 0143d4c0
     286  1.8 0x000000d0             fp <= 01cf5e64
     289  1.9 0x000000d4             s3 <= 004a0ff0
     290  1.8 0x000000d8             fp <= 01f0f158
     293  1.9 0x000000dc             fp <= 027148c4
     296  1.9 0x000000e0             fp <= 02fcd268
     300  1.9 0x000000e4             s3 <= 02b6dd98
     301  1.9 0x000000e8             s4 <= 00000000
     305  1.9 0x000000ec             s1 <= 002192f4
     306  1.9 0x000000f0             s2 <= ff7fa894
     307  1.9 0x000000f4             s3 <= 02b6dd98
     308  1.9 0x000000f8             s4 <= 00000000
     311  1.9 0x000000fc             s1 <= 002192f4
     312  1.9 0x00000100             s2 <= 0080576c
     313  1.9 0x00000104             s3 <= 02b6dd98
     314  1.9 0x00000108             s5 <= 00000000
     315  1.8 0x0000010c             t0 <= 00000000
     318  1.9 0x00000110             s1 <= 002192f4
     319  1.9 0x00000114             s2 <= 0080576c
     320  1.9 0x00000118             s3 <= 02b6dd98
     321  1.8 0x0000011c             s5 <= 00000000
     322  1.8 0x00000120             t0 <= 00000000
     324  1.8 0x00000124             s1 <= 002192f4
     325  1.8 0x00000128             s2 <= ff7fa894
     326  1.8 0x0000012c             s3 <= 02b6dd98
     327  1.8 0x00000130             t1 <= 00000001
     330  1.8 0x00000134               
     335  1.8 0x00000048             fp <= 0ee51510
     336  1.8 0x0000004c             s1 <= e98bdbe0
     337  1.8 0x00000050             s2 <= 00000000
     338  1.8 0x00000054             s3 <= 00000000
     339  1.8 0x00000058             s4 <= 00000000
     340  1.8 0x0000005c             s5 <= 74710c00
     341  1.8 0x00000060             fp <= f870f0f0
     345  1.8 0x00000064             s2 <= 078f0f10
     346  1.8 0x00000068             s3 <= f870f0f0
     347  1.8 0x0000006c             s4 <= f870f0f0
     348  1.8 0x00000070             s5 <= 7c001b10
     349  1.8 0x00000074             fp <= e1fcccd0
     352  1.8 0x00000078             s2 <= da6dbdc0
     353  1.8 0x0000007c             s3 <= 198c3c20
     354  1.8 0x00000080             s4 <= da6dbdc0
     355  1.8 0x00000084             s5 <= 65fcb1c0
     356  1.7 0x00000088             fp <= 00000000
     360  1.8 0x0000008c             s2 <= da6dbdc0
     361  1.8 0x00000090             s3 <= 198c3c20
     362  1.8 0x00000094             s4 <= da6dbdc0
     363  1.7 0x00000098             s5 <= 65fcb1c0
     364  1.7 0x0000009c             fp <= 00000000
     367  1.8 0x000000a0             s2 <= 25924240
     368  1.7 0x000000a4             s3 <= 198c3c20
     369  1.7 0x000000a8             s4 <= da6dbdc0
     370  1.7 0x000000ac             s5 <= 9a034e40
     371  1.7 0x000000b0             fp <= e98bdbe0
     374  1.7 0x000000b4             fp <= c3f999a0
     377  1.7 0x000000b8             s3 <= da75a580
     378  1.7 0x000000bc             s6 <= ad857580
     381  1.7 0x000000c0             s6 <= 87f33340
     385  1.8 0x000000c4             s3 <= 5d8696c0
     386  1.8 0x000000c8             fp <= ad857580
     389  1.8 0x000000cc             fp <= 87f33340
     392  1.8 0x000000d0             fp <= 6260f100
     395  1.8 0x000000d4             s3 <= 3fe667c0
     396  1.8 0x000000d8             fp <= 4beccce0
     399  1.8 0x000000dc             fp <= 265a8aa0
     402  1.8 0x000000e0             fp <= 00c84860
     406  1.8 0x000000e4             s3 <= 3f2e2fa0
     407  1.8 0x000000e8             s4 <= 00000000
     411  1.8 0x000000ec             s1 <= e98bdbe0
     412  1.8 0x000000f0             s2 <= 25924240
     413  1.8 0x000000f4             s3 <= 3f2e2fa0
     414  1.8 0x000000f8             s4 <= 00000000
     417  1.8 0x000000fc             s1 <= e98bdbe0
     418  1.8 0x00000100             s2 <= da6dbdc0
     419  1.8 0x00000104             s3 <= 3f2e2fa0
     420  1.8 0x00000108             s5 <= 00000000
     421  1.8 0x0000010c             t0 <= 00000000
     424  1.8 0x00000110             s1 <= e98bdbe0
     425  1.8 0x00000114             s2 <= da6dbdc0
     426  1.8 0x00000118             s3 <= 3f2e2fa0
     427  1.8 0x0000011c             s5 <= 00000000
     428  1.8 0x00000120             t0 <= 00000000
     430  1.8 0x00000124             s1 <= e98bdbe0
     431  1.8 0x00000128             s2 <= 25924240
     432  1.8 0x0000012c             s3 <= 3f2e2fa0
     433  1.8 0x00000130             t1 <= 00000002
     436  1.8 0x00000134               
     437  1.8 0x00000048             fp <= 3766b800
     438  1.8 0x0000004c             s1 <= fd132800
     439  1.8 0x00000050             s2 <= 00000000
     440  1.7 0x00000054             s3 <= 00000000
     441  1.7 0x00000058             s4 <= 00000000
     442  1.7 0x0000005c             s5 <= f8560000
     443  1.7 0x00000060             fp <= 3479e000
     447  1.7 0x00000064             s2 <= cb862000
     448  1.7 0x00000068             s3 <= 3479e000
     449  1.7 0x0000006c             s4 <= 3479e000
     450  1.7 0x00000070             s5 <= c3dc2000
     451  1.7 0x00000074             fp <= 318d0800
     454  1.7 0x00000078             s2 <= 6606e800
     455  1.7 0x0000007c             s3 <= 05f4e800
     456  1.7 0x00000080             s4 <= 6606e800
     457  1.7 0x00000084             s5 <= 6db0e800
     458  1.7 0x00000088             fp <= 00000000
     462  1.7 0x0000008c             s2 <= 6606e800
     463  1.7 0x00000090             s3 <= 05f4e800
     464  1.7 0x00000094             s4 <= 6606e800
     465  1.7 0x00000098             s5 <= 6db0e800
     466  1.7 0x0000009c             fp <= 00000000
     469  1.7 0x000000a0             s2 <= 99f91800
     470  1.7 0x000000a4             s3 <= 05f4e800
     471  1.7 0x000000a8             s4 <= 6606e800
     472  1.7 0x000000ac             s5 <= 924f1800
     473  1.7 0x000000b0             fp <= fd132800
     476  1.7 0x000000b4             fp <= 631a1000
     479  1.7 0x000000b8             s3 <= 66eef800
     480  1.7 0x000000bc             s6 <= 602d3800
     483  1.7 0x000000c0             s6 <= c6342000
     487  1.7 0x000000c4             s3 <= a0dad800
     488  1.7 0x000000c8             fp <= 602d3800
     491  1.7 0x000000cc             fp <= c6342000
     494  1.7 0x000000d0             fp <= 2c3b0800
     497  1.7 0x000000d4             s3 <= 8ce1d000
     498  1.7 0x000000d8             fp <= 294e3000
     501  1.7 0x000000dc             fp <= 8f551800
     504  1.7 0x000000e0             fp <= f55c0000
     508  1.8 0x000000e4             s3 <= 79bdd000
     509  1.8 0x000000e8             s4 <= 00000000
     513  1.8 0x000000ec             s1 <= fd132800
     514  1.8 0x000000f0             s2 <= 99f91800
     515  1.8 0x000000f4             s3 <= 79bdd000
     516  1.8 0x000000f8             s4 <= 00000000
     519  1.8 0x000000fc             s1 <= fd132800
     520  1.8 0x00000100             s2 <= 6606e800
     521  1.8 0x00000104             s3 <= 79bdd000
     522  1.7 0x00000108             s5 <= 00000000
     523  1.7 0x0000010c             t0 <= 00000000
     526  1.7 0x00000110             s1 <= fd132800
     527  1.7 0x00000114             s2 <= 6606e800
     528  1.7 0x00000118             s3 <= 79bdd000
     529  1.7 0x0000011c             s5 <= 00000000
     530  1.7 0x00000120             t0 <= 00000000
     532  1.7 0x00000124             s1 <= fd132800
     533  1.7 0x00000128             s2 <= 99f91800
     534  1.7 0x0000012c             s3 <= 79bdd000
     535  1.7 0x00000130             t1 <= 00000003
     538  1.7 0x00000134               
     539  1.7 0x00000048             fp <= b3c00000
     540  1.7 0x0000004c             s1 <= 1b800000
     541  1.7 0x00000050             s2 <= 00000000
     542  1.7 0x00000054             s3 <= 00000000
     543  1.7 0x00000058             s4 <= 00000000
     544  1.7 0x0000005c             s5 <= 00000000
     545  1.7 0x00000060             fp <= cf400000
     549  1.7 0x00000064             s2 <= 30c00000
     550  1.7 0x00000068             s3 <= cf400000
     551  1.7 0x0000006c             s4 <= cf400000
     552  1.7 0x00000070             s5 <= 30c00000
     553  1.7 0x00000074             fp <= eac00000
     556  1.7 0x00000078             s2 <= ba000000
     557  1.7 0x0000007c             s3 <= 25800000
     558  1.7 0x00000080             s4 <= ba000000
     559  1.7 0x00000084             s5 <= ba000000
     560  1.7 0x00000088             fp <= 00000000
     564  1.7 0x0000008c             s2 <= ba000000
     565  1.7 0x00000090             s3 <= 25800000
     566  1.7 0x00000094             s4 <= ba000000
     567  1.7 0x00000098             s5 <= ba000000
     568  1.7 0x0000009c             fp <= 00000000
     571  1.7 0x000000a0             s2 <= 46000000
     572  1.7 0x000000a4             s3 <= 25800000
     573  1.7 0x000000a8             s4 <= ba000000
     574  1.7 0x000000ac             s5 <= 46000000
     575  1.7 0x000000b0             fp <= 1b800000
     578  1.7 0x000000b4             fp <= d5800000
     581  1.7 0x000000b8             s3 <= f0000000
     582  1.7 0x000000bc             s6 <= f1000000
     585  1.7 0x000000c0             s6 <= ab000000
     589  1.7 0x000000c4             s3 <= 5b000000
     590  1.7 0x000000c8             fp <= f1000000
     593  1.7 0x000000cc             fp <= ab000000
     596  1.7 0x000000d0             fp <= 65000000
     599  1.7 0x000000d4             s3 <= 3e000000
     600  1.7 0x000000d8             fp <= 80800000
     603  1.7 0x000000dc             fp <= 3a800000
     606  1.7 0x000000e0             fp <= f4800000
     610  1.7 0x000000e4             s3 <= ca800000
     611  1.7 0x000000e8             s4 <= 00000000
     615  1.7 0x000000ec             s1 <= 1b800000
     616  1.7 0x000000f0             s2 <= 46000000
     617  1.7 0x000000f4             s3 <= ca800000
     618  1.7 0x000000f8             s4 <= 00000000
     621  1.7 0x000000fc             s1 <= 1b800000
     622  1.7 0x00000100             s2 <= ba000000
     623  1.7 0x00000104             s3 <= ca800000
     624  1.7 0x00000108             s5 <= 00000000
     625  1.7 0x0000010c             t0 <= 00000000
     628  1.7 0x00000110             s1 <= 1b800000
     629  1.7 0x00000114             s2 <= ba000000
     630  1.7 0x00000118             s3 <= ca800000
     631  1.7 0x0000011c             s5 <= 00000000
     632  1.7 0x00000120             t0 <= 00000000
     634  1.7 0x00000124             s1 <= 1b800000
     635  1.7 0x00000128             s2 <= 46000000
     636  1.7 0x0000012c             s3 <= ca800000
     637  1.7 0x00000130             t1 <= 00000004
     640  1.7 0x00000134               
     641  1.7 0x00000048             fp <= 00000000
     642  1.7 0x0000004c             s1 <= 00000000
     643  1.7 0x00000050             s2 <= 00000000
     644  1.7 0x00000054             s3 <= 00000000
     645  1.7 0x00000058             s4 <= 00000000
     646  1.7 0x0000005c             s5 <= 00000000
     647  1.7 0x00000060             fp <= 00000000
     651  1.7 0x00000064             s2 <= 00000000
     652  1.7 0x00000068             s3 <= 00000000
     653  1.7 0x0000006c             s4 <= 00000000
     654  1.7 0x00000070             s5 <= 00000000
     655  1.7 0x00000074             fp <= 00000000
     658  1.7 0x00000078             s2 <= 00000000
     659  1.7 0x0000007c             s3 <= 00000000
     660  1.7 0x00000080             s4 <= 00000000
     661  1.7 0x00000084             s5 <= 00000000
     662  1.7 0x00000088             fp <= 00000000
     666  1.7 0x0000008c             s2 <= 00000000
     667  1.7 0x00000090             s3 <= 00000000
     668  1.7 0x00000094             s4 <= 00000000
     669  1.7 0x00000098             s5 <= 00000000
     670  1.7 0x0000009c             fp <= 00000000
     673  1.7 0x000000a0             s2 <= 00000000
     674  1.7 0x000000a4             s3 <= 00000000
     675  1.7 0x000000a8             s4 <= 00000000
     676  1.7 0x000000ac             s5 <= 00000000
     677  1.7 0x000000b0             fp <= 00000000
     680  1.7 0x000000b4             fp <= 00000000
     683  1.7 0x000000b8             s3 <= 00000000
     684  1.7 0x000000bc             s6 <= 00000000
     687  1.7 0x000000c0             s6 <= 00000000
     691  1.7 0x000000c4             s3 <= 00000000
     692  1.7 0x000000c8             fp <= 00000000
     695  1.7 0x000000cc             fp <= 00000000
     698  1.7 0x000000d0             fp <= 00000000
     701  1.7 0x000000d4             s3 <= 00000000
     702  1.7 0x000000d8             fp <= 00000000
     705  1.7 0x000000dc             fp <= 00000000
     708  1.7 0x000000e0             fp <= 00000000
     712  1.7 0x000000e4             s3 <= 00000000
     713  1.7 0x000000e8             s4 <= 00000000
     717  1.7 0x000000ec             s1 <= 00000000
     718  1.7 0x000000f0             s2 <= 00000000
     719  1.7 0x000000f4             s3 <= 00000000
     720  1.7 0x000000f8             s4 <= 00000000
     723  1.7 0x000000fc             s1 <= 00000000
     724  1.7 0x00000100             s2 <= 00000000
     725  1.7 0x00000104             s3 <= 00000000
     726  1.7 0x00000108             s5 <= 00000000
     727  1.7 0x0000010c             t0 <= 00000000
     730  1.7 0x00000110             s1 <= 00000000
     731  1.7 0x00000114             s2 <= 00000000
     732  1.7 0x00000118             s3 <= 00000000
     733  1.7 0x0000011c             s5 <= 00000000
     734  1.7 0x00000120             t0 <= 00000000
     736  1.7 0x00000124             s1 <= 00000000
     737  1.7 0x00000128             s2 <= 00000000
     738  1.7 0x0000012c             s3 <= 00000000
     739  1.7 0x00000130             t1 <= 00000005
     742  1.7 0x00000134               
     743  1.7 0x00000048             fp <= 00000000
     744  1.7 0x0000004c             s1 <= 00000000
     745  1.7 0x00000050             s2 <= 00000000
     746  1.7 0x00000054             s3 <= 00000000
     747  1.7 0x00000058             s4 <= 00000000
     748  1.7 0x0000005c             s5 <= 00000000
     749  1.7 0x00000060             fp <= 00000000
     753  1.7 0x00000064             s2 <= 00000000
     754  1.7 0x00000068             s3 <= 00000000
     755  1.7 0x0000006c             s4 <= 00000000
     756  1.7 0x00000070             s5 <= 00000000
     757  1.7 0x00000074             fp <= 00000000
     760  1.7 0x00000078             s2 <= 00000000
     761  1.7 0x0000007c             s3 <= 00000000
     762  1.7 0x00000080             s4 <= 00000000
     763  1.7 0x00000084             s5 <= 00000000
     764  1.7 0x00000088             fp <= 00000000
     768  1.7 0x0000008c             s2 <= 00000000
     769  1.7 0x00000090             s3 <= 00000000
     770  1.7 0x00000094             s4 <= 00000000
     771  1.7 0x00000098             s5 <= 00000000
     772  1.7 0x0000009c             fp <= 00000000
     775  1.7 0x000000a0             s2 <= 00000000
     776  1.7 0x000000a4             s3 <= 00000000
     777  1.7 0x000000a8             s4 <= 00000000
     778  1.7 0x000000ac             s5 <= 00000000
     779  1.7 0x000000b0             fp <= 00000000
     782  1.7 0x000000b4             fp <= 00000000
     785  1.7 0x000000b8             s3 <= 00000000
     786  1.7 0x000000bc             s6 <= 00000000
     789  1.7 0x000000c0             s6 <= 00000000
     793  1.7 0x000000c4             s3 <= 00000000
     794  1.7 0x000000c8             fp <= 00000000
     797  1.7 0x000000cc             fp <= 00000000
     800  1.7 0x000000d0             fp <= 00000000
     803  1.7 0x000000d4             s3 <= 00000000
     804  1.7 0x000000d8             fp <= 00000000
     807  1.7 0x000000dc             fp <= 00000000
     810  1.7 0x000000e0             fp <= 00000000
     814  1.7 0x000000e4             s3 <= 00000000
     815  1.7 0x000000e8             s4 <= 00000000
     819  1.7 0x000000ec             s1 <= 00000000
     820  1.7 0x000000f0             s2 <= 00000000
     821  1.7 0x000000f4             s3 <= 00000000
     822  1.7 0x000000f8             s4 <= 00000000
     825  1.7 0x000000fc             s1 <= 00000000
     826  1.7 0x00000100             s2 <= 00000000
     827  1.7 0x00000104             s3 <= 00000000
     828  1.7 0x00000108             s5 <= 00000000
     829  1.7 0x0000010c             t0 <= 00000000
     832  1.7 0x00000110             s1 <= 00000000
     833  1.7 0x00000114             s2 <= 00000000
     834  1.7 0x00000118             s3 <= 00000000
     835  1.7 0x0000011c             s5 <= 00000000
     836  1.7 0x00000120             t0 <= 00000000
     838  1.7 0x00000124             s1 <= 00000000
     839  1.7 0x00000128             s2 <= 00000000
     840  1.7 0x0000012c             s3 <= 00000000
     841  1.7 0x00000130             t1 <= 00000006
     844  1.7 0x00000134               
     845  1.7 0x00000048             fp <= 00000000
     846  1.7 0x0000004c             s1 <= 00000000
     847  1.7 0x00000050             s2 <= 00000000
     848  1.7 0x00000054             s3 <= 00000000
     849  1.7 0x00000058             s4 <= 00000000
     850  1.7 0x0000005c             s5 <= 00000000
     851  1.7 0x00000060             fp <= 00000000
     855  1.7 0x00000064             s2 <= 00000000
     856  1.7 0x00000068             s3 <= 00000000
     857  1.7 0x0000006c             s4 <= 00000000
     858  1.7 0x00000070             s5 <= 00000000
     859  1.7 0x00000074             fp <= 00000000
     862  1.7 0x00000078             s2 <= 00000000
     863  1.7 0x0000007c             s3 <= 00000000
     864  1.7 0x00000080             s4 <= 00000000
     865  1.7 0x00000084             s5 <= 00000000
     866  1.7 0x00000088             fp <= 00000000
     870  1.7 0x0000008c             s2 <= 00000000
     871  1.7 0x00000090             s3 <= 00000000
     872  1.7 0x00000094             s4 <= 00000000
     873  1.7 0x00000098             s5 <= 00000000
     874  1.7 0x0000009c             fp <= 00000000
     877  1.7 0x000000a0             s2 <= 00000000
     878  1.7 0x000000a4             s3 <= 00000000
     879  1.7 0x000000a8             s4 <= 00000000
     880  1.7 0x000000ac             s5 <= 00000000
     881  1.7 0x000000b0             fp <= 00000000
     884  1.7 0x000000b4             fp <= 00000000
     887  1.7 0x000000b8             s3 <= 00000000
     888  1.7 0x000000bc             s6 <= 00000000
     891  1.7 0x000000c0             s6 <= 00000000
     895  1.7 0x000000c4             s3 <= 00000000
     896  1.7 0x000000c8             fp <= 00000000
     899  1.7 0x000000cc             fp <= 00000000
     902  1.7 0x000000d0             fp <= 00000000
     905  1.7 0x000000d4             s3 <= 00000000
     906  1.7 0x000000d8             fp <= 00000000
     909  1.7 0x000000dc             fp <= 00000000
     912  1.7 0x000000e0             fp <= 00000000
     916  1.7 0x000000e4             s3 <= 00000000
     917  1.7 0x000000e8             s4 <= 00000000
     921  1.7 0x000000ec             s1 <= 00000000
     922  1.7 0x000000f0             s2 <= 00000000
     923  1.7 0x000000f4             s3 <= 00000000
     924  1.7 0x000000f8             s4 <= 00000000
     927  1.7 0x000000fc             s1 <= 00000000
     928  1.7 0x00000100             s2 <= 00000000
     929  1.7 0x00000104             s3 <= 00000000
     930  1.7 0x00000108             s5 <= 00000000
     931  1.7 0x0000010c             t0 <= 00000000
     934  1.7 0x00000110             s1 <= 00000000
     935  1.7 0x00000114             s2 <= 00000000
     936  1.7 0x00000118             s3 <= 00000000
     937  1.7 0x0000011c             s5 <= 00000000
     938  1.7 0x00000120             t0 <= 00000000
     940  1.7 0x00000124             s1 <= 00000000
     941  1.7 0x00000128             s2 <= 00000000
     942  1.7 0x0000012c             s3 <= 00000000
     943  1.7 0x00000130             t1 <= 00000007
     946  1.7 0x00000134               
     947  1.7 0x00000048             fp <= 00000000
     948  1.7 0x0000004c             s1 <= 00000000
     949  1.7 0x00000050             s2 <= 00000000
     950  1.7 0x00000054             s3 <= 00000000
     951  1.7 0x00000058             s4 <= 00000000
     952  1.7 0x0000005c             s5 <= 00000000
     953  1.7 0x00000060             fp <= 00000000
     957  1.7 0x00000064             s2 <= 00000000
     958  1.7 0x00000068             s3 <= 00000000
     959  1.7 0x0000006c             s4 <= 00000000
     960  1.7 0x00000070             s5 <= 00000000
     961  1.7 0x00000074             fp <= 00000000
     964  1.7 0x00000078             s2 <= 00000000
     965  1.7 0x0000007c             s3 <= 00000000
     966  1.7 0x00000080             s4 <= 00000000
     967  1.7 0x00000084             s5 <= 00000000
     968  1.7 0x00000088             fp <= 00000000
     972  1.7 0x0000008c             s2 <= 00000000
     973  1.7 0x00000090             s3 <= 00000000
     974  1.7 0x00000094             s4 <= 00000000
     975  1.7 0x00000098             s5 <= 00000000
     976  1.7 0x0000009c             fp <= 00000000
     979  1.7 0x000000a0             s2 <= 00000000
     980  1.7 0x000000a4             s3 <= 00000000
     981  1.7 0x000000a8             s4 <= 00000000
     982  1.7 0x000000ac             s5 <= 00000000
     983  1.7 0x000000b0             fp <= 00000000
     986  1.7 0x000000b4             fp <= 00000000
     989  1.7 0x000000b8             s3 <= 00000000
     990  1.7 0x000000bc             s6 <= 00000000
     993  1.7 0x000000c0             s6 <= 00000000
     997  1.7 0x000000c4             s3 <= 00000000
     998  1.7 0x000000c8             fp <= 00000000
    1001  1.7 0x000000cc             fp <= 00000000
    1004  1.7 0x000000d0             fp <= 00000000
    1007  1.7 0x000000d4             s3 <= 00000000
    1008  1.7 0x000000d8             fp <= 00000000
    1011  1.7 0x000000dc             fp <= 00000000
    1014  1.7 0x000000e0             fp <= 00000000
    1018  1.7 0x000000e4             s3 <= 00000000
    1019  1.7 0x000000e8             s4 <= 00000000
    1023  1.7 0x000000ec             s1 <= 00000000
    1024  1.7 0x000000f0             s2 <= 00000000
    1025  1.7 0x000000f4             s3 <= 00000000
    1026  1.7 0x000000f8             s4 <= 00000000
    1029  1.7 0x000000fc             s1 <= 00000000
    1030  1.7 0x00000100             s2 <= 00000000
    1031  1.7 0x00000104             s3 <= 00000000
    1032  1.7 0x00000108             s5 <= 00000000
    1033  1.7 0x0000010c             t0 <= 00000000
    1036  1.7 0x00000110             s1 <= 00000000
    1037  1.7 0x00000114             s2 <= 00000000
    1038  1.7 0x00000118             s3 <= 00000000
    1039  1.7 0x0000011c             s5 <= 00000000
    1040  1.7 0x00000120             t0 <= 00000000
    1042  1.7 0x00000124             s1 <= 00000000
    1043  1.7 0x00000128             s2 <= 00000000
    1044  1.7 0x0000012c             s3 <= 00000000
    1045  1.7 0x00000130             t1 <= 00000008
    1048  1.7 0x00000134               
    1049  1.7 0x00000048             fp <= 00000000
    1050  1.7 0x0000004c             s1 <= 00000000
    1051  1.7 0x00000050             s2 <= 00000000
    1052  1.7 0x00000054             s3 <= 00000000
    1053  1.7 0x00000058             s4 <= 00000000
    1054  1.7 0x0000005c             s5 <= 00000000
    1055  1.7 0x00000060             fp <= 00000000
    1059  1.7 0x00000064             s2 <= 00000000
    1060  1.7 0x00000068             s3 <= 00000000
    1061  1.7 0x0000006c             s4 <= 00000000
    1062  1.7 0x00000070             s5 <= 00000000
    1063  1.7 0x00000074             fp <= 00000000
    1066  1.7 0x00000078             s2 <= 00000000
    1067  1.7 0x0000007c             s3 <= 00000000
    1068  1.7 0x00000080             s4 <= 00000000
    1069  1.7 0x00000084             s5 <= 00000000
    1070  1.7 0x00000088             fp <= 00000000
    1074  1.7 0x0000008c             s2 <= 00000000
    1075  1.7 0x00000090             s3 <= 00000000
    1076  1.7 0x00000094             s4 <= 00000000
    1077  1.7 0x00000098             s5 <= 00000000
    1078  1.7 0x0000009c             fp <= 00000000
    1081  1.7 0x000000a0             s2 <= 00000000
    1082  1.7 0x000000a4             s3 <= 00000000
    1083  1.7 0x000000a8             s4 <= 00000000
    1084  1.7 0x000000ac             s5 <= 00000000
    1085  1.7 0x000000b0             fp <= 00000000
    1088  1.7 0x000000b4             fp <= 00000000
    1091  1.7 0x000000b8             s3 <= 00000000
    1092  1.7 0x000000bc             s6 <= 00000000
    1095  1.7 0x000000c0             s6 <= 00000000
    1099  1.7 0x000000c4             s3 <= 00000000
    1100  1.7 0x000000c8             fp <= 00000000
    1103  1.7 0x000000cc             fp <= 00000000
    1106  1.7 0x000000d0             fp <= 00000000
    1109  1.7 0x000000d4             s3 <= 00000000
    1110  1.7 0x000000d8             fp <= 00000000
    1113  1.7 0x000000dc             fp <= 00000000
    1116  1.7 0x000000e0             fp <= 00000000
    1120  1.7 0x000000e4             s3 <= 00000000
    1121  1.7 0x000000e8             s4 <= 00000000
    1125  1.7 0x000000ec             s1 <= 00000000
    1126  1.7 0x000000f0             s2 <= 00000000
    1127  1.7 0x000000f4             s3 <= 00000000
    1128  1.7 0x000000f8             s4 <= 00000000
    1131  1.7 0x000000fc             s1 <= 00000000
    1132  1.7 0x00000100             s2 <= 00000000
    1133  1.7 0x00000104             s3 <= 00000000
    1134  1.7 0x00000108             s5 <= 00000000
    1135  1.7 0x0000010c             t0 <= 00000000
    1138  1.7 0x00000110             s1 <= 00000000
    1139  1.7 0x00000114             s2 <= 00000000
    1140  1.7 0x00000118             s3 <= 00000000
    1141  1.7 0x0000011c             s5 <= 00000000
    1142  1.7 0x00000120             t0 <= 00000000
    1144  1.7 0x00000124             s1 <= 00000000
    1145  1.7 0x00000128             s2 <= 00000000
    1146  1.7 0x0000012c             s3 <= 00000000
    1147  1.7 0x00000130             t1 <= 00000009
    1150  1.7 0x00000134               
    1151  1.7 0x00000048             fp <= 00000000
    1152  1.7 0x0000004c             s1 <= 00000000
    1153  1.7 0x00000050             s2 <= 00000000
    1154  1.7 0x00000054             s3 <= 00000000
    1155  1.7 0x00000058             s4 <= 00000000
    1156  1.7 0x0000005c             s5 <= 00000000
    1157  1.7 0x00000060             fp <= 00000000
    1161  1.7 0x00000064             s2 <= 00000000
    1162  1.7 0x00000068             s3 <= 00000000
    1163  1.7 0x0000006c             s4 <= 00000000
    1164  1.7 0x00000070             s5 <= 00000000
    1165  1.7 0x00000074             fp <= 00000000
    1168  1.7 0x00000078             s2 <= 00000000
    1169  1.7 0x0000007c             s3 <= 00000000
    1170  1.7 0x00000080             s4 <= 00000000
    1171  1.7 0x00000084             s5 <= 00000000
    1172  1.7 0x00000088             fp <= 00000000
    1176  1.7 0x0000008c             s2 <= 00000000
    1177  1.7 0x00000090             s3 <= 00000000
    1178  1.7 0x00000094             s4 <= 00000000
    1179  1.7 0x00000098             s5 <= 00000000
    1180  1.7 0x0000009c             fp <= 00000000
    1183  1.7 0x000000a0             s2 <= 00000000
    1184  1.7 0x000000a4             s3 <= 00000000
    1185  1.7 0x000000a8             s4 <= 00000000
    1186  1.7 0x000000ac             s5 <= 00000000
    1187  1.7 0x000000b0             fp <= 00000000
    1190  1.7 0x000000b4             fp <= 00000000
    1193  1.7 0x000000b8             s3 <= 00000000
    1194  1.7 0x000000bc             s6 <= 00000000
    1197  1.7 0x000000c0             s6 <= 00000000
    1201  1.7 0x000000c4             s3 <= 00000000
    1202  1.7 0x000000c8             fp <= 00000000
    1205  1.7 0x000000cc             fp <= 00000000
    1208  1.7 0x000000d0             fp <= 00000000
    1211  1.7 0x000000d4             s3 <= 00000000
    1212  1.7 0x000000d8             fp <= 00000000
    1215  1.7 0x000000dc             fp <= 00000000
    1218  1.7 0x000000e0             fp <= 00000000
    1222  1.7 0x000000e4             s3 <= 00000000
    1223  1.7 0x000000e8             s4 <= 00000000
    1227  1.7 0x000000ec             s1 <= 00000000
    1228  1.7 0x000000f0             s2 <= 00000000
    1229  1.7 0x000000f4             s3 <= 00000000
    1230  1.7 0x000000f8             s4 <= 00000000
    1233  1.7 0x000000fc             s1 <= 00000000
    1234  1.7 0x00000100             s2 <= 00000000
    1235  1.7 0x00000104             s3 <= 00000000
    1236  1.7 0x00000108             s5 <= 00000000
    1237  1.7 0x0000010c             t0 <= 00000000
    1240  1.7 0x00000110             s1 <= 00000000
    1241  1.7 0x00000114             s2 <= 00000000
    1242  1.7 0x00000118             s3 <= 00000000
    1243  1.7 0x0000011c             s5 <= 00000000
    1244  1.7 0x00000120             t0 <= 00000000
    1246  1.7 0x00000124             s1 <= 00000000
    1247  1.7 0x00000128             s2 <= 00000000
    1248  1.7 0x0000012c             s3 <= 00000000
    1249  1.7 0x00000130             t1 <= 0000000a
    1252  1.7 0x00000134               
    1257  1.7 0x00000138             sp <= 00002ffc
    1258  1.7 0x0000013c               
    1263  1.7 0x00000010               
$finish called at time : 24558666 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 10205.898 ; gain = 0.000 ; free physical = 3124 ; free virtual = 18830
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 10205.898 ; gain = 0.000 ; free physical = 3124 ; free virtual = 18830
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 10205.898 ; gain = 0.000 ; free physical = 3124 ; free virtual = 18830
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 10253.922 ; gain = 0.000 ; free physical = 3186 ; free virtual = 18885
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     203 12.0 0x00000004             sp <= 00003000
     207  8.0 0x00000008             sp <= 00002ffc
     208  4.5 0x0000000c             ra <= 00000010
     213  4.6 0x00000014             sp <= 00002fd4
     217  4.5 0x00000018             a5 <= 00002fd4
     218  4.0 0x0000001c             a4 <= 0000038f
     222  4.0 0x00000020               mem[00000fd4] <= 0000038f
     223  3.4 0x00000024             a1 <= 0000000a
     224  3.1 0x00000028             t1 <= 00000000
     225  3.0 0x0000002c             fp <= 000004d2
     226  2.8 0x00000030             s1 <= 00000224
     227  2.7 0x00000034             s2 <= 00001000
     231  2.8 0x00000038             s2 <= 00000911
     232  2.6 0x0000003c             s3 <= 000003b4
     233  2.5 0x00000040             s4 <= 00000306
     234  2.5 0x00000044             s5 <= 000001b0
     235  2.4 0x00000048             fp <= 00136864
     236  2.3 0x0000004c             s1 <= 002192f4
     237  2.2 0x00000050             s2 <= 000b3238
     238  2.2 0x00000054             s3 <= 00051a20
     239  2.1 0x00000058             s4 <= 00000000
     240  2.1 0x0000005c             s5 <= 00000000
     241  2.0 0x00000060             fp <= 0034fb58
     245  2.1 0x00000064             s2 <= ffd636e0
     246  2.1 0x00000068             s3 <= 0031e178
     247  2.0 0x0000006c             s4 <= 0034fb58
     248  2.0 0x00000070             s5 <= ffcb04a8
     249  2.0 0x00000074             fp <= 00568e4c
     253  2.0 0x00000078             s2 <= 0080576c
     254  2.0 0x0000007c             s3 <= 00676f34
     255  1.9 0x00000080             s4 <= 008b89a4
     256  1.9 0x00000084             s5 <= 008b89a4
     257  1.9 0x00000088             fp <= 0000038f
     261  1.9 0x0000008c             s2 <= 008053dd
     262  1.9 0x00000090             s3 <= 00676cbb
     263  1.9 0x00000094             s4 <= 008b8d33
     264  1.9 0x00000098             s5 <= 008b8615
     265  1.8 0x0000009c             fp <= 0000038f
     269  1.9 0x000000a0             s2 <= ff7fafb2
     270  1.9 0x000000a4             s3 <= 00676f34
     271  1.8 0x000000a8             s4 <= 008b90c2
     272  1.8 0x000000ac             s5 <= ff747d7a
     273  1.8 0x000000b0             fp <= 00219683
     277  1.8 0x000000b4             fp <= 00a1e6d1
     281  1.9 0x000000b8             s3 <= 00c689e5
     282  1.9 0x000000bc             s6 <= 00c379c5
     286  1.9 0x000000c0             s6 <= 0143ca13
     290  2.0 0x000000c4             s3 <= 018543f6
     291  1.9 0x000000c8             fp <= 00c379c5
     295  2.0 0x000000cc             fp <= 0143ca13
     299  2.0 0x000000d0             fp <= 01cf5ad5
     303  2.0 0x000000d4             s3 <= 004a1923
     304  2.0 0x000000d8             fp <= 01f0edc9
     308  2.1 0x000000dc             fp <= 02713e17
     312  2.1 0x000000e0             fp <= 02fcced9
     316  2.1 0x000000e4             s3 <= 02b6d7fa
     317  2.1 0x000000e8             s4 <= 0000038f
     321  2.1 0x000000ec             s1 <= 00219683
     322  2.1 0x000000f0             s2 <= ff7fac23
     323  2.1 0x000000f4             s3 <= 02b6d475
     324  2.1 0x000000f8             s4 <= 0000038f
     328  2.1 0x000000fc             s1 <= 00219a12
     329  2.1 0x00000100             s2 <= 0080576c
     330  2.1 0x00000104             s3 <= 02b6d7fa
     331  2.0 0x00000108             s5 <= 0000038f
     332  2.0 0x0000010c             t0 <= 00000000
     335  2.0 0x00000110             s1 <= 00219da1
     336  2.0 0x00000114             s2 <= 008053dd
     337  2.0 0x00000118             s3 <= 02b6d475
     338  2.0 0x0000011c             s5 <= 0000038f
     339  2.0 0x00000120             t0 <= 00000000
     342  2.0 0x00000124             s1 <= 0021a130
     343  2.0 0x00000128             s2 <= ff7fafb2
     344  2.0 0x0000012c             s3 <= 02b6d7fa
     345  2.0 0x00000130             t1 <= 00000001
     349  2.0 0x00000134               
     354  2.0 0x00000048             fp <= db61e360
     355  2.0 0x0000004c             s1 <= 0bcc11d4
     356  2.0 0x00000050             s2 <= a8aa92a6
     357  2.0 0x00000054             s3 <= 000ca9e1
     358  2.0 0x00000058             s4 <= 803c199d
     359  2.0 0x0000005c             s5 <= 67cda020
     360  1.9 0x00000060             fp <= e72df534
     364  2.0 0x00000064             s2 <= c17c9d72
     365  2.0 0x00000068             s3 <= e7215cd5
     366  1.9 0x0000006c             s4 <= 676a0ed1
     367  1.9 0x00000070             s5 <= 809faaec
     368  1.9 0x00000074             fp <= f2fa0708
     372  1.9 0x00000078             s2 <= 317d6996
     373  1.9 0x0000007c             s3 <= 15db5bdd
     374  1.9 0x00000080             s4 <= 5a6415d9
     375  1.9 0x00000084             s5 <= 725a5c1c
     376  1.9 0x00000088             fp <= 0000038f
     380  1.9 0x0000008c             s2 <= 317d6607
     381  1.9 0x00000090             s3 <= 15db5852
     382  1.9 0x00000094             s4 <= 5a641968
     383  1.9 0x00000098             s5 <= 725a588d
     384  1.9 0x0000009c             fp <= 0000038f
     388  1.9 0x000000a0             s2 <= ce829d88
     389  1.9 0x000000a4             s3 <= 15db5bdd
     390  1.9 0x000000a8             s4 <= 5a641cf7
     391  1.9 0x000000ac             s5 <= 8da5ab02
     392  1.9 0x000000b0             fp <= 0bcc1563
     396  1.9 0x000000b4             fp <= 3d4977db
     400  1.9 0x000000b8             s3 <= 28922c06
     401  1.9 0x000000bc             s6 <= 491589af
     405  1.9 0x000000c0             s6 <= 7a92ec27
     409  1.9 0x000000c4             s3 <= 5200c021
     410  1.9 0x000000c8             fp <= 491589af
     414  1.9 0x000000cc             fp <= 7a92ec27
     418  2.0 0x000000d0             fp <= d4f7091e
     422  2.0 0x000000d4             s3 <= 86f7c93f
     423  2.0 0x000000d8             fp <= e0c31af2
     427  2.0 0x000000dc             fp <= 12407d6a
     431  2.0 0x000000e0             fp <= 6ca49a61
     435  2.0 0x000000e4             s3 <= ea53535e
     436  2.0 0x000000e8             s4 <= 0000038f
     440  2.0 0x000000ec             s1 <= 0bcc1563
     441  2.0 0x000000f0             s2 <= ce8299f9
     442  2.0 0x000000f4             s3 <= ea5350d1
     443  2.0 0x000000f8             s4 <= 0000038f
     447  2.0 0x000000fc             s1 <= 0bcc18f2
     448  2.0 0x00000100             s2 <= 317d6996
     449  2.0 0x00000104             s3 <= ea53535e
     450  2.0 0x00000108             s5 <= 0000038f
     451  2.0 0x0000010c             t0 <= 00000000
     454  2.0 0x00000110             s1 <= 0bcc1c81
     455  2.0 0x00000114             s2 <= 317d6607
     456  2.0 0x00000118             s3 <= ea5350d1
     457  2.0 0x0000011c             s5 <= 0000038f
     458  2.0 0x00000120             t0 <= 00000000
     461  2.0 0x00000124             s1 <= 0bcc2010
     462  2.0 0x00000128             s2 <= ce829d88
     463  1.9 0x0000012c             s3 <= ea53535e
     464  1.9 0x00000130             t1 <= 00000002
     468  2.0 0x00000134               
     469  1.9 0x00000048             fp <= 9c3ad880
     470  1.9 0x0000004c             s1 <= 9020eff0
     471  1.9 0x00000050             s2 <= de85ab82
     472  1.9 0x00000054             s3 <= 000ca9e1
     473  1.9 0x00000058             s4 <= 30d65ec9
     474  1.9 0x0000005c             s5 <= 858cfb80
     475  1.9 0x00000060             fp <= 2c5bc870
     479  1.9 0x00000064             s2 <= b229e312
     480  1.9 0x00000068             s3 <= 2c576191
     481  1.9 0x0000006c             s4 <= 5d322739
     482  1.9 0x00000070             s5 <= 59313310
     483  1.9 0x00000074             fp <= bc7cb860
     487  1.9 0x00000078             s2 <= 0a52d54e
     488  1.9 0x0000007c             s3 <= 902bd9f1
     489  1.9 0x00000080             s4 <= 19aedf99
     490  1.9 0x00000084             s5 <= 634b8550
     491  1.9 0x00000088             fp <= 0000038f
     495  1.9 0x0000008c             s2 <= 0a52d1bf
     496  1.9 0x00000090             s3 <= 902bda7e
     497  1.9 0x00000094             s4 <= 19aee328
     498  1.9 0x00000098             s5 <= 634b81c1
     499  1.9 0x0000009c             fp <= 0000038f
     503  1.9 0x000000a0             s2 <= f5ad31d0
     504  1.9 0x000000a4             s3 <= 902bd9f1
     505  1.9 0x000000a8             s4 <= 19aee6b7
     506  1.9 0x000000ac             s5 <= 9cb481ce
     507  1.9 0x000000b0             fp <= 9020f37f
     511  1.9 0x000000b4             fp <= 9a73c1af
     515  1.9 0x000000b8             s3 <= 0a58185e
     516  1.9 0x000000bc             s6 <= 2a94b19f
     520  1.9 0x000000c0             s6 <= 34e77fcf
     524  1.9 0x000000c4             s3 <= 3ebf6791
     525  1.9 0x000000c8             fp <= 2a94b19f
     529  1.9 0x000000cc             fp <= 34e77fcf
     533  1.9 0x000000d0             fp <= 4e966686
     537  1.9 0x000000d4             s3 <= 70290117
     538  1.9 0x000000d8             fp <= deb75676
     542  1.9 0x000000dc             fp <= e90a24a6
     546  2.0 0x000000e0             fp <= 02b90b5d
     550  2.0 0x000000e4             s3 <= 72900a4a
     551  2.0 0x000000e8             s4 <= 0000038f
     555  2.0 0x000000ec             s1 <= 9020f37f
     556  2.0 0x000000f0             s2 <= f5ad2e41
     557  2.0 0x000000f4             s3 <= 729009c5
     558  2.0 0x000000f8             s4 <= 0000038f
     562  2.0 0x000000fc             s1 <= 9020f70e
     563  2.0 0x00000100             s2 <= 0a52d54e
     564  2.0 0x00000104             s3 <= 72900a4a
     565  1.9 0x00000108             s5 <= 0000038f
     566  1.9 0x0000010c             t0 <= 00000000
     569  1.9 0x00000110             s1 <= 9020fa9d
     570  1.9 0x00000114             s2 <= 0a52d1bf
     571  1.9 0x00000118             s3 <= 729009c5
     572  1.9 0x0000011c             s5 <= 0000038f
     573  1.9 0x00000120             t0 <= 00000000
     576  1.9 0x00000124             s1 <= 9020fe2c
     577  1.9 0x00000128             s2 <= f5ad31d0
     578  1.9 0x0000012c             s3 <= 72900a4a
     579  1.9 0x00000130             t1 <= 00000003
     583  1.9 0x00000134               
     584  1.9 0x00000048             fp <= 4b30efc0
     585  1.9 0x0000004c             s1 <= 6d028620
     586  1.9 0x00000050             s2 <= ae949d56
     587  1.9 0x00000054             s3 <= 000ca9e1
     588  1.9 0x00000058             s4 <= 43cfd1a1
     589  1.9 0x0000005c             s5 <= 69c21c40
     590  1.9 0x00000060             fp <= b83375e0
     594  1.9 0x00000064             s2 <= f6612776
     595  1.9 0x00000068             s3 <= b83fdc01
     596  1.9 0x0000006c             s4 <= fc034781
     597  1.9 0x00000070             s5 <= b18ea660
     598  1.9 0x00000074             fp <= 2535fc00
     602  1.9 0x00000078             s2 <= 2ed4d48a
     603  1.9 0x0000007c             s3 <= 9d0a2001
     604  1.9 0x00000080             s4 <= 21394381
     605  1.9 0x00000084             s5 <= 73a755a0
     606  1.9 0x00000088             fp <= 0000038f
     610  1.9 0x0000008c             s2 <= 2ed4d0fb
     611  1.9 0x00000090             s3 <= 9d0a238e
     612  1.9 0x00000094             s4 <= 21394710
     613  1.9 0x00000098             s5 <= 73a75211
     614  1.9 0x0000009c             fp <= 0000038f
     618  1.9 0x000000a0             s2 <= d12b3294
     619  1.9 0x000000a4             s3 <= 9d0a2001
     620  1.9 0x000000a8             s4 <= 21394a9f
     621  1.9 0x000000ac             s5 <= 8c58b17e
     622  1.9 0x000000b0             fp <= 6d0289af
     626  1.9 0x000000b4             fp <= 9bd7571b
     630  1.9 0x000000b8             s3 <= 06dd771a
     631  1.9 0x000000bc             s6 <= 08d9dd3b
     635  1.9 0x000000c0             s6 <= 37aeaaa7
     639  1.9 0x000000c4             s3 <= 3173ddbd
     640  1.9 0x000000c8             fp <= 08d9dd3b
     644  1.9 0x000000cc             fp <= 37aeaaa7
     648  1.9 0x000000d0             fp <= 58e7f546
     652  1.9 0x000000d4             s3 <= 699428fb
     653  1.9 0x000000d8             fp <= c5ea7b66
     657  1.9 0x000000dc             fp <= f4bf48d2
     661  1.9 0x000000e0             fp <= 15f89371
     665  1.9 0x000000e4             s3 <= 7c6cbb8a
     666  1.9 0x000000e8             s4 <= 0000038f
     670  1.9 0x000000ec             s1 <= 6d0289af
     671  1.9 0x000000f0             s2 <= d12b2f05
     672  1.9 0x000000f4             s3 <= 7c6cb805
     673  1.9 0x000000f8             s4 <= 0000038f
     677  1.9 0x000000fc             s1 <= 6d028d3e
     678  1.9 0x00000100             s2 <= 2ed4d48a
     679  1.9 0x00000104             s3 <= 7c6cbb8a
     680  1.9 0x00000108             s5 <= 0000038f
     681  1.9 0x0000010c             t0 <= 00000000
     684  1.9 0x00000110             s1 <= 6d0290cd
     685  1.9 0x00000114             s2 <= 2ed4d0fb
     686  1.9 0x00000118             s3 <= 7c6cb805
     687  1.9 0x0000011c             s5 <= 0000038f
     688  1.9 0x00000120             t0 <= 00000000
     691  1.9 0x00000124             s1 <= 6d02945c
     692  1.9 0x00000128             s2 <= d12b3294
     693  1.9 0x0000012c             s3 <= 7c6cbb8a
     694  1.9 0x00000130             t1 <= 00000004
     698  1.9 0x00000134               
     699  1.9 0x00000048             fp <= 8debbd30
     700  1.9 0x0000004c             s1 <= 55ab5fc8
     701  1.9 0x00000050             s2 <= c6ef6016
     702  1.9 0x00000054             s3 <= 000ca9e1
     703  1.9 0x00000058             s4 <= 26914849
     704  1.9 0x0000005c             s5 <= 070a4a50
     705  1.9 0x00000060             fp <= e3971cf8
     709  1.9 0x00000064             s2 <= e358431e
     710  1.9 0x00000068             s3 <= e39bb519
     711  1.9 0x0000006c             s4 <= 0a286541
     712  1.9 0x00000070             s5 <= 23732d58
     713  1.9 0x00000074             fp <= 39427cc0
     717  1.9 0x00000078             s2 <= 55ea39a2
     718  1.9 0x0000007c             s3 <= dad9c9d9
     719  1.9 0x00000080             s4 <= 436ae201
     720  1.9 0x00000084             s5 <= 15cf4f68
     721  1.9 0x00000088             fp <= 0000038f
     725  1.9 0x0000008c             s2 <= 55ea3613
     726  1.9 0x00000090             s3 <= dad9ca56
     727  1.9 0x00000094             s4 <= 436ae590
     728  1.9 0x00000098             s5 <= 15cf4bd9
     729  1.9 0x0000009c             fp <= 0000038f
     733  1.9 0x000000a0             s2 <= aa15cd7c
     734  1.9 0x000000a4             s3 <= dad9c9d9
     735  1.9 0x000000a8             s4 <= 436ae91f
     736  1.9 0x000000ac             s5 <= ea30b7b6
     737  1.9 0x000000b0             fp <= 55ab6357
     741  1.9 0x000000b4             fp <= ab9595db
     745  1.9 0x000000b8             s3 <= 714c5c02
     746  1.9 0x000000bc             s6 <= 0140f5a3
     750  1.9 0x000000c0             s6 <= 572b2827
     754  1.9 0x000000c4             s3 <= 26677425
     755  1.9 0x000000c8             fp <= 0140f5a3
     759  1.9 0x000000cc             fp <= 572b2827
     763  1.9 0x000000d0             fp <= 9a961146
     767  1.9 0x000000d4             s3 <= bcf16563
     768  1.9 0x000000d8             fp <= f041710e
     772  1.9 0x000000dc             fp <= 462ba392
     776  1.9 0x000000e0             fp <= 89968cb1
     780  1.9 0x000000e4             s3 <= 3567e9d2
     781  1.9 0x000000e8             s4 <= 0000038f
     785  1.9 0x000000ec             s1 <= 55ab6357
     786  1.9 0x000000f0             s2 <= aa15c9ed
     787  1.9 0x000000f4             s3 <= 3567ea5d
     788  1.9 0x000000f8             s4 <= 0000038f
     792  1.9 0x000000fc             s1 <= 55ab66e6
     793  1.9 0x00000100             s2 <= 55ea39a2
     794  1.9 0x00000104             s3 <= 3567e9d2
     795  1.9 0x00000108             s5 <= 0000038f
     796  1.9 0x0000010c             t0 <= 00000000
     799  1.9 0x00000110             s1 <= 55ab6a75
     800  1.9 0x00000114             s2 <= 55ea3613
     801  1.9 0x00000118             s3 <= 3567ea5d
     802  1.9 0x0000011c             s5 <= 0000038f
     803  1.9 0x00000120             t0 <= 00000000
     806  1.9 0x00000124             s1 <= 55ab6e04
     807  1.9 0x00000128             s2 <= aa15cd7c
     808  1.9 0x0000012c             s3 <= 3567e9d2
     809  1.9 0x00000130             t1 <= 00000005
     813  1.9 0x00000134               
     814  1.9 0x00000048             fp <= 74767df0
     815  1.9 0x0000004c             s1 <= b6cc6bb8
     816  1.9 0x00000050             s2 <= 0cc9124e
     817  1.9 0x00000054             s3 <= 000ca9e1
     818  1.9 0x00000058             s4 <= 3293e2c9
     819  1.9 0x0000005c             s5 <= f90aaf90
     820  1.9 0x00000060             fp <= 2b42e9a8
     824  1.9 0x00000064             s2 <= e18628a6
     825  1.9 0x00000068             s3 <= 2b4e4049
     826  1.9 0x0000006c             s4 <= 5dd6cc71
     827  1.9 0x00000070             s5 <= cdc7c5e8
     828  1.9 0x00000074             fp <= e20f5560
     832  1.9 0x00000078             s2 <= 00892cba
     833  1.9 0x0000007c             s3 <= c9411529
     834  1.9 0x00000080             s4 <= 3fe621d1
     835  1.9 0x00000084             s5 <= 14478f78
     836  1.9 0x00000088             fp <= 0000038f
     840  1.9 0x0000008c             s2 <= 0089292b
     841  1.9 0x00000090             s3 <= c94116a6
     842  1.9 0x00000094             s4 <= 3fe62560
     843  1.9 0x00000098             s5 <= 14478be9
     844  1.9 0x0000009c             fp <= 0000038f
     848  1.9 0x000000a0             s2 <= ff76da64
     849  1.9 0x000000a4             s3 <= c9411529
     850  1.9 0x000000a8             s4 <= 3fe628ef
     851  1.9 0x000000ac             s5 <= ebb877a6
     852  1.9 0x000000b0             fp <= b6cc6f47
     856  1.9 0x000000b4             fp <= b75594e3
     860  1.9 0x000000b8             s3 <= 7e1481ca
     861  1.9 0x000000bc             s6 <= 6e22009b
     865  1.9 0x000000c0             s6 <= 6eab2637
     869  1.9 0x000000c4             s3 <= 10bfa7fd
     870  1.9 0x000000c8             fp <= 6e22009b
     874  1.9 0x000000cc             fp <= 6eab2637
     878  1.9 0x000000d0             fp <= ae914f26
     882  1.9 0x000000d4             s3 <= be2ee8db
     883  1.9 0x000000d8             fp <= 655dbade
     887  1.9 0x000000dc             fp <= 65e6e07a
     891  1.9 0x000000e0             fp <= a5cd0969
     895  1.9 0x000000e4             s3 <= 1be3e1b2
     896  1.9 0x000000e8             s4 <= 0000038f
     900  1.9 0x000000ec             s1 <= b6cc6f47
     901  1.9 0x000000f0             s2 <= ff76d6d5
     902  1.9 0x000000f4             s3 <= 1be3e23d
     903  1.9 0x000000f8             s4 <= 0000038f
     907  1.9 0x000000fc             s1 <= b6cc72d6
     908  1.9 0x00000100             s2 <= 00892cba
     909  1.9 0x00000104             s3 <= 1be3e1b2
     910  1.9 0x00000108             s5 <= 0000038f
     911  1.9 0x0000010c             t0 <= 00000000
     914  1.9 0x00000110             s1 <= b6cc7665
     915  1.9 0x00000114             s2 <= 0089292b
     916  1.9 0x00000118             s3 <= 1be3e23d
     917  1.9 0x0000011c             s5 <= 0000038f
     918  1.9 0x00000120             t0 <= 00000000
     921  1.9 0x00000124             s1 <= b6cc79f4
     922  1.9 0x00000128             s2 <= ff76da64
     923  1.9 0x0000012c             s3 <= 1be3e1b2
     924  1.9 0x00000130             t1 <= 00000006
     928  1.9 0x00000134               
     929  1.9 0x00000048             fp <= ca316b50
     930  1.9 0x0000004c             s1 <= 4941bd88
     931  1.9 0x00000050             s2 <= 3ff0286e
     932  1.9 0x00000054             s3 <= 000ca9e1
     933  1.9 0x00000058             s4 <= d30cfdb9
     934  1.9 0x0000005c             s5 <= d4fbee30
     935  1.9 0x00000060             fp <= 137328d8
     939  1.9 0x00000064             s2 <= 2c7cff96
     940  1.9 0x00000068             s3 <= 137f8139
     941  1.9 0x0000006c             s4 <= e6802691
     942  1.9 0x00000070             s5 <= c188c558
     943  1.9 0x00000074             fp <= 5cb4e660
     947  1.9 0x00000078             s2 <= 3037e6ca
     948  1.9 0x0000007c             s3 <= 4fcb6759
     949  1.9 0x00000080             s4 <= 43350cf1
     950  1.9 0x00000084             s5 <= 9b2c2108
     951  1.9 0x00000088             fp <= 0000038f
     955  1.9 0x0000008c             s2 <= 3037e33b
     956  1.9 0x00000090             s3 <= 4fcb64d6
     957  1.9 0x00000094             s4 <= 43351080
     958  1.9 0x00000098             s5 <= 9b2c1d79
     959  1.9 0x0000009c             fp <= 0000038f
     963  1.9 0x000000a0             s2 <= cfc82054
     964  1.9 0x000000a4             s3 <= 4fcb6759
     965  1.9 0x000000a8             s4 <= 4335140f
     966  1.9 0x000000ac             s5 <= 64d3e616
     967  1.9 0x000000b0             fp <= 4941c117
     971  1.9 0x000000b4             fp <= 7979a0c3
     975  1.9 0x000000b8             s3 <= 36b2c79a
     976  1.9 0x000000bc             s6 <= c2bb5e4b
     980  1.9 0x000000c0             s6 <= f2f33df7
     984  1.9 0x000000c4             s3 <= c441fa6d
     985  1.9 0x000000c8             fp <= c2bb5e4b
     989  1.9 0x000000cc             fp <= f2f33df7
     993  1.9 0x000000d0             fp <= 36285206
     997  1.9 0x000000d4             s3 <= f269a86b
     998  1.9 0x000000d8             fp <= 7f6a0f8e
    1002  1.9 0x000000dc             fp <= afa1ef3a
    1006  1.9 0x000000e0             fp <= f2d70349
    1010  1.9 0x000000e4             s3 <= 00beab22
    1011  1.9 0x000000e8             s4 <= 0000038f
    1015  1.9 0x000000ec             s1 <= 4941c117
    1016  1.9 0x000000f0             s2 <= cfc81cc5
    1017  1.9 0x000000f4             s3 <= 00bea8ad
    1018  1.9 0x000000f8             s4 <= 0000038f
    1022  1.9 0x000000fc             s1 <= 4941c4a6
    1023  1.9 0x00000100             s2 <= 3037e6ca
    1024  1.9 0x00000104             s3 <= 00beab22
    1025  1.9 0x00000108             s5 <= 0000038f
    1026  1.9 0x0000010c             t0 <= 00000000
    1029  1.9 0x00000110             s1 <= 4941c835
    1030  1.9 0x00000114             s2 <= 3037e33b
    1031  1.9 0x00000118             s3 <= 00bea8ad
    1032  1.9 0x0000011c             s5 <= 0000038f
    1033  1.9 0x00000120             t0 <= 00000000
    1036  1.9 0x00000124             s1 <= 4941cbc4
    1037  1.9 0x00000128             s2 <= cfc82054
    1038  1.9 0x0000012c             s3 <= 00beab22
    1039  1.9 0x00000130             t1 <= 00000007
    1043  1.9 0x00000134               
    1044  1.9 0x00000048             fp <= f02f5c50
    1045  1.9 0x0000004c             s1 <= 44846728
    1046  1.9 0x00000050             s2 <= a682fdfe
    1047  1.9 0x00000054             s3 <= 000ca9e1
    1048  1.9 0x00000058             s4 <= 8f9981f9
    1049  1.9 0x0000005c             s5 <= 46a12130
    1050  1.9 0x00000060             fp <= 34b3c378
    1054  1.9 0x00000064             s2 <= 71cf3a86
    1055  1.9 0x00000068             s3 <= 34bf6a99
    1056  1.9 0x0000006c             s4 <= c44d4571
    1057  1.9 0x00000070             s5 <= 11ed5db8
    1058  1.9 0x00000074             fp <= 79382aa0
    1062  1.9 0x00000078             s2 <= 0768f01a
    1063  1.9 0x0000007c             s3 <= 4d874039
    1064  1.9 0x00000080             s4 <= 3d857011
    1065  1.9 0x00000084             s5 <= 674acce8
    1066  1.9 0x00000088             fp <= 0000038f
    1070  1.9 0x0000008c             s2 <= 0768ec8b
    1071  1.9 0x00000090             s3 <= 4d8743b6
    1072  1.9 0x00000094             s4 <= 3d8573a0
    1073  1.9 0x00000098             s5 <= 674ac959
    1074  1.9 0x0000009c             fp <= 0000038f
    1078  1.9 0x000000a0             s2 <= f8971704
    1079  1.9 0x000000a4             s3 <= 4d874039
    1080  1.9 0x000000a8             s4 <= 3d85772f
    1081  1.9 0x000000ac             s5 <= 98b53a36
    1082  1.9 0x000000b0             fp <= 44846ab7
    1086  1.9 0x000000b4             fp <= 4bed53b3
    1090  1.9 0x000000b8             s3 <= 066a138a
    1091  1.9 0x000000bc             s6 <= 9071badb
    1095  1.9 0x000000c0             s6 <= 97daa3d7
    1099  1.9 0x000000c4             s3 <= 91b0b05d
    1100  1.9 0x000000c8             fp <= 9071badb
    1104  1.9 0x000000cc             fp <= 97daa3d7
    1108  1.9 0x000000d0             fp <= d5601b06
    1112  1.9 0x000000d4             s3 <= 44d0ab5b
    1113  1.9 0x000000d8             fp <= 19e4822e
    1117  1.9 0x000000dc             fp <= 214d6b2a
    1121  1.9 0x000000e0             fp <= 5ed2e259
    1125  1.9 0x000000e4             s3 <= 1a024902
    1126  1.9 0x000000e8             s4 <= 0000038f
    1130  1.9 0x000000ec             s1 <= 44846ab7
    1131  1.9 0x000000f0             s2 <= f8971375
    1132  1.9 0x000000f4             s3 <= 1a024a8d
    1133  1.9 0x000000f8             s4 <= 0000038f
    1137  1.9 0x000000fc             s1 <= 44846e46
    1138  1.9 0x00000100             s2 <= 0768f01a
    1139  1.9 0x00000104             s3 <= 1a024902
    1140  1.9 0x00000108             s5 <= 0000038f
    1141  1.9 0x0000010c             t0 <= 00000000
    1144  1.9 0x00000110             s1 <= 448471d5
    1145  1.9 0x00000114             s2 <= 0768ec8b
    1146  1.9 0x00000118             s3 <= 1a024a8d
    1147  1.9 0x0000011c             s5 <= 0000038f
    1148  1.9 0x00000120             t0 <= 00000000
    1151  1.9 0x00000124             s1 <= 44847564
    1152  1.9 0x00000128             s2 <= f8971704
    1153  1.9 0x0000012c             s3 <= 1a024902
    1154  1.9 0x00000130             t1 <= 00000008
    1158  1.9 0x00000134               
    1159  1.9 0x00000048             fp <= 1699d190
    1160  1.9 0x0000004c             s1 <= 9cc65208
    1161  1.9 0x00000050             s2 <= 8e21ce1e
    1162  1.9 0x00000054             s3 <= 000ca9e1
    1163  1.9 0x00000058             s4 <= 630d0a19
    1164  1.9 0x0000005c             s5 <= 503daff0
    1165  1.9 0x00000060             fp <= b3602398
    1169  1.9 0x00000064             s2 <= dac1aa86
    1170  1.9 0x00000068             s3 <= b36c8a79
    1171  1.9 0x0000006c             s4 <= 166d2db1
    1172  1.9 0x00000070             s5 <= 9cdd8c58
    1173  1.9 0x00000074             fp <= 502675a0
    1177  1.9 0x00000078             s2 <= 7564cb1a
    1178  1.9 0x0000007c             s3 <= e34affd9
    1179  1.9 0x00000080             s4 <= 6693a351
    1180  1.9 0x00000084             s5 <= b348e948
    1181  1.9 0x00000088             fp <= 0000038f
    1185  1.9 0x0000008c             s2 <= 7564c78b
    1186  1.9 0x00000090             s3 <= e34afc56
    1187  1.9 0x00000094             s4 <= 6693a6e0
    1188  1.9 0x00000098             s5 <= b348e5b9
    1189  1.9 0x0000009c             fp <= 0000038f
    1193  1.9 0x000000a0             s2 <= 8a9b3c04
    1194  1.9 0x000000a4             s3 <= e34affd9
    1195  1.9 0x000000a8             s4 <= 6693aa6f
    1196  1.9 0x000000ac             s5 <= 4cb71dd6
    1197  1.9 0x000000b0             fp <= 9cc65597
    1201  1.9 0x000000b4             fp <= 122b1993
    1205  1.9 0x000000b8             s3 <= f161e64a
    1206  1.9 0x000000bc             s6 <= aef16b9b
    1210  1.9 0x000000c0             s6 <= 24562f97
    1214  1.9 0x000000c4             s3 <= d537c9dd
    1215  1.9 0x000000c8             fp <= aef16b9b
    1219  1.9 0x000000cc             fp <= 24562f97
    1223  1.9 0x000000d0             fp <= 8ae9da06
    1227  1.9 0x000000d4             s3 <= 5fde13db
    1228  1.9 0x000000d8             fp <= 27b02c0e
    1232  1.9 0x000000dc             fp <= 9d14f00a
    1236  1.9 0x000000e0             fp <= 03a89a79
    1240  1.9 0x000000e4             s3 <= 5c7689a2
    1241  1.9 0x000000e8             s4 <= 0000038f
    1245  1.9 0x000000ec             s1 <= 9cc65597
    1246  1.9 0x000000f0             s2 <= 8a9b3875
    1247  1.9 0x000000f4             s3 <= 5c768a2d
    1248  1.9 0x000000f8             s4 <= 0000038f
    1252  1.9 0x000000fc             s1 <= 9cc65926
    1253  1.9 0x00000100             s2 <= 7564cb1a
    1254  1.9 0x00000104             s3 <= 5c7689a2
    1255  1.9 0x00000108             s5 <= 0000038f
    1256  1.9 0x0000010c             t0 <= 00000000
    1259  1.9 0x00000110             s1 <= 9cc65cb5
    1260  1.9 0x00000114             s2 <= 7564c78b
    1261  1.9 0x00000118             s3 <= 5c768a2d
    1262  1.9 0x0000011c             s5 <= 0000038f
    1263  1.9 0x00000120             t0 <= 00000000
    1266  1.9 0x00000124             s1 <= 9cc66044
    1267  1.9 0x00000128             s2 <= 8a9b3c04
    1268  1.9 0x0000012c             s3 <= 5c7689a2
    1269  1.9 0x00000130             t1 <= 00000009
    1273  1.9 0x00000134               
    1274  1.9 0x00000048             fp <= e2d57110
    1275  1.9 0x0000004c             s1 <= e3321e88
    1276  1.9 0x00000050             s2 <= 09d3c77e
    1277  1.9 0x00000054             s3 <= 000ca9e1
    1278  1.9 0x00000058             s4 <= 4eb35a59
    1279  1.9 0x0000005c             s5 <= 3707a070
    1280  1.9 0x00000060             fp <= c6078f98
    1284  1.9 0x00000064             s2 <= 43cc37e6
    1285  1.9 0x00000068             s3 <= c60b2679
    1286  1.9 0x0000006c             s4 <= 14bae9f1
    1287  1.9 0x00000070             s5 <= 710010d8
    1288  1.9 0x00000074             fp <= a939ae20
    1292  1.9 0x00000078             s2 <= 656d763a
    1293  1.9 0x0000007c             s3 <= 6f328859
    1294  1.9 0x00000080             s4 <= bdf49811
    1295  1.9 0x00000084             s5 <= 38399d48
    1296  1.9 0x00000088             fp <= 0000038f
    1300  1.9 0x0000008c             s2 <= 656d72ab
    1301  1.9 0x00000090             s3 <= 6f328bd6
    1302  1.9 0x00000094             s4 <= bdf49ba0
    1303  1.9 0x00000098             s5 <= 383999b9
    1304  1.9 0x0000009c             fp <= 0000038f
    1308  1.9 0x000000a0             s2 <= 9a9290e4
    1309  1.9 0x000000a4             s3 <= 6f328859
    1310  1.9 0x000000a8             s4 <= bdf49f2f
    1311  1.9 0x000000ac             s5 <= c7c669d6
    1312  1.9 0x000000b0             fp <= e3322217
    1316  1.9 0x000000b4             fp <= 489f9133
    1320  1.9 0x000000b8             s3 <= 27ad196a
    1321  1.9 0x000000bc             s6 <= 2bd1afbb
    1325  1.9 0x000000c0             s6 <= 913f1ed7
    1329  1.9 0x000000c4             s3 <= b69207bd
    1330  1.9 0x000000c8             fp <= 2bd1afbb
    1334  1.9 0x000000cc             fp <= 913f1ed7
    1338  1.9 0x000000d0             fp <= 4f33be06
    1342  1.9 0x000000d4             s3 <= f9a1b9bb
    1343  1.9 0x000000d8             fp <= 3265dc8e
    1347  1.9 0x000000dc             fp <= 97d34baa
    1351  1.9 0x000000e0             fp <= 55c7ead9
    1355  1.9 0x000000e4             s3 <= ac665362
    1356  1.9 0x000000e8             s4 <= 0000038f
    1360  1.9 0x000000ec             s1 <= e3322217
    1361  1.9 0x000000f0             s2 <= 9a928d55
    1362  1.9 0x000000f4             s3 <= ac6650ed
    1363  1.9 0x000000f8             s4 <= 0000038f
    1367  1.9 0x000000fc             s1 <= e33225a6
    1368  1.9 0x00000100             s2 <= 656d763a
    1369  1.9 0x00000104             s3 <= ac665362
    1370  1.9 0x00000108             s5 <= 0000038f
    1371  1.9 0x0000010c             t0 <= 00000000
    1374  1.9 0x00000110             s1 <= e3322935
    1375  1.9 0x00000114             s2 <= 656d72ab
    1376  1.9 0x00000118             s3 <= ac6650ed
    1377  1.9 0x0000011c             s5 <= 0000038f
    1378  1.9 0x00000120             t0 <= 00000000
    1381  1.9 0x00000124             s1 <= e3322cc4
    1382  1.9 0x00000128             s2 <= 9a9290e4
    1383  1.9 0x0000012c             s3 <= ac665362
    1384  1.9 0x00000130             t1 <= 0000000a
    1388  1.9 0x00000134               
    1393  1.9 0x00000138             sp <= 00002ffc
    1394  1.9 0x0000013c               
    1399  1.9 0x00000010               
$finish called at time : 26825333 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 10253.922 ; gain = 0.000 ; free physical = 3116 ; free virtual = 18815
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:28 . Memory (MB): peak = 10253.922 ; gain = 0.000 ; free physical = 3116 ; free virtual = 18815
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:30 ; elapsed = 00:00:45 . Memory (MB): peak = 10253.922 ; gain = 0.000 ; free physical = 3116 ; free virtual = 18815
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 10253.922 ; gain = 0.000 ; free physical = 3165 ; free virtual = 18872
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     202 11.0 0x00000004             sp <= 00003000
     205  7.0 0x00000008             sp <= 00002ffc
     206  5.0 0x0000000c             ra <= 00000010
     211  5.2 0x00000014             sp <= 00002fd4
     214  4.8 0x00000018             a5 <= 00002fd4
     215  4.1 0x0000001c             a4 <= 0000038f
     217  3.8 0x00000020               mem[00000fd4] <= 00000000
     218  3.5 0x00000024             a1 <= 0000000a
     219  3.2 0x00000028             t1 <= 00000000
     220  3.0 0x0000002c             fp <= 000004d2
     221  2.8 0x00000030             s1 <= 00000224
     222  2.6 0x00000034             s2 <= 00001000
     225  2.5 0x00000038             s2 <= 00000911
     226  2.4 0x0000003c             s3 <= 000003b4
     227  2.3 0x00000040             s4 <= 00000306
     228  2.2 0x00000044             s5 <= 000001b0
     229  2.2 0x00000048             fp <= 00136864
     230  2.1 0x0000004c             s1 <= 002192f4
     231  2.1 0x00000050             s2 <= 000b3238
     232  2.0 0x00000054             s3 <= 00051a20
     233  2.0 0x00000058             s4 <= 00000000
     234  1.9 0x0000005c             s5 <= 00000000
     235  1.9 0x00000060             fp <= 0034fb58
     239  2.0 0x00000064             s2 <= ffd636e0
     240  1.9 0x00000068             s3 <= 0031e178
     241  1.9 0x0000006c             s4 <= 0034fb58
     242  1.8 0x00000070             s5 <= ffcb04a8
     243  1.8 0x00000074             fp <= 00568e4c
     246  1.9 0x00000078             s2 <= 0080576c
     247  1.8 0x0000007c             s3 <= 00676f34
     248  1.8 0x00000080             s4 <= 008b89a4
     249  1.8 0x00000084             s5 <= 008b89a4
     250  1.7 0x00000088             fp <= 00000000
     254  1.8 0x0000008c             s2 <= 0080576c
     255  1.8 0x00000090             s3 <= 00676f34
     256  1.8 0x00000094             s4 <= 008b89a4
     257  1.8 0x00000098             s5 <= 008b89a4
     258  1.7 0x0000009c             fp <= 00000000
     261  1.8 0x000000a0             s2 <= ff7fa894
     262  1.8 0x000000a4             s3 <= 00676f34
     263  1.7 0x000000a8             s4 <= 008b89a4
     264  1.7 0x000000ac             s5 <= ff74765c
     265  1.7 0x000000b0             fp <= 002192f4
     268  1.7 0x000000b4             fp <= 00a1ea60
     271  1.8 0x000000b8             s3 <= 00c68554
     272  1.7 0x000000bc             s6 <= 00c37d54
     275  1.8 0x000000c0             s6 <= 0143d4c0
     279  1.8 0x000000c4             s3 <= 01855194
     280  1.8 0x000000c8             fp <= 00c37d54
     283  1.8 0x000000cc             fp <= 0143d4c0
     286  1.8 0x000000d0             fp <= 01cf5e64
     289  1.9 0x000000d4             s3 <= 004a0ff0
     290  1.8 0x000000d8             fp <= 01f0f158
     293  1.9 0x000000dc             fp <= 027148c4
     296  1.9 0x000000e0             fp <= 02fcd268
     300  1.9 0x000000e4             s3 <= 02b6dd98
     301  1.9 0x000000e8             s4 <= 00000000
     305  1.9 0x000000ec             s1 <= 002192f4
     306  1.9 0x000000f0             s2 <= ff7fa894
     307  1.9 0x000000f4             s3 <= 02b6dd98
     308  1.9 0x000000f8             s4 <= 00000000
     311  1.9 0x000000fc             s1 <= 002192f4
     312  1.9 0x00000100             s2 <= 0080576c
     313  1.9 0x00000104             s3 <= 02b6dd98
     314  1.9 0x00000108             s5 <= 00000000
     315  1.8 0x0000010c             t0 <= 00000000
     318  1.9 0x00000110             s1 <= 002192f4
     319  1.9 0x00000114             s2 <= 0080576c
     320  1.9 0x00000118             s3 <= 02b6dd98
     321  1.8 0x0000011c             s5 <= 00000000
     322  1.8 0x00000120             t0 <= 00000000
     324  1.8 0x00000124             s1 <= 002192f4
     325  1.8 0x00000128             s2 <= ff7fa894
     326  1.8 0x0000012c             s3 <= 02b6dd98
     327  1.8 0x00000130             t1 <= 00000001
     330  1.8 0x00000134               
     335  1.8 0x00000048             fp <= 0ee51510
     336  1.8 0x0000004c             s1 <= e98bdbe0
     337  1.8 0x00000050             s2 <= 00000000
     338  1.8 0x00000054             s3 <= 00000000
     339  1.8 0x00000058             s4 <= 00000000
     340  1.8 0x0000005c             s5 <= 74710c00
     341  1.8 0x00000060             fp <= f870f0f0
     345  1.8 0x00000064             s2 <= 078f0f10
     346  1.8 0x00000068             s3 <= f870f0f0
     347  1.8 0x0000006c             s4 <= f870f0f0
     348  1.8 0x00000070             s5 <= 7c001b10
     349  1.8 0x00000074             fp <= e1fcccd0
     352  1.8 0x00000078             s2 <= da6dbdc0
     353  1.8 0x0000007c             s3 <= 198c3c20
     354  1.8 0x00000080             s4 <= da6dbdc0
     355  1.8 0x00000084             s5 <= 65fcb1c0
     356  1.7 0x00000088             fp <= 00000000
     360  1.8 0x0000008c             s2 <= da6dbdc0
     361  1.8 0x00000090             s3 <= 198c3c20
     362  1.8 0x00000094             s4 <= da6dbdc0
     363  1.7 0x00000098             s5 <= 65fcb1c0
     364  1.7 0x0000009c             fp <= 00000000
     367  1.8 0x000000a0             s2 <= 25924240
     368  1.7 0x000000a4             s3 <= 198c3c20
     369  1.7 0x000000a8             s4 <= da6dbdc0
     370  1.7 0x000000ac             s5 <= 9a034e40
     371  1.7 0x000000b0             fp <= e98bdbe0
     374  1.7 0x000000b4             fp <= c3f999a0
     377  1.7 0x000000b8             s3 <= da75a580
     378  1.7 0x000000bc             s6 <= ad857580
     381  1.7 0x000000c0             s6 <= 87f33340
     385  1.8 0x000000c4             s3 <= 5d8696c0
     386  1.8 0x000000c8             fp <= ad857580
     389  1.8 0x000000cc             fp <= 87f33340
     392  1.8 0x000000d0             fp <= 6260f100
     395  1.8 0x000000d4             s3 <= 3fe667c0
     396  1.8 0x000000d8             fp <= 4beccce0
     399  1.8 0x000000dc             fp <= 265a8aa0
     402  1.8 0x000000e0             fp <= 00c84860
     406  1.8 0x000000e4             s3 <= 3f2e2fa0
     407  1.8 0x000000e8             s4 <= 00000000
     411  1.8 0x000000ec             s1 <= e98bdbe0
     412  1.8 0x000000f0             s2 <= 25924240
     413  1.8 0x000000f4             s3 <= 3f2e2fa0
     414  1.8 0x000000f8             s4 <= 00000000
     417  1.8 0x000000fc             s1 <= e98bdbe0
     418  1.8 0x00000100             s2 <= da6dbdc0
     419  1.8 0x00000104             s3 <= 3f2e2fa0
     420  1.8 0x00000108             s5 <= 00000000
     421  1.8 0x0000010c             t0 <= 00000000
     424  1.8 0x00000110             s1 <= e98bdbe0
     425  1.8 0x00000114             s2 <= da6dbdc0
     426  1.8 0x00000118             s3 <= 3f2e2fa0
     427  1.8 0x0000011c             s5 <= 00000000
     428  1.8 0x00000120             t0 <= 00000000
     430  1.8 0x00000124             s1 <= e98bdbe0
     431  1.8 0x00000128             s2 <= 25924240
     432  1.8 0x0000012c             s3 <= 3f2e2fa0
     433  1.8 0x00000130             t1 <= 00000002
     436  1.8 0x00000134               
     437  1.8 0x00000048             fp <= 3766b800
     438  1.8 0x0000004c             s1 <= fd132800
     439  1.8 0x00000050             s2 <= 00000000
     440  1.7 0x00000054             s3 <= 00000000
     441  1.7 0x00000058             s4 <= 00000000
     442  1.7 0x0000005c             s5 <= f8560000
     443  1.7 0x00000060             fp <= 3479e000
     447  1.7 0x00000064             s2 <= cb862000
     448  1.7 0x00000068             s3 <= 3479e000
     449  1.7 0x0000006c             s4 <= 3479e000
     450  1.7 0x00000070             s5 <= c3dc2000
     451  1.7 0x00000074             fp <= 318d0800
     454  1.7 0x00000078             s2 <= 6606e800
     455  1.7 0x0000007c             s3 <= 05f4e800
     456  1.7 0x00000080             s4 <= 6606e800
     457  1.7 0x00000084             s5 <= 6db0e800
     458  1.7 0x00000088             fp <= 00000000
     462  1.7 0x0000008c             s2 <= 6606e800
     463  1.7 0x00000090             s3 <= 05f4e800
     464  1.7 0x00000094             s4 <= 6606e800
     465  1.7 0x00000098             s5 <= 6db0e800
     466  1.7 0x0000009c             fp <= 00000000
     469  1.7 0x000000a0             s2 <= 99f91800
     470  1.7 0x000000a4             s3 <= 05f4e800
     471  1.7 0x000000a8             s4 <= 6606e800
     472  1.7 0x000000ac             s5 <= 924f1800
     473  1.7 0x000000b0             fp <= fd132800
     476  1.7 0x000000b4             fp <= 631a1000
     479  1.7 0x000000b8             s3 <= 66eef800
     480  1.7 0x000000bc             s6 <= 602d3800
     483  1.7 0x000000c0             s6 <= c6342000
     487  1.7 0x000000c4             s3 <= a0dad800
     488  1.7 0x000000c8             fp <= 602d3800
     491  1.7 0x000000cc             fp <= c6342000
     494  1.7 0x000000d0             fp <= 2c3b0800
     497  1.7 0x000000d4             s3 <= 8ce1d000
     498  1.7 0x000000d8             fp <= 294e3000
     501  1.7 0x000000dc             fp <= 8f551800
     504  1.7 0x000000e0             fp <= f55c0000
     508  1.8 0x000000e4             s3 <= 79bdd000
     509  1.8 0x000000e8             s4 <= 00000000
     513  1.8 0x000000ec             s1 <= fd132800
     514  1.8 0x000000f0             s2 <= 99f91800
     515  1.8 0x000000f4             s3 <= 79bdd000
     516  1.8 0x000000f8             s4 <= 00000000
     519  1.8 0x000000fc             s1 <= fd132800
     520  1.8 0x00000100             s2 <= 6606e800
     521  1.8 0x00000104             s3 <= 79bdd000
     522  1.7 0x00000108             s5 <= 00000000
     523  1.7 0x0000010c             t0 <= 00000000
     526  1.7 0x00000110             s1 <= fd132800
     527  1.7 0x00000114             s2 <= 6606e800
     528  1.7 0x00000118             s3 <= 79bdd000
     529  1.7 0x0000011c             s5 <= 00000000
     530  1.7 0x00000120             t0 <= 00000000
     532  1.7 0x00000124             s1 <= fd132800
     533  1.7 0x00000128             s2 <= 99f91800
     534  1.7 0x0000012c             s3 <= 79bdd000
     535  1.7 0x00000130             t1 <= 00000003
     538  1.7 0x00000134               
     539  1.7 0x00000048             fp <= b3c00000
     540  1.7 0x0000004c             s1 <= 1b800000
     541  1.7 0x00000050             s2 <= 00000000
     542  1.7 0x00000054             s3 <= 00000000
     543  1.7 0x00000058             s4 <= 00000000
     544  1.7 0x0000005c             s5 <= 00000000
     545  1.7 0x00000060             fp <= cf400000
     549  1.7 0x00000064             s2 <= 30c00000
     550  1.7 0x00000068             s3 <= cf400000
     551  1.7 0x0000006c             s4 <= cf400000
     552  1.7 0x00000070             s5 <= 30c00000
     553  1.7 0x00000074             fp <= eac00000
     556  1.7 0x00000078             s2 <= ba000000
     557  1.7 0x0000007c             s3 <= 25800000
     558  1.7 0x00000080             s4 <= ba000000
     559  1.7 0x00000084             s5 <= ba000000
     560  1.7 0x00000088             fp <= 00000000
     564  1.7 0x0000008c             s2 <= ba000000
     565  1.7 0x00000090             s3 <= 25800000
     566  1.7 0x00000094             s4 <= ba000000
     567  1.7 0x00000098             s5 <= ba000000
     568  1.7 0x0000009c             fp <= 00000000
     571  1.7 0x000000a0             s2 <= 46000000
     572  1.7 0x000000a4             s3 <= 25800000
     573  1.7 0x000000a8             s4 <= ba000000
     574  1.7 0x000000ac             s5 <= 46000000
     575  1.7 0x000000b0             fp <= 1b800000
     578  1.7 0x000000b4             fp <= d5800000
     581  1.7 0x000000b8             s3 <= f0000000
     582  1.7 0x000000bc             s6 <= f1000000
     585  1.7 0x000000c0             s6 <= ab000000
     589  1.7 0x000000c4             s3 <= 5b000000
     590  1.7 0x000000c8             fp <= f1000000
     593  1.7 0x000000cc             fp <= ab000000
     596  1.7 0x000000d0             fp <= 65000000
     599  1.7 0x000000d4             s3 <= 3e000000
     600  1.7 0x000000d8             fp <= 80800000
     603  1.7 0x000000dc             fp <= 3a800000
     606  1.7 0x000000e0             fp <= f4800000
     610  1.7 0x000000e4             s3 <= ca800000
     611  1.7 0x000000e8             s4 <= 00000000
     615  1.7 0x000000ec             s1 <= 1b800000
     616  1.7 0x000000f0             s2 <= 46000000
     617  1.7 0x000000f4             s3 <= ca800000
     618  1.7 0x000000f8             s4 <= 00000000
     621  1.7 0x000000fc             s1 <= 1b800000
     622  1.7 0x00000100             s2 <= ba000000
     623  1.7 0x00000104             s3 <= ca800000
     624  1.7 0x00000108             s5 <= 00000000
     625  1.7 0x0000010c             t0 <= 00000000
     628  1.7 0x00000110             s1 <= 1b800000
     629  1.7 0x00000114             s2 <= ba000000
     630  1.7 0x00000118             s3 <= ca800000
     631  1.7 0x0000011c             s5 <= 00000000
     632  1.7 0x00000120             t0 <= 00000000
     634  1.7 0x00000124             s1 <= 1b800000
     635  1.7 0x00000128             s2 <= 46000000
     636  1.7 0x0000012c             s3 <= ca800000
     637  1.7 0x00000130             t1 <= 00000004
     640  1.7 0x00000134               
     641  1.7 0x00000048             fp <= 00000000
     642  1.7 0x0000004c             s1 <= 00000000
     643  1.7 0x00000050             s2 <= 00000000
     644  1.7 0x00000054             s3 <= 00000000
     645  1.7 0x00000058             s4 <= 00000000
     646  1.7 0x0000005c             s5 <= 00000000
     647  1.7 0x00000060             fp <= 00000000
     651  1.7 0x00000064             s2 <= 00000000
     652  1.7 0x00000068             s3 <= 00000000
     653  1.7 0x0000006c             s4 <= 00000000
     654  1.7 0x00000070             s5 <= 00000000
     655  1.7 0x00000074             fp <= 00000000
     658  1.7 0x00000078             s2 <= 00000000
     659  1.7 0x0000007c             s3 <= 00000000
     660  1.7 0x00000080             s4 <= 00000000
     661  1.7 0x00000084             s5 <= 00000000
     662  1.7 0x00000088             fp <= 00000000
     666  1.7 0x0000008c             s2 <= 00000000
     667  1.7 0x00000090             s3 <= 00000000
     668  1.7 0x00000094             s4 <= 00000000
     669  1.7 0x00000098             s5 <= 00000000
     670  1.7 0x0000009c             fp <= 00000000
     673  1.7 0x000000a0             s2 <= 00000000
     674  1.7 0x000000a4             s3 <= 00000000
     675  1.7 0x000000a8             s4 <= 00000000
     676  1.7 0x000000ac             s5 <= 00000000
     677  1.7 0x000000b0             fp <= 00000000
     680  1.7 0x000000b4             fp <= 00000000
     683  1.7 0x000000b8             s3 <= 00000000
     684  1.7 0x000000bc             s6 <= 00000000
     687  1.7 0x000000c0             s6 <= 00000000
     691  1.7 0x000000c4             s3 <= 00000000
     692  1.7 0x000000c8             fp <= 00000000
     695  1.7 0x000000cc             fp <= 00000000
     698  1.7 0x000000d0             fp <= 00000000
     701  1.7 0x000000d4             s3 <= 00000000
     702  1.7 0x000000d8             fp <= 00000000
     705  1.7 0x000000dc             fp <= 00000000
     708  1.7 0x000000e0             fp <= 00000000
     712  1.7 0x000000e4             s3 <= 00000000
     713  1.7 0x000000e8             s4 <= 00000000
     717  1.7 0x000000ec             s1 <= 00000000
     718  1.7 0x000000f0             s2 <= 00000000
     719  1.7 0x000000f4             s3 <= 00000000
     720  1.7 0x000000f8             s4 <= 00000000
     723  1.7 0x000000fc             s1 <= 00000000
     724  1.7 0x00000100             s2 <= 00000000
     725  1.7 0x00000104             s3 <= 00000000
     726  1.7 0x00000108             s5 <= 00000000
     727  1.7 0x0000010c             t0 <= 00000000
     730  1.7 0x00000110             s1 <= 00000000
     731  1.7 0x00000114             s2 <= 00000000
     732  1.7 0x00000118             s3 <= 00000000
     733  1.7 0x0000011c             s5 <= 00000000
     734  1.7 0x00000120             t0 <= 00000000
     736  1.7 0x00000124             s1 <= 00000000
     737  1.7 0x00000128             s2 <= 00000000
     738  1.7 0x0000012c             s3 <= 00000000
     739  1.7 0x00000130             t1 <= 00000005
     742  1.7 0x00000134               
     743  1.7 0x00000048             fp <= 00000000
     744  1.7 0x0000004c             s1 <= 00000000
     745  1.7 0x00000050             s2 <= 00000000
     746  1.7 0x00000054             s3 <= 00000000
     747  1.7 0x00000058             s4 <= 00000000
     748  1.7 0x0000005c             s5 <= 00000000
     749  1.7 0x00000060             fp <= 00000000
     753  1.7 0x00000064             s2 <= 00000000
     754  1.7 0x00000068             s3 <= 00000000
     755  1.7 0x0000006c             s4 <= 00000000
     756  1.7 0x00000070             s5 <= 00000000
     757  1.7 0x00000074             fp <= 00000000
     760  1.7 0x00000078             s2 <= 00000000
     761  1.7 0x0000007c             s3 <= 00000000
     762  1.7 0x00000080             s4 <= 00000000
     763  1.7 0x00000084             s5 <= 00000000
     764  1.7 0x00000088             fp <= 00000000
     768  1.7 0x0000008c             s2 <= 00000000
     769  1.7 0x00000090             s3 <= 00000000
     770  1.7 0x00000094             s4 <= 00000000
     771  1.7 0x00000098             s5 <= 00000000
     772  1.7 0x0000009c             fp <= 00000000
     775  1.7 0x000000a0             s2 <= 00000000
     776  1.7 0x000000a4             s3 <= 00000000
     777  1.7 0x000000a8             s4 <= 00000000
     778  1.7 0x000000ac             s5 <= 00000000
     779  1.7 0x000000b0             fp <= 00000000
     782  1.7 0x000000b4             fp <= 00000000
     785  1.7 0x000000b8             s3 <= 00000000
     786  1.7 0x000000bc             s6 <= 00000000
     789  1.7 0x000000c0             s6 <= 00000000
     793  1.7 0x000000c4             s3 <= 00000000
     794  1.7 0x000000c8             fp <= 00000000
     797  1.7 0x000000cc             fp <= 00000000
     800  1.7 0x000000d0             fp <= 00000000
     803  1.7 0x000000d4             s3 <= 00000000
     804  1.7 0x000000d8             fp <= 00000000
     807  1.7 0x000000dc             fp <= 00000000
     810  1.7 0x000000e0             fp <= 00000000
     814  1.7 0x000000e4             s3 <= 00000000
     815  1.7 0x000000e8             s4 <= 00000000
     819  1.7 0x000000ec             s1 <= 00000000
     820  1.7 0x000000f0             s2 <= 00000000
     821  1.7 0x000000f4             s3 <= 00000000
     822  1.7 0x000000f8             s4 <= 00000000
     825  1.7 0x000000fc             s1 <= 00000000
     826  1.7 0x00000100             s2 <= 00000000
     827  1.7 0x00000104             s3 <= 00000000
     828  1.7 0x00000108             s5 <= 00000000
     829  1.7 0x0000010c             t0 <= 00000000
     832  1.7 0x00000110             s1 <= 00000000
     833  1.7 0x00000114             s2 <= 00000000
     834  1.7 0x00000118             s3 <= 00000000
     835  1.7 0x0000011c             s5 <= 00000000
     836  1.7 0x00000120             t0 <= 00000000
     838  1.7 0x00000124             s1 <= 00000000
     839  1.7 0x00000128             s2 <= 00000000
     840  1.7 0x0000012c             s3 <= 00000000
     841  1.7 0x00000130             t1 <= 00000006
     844  1.7 0x00000134               
     845  1.7 0x00000048             fp <= 00000000
     846  1.7 0x0000004c             s1 <= 00000000
     847  1.7 0x00000050             s2 <= 00000000
     848  1.7 0x00000054             s3 <= 00000000
     849  1.7 0x00000058             s4 <= 00000000
     850  1.7 0x0000005c             s5 <= 00000000
     851  1.7 0x00000060             fp <= 00000000
     855  1.7 0x00000064             s2 <= 00000000
     856  1.7 0x00000068             s3 <= 00000000
     857  1.7 0x0000006c             s4 <= 00000000
     858  1.7 0x00000070             s5 <= 00000000
     859  1.7 0x00000074             fp <= 00000000
     862  1.7 0x00000078             s2 <= 00000000
     863  1.7 0x0000007c             s3 <= 00000000
     864  1.7 0x00000080             s4 <= 00000000
     865  1.7 0x00000084             s5 <= 00000000
     866  1.7 0x00000088             fp <= 00000000
     870  1.7 0x0000008c             s2 <= 00000000
     871  1.7 0x00000090             s3 <= 00000000
     872  1.7 0x00000094             s4 <= 00000000
     873  1.7 0x00000098             s5 <= 00000000
     874  1.7 0x0000009c             fp <= 00000000
     877  1.7 0x000000a0             s2 <= 00000000
     878  1.7 0x000000a4             s3 <= 00000000
     879  1.7 0x000000a8             s4 <= 00000000
     880  1.7 0x000000ac             s5 <= 00000000
     881  1.7 0x000000b0             fp <= 00000000
     884  1.7 0x000000b4             fp <= 00000000
     887  1.7 0x000000b8             s3 <= 00000000
     888  1.7 0x000000bc             s6 <= 00000000
     891  1.7 0x000000c0             s6 <= 00000000
     895  1.7 0x000000c4             s3 <= 00000000
     896  1.7 0x000000c8             fp <= 00000000
     899  1.7 0x000000cc             fp <= 00000000
     902  1.7 0x000000d0             fp <= 00000000
     905  1.7 0x000000d4             s3 <= 00000000
     906  1.7 0x000000d8             fp <= 00000000
     909  1.7 0x000000dc             fp <= 00000000
     912  1.7 0x000000e0             fp <= 00000000
     916  1.7 0x000000e4             s3 <= 00000000
     917  1.7 0x000000e8             s4 <= 00000000
     921  1.7 0x000000ec             s1 <= 00000000
     922  1.7 0x000000f0             s2 <= 00000000
     923  1.7 0x000000f4             s3 <= 00000000
     924  1.7 0x000000f8             s4 <= 00000000
     927  1.7 0x000000fc             s1 <= 00000000
     928  1.7 0x00000100             s2 <= 00000000
     929  1.7 0x00000104             s3 <= 00000000
     930  1.7 0x00000108             s5 <= 00000000
     931  1.7 0x0000010c             t0 <= 00000000
     934  1.7 0x00000110             s1 <= 00000000
     935  1.7 0x00000114             s2 <= 00000000
     936  1.7 0x00000118             s3 <= 00000000
     937  1.7 0x0000011c             s5 <= 00000000
     938  1.7 0x00000120             t0 <= 00000000
     940  1.7 0x00000124             s1 <= 00000000
     941  1.7 0x00000128             s2 <= 00000000
     942  1.7 0x0000012c             s3 <= 00000000
     943  1.7 0x00000130             t1 <= 00000007
     946  1.7 0x00000134               
     947  1.7 0x00000048             fp <= 00000000
     948  1.7 0x0000004c             s1 <= 00000000
     949  1.7 0x00000050             s2 <= 00000000
     950  1.7 0x00000054             s3 <= 00000000
     951  1.7 0x00000058             s4 <= 00000000
     952  1.7 0x0000005c             s5 <= 00000000
     953  1.7 0x00000060             fp <= 00000000
     957  1.7 0x00000064             s2 <= 00000000
     958  1.7 0x00000068             s3 <= 00000000
     959  1.7 0x0000006c             s4 <= 00000000
     960  1.7 0x00000070             s5 <= 00000000
     961  1.7 0x00000074             fp <= 00000000
     964  1.7 0x00000078             s2 <= 00000000
     965  1.7 0x0000007c             s3 <= 00000000
     966  1.7 0x00000080             s4 <= 00000000
     967  1.7 0x00000084             s5 <= 00000000
     968  1.7 0x00000088             fp <= 00000000
     972  1.7 0x0000008c             s2 <= 00000000
     973  1.7 0x00000090             s3 <= 00000000
     974  1.7 0x00000094             s4 <= 00000000
     975  1.7 0x00000098             s5 <= 00000000
     976  1.7 0x0000009c             fp <= 00000000
     979  1.7 0x000000a0             s2 <= 00000000
     980  1.7 0x000000a4             s3 <= 00000000
     981  1.7 0x000000a8             s4 <= 00000000
     982  1.7 0x000000ac             s5 <= 00000000
     983  1.7 0x000000b0             fp <= 00000000
     986  1.7 0x000000b4             fp <= 00000000
     989  1.7 0x000000b8             s3 <= 00000000
     990  1.7 0x000000bc             s6 <= 00000000
     993  1.7 0x000000c0             s6 <= 00000000
     997  1.7 0x000000c4             s3 <= 00000000
     998  1.7 0x000000c8             fp <= 00000000
    1001  1.7 0x000000cc             fp <= 00000000
    1004  1.7 0x000000d0             fp <= 00000000
    1007  1.7 0x000000d4             s3 <= 00000000
    1008  1.7 0x000000d8             fp <= 00000000
    1011  1.7 0x000000dc             fp <= 00000000
    1014  1.7 0x000000e0             fp <= 00000000
    1018  1.7 0x000000e4             s3 <= 00000000
    1019  1.7 0x000000e8             s4 <= 00000000
    1023  1.7 0x000000ec             s1 <= 00000000
    1024  1.7 0x000000f0             s2 <= 00000000
    1025  1.7 0x000000f4             s3 <= 00000000
    1026  1.7 0x000000f8             s4 <= 00000000
    1029  1.7 0x000000fc             s1 <= 00000000
    1030  1.7 0x00000100             s2 <= 00000000
    1031  1.7 0x00000104             s3 <= 00000000
    1032  1.7 0x00000108             s5 <= 00000000
    1033  1.7 0x0000010c             t0 <= 00000000
    1036  1.7 0x00000110             s1 <= 00000000
    1037  1.7 0x00000114             s2 <= 00000000
    1038  1.7 0x00000118             s3 <= 00000000
    1039  1.7 0x0000011c             s5 <= 00000000
    1040  1.7 0x00000120             t0 <= 00000000
    1042  1.7 0x00000124             s1 <= 00000000
    1043  1.7 0x00000128             s2 <= 00000000
    1044  1.7 0x0000012c             s3 <= 00000000
    1045  1.7 0x00000130             t1 <= 00000008
    1048  1.7 0x00000134               
    1049  1.7 0x00000048             fp <= 00000000
    1050  1.7 0x0000004c             s1 <= 00000000
    1051  1.7 0x00000050             s2 <= 00000000
    1052  1.7 0x00000054             s3 <= 00000000
    1053  1.7 0x00000058             s4 <= 00000000
    1054  1.7 0x0000005c             s5 <= 00000000
    1055  1.7 0x00000060             fp <= 00000000
    1059  1.7 0x00000064             s2 <= 00000000
    1060  1.7 0x00000068             s3 <= 00000000
    1061  1.7 0x0000006c             s4 <= 00000000
    1062  1.7 0x00000070             s5 <= 00000000
    1063  1.7 0x00000074             fp <= 00000000
    1066  1.7 0x00000078             s2 <= 00000000
    1067  1.7 0x0000007c             s3 <= 00000000
    1068  1.7 0x00000080             s4 <= 00000000
    1069  1.7 0x00000084             s5 <= 00000000
    1070  1.7 0x00000088             fp <= 00000000
    1074  1.7 0x0000008c             s2 <= 00000000
    1075  1.7 0x00000090             s3 <= 00000000
    1076  1.7 0x00000094             s4 <= 00000000
    1077  1.7 0x00000098             s5 <= 00000000
    1078  1.7 0x0000009c             fp <= 00000000
    1081  1.7 0x000000a0             s2 <= 00000000
    1082  1.7 0x000000a4             s3 <= 00000000
    1083  1.7 0x000000a8             s4 <= 00000000
    1084  1.7 0x000000ac             s5 <= 00000000
    1085  1.7 0x000000b0             fp <= 00000000
    1088  1.7 0x000000b4             fp <= 00000000
    1091  1.7 0x000000b8             s3 <= 00000000
    1092  1.7 0x000000bc             s6 <= 00000000
    1095  1.7 0x000000c0             s6 <= 00000000
    1099  1.7 0x000000c4             s3 <= 00000000
    1100  1.7 0x000000c8             fp <= 00000000
    1103  1.7 0x000000cc             fp <= 00000000
    1106  1.7 0x000000d0             fp <= 00000000
    1109  1.7 0x000000d4             s3 <= 00000000
    1110  1.7 0x000000d8             fp <= 00000000
    1113  1.7 0x000000dc             fp <= 00000000
    1116  1.7 0x000000e0             fp <= 00000000
    1120  1.7 0x000000e4             s3 <= 00000000
    1121  1.7 0x000000e8             s4 <= 00000000
    1125  1.7 0x000000ec             s1 <= 00000000
    1126  1.7 0x000000f0             s2 <= 00000000
    1127  1.7 0x000000f4             s3 <= 00000000
    1128  1.7 0x000000f8             s4 <= 00000000
    1131  1.7 0x000000fc             s1 <= 00000000
    1132  1.7 0x00000100             s2 <= 00000000
    1133  1.7 0x00000104             s3 <= 00000000
    1134  1.7 0x00000108             s5 <= 00000000
    1135  1.7 0x0000010c             t0 <= 00000000
    1138  1.7 0x00000110             s1 <= 00000000
    1139  1.7 0x00000114             s2 <= 00000000
    1140  1.7 0x00000118             s3 <= 00000000
    1141  1.7 0x0000011c             s5 <= 00000000
    1142  1.7 0x00000120             t0 <= 00000000
    1144  1.7 0x00000124             s1 <= 00000000
    1145  1.7 0x00000128             s2 <= 00000000
    1146  1.7 0x0000012c             s3 <= 00000000
    1147  1.7 0x00000130             t1 <= 00000009
    1150  1.7 0x00000134               
    1151  1.7 0x00000048             fp <= 00000000
    1152  1.7 0x0000004c             s1 <= 00000000
    1153  1.7 0x00000050             s2 <= 00000000
    1154  1.7 0x00000054             s3 <= 00000000
    1155  1.7 0x00000058             s4 <= 00000000
    1156  1.7 0x0000005c             s5 <= 00000000
    1157  1.7 0x00000060             fp <= 00000000
    1161  1.7 0x00000064             s2 <= 00000000
    1162  1.7 0x00000068             s3 <= 00000000
    1163  1.7 0x0000006c             s4 <= 00000000
    1164  1.7 0x00000070             s5 <= 00000000
    1165  1.7 0x00000074             fp <= 00000000
    1168  1.7 0x00000078             s2 <= 00000000
    1169  1.7 0x0000007c             s3 <= 00000000
    1170  1.7 0x00000080             s4 <= 00000000
    1171  1.7 0x00000084             s5 <= 00000000
    1172  1.7 0x00000088             fp <= 00000000
    1176  1.7 0x0000008c             s2 <= 00000000
    1177  1.7 0x00000090             s3 <= 00000000
    1178  1.7 0x00000094             s4 <= 00000000
    1179  1.7 0x00000098             s5 <= 00000000
    1180  1.7 0x0000009c             fp <= 00000000
    1183  1.7 0x000000a0             s2 <= 00000000
    1184  1.7 0x000000a4             s3 <= 00000000
    1185  1.7 0x000000a8             s4 <= 00000000
    1186  1.7 0x000000ac             s5 <= 00000000
    1187  1.7 0x000000b0             fp <= 00000000
    1190  1.7 0x000000b4             fp <= 00000000
    1193  1.7 0x000000b8             s3 <= 00000000
    1194  1.7 0x000000bc             s6 <= 00000000
    1197  1.7 0x000000c0             s6 <= 00000000
    1201  1.7 0x000000c4             s3 <= 00000000
    1202  1.7 0x000000c8             fp <= 00000000
    1205  1.7 0x000000cc             fp <= 00000000
    1208  1.7 0x000000d0             fp <= 00000000
    1211  1.7 0x000000d4             s3 <= 00000000
    1212  1.7 0x000000d8             fp <= 00000000
    1215  1.7 0x000000dc             fp <= 00000000
    1218  1.7 0x000000e0             fp <= 00000000
    1222  1.7 0x000000e4             s3 <= 00000000
    1223  1.7 0x000000e8             s4 <= 00000000
    1227  1.7 0x000000ec             s1 <= 00000000
    1228  1.7 0x000000f0             s2 <= 00000000
    1229  1.7 0x000000f4             s3 <= 00000000
    1230  1.7 0x000000f8             s4 <= 00000000
    1233  1.7 0x000000fc             s1 <= 00000000
    1234  1.7 0x00000100             s2 <= 00000000
    1235  1.7 0x00000104             s3 <= 00000000
    1236  1.7 0x00000108             s5 <= 00000000
    1237  1.7 0x0000010c             t0 <= 00000000
    1240  1.7 0x00000110             s1 <= 00000000
    1241  1.7 0x00000114             s2 <= 00000000
    1242  1.7 0x00000118             s3 <= 00000000
    1243  1.7 0x0000011c             s5 <= 00000000
    1244  1.7 0x00000120             t0 <= 00000000
    1246  1.7 0x00000124             s1 <= 00000000
    1247  1.7 0x00000128             s2 <= 00000000
    1248  1.7 0x0000012c             s3 <= 00000000
    1249  1.7 0x00000130             t1 <= 0000000a
    1252  1.7 0x00000134               
    1257  1.7 0x00000138             sp <= 00002ffc
    1258  1.7 0x0000013c               
    1263  1.7 0x00000010               
$finish called at time : 24558666 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 10253.922 ; gain = 0.000 ; free physical = 3097 ; free virtual = 18812
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 10253.922 ; gain = 0.000 ; free physical = 3097 ; free virtual = 18811
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 10253.922 ; gain = 0.000 ; free physical = 3096 ; free virtual = 18811
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 10289.945 ; gain = 0.000 ; free physical = 3155 ; free virtual = 18874
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     203 12.0 0x00000004             sp <= 00003000
     207  8.0 0x00000008             sp <= 00002ffc
     208  4.5 0x0000000c             ra <= 00000010
     213  4.6 0x00000014             sp <= 00002fd4
     217  4.5 0x00000018             a5 <= 00002fd4
     218  4.0 0x0000001c             a4 <= 0000038f
     222  4.0 0x00000020               mem[00000fd4] <= 0000038f
     223  3.4 0x00000024             a1 <= 0000000a
     224  3.1 0x00000028             t1 <= 00000000
     225  3.0 0x0000002c             fp <= 000004d2
     226  2.8 0x00000030             s1 <= 00000224
     227  2.7 0x00000034             s2 <= 00001000
     231  2.8 0x00000038             s2 <= 00000911
     232  2.6 0x0000003c             s3 <= 000003b4
     233  2.5 0x00000040             s4 <= 00000306
     234  2.5 0x00000044             s5 <= 000001b0
     235  2.4 0x00000048             fp <= 00136864
     236  2.3 0x0000004c             s1 <= 002192f4
     237  2.2 0x00000050             s2 <= 000b3238
     238  2.2 0x00000054             s3 <= 00051a20
     239  2.1 0x00000058             s4 <= 00000000
     240  2.1 0x0000005c             s5 <= 00000000
     241  2.0 0x00000060             fp <= 0034fb58
     245  2.1 0x00000064             s2 <= ffd636e0
     246  2.1 0x00000068             s3 <= 0031e178
     247  2.0 0x0000006c             s4 <= 0034fb58
     248  2.0 0x00000070             s5 <= ffcb04a8
     249  2.0 0x00000074             fp <= 00568e4c
     253  2.0 0x00000078             s2 <= 0080576c
     254  2.0 0x0000007c             s3 <= 00676f34
     255  1.9 0x00000080             s4 <= 008b89a4
     256  1.9 0x00000084             s5 <= 008b89a4
     257  1.9 0x00000088             fp <= 0000038f
     261  1.9 0x0000008c             s2 <= 008053dd
     262  1.9 0x00000090             s3 <= 00676cbb
     263  1.9 0x00000094             s4 <= 008b8d33
     264  1.9 0x00000098             s5 <= 008b8615
     265  1.8 0x0000009c             fp <= 0000038f
     269  1.9 0x000000a0             s2 <= ff7fafb2
     270  1.9 0x000000a4             s3 <= 00676f34
     271  1.8 0x000000a8             s4 <= 008b90c2
     272  1.8 0x000000ac             s5 <= ff747d7a
     273  1.8 0x000000b0             fp <= 00219683
     277  1.8 0x000000b4             fp <= 00a1e6d1
     281  1.9 0x000000b8             s3 <= 00c689e5
     282  1.9 0x000000bc             s6 <= 00c379c5
     286  1.9 0x000000c0             s6 <= 0143ca13
     290  2.0 0x000000c4             s3 <= 018543f6
     291  1.9 0x000000c8             fp <= 00c379c5
     295  2.0 0x000000cc             fp <= 0143ca13
     299  2.0 0x000000d0             fp <= 01cf5ad5
     303  2.0 0x000000d4             s3 <= 004a1923
     304  2.0 0x000000d8             fp <= 01f0edc9
     308  2.1 0x000000dc             fp <= 02713e17
     312  2.1 0x000000e0             fp <= 02fcced9
     316  2.1 0x000000e4             s3 <= 02b6d7fa
     317  2.1 0x000000e8             s4 <= 0000038f
     321  2.1 0x000000ec             s1 <= 00219683
     322  2.1 0x000000f0             s2 <= ff7fac23
     323  2.1 0x000000f4             s3 <= 02b6d475
     324  2.1 0x000000f8             s4 <= 0000038f
     328  2.1 0x000000fc             s1 <= 00219a12
     329  2.1 0x00000100             s2 <= 0080576c
     330  2.1 0x00000104             s3 <= 02b6d7fa
     331  2.0 0x00000108             s5 <= 0000038f
     332  2.0 0x0000010c             t0 <= 00000000
     335  2.0 0x00000110             s1 <= 00219da1
     336  2.0 0x00000114             s2 <= 008053dd
     337  2.0 0x00000118             s3 <= 02b6d475
     338  2.0 0x0000011c             s5 <= 0000038f
     339  2.0 0x00000120             t0 <= 00000000
     342  2.0 0x00000124             s1 <= 0021a130
     343  2.0 0x00000128             s2 <= ff7fafb2
     344  2.0 0x0000012c             s3 <= 02b6d7fa
     345  2.0 0x00000130             t1 <= 00000001
     349  2.0 0x00000134               
     354  2.0 0x00000048             fp <= db61e360
     355  2.0 0x0000004c             s1 <= 0bcc11d4
     356  2.0 0x00000050             s2 <= a8aa92a6
     357  2.0 0x00000054             s3 <= 000ca9e1
     358  2.0 0x00000058             s4 <= 803c199d
     359  2.0 0x0000005c             s5 <= 67cda020
     360  1.9 0x00000060             fp <= e72df534
     364  2.0 0x00000064             s2 <= c17c9d72
     365  2.0 0x00000068             s3 <= e7215cd5
     366  1.9 0x0000006c             s4 <= 676a0ed1
     367  1.9 0x00000070             s5 <= 809faaec
     368  1.9 0x00000074             fp <= f2fa0708
     372  1.9 0x00000078             s2 <= 317d6996
     373  1.9 0x0000007c             s3 <= 15db5bdd
     374  1.9 0x00000080             s4 <= 5a6415d9
     375  1.9 0x00000084             s5 <= 725a5c1c
     376  1.9 0x00000088             fp <= 0000038f
     380  1.9 0x0000008c             s2 <= 317d6607
     381  1.9 0x00000090             s3 <= 15db5852
     382  1.9 0x00000094             s4 <= 5a641968
     383  1.9 0x00000098             s5 <= 725a588d
     384  1.9 0x0000009c             fp <= 0000038f
     388  1.9 0x000000a0             s2 <= ce829d88
     389  1.9 0x000000a4             s3 <= 15db5bdd
     390  1.9 0x000000a8             s4 <= 5a641cf7
     391  1.9 0x000000ac             s5 <= 8da5ab02
     392  1.9 0x000000b0             fp <= 0bcc1563
     396  1.9 0x000000b4             fp <= 3d4977db
     400  1.9 0x000000b8             s3 <= 28922c06
     401  1.9 0x000000bc             s6 <= 491589af
     405  1.9 0x000000c0             s6 <= 7a92ec27
     409  1.9 0x000000c4             s3 <= 5200c021
     410  1.9 0x000000c8             fp <= 491589af
     414  1.9 0x000000cc             fp <= 7a92ec27
     418  2.0 0x000000d0             fp <= d4f7091e
     422  2.0 0x000000d4             s3 <= 86f7c93f
     423  2.0 0x000000d8             fp <= e0c31af2
     427  2.0 0x000000dc             fp <= 12407d6a
     431  2.0 0x000000e0             fp <= 6ca49a61
     435  2.0 0x000000e4             s3 <= ea53535e
     436  2.0 0x000000e8             s4 <= 0000038f
     440  2.0 0x000000ec             s1 <= 0bcc1563
     441  2.0 0x000000f0             s2 <= ce8299f9
     442  2.0 0x000000f4             s3 <= ea5350d1
     443  2.0 0x000000f8             s4 <= 0000038f
     447  2.0 0x000000fc             s1 <= 0bcc18f2
     448  2.0 0x00000100             s2 <= 317d6996
     449  2.0 0x00000104             s3 <= ea53535e
     450  2.0 0x00000108             s5 <= 0000038f
     451  2.0 0x0000010c             t0 <= 00000000
     454  2.0 0x00000110             s1 <= 0bcc1c81
     455  2.0 0x00000114             s2 <= 317d6607
     456  2.0 0x00000118             s3 <= ea5350d1
     457  2.0 0x0000011c             s5 <= 0000038f
     458  2.0 0x00000120             t0 <= 00000000
     461  2.0 0x00000124             s1 <= 0bcc2010
     462  2.0 0x00000128             s2 <= ce829d88
     463  1.9 0x0000012c             s3 <= ea53535e
     464  1.9 0x00000130             t1 <= 00000002
     468  2.0 0x00000134               
     469  1.9 0x00000048             fp <= 9c3ad880
     470  1.9 0x0000004c             s1 <= 9020eff0
     471  1.9 0x00000050             s2 <= de85ab82
     472  1.9 0x00000054             s3 <= 000ca9e1
     473  1.9 0x00000058             s4 <= 30d65ec9
     474  1.9 0x0000005c             s5 <= 858cfb80
     475  1.9 0x00000060             fp <= 2c5bc870
     479  1.9 0x00000064             s2 <= b229e312
     480  1.9 0x00000068             s3 <= 2c576191
     481  1.9 0x0000006c             s4 <= 5d322739
     482  1.9 0x00000070             s5 <= 59313310
     483  1.9 0x00000074             fp <= bc7cb860
     487  1.9 0x00000078             s2 <= 0a52d54e
     488  1.9 0x0000007c             s3 <= 902bd9f1
     489  1.9 0x00000080             s4 <= 19aedf99
     490  1.9 0x00000084             s5 <= 634b8550
     491  1.9 0x00000088             fp <= 0000038f
     495  1.9 0x0000008c             s2 <= 0a52d1bf
     496  1.9 0x00000090             s3 <= 902bda7e
     497  1.9 0x00000094             s4 <= 19aee328
     498  1.9 0x00000098             s5 <= 634b81c1
     499  1.9 0x0000009c             fp <= 0000038f
     503  1.9 0x000000a0             s2 <= f5ad31d0
     504  1.9 0x000000a4             s3 <= 902bd9f1
     505  1.9 0x000000a8             s4 <= 19aee6b7
     506  1.9 0x000000ac             s5 <= 9cb481ce
     507  1.9 0x000000b0             fp <= 9020f37f
     511  1.9 0x000000b4             fp <= 9a73c1af
     515  1.9 0x000000b8             s3 <= 0a58185e
     516  1.9 0x000000bc             s6 <= 2a94b19f
     520  1.9 0x000000c0             s6 <= 34e77fcf
     524  1.9 0x000000c4             s3 <= 3ebf6791
     525  1.9 0x000000c8             fp <= 2a94b19f
     529  1.9 0x000000cc             fp <= 34e77fcf
     533  1.9 0x000000d0             fp <= 4e966686
     537  1.9 0x000000d4             s3 <= 70290117
     538  1.9 0x000000d8             fp <= deb75676
     542  1.9 0x000000dc             fp <= e90a24a6
     546  2.0 0x000000e0             fp <= 02b90b5d
     550  2.0 0x000000e4             s3 <= 72900a4a
     551  2.0 0x000000e8             s4 <= 0000038f
     555  2.0 0x000000ec             s1 <= 9020f37f
     556  2.0 0x000000f0             s2 <= f5ad2e41
     557  2.0 0x000000f4             s3 <= 729009c5
     558  2.0 0x000000f8             s4 <= 0000038f
     562  2.0 0x000000fc             s1 <= 9020f70e
     563  2.0 0x00000100             s2 <= 0a52d54e
     564  2.0 0x00000104             s3 <= 72900a4a
     565  1.9 0x00000108             s5 <= 0000038f
     566  1.9 0x0000010c             t0 <= 00000000
     569  1.9 0x00000110             s1 <= 9020fa9d
     570  1.9 0x00000114             s2 <= 0a52d1bf
     571  1.9 0x00000118             s3 <= 729009c5
     572  1.9 0x0000011c             s5 <= 0000038f
     573  1.9 0x00000120             t0 <= 00000000
     576  1.9 0x00000124             s1 <= 9020fe2c
     577  1.9 0x00000128             s2 <= f5ad31d0
     578  1.9 0x0000012c             s3 <= 72900a4a
     579  1.9 0x00000130             t1 <= 00000003
     583  1.9 0x00000134               
     584  1.9 0x00000048             fp <= 4b30efc0
     585  1.9 0x0000004c             s1 <= 6d028620
     586  1.9 0x00000050             s2 <= ae949d56
     587  1.9 0x00000054             s3 <= 000ca9e1
     588  1.9 0x00000058             s4 <= 43cfd1a1
     589  1.9 0x0000005c             s5 <= 69c21c40
     590  1.9 0x00000060             fp <= b83375e0
     594  1.9 0x00000064             s2 <= f6612776
     595  1.9 0x00000068             s3 <= b83fdc01
     596  1.9 0x0000006c             s4 <= fc034781
     597  1.9 0x00000070             s5 <= b18ea660
     598  1.9 0x00000074             fp <= 2535fc00
     602  1.9 0x00000078             s2 <= 2ed4d48a
     603  1.9 0x0000007c             s3 <= 9d0a2001
     604  1.9 0x00000080             s4 <= 21394381
     605  1.9 0x00000084             s5 <= 73a755a0
     606  1.9 0x00000088             fp <= 0000038f
     610  1.9 0x0000008c             s2 <= 2ed4d0fb
     611  1.9 0x00000090             s3 <= 9d0a238e
     612  1.9 0x00000094             s4 <= 21394710
     613  1.9 0x00000098             s5 <= 73a75211
     614  1.9 0x0000009c             fp <= 0000038f
     618  1.9 0x000000a0             s2 <= d12b3294
     619  1.9 0x000000a4             s3 <= 9d0a2001
     620  1.9 0x000000a8             s4 <= 21394a9f
     621  1.9 0x000000ac             s5 <= 8c58b17e
     622  1.9 0x000000b0             fp <= 6d0289af
     626  1.9 0x000000b4             fp <= 9bd7571b
     630  1.9 0x000000b8             s3 <= 06dd771a
     631  1.9 0x000000bc             s6 <= 08d9dd3b
     635  1.9 0x000000c0             s6 <= 37aeaaa7
     639  1.9 0x000000c4             s3 <= 3173ddbd
     640  1.9 0x000000c8             fp <= 08d9dd3b
     644  1.9 0x000000cc             fp <= 37aeaaa7
     648  1.9 0x000000d0             fp <= 58e7f546
     652  1.9 0x000000d4             s3 <= 699428fb
     653  1.9 0x000000d8             fp <= c5ea7b66
     657  1.9 0x000000dc             fp <= f4bf48d2
     661  1.9 0x000000e0             fp <= 15f89371
     665  1.9 0x000000e4             s3 <= 7c6cbb8a
     666  1.9 0x000000e8             s4 <= 0000038f
     670  1.9 0x000000ec             s1 <= 6d0289af
     671  1.9 0x000000f0             s2 <= d12b2f05
     672  1.9 0x000000f4             s3 <= 7c6cb805
     673  1.9 0x000000f8             s4 <= 0000038f
     677  1.9 0x000000fc             s1 <= 6d028d3e
     678  1.9 0x00000100             s2 <= 2ed4d48a
     679  1.9 0x00000104             s3 <= 7c6cbb8a
     680  1.9 0x00000108             s5 <= 0000038f
     681  1.9 0x0000010c             t0 <= 00000000
     684  1.9 0x00000110             s1 <= 6d0290cd
     685  1.9 0x00000114             s2 <= 2ed4d0fb
     686  1.9 0x00000118             s3 <= 7c6cb805
     687  1.9 0x0000011c             s5 <= 0000038f
     688  1.9 0x00000120             t0 <= 00000000
     691  1.9 0x00000124             s1 <= 6d02945c
     692  1.9 0x00000128             s2 <= d12b3294
     693  1.9 0x0000012c             s3 <= 7c6cbb8a
     694  1.9 0x00000130             t1 <= 00000004
     698  1.9 0x00000134               
     699  1.9 0x00000048             fp <= 8debbd30
     700  1.9 0x0000004c             s1 <= 55ab5fc8
     701  1.9 0x00000050             s2 <= c6ef6016
     702  1.9 0x00000054             s3 <= 000ca9e1
     703  1.9 0x00000058             s4 <= 26914849
     704  1.9 0x0000005c             s5 <= 070a4a50
     705  1.9 0x00000060             fp <= e3971cf8
     709  1.9 0x00000064             s2 <= e358431e
     710  1.9 0x00000068             s3 <= e39bb519
     711  1.9 0x0000006c             s4 <= 0a286541
     712  1.9 0x00000070             s5 <= 23732d58
     713  1.9 0x00000074             fp <= 39427cc0
     717  1.9 0x00000078             s2 <= 55ea39a2
     718  1.9 0x0000007c             s3 <= dad9c9d9
     719  1.9 0x00000080             s4 <= 436ae201
     720  1.9 0x00000084             s5 <= 15cf4f68
     721  1.9 0x00000088             fp <= 0000038f
     725  1.9 0x0000008c             s2 <= 55ea3613
     726  1.9 0x00000090             s3 <= dad9ca56
     727  1.9 0x00000094             s4 <= 436ae590
     728  1.9 0x00000098             s5 <= 15cf4bd9
     729  1.9 0x0000009c             fp <= 0000038f
     733  1.9 0x000000a0             s2 <= aa15cd7c
     734  1.9 0x000000a4             s3 <= dad9c9d9
     735  1.9 0x000000a8             s4 <= 436ae91f
     736  1.9 0x000000ac             s5 <= ea30b7b6
     737  1.9 0x000000b0             fp <= 55ab6357
     741  1.9 0x000000b4             fp <= ab9595db
     745  1.9 0x000000b8             s3 <= 714c5c02
     746  1.9 0x000000bc             s6 <= 0140f5a3
     750  1.9 0x000000c0             s6 <= 572b2827
     754  1.9 0x000000c4             s3 <= 26677425
     755  1.9 0x000000c8             fp <= 0140f5a3
     759  1.9 0x000000cc             fp <= 572b2827
     763  1.9 0x000000d0             fp <= 9a961146
     767  1.9 0x000000d4             s3 <= bcf16563
     768  1.9 0x000000d8             fp <= f041710e
     772  1.9 0x000000dc             fp <= 462ba392
     776  1.9 0x000000e0             fp <= 89968cb1
     780  1.9 0x000000e4             s3 <= 3567e9d2
     781  1.9 0x000000e8             s4 <= 0000038f
     785  1.9 0x000000ec             s1 <= 55ab6357
     786  1.9 0x000000f0             s2 <= aa15c9ed
     787  1.9 0x000000f4             s3 <= 3567ea5d
     788  1.9 0x000000f8             s4 <= 0000038f
     792  1.9 0x000000fc             s1 <= 55ab66e6
     793  1.9 0x00000100             s2 <= 55ea39a2
     794  1.9 0x00000104             s3 <= 3567e9d2
     795  1.9 0x00000108             s5 <= 0000038f
     796  1.9 0x0000010c             t0 <= 00000000
     799  1.9 0x00000110             s1 <= 55ab6a75
     800  1.9 0x00000114             s2 <= 55ea3613
     801  1.9 0x00000118             s3 <= 3567ea5d
     802  1.9 0x0000011c             s5 <= 0000038f
     803  1.9 0x00000120             t0 <= 00000000
     806  1.9 0x00000124             s1 <= 55ab6e04
     807  1.9 0x00000128             s2 <= aa15cd7c
     808  1.9 0x0000012c             s3 <= 3567e9d2
     809  1.9 0x00000130             t1 <= 00000005
     813  1.9 0x00000134               
     814  1.9 0x00000048             fp <= 74767df0
     815  1.9 0x0000004c             s1 <= b6cc6bb8
     816  1.9 0x00000050             s2 <= 0cc9124e
     817  1.9 0x00000054             s3 <= 000ca9e1
     818  1.9 0x00000058             s4 <= 3293e2c9
     819  1.9 0x0000005c             s5 <= f90aaf90
     820  1.9 0x00000060             fp <= 2b42e9a8
     824  1.9 0x00000064             s2 <= e18628a6
     825  1.9 0x00000068             s3 <= 2b4e4049
     826  1.9 0x0000006c             s4 <= 5dd6cc71
     827  1.9 0x00000070             s5 <= cdc7c5e8
     828  1.9 0x00000074             fp <= e20f5560
     832  1.9 0x00000078             s2 <= 00892cba
     833  1.9 0x0000007c             s3 <= c9411529
     834  1.9 0x00000080             s4 <= 3fe621d1
     835  1.9 0x00000084             s5 <= 14478f78
     836  1.9 0x00000088             fp <= 0000038f
     840  1.9 0x0000008c             s2 <= 0089292b
     841  1.9 0x00000090             s3 <= c94116a6
     842  1.9 0x00000094             s4 <= 3fe62560
     843  1.9 0x00000098             s5 <= 14478be9
     844  1.9 0x0000009c             fp <= 0000038f
     848  1.9 0x000000a0             s2 <= ff76da64
     849  1.9 0x000000a4             s3 <= c9411529
     850  1.9 0x000000a8             s4 <= 3fe628ef
     851  1.9 0x000000ac             s5 <= ebb877a6
     852  1.9 0x000000b0             fp <= b6cc6f47
     856  1.9 0x000000b4             fp <= b75594e3
     860  1.9 0x000000b8             s3 <= 7e1481ca
     861  1.9 0x000000bc             s6 <= 6e22009b
     865  1.9 0x000000c0             s6 <= 6eab2637
     869  1.9 0x000000c4             s3 <= 10bfa7fd
     870  1.9 0x000000c8             fp <= 6e22009b
     874  1.9 0x000000cc             fp <= 6eab2637
     878  1.9 0x000000d0             fp <= ae914f26
     882  1.9 0x000000d4             s3 <= be2ee8db
     883  1.9 0x000000d8             fp <= 655dbade
     887  1.9 0x000000dc             fp <= 65e6e07a
     891  1.9 0x000000e0             fp <= a5cd0969
     895  1.9 0x000000e4             s3 <= 1be3e1b2
     896  1.9 0x000000e8             s4 <= 0000038f
     900  1.9 0x000000ec             s1 <= b6cc6f47
     901  1.9 0x000000f0             s2 <= ff76d6d5
     902  1.9 0x000000f4             s3 <= 1be3e23d
     903  1.9 0x000000f8             s4 <= 0000038f
     907  1.9 0x000000fc             s1 <= b6cc72d6
     908  1.9 0x00000100             s2 <= 00892cba
     909  1.9 0x00000104             s3 <= 1be3e1b2
     910  1.9 0x00000108             s5 <= 0000038f
     911  1.9 0x0000010c             t0 <= 00000000
     914  1.9 0x00000110             s1 <= b6cc7665
     915  1.9 0x00000114             s2 <= 0089292b
     916  1.9 0x00000118             s3 <= 1be3e23d
     917  1.9 0x0000011c             s5 <= 0000038f
     918  1.9 0x00000120             t0 <= 00000000
     921  1.9 0x00000124             s1 <= b6cc79f4
     922  1.9 0x00000128             s2 <= ff76da64
     923  1.9 0x0000012c             s3 <= 1be3e1b2
     924  1.9 0x00000130             t1 <= 00000006
     928  1.9 0x00000134               
     929  1.9 0x00000048             fp <= ca316b50
     930  1.9 0x0000004c             s1 <= 4941bd88
     931  1.9 0x00000050             s2 <= 3ff0286e
     932  1.9 0x00000054             s3 <= 000ca9e1
     933  1.9 0x00000058             s4 <= d30cfdb9
     934  1.9 0x0000005c             s5 <= d4fbee30
     935  1.9 0x00000060             fp <= 137328d8
     939  1.9 0x00000064             s2 <= 2c7cff96
     940  1.9 0x00000068             s3 <= 137f8139
     941  1.9 0x0000006c             s4 <= e6802691
     942  1.9 0x00000070             s5 <= c188c558
     943  1.9 0x00000074             fp <= 5cb4e660
     947  1.9 0x00000078             s2 <= 3037e6ca
     948  1.9 0x0000007c             s3 <= 4fcb6759
     949  1.9 0x00000080             s4 <= 43350cf1
     950  1.9 0x00000084             s5 <= 9b2c2108
     951  1.9 0x00000088             fp <= 0000038f
     955  1.9 0x0000008c             s2 <= 3037e33b
     956  1.9 0x00000090             s3 <= 4fcb64d6
     957  1.9 0x00000094             s4 <= 43351080
     958  1.9 0x00000098             s5 <= 9b2c1d79
     959  1.9 0x0000009c             fp <= 0000038f
     963  1.9 0x000000a0             s2 <= cfc82054
     964  1.9 0x000000a4             s3 <= 4fcb6759
     965  1.9 0x000000a8             s4 <= 4335140f
     966  1.9 0x000000ac             s5 <= 64d3e616
     967  1.9 0x000000b0             fp <= 4941c117
     971  1.9 0x000000b4             fp <= 7979a0c3
     975  1.9 0x000000b8             s3 <= 36b2c79a
     976  1.9 0x000000bc             s6 <= c2bb5e4b
     980  1.9 0x000000c0             s6 <= f2f33df7
     984  1.9 0x000000c4             s3 <= c441fa6d
     985  1.9 0x000000c8             fp <= c2bb5e4b
     989  1.9 0x000000cc             fp <= f2f33df7
     993  1.9 0x000000d0             fp <= 36285206
     997  1.9 0x000000d4             s3 <= f269a86b
     998  1.9 0x000000d8             fp <= 7f6a0f8e
    1002  1.9 0x000000dc             fp <= afa1ef3a
    1006  1.9 0x000000e0             fp <= f2d70349
    1010  1.9 0x000000e4             s3 <= 00beab22
    1011  1.9 0x000000e8             s4 <= 0000038f
    1015  1.9 0x000000ec             s1 <= 4941c117
    1016  1.9 0x000000f0             s2 <= cfc81cc5
    1017  1.9 0x000000f4             s3 <= 00bea8ad
    1018  1.9 0x000000f8             s4 <= 0000038f
    1022  1.9 0x000000fc             s1 <= 4941c4a6
    1023  1.9 0x00000100             s2 <= 3037e6ca
    1024  1.9 0x00000104             s3 <= 00beab22
    1025  1.9 0x00000108             s5 <= 0000038f
    1026  1.9 0x0000010c             t0 <= 00000000
    1029  1.9 0x00000110             s1 <= 4941c835
    1030  1.9 0x00000114             s2 <= 3037e33b
    1031  1.9 0x00000118             s3 <= 00bea8ad
    1032  1.9 0x0000011c             s5 <= 0000038f
    1033  1.9 0x00000120             t0 <= 00000000
    1036  1.9 0x00000124             s1 <= 4941cbc4
    1037  1.9 0x00000128             s2 <= cfc82054
    1038  1.9 0x0000012c             s3 <= 00beab22
    1039  1.9 0x00000130             t1 <= 00000007
    1043  1.9 0x00000134               
    1044  1.9 0x00000048             fp <= f02f5c50
    1045  1.9 0x0000004c             s1 <= 44846728
    1046  1.9 0x00000050             s2 <= a682fdfe
    1047  1.9 0x00000054             s3 <= 000ca9e1
    1048  1.9 0x00000058             s4 <= 8f9981f9
    1049  1.9 0x0000005c             s5 <= 46a12130
    1050  1.9 0x00000060             fp <= 34b3c378
    1054  1.9 0x00000064             s2 <= 71cf3a86
    1055  1.9 0x00000068             s3 <= 34bf6a99
    1056  1.9 0x0000006c             s4 <= c44d4571
    1057  1.9 0x00000070             s5 <= 11ed5db8
    1058  1.9 0x00000074             fp <= 79382aa0
    1062  1.9 0x00000078             s2 <= 0768f01a
    1063  1.9 0x0000007c             s3 <= 4d874039
    1064  1.9 0x00000080             s4 <= 3d857011
    1065  1.9 0x00000084             s5 <= 674acce8
    1066  1.9 0x00000088             fp <= 0000038f
    1070  1.9 0x0000008c             s2 <= 0768ec8b
    1071  1.9 0x00000090             s3 <= 4d8743b6
    1072  1.9 0x00000094             s4 <= 3d8573a0
    1073  1.9 0x00000098             s5 <= 674ac959
    1074  1.9 0x0000009c             fp <= 0000038f
    1078  1.9 0x000000a0             s2 <= f8971704
    1079  1.9 0x000000a4             s3 <= 4d874039
    1080  1.9 0x000000a8             s4 <= 3d85772f
    1081  1.9 0x000000ac             s5 <= 98b53a36
    1082  1.9 0x000000b0             fp <= 44846ab7
    1086  1.9 0x000000b4             fp <= 4bed53b3
    1090  1.9 0x000000b8             s3 <= 066a138a
    1091  1.9 0x000000bc             s6 <= 9071badb
    1095  1.9 0x000000c0             s6 <= 97daa3d7
    1099  1.9 0x000000c4             s3 <= 91b0b05d
    1100  1.9 0x000000c8             fp <= 9071badb
    1104  1.9 0x000000cc             fp <= 97daa3d7
    1108  1.9 0x000000d0             fp <= d5601b06
    1112  1.9 0x000000d4             s3 <= 44d0ab5b
    1113  1.9 0x000000d8             fp <= 19e4822e
    1117  1.9 0x000000dc             fp <= 214d6b2a
    1121  1.9 0x000000e0             fp <= 5ed2e259
    1125  1.9 0x000000e4             s3 <= 1a024902
    1126  1.9 0x000000e8             s4 <= 0000038f
    1130  1.9 0x000000ec             s1 <= 44846ab7
    1131  1.9 0x000000f0             s2 <= f8971375
    1132  1.9 0x000000f4             s3 <= 1a024a8d
    1133  1.9 0x000000f8             s4 <= 0000038f
    1137  1.9 0x000000fc             s1 <= 44846e46
    1138  1.9 0x00000100             s2 <= 0768f01a
    1139  1.9 0x00000104             s3 <= 1a024902
    1140  1.9 0x00000108             s5 <= 0000038f
    1141  1.9 0x0000010c             t0 <= 00000000
    1144  1.9 0x00000110             s1 <= 448471d5
    1145  1.9 0x00000114             s2 <= 0768ec8b
    1146  1.9 0x00000118             s3 <= 1a024a8d
    1147  1.9 0x0000011c             s5 <= 0000038f
    1148  1.9 0x00000120             t0 <= 00000000
    1151  1.9 0x00000124             s1 <= 44847564
    1152  1.9 0x00000128             s2 <= f8971704
    1153  1.9 0x0000012c             s3 <= 1a024902
    1154  1.9 0x00000130             t1 <= 00000008
    1158  1.9 0x00000134               
    1159  1.9 0x00000048             fp <= 1699d190
    1160  1.9 0x0000004c             s1 <= 9cc65208
    1161  1.9 0x00000050             s2 <= 8e21ce1e
    1162  1.9 0x00000054             s3 <= 000ca9e1
    1163  1.9 0x00000058             s4 <= 630d0a19
    1164  1.9 0x0000005c             s5 <= 503daff0
    1165  1.9 0x00000060             fp <= b3602398
    1169  1.9 0x00000064             s2 <= dac1aa86
    1170  1.9 0x00000068             s3 <= b36c8a79
    1171  1.9 0x0000006c             s4 <= 166d2db1
    1172  1.9 0x00000070             s5 <= 9cdd8c58
    1173  1.9 0x00000074             fp <= 502675a0
    1177  1.9 0x00000078             s2 <= 7564cb1a
    1178  1.9 0x0000007c             s3 <= e34affd9
    1179  1.9 0x00000080             s4 <= 6693a351
    1180  1.9 0x00000084             s5 <= b348e948
    1181  1.9 0x00000088             fp <= 0000038f
    1185  1.9 0x0000008c             s2 <= 7564c78b
    1186  1.9 0x00000090             s3 <= e34afc56
    1187  1.9 0x00000094             s4 <= 6693a6e0
    1188  1.9 0x00000098             s5 <= b348e5b9
    1189  1.9 0x0000009c             fp <= 0000038f
    1193  1.9 0x000000a0             s2 <= 8a9b3c04
    1194  1.9 0x000000a4             s3 <= e34affd9
    1195  1.9 0x000000a8             s4 <= 6693aa6f
    1196  1.9 0x000000ac             s5 <= 4cb71dd6
    1197  1.9 0x000000b0             fp <= 9cc65597
    1201  1.9 0x000000b4             fp <= 122b1993
    1205  1.9 0x000000b8             s3 <= f161e64a
    1206  1.9 0x000000bc             s6 <= aef16b9b
    1210  1.9 0x000000c0             s6 <= 24562f97
    1214  1.9 0x000000c4             s3 <= d537c9dd
    1215  1.9 0x000000c8             fp <= aef16b9b
    1219  1.9 0x000000cc             fp <= 24562f97
    1223  1.9 0x000000d0             fp <= 8ae9da06
    1227  1.9 0x000000d4             s3 <= 5fde13db
    1228  1.9 0x000000d8             fp <= 27b02c0e
    1232  1.9 0x000000dc             fp <= 9d14f00a
    1236  1.9 0x000000e0             fp <= 03a89a79
    1240  1.9 0x000000e4             s3 <= 5c7689a2
    1241  1.9 0x000000e8             s4 <= 0000038f
    1245  1.9 0x000000ec             s1 <= 9cc65597
    1246  1.9 0x000000f0             s2 <= 8a9b3875
    1247  1.9 0x000000f4             s3 <= 5c768a2d
    1248  1.9 0x000000f8             s4 <= 0000038f
    1252  1.9 0x000000fc             s1 <= 9cc65926
    1253  1.9 0x00000100             s2 <= 7564cb1a
    1254  1.9 0x00000104             s3 <= 5c7689a2
    1255  1.9 0x00000108             s5 <= 0000038f
    1256  1.9 0x0000010c             t0 <= 00000000
    1259  1.9 0x00000110             s1 <= 9cc65cb5
    1260  1.9 0x00000114             s2 <= 7564c78b
    1261  1.9 0x00000118             s3 <= 5c768a2d
    1262  1.9 0x0000011c             s5 <= 0000038f
    1263  1.9 0x00000120             t0 <= 00000000
    1266  1.9 0x00000124             s1 <= 9cc66044
    1267  1.9 0x00000128             s2 <= 8a9b3c04
    1268  1.9 0x0000012c             s3 <= 5c7689a2
    1269  1.9 0x00000130             t1 <= 00000009
    1273  1.9 0x00000134               
    1274  1.9 0x00000048             fp <= e2d57110
    1275  1.9 0x0000004c             s1 <= e3321e88
    1276  1.9 0x00000050             s2 <= 09d3c77e
    1277  1.9 0x00000054             s3 <= 000ca9e1
    1278  1.9 0x00000058             s4 <= 4eb35a59
    1279  1.9 0x0000005c             s5 <= 3707a070
    1280  1.9 0x00000060             fp <= c6078f98
    1284  1.9 0x00000064             s2 <= 43cc37e6
    1285  1.9 0x00000068             s3 <= c60b2679
    1286  1.9 0x0000006c             s4 <= 14bae9f1
    1287  1.9 0x00000070             s5 <= 710010d8
    1288  1.9 0x00000074             fp <= a939ae20
    1292  1.9 0x00000078             s2 <= 656d763a
    1293  1.9 0x0000007c             s3 <= 6f328859
    1294  1.9 0x00000080             s4 <= bdf49811
    1295  1.9 0x00000084             s5 <= 38399d48
    1296  1.9 0x00000088             fp <= 0000038f
    1300  1.9 0x0000008c             s2 <= 656d72ab
    1301  1.9 0x00000090             s3 <= 6f328bd6
    1302  1.9 0x00000094             s4 <= bdf49ba0
    1303  1.9 0x00000098             s5 <= 383999b9
    1304  1.9 0x0000009c             fp <= 0000038f
    1308  1.9 0x000000a0             s2 <= 9a9290e4
    1309  1.9 0x000000a4             s3 <= 6f328859
    1310  1.9 0x000000a8             s4 <= bdf49f2f
    1311  1.9 0x000000ac             s5 <= c7c669d6
    1312  1.9 0x000000b0             fp <= e3322217
    1316  1.9 0x000000b4             fp <= 489f9133
    1320  1.9 0x000000b8             s3 <= 27ad196a
    1321  1.9 0x000000bc             s6 <= 2bd1afbb
    1325  1.9 0x000000c0             s6 <= 913f1ed7
    1329  1.9 0x000000c4             s3 <= b69207bd
    1330  1.9 0x000000c8             fp <= 2bd1afbb
    1334  1.9 0x000000cc             fp <= 913f1ed7
    1338  1.9 0x000000d0             fp <= 4f33be06
    1342  1.9 0x000000d4             s3 <= f9a1b9bb
    1343  1.9 0x000000d8             fp <= 3265dc8e
    1347  1.9 0x000000dc             fp <= 97d34baa
    1351  1.9 0x000000e0             fp <= 55c7ead9
    1355  1.9 0x000000e4             s3 <= ac665362
    1356  1.9 0x000000e8             s4 <= 0000038f
    1360  1.9 0x000000ec             s1 <= e3322217
    1361  1.9 0x000000f0             s2 <= 9a928d55
    1362  1.9 0x000000f4             s3 <= ac6650ed
    1363  1.9 0x000000f8             s4 <= 0000038f
    1367  1.9 0x000000fc             s1 <= e33225a6
    1368  1.9 0x00000100             s2 <= 656d763a
    1369  1.9 0x00000104             s3 <= ac665362
    1370  1.9 0x00000108             s5 <= 0000038f
    1371  1.9 0x0000010c             t0 <= 00000000
    1374  1.9 0x00000110             s1 <= e3322935
    1375  1.9 0x00000114             s2 <= 656d72ab
    1376  1.9 0x00000118             s3 <= ac6650ed
    1377  1.9 0x0000011c             s5 <= 0000038f
    1378  1.9 0x00000120             t0 <= 00000000
    1381  1.9 0x00000124             s1 <= e3322cc4
    1382  1.9 0x00000128             s2 <= 9a9290e4
    1383  1.9 0x0000012c             s3 <= ac665362
    1384  1.9 0x00000130             t1 <= 0000000a
    1388  1.9 0x00000134               
    1393  1.9 0x00000138             sp <= 00002ffc
    1394  1.9 0x0000013c               
    1399  1.9 0x00000010               
$finish called at time : 26825333 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 10289.945 ; gain = 0.000 ; free physical = 3030 ; free virtual = 18754
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:28 . Memory (MB): peak = 10289.945 ; gain = 0.000 ; free physical = 3030 ; free virtual = 18754
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:31 ; elapsed = 00:00:46 . Memory (MB): peak = 10289.945 ; gain = 0.000 ; free physical = 3030 ; free virtual = 18754
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 10317.953 ; gain = 0.000 ; free physical = 3102 ; free virtual = 18831
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     203 12.0 0x00000004             sp <= 00003000
     207  8.0 0x00000008             sp <= 00002ffc
     208  4.5 0x0000000c             ra <= 00000010
     213  4.6 0x00000014             sp <= 00002fd4
     217  4.5 0x00000018             a5 <= 00002fd4
     218  4.0 0x0000001c             a4 <= 0000038f
     222  4.0 0x00000020               mem[00000fd4] <= 0000038f
     223  3.4 0x00000024             a1 <= 0000000a
     224  3.1 0x00000028             t1 <= 00000000
     225  3.0 0x0000002c             fp <= 000004d2
     226  2.8 0x00000030             s1 <= 00000224
     227  2.7 0x00000034             s2 <= 00001000
     231  2.8 0x00000038             s2 <= 00000911
     232  2.6 0x0000003c             s3 <= 000003b4
     233  2.5 0x00000040             s4 <= 00000306
     234  2.5 0x00000044             s5 <= 000001b0
     235  2.4 0x00000048             fp <= 00136864
     236  2.3 0x0000004c             s1 <= 002192f4
     237  2.2 0x00000050             s2 <= 000b3238
     238  2.2 0x00000054             s3 <= 00051a20
     239  2.1 0x00000058             s4 <= 00000000
     240  2.1 0x0000005c             s5 <= 00000000
     241  2.0 0x00000060             fp <= 0034fb58
     245  2.1 0x00000064             s2 <= ffd636e0
     246  2.1 0x00000068             s3 <= 0031e178
     247  2.0 0x0000006c             s4 <= 0034fb58
     248  2.0 0x00000070             s5 <= ffcb04a8
     249  2.0 0x00000074             fp <= 00568e4c
     253  2.0 0x00000078             s2 <= 0080576c
     254  2.0 0x0000007c             s3 <= 00676f34
     255  1.9 0x00000080             s4 <= 008b89a4
     256  1.9 0x00000084             s5 <= 008b89a4
     257  1.9 0x00000088             fp <= 0000038f
     261  1.9 0x0000008c             s2 <= 008053dd
     262  1.9 0x00000090             s3 <= 00676cbb
     263  1.9 0x00000094             s4 <= 008b8d33
     264  1.9 0x00000098             s5 <= 008b8615
     265  1.8 0x0000009c             fp <= 0000038f
     269  1.9 0x000000a0             s2 <= ff7fafb2
     270  1.9 0x000000a4             s3 <= 00676f34
     271  1.8 0x000000a8             s4 <= 008b90c2
     272  1.8 0x000000ac             s5 <= ff747d7a
     273  1.8 0x000000b0             fp <= 00219683
     277  1.8 0x000000b4             fp <= 00a1e6d1
     281  1.9 0x000000b8             s3 <= 00c689e5
     282  1.9 0x000000bc             s6 <= 00c379c5
     286  1.9 0x000000c0             s6 <= 0143ca13
     290  2.0 0x000000c4             s3 <= 018543f6
     291  1.9 0x000000c8             fp <= 00c379c5
     295  2.0 0x000000cc             fp <= 0143ca13
     299  2.0 0x000000d0             fp <= 01cf5ad5
     303  2.0 0x000000d4             s3 <= 004a1923
     304  2.0 0x000000d8             fp <= 01f0edc9
     308  2.1 0x000000dc             fp <= 02713e17
     312  2.1 0x000000e0             fp <= 02fcced9
     316  2.1 0x000000e4             s3 <= 02b6d7fa
     317  2.1 0x000000e8             s4 <= 0000038f
     321  2.1 0x000000ec             s1 <= 00219683
     322  2.1 0x000000f0             s2 <= ff7fac23
     323  2.1 0x000000f4             s3 <= 02b6d475
     324  2.1 0x000000f8             s4 <= 0000038f
     328  2.1 0x000000fc             s1 <= 00219a12
     329  2.1 0x00000100             s2 <= 0080576c
     330  2.1 0x00000104             s3 <= 02b6d7fa
     331  2.0 0x00000108             s5 <= 0000038f
     332  2.0 0x0000010c             t0 <= 00000000
     335  2.0 0x00000110             s1 <= 00219da1
     336  2.0 0x00000114             s2 <= 008053dd
     337  2.0 0x00000118             s3 <= 02b6d475
     338  2.0 0x0000011c             s5 <= 0000038f
     339  2.0 0x00000120             t0 <= 00000000
     342  2.0 0x00000124             s1 <= 0021a130
     343  2.0 0x00000128             s2 <= ff7fafb2
     344  2.0 0x0000012c             s3 <= 02b6d7fa
     345  2.0 0x00000130             t1 <= 00000001
     349  2.0 0x00000134               
     354  2.0 0x00000048             fp <= db61e360
     355  2.0 0x0000004c             s1 <= 0bcc11d4
     356  2.0 0x00000050             s2 <= a8aa92a6
     357  2.0 0x00000054             s3 <= 000ca9e1
     358  2.0 0x00000058             s4 <= 803c199d
     359  2.0 0x0000005c             s5 <= 67cda020
     360  1.9 0x00000060             fp <= e72df534
     364  2.0 0x00000064             s2 <= c17c9d72
     365  2.0 0x00000068             s3 <= e7215cd5
     366  1.9 0x0000006c             s4 <= 676a0ed1
     367  1.9 0x00000070             s5 <= 809faaec
     368  1.9 0x00000074             fp <= f2fa0708
     372  1.9 0x00000078             s2 <= 317d6996
     373  1.9 0x0000007c             s3 <= 15db5bdd
     374  1.9 0x00000080             s4 <= 5a6415d9
     375  1.9 0x00000084             s5 <= 725a5c1c
     376  1.9 0x00000088             fp <= 0000038f
     380  1.9 0x0000008c             s2 <= 317d6607
     381  1.9 0x00000090             s3 <= 15db5852
     382  1.9 0x00000094             s4 <= 5a641968
     383  1.9 0x00000098             s5 <= 725a588d
     384  1.9 0x0000009c             fp <= 0000038f
     388  1.9 0x000000a0             s2 <= ce829d88
     389  1.9 0x000000a4             s3 <= 15db5bdd
     390  1.9 0x000000a8             s4 <= 5a641cf7
     391  1.9 0x000000ac             s5 <= 8da5ab02
     392  1.9 0x000000b0             fp <= 0bcc1563
     396  1.9 0x000000b4             fp <= 3d4977db
     400  1.9 0x000000b8             s3 <= 28922c06
     401  1.9 0x000000bc             s6 <= 491589af
     405  1.9 0x000000c0             s6 <= 7a92ec27
     409  1.9 0x000000c4             s3 <= 5200c021
     410  1.9 0x000000c8             fp <= 491589af
     414  1.9 0x000000cc             fp <= 7a92ec27
     418  2.0 0x000000d0             fp <= d4f7091e
     422  2.0 0x000000d4             s3 <= 86f7c93f
     423  2.0 0x000000d8             fp <= e0c31af2
     427  2.0 0x000000dc             fp <= 12407d6a
     431  2.0 0x000000e0             fp <= 6ca49a61
     435  2.0 0x000000e4             s3 <= ea53535e
     436  2.0 0x000000e8             s4 <= 0000038f
     440  2.0 0x000000ec             s1 <= 0bcc1563
     441  2.0 0x000000f0             s2 <= ce8299f9
     442  2.0 0x000000f4             s3 <= ea5350d1
     443  2.0 0x000000f8             s4 <= 0000038f
     447  2.0 0x000000fc             s1 <= 0bcc18f2
     448  2.0 0x00000100             s2 <= 317d6996
     449  2.0 0x00000104             s3 <= ea53535e
     450  2.0 0x00000108             s5 <= 0000038f
     451  2.0 0x0000010c             t0 <= 00000000
     454  2.0 0x00000110             s1 <= 0bcc1c81
     455  2.0 0x00000114             s2 <= 317d6607
     456  2.0 0x00000118             s3 <= ea5350d1
     457  2.0 0x0000011c             s5 <= 0000038f
     458  2.0 0x00000120             t0 <= 00000000
     461  2.0 0x00000124             s1 <= 0bcc2010
     462  2.0 0x00000128             s2 <= ce829d88
     463  1.9 0x0000012c             s3 <= ea53535e
     464  1.9 0x00000130             t1 <= 00000002
     468  2.0 0x00000134               
     469  1.9 0x00000048             fp <= 9c3ad880
     470  1.9 0x0000004c             s1 <= 9020eff0
     471  1.9 0x00000050             s2 <= de85ab82
     472  1.9 0x00000054             s3 <= 000ca9e1
     473  1.9 0x00000058             s4 <= 30d65ec9
     474  1.9 0x0000005c             s5 <= 858cfb80
     475  1.9 0x00000060             fp <= 2c5bc870
     479  1.9 0x00000064             s2 <= b229e312
     480  1.9 0x00000068             s3 <= 2c576191
     481  1.9 0x0000006c             s4 <= 5d322739
     482  1.9 0x00000070             s5 <= 59313310
     483  1.9 0x00000074             fp <= bc7cb860
     487  1.9 0x00000078             s2 <= 0a52d54e
     488  1.9 0x0000007c             s3 <= 902bd9f1
     489  1.9 0x00000080             s4 <= 19aedf99
     490  1.9 0x00000084             s5 <= 634b8550
     491  1.9 0x00000088             fp <= 0000038f
     495  1.9 0x0000008c             s2 <= 0a52d1bf
     496  1.9 0x00000090             s3 <= 902bda7e
     497  1.9 0x00000094             s4 <= 19aee328
     498  1.9 0x00000098             s5 <= 634b81c1
     499  1.9 0x0000009c             fp <= 0000038f
     503  1.9 0x000000a0             s2 <= f5ad31d0
     504  1.9 0x000000a4             s3 <= 902bd9f1
     505  1.9 0x000000a8             s4 <= 19aee6b7
     506  1.9 0x000000ac             s5 <= 9cb481ce
     507  1.9 0x000000b0             fp <= 9020f37f
     511  1.9 0x000000b4             fp <= 9a73c1af
     515  1.9 0x000000b8             s3 <= 0a58185e
     516  1.9 0x000000bc             s6 <= 2a94b19f
     520  1.9 0x000000c0             s6 <= 34e77fcf
     524  1.9 0x000000c4             s3 <= 3ebf6791
     525  1.9 0x000000c8             fp <= 2a94b19f
     529  1.9 0x000000cc             fp <= 34e77fcf
     533  1.9 0x000000d0             fp <= 4e966686
     537  1.9 0x000000d4             s3 <= 70290117
     538  1.9 0x000000d8             fp <= deb75676
     542  1.9 0x000000dc             fp <= e90a24a6
     546  2.0 0x000000e0             fp <= 02b90b5d
     550  2.0 0x000000e4             s3 <= 72900a4a
     551  2.0 0x000000e8             s4 <= 0000038f
     555  2.0 0x000000ec             s1 <= 9020f37f
     556  2.0 0x000000f0             s2 <= f5ad2e41
     557  2.0 0x000000f4             s3 <= 729009c5
     558  2.0 0x000000f8             s4 <= 0000038f
     562  2.0 0x000000fc             s1 <= 9020f70e
     563  2.0 0x00000100             s2 <= 0a52d54e
     564  2.0 0x00000104             s3 <= 72900a4a
     565  1.9 0x00000108             s5 <= 0000038f
     566  1.9 0x0000010c             t0 <= 00000000
     569  1.9 0x00000110             s1 <= 9020fa9d
     570  1.9 0x00000114             s2 <= 0a52d1bf
     571  1.9 0x00000118             s3 <= 729009c5
     572  1.9 0x0000011c             s5 <= 0000038f
     573  1.9 0x00000120             t0 <= 00000000
     576  1.9 0x00000124             s1 <= 9020fe2c
     577  1.9 0x00000128             s2 <= f5ad31d0
     578  1.9 0x0000012c             s3 <= 72900a4a
     579  1.9 0x00000130             t1 <= 00000003
     583  1.9 0x00000134               
     584  1.9 0x00000048             fp <= 4b30efc0
     585  1.9 0x0000004c             s1 <= 6d028620
     586  1.9 0x00000050             s2 <= ae949d56
     587  1.9 0x00000054             s3 <= 000ca9e1
     588  1.9 0x00000058             s4 <= 43cfd1a1
     589  1.9 0x0000005c             s5 <= 69c21c40
     590  1.9 0x00000060             fp <= b83375e0
     594  1.9 0x00000064             s2 <= f6612776
     595  1.9 0x00000068             s3 <= b83fdc01
     596  1.9 0x0000006c             s4 <= fc034781
     597  1.9 0x00000070             s5 <= b18ea660
     598  1.9 0x00000074             fp <= 2535fc00
     602  1.9 0x00000078             s2 <= 2ed4d48a
     603  1.9 0x0000007c             s3 <= 9d0a2001
     604  1.9 0x00000080             s4 <= 21394381
     605  1.9 0x00000084             s5 <= 73a755a0
     606  1.9 0x00000088             fp <= 0000038f
     610  1.9 0x0000008c             s2 <= 2ed4d0fb
     611  1.9 0x00000090             s3 <= 9d0a238e
     612  1.9 0x00000094             s4 <= 21394710
     613  1.9 0x00000098             s5 <= 73a75211
     614  1.9 0x0000009c             fp <= 0000038f
     618  1.9 0x000000a0             s2 <= d12b3294
     619  1.9 0x000000a4             s3 <= 9d0a2001
     620  1.9 0x000000a8             s4 <= 21394a9f
     621  1.9 0x000000ac             s5 <= 8c58b17e
     622  1.9 0x000000b0             fp <= 6d0289af
     626  1.9 0x000000b4             fp <= 9bd7571b
     630  1.9 0x000000b8             s3 <= 06dd771a
     631  1.9 0x000000bc             s6 <= 08d9dd3b
     635  1.9 0x000000c0             s6 <= 37aeaaa7
     639  1.9 0x000000c4             s3 <= 3173ddbd
     640  1.9 0x000000c8             fp <= 08d9dd3b
     644  1.9 0x000000cc             fp <= 37aeaaa7
     648  1.9 0x000000d0             fp <= 58e7f546
     652  1.9 0x000000d4             s3 <= 699428fb
     653  1.9 0x000000d8             fp <= c5ea7b66
     657  1.9 0x000000dc             fp <= f4bf48d2
     661  1.9 0x000000e0             fp <= 15f89371
     665  1.9 0x000000e4             s3 <= 7c6cbb8a
     666  1.9 0x000000e8             s4 <= 0000038f
     670  1.9 0x000000ec             s1 <= 6d0289af
     671  1.9 0x000000f0             s2 <= d12b2f05
     672  1.9 0x000000f4             s3 <= 7c6cb805
     673  1.9 0x000000f8             s4 <= 0000038f
     677  1.9 0x000000fc             s1 <= 6d028d3e
     678  1.9 0x00000100             s2 <= 2ed4d48a
     679  1.9 0x00000104             s3 <= 7c6cbb8a
     680  1.9 0x00000108             s5 <= 0000038f
     681  1.9 0x0000010c             t0 <= 00000000
     684  1.9 0x00000110             s1 <= 6d0290cd
     685  1.9 0x00000114             s2 <= 2ed4d0fb
     686  1.9 0x00000118             s3 <= 7c6cb805
     687  1.9 0x0000011c             s5 <= 0000038f
     688  1.9 0x00000120             t0 <= 00000000
     691  1.9 0x00000124             s1 <= 6d02945c
     692  1.9 0x00000128             s2 <= d12b3294
     693  1.9 0x0000012c             s3 <= 7c6cbb8a
     694  1.9 0x00000130             t1 <= 00000004
     698  1.9 0x00000134               
     699  1.9 0x00000048             fp <= 8debbd30
     700  1.9 0x0000004c             s1 <= 55ab5fc8
     701  1.9 0x00000050             s2 <= c6ef6016
     702  1.9 0x00000054             s3 <= 000ca9e1
     703  1.9 0x00000058             s4 <= 26914849
     704  1.9 0x0000005c             s5 <= 070a4a50
     705  1.9 0x00000060             fp <= e3971cf8
     709  1.9 0x00000064             s2 <= e358431e
     710  1.9 0x00000068             s3 <= e39bb519
     711  1.9 0x0000006c             s4 <= 0a286541
     712  1.9 0x00000070             s5 <= 23732d58
     713  1.9 0x00000074             fp <= 39427cc0
     717  1.9 0x00000078             s2 <= 55ea39a2
     718  1.9 0x0000007c             s3 <= dad9c9d9
     719  1.9 0x00000080             s4 <= 436ae201
     720  1.9 0x00000084             s5 <= 15cf4f68
     721  1.9 0x00000088             fp <= 0000038f
     725  1.9 0x0000008c             s2 <= 55ea3613
     726  1.9 0x00000090             s3 <= dad9ca56
     727  1.9 0x00000094             s4 <= 436ae590
     728  1.9 0x00000098             s5 <= 15cf4bd9
     729  1.9 0x0000009c             fp <= 0000038f
     733  1.9 0x000000a0             s2 <= aa15cd7c
     734  1.9 0x000000a4             s3 <= dad9c9d9
     735  1.9 0x000000a8             s4 <= 436ae91f
     736  1.9 0x000000ac             s5 <= ea30b7b6
     737  1.9 0x000000b0             fp <= 55ab6357
     741  1.9 0x000000b4             fp <= ab9595db
     745  1.9 0x000000b8             s3 <= 714c5c02
     746  1.9 0x000000bc             s6 <= 0140f5a3
     750  1.9 0x000000c0             s6 <= 572b2827
     754  1.9 0x000000c4             s3 <= 26677425
     755  1.9 0x000000c8             fp <= 0140f5a3
     759  1.9 0x000000cc             fp <= 572b2827
     763  1.9 0x000000d0             fp <= 9a961146
     767  1.9 0x000000d4             s3 <= bcf16563
     768  1.9 0x000000d8             fp <= f041710e
     772  1.9 0x000000dc             fp <= 462ba392
     776  1.9 0x000000e0             fp <= 89968cb1
     780  1.9 0x000000e4             s3 <= 3567e9d2
     781  1.9 0x000000e8             s4 <= 0000038f
     785  1.9 0x000000ec             s1 <= 55ab6357
     786  1.9 0x000000f0             s2 <= aa15c9ed
     787  1.9 0x000000f4             s3 <= 3567ea5d
     788  1.9 0x000000f8             s4 <= 0000038f
     792  1.9 0x000000fc             s1 <= 55ab66e6
     793  1.9 0x00000100             s2 <= 55ea39a2
     794  1.9 0x00000104             s3 <= 3567e9d2
     795  1.9 0x00000108             s5 <= 0000038f
     796  1.9 0x0000010c             t0 <= 00000000
     799  1.9 0x00000110             s1 <= 55ab6a75
     800  1.9 0x00000114             s2 <= 55ea3613
     801  1.9 0x00000118             s3 <= 3567ea5d
     802  1.9 0x0000011c             s5 <= 0000038f
     803  1.9 0x00000120             t0 <= 00000000
     806  1.9 0x00000124             s1 <= 55ab6e04
     807  1.9 0x00000128             s2 <= aa15cd7c
     808  1.9 0x0000012c             s3 <= 3567e9d2
     809  1.9 0x00000130             t1 <= 00000005
     813  1.9 0x00000134               
     814  1.9 0x00000048             fp <= 74767df0
     815  1.9 0x0000004c             s1 <= b6cc6bb8
     816  1.9 0x00000050             s2 <= 0cc9124e
     817  1.9 0x00000054             s3 <= 000ca9e1
     818  1.9 0x00000058             s4 <= 3293e2c9
     819  1.9 0x0000005c             s5 <= f90aaf90
     820  1.9 0x00000060             fp <= 2b42e9a8
     824  1.9 0x00000064             s2 <= e18628a6
     825  1.9 0x00000068             s3 <= 2b4e4049
     826  1.9 0x0000006c             s4 <= 5dd6cc71
     827  1.9 0x00000070             s5 <= cdc7c5e8
     828  1.9 0x00000074             fp <= e20f5560
     832  1.9 0x00000078             s2 <= 00892cba
     833  1.9 0x0000007c             s3 <= c9411529
     834  1.9 0x00000080             s4 <= 3fe621d1
     835  1.9 0x00000084             s5 <= 14478f78
     836  1.9 0x00000088             fp <= 0000038f
     840  1.9 0x0000008c             s2 <= 0089292b
     841  1.9 0x00000090             s3 <= c94116a6
     842  1.9 0x00000094             s4 <= 3fe62560
     843  1.9 0x00000098             s5 <= 14478be9
     844  1.9 0x0000009c             fp <= 0000038f
     848  1.9 0x000000a0             s2 <= ff76da64
     849  1.9 0x000000a4             s3 <= c9411529
     850  1.9 0x000000a8             s4 <= 3fe628ef
     851  1.9 0x000000ac             s5 <= ebb877a6
     852  1.9 0x000000b0             fp <= b6cc6f47
     856  1.9 0x000000b4             fp <= b75594e3
     860  1.9 0x000000b8             s3 <= 7e1481ca
     861  1.9 0x000000bc             s6 <= 6e22009b
     865  1.9 0x000000c0             s6 <= 6eab2637
     869  1.9 0x000000c4             s3 <= 10bfa7fd
     870  1.9 0x000000c8             fp <= 6e22009b
     874  1.9 0x000000cc             fp <= 6eab2637
     878  1.9 0x000000d0             fp <= ae914f26
     882  1.9 0x000000d4             s3 <= be2ee8db
     883  1.9 0x000000d8             fp <= 655dbade
     887  1.9 0x000000dc             fp <= 65e6e07a
     891  1.9 0x000000e0             fp <= a5cd0969
     895  1.9 0x000000e4             s3 <= 1be3e1b2
     896  1.9 0x000000e8             s4 <= 0000038f
     900  1.9 0x000000ec             s1 <= b6cc6f47
     901  1.9 0x000000f0             s2 <= ff76d6d5
     902  1.9 0x000000f4             s3 <= 1be3e23d
     903  1.9 0x000000f8             s4 <= 0000038f
     907  1.9 0x000000fc             s1 <= b6cc72d6
     908  1.9 0x00000100             s2 <= 00892cba
     909  1.9 0x00000104             s3 <= 1be3e1b2
     910  1.9 0x00000108             s5 <= 0000038f
     911  1.9 0x0000010c             t0 <= 00000000
     914  1.9 0x00000110             s1 <= b6cc7665
     915  1.9 0x00000114             s2 <= 0089292b
     916  1.9 0x00000118             s3 <= 1be3e23d
     917  1.9 0x0000011c             s5 <= 0000038f
     918  1.9 0x00000120             t0 <= 00000000
     921  1.9 0x00000124             s1 <= b6cc79f4
     922  1.9 0x00000128             s2 <= ff76da64
     923  1.9 0x0000012c             s3 <= 1be3e1b2
     924  1.9 0x00000130             t1 <= 00000006
     928  1.9 0x00000134               
     929  1.9 0x00000048             fp <= ca316b50
     930  1.9 0x0000004c             s1 <= 4941bd88
     931  1.9 0x00000050             s2 <= 3ff0286e
     932  1.9 0x00000054             s3 <= 000ca9e1
     933  1.9 0x00000058             s4 <= d30cfdb9
     934  1.9 0x0000005c             s5 <= d4fbee30
     935  1.9 0x00000060             fp <= 137328d8
     939  1.9 0x00000064             s2 <= 2c7cff96
     940  1.9 0x00000068             s3 <= 137f8139
     941  1.9 0x0000006c             s4 <= e6802691
     942  1.9 0x00000070             s5 <= c188c558
     943  1.9 0x00000074             fp <= 5cb4e660
     947  1.9 0x00000078             s2 <= 3037e6ca
     948  1.9 0x0000007c             s3 <= 4fcb6759
     949  1.9 0x00000080             s4 <= 43350cf1
     950  1.9 0x00000084             s5 <= 9b2c2108
     951  1.9 0x00000088             fp <= 0000038f
     955  1.9 0x0000008c             s2 <= 3037e33b
     956  1.9 0x00000090             s3 <= 4fcb64d6
     957  1.9 0x00000094             s4 <= 43351080
     958  1.9 0x00000098             s5 <= 9b2c1d79
     959  1.9 0x0000009c             fp <= 0000038f
     963  1.9 0x000000a0             s2 <= cfc82054
     964  1.9 0x000000a4             s3 <= 4fcb6759
     965  1.9 0x000000a8             s4 <= 4335140f
     966  1.9 0x000000ac             s5 <= 64d3e616
     967  1.9 0x000000b0             fp <= 4941c117
     971  1.9 0x000000b4             fp <= 7979a0c3
     975  1.9 0x000000b8             s3 <= 36b2c79a
     976  1.9 0x000000bc             s6 <= c2bb5e4b
     980  1.9 0x000000c0             s6 <= f2f33df7
     984  1.9 0x000000c4             s3 <= c441fa6d
     985  1.9 0x000000c8             fp <= c2bb5e4b
     989  1.9 0x000000cc             fp <= f2f33df7
     993  1.9 0x000000d0             fp <= 36285206
     997  1.9 0x000000d4             s3 <= f269a86b
     998  1.9 0x000000d8             fp <= 7f6a0f8e
    1002  1.9 0x000000dc             fp <= afa1ef3a
    1006  1.9 0x000000e0             fp <= f2d70349
    1010  1.9 0x000000e4             s3 <= 00beab22
    1011  1.9 0x000000e8             s4 <= 0000038f
    1015  1.9 0x000000ec             s1 <= 4941c117
    1016  1.9 0x000000f0             s2 <= cfc81cc5
    1017  1.9 0x000000f4             s3 <= 00bea8ad
    1018  1.9 0x000000f8             s4 <= 0000038f
    1022  1.9 0x000000fc             s1 <= 4941c4a6
    1023  1.9 0x00000100             s2 <= 3037e6ca
    1024  1.9 0x00000104             s3 <= 00beab22
    1025  1.9 0x00000108             s5 <= 0000038f
    1026  1.9 0x0000010c             t0 <= 00000000
    1029  1.9 0x00000110             s1 <= 4941c835
    1030  1.9 0x00000114             s2 <= 3037e33b
    1031  1.9 0x00000118             s3 <= 00bea8ad
    1032  1.9 0x0000011c             s5 <= 0000038f
    1033  1.9 0x00000120             t0 <= 00000000
    1036  1.9 0x00000124             s1 <= 4941cbc4
    1037  1.9 0x00000128             s2 <= cfc82054
    1038  1.9 0x0000012c             s3 <= 00beab22
    1039  1.9 0x00000130             t1 <= 00000007
    1043  1.9 0x00000134               
    1044  1.9 0x00000048             fp <= f02f5c50
    1045  1.9 0x0000004c             s1 <= 44846728
    1046  1.9 0x00000050             s2 <= a682fdfe
    1047  1.9 0x00000054             s3 <= 000ca9e1
    1048  1.9 0x00000058             s4 <= 8f9981f9
    1049  1.9 0x0000005c             s5 <= 46a12130
    1050  1.9 0x00000060             fp <= 34b3c378
    1054  1.9 0x00000064             s2 <= 71cf3a86
    1055  1.9 0x00000068             s3 <= 34bf6a99
    1056  1.9 0x0000006c             s4 <= c44d4571
    1057  1.9 0x00000070             s5 <= 11ed5db8
    1058  1.9 0x00000074             fp <= 79382aa0
    1062  1.9 0x00000078             s2 <= 0768f01a
    1063  1.9 0x0000007c             s3 <= 4d874039
    1064  1.9 0x00000080             s4 <= 3d857011
    1065  1.9 0x00000084             s5 <= 674acce8
    1066  1.9 0x00000088             fp <= 0000038f
    1070  1.9 0x0000008c             s2 <= 0768ec8b
    1071  1.9 0x00000090             s3 <= 4d8743b6
    1072  1.9 0x00000094             s4 <= 3d8573a0
    1073  1.9 0x00000098             s5 <= 674ac959
    1074  1.9 0x0000009c             fp <= 0000038f
    1078  1.9 0x000000a0             s2 <= f8971704
    1079  1.9 0x000000a4             s3 <= 4d874039
    1080  1.9 0x000000a8             s4 <= 3d85772f
    1081  1.9 0x000000ac             s5 <= 98b53a36
    1082  1.9 0x000000b0             fp <= 44846ab7
    1086  1.9 0x000000b4             fp <= 4bed53b3
    1090  1.9 0x000000b8             s3 <= 066a138a
    1091  1.9 0x000000bc             s6 <= 9071badb
    1095  1.9 0x000000c0             s6 <= 97daa3d7
    1099  1.9 0x000000c4             s3 <= 91b0b05d
    1100  1.9 0x000000c8             fp <= 9071badb
    1104  1.9 0x000000cc             fp <= 97daa3d7
    1108  1.9 0x000000d0             fp <= d5601b06
    1112  1.9 0x000000d4             s3 <= 44d0ab5b
    1113  1.9 0x000000d8             fp <= 19e4822e
    1117  1.9 0x000000dc             fp <= 214d6b2a
    1121  1.9 0x000000e0             fp <= 5ed2e259
    1125  1.9 0x000000e4             s3 <= 1a024902
    1126  1.9 0x000000e8             s4 <= 0000038f
    1130  1.9 0x000000ec             s1 <= 44846ab7
    1131  1.9 0x000000f0             s2 <= f8971375
    1132  1.9 0x000000f4             s3 <= 1a024a8d
    1133  1.9 0x000000f8             s4 <= 0000038f
    1137  1.9 0x000000fc             s1 <= 44846e46
    1138  1.9 0x00000100             s2 <= 0768f01a
    1139  1.9 0x00000104             s3 <= 1a024902
    1140  1.9 0x00000108             s5 <= 0000038f
    1141  1.9 0x0000010c             t0 <= 00000000
    1144  1.9 0x00000110             s1 <= 448471d5
    1145  1.9 0x00000114             s2 <= 0768ec8b
    1146  1.9 0x00000118             s3 <= 1a024a8d
    1147  1.9 0x0000011c             s5 <= 0000038f
    1148  1.9 0x00000120             t0 <= 00000000
    1151  1.9 0x00000124             s1 <= 44847564
    1152  1.9 0x00000128             s2 <= f8971704
    1153  1.9 0x0000012c             s3 <= 1a024902
    1154  1.9 0x00000130             t1 <= 00000008
    1158  1.9 0x00000134               
    1159  1.9 0x00000048             fp <= 1699d190
    1160  1.9 0x0000004c             s1 <= 9cc65208
    1161  1.9 0x00000050             s2 <= 8e21ce1e
    1162  1.9 0x00000054             s3 <= 000ca9e1
    1163  1.9 0x00000058             s4 <= 630d0a19
    1164  1.9 0x0000005c             s5 <= 503daff0
    1165  1.9 0x00000060             fp <= b3602398
    1169  1.9 0x00000064             s2 <= dac1aa86
    1170  1.9 0x00000068             s3 <= b36c8a79
    1171  1.9 0x0000006c             s4 <= 166d2db1
    1172  1.9 0x00000070             s5 <= 9cdd8c58
    1173  1.9 0x00000074             fp <= 502675a0
    1177  1.9 0x00000078             s2 <= 7564cb1a
    1178  1.9 0x0000007c             s3 <= e34affd9
    1179  1.9 0x00000080             s4 <= 6693a351
    1180  1.9 0x00000084             s5 <= b348e948
    1181  1.9 0x00000088             fp <= 0000038f
    1185  1.9 0x0000008c             s2 <= 7564c78b
    1186  1.9 0x00000090             s3 <= e34afc56
    1187  1.9 0x00000094             s4 <= 6693a6e0
    1188  1.9 0x00000098             s5 <= b348e5b9
    1189  1.9 0x0000009c             fp <= 0000038f
    1193  1.9 0x000000a0             s2 <= 8a9b3c04
    1194  1.9 0x000000a4             s3 <= e34affd9
    1195  1.9 0x000000a8             s4 <= 6693aa6f
    1196  1.9 0x000000ac             s5 <= 4cb71dd6
    1197  1.9 0x000000b0             fp <= 9cc65597
    1201  1.9 0x000000b4             fp <= 122b1993
    1205  1.9 0x000000b8             s3 <= f161e64a
    1206  1.9 0x000000bc             s6 <= aef16b9b
    1210  1.9 0x000000c0             s6 <= 24562f97
    1214  1.9 0x000000c4             s3 <= d537c9dd
    1215  1.9 0x000000c8             fp <= aef16b9b
    1219  1.9 0x000000cc             fp <= 24562f97
    1223  1.9 0x000000d0             fp <= 8ae9da06
    1227  1.9 0x000000d4             s3 <= 5fde13db
    1228  1.9 0x000000d8             fp <= 27b02c0e
    1232  1.9 0x000000dc             fp <= 9d14f00a
    1236  1.9 0x000000e0             fp <= 03a89a79
    1240  1.9 0x000000e4             s3 <= 5c7689a2
    1241  1.9 0x000000e8             s4 <= 0000038f
    1245  1.9 0x000000ec             s1 <= 9cc65597
    1246  1.9 0x000000f0             s2 <= 8a9b3875
    1247  1.9 0x000000f4             s3 <= 5c768a2d
    1248  1.9 0x000000f8             s4 <= 0000038f
    1252  1.9 0x000000fc             s1 <= 9cc65926
    1253  1.9 0x00000100             s2 <= 7564cb1a
    1254  1.9 0x00000104             s3 <= 5c7689a2
    1255  1.9 0x00000108             s5 <= 0000038f
    1256  1.9 0x0000010c             t0 <= 00000000
    1259  1.9 0x00000110             s1 <= 9cc65cb5
    1260  1.9 0x00000114             s2 <= 7564c78b
    1261  1.9 0x00000118             s3 <= 5c768a2d
    1262  1.9 0x0000011c             s5 <= 0000038f
    1263  1.9 0x00000120             t0 <= 00000000
    1266  1.9 0x00000124             s1 <= 9cc66044
    1267  1.9 0x00000128             s2 <= 8a9b3c04
    1268  1.9 0x0000012c             s3 <= 5c7689a2
    1269  1.9 0x00000130             t1 <= 00000009
    1273  1.9 0x00000134               
    1274  1.9 0x00000048             fp <= e2d57110
    1275  1.9 0x0000004c             s1 <= e3321e88
    1276  1.9 0x00000050             s2 <= 09d3c77e
    1277  1.9 0x00000054             s3 <= 000ca9e1
    1278  1.9 0x00000058             s4 <= 4eb35a59
    1279  1.9 0x0000005c             s5 <= 3707a070
    1280  1.9 0x00000060             fp <= c6078f98
    1284  1.9 0x00000064             s2 <= 43cc37e6
    1285  1.9 0x00000068             s3 <= c60b2679
    1286  1.9 0x0000006c             s4 <= 14bae9f1
    1287  1.9 0x00000070             s5 <= 710010d8
    1288  1.9 0x00000074             fp <= a939ae20
    1292  1.9 0x00000078             s2 <= 656d763a
    1293  1.9 0x0000007c             s3 <= 6f328859
    1294  1.9 0x00000080             s4 <= bdf49811
    1295  1.9 0x00000084             s5 <= 38399d48
    1296  1.9 0x00000088             fp <= 0000038f
    1300  1.9 0x0000008c             s2 <= 656d72ab
    1301  1.9 0x00000090             s3 <= 6f328bd6
    1302  1.9 0x00000094             s4 <= bdf49ba0
    1303  1.9 0x00000098             s5 <= 383999b9
    1304  1.9 0x0000009c             fp <= 0000038f
    1308  1.9 0x000000a0             s2 <= 9a9290e4
    1309  1.9 0x000000a4             s3 <= 6f328859
    1310  1.9 0x000000a8             s4 <= bdf49f2f
    1311  1.9 0x000000ac             s5 <= c7c669d6
    1312  1.9 0x000000b0             fp <= e3322217
    1316  1.9 0x000000b4             fp <= 489f9133
    1320  1.9 0x000000b8             s3 <= 27ad196a
    1321  1.9 0x000000bc             s6 <= 2bd1afbb
    1325  1.9 0x000000c0             s6 <= 913f1ed7
    1329  1.9 0x000000c4             s3 <= b69207bd
    1330  1.9 0x000000c8             fp <= 2bd1afbb
    1334  1.9 0x000000cc             fp <= 913f1ed7
    1338  1.9 0x000000d0             fp <= 4f33be06
    1342  1.9 0x000000d4             s3 <= f9a1b9bb
    1343  1.9 0x000000d8             fp <= 3265dc8e
    1347  1.9 0x000000dc             fp <= 97d34baa
    1351  1.9 0x000000e0             fp <= 55c7ead9
    1355  1.9 0x000000e4             s3 <= ac665362
    1356  1.9 0x000000e8             s4 <= 0000038f
    1360  1.9 0x000000ec             s1 <= e3322217
    1361  1.9 0x000000f0             s2 <= 9a928d55
    1362  1.9 0x000000f4             s3 <= ac6650ed
    1363  1.9 0x000000f8             s4 <= 0000038f
    1367  1.9 0x000000fc             s1 <= e33225a6
    1368  1.9 0x00000100             s2 <= 656d763a
    1369  1.9 0x00000104             s3 <= ac665362
    1370  1.9 0x00000108             s5 <= 0000038f
    1371  1.9 0x0000010c             t0 <= 00000000
    1374  1.9 0x00000110             s1 <= e3322935
    1375  1.9 0x00000114             s2 <= 656d72ab
    1376  1.9 0x00000118             s3 <= ac6650ed
    1377  1.9 0x0000011c             s5 <= 0000038f
    1378  1.9 0x00000120             t0 <= 00000000
    1381  1.9 0x00000124             s1 <= e3322cc4
    1382  1.9 0x00000128             s2 <= 9a9290e4
    1383  1.9 0x0000012c             s3 <= ac665362
    1384  1.9 0x00000130             t1 <= 0000000a
    1388  1.9 0x00000134               
    1393  1.9 0x00000138             sp <= 00002ffc
    1394  1.9 0x0000013c               
    1399  1.9 0x00000010               
$finish called at time : 26825333 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 10317.953 ; gain = 0.000 ; free physical = 3031 ; free virtual = 18766
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 10317.953 ; gain = 0.000 ; free physical = 3031 ; free virtual = 18766
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:32 ; elapsed = 00:00:46 . Memory (MB): peak = 10317.953 ; gain = 0.000 ; free physical = 3031 ; free virtual = 18766
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 10317.953 ; gain = 0.000 ; free physical = 3101 ; free virtual = 18839
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     202 11.0 0x00000004             sp <= 00003000
     205  7.0 0x00000008             sp <= 00002ffc
     206  5.0 0x0000000c             ra <= 00000010
     211  5.2 0x00000014             sp <= 00002fd4
     214  4.8 0x00000018             a5 <= 00002fd4
     215  4.1 0x0000001c             a4 <= 0000038f
     217  3.8 0x00000020               mem[00000fd4] <= 00000000
     218  3.5 0x00000024             a1 <= 0000000a
     219  3.2 0x00000028             t1 <= 00000000
     220  3.0 0x0000002c             fp <= 000004d2
     221  2.8 0x00000030             s1 <= 00000224
     222  2.6 0x00000034             s2 <= 00001000
     225  2.5 0x00000038             s2 <= 00000911
     226  2.4 0x0000003c             s3 <= 000003b4
     227  2.3 0x00000040             s4 <= 00000306
     228  2.2 0x00000044             s5 <= 000001b0
     229  2.2 0x00000048             fp <= 00136864
     230  2.1 0x0000004c             s1 <= 002192f4
     231  2.1 0x00000050             s2 <= 000b3238
     232  2.0 0x00000054             s3 <= 00051a20
     233  2.0 0x00000058             s4 <= 00000000
     234  1.9 0x0000005c             s5 <= 00000000
     235  1.9 0x00000060             fp <= 0034fb58
     239  2.0 0x00000064             s2 <= ffd636e0
     240  1.9 0x00000068             s3 <= 0031e178
     241  1.9 0x0000006c             s4 <= 0034fb58
     242  1.8 0x00000070             s5 <= ffcb04a8
     243  1.8 0x00000074             fp <= 00568e4c
     246  1.9 0x00000078             s2 <= 0080576c
     247  1.8 0x0000007c             s3 <= 00676f34
     248  1.8 0x00000080             s4 <= 008b89a4
     249  1.8 0x00000084             s5 <= 008b89a4
     250  1.7 0x00000088             fp <= 00000000
     254  1.8 0x0000008c             s2 <= 0080576c
     255  1.8 0x00000090             s3 <= 00676f34
     256  1.8 0x00000094             s4 <= 008b89a4
     257  1.8 0x00000098             s5 <= 008b89a4
     258  1.7 0x0000009c             fp <= 00000000
     261  1.8 0x000000a0             s2 <= ff7fa894
     262  1.8 0x000000a4             s3 <= 00676f34
     263  1.7 0x000000a8             s4 <= 008b89a4
     264  1.7 0x000000ac             s5 <= ff74765c
     265  1.7 0x000000b0             fp <= 002192f4
     268  1.7 0x000000b4             fp <= 00a1ea60
     271  1.8 0x000000b8             s3 <= 00c68554
     272  1.7 0x000000bc             s6 <= 00c37d54
     275  1.8 0x000000c0             s6 <= 0143d4c0
     279  1.8 0x000000c4             s3 <= 01855194
     280  1.8 0x000000c8             fp <= 00c37d54
     283  1.8 0x000000cc             fp <= 0143d4c0
     286  1.8 0x000000d0             fp <= 01cf5e64
     289  1.9 0x000000d4             s3 <= 004a0ff0
     290  1.8 0x000000d8             fp <= 01f0f158
     293  1.9 0x000000dc             fp <= 027148c4
     296  1.9 0x000000e0             fp <= 02fcd268
     300  1.9 0x000000e4             s3 <= 02b6dd98
     301  1.9 0x000000e8             s4 <= 00000000
     305  1.9 0x000000ec             s1 <= 002192f4
     306  1.9 0x000000f0             s2 <= ff7fa894
     307  1.9 0x000000f4             s3 <= 02b6dd98
     308  1.9 0x000000f8             s4 <= 00000000
     311  1.9 0x000000fc             s1 <= 002192f4
     312  1.9 0x00000100             s2 <= 0080576c
     313  1.9 0x00000104             s3 <= 02b6dd98
     314  1.9 0x00000108             s5 <= 00000000
     315  1.8 0x0000010c             t0 <= 00000000
     318  1.9 0x00000110             s1 <= 002192f4
     319  1.9 0x00000114             s2 <= 0080576c
     320  1.9 0x00000118             s3 <= 02b6dd98
     321  1.8 0x0000011c             s5 <= 00000000
     322  1.8 0x00000120             t0 <= 00000000
     324  1.8 0x00000124             s1 <= 002192f4
     325  1.8 0x00000128             s2 <= ff7fa894
     326  1.8 0x0000012c             s3 <= 02b6dd98
     327  1.8 0x00000130             t1 <= 00000001
     330  1.8 0x00000134               
     335  1.8 0x00000048             fp <= 0ee51510
     336  1.8 0x0000004c             s1 <= e98bdbe0
     337  1.8 0x00000050             s2 <= 00000000
     338  1.8 0x00000054             s3 <= 00000000
     339  1.8 0x00000058             s4 <= 00000000
     340  1.8 0x0000005c             s5 <= 74710c00
     341  1.8 0x00000060             fp <= f870f0f0
     345  1.8 0x00000064             s2 <= 078f0f10
     346  1.8 0x00000068             s3 <= f870f0f0
     347  1.8 0x0000006c             s4 <= f870f0f0
     348  1.8 0x00000070             s5 <= 7c001b10
     349  1.8 0x00000074             fp <= e1fcccd0
     352  1.8 0x00000078             s2 <= da6dbdc0
     353  1.8 0x0000007c             s3 <= 198c3c20
     354  1.8 0x00000080             s4 <= da6dbdc0
     355  1.8 0x00000084             s5 <= 65fcb1c0
     356  1.7 0x00000088             fp <= 00000000
     360  1.8 0x0000008c             s2 <= da6dbdc0
     361  1.8 0x00000090             s3 <= 198c3c20
     362  1.8 0x00000094             s4 <= da6dbdc0
     363  1.7 0x00000098             s5 <= 65fcb1c0
     364  1.7 0x0000009c             fp <= 00000000
     367  1.8 0x000000a0             s2 <= 25924240
     368  1.7 0x000000a4             s3 <= 198c3c20
     369  1.7 0x000000a8             s4 <= da6dbdc0
     370  1.7 0x000000ac             s5 <= 9a034e40
     371  1.7 0x000000b0             fp <= e98bdbe0
     374  1.7 0x000000b4             fp <= c3f999a0
     377  1.7 0x000000b8             s3 <= da75a580
     378  1.7 0x000000bc             s6 <= ad857580
     381  1.7 0x000000c0             s6 <= 87f33340
     385  1.8 0x000000c4             s3 <= 5d8696c0
     386  1.8 0x000000c8             fp <= ad857580
     389  1.8 0x000000cc             fp <= 87f33340
     392  1.8 0x000000d0             fp <= 6260f100
     395  1.8 0x000000d4             s3 <= 3fe667c0
     396  1.8 0x000000d8             fp <= 4beccce0
     399  1.8 0x000000dc             fp <= 265a8aa0
     402  1.8 0x000000e0             fp <= 00c84860
     406  1.8 0x000000e4             s3 <= 3f2e2fa0
     407  1.8 0x000000e8             s4 <= 00000000
     411  1.8 0x000000ec             s1 <= e98bdbe0
     412  1.8 0x000000f0             s2 <= 25924240
     413  1.8 0x000000f4             s3 <= 3f2e2fa0
     414  1.8 0x000000f8             s4 <= 00000000
     417  1.8 0x000000fc             s1 <= e98bdbe0
     418  1.8 0x00000100             s2 <= da6dbdc0
     419  1.8 0x00000104             s3 <= 3f2e2fa0
     420  1.8 0x00000108             s5 <= 00000000
     421  1.8 0x0000010c             t0 <= 00000000
     424  1.8 0x00000110             s1 <= e98bdbe0
     425  1.8 0x00000114             s2 <= da6dbdc0
     426  1.8 0x00000118             s3 <= 3f2e2fa0
     427  1.8 0x0000011c             s5 <= 00000000
     428  1.8 0x00000120             t0 <= 00000000
     430  1.8 0x00000124             s1 <= e98bdbe0
     431  1.8 0x00000128             s2 <= 25924240
     432  1.8 0x0000012c             s3 <= 3f2e2fa0
     433  1.8 0x00000130             t1 <= 00000002
     436  1.8 0x00000134               
     437  1.8 0x00000048             fp <= 3766b800
     438  1.8 0x0000004c             s1 <= fd132800
     439  1.8 0x00000050             s2 <= 00000000
     440  1.7 0x00000054             s3 <= 00000000
     441  1.7 0x00000058             s4 <= 00000000
     442  1.7 0x0000005c             s5 <= f8560000
     443  1.7 0x00000060             fp <= 3479e000
     447  1.7 0x00000064             s2 <= cb862000
     448  1.7 0x00000068             s3 <= 3479e000
     449  1.7 0x0000006c             s4 <= 3479e000
     450  1.7 0x00000070             s5 <= c3dc2000
     451  1.7 0x00000074             fp <= 318d0800
     454  1.7 0x00000078             s2 <= 6606e800
     455  1.7 0x0000007c             s3 <= 05f4e800
     456  1.7 0x00000080             s4 <= 6606e800
     457  1.7 0x00000084             s5 <= 6db0e800
     458  1.7 0x00000088             fp <= 00000000
     462  1.7 0x0000008c             s2 <= 6606e800
     463  1.7 0x00000090             s3 <= 05f4e800
     464  1.7 0x00000094             s4 <= 6606e800
     465  1.7 0x00000098             s5 <= 6db0e800
     466  1.7 0x0000009c             fp <= 00000000
     469  1.7 0x000000a0             s2 <= 99f91800
     470  1.7 0x000000a4             s3 <= 05f4e800
     471  1.7 0x000000a8             s4 <= 6606e800
     472  1.7 0x000000ac             s5 <= 924f1800
     473  1.7 0x000000b0             fp <= fd132800
     476  1.7 0x000000b4             fp <= 631a1000
     479  1.7 0x000000b8             s3 <= 66eef800
     480  1.7 0x000000bc             s6 <= 602d3800
     483  1.7 0x000000c0             s6 <= c6342000
     487  1.7 0x000000c4             s3 <= a0dad800
     488  1.7 0x000000c8             fp <= 602d3800
     491  1.7 0x000000cc             fp <= c6342000
     494  1.7 0x000000d0             fp <= 2c3b0800
     497  1.7 0x000000d4             s3 <= 8ce1d000
     498  1.7 0x000000d8             fp <= 294e3000
     501  1.7 0x000000dc             fp <= 8f551800
     504  1.7 0x000000e0             fp <= f55c0000
     508  1.8 0x000000e4             s3 <= 79bdd000
     509  1.8 0x000000e8             s4 <= 00000000
     513  1.8 0x000000ec             s1 <= fd132800
     514  1.8 0x000000f0             s2 <= 99f91800
     515  1.8 0x000000f4             s3 <= 79bdd000
     516  1.8 0x000000f8             s4 <= 00000000
     519  1.8 0x000000fc             s1 <= fd132800
     520  1.8 0x00000100             s2 <= 6606e800
     521  1.8 0x00000104             s3 <= 79bdd000
     522  1.7 0x00000108             s5 <= 00000000
     523  1.7 0x0000010c             t0 <= 00000000
     526  1.7 0x00000110             s1 <= fd132800
     527  1.7 0x00000114             s2 <= 6606e800
     528  1.7 0x00000118             s3 <= 79bdd000
     529  1.7 0x0000011c             s5 <= 00000000
     530  1.7 0x00000120             t0 <= 00000000
     532  1.7 0x00000124             s1 <= fd132800
     533  1.7 0x00000128             s2 <= 99f91800
     534  1.7 0x0000012c             s3 <= 79bdd000
     535  1.7 0x00000130             t1 <= 00000003
     538  1.7 0x00000134               
     539  1.7 0x00000048             fp <= b3c00000
     540  1.7 0x0000004c             s1 <= 1b800000
     541  1.7 0x00000050             s2 <= 00000000
     542  1.7 0x00000054             s3 <= 00000000
     543  1.7 0x00000058             s4 <= 00000000
     544  1.7 0x0000005c             s5 <= 00000000
     545  1.7 0x00000060             fp <= cf400000
     549  1.7 0x00000064             s2 <= 30c00000
     550  1.7 0x00000068             s3 <= cf400000
     551  1.7 0x0000006c             s4 <= cf400000
     552  1.7 0x00000070             s5 <= 30c00000
     553  1.7 0x00000074             fp <= eac00000
     556  1.7 0x00000078             s2 <= ba000000
     557  1.7 0x0000007c             s3 <= 25800000
     558  1.7 0x00000080             s4 <= ba000000
     559  1.7 0x00000084             s5 <= ba000000
     560  1.7 0x00000088             fp <= 00000000
     564  1.7 0x0000008c             s2 <= ba000000
     565  1.7 0x00000090             s3 <= 25800000
     566  1.7 0x00000094             s4 <= ba000000
     567  1.7 0x00000098             s5 <= ba000000
     568  1.7 0x0000009c             fp <= 00000000
     571  1.7 0x000000a0             s2 <= 46000000
     572  1.7 0x000000a4             s3 <= 25800000
     573  1.7 0x000000a8             s4 <= ba000000
     574  1.7 0x000000ac             s5 <= 46000000
     575  1.7 0x000000b0             fp <= 1b800000
     578  1.7 0x000000b4             fp <= d5800000
     581  1.7 0x000000b8             s3 <= f0000000
     582  1.7 0x000000bc             s6 <= f1000000
     585  1.7 0x000000c0             s6 <= ab000000
     589  1.7 0x000000c4             s3 <= 5b000000
     590  1.7 0x000000c8             fp <= f1000000
     593  1.7 0x000000cc             fp <= ab000000
     596  1.7 0x000000d0             fp <= 65000000
     599  1.7 0x000000d4             s3 <= 3e000000
     600  1.7 0x000000d8             fp <= 80800000
     603  1.7 0x000000dc             fp <= 3a800000
     606  1.7 0x000000e0             fp <= f4800000
     610  1.7 0x000000e4             s3 <= ca800000
     611  1.7 0x000000e8             s4 <= 00000000
     615  1.7 0x000000ec             s1 <= 1b800000
     616  1.7 0x000000f0             s2 <= 46000000
     617  1.7 0x000000f4             s3 <= ca800000
     618  1.7 0x000000f8             s4 <= 00000000
     621  1.7 0x000000fc             s1 <= 1b800000
     622  1.7 0x00000100             s2 <= ba000000
     623  1.7 0x00000104             s3 <= ca800000
     624  1.7 0x00000108             s5 <= 00000000
     625  1.7 0x0000010c             t0 <= 00000000
     628  1.7 0x00000110             s1 <= 1b800000
     629  1.7 0x00000114             s2 <= ba000000
     630  1.7 0x00000118             s3 <= ca800000
     631  1.7 0x0000011c             s5 <= 00000000
     632  1.7 0x00000120             t0 <= 00000000
     634  1.7 0x00000124             s1 <= 1b800000
     635  1.7 0x00000128             s2 <= 46000000
     636  1.7 0x0000012c             s3 <= ca800000
     637  1.7 0x00000130             t1 <= 00000004
     640  1.7 0x00000134               
     641  1.7 0x00000048             fp <= 00000000
     642  1.7 0x0000004c             s1 <= 00000000
     643  1.7 0x00000050             s2 <= 00000000
     644  1.7 0x00000054             s3 <= 00000000
     645  1.7 0x00000058             s4 <= 00000000
     646  1.7 0x0000005c             s5 <= 00000000
     647  1.7 0x00000060             fp <= 00000000
     651  1.7 0x00000064             s2 <= 00000000
     652  1.7 0x00000068             s3 <= 00000000
     653  1.7 0x0000006c             s4 <= 00000000
     654  1.7 0x00000070             s5 <= 00000000
     655  1.7 0x00000074             fp <= 00000000
     658  1.7 0x00000078             s2 <= 00000000
     659  1.7 0x0000007c             s3 <= 00000000
     660  1.7 0x00000080             s4 <= 00000000
     661  1.7 0x00000084             s5 <= 00000000
     662  1.7 0x00000088             fp <= 00000000
     666  1.7 0x0000008c             s2 <= 00000000
     667  1.7 0x00000090             s3 <= 00000000
     668  1.7 0x00000094             s4 <= 00000000
     669  1.7 0x00000098             s5 <= 00000000
     670  1.7 0x0000009c             fp <= 00000000
     673  1.7 0x000000a0             s2 <= 00000000
     674  1.7 0x000000a4             s3 <= 00000000
     675  1.7 0x000000a8             s4 <= 00000000
     676  1.7 0x000000ac             s5 <= 00000000
     677  1.7 0x000000b0             fp <= 00000000
     680  1.7 0x000000b4             fp <= 00000000
     683  1.7 0x000000b8             s3 <= 00000000
     684  1.7 0x000000bc             s6 <= 00000000
     687  1.7 0x000000c0             s6 <= 00000000
     691  1.7 0x000000c4             s3 <= 00000000
     692  1.7 0x000000c8             fp <= 00000000
     695  1.7 0x000000cc             fp <= 00000000
     698  1.7 0x000000d0             fp <= 00000000
     701  1.7 0x000000d4             s3 <= 00000000
     702  1.7 0x000000d8             fp <= 00000000
     705  1.7 0x000000dc             fp <= 00000000
     708  1.7 0x000000e0             fp <= 00000000
     712  1.7 0x000000e4             s3 <= 00000000
     713  1.7 0x000000e8             s4 <= 00000000
     717  1.7 0x000000ec             s1 <= 00000000
     718  1.7 0x000000f0             s2 <= 00000000
     719  1.7 0x000000f4             s3 <= 00000000
     720  1.7 0x000000f8             s4 <= 00000000
     723  1.7 0x000000fc             s1 <= 00000000
     724  1.7 0x00000100             s2 <= 00000000
     725  1.7 0x00000104             s3 <= 00000000
     726  1.7 0x00000108             s5 <= 00000000
     727  1.7 0x0000010c             t0 <= 00000000
     730  1.7 0x00000110             s1 <= 00000000
     731  1.7 0x00000114             s2 <= 00000000
     732  1.7 0x00000118             s3 <= 00000000
     733  1.7 0x0000011c             s5 <= 00000000
     734  1.7 0x00000120             t0 <= 00000000
     736  1.7 0x00000124             s1 <= 00000000
     737  1.7 0x00000128             s2 <= 00000000
     738  1.7 0x0000012c             s3 <= 00000000
     739  1.7 0x00000130             t1 <= 00000005
     742  1.7 0x00000134               
     743  1.7 0x00000048             fp <= 00000000
     744  1.7 0x0000004c             s1 <= 00000000
     745  1.7 0x00000050             s2 <= 00000000
     746  1.7 0x00000054             s3 <= 00000000
     747  1.7 0x00000058             s4 <= 00000000
     748  1.7 0x0000005c             s5 <= 00000000
     749  1.7 0x00000060             fp <= 00000000
     753  1.7 0x00000064             s2 <= 00000000
     754  1.7 0x00000068             s3 <= 00000000
     755  1.7 0x0000006c             s4 <= 00000000
     756  1.7 0x00000070             s5 <= 00000000
     757  1.7 0x00000074             fp <= 00000000
     760  1.7 0x00000078             s2 <= 00000000
     761  1.7 0x0000007c             s3 <= 00000000
     762  1.7 0x00000080             s4 <= 00000000
     763  1.7 0x00000084             s5 <= 00000000
     764  1.7 0x00000088             fp <= 00000000
     768  1.7 0x0000008c             s2 <= 00000000
     769  1.7 0x00000090             s3 <= 00000000
     770  1.7 0x00000094             s4 <= 00000000
     771  1.7 0x00000098             s5 <= 00000000
     772  1.7 0x0000009c             fp <= 00000000
     775  1.7 0x000000a0             s2 <= 00000000
     776  1.7 0x000000a4             s3 <= 00000000
     777  1.7 0x000000a8             s4 <= 00000000
     778  1.7 0x000000ac             s5 <= 00000000
     779  1.7 0x000000b0             fp <= 00000000
     782  1.7 0x000000b4             fp <= 00000000
     785  1.7 0x000000b8             s3 <= 00000000
     786  1.7 0x000000bc             s6 <= 00000000
     789  1.7 0x000000c0             s6 <= 00000000
     793  1.7 0x000000c4             s3 <= 00000000
     794  1.7 0x000000c8             fp <= 00000000
     797  1.7 0x000000cc             fp <= 00000000
     800  1.7 0x000000d0             fp <= 00000000
     803  1.7 0x000000d4             s3 <= 00000000
     804  1.7 0x000000d8             fp <= 00000000
     807  1.7 0x000000dc             fp <= 00000000
     810  1.7 0x000000e0             fp <= 00000000
     814  1.7 0x000000e4             s3 <= 00000000
     815  1.7 0x000000e8             s4 <= 00000000
     819  1.7 0x000000ec             s1 <= 00000000
     820  1.7 0x000000f0             s2 <= 00000000
     821  1.7 0x000000f4             s3 <= 00000000
     822  1.7 0x000000f8             s4 <= 00000000
     825  1.7 0x000000fc             s1 <= 00000000
     826  1.7 0x00000100             s2 <= 00000000
     827  1.7 0x00000104             s3 <= 00000000
     828  1.7 0x00000108             s5 <= 00000000
     829  1.7 0x0000010c             t0 <= 00000000
     832  1.7 0x00000110             s1 <= 00000000
     833  1.7 0x00000114             s2 <= 00000000
     834  1.7 0x00000118             s3 <= 00000000
     835  1.7 0x0000011c             s5 <= 00000000
     836  1.7 0x00000120             t0 <= 00000000
     838  1.7 0x00000124             s1 <= 00000000
     839  1.7 0x00000128             s2 <= 00000000
     840  1.7 0x0000012c             s3 <= 00000000
     841  1.7 0x00000130             t1 <= 00000006
     844  1.7 0x00000134               
     845  1.7 0x00000048             fp <= 00000000
     846  1.7 0x0000004c             s1 <= 00000000
     847  1.7 0x00000050             s2 <= 00000000
     848  1.7 0x00000054             s3 <= 00000000
     849  1.7 0x00000058             s4 <= 00000000
     850  1.7 0x0000005c             s5 <= 00000000
     851  1.7 0x00000060             fp <= 00000000
     855  1.7 0x00000064             s2 <= 00000000
     856  1.7 0x00000068             s3 <= 00000000
     857  1.7 0x0000006c             s4 <= 00000000
     858  1.7 0x00000070             s5 <= 00000000
     859  1.7 0x00000074             fp <= 00000000
     862  1.7 0x00000078             s2 <= 00000000
     863  1.7 0x0000007c             s3 <= 00000000
     864  1.7 0x00000080             s4 <= 00000000
     865  1.7 0x00000084             s5 <= 00000000
     866  1.7 0x00000088             fp <= 00000000
     870  1.7 0x0000008c             s2 <= 00000000
     871  1.7 0x00000090             s3 <= 00000000
     872  1.7 0x00000094             s4 <= 00000000
     873  1.7 0x00000098             s5 <= 00000000
     874  1.7 0x0000009c             fp <= 00000000
     877  1.7 0x000000a0             s2 <= 00000000
     878  1.7 0x000000a4             s3 <= 00000000
     879  1.7 0x000000a8             s4 <= 00000000
     880  1.7 0x000000ac             s5 <= 00000000
     881  1.7 0x000000b0             fp <= 00000000
     884  1.7 0x000000b4             fp <= 00000000
     887  1.7 0x000000b8             s3 <= 00000000
     888  1.7 0x000000bc             s6 <= 00000000
     891  1.7 0x000000c0             s6 <= 00000000
     895  1.7 0x000000c4             s3 <= 00000000
     896  1.7 0x000000c8             fp <= 00000000
     899  1.7 0x000000cc             fp <= 00000000
     902  1.7 0x000000d0             fp <= 00000000
     905  1.7 0x000000d4             s3 <= 00000000
     906  1.7 0x000000d8             fp <= 00000000
     909  1.7 0x000000dc             fp <= 00000000
     912  1.7 0x000000e0             fp <= 00000000
     916  1.7 0x000000e4             s3 <= 00000000
     917  1.7 0x000000e8             s4 <= 00000000
     921  1.7 0x000000ec             s1 <= 00000000
     922  1.7 0x000000f0             s2 <= 00000000
     923  1.7 0x000000f4             s3 <= 00000000
     924  1.7 0x000000f8             s4 <= 00000000
     927  1.7 0x000000fc             s1 <= 00000000
     928  1.7 0x00000100             s2 <= 00000000
     929  1.7 0x00000104             s3 <= 00000000
     930  1.7 0x00000108             s5 <= 00000000
     931  1.7 0x0000010c             t0 <= 00000000
     934  1.7 0x00000110             s1 <= 00000000
     935  1.7 0x00000114             s2 <= 00000000
     936  1.7 0x00000118             s3 <= 00000000
     937  1.7 0x0000011c             s5 <= 00000000
     938  1.7 0x00000120             t0 <= 00000000
     940  1.7 0x00000124             s1 <= 00000000
     941  1.7 0x00000128             s2 <= 00000000
     942  1.7 0x0000012c             s3 <= 00000000
     943  1.7 0x00000130             t1 <= 00000007
     946  1.7 0x00000134               
     947  1.7 0x00000048             fp <= 00000000
     948  1.7 0x0000004c             s1 <= 00000000
     949  1.7 0x00000050             s2 <= 00000000
     950  1.7 0x00000054             s3 <= 00000000
     951  1.7 0x00000058             s4 <= 00000000
     952  1.7 0x0000005c             s5 <= 00000000
     953  1.7 0x00000060             fp <= 00000000
     957  1.7 0x00000064             s2 <= 00000000
     958  1.7 0x00000068             s3 <= 00000000
     959  1.7 0x0000006c             s4 <= 00000000
     960  1.7 0x00000070             s5 <= 00000000
     961  1.7 0x00000074             fp <= 00000000
     964  1.7 0x00000078             s2 <= 00000000
     965  1.7 0x0000007c             s3 <= 00000000
     966  1.7 0x00000080             s4 <= 00000000
     967  1.7 0x00000084             s5 <= 00000000
     968  1.7 0x00000088             fp <= 00000000
     972  1.7 0x0000008c             s2 <= 00000000
     973  1.7 0x00000090             s3 <= 00000000
     974  1.7 0x00000094             s4 <= 00000000
     975  1.7 0x00000098             s5 <= 00000000
     976  1.7 0x0000009c             fp <= 00000000
     979  1.7 0x000000a0             s2 <= 00000000
     980  1.7 0x000000a4             s3 <= 00000000
     981  1.7 0x000000a8             s4 <= 00000000
     982  1.7 0x000000ac             s5 <= 00000000
     983  1.7 0x000000b0             fp <= 00000000
     986  1.7 0x000000b4             fp <= 00000000
     989  1.7 0x000000b8             s3 <= 00000000
     990  1.7 0x000000bc             s6 <= 00000000
     993  1.7 0x000000c0             s6 <= 00000000
     997  1.7 0x000000c4             s3 <= 00000000
     998  1.7 0x000000c8             fp <= 00000000
    1001  1.7 0x000000cc             fp <= 00000000
    1004  1.7 0x000000d0             fp <= 00000000
    1007  1.7 0x000000d4             s3 <= 00000000
    1008  1.7 0x000000d8             fp <= 00000000
    1011  1.7 0x000000dc             fp <= 00000000
    1014  1.7 0x000000e0             fp <= 00000000
    1018  1.7 0x000000e4             s3 <= 00000000
    1019  1.7 0x000000e8             s4 <= 00000000
    1023  1.7 0x000000ec             s1 <= 00000000
    1024  1.7 0x000000f0             s2 <= 00000000
    1025  1.7 0x000000f4             s3 <= 00000000
    1026  1.7 0x000000f8             s4 <= 00000000
    1029  1.7 0x000000fc             s1 <= 00000000
    1030  1.7 0x00000100             s2 <= 00000000
    1031  1.7 0x00000104             s3 <= 00000000
    1032  1.7 0x00000108             s5 <= 00000000
    1033  1.7 0x0000010c             t0 <= 00000000
    1036  1.7 0x00000110             s1 <= 00000000
    1037  1.7 0x00000114             s2 <= 00000000
    1038  1.7 0x00000118             s3 <= 00000000
    1039  1.7 0x0000011c             s5 <= 00000000
    1040  1.7 0x00000120             t0 <= 00000000
    1042  1.7 0x00000124             s1 <= 00000000
    1043  1.7 0x00000128             s2 <= 00000000
    1044  1.7 0x0000012c             s3 <= 00000000
    1045  1.7 0x00000130             t1 <= 00000008
    1048  1.7 0x00000134               
    1049  1.7 0x00000048             fp <= 00000000
    1050  1.7 0x0000004c             s1 <= 00000000
    1051  1.7 0x00000050             s2 <= 00000000
    1052  1.7 0x00000054             s3 <= 00000000
    1053  1.7 0x00000058             s4 <= 00000000
    1054  1.7 0x0000005c             s5 <= 00000000
    1055  1.7 0x00000060             fp <= 00000000
    1059  1.7 0x00000064             s2 <= 00000000
    1060  1.7 0x00000068             s3 <= 00000000
    1061  1.7 0x0000006c             s4 <= 00000000
    1062  1.7 0x00000070             s5 <= 00000000
    1063  1.7 0x00000074             fp <= 00000000
    1066  1.7 0x00000078             s2 <= 00000000
    1067  1.7 0x0000007c             s3 <= 00000000
    1068  1.7 0x00000080             s4 <= 00000000
    1069  1.7 0x00000084             s5 <= 00000000
    1070  1.7 0x00000088             fp <= 00000000
    1074  1.7 0x0000008c             s2 <= 00000000
    1075  1.7 0x00000090             s3 <= 00000000
    1076  1.7 0x00000094             s4 <= 00000000
    1077  1.7 0x00000098             s5 <= 00000000
    1078  1.7 0x0000009c             fp <= 00000000
    1081  1.7 0x000000a0             s2 <= 00000000
    1082  1.7 0x000000a4             s3 <= 00000000
    1083  1.7 0x000000a8             s4 <= 00000000
    1084  1.7 0x000000ac             s5 <= 00000000
    1085  1.7 0x000000b0             fp <= 00000000
    1088  1.7 0x000000b4             fp <= 00000000
    1091  1.7 0x000000b8             s3 <= 00000000
    1092  1.7 0x000000bc             s6 <= 00000000
    1095  1.7 0x000000c0             s6 <= 00000000
    1099  1.7 0x000000c4             s3 <= 00000000
    1100  1.7 0x000000c8             fp <= 00000000
    1103  1.7 0x000000cc             fp <= 00000000
    1106  1.7 0x000000d0             fp <= 00000000
    1109  1.7 0x000000d4             s3 <= 00000000
    1110  1.7 0x000000d8             fp <= 00000000
    1113  1.7 0x000000dc             fp <= 00000000
    1116  1.7 0x000000e0             fp <= 00000000
    1120  1.7 0x000000e4             s3 <= 00000000
    1121  1.7 0x000000e8             s4 <= 00000000
    1125  1.7 0x000000ec             s1 <= 00000000
    1126  1.7 0x000000f0             s2 <= 00000000
    1127  1.7 0x000000f4             s3 <= 00000000
    1128  1.7 0x000000f8             s4 <= 00000000
    1131  1.7 0x000000fc             s1 <= 00000000
    1132  1.7 0x00000100             s2 <= 00000000
    1133  1.7 0x00000104             s3 <= 00000000
    1134  1.7 0x00000108             s5 <= 00000000
    1135  1.7 0x0000010c             t0 <= 00000000
    1138  1.7 0x00000110             s1 <= 00000000
    1139  1.7 0x00000114             s2 <= 00000000
    1140  1.7 0x00000118             s3 <= 00000000
    1141  1.7 0x0000011c             s5 <= 00000000
    1142  1.7 0x00000120             t0 <= 00000000
    1144  1.7 0x00000124             s1 <= 00000000
    1145  1.7 0x00000128             s2 <= 00000000
    1146  1.7 0x0000012c             s3 <= 00000000
    1147  1.7 0x00000130             t1 <= 00000009
    1150  1.7 0x00000134               
    1151  1.7 0x00000048             fp <= 00000000
    1152  1.7 0x0000004c             s1 <= 00000000
    1153  1.7 0x00000050             s2 <= 00000000
    1154  1.7 0x00000054             s3 <= 00000000
    1155  1.7 0x00000058             s4 <= 00000000
    1156  1.7 0x0000005c             s5 <= 00000000
    1157  1.7 0x00000060             fp <= 00000000
    1161  1.7 0x00000064             s2 <= 00000000
    1162  1.7 0x00000068             s3 <= 00000000
    1163  1.7 0x0000006c             s4 <= 00000000
    1164  1.7 0x00000070             s5 <= 00000000
    1165  1.7 0x00000074             fp <= 00000000
    1168  1.7 0x00000078             s2 <= 00000000
    1169  1.7 0x0000007c             s3 <= 00000000
    1170  1.7 0x00000080             s4 <= 00000000
    1171  1.7 0x00000084             s5 <= 00000000
    1172  1.7 0x00000088             fp <= 00000000
    1176  1.7 0x0000008c             s2 <= 00000000
    1177  1.7 0x00000090             s3 <= 00000000
    1178  1.7 0x00000094             s4 <= 00000000
    1179  1.7 0x00000098             s5 <= 00000000
    1180  1.7 0x0000009c             fp <= 00000000
    1183  1.7 0x000000a0             s2 <= 00000000
    1184  1.7 0x000000a4             s3 <= 00000000
    1185  1.7 0x000000a8             s4 <= 00000000
    1186  1.7 0x000000ac             s5 <= 00000000
    1187  1.7 0x000000b0             fp <= 00000000
    1190  1.7 0x000000b4             fp <= 00000000
    1193  1.7 0x000000b8             s3 <= 00000000
    1194  1.7 0x000000bc             s6 <= 00000000
    1197  1.7 0x000000c0             s6 <= 00000000
    1201  1.7 0x000000c4             s3 <= 00000000
    1202  1.7 0x000000c8             fp <= 00000000
    1205  1.7 0x000000cc             fp <= 00000000
    1208  1.7 0x000000d0             fp <= 00000000
    1211  1.7 0x000000d4             s3 <= 00000000
    1212  1.7 0x000000d8             fp <= 00000000
    1215  1.7 0x000000dc             fp <= 00000000
    1218  1.7 0x000000e0             fp <= 00000000
    1222  1.7 0x000000e4             s3 <= 00000000
    1223  1.7 0x000000e8             s4 <= 00000000
    1227  1.7 0x000000ec             s1 <= 00000000
    1228  1.7 0x000000f0             s2 <= 00000000
    1229  1.7 0x000000f4             s3 <= 00000000
    1230  1.7 0x000000f8             s4 <= 00000000
    1233  1.7 0x000000fc             s1 <= 00000000
    1234  1.7 0x00000100             s2 <= 00000000
    1235  1.7 0x00000104             s3 <= 00000000
    1236  1.7 0x00000108             s5 <= 00000000
    1237  1.7 0x0000010c             t0 <= 00000000
    1240  1.7 0x00000110             s1 <= 00000000
    1241  1.7 0x00000114             s2 <= 00000000
    1242  1.7 0x00000118             s3 <= 00000000
    1243  1.7 0x0000011c             s5 <= 00000000
    1244  1.7 0x00000120             t0 <= 00000000
    1246  1.7 0x00000124             s1 <= 00000000
    1247  1.7 0x00000128             s2 <= 00000000
    1248  1.7 0x0000012c             s3 <= 00000000
    1249  1.7 0x00000130             t1 <= 0000000a
    1252  1.7 0x00000134               
    1257  1.7 0x00000138             sp <= 00002ffc
    1258  1.7 0x0000013c               
    1263  1.7 0x00000010               
$finish called at time : 24558666 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 10317.953 ; gain = 0.000 ; free physical = 3029 ; free virtual = 18772
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 10317.953 ; gain = 0.000 ; free physical = 3029 ; free virtual = 18772
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 10317.953 ; gain = 0.000 ; free physical = 3029 ; free virtual = 18772
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 10345.973 ; gain = 0.000 ; free physical = 3094 ; free virtual = 18841
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     201 10.0 0x00000004             sp <= 00003000
     202  5.5 0x00000008             sp <= 00002ffc
     203  4.0 0x0000000c             ra <= 00000010
     208  4.5 0x00000014             sp <= 00002fd4
     210  4.0 0x00000018             a5 <= 00002fd4
     211  3.5 0x0000001c             a4 <= 0000038f
     212  3.1 0x00000020               mem[00000fd4] <= 00000000
     213  2.8 0x00000024             a1 <= 0000000a
     214  2.6 0x00000028             t1 <= 00000000
     215  2.5 0x0000002c             fp <= 000004d2
     216  2.3 0x00000030             s1 <= 00000224
     217  2.2 0x00000034             s2 <= 00001000
     219  2.2 0x00000038             s2 <= 00000911
     220  2.1 0x0000003c             s3 <= 000003b4
     221  2.0 0x00000040             s4 <= 00000306
     222  2.0 0x00000044             s5 <= 000001b0
     223  1.8 0x00000048             fp <= 00136864
     224  1.8 0x0000004c             s1 <= 002192f4
     225  1.8 0x00000050             s2 <= 000b3238
     226  1.7 0x00000054             s3 <= 00051a20
     227  1.7 0x00000058             s4 <= 00000000
     228  1.6 0x0000005c             s5 <= 00000000
     229  1.6 0x00000060             fp <= 0034fb58
     233  1.7 0x00000064             s2 <= ffd636e0
     234  1.7 0x00000068             s3 <= 0031e178
     235  1.7 0x0000006c             s4 <= 0034fb58
     236  1.6 0x00000070             s5 <= ffcb04a8
     237  1.6 0x00000074             fp <= 00568e4c
     239  1.6 0x00000078             s2 <= 0080576c
     240  1.6 0x0000007c             s3 <= 00676f34
     241  1.6 0x00000080             s4 <= 008b89a4
     242  1.6 0x00000084             s5 <= 008b89a4
     243  1.5 0x00000088             fp <= 00000000
     247  1.6 0x0000008c             s2 <= 0080576c
     248  1.6 0x00000090             s3 <= 00676f34
     249  1.6 0x00000094             s4 <= 008b89a4
     250  1.6 0x00000098             s5 <= 008b89a4
     251  1.5 0x0000009c             fp <= 00000000
     253  1.6 0x000000a0             s2 <= ff7fa894
     254  1.5 0x000000a4             s3 <= 00676f34
     255  1.5 0x000000a8             s4 <= 008b89a4
     256  1.5 0x000000ac             s5 <= ff74765c
     257  1.5 0x000000b0             fp <= 002192f4
     259  1.5 0x000000b4             fp <= 00a1ea60
     260  1.5 0x000000b8             s3 <= 0046fdc0
[        260] Error: wrong result written. Expected to write 0x00c68554, but wrote 0x0046fdc0
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 6200332 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 10345.973 ; gain = 0.000 ; free physical = 3028 ; free virtual = 18780
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 10356.977 ; gain = 0.000 ; free physical = 3096 ; free virtual = 18839
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     201 10.0 0x00000004             sp <= 00003000
     202  5.5 0x00000008             sp <= 00002ffc
     203  4.0 0x0000000c             ra <= 00000010
     208  4.5 0x00000014             sp <= 00002fd4
     210  4.0 0x00000018             a5 <= 00002fd4
     211  3.5 0x0000001c             a4 <= 0000038f
     212  3.1 0x00000020               mem[00000fd4] <= 00000000
     213  2.8 0x00000024             a1 <= 0000000a
     214  2.6 0x00000028             t1 <= 00000000
     215  2.5 0x0000002c             fp <= 000004d2
     216  2.3 0x00000030             s1 <= 00000224
     217  2.2 0x00000034             s2 <= 00001000
     219  2.2 0x00000038             s2 <= 00000911
     220  2.1 0x0000003c             s3 <= 000003b4
     221  2.0 0x00000040             s4 <= 00000306
     222  2.0 0x00000044             s5 <= 000001b0
     223  1.8 0x00000048             fp <= 00136864
     224  1.8 0x0000004c             s1 <= 002192f4
     225  1.8 0x00000050             s2 <= 000b3238
     226  1.7 0x00000054             s3 <= 00051a20
     227  1.7 0x00000058             s4 <= 00000000
     228  1.6 0x0000005c             s5 <= 00000000
     229  1.6 0x00000060             fp <= 0034fb58
     233  1.7 0x00000064             s2 <= ffd636e0
     234  1.7 0x00000068             s3 <= 0031e178
     235  1.7 0x0000006c             s4 <= 0034fb58
     236  1.6 0x00000070             s5 <= ffcb04a8
     237  1.6 0x00000074             fp <= 00568e4c
     239  1.6 0x00000078             s2 <= 0080576c
     240  1.6 0x0000007c             s3 <= 00676f34
     241  1.6 0x00000080             s4 <= 008b89a4
     242  1.6 0x00000084             s5 <= 008b89a4
     243  1.5 0x00000088             fp <= 00000000
     247  1.6 0x0000008c             s2 <= 0080576c
     248  1.6 0x00000090             s3 <= 00676f34
     249  1.6 0x00000094             s4 <= 008b89a4
     250  1.6 0x00000098             s5 <= 008b89a4
     251  1.5 0x0000009c             fp <= 00000000
     253  1.6 0x000000a0             s2 <= ff7fa894
     254  1.5 0x000000a4             s3 <= 00676f34
     255  1.5 0x000000a8             s4 <= 008b89a4
     256  1.5 0x000000ac             s5 <= ff74765c
     257  1.5 0x000000b0             fp <= 002192f4
     259  1.5 0x000000b4             fp <= 00a1ea60
     260  1.5 0x000000b8             s3 <= 0046fdc0
[        260] Error: wrong result written. Expected to write 0x00c68554, but wrote 0x0046fdc0
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 6200332 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 10356.977 ; gain = 0.000 ; free physical = 3030 ; free virtual = 18778
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 10389.988 ; gain = 0.000 ; free physical = 3080 ; free virtual = 18834
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     201 10.0 0x00000004             sp <= 00003000
     203  6.0 0x00000008             sp <= 00002ffc
     204  4.3 0x0000000c             ra <= 00000010
     209  4.7 0x00000014             sp <= 00002fd4
     211  4.2 0x00000018             a5 <= 00002fd4
     212  3.6 0x0000001c             a4 <= 0000038f
     213  3.2 0x00000020               mem[00000fd4] <= 00000000
     214  3.0 0x00000024             a1 <= 0000000a
     215  2.7 0x00000028             t1 <= 00000000
     216  2.6 0x0000002c             fp <= 000004d2
     217  2.4 0x00000030             s1 <= 00000224
     218  2.3 0x00000034             s2 <= 00001000
     220  2.3 0x00000038             s2 <= 00000911
     221  2.2 0x0000003c             s3 <= 000003b4
     222  2.1 0x00000040             s4 <= 00000306
     223  2.0 0x00000044             s5 <= 000001b0
     224  1.9 0x00000048             fp <= 00136864
     225  1.8 0x0000004c             s1 <= 002192f4
     226  1.8 0x00000050             s2 <= 000b3238
     227  1.8 0x00000054             s3 <= 00051a20
     228  1.7 0x00000058             s4 <= 00000000
     229  1.7 0x0000005c             s5 <= 00000000
     230  1.7 0x00000060             fp <= 0034fb58
     234  1.8 0x00000064             s2 <= ffd636e0
     235  1.7 0x00000068             s3 <= 0031e178
     236  1.7 0x0000006c             s4 <= 0034fb58
     237  1.7 0x00000070             s5 <= ffcb04a8
     238  1.6 0x00000074             fp <= 00568e4c
     240  1.7 0x00000078             s2 <= 0080576c
     242  1.7 0x0000007c             s3 <= 00676f34
     243  1.6 0x00000080             s4 <= 008b89a4
     244  1.6 0x00000084             s5 <= 008b89a4
     245  1.6 0x00000088             fp <= 00000000
     249  1.7 0x0000008c             s2 <= 0080576c
     250  1.6 0x00000090             s3 <= 00676f34
     251  1.6 0x00000094             s4 <= 008b89a4
     252  1.6 0x00000098             s5 <= 008b89a4
     253  1.6 0x0000009c             fp <= 00000000
     255  1.6 0x000000a0             s2 <= ff7fa894
     257  1.6 0x000000a4             s3 <= 00676f34
     258  1.6 0x000000a8             s4 <= 008b89a4
     259  1.6 0x000000ac             s5 <= ff74765c
     260  1.6 0x000000b0             fp <= 002192f4
     262  1.6 0x000000b4             fp <= 00a1ea60
     264  1.6 0x000000b8             s3 <= 00c68554
     266  1.6 0x000000bc             s6 <= 00c37d54
     268  1.6 0x000000c0             s6 <= 0143d4c0
     272  1.6 0x000000c4             s3 <= 01855194
     273  1.6 0x000000c8             fp <= 00c37d54
     275  1.6 0x000000cc             fp <= 0143d4c0
     277  1.6 0x000000d0             fp <= 01cf5e64
     279  1.6 0x000000d4             s3 <= 004a0ff0
     281  1.6 0x000000d8             fp <= 01f0f158
     283  1.6 0x000000dc             fp <= 027148c4
     285  1.7 0x000000e0             fp <= 02fcd268
     289  1.7 0x000000e4             s3 <= 02b6dd98
     290  1.7 0x000000e8             s4 <= 00000000
     294  1.7 0x000000ec             s1 <= 002192f4
     295  1.7 0x000000f0             s2 <= ff7fa894
     296  1.7 0x000000f4             s3 <= 02b6dd98
     297  1.7 0x000000f8             s4 <= 00000000
     299  1.7 0x000000fc             s1 <= 002192f4
     301  1.7 0x00000100             s2 <= 0080576c
     302  1.7 0x00000104             s3 <= 02b6dd98
     303  1.7 0x00000108             s5 <= 00000000
     304  1.7 0x0000010c             t0 <= 00000000
     307  1.7 0x00000110             s1 <= 002192f4
     308  1.7 0x00000114             s2 <= 0080576c
     309  1.7 0x00000118             s3 <= 02b6dd98
     310  1.6 0x0000011c             s5 <= 00000000
     311  1.6 0x00000120             t0 <= 00000000
     312  1.6 0x00000124             s1 <= 002192f4
     314  1.6 0x00000128             s2 <= ff7fa894
     315  1.6 0x0000012c             s3 <= 02b6dd98
     316  1.6 0x00000130             t1 <= 00000001
     318  1.6 0x00000134               
     323  1.7 0x00000048             fp <= 0ee51510
     324  1.6 0x0000004c             s1 <= e98bdbe0
     325  1.6 0x00000050             s2 <= 00000000
     326  1.6 0x00000054             s3 <= 00000000
     327  1.6 0x00000058             s4 <= 00000000
     328  1.6 0x0000005c             s5 <= 74710c00
     329  1.6 0x00000060             fp <= f870f0f0
     333  1.6 0x00000064             s2 <= 078f0f10
     334  1.6 0x00000068             s3 <= f870f0f0
     335  1.6 0x0000006c             s4 <= f870f0f0
     336  1.6 0x00000070             s5 <= 7c001b10
     337  1.6 0x00000074             fp <= e1fcccd0
     339  1.6 0x00000078             s2 <= da6dbdc0
     341  1.6 0x0000007c             s3 <= 198c3c20
     342  1.6 0x00000080             s4 <= da6dbdc0
     343  1.6 0x00000084             s5 <= 65fcb1c0
     344  1.6 0x00000088             fp <= 00000000
     348  1.6 0x0000008c             s2 <= da6dbdc0
     349  1.6 0x00000090             s3 <= 198c3c20
     350  1.6 0x00000094             s4 <= da6dbdc0
     351  1.6 0x00000098             s5 <= 65fcb1c0
     352  1.6 0x0000009c             fp <= 00000000
     354  1.6 0x000000a0             s2 <= 25924240
     356  1.6 0x000000a4             s3 <= 198c3c20
     357  1.6 0x000000a8             s4 <= da6dbdc0
     358  1.6 0x000000ac             s5 <= 9a034e40
     359  1.6 0x000000b0             fp <= e98bdbe0
     361  1.6 0x000000b4             fp <= c3f999a0
     363  1.6 0x000000b8             s3 <= da75a580
     365  1.6 0x000000bc             s6 <= ad857580
     367  1.6 0x000000c0             s6 <= 87f33340
     371  1.6 0x000000c4             s3 <= 5d8696c0
     372  1.6 0x000000c8             fp <= ad857580
     374  1.6 0x000000cc             fp <= 87f33340
     376  1.6 0x000000d0             fp <= 6260f100
     378  1.6 0x000000d4             s3 <= 3fe667c0
     380  1.6 0x000000d8             fp <= 4beccce0
     382  1.6 0x000000dc             fp <= 265a8aa0
     384  1.6 0x000000e0             fp <= 00c84860
     388  1.6 0x000000e4             s3 <= 3f2e2fa0
     389  1.6 0x000000e8             s4 <= 00000000
     393  1.7 0x000000ec             s1 <= e98bdbe0
     394  1.6 0x000000f0             s2 <= 25924240
     395  1.6 0x000000f4             s3 <= 3f2e2fa0
     396  1.6 0x000000f8             s4 <= 00000000
     398  1.6 0x000000fc             s1 <= e98bdbe0
     400  1.6 0x00000100             s2 <= da6dbdc0
     401  1.6 0x00000104             s3 <= 3f2e2fa0
     402  1.6 0x00000108             s5 <= 00000000
     403  1.6 0x0000010c             t0 <= 00000000
     406  1.6 0x00000110             s1 <= e98bdbe0
     407  1.6 0x00000114             s2 <= da6dbdc0
     408  1.6 0x00000118             s3 <= 3f2e2fa0
     409  1.6 0x0000011c             s5 <= 00000000
     410  1.6 0x00000120             t0 <= 00000000
     411  1.6 0x00000124             s1 <= e98bdbe0
     413  1.6 0x00000128             s2 <= 25924240
     414  1.6 0x0000012c             s3 <= 3f2e2fa0
     415  1.6 0x00000130             t1 <= 00000002
     417  1.6 0x00000134               
     418  1.6 0x00000048             fp <= 3766b800
     419  1.6 0x0000004c             s1 <= fd132800
     420  1.6 0x00000050             s2 <= 00000000
     421  1.6 0x00000054             s3 <= 00000000
     422  1.6 0x00000058             s4 <= 00000000
     423  1.6 0x0000005c             s5 <= f8560000
     424  1.6 0x00000060             fp <= 3479e000
     428  1.6 0x00000064             s2 <= cb862000
     429  1.6 0x00000068             s3 <= 3479e000
     430  1.6 0x0000006c             s4 <= 3479e000
     431  1.6 0x00000070             s5 <= c3dc2000
     432  1.6 0x00000074             fp <= 318d0800
     434  1.6 0x00000078             s2 <= 6606e800
     436  1.6 0x0000007c             s3 <= 05f4e800
     437  1.6 0x00000080             s4 <= 6606e800
     438  1.6 0x00000084             s5 <= 6db0e800
     439  1.6 0x00000088             fp <= 00000000
     443  1.6 0x0000008c             s2 <= 6606e800
     444  1.6 0x00000090             s3 <= 05f4e800
     445  1.6 0x00000094             s4 <= 6606e800
     446  1.6 0x00000098             s5 <= 6db0e800
     447  1.6 0x0000009c             fp <= 00000000
     449  1.6 0x000000a0             s2 <= 99f91800
     451  1.6 0x000000a4             s3 <= 05f4e800
     452  1.6 0x000000a8             s4 <= 6606e800
     453  1.6 0x000000ac             s5 <= 924f1800
     454  1.6 0x000000b0             fp <= fd132800
     456  1.6 0x000000b4             fp <= 631a1000
     458  1.6 0x000000b8             s3 <= 66eef800
     460  1.6 0x000000bc             s6 <= 602d3800
     462  1.6 0x000000c0             s6 <= c6342000
     466  1.6 0x000000c4             s3 <= a0dad800
     467  1.6 0x000000c8             fp <= 602d3800
     469  1.6 0x000000cc             fp <= c6342000
     471  1.6 0x000000d0             fp <= 2c3b0800
     473  1.6 0x000000d4             s3 <= 8ce1d000
     475  1.6 0x000000d8             fp <= 294e3000
     477  1.6 0x000000dc             fp <= 8f551800
     479  1.6 0x000000e0             fp <= f55c0000
     483  1.6 0x000000e4             s3 <= 79bdd000
     484  1.6 0x000000e8             s4 <= 00000000
     488  1.6 0x000000ec             s1 <= fd132800
     489  1.6 0x000000f0             s2 <= 99f91800
     490  1.6 0x000000f4             s3 <= 79bdd000
     491  1.6 0x000000f8             s4 <= 00000000
     493  1.6 0x000000fc             s1 <= fd132800
     495  1.6 0x00000100             s2 <= 6606e800
     496  1.6 0x00000104             s3 <= 79bdd000
     497  1.6 0x00000108             s5 <= 00000000
     498  1.6 0x0000010c             t0 <= 00000000
     501  1.6 0x00000110             s1 <= fd132800
     502  1.6 0x00000114             s2 <= 6606e800
     503  1.6 0x00000118             s3 <= 79bdd000
     504  1.6 0x0000011c             s5 <= 00000000
     505  1.6 0x00000120             t0 <= 00000000
     506  1.6 0x00000124             s1 <= fd132800
     508  1.6 0x00000128             s2 <= 99f91800
     509  1.6 0x0000012c             s3 <= 79bdd000
     510  1.6 0x00000130             t1 <= 00000003
     512  1.6 0x00000134               
     513  1.6 0x00000048             fp <= b3c00000
     514  1.6 0x0000004c             s1 <= 1b800000
     515  1.6 0x00000050             s2 <= 00000000
     516  1.6 0x00000054             s3 <= 00000000
     517  1.6 0x00000058             s4 <= 00000000
     518  1.6 0x0000005c             s5 <= 00000000
     519  1.6 0x00000060             fp <= cf400000
     523  1.6 0x00000064             s2 <= 30c00000
     524  1.6 0x00000068             s3 <= cf400000
     525  1.6 0x0000006c             s4 <= cf400000
     526  1.6 0x00000070             s5 <= 30c00000
     527  1.6 0x00000074             fp <= eac00000
     529  1.6 0x00000078             s2 <= ba000000
     531  1.6 0x0000007c             s3 <= 25800000
     532  1.6 0x00000080             s4 <= ba000000
     533  1.6 0x00000084             s5 <= ba000000
     534  1.6 0x00000088             fp <= 00000000
     538  1.6 0x0000008c             s2 <= ba000000
     539  1.6 0x00000090             s3 <= 25800000
     540  1.6 0x00000094             s4 <= ba000000
     541  1.6 0x00000098             s5 <= ba000000
     542  1.6 0x0000009c             fp <= 00000000
     544  1.6 0x000000a0             s2 <= 46000000
     546  1.6 0x000000a4             s3 <= 25800000
     547  1.6 0x000000a8             s4 <= ba000000
     548  1.6 0x000000ac             s5 <= 46000000
     549  1.5 0x000000b0             fp <= 1b800000
     551  1.6 0x000000b4             fp <= d5800000
     553  1.6 0x000000b8             s3 <= f0000000
     555  1.6 0x000000bc             s6 <= f1000000
     557  1.6 0x000000c0             s6 <= ab000000
     561  1.6 0x000000c4             s3 <= 5b000000
     562  1.6 0x000000c8             fp <= f1000000
     564  1.6 0x000000cc             fp <= ab000000
     566  1.6 0x000000d0             fp <= 65000000
     568  1.6 0x000000d4             s3 <= 3e000000
     570  1.6 0x000000d8             fp <= 80800000
     572  1.6 0x000000dc             fp <= 3a800000
     574  1.6 0x000000e0             fp <= f4800000
     578  1.6 0x000000e4             s3 <= ca800000
     579  1.6 0x000000e8             s4 <= 00000000
     583  1.6 0x000000ec             s1 <= 1b800000
     584  1.6 0x000000f0             s2 <= 46000000
     585  1.6 0x000000f4             s3 <= ca800000
     586  1.6 0x000000f8             s4 <= 00000000
     588  1.6 0x000000fc             s1 <= 1b800000
     590  1.6 0x00000100             s2 <= ba000000
     591  1.6 0x00000104             s3 <= ca800000
     592  1.6 0x00000108             s5 <= 00000000
     593  1.6 0x0000010c             t0 <= 00000000
     596  1.6 0x00000110             s1 <= 1b800000
     597  1.6 0x00000114             s2 <= ba000000
     598  1.6 0x00000118             s3 <= ca800000
     599  1.6 0x0000011c             s5 <= 00000000
     600  1.6 0x00000120             t0 <= 00000000
     601  1.6 0x00000124             s1 <= 1b800000
     603  1.6 0x00000128             s2 <= 46000000
     604  1.6 0x0000012c             s3 <= ca800000
     605  1.6 0x00000130             t1 <= 00000004
     607  1.6 0x00000134               
     608  1.6 0x00000048             fp <= 00000000
     609  1.6 0x0000004c             s1 <= 00000000
     610  1.6 0x00000050             s2 <= 00000000
     611  1.6 0x00000054             s3 <= 00000000
     612  1.6 0x00000058             s4 <= 00000000
     613  1.6 0x0000005c             s5 <= 00000000
     614  1.6 0x00000060             fp <= 00000000
     618  1.6 0x00000064             s2 <= 00000000
     619  1.6 0x00000068             s3 <= 00000000
     620  1.6 0x0000006c             s4 <= 00000000
     621  1.6 0x00000070             s5 <= 00000000
     622  1.6 0x00000074             fp <= 00000000
     624  1.6 0x00000078             s2 <= 00000000
     626  1.6 0x0000007c             s3 <= 00000000
     627  1.6 0x00000080             s4 <= 00000000
     628  1.6 0x00000084             s5 <= 00000000
     629  1.5 0x00000088             fp <= 00000000
     633  1.6 0x0000008c             s2 <= 00000000
     634  1.6 0x00000090             s3 <= 00000000
     635  1.6 0x00000094             s4 <= 00000000
     636  1.6 0x00000098             s5 <= 00000000
     637  1.5 0x0000009c             fp <= 00000000
     639  1.6 0x000000a0             s2 <= 00000000
     641  1.6 0x000000a4             s3 <= 00000000
     642  1.6 0x000000a8             s4 <= 00000000
     643  1.5 0x000000ac             s5 <= 00000000
     644  1.5 0x000000b0             fp <= 00000000
     646  1.5 0x000000b4             fp <= 00000000
     648  1.5 0x000000b8             s3 <= 00000000
     650  1.6 0x000000bc             s6 <= 00000000
     652  1.6 0x000000c0             s6 <= 00000000
     656  1.6 0x000000c4             s3 <= 00000000
     657  1.6 0x000000c8             fp <= 00000000
     659  1.6 0x000000cc             fp <= 00000000
     661  1.6 0x000000d0             fp <= 00000000
     663  1.6 0x000000d4             s3 <= 00000000
     665  1.6 0x000000d8             fp <= 00000000
     667  1.6 0x000000dc             fp <= 00000000
     669  1.6 0x000000e0             fp <= 00000000
     673  1.6 0x000000e4             s3 <= 00000000
     674  1.6 0x000000e8             s4 <= 00000000
     678  1.6 0x000000ec             s1 <= 00000000
     679  1.6 0x000000f0             s2 <= 00000000
     680  1.6 0x000000f4             s3 <= 00000000
     681  1.6 0x000000f8             s4 <= 00000000
     683  1.6 0x000000fc             s1 <= 00000000
     685  1.6 0x00000100             s2 <= 00000000
     686  1.6 0x00000104             s3 <= 00000000
     687  1.6 0x00000108             s5 <= 00000000
     688  1.6 0x0000010c             t0 <= 00000000
     691  1.6 0x00000110             s1 <= 00000000
     692  1.6 0x00000114             s2 <= 00000000
     693  1.6 0x00000118             s3 <= 00000000
     694  1.6 0x0000011c             s5 <= 00000000
     695  1.6 0x00000120             t0 <= 00000000
     696  1.6 0x00000124             s1 <= 00000000
     698  1.6 0x00000128             s2 <= 00000000
     699  1.6 0x0000012c             s3 <= 00000000
     700  1.6 0x00000130             t1 <= 00000005
     702  1.6 0x00000134               
     703  1.6 0x00000048             fp <= 00000000
     704  1.6 0x0000004c             s1 <= 00000000
     705  1.6 0x00000050             s2 <= 00000000
     706  1.6 0x00000054             s3 <= 00000000
     707  1.6 0x00000058             s4 <= 00000000
     708  1.5 0x0000005c             s5 <= 00000000
     709  1.5 0x00000060             fp <= 00000000
     713  1.6 0x00000064             s2 <= 00000000
     714  1.6 0x00000068             s3 <= 00000000
     715  1.6 0x0000006c             s4 <= 00000000
     716  1.5 0x00000070             s5 <= 00000000
     717  1.5 0x00000074             fp <= 00000000
     719  1.5 0x00000078             s2 <= 00000000
     721  1.6 0x0000007c             s3 <= 00000000
     722  1.5 0x00000080             s4 <= 00000000
     723  1.5 0x00000084             s5 <= 00000000
     724  1.5 0x00000088             fp <= 00000000
     728  1.6 0x0000008c             s2 <= 00000000
     729  1.6 0x00000090             s3 <= 00000000
     730  1.5 0x00000094             s4 <= 00000000
     731  1.5 0x00000098             s5 <= 00000000
     732  1.5 0x0000009c             fp <= 00000000
     734  1.5 0x000000a0             s2 <= 00000000
     736  1.5 0x000000a4             s3 <= 00000000
     737  1.5 0x000000a8             s4 <= 00000000
     738  1.5 0x000000ac             s5 <= 00000000
     739  1.5 0x000000b0             fp <= 00000000
     741  1.5 0x000000b4             fp <= 00000000
     743  1.5 0x000000b8             s3 <= 00000000
     745  1.5 0x000000bc             s6 <= 00000000
     747  1.5 0x000000c0             s6 <= 00000000
     751  1.6 0x000000c4             s3 <= 00000000
     752  1.6 0x000000c8             fp <= 00000000
     754  1.6 0x000000cc             fp <= 00000000
     756  1.6 0x000000d0             fp <= 00000000
     758  1.6 0x000000d4             s3 <= 00000000
     760  1.6 0x000000d8             fp <= 00000000
     762  1.6 0x000000dc             fp <= 00000000
     764  1.6 0x000000e0             fp <= 00000000
     768  1.6 0x000000e4             s3 <= 00000000
     769  1.6 0x000000e8             s4 <= 00000000
     773  1.6 0x000000ec             s1 <= 00000000
     774  1.6 0x000000f0             s2 <= 00000000
     775  1.6 0x000000f4             s3 <= 00000000
     776  1.6 0x000000f8             s4 <= 00000000
     778  1.6 0x000000fc             s1 <= 00000000
     780  1.6 0x00000100             s2 <= 00000000
     781  1.6 0x00000104             s3 <= 00000000
     782  1.6 0x00000108             s5 <= 00000000
     783  1.6 0x0000010c             t0 <= 00000000
     786  1.6 0x00000110             s1 <= 00000000
     787  1.6 0x00000114             s2 <= 00000000
     788  1.6 0x00000118             s3 <= 00000000
     789  1.6 0x0000011c             s5 <= 00000000
     790  1.6 0x00000120             t0 <= 00000000
     791  1.6 0x00000124             s1 <= 00000000
     793  1.6 0x00000128             s2 <= 00000000
     794  1.6 0x0000012c             s3 <= 00000000
     795  1.6 0x00000130             t1 <= 00000006
     797  1.6 0x00000134               
     798  1.6 0x00000048             fp <= 00000000
     799  1.6 0x0000004c             s1 <= 00000000
     800  1.6 0x00000050             s2 <= 00000000
     801  1.6 0x00000054             s3 <= 00000000
     802  1.5 0x00000058             s4 <= 00000000
     803  1.5 0x0000005c             s5 <= 00000000
     804  1.5 0x00000060             fp <= 00000000
     808  1.6 0x00000064             s2 <= 00000000
     809  1.6 0x00000068             s3 <= 00000000
     810  1.5 0x0000006c             s4 <= 00000000
     811  1.5 0x00000070             s5 <= 00000000
     812  1.5 0x00000074             fp <= 00000000
     814  1.5 0x00000078             s2 <= 00000000
     816  1.5 0x0000007c             s3 <= 00000000
     817  1.5 0x00000080             s4 <= 00000000
     818  1.5 0x00000084             s5 <= 00000000
     819  1.5 0x00000088             fp <= 00000000
     823  1.5 0x0000008c             s2 <= 00000000
     824  1.5 0x00000090             s3 <= 00000000
     825  1.5 0x00000094             s4 <= 00000000
     826  1.5 0x00000098             s5 <= 00000000
     827  1.5 0x0000009c             fp <= 00000000
     829  1.5 0x000000a0             s2 <= 00000000
     831  1.5 0x000000a4             s3 <= 00000000
     832  1.5 0x000000a8             s4 <= 00000000
     833  1.5 0x000000ac             s5 <= 00000000
     834  1.5 0x000000b0             fp <= 00000000
     836  1.5 0x000000b4             fp <= 00000000
     838  1.5 0x000000b8             s3 <= 00000000
     840  1.5 0x000000bc             s6 <= 00000000
     842  1.5 0x000000c0             s6 <= 00000000
     846  1.6 0x000000c4             s3 <= 00000000
     847  1.5 0x000000c8             fp <= 00000000
     849  1.6 0x000000cc             fp <= 00000000
     851  1.6 0x000000d0             fp <= 00000000
     853  1.6 0x000000d4             s3 <= 00000000
     855  1.6 0x000000d8             fp <= 00000000
     857  1.6 0x000000dc             fp <= 00000000
     859  1.6 0x000000e0             fp <= 00000000
     863  1.6 0x000000e4             s3 <= 00000000
     864  1.6 0x000000e8             s4 <= 00000000
     868  1.6 0x000000ec             s1 <= 00000000
     869  1.6 0x000000f0             s2 <= 00000000
     870  1.6 0x000000f4             s3 <= 00000000
     871  1.6 0x000000f8             s4 <= 00000000
     873  1.6 0x000000fc             s1 <= 00000000
     875  1.6 0x00000100             s2 <= 00000000
     876  1.6 0x00000104             s3 <= 00000000
     877  1.6 0x00000108             s5 <= 00000000
     878  1.6 0x0000010c             t0 <= 00000000
     881  1.6 0x00000110             s1 <= 00000000
     882  1.6 0x00000114             s2 <= 00000000
     883  1.6 0x00000118             s3 <= 00000000
     884  1.6 0x0000011c             s5 <= 00000000
     885  1.6 0x00000120             t0 <= 00000000
     886  1.6 0x00000124             s1 <= 00000000
     888  1.6 0x00000128             s2 <= 00000000
     889  1.6 0x0000012c             s3 <= 00000000
     890  1.6 0x00000130             t1 <= 00000007
     892  1.6 0x00000134               
     893  1.6 0x00000048             fp <= 00000000
     894  1.6 0x0000004c             s1 <= 00000000
     895  1.5 0x00000050             s2 <= 00000000
     896  1.5 0x00000054             s3 <= 00000000
     897  1.5 0x00000058             s4 <= 00000000
     898  1.5 0x0000005c             s5 <= 00000000
     899  1.5 0x00000060             fp <= 00000000
     903  1.5 0x00000064             s2 <= 00000000
     904  1.5 0x00000068             s3 <= 00000000
     905  1.5 0x0000006c             s4 <= 00000000
     906  1.5 0x00000070             s5 <= 00000000
     907  1.5 0x00000074             fp <= 00000000
     909  1.5 0x00000078             s2 <= 00000000
     911  1.5 0x0000007c             s3 <= 00000000
     912  1.5 0x00000080             s4 <= 00000000
     913  1.5 0x00000084             s5 <= 00000000
     914  1.5 0x00000088             fp <= 00000000
     918  1.5 0x0000008c             s2 <= 00000000
     919  1.5 0x00000090             s3 <= 00000000
     920  1.5 0x00000094             s4 <= 00000000
     921  1.5 0x00000098             s5 <= 00000000
     922  1.5 0x0000009c             fp <= 00000000
     924  1.5 0x000000a0             s2 <= 00000000
     926  1.5 0x000000a4             s3 <= 00000000
     927  1.5 0x000000a8             s4 <= 00000000
     928  1.5 0x000000ac             s5 <= 00000000
     929  1.5 0x000000b0             fp <= 00000000
     931  1.5 0x000000b4             fp <= 00000000
     933  1.5 0x000000b8             s3 <= 00000000
     935  1.5 0x000000bc             s6 <= 00000000
     937  1.5 0x000000c0             s6 <= 00000000
     941  1.5 0x000000c4             s3 <= 00000000
     942  1.5 0x000000c8             fp <= 00000000
     944  1.5 0x000000cc             fp <= 00000000
     946  1.5 0x000000d0             fp <= 00000000
     948  1.5 0x000000d4             s3 <= 00000000
     950  1.6 0x000000d8             fp <= 00000000
     952  1.6 0x000000dc             fp <= 00000000
     954  1.6 0x000000e0             fp <= 00000000
     958  1.6 0x000000e4             s3 <= 00000000
     959  1.6 0x000000e8             s4 <= 00000000
     963  1.6 0x000000ec             s1 <= 00000000
     964  1.6 0x000000f0             s2 <= 00000000
     965  1.6 0x000000f4             s3 <= 00000000
     966  1.6 0x000000f8             s4 <= 00000000
     968  1.6 0x000000fc             s1 <= 00000000
     970  1.6 0x00000100             s2 <= 00000000
     971  1.6 0x00000104             s3 <= 00000000
     972  1.6 0x00000108             s5 <= 00000000
     973  1.6 0x0000010c             t0 <= 00000000
     976  1.6 0x00000110             s1 <= 00000000
     977  1.6 0x00000114             s2 <= 00000000
     978  1.6 0x00000118             s3 <= 00000000
     979  1.6 0x0000011c             s5 <= 00000000
     980  1.6 0x00000120             t0 <= 00000000
     981  1.6 0x00000124             s1 <= 00000000
     983  1.6 0x00000128             s2 <= 00000000
     984  1.6 0x0000012c             s3 <= 00000000
     985  1.6 0x00000130             t1 <= 00000008
     987  1.6 0x00000134               
     988  1.5 0x00000048             fp <= 00000000
     989  1.5 0x0000004c             s1 <= 00000000
     990  1.5 0x00000050             s2 <= 00000000
     991  1.5 0x00000054             s3 <= 00000000
     992  1.5 0x00000058             s4 <= 00000000
     993  1.5 0x0000005c             s5 <= 00000000
     994  1.5 0x00000060             fp <= 00000000
     998  1.5 0x00000064             s2 <= 00000000
     999  1.5 0x00000068             s3 <= 00000000
    1000  1.5 0x0000006c             s4 <= 00000000
    1001  1.5 0x00000070             s5 <= 00000000
    1002  1.5 0x00000074             fp <= 00000000
    1004  1.5 0x00000078             s2 <= 00000000
    1006  1.5 0x0000007c             s3 <= 00000000
    1007  1.5 0x00000080             s4 <= 00000000
    1008  1.5 0x00000084             s5 <= 00000000
    1009  1.5 0x00000088             fp <= 00000000
    1013  1.5 0x0000008c             s2 <= 00000000
    1014  1.5 0x00000090             s3 <= 00000000
    1015  1.5 0x00000094             s4 <= 00000000
    1016  1.5 0x00000098             s5 <= 00000000
    1017  1.5 0x0000009c             fp <= 00000000
    1019  1.5 0x000000a0             s2 <= 00000000
    1021  1.5 0x000000a4             s3 <= 00000000
    1022  1.5 0x000000a8             s4 <= 00000000
    1023  1.5 0x000000ac             s5 <= 00000000
    1024  1.5 0x000000b0             fp <= 00000000
    1026  1.5 0x000000b4             fp <= 00000000
    1028  1.5 0x000000b8             s3 <= 00000000
    1030  1.5 0x000000bc             s6 <= 00000000
    1032  1.5 0x000000c0             s6 <= 00000000
    1036  1.5 0x000000c4             s3 <= 00000000
    1037  1.5 0x000000c8             fp <= 00000000
    1039  1.5 0x000000cc             fp <= 00000000
    1041  1.5 0x000000d0             fp <= 00000000
    1043  1.5 0x000000d4             s3 <= 00000000
    1045  1.5 0x000000d8             fp <= 00000000
    1047  1.5 0x000000dc             fp <= 00000000
    1049  1.6 0x000000e0             fp <= 00000000
    1053  1.6 0x000000e4             s3 <= 00000000
    1054  1.6 0x000000e8             s4 <= 00000000
    1058  1.6 0x000000ec             s1 <= 00000000
    1059  1.6 0x000000f0             s2 <= 00000000
    1060  1.6 0x000000f4             s3 <= 00000000
    1061  1.6 0x000000f8             s4 <= 00000000
    1063  1.6 0x000000fc             s1 <= 00000000
    1065  1.6 0x00000100             s2 <= 00000000
    1066  1.6 0x00000104             s3 <= 00000000
    1067  1.6 0x00000108             s5 <= 00000000
    1068  1.6 0x0000010c             t0 <= 00000000
    1071  1.6 0x00000110             s1 <= 00000000
    1072  1.6 0x00000114             s2 <= 00000000
    1073  1.6 0x00000118             s3 <= 00000000
    1074  1.6 0x0000011c             s5 <= 00000000
    1075  1.6 0x00000120             t0 <= 00000000
    1076  1.5 0x00000124             s1 <= 00000000
    1078  1.6 0x00000128             s2 <= 00000000
    1079  1.5 0x0000012c             s3 <= 00000000
    1080  1.5 0x00000130             t1 <= 00000009
    1082  1.5 0x00000134               
    1083  1.5 0x00000048             fp <= 00000000
    1084  1.5 0x0000004c             s1 <= 00000000
    1085  1.5 0x00000050             s2 <= 00000000
    1086  1.5 0x00000054             s3 <= 00000000
    1087  1.5 0x00000058             s4 <= 00000000
    1088  1.5 0x0000005c             s5 <= 00000000
    1089  1.5 0x00000060             fp <= 00000000
    1093  1.5 0x00000064             s2 <= 00000000
    1094  1.5 0x00000068             s3 <= 00000000
    1095  1.5 0x0000006c             s4 <= 00000000
    1096  1.5 0x00000070             s5 <= 00000000
    1097  1.5 0x00000074             fp <= 00000000
    1099  1.5 0x00000078             s2 <= 00000000
    1101  1.5 0x0000007c             s3 <= 00000000
    1102  1.5 0x00000080             s4 <= 00000000
    1103  1.5 0x00000084             s5 <= 00000000
    1104  1.5 0x00000088             fp <= 00000000
    1108  1.5 0x0000008c             s2 <= 00000000
    1109  1.5 0x00000090             s3 <= 00000000
    1110  1.5 0x00000094             s4 <= 00000000
    1111  1.5 0x00000098             s5 <= 00000000
    1112  1.5 0x0000009c             fp <= 00000000
    1114  1.5 0x000000a0             s2 <= 00000000
    1116  1.5 0x000000a4             s3 <= 00000000
    1117  1.5 0x000000a8             s4 <= 00000000
    1118  1.5 0x000000ac             s5 <= 00000000
    1119  1.5 0x000000b0             fp <= 00000000
    1121  1.5 0x000000b4             fp <= 00000000
    1123  1.5 0x000000b8             s3 <= 00000000
    1125  1.5 0x000000bc             s6 <= 00000000
    1127  1.5 0x000000c0             s6 <= 00000000
    1131  1.5 0x000000c4             s3 <= 00000000
    1132  1.5 0x000000c8             fp <= 00000000
    1134  1.5 0x000000cc             fp <= 00000000
    1136  1.5 0x000000d0             fp <= 00000000
    1138  1.5 0x000000d4             s3 <= 00000000
    1140  1.5 0x000000d8             fp <= 00000000
    1142  1.5 0x000000dc             fp <= 00000000
    1144  1.5 0x000000e0             fp <= 00000000
    1148  1.6 0x000000e4             s3 <= 00000000
    1149  1.6 0x000000e8             s4 <= 00000000
    1153  1.6 0x000000ec             s1 <= 00000000
    1154  1.6 0x000000f0             s2 <= 00000000
    1155  1.6 0x000000f4             s3 <= 00000000
    1156  1.6 0x000000f8             s4 <= 00000000
    1158  1.6 0x000000fc             s1 <= 00000000
    1160  1.6 0x00000100             s2 <= 00000000
    1161  1.6 0x00000104             s3 <= 00000000
    1162  1.6 0x00000108             s5 <= 00000000
    1163  1.6 0x0000010c             t0 <= 00000000
    1166  1.6 0x00000110             s1 <= 00000000
    1167  1.6 0x00000114             s2 <= 00000000
    1168  1.6 0x00000118             s3 <= 00000000
    1169  1.6 0x0000011c             s5 <= 00000000
    1170  1.5 0x00000120             t0 <= 00000000
    1171  1.5 0x00000124             s1 <= 00000000
    1173  1.5 0x00000128             s2 <= 00000000
    1174  1.5 0x0000012c             s3 <= 00000000
    1175  1.5 0x00000130             t1 <= 0000000a
    1177  1.5 0x00000134               
    1182  1.6 0x00000138             sp <= 00002ffc
    1183  1.6 0x0000013c               
    1188  1.6 0x00000010               
$finish called at time : 23308666 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 10389.988 ; gain = 0.000 ; free physical = 3012 ; free virtual = 18766
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 10389.988 ; gain = 0.000 ; free physical = 3012 ; free virtual = 18766
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:30 ; elapsed = 00:00:28 . Memory (MB): peak = 10389.988 ; gain = 0.000 ; free physical = 3012 ; free virtual = 18766
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 10413.004 ; gain = 0.000 ; free physical = 3074 ; free virtual = 18837
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     203 12.0 0x00000004             sp <= 00003000
     207  8.0 0x00000008             sp <= 00002ffc
     208  4.5 0x0000000c             ra <= 00000010
     213  4.6 0x00000014             sp <= 00002fd4
     217  4.5 0x00000018             a5 <= 00002fd4
     218  4.0 0x0000001c             a4 <= 0000038f
     221  3.8 0x00000020               mem[00000fd4] <= 0000038f
     222  3.5 0x00000024             a1 <= 0000000a
     223  3.0 0x00000028             t1 <= 00000000
     224  2.9 0x0000002c             fp <= 000004d2
     225  2.7 0x00000030             s1 <= 00000224
     226  2.6 0x00000034             s2 <= 00001000
     230  2.7 0x00000038             s2 <= 00000911
     231  2.6 0x0000003c             s3 <= 000003b4
     232  2.5 0x00000040             s4 <= 00000306
     233  2.4 0x00000044             s5 <= 000001b0
     234  2.3 0x00000048             fp <= 00136864
     235  2.3 0x0000004c             s1 <= 002192f4
     236  2.2 0x00000050             s2 <= 000b3238
     237  2.1 0x00000054             s3 <= 00051a20
     238  2.1 0x00000058             s4 <= 00000000
     239  2.0 0x0000005c             s5 <= 00000000
     240  2.0 0x00000060             fp <= 0034fb58
     243  2.0 0x00000064             s2 <= ffd636e0
     244  2.0 0x00000068             s3 <= 0031e178
     245  2.0 0x0000006c             s4 <= 0034fb58
     246  1.9 0x00000070             s5 <= ffcb04a8
     247  1.9 0x00000074             fp <= 00568e4c
     251  2.0 0x00000078             s2 <= 0080576c
     252  1.9 0x0000007c             s3 <= 00676f34
     253  1.9 0x00000080             s4 <= 008b89a4
     254  1.8 0x00000084             s5 <= 008b89a4
     255  1.8 0x00000088             fp <= 0000038f
     258  1.8 0x0000008c             s2 <= 008053dd
     259  1.8 0x00000090             s3 <= 00676cbb
     260  1.8 0x00000094             s4 <= 008b8d33
     261  1.8 0x00000098             s5 <= 008b8615
     262  1.8 0x0000009c             fp <= 0000038f
     266  1.8 0x000000a0             s2 <= ff7fafb2
     267  1.8 0x000000a4             s3 <= 00676f34
     268  1.8 0x000000a8             s4 <= 008b90c2
     269  1.8 0x000000ac             s5 <= ff747d7a
     270  1.7 0x000000b0             fp <= 00219683
     274  1.8 0x000000b4             fp <= 00a1e6d1
     278  1.8 0x000000b8             s3 <= 00c689e5
     279  1.8 0x000000bc             s6 <= 00c379c5
     283  1.9 0x000000c0             s6 <= 0143ca13
     286  1.9 0x000000c4             s3 <= 018543f6
     287  1.9 0x000000c8             fp <= 00c379c5
     291  1.9 0x000000cc             fp <= 0143ca13
     295  1.9 0x000000d0             fp <= 01cf5ad5
     299  2.0 0x000000d4             s3 <= 004a1923
     300  2.0 0x000000d8             fp <= 01f0edc9
     304  2.0 0x000000dc             fp <= 02713e17
     308  2.0 0x000000e0             fp <= 02fcced9
     311  2.0 0x000000e4             s3 <= 02b6d7fa
     312  2.0 0x000000e8             s4 <= 0000038f
     315  2.0 0x000000ec             s1 <= 00219683
     316  2.0 0x000000f0             s2 <= ff7fac23
     317  2.0 0x000000f4             s3 <= 02b6d475
     318  2.0 0x000000f8             s4 <= 0000038f
     322  2.0 0x000000fc             s1 <= 00219a12
     323  2.0 0x00000100             s2 <= 0080576c
     324  2.0 0x00000104             s3 <= 02b6d7fa
     325  2.0 0x00000108             s5 <= 0000038f
     326  1.9 0x0000010c             t0 <= 00000000
     328  1.9 0x00000110             s1 <= 00219da1
     329  1.9 0x00000114             s2 <= 008053dd
     330  1.9 0x00000118             s3 <= 02b6d475
     331  1.9 0x0000011c             s5 <= 0000038f
     332  1.9 0x00000120             t0 <= 00000000
     335  1.9 0x00000124             s1 <= 0021a130
     336  1.9 0x00000128             s2 <= ff7fafb2
     337  1.9 0x0000012c             s3 <= 02b6d7fa
     338  1.9 0x00000130             t1 <= 00000001
     342  1.9 0x00000134               
     347  1.9 0x00000048             fp <= db61e360
     348  1.9 0x0000004c             s1 <= 0bcc11d4
     349  1.9 0x00000050             s2 <= a8aa92a6
     350  1.9 0x00000054             s3 <= 000ca9e1
     351  1.9 0x00000058             s4 <= 803c199d
     352  1.9 0x0000005c             s5 <= 67cda020
     353  1.9 0x00000060             fp <= e72df534
     356  1.9 0x00000064             s2 <= c17c9d72
     357  1.9 0x00000068             s3 <= e7215cd5
     358  1.9 0x0000006c             s4 <= 676a0ed1
     359  1.8 0x00000070             s5 <= 809faaec
     360  1.8 0x00000074             fp <= f2fa0708
     364  1.9 0x00000078             s2 <= 317d6996
     365  1.8 0x0000007c             s3 <= 15db5bdd
     366  1.8 0x00000080             s4 <= 5a6415d9
     367  1.8 0x00000084             s5 <= 725a5c1c
     368  1.8 0x00000088             fp <= 0000038f
     371  1.8 0x0000008c             s2 <= 317d6607
     372  1.8 0x00000090             s3 <= 15db5852
     373  1.8 0x00000094             s4 <= 5a641968
     374  1.8 0x00000098             s5 <= 725a588d
     375  1.8 0x0000009c             fp <= 0000038f
     379  1.8 0x000000a0             s2 <= ce829d88
     380  1.8 0x000000a4             s3 <= 15db5bdd
     381  1.8 0x000000a8             s4 <= 5a641cf7
     382  1.8 0x000000ac             s5 <= 8da5ab02
     383  1.8 0x000000b0             fp <= 0bcc1563
     387  1.8 0x000000b4             fp <= 3d4977db
     391  1.8 0x000000b8             s3 <= 28922c06
     392  1.8 0x000000bc             s6 <= 491589af
     396  1.8 0x000000c0             s6 <= 7a92ec27
     399  1.8 0x000000c4             s3 <= 5200c021
     400  1.8 0x000000c8             fp <= 491589af
     404  1.9 0x000000cc             fp <= 7a92ec27
     408  1.9 0x000000d0             fp <= d4f7091e
     412  1.9 0x000000d4             s3 <= 86f7c93f
     413  1.9 0x000000d8             fp <= e0c31af2
     417  1.9 0x000000dc             fp <= 12407d6a
     421  1.9 0x000000e0             fp <= 6ca49a61
     424  1.9 0x000000e4             s3 <= ea53535e
     425  1.9 0x000000e8             s4 <= 0000038f
     428  1.9 0x000000ec             s1 <= 0bcc1563
     429  1.9 0x000000f0             s2 <= ce8299f9
     430  1.9 0x000000f4             s3 <= ea5350d1
     431  1.9 0x000000f8             s4 <= 0000038f
     435  1.9 0x000000fc             s1 <= 0bcc18f2
     436  1.9 0x00000100             s2 <= 317d6996
     437  1.9 0x00000104             s3 <= ea53535e
     438  1.9 0x00000108             s5 <= 0000038f
     439  1.9 0x0000010c             t0 <= 00000000
     441  1.9 0x00000110             s1 <= 0bcc1c81
     442  1.9 0x00000114             s2 <= 317d6607
     443  1.9 0x00000118             s3 <= ea5350d1
     444  1.9 0x0000011c             s5 <= 0000038f
     445  1.9 0x00000120             t0 <= 00000000
     448  1.9 0x00000124             s1 <= 0bcc2010
     449  1.9 0x00000128             s2 <= ce829d88
     450  1.8 0x0000012c             s3 <= ea53535e
     451  1.8 0x00000130             t1 <= 00000002
     455  1.9 0x00000134               
     456  1.9 0x00000048             fp <= 9c3ad880
     457  1.8 0x0000004c             s1 <= 9020eff0
     458  1.8 0x00000050             s2 <= de85ab82
     459  1.8 0x00000054             s3 <= 000ca9e1
     460  1.8 0x00000058             s4 <= 30d65ec9
     461  1.8 0x0000005c             s5 <= 858cfb80
     462  1.8 0x00000060             fp <= 2c5bc870
     465  1.8 0x00000064             s2 <= b229e312
     466  1.8 0x00000068             s3 <= 2c576191
     467  1.8 0x0000006c             s4 <= 5d322739
     468  1.8 0x00000070             s5 <= 59313310
     469  1.8 0x00000074             fp <= bc7cb860
     473  1.8 0x00000078             s2 <= 0a52d54e
     474  1.8 0x0000007c             s3 <= 902bd9f1
     475  1.8 0x00000080             s4 <= 19aedf99
     476  1.8 0x00000084             s5 <= 634b8550
     477  1.8 0x00000088             fp <= 0000038f
     480  1.8 0x0000008c             s2 <= 0a52d1bf
     481  1.8 0x00000090             s3 <= 902bda7e
     482  1.8 0x00000094             s4 <= 19aee328
     483  1.8 0x00000098             s5 <= 634b81c1
     484  1.8 0x0000009c             fp <= 0000038f
     488  1.8 0x000000a0             s2 <= f5ad31d0
     489  1.8 0x000000a4             s3 <= 902bd9f1
     490  1.8 0x000000a8             s4 <= 19aee6b7
     491  1.8 0x000000ac             s5 <= 9cb481ce
     492  1.8 0x000000b0             fp <= 9020f37f
     496  1.8 0x000000b4             fp <= 9a73c1af
     500  1.8 0x000000b8             s3 <= 0a58185e
     501  1.8 0x000000bc             s6 <= 2a94b19f
     505  1.8 0x000000c0             s6 <= 34e77fcf
     508  1.8 0x000000c4             s3 <= 3ebf6791
     509  1.8 0x000000c8             fp <= 2a94b19f
     513  1.8 0x000000cc             fp <= 34e77fcf
     517  1.8 0x000000d0             fp <= 4e966686
     521  1.8 0x000000d4             s3 <= 70290117
     522  1.8 0x000000d8             fp <= deb75676
     526  1.8 0x000000dc             fp <= e90a24a6
     530  1.9 0x000000e0             fp <= 02b90b5d
     533  1.9 0x000000e4             s3 <= 72900a4a
     534  1.9 0x000000e8             s4 <= 0000038f
     537  1.9 0x000000ec             s1 <= 9020f37f
     538  1.9 0x000000f0             s2 <= f5ad2e41
     539  1.9 0x000000f4             s3 <= 729009c5
     540  1.9 0x000000f8             s4 <= 0000038f
     544  1.9 0x000000fc             s1 <= 9020f70e
     545  1.9 0x00000100             s2 <= 0a52d54e
     546  1.9 0x00000104             s3 <= 72900a4a
     547  1.9 0x00000108             s5 <= 0000038f
     548  1.8 0x0000010c             t0 <= 00000000
     550  1.8 0x00000110             s1 <= 9020fa9d
     551  1.8 0x00000114             s2 <= 0a52d1bf
     552  1.8 0x00000118             s3 <= 729009c5
     553  1.8 0x0000011c             s5 <= 0000038f
     554  1.8 0x00000120             t0 <= 00000000
     557  1.8 0x00000124             s1 <= 9020fe2c
     558  1.8 0x00000128             s2 <= f5ad31d0
     559  1.8 0x0000012c             s3 <= 72900a4a
     560  1.8 0x00000130             t1 <= 00000003
     564  1.8 0x00000134               
     565  1.8 0x00000048             fp <= 4b30efc0
     566  1.8 0x0000004c             s1 <= 6d028620
     567  1.8 0x00000050             s2 <= ae949d56
     568  1.8 0x00000054             s3 <= 000ca9e1
     569  1.8 0x00000058             s4 <= 43cfd1a1
     570  1.8 0x0000005c             s5 <= 69c21c40
     571  1.8 0x00000060             fp <= b83375e0
     574  1.8 0x00000064             s2 <= f6612776
     575  1.8 0x00000068             s3 <= b83fdc01
     576  1.8 0x0000006c             s4 <= fc034781
     577  1.8 0x00000070             s5 <= b18ea660
     578  1.8 0x00000074             fp <= 2535fc00
     582  1.8 0x00000078             s2 <= 2ed4d48a
     583  1.8 0x0000007c             s3 <= 9d0a2001
     584  1.8 0x00000080             s4 <= 21394381
     585  1.8 0x00000084             s5 <= 73a755a0
     586  1.8 0x00000088             fp <= 0000038f
     589  1.8 0x0000008c             s2 <= 2ed4d0fb
     590  1.8 0x00000090             s3 <= 9d0a238e
     591  1.8 0x00000094             s4 <= 21394710
     592  1.8 0x00000098             s5 <= 73a75211
     593  1.8 0x0000009c             fp <= 0000038f
     597  1.8 0x000000a0             s2 <= d12b3294
     598  1.8 0x000000a4             s3 <= 9d0a2001
     599  1.8 0x000000a8             s4 <= 21394a9f
     600  1.8 0x000000ac             s5 <= 8c58b17e
     601  1.8 0x000000b0             fp <= 6d0289af
     605  1.8 0x000000b4             fp <= 9bd7571b
     609  1.8 0x000000b8             s3 <= 06dd771a
     610  1.8 0x000000bc             s6 <= 08d9dd3b
     614  1.8 0x000000c0             s6 <= 37aeaaa7
     617  1.8 0x000000c4             s3 <= 3173ddbd
     618  1.8 0x000000c8             fp <= 08d9dd3b
     622  1.8 0x000000cc             fp <= 37aeaaa7
     626  1.8 0x000000d0             fp <= 58e7f546
     630  1.8 0x000000d4             s3 <= 699428fb
     631  1.8 0x000000d8             fp <= c5ea7b66
     635  1.8 0x000000dc             fp <= f4bf48d2
     639  1.8 0x000000e0             fp <= 15f89371
     642  1.8 0x000000e4             s3 <= 7c6cbb8a
     643  1.8 0x000000e8             s4 <= 0000038f
     646  1.8 0x000000ec             s1 <= 6d0289af
     647  1.8 0x000000f0             s2 <= d12b2f05
     648  1.8 0x000000f4             s3 <= 7c6cb805
     649  1.8 0x000000f8             s4 <= 0000038f
     653  1.8 0x000000fc             s1 <= 6d028d3e
     654  1.8 0x00000100             s2 <= 2ed4d48a
     655  1.8 0x00000104             s3 <= 7c6cbb8a
     656  1.8 0x00000108             s5 <= 0000038f
     657  1.8 0x0000010c             t0 <= 00000000
     659  1.8 0x00000110             s1 <= 6d0290cd
     660  1.8 0x00000114             s2 <= 2ed4d0fb
     661  1.8 0x00000118             s3 <= 7c6cb805
     662  1.8 0x0000011c             s5 <= 0000038f
     663  1.8 0x00000120             t0 <= 00000000
     666  1.8 0x00000124             s1 <= 6d02945c
     667  1.8 0x00000128             s2 <= d12b3294
     668  1.8 0x0000012c             s3 <= 7c6cbb8a
     669  1.8 0x00000130             t1 <= 00000004
     673  1.8 0x00000134               
     674  1.8 0x00000048             fp <= 8debbd30
     675  1.8 0x0000004c             s1 <= 55ab5fc8
     676  1.8 0x00000050             s2 <= c6ef6016
     677  1.8 0x00000054             s3 <= 000ca9e1
     678  1.8 0x00000058             s4 <= 26914849
     679  1.8 0x0000005c             s5 <= 070a4a50
     680  1.8 0x00000060             fp <= e3971cf8
     683  1.8 0x00000064             s2 <= e358431e
     684  1.8 0x00000068             s3 <= e39bb519
     685  1.8 0x0000006c             s4 <= 0a286541
     686  1.8 0x00000070             s5 <= 23732d58
     687  1.8 0x00000074             fp <= 39427cc0
     691  1.8 0x00000078             s2 <= 55ea39a2
     692  1.8 0x0000007c             s3 <= dad9c9d9
     693  1.8 0x00000080             s4 <= 436ae201
     694  1.8 0x00000084             s5 <= 15cf4f68
     695  1.8 0x00000088             fp <= 0000038f
     698  1.8 0x0000008c             s2 <= 55ea3613
     699  1.8 0x00000090             s3 <= dad9ca56
     700  1.8 0x00000094             s4 <= 436ae590
     701  1.8 0x00000098             s5 <= 15cf4bd9
     702  1.8 0x0000009c             fp <= 0000038f
     706  1.8 0x000000a0             s2 <= aa15cd7c
     707  1.8 0x000000a4             s3 <= dad9c9d9
     708  1.8 0x000000a8             s4 <= 436ae91f
     709  1.8 0x000000ac             s5 <= ea30b7b6
     710  1.8 0x000000b0             fp <= 55ab6357
     714  1.8 0x000000b4             fp <= ab9595db
     718  1.8 0x000000b8             s3 <= 714c5c02
     719  1.8 0x000000bc             s6 <= 0140f5a3
     723  1.8 0x000000c0             s6 <= 572b2827
     726  1.8 0x000000c4             s3 <= 26677425
     727  1.8 0x000000c8             fp <= 0140f5a3
     731  1.8 0x000000cc             fp <= 572b2827
     735  1.8 0x000000d0             fp <= 9a961146
     739  1.8 0x000000d4             s3 <= bcf16563
     740  1.8 0x000000d8             fp <= f041710e
     744  1.8 0x000000dc             fp <= 462ba392
     748  1.8 0x000000e0             fp <= 89968cb1
     751  1.8 0x000000e4             s3 <= 3567e9d2
     752  1.8 0x000000e8             s4 <= 0000038f
     755  1.8 0x000000ec             s1 <= 55ab6357
     756  1.8 0x000000f0             s2 <= aa15c9ed
     757  1.8 0x000000f4             s3 <= 3567ea5d
     758  1.8 0x000000f8             s4 <= 0000038f
     762  1.8 0x000000fc             s1 <= 55ab66e6
     763  1.8 0x00000100             s2 <= 55ea39a2
     764  1.8 0x00000104             s3 <= 3567e9d2
     765  1.8 0x00000108             s5 <= 0000038f
     766  1.8 0x0000010c             t0 <= 00000000
     768  1.8 0x00000110             s1 <= 55ab6a75
     769  1.8 0x00000114             s2 <= 55ea3613
     770  1.8 0x00000118             s3 <= 3567ea5d
     771  1.8 0x0000011c             s5 <= 0000038f
     772  1.8 0x00000120             t0 <= 00000000
     775  1.8 0x00000124             s1 <= 55ab6e04
     776  1.8 0x00000128             s2 <= aa15cd7c
     777  1.8 0x0000012c             s3 <= 3567e9d2
     778  1.8 0x00000130             t1 <= 00000005
     782  1.8 0x00000134               
     783  1.8 0x00000048             fp <= 74767df0
     784  1.8 0x0000004c             s1 <= b6cc6bb8
     785  1.8 0x00000050             s2 <= 0cc9124e
     786  1.8 0x00000054             s3 <= 000ca9e1
     787  1.8 0x00000058             s4 <= 3293e2c9
     788  1.8 0x0000005c             s5 <= f90aaf90
     789  1.8 0x00000060             fp <= 2b42e9a8
     792  1.8 0x00000064             s2 <= e18628a6
     793  1.8 0x00000068             s3 <= 2b4e4049
     794  1.8 0x0000006c             s4 <= 5dd6cc71
     795  1.8 0x00000070             s5 <= cdc7c5e8
     796  1.8 0x00000074             fp <= e20f5560
     800  1.8 0x00000078             s2 <= 00892cba
     801  1.8 0x0000007c             s3 <= c9411529
     802  1.8 0x00000080             s4 <= 3fe621d1
     803  1.8 0x00000084             s5 <= 14478f78
     804  1.8 0x00000088             fp <= 0000038f
     807  1.8 0x0000008c             s2 <= 0089292b
     808  1.8 0x00000090             s3 <= c94116a6
     809  1.8 0x00000094             s4 <= 3fe62560
     810  1.8 0x00000098             s5 <= 14478be9
     811  1.8 0x0000009c             fp <= 0000038f
     815  1.8 0x000000a0             s2 <= ff76da64
     816  1.8 0x000000a4             s3 <= c9411529
     817  1.8 0x000000a8             s4 <= 3fe628ef
     818  1.8 0x000000ac             s5 <= ebb877a6
     819  1.8 0x000000b0             fp <= b6cc6f47
     823  1.8 0x000000b4             fp <= b75594e3
     827  1.8 0x000000b8             s3 <= 7e1481ca
     828  1.8 0x000000bc             s6 <= 6e22009b
     832  1.8 0x000000c0             s6 <= 6eab2637
     835  1.8 0x000000c4             s3 <= 10bfa7fd
     836  1.8 0x000000c8             fp <= 6e22009b
     840  1.8 0x000000cc             fp <= 6eab2637
     844  1.8 0x000000d0             fp <= ae914f26
     848  1.8 0x000000d4             s3 <= be2ee8db
     849  1.8 0x000000d8             fp <= 655dbade
     853  1.8 0x000000dc             fp <= 65e6e07a
     857  1.8 0x000000e0             fp <= a5cd0969
     860  1.8 0x000000e4             s3 <= 1be3e1b2
     861  1.8 0x000000e8             s4 <= 0000038f
     864  1.8 0x000000ec             s1 <= b6cc6f47
     865  1.8 0x000000f0             s2 <= ff76d6d5
     866  1.8 0x000000f4             s3 <= 1be3e23d
     867  1.8 0x000000f8             s4 <= 0000038f
     871  1.8 0x000000fc             s1 <= b6cc72d6
     872  1.8 0x00000100             s2 <= 00892cba
     873  1.8 0x00000104             s3 <= 1be3e1b2
     874  1.8 0x00000108             s5 <= 0000038f
     875  1.8 0x0000010c             t0 <= 00000000
     877  1.8 0x00000110             s1 <= b6cc7665
     878  1.8 0x00000114             s2 <= 0089292b
     879  1.8 0x00000118             s3 <= 1be3e23d
     880  1.8 0x0000011c             s5 <= 0000038f
     881  1.8 0x00000120             t0 <= 00000000
     884  1.8 0x00000124             s1 <= b6cc79f4
     885  1.8 0x00000128             s2 <= ff76da64
     886  1.8 0x0000012c             s3 <= 1be3e1b2
     887  1.8 0x00000130             t1 <= 00000006
     891  1.8 0x00000134               
     892  1.8 0x00000048             fp <= ca316b50
     893  1.8 0x0000004c             s1 <= 4941bd88
     894  1.8 0x00000050             s2 <= 3ff0286e
     895  1.8 0x00000054             s3 <= 000ca9e1
     896  1.8 0x00000058             s4 <= d30cfdb9
     897  1.8 0x0000005c             s5 <= d4fbee30
     898  1.8 0x00000060             fp <= 137328d8
     901  1.8 0x00000064             s2 <= 2c7cff96
     902  1.8 0x00000068             s3 <= 137f8139
     903  1.8 0x0000006c             s4 <= e6802691
     904  1.8 0x00000070             s5 <= c188c558
     905  1.8 0x00000074             fp <= 5cb4e660
     909  1.8 0x00000078             s2 <= 3037e6ca
     910  1.8 0x0000007c             s3 <= 4fcb6759
     911  1.8 0x00000080             s4 <= 43350cf1
     912  1.8 0x00000084             s5 <= 9b2c2108
     913  1.8 0x00000088             fp <= 0000038f
     916  1.8 0x0000008c             s2 <= 3037e33b
     917  1.8 0x00000090             s3 <= 4fcb64d6
     918  1.8 0x00000094             s4 <= 43351080
     919  1.8 0x00000098             s5 <= 9b2c1d79
     920  1.8 0x0000009c             fp <= 0000038f
     924  1.8 0x000000a0             s2 <= cfc82054
     925  1.8 0x000000a4             s3 <= 4fcb6759
     926  1.8 0x000000a8             s4 <= 4335140f
     927  1.8 0x000000ac             s5 <= 64d3e616
     928  1.8 0x000000b0             fp <= 4941c117
     932  1.8 0x000000b4             fp <= 7979a0c3
     936  1.8 0x000000b8             s3 <= 36b2c79a
     937  1.8 0x000000bc             s6 <= c2bb5e4b
     941  1.8 0x000000c0             s6 <= f2f33df7
     944  1.8 0x000000c4             s3 <= c441fa6d
     945  1.8 0x000000c8             fp <= c2bb5e4b
     949  1.8 0x000000cc             fp <= f2f33df7
     953  1.8 0x000000d0             fp <= 36285206
     957  1.8 0x000000d4             s3 <= f269a86b
     958  1.8 0x000000d8             fp <= 7f6a0f8e
     962  1.8 0x000000dc             fp <= afa1ef3a
     966  1.8 0x000000e0             fp <= f2d70349
     969  1.8 0x000000e4             s3 <= 00beab22
     970  1.8 0x000000e8             s4 <= 0000038f
     973  1.8 0x000000ec             s1 <= 4941c117
     974  1.8 0x000000f0             s2 <= cfc81cc5
     975  1.8 0x000000f4             s3 <= 00bea8ad
     976  1.8 0x000000f8             s4 <= 0000038f
     980  1.8 0x000000fc             s1 <= 4941c4a6
     981  1.8 0x00000100             s2 <= 3037e6ca
     982  1.8 0x00000104             s3 <= 00beab22
     983  1.8 0x00000108             s5 <= 0000038f
     984  1.8 0x0000010c             t0 <= 00000000
     986  1.8 0x00000110             s1 <= 4941c835
     987  1.8 0x00000114             s2 <= 3037e33b
     988  1.8 0x00000118             s3 <= 00bea8ad
     989  1.8 0x0000011c             s5 <= 0000038f
     990  1.8 0x00000120             t0 <= 00000000
     993  1.8 0x00000124             s1 <= 4941cbc4
     994  1.8 0x00000128             s2 <= cfc82054
     995  1.8 0x0000012c             s3 <= 00beab22
     996  1.8 0x00000130             t1 <= 00000007
    1000  1.8 0x00000134               
    1001  1.8 0x00000048             fp <= f02f5c50
    1002  1.8 0x0000004c             s1 <= 44846728
    1003  1.8 0x00000050             s2 <= a682fdfe
    1004  1.8 0x00000054             s3 <= 000ca9e1
    1005  1.8 0x00000058             s4 <= 8f9981f9
    1006  1.8 0x0000005c             s5 <= 46a12130
    1007  1.8 0x00000060             fp <= 34b3c378
    1010  1.8 0x00000064             s2 <= 71cf3a86
    1011  1.8 0x00000068             s3 <= 34bf6a99
    1012  1.8 0x0000006c             s4 <= c44d4571
    1013  1.8 0x00000070             s5 <= 11ed5db8
    1014  1.8 0x00000074             fp <= 79382aa0
    1018  1.8 0x00000078             s2 <= 0768f01a
    1019  1.8 0x0000007c             s3 <= 4d874039
    1020  1.8 0x00000080             s4 <= 3d857011
    1021  1.8 0x00000084             s5 <= 674acce8
    1022  1.8 0x00000088             fp <= 0000038f
    1025  1.8 0x0000008c             s2 <= 0768ec8b
    1026  1.8 0x00000090             s3 <= 4d8743b6
    1027  1.8 0x00000094             s4 <= 3d8573a0
    1028  1.8 0x00000098             s5 <= 674ac959
    1029  1.8 0x0000009c             fp <= 0000038f
    1033  1.8 0x000000a0             s2 <= f8971704
    1034  1.8 0x000000a4             s3 <= 4d874039
    1035  1.8 0x000000a8             s4 <= 3d85772f
    1036  1.8 0x000000ac             s5 <= 98b53a36
    1037  1.8 0x000000b0             fp <= 44846ab7
    1041  1.8 0x000000b4             fp <= 4bed53b3
    1045  1.8 0x000000b8             s3 <= 066a138a
    1046  1.8 0x000000bc             s6 <= 9071badb
    1050  1.8 0x000000c0             s6 <= 97daa3d7
    1053  1.8 0x000000c4             s3 <= 91b0b05d
    1054  1.8 0x000000c8             fp <= 9071badb
    1058  1.8 0x000000cc             fp <= 97daa3d7
    1062  1.8 0x000000d0             fp <= d5601b06
    1066  1.8 0x000000d4             s3 <= 44d0ab5b
    1067  1.8 0x000000d8             fp <= 19e4822e
    1071  1.8 0x000000dc             fp <= 214d6b2a
    1075  1.8 0x000000e0             fp <= 5ed2e259
    1078  1.8 0x000000e4             s3 <= 1a024902
    1079  1.8 0x000000e8             s4 <= 0000038f
    1082  1.8 0x000000ec             s1 <= 44846ab7
    1083  1.8 0x000000f0             s2 <= f8971375
    1084  1.8 0x000000f4             s3 <= 1a024a8d
    1085  1.8 0x000000f8             s4 <= 0000038f
    1089  1.8 0x000000fc             s1 <= 44846e46
    1090  1.8 0x00000100             s2 <= 0768f01a
    1091  1.8 0x00000104             s3 <= 1a024902
    1092  1.8 0x00000108             s5 <= 0000038f
    1093  1.8 0x0000010c             t0 <= 00000000
    1095  1.8 0x00000110             s1 <= 448471d5
    1096  1.8 0x00000114             s2 <= 0768ec8b
    1097  1.8 0x00000118             s3 <= 1a024a8d
    1098  1.8 0x0000011c             s5 <= 0000038f
    1099  1.8 0x00000120             t0 <= 00000000
    1102  1.8 0x00000124             s1 <= 44847564
    1103  1.8 0x00000128             s2 <= f8971704
    1104  1.8 0x0000012c             s3 <= 1a024902
    1105  1.8 0x00000130             t1 <= 00000008
    1109  1.8 0x00000134               
    1110  1.8 0x00000048             fp <= 1699d190
    1111  1.8 0x0000004c             s1 <= 9cc65208
    1112  1.8 0x00000050             s2 <= 8e21ce1e
    1113  1.8 0x00000054             s3 <= 000ca9e1
    1114  1.8 0x00000058             s4 <= 630d0a19
    1115  1.8 0x0000005c             s5 <= 503daff0
    1116  1.8 0x00000060             fp <= b3602398
    1119  1.8 0x00000064             s2 <= dac1aa86
    1120  1.8 0x00000068             s3 <= b36c8a79
    1121  1.8 0x0000006c             s4 <= 166d2db1
    1122  1.8 0x00000070             s5 <= 9cdd8c58
    1123  1.8 0x00000074             fp <= 502675a0
    1127  1.8 0x00000078             s2 <= 7564cb1a
    1128  1.8 0x0000007c             s3 <= e34affd9
    1129  1.8 0x00000080             s4 <= 6693a351
    1130  1.8 0x00000084             s5 <= b348e948
    1131  1.8 0x00000088             fp <= 0000038f
    1134  1.8 0x0000008c             s2 <= 7564c78b
    1135  1.8 0x00000090             s3 <= e34afc56
    1136  1.8 0x00000094             s4 <= 6693a6e0
    1137  1.8 0x00000098             s5 <= b348e5b9
    1138  1.8 0x0000009c             fp <= 0000038f
    1142  1.8 0x000000a0             s2 <= 8a9b3c04
    1143  1.8 0x000000a4             s3 <= e34affd9
    1144  1.8 0x000000a8             s4 <= 6693aa6f
    1145  1.8 0x000000ac             s5 <= 4cb71dd6
    1146  1.8 0x000000b0             fp <= 9cc65597
    1150  1.8 0x000000b4             fp <= 122b1993
    1154  1.8 0x000000b8             s3 <= f161e64a
    1155  1.8 0x000000bc             s6 <= aef16b9b
    1159  1.8 0x000000c0             s6 <= 24562f97
    1162  1.8 0x000000c4             s3 <= d537c9dd
    1163  1.8 0x000000c8             fp <= aef16b9b
    1167  1.8 0x000000cc             fp <= 24562f97
    1171  1.8 0x000000d0             fp <= 8ae9da06
    1175  1.8 0x000000d4             s3 <= 5fde13db
    1176  1.8 0x000000d8             fp <= 27b02c0e
    1180  1.8 0x000000dc             fp <= 9d14f00a
    1184  1.8 0x000000e0             fp <= 03a89a79
    1187  1.8 0x000000e4             s3 <= 5c7689a2
    1188  1.8 0x000000e8             s4 <= 0000038f
    1191  1.8 0x000000ec             s1 <= 9cc65597
    1192  1.8 0x000000f0             s2 <= 8a9b3875
    1193  1.8 0x000000f4             s3 <= 5c768a2d
    1194  1.8 0x000000f8             s4 <= 0000038f
    1198  1.8 0x000000fc             s1 <= 9cc65926
    1199  1.8 0x00000100             s2 <= 7564cb1a
    1200  1.8 0x00000104             s3 <= 5c7689a2
    1201  1.8 0x00000108             s5 <= 0000038f
    1202  1.8 0x0000010c             t0 <= 00000000
    1204  1.8 0x00000110             s1 <= 9cc65cb5
    1205  1.8 0x00000114             s2 <= 7564c78b
    1206  1.8 0x00000118             s3 <= 5c768a2d
    1207  1.8 0x0000011c             s5 <= 0000038f
    1208  1.8 0x00000120             t0 <= 00000000
    1211  1.8 0x00000124             s1 <= 9cc66044
    1212  1.8 0x00000128             s2 <= 8a9b3c04
    1213  1.8 0x0000012c             s3 <= 5c7689a2
    1214  1.8 0x00000130             t1 <= 00000009
    1218  1.8 0x00000134               
    1219  1.8 0x00000048             fp <= e2d57110
    1220  1.8 0x0000004c             s1 <= e3321e88
    1221  1.8 0x00000050             s2 <= 09d3c77e
    1222  1.8 0x00000054             s3 <= 000ca9e1
    1223  1.8 0x00000058             s4 <= 4eb35a59
    1224  1.8 0x0000005c             s5 <= 3707a070
    1225  1.8 0x00000060             fp <= c6078f98
    1228  1.8 0x00000064             s2 <= 43cc37e6
    1229  1.8 0x00000068             s3 <= c60b2679
    1230  1.8 0x0000006c             s4 <= 14bae9f1
    1231  1.8 0x00000070             s5 <= 710010d8
    1232  1.8 0x00000074             fp <= a939ae20
    1236  1.8 0x00000078             s2 <= 656d763a
    1237  1.8 0x0000007c             s3 <= 6f328859
    1238  1.8 0x00000080             s4 <= bdf49811
    1239  1.8 0x00000084             s5 <= 38399d48
    1240  1.8 0x00000088             fp <= 0000038f
    1243  1.8 0x0000008c             s2 <= 656d72ab
    1244  1.8 0x00000090             s3 <= 6f328bd6
    1245  1.8 0x00000094             s4 <= bdf49ba0
    1246  1.8 0x00000098             s5 <= 383999b9
    1247  1.8 0x0000009c             fp <= 0000038f
    1251  1.8 0x000000a0             s2 <= 9a9290e4
    1252  1.8 0x000000a4             s3 <= 6f328859
    1253  1.8 0x000000a8             s4 <= bdf49f2f
    1254  1.8 0x000000ac             s5 <= c7c669d6
    1255  1.8 0x000000b0             fp <= e3322217
    1259  1.8 0x000000b4             fp <= 489f9133
    1263  1.8 0x000000b8             s3 <= 27ad196a
    1264  1.8 0x000000bc             s6 <= 2bd1afbb
    1268  1.8 0x000000c0             s6 <= 913f1ed7
    1271  1.8 0x000000c4             s3 <= b69207bd
    1272  1.8 0x000000c8             fp <= 2bd1afbb
    1276  1.8 0x000000cc             fp <= 913f1ed7
    1280  1.8 0x000000d0             fp <= 4f33be06
    1284  1.8 0x000000d4             s3 <= f9a1b9bb
    1285  1.8 0x000000d8             fp <= 3265dc8e
    1289  1.8 0x000000dc             fp <= 97d34baa
    1293  1.8 0x000000e0             fp <= 55c7ead9
    1296  1.8 0x000000e4             s3 <= ac665362
    1297  1.8 0x000000e8             s4 <= 0000038f
    1300  1.8 0x000000ec             s1 <= e3322217
    1301  1.8 0x000000f0             s2 <= 9a928d55
    1302  1.8 0x000000f4             s3 <= ac6650ed
    1303  1.8 0x000000f8             s4 <= 0000038f
    1307  1.8 0x000000fc             s1 <= e33225a6
    1308  1.8 0x00000100             s2 <= 656d763a
    1309  1.8 0x00000104             s3 <= ac665362
    1310  1.8 0x00000108             s5 <= 0000038f
    1311  1.8 0x0000010c             t0 <= 00000000
    1313  1.8 0x00000110             s1 <= e3322935
    1314  1.8 0x00000114             s2 <= 656d72ab
    1315  1.8 0x00000118             s3 <= ac6650ed
    1316  1.8 0x0000011c             s5 <= 0000038f
    1317  1.8 0x00000120             t0 <= 00000000
    1320  1.8 0x00000124             s1 <= e3322cc4
    1321  1.8 0x00000128             s2 <= 9a9290e4
    1322  1.8 0x0000012c             s3 <= ac665362
    1323  1.8 0x00000130             t1 <= 0000000a
    1327  1.8 0x00000134               
    1332  1.8 0x00000138             sp <= 00002ffc
    1333  1.8 0x0000013c               
    1338  1.8 0x00000010               
$finish called at time : 25808666 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 10413.004 ; gain = 0.000 ; free physical = 3004 ; free virtual = 18772
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:29 . Memory (MB): peak = 10413.004 ; gain = 0.000 ; free physical = 3004 ; free virtual = 18772
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 10413.004 ; gain = 0.000 ; free physical = 3004 ; free virtual = 18772
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 10438.012 ; gain = 0.000 ; free physical = 3079 ; free virtual = 18837
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     202 11.0 0x00000004             sp <= 00003000
     205  7.0 0x00000008             sp <= 00002ffc
     206  5.0 0x0000000c             ra <= 00000010
     211  5.2 0x00000014             sp <= 00002fd4
     214  4.8 0x00000018             a5 <= 00002fd4
     215  4.1 0x0000001c             a4 <= 0000038f
     217  3.8 0x00000020               mem[00000fd4] <= 00000000
     218  3.5 0x00000024             a1 <= 0000000a
     219  3.2 0x00000028             t1 <= 00000000
     220  3.0 0x0000002c             fp <= 000004d2
     221  2.8 0x00000030             s1 <= 00000224
     222  2.6 0x00000034             s2 <= 00001000
     225  2.5 0x00000038             s2 <= 00000911
     226  2.4 0x0000003c             s3 <= 000003b4
     227  2.3 0x00000040             s4 <= 00000306
     228  2.2 0x00000044             s5 <= 000001b0
     229  2.2 0x00000048             fp <= 00136864
     230  2.1 0x0000004c             s1 <= 002192f4
     231  2.1 0x00000050             s2 <= 000b3238
     232  2.0 0x00000054             s3 <= 00051a20
     233  2.0 0x00000058             s4 <= 00000000
     234  1.9 0x0000005c             s5 <= 00000000
     235  1.9 0x00000060             fp <= 0034fb58
     239  2.0 0x00000064             s2 <= ffd636e0
     240  1.9 0x00000068             s3 <= 0031e178
     241  1.9 0x0000006c             s4 <= 0034fb58
     242  1.8 0x00000070             s5 <= ffcb04a8
     243  1.8 0x00000074             fp <= 00568e4c
     246  1.9 0x00000078             s2 <= 0080576c
     247  1.8 0x0000007c             s3 <= 00676f34
     248  1.8 0x00000080             s4 <= 008b89a4
     249  1.8 0x00000084             s5 <= 008b89a4
     250  1.7 0x00000088             fp <= 00000000
     254  1.8 0x0000008c             s2 <= 0080576c
     255  1.8 0x00000090             s3 <= 00676f34
     256  1.8 0x00000094             s4 <= 008b89a4
     257  1.8 0x00000098             s5 <= 008b89a4
     258  1.7 0x0000009c             fp <= 00000000
     261  1.8 0x000000a0             s2 <= ff7fa894
     262  1.8 0x000000a4             s3 <= 00676f34
     263  1.7 0x000000a8             s4 <= 008b89a4
     264  1.7 0x000000ac             s5 <= ff74765c
     265  1.7 0x000000b0             fp <= 002192f4
     268  1.7 0x000000b4             fp <= 00a1ea60
     271  1.8 0x000000b8             s3 <= 00c68554
     272  1.7 0x000000bc             s6 <= 00c37d54
     275  1.8 0x000000c0             s6 <= 0143d4c0
     279  1.8 0x000000c4             s3 <= 01855194
     280  1.8 0x000000c8             fp <= 00c37d54
     283  1.8 0x000000cc             fp <= 0143d4c0
     286  1.8 0x000000d0             fp <= 01cf5e64
     289  1.9 0x000000d4             s3 <= 004a0ff0
     290  1.8 0x000000d8             fp <= 01f0f158
     293  1.9 0x000000dc             fp <= 027148c4
     296  1.9 0x000000e0             fp <= 02fcd268
     300  1.9 0x000000e4             s3 <= 02b6dd98
     301  1.9 0x000000e8             s4 <= 00000000
     305  1.9 0x000000ec             s1 <= 002192f4
     306  1.9 0x000000f0             s2 <= ff7fa894
     307  1.9 0x000000f4             s3 <= 02b6dd98
     308  1.9 0x000000f8             s4 <= 00000000
     311  1.9 0x000000fc             s1 <= 002192f4
     312  1.9 0x00000100             s2 <= 0080576c
     313  1.9 0x00000104             s3 <= 02b6dd98
     314  1.9 0x00000108             s5 <= 00000000
     315  1.8 0x0000010c             t0 <= 00000000
     318  1.9 0x00000110             s1 <= 002192f4
     319  1.9 0x00000114             s2 <= 0080576c
     320  1.9 0x00000118             s3 <= 02b6dd98
     321  1.8 0x0000011c             s5 <= 00000000
     322  1.8 0x00000120             t0 <= 00000000
     324  1.8 0x00000124             s1 <= 002192f4
     325  1.8 0x00000128             s2 <= ff7fa894
     326  1.8 0x0000012c             s3 <= 02b6dd98
     327  1.8 0x00000130             t1 <= 00000001
     330  1.8 0x00000134               
     335  1.8 0x00000048             fp <= 0ee51510
     336  1.8 0x0000004c             s1 <= e98bdbe0
     337  1.8 0x00000050             s2 <= 00000000
     338  1.8 0x00000054             s3 <= 00000000
     339  1.8 0x00000058             s4 <= 00000000
     340  1.8 0x0000005c             s5 <= 74710c00
     341  1.8 0x00000060             fp <= f870f0f0
     345  1.8 0x00000064             s2 <= 078f0f10
     346  1.8 0x00000068             s3 <= f870f0f0
     347  1.8 0x0000006c             s4 <= f870f0f0
     348  1.8 0x00000070             s5 <= 7c001b10
     349  1.8 0x00000074             fp <= e1fcccd0
     352  1.8 0x00000078             s2 <= da6dbdc0
     353  1.8 0x0000007c             s3 <= 198c3c20
     354  1.8 0x00000080             s4 <= da6dbdc0
     355  1.8 0x00000084             s5 <= 65fcb1c0
     356  1.7 0x00000088             fp <= 00000000
     360  1.8 0x0000008c             s2 <= da6dbdc0
     361  1.8 0x00000090             s3 <= 198c3c20
     362  1.8 0x00000094             s4 <= da6dbdc0
     363  1.7 0x00000098             s5 <= 65fcb1c0
     364  1.7 0x0000009c             fp <= 00000000
     367  1.8 0x000000a0             s2 <= 25924240
     368  1.7 0x000000a4             s3 <= 198c3c20
     369  1.7 0x000000a8             s4 <= da6dbdc0
     370  1.7 0x000000ac             s5 <= 9a034e40
     371  1.7 0x000000b0             fp <= e98bdbe0
     374  1.7 0x000000b4             fp <= c3f999a0
     377  1.7 0x000000b8             s3 <= da75a580
     378  1.7 0x000000bc             s6 <= ad857580
     381  1.7 0x000000c0             s6 <= 87f33340
     385  1.8 0x000000c4             s3 <= 5d8696c0
     386  1.8 0x000000c8             fp <= ad857580
     389  1.8 0x000000cc             fp <= 87f33340
     392  1.8 0x000000d0             fp <= 6260f100
     395  1.8 0x000000d4             s3 <= 3fe667c0
     396  1.8 0x000000d8             fp <= 4beccce0
     399  1.8 0x000000dc             fp <= 265a8aa0
     402  1.8 0x000000e0             fp <= 00c84860
     406  1.8 0x000000e4             s3 <= 3f2e2fa0
     407  1.8 0x000000e8             s4 <= 00000000
     411  1.8 0x000000ec             s1 <= e98bdbe0
     412  1.8 0x000000f0             s2 <= 25924240
     413  1.8 0x000000f4             s3 <= 3f2e2fa0
     414  1.8 0x000000f8             s4 <= 00000000
     417  1.8 0x000000fc             s1 <= e98bdbe0
     418  1.8 0x00000100             s2 <= da6dbdc0
     419  1.8 0x00000104             s3 <= 3f2e2fa0
     420  1.8 0x00000108             s5 <= 00000000
     421  1.8 0x0000010c             t0 <= 00000000
     424  1.8 0x00000110             s1 <= e98bdbe0
     425  1.8 0x00000114             s2 <= da6dbdc0
     426  1.8 0x00000118             s3 <= 3f2e2fa0
     427  1.8 0x0000011c             s5 <= 00000000
     428  1.8 0x00000120             t0 <= 00000000
     430  1.8 0x00000124             s1 <= e98bdbe0
     431  1.8 0x00000128             s2 <= 25924240
     432  1.8 0x0000012c             s3 <= 3f2e2fa0
     433  1.8 0x00000130             t1 <= 00000002
     436  1.8 0x00000134               
     437  1.8 0x00000048             fp <= 3766b800
     438  1.8 0x0000004c             s1 <= fd132800
     439  1.8 0x00000050             s2 <= 00000000
     440  1.7 0x00000054             s3 <= 00000000
     441  1.7 0x00000058             s4 <= 00000000
     442  1.7 0x0000005c             s5 <= f8560000
     443  1.7 0x00000060             fp <= 3479e000
     447  1.7 0x00000064             s2 <= cb862000
     448  1.7 0x00000068             s3 <= 3479e000
     449  1.7 0x0000006c             s4 <= 3479e000
     450  1.7 0x00000070             s5 <= c3dc2000
     451  1.7 0x00000074             fp <= 318d0800
     454  1.7 0x00000078             s2 <= 6606e800
     455  1.7 0x0000007c             s3 <= 05f4e800
     456  1.7 0x00000080             s4 <= 6606e800
     457  1.7 0x00000084             s5 <= 6db0e800
     458  1.7 0x00000088             fp <= 00000000
     462  1.7 0x0000008c             s2 <= 6606e800
     463  1.7 0x00000090             s3 <= 05f4e800
     464  1.7 0x00000094             s4 <= 6606e800
     465  1.7 0x00000098             s5 <= 6db0e800
     466  1.7 0x0000009c             fp <= 00000000
     469  1.7 0x000000a0             s2 <= 99f91800
     470  1.7 0x000000a4             s3 <= 05f4e800
     471  1.7 0x000000a8             s4 <= 6606e800
     472  1.7 0x000000ac             s5 <= 924f1800
     473  1.7 0x000000b0             fp <= fd132800
     476  1.7 0x000000b4             fp <= 631a1000
     479  1.7 0x000000b8             s3 <= 66eef800
     480  1.7 0x000000bc             s6 <= 602d3800
     483  1.7 0x000000c0             s6 <= c6342000
     487  1.7 0x000000c4             s3 <= a0dad800
     488  1.7 0x000000c8             fp <= 602d3800
     491  1.7 0x000000cc             fp <= c6342000
     494  1.7 0x000000d0             fp <= 2c3b0800
     497  1.7 0x000000d4             s3 <= 8ce1d000
     498  1.7 0x000000d8             fp <= 294e3000
     501  1.7 0x000000dc             fp <= 8f551800
     504  1.7 0x000000e0             fp <= f55c0000
     508  1.8 0x000000e4             s3 <= 79bdd000
     509  1.8 0x000000e8             s4 <= 00000000
     513  1.8 0x000000ec             s1 <= fd132800
     514  1.8 0x000000f0             s2 <= 99f91800
     515  1.8 0x000000f4             s3 <= 79bdd000
     516  1.8 0x000000f8             s4 <= 00000000
     519  1.8 0x000000fc             s1 <= fd132800
     520  1.8 0x00000100             s2 <= 6606e800
     521  1.8 0x00000104             s3 <= 79bdd000
     522  1.7 0x00000108             s5 <= 00000000
     523  1.7 0x0000010c             t0 <= 00000000
     526  1.7 0x00000110             s1 <= fd132800
     527  1.7 0x00000114             s2 <= 6606e800
     528  1.7 0x00000118             s3 <= 79bdd000
     529  1.7 0x0000011c             s5 <= 00000000
     530  1.7 0x00000120             t0 <= 00000000
     532  1.7 0x00000124             s1 <= fd132800
     533  1.7 0x00000128             s2 <= 99f91800
     534  1.7 0x0000012c             s3 <= 79bdd000
     535  1.7 0x00000130             t1 <= 00000003
     538  1.7 0x00000134               
     539  1.7 0x00000048             fp <= b3c00000
     540  1.7 0x0000004c             s1 <= 1b800000
     541  1.7 0x00000050             s2 <= 00000000
     542  1.7 0x00000054             s3 <= 00000000
     543  1.7 0x00000058             s4 <= 00000000
     544  1.7 0x0000005c             s5 <= 00000000
     545  1.7 0x00000060             fp <= cf400000
     549  1.7 0x00000064             s2 <= 30c00000
     550  1.7 0x00000068             s3 <= cf400000
     551  1.7 0x0000006c             s4 <= cf400000
     552  1.7 0x00000070             s5 <= 30c00000
     553  1.7 0x00000074             fp <= eac00000
     556  1.7 0x00000078             s2 <= ba000000
     557  1.7 0x0000007c             s3 <= 25800000
     558  1.7 0x00000080             s4 <= ba000000
     559  1.7 0x00000084             s5 <= ba000000
     560  1.7 0x00000088             fp <= 00000000
     564  1.7 0x0000008c             s2 <= ba000000
     565  1.7 0x00000090             s3 <= 25800000
     566  1.7 0x00000094             s4 <= ba000000
     567  1.7 0x00000098             s5 <= ba000000
     568  1.7 0x0000009c             fp <= 00000000
     571  1.7 0x000000a0             s2 <= 46000000
     572  1.7 0x000000a4             s3 <= 25800000
     573  1.7 0x000000a8             s4 <= ba000000
     574  1.7 0x000000ac             s5 <= 46000000
     575  1.7 0x000000b0             fp <= 1b800000
     578  1.7 0x000000b4             fp <= d5800000
     581  1.7 0x000000b8             s3 <= f0000000
     582  1.7 0x000000bc             s6 <= f1000000
     585  1.7 0x000000c0             s6 <= ab000000
     589  1.7 0x000000c4             s3 <= 5b000000
     590  1.7 0x000000c8             fp <= f1000000
     593  1.7 0x000000cc             fp <= ab000000
     596  1.7 0x000000d0             fp <= 65000000
     599  1.7 0x000000d4             s3 <= 3e000000
     600  1.7 0x000000d8             fp <= 80800000
     603  1.7 0x000000dc             fp <= 3a800000
     606  1.7 0x000000e0             fp <= f4800000
     610  1.7 0x000000e4             s3 <= ca800000
     611  1.7 0x000000e8             s4 <= 00000000
     615  1.7 0x000000ec             s1 <= 1b800000
     616  1.7 0x000000f0             s2 <= 46000000
     617  1.7 0x000000f4             s3 <= ca800000
     618  1.7 0x000000f8             s4 <= 00000000
     621  1.7 0x000000fc             s1 <= 1b800000
     622  1.7 0x00000100             s2 <= ba000000
     623  1.7 0x00000104             s3 <= ca800000
     624  1.7 0x00000108             s5 <= 00000000
     625  1.7 0x0000010c             t0 <= 00000000
     628  1.7 0x00000110             s1 <= 1b800000
     629  1.7 0x00000114             s2 <= ba000000
     630  1.7 0x00000118             s3 <= ca800000
     631  1.7 0x0000011c             s5 <= 00000000
     632  1.7 0x00000120             t0 <= 00000000
     634  1.7 0x00000124             s1 <= 1b800000
     635  1.7 0x00000128             s2 <= 46000000
     636  1.7 0x0000012c             s3 <= ca800000
     637  1.7 0x00000130             t1 <= 00000004
     640  1.7 0x00000134               
     641  1.7 0x00000048             fp <= 00000000
     642  1.7 0x0000004c             s1 <= 00000000
     643  1.7 0x00000050             s2 <= 00000000
     644  1.7 0x00000054             s3 <= 00000000
     645  1.7 0x00000058             s4 <= 00000000
     646  1.7 0x0000005c             s5 <= 00000000
     647  1.7 0x00000060             fp <= 00000000
     651  1.7 0x00000064             s2 <= 00000000
     652  1.7 0x00000068             s3 <= 00000000
     653  1.7 0x0000006c             s4 <= 00000000
     654  1.7 0x00000070             s5 <= 00000000
     655  1.7 0x00000074             fp <= 00000000
     658  1.7 0x00000078             s2 <= 00000000
     659  1.7 0x0000007c             s3 <= 00000000
     660  1.7 0x00000080             s4 <= 00000000
     661  1.7 0x00000084             s5 <= 00000000
     662  1.7 0x00000088             fp <= 00000000
     666  1.7 0x0000008c             s2 <= 00000000
     667  1.7 0x00000090             s3 <= 00000000
     668  1.7 0x00000094             s4 <= 00000000
     669  1.7 0x00000098             s5 <= 00000000
     670  1.7 0x0000009c             fp <= 00000000
     673  1.7 0x000000a0             s2 <= 00000000
     674  1.7 0x000000a4             s3 <= 00000000
     675  1.7 0x000000a8             s4 <= 00000000
     676  1.7 0x000000ac             s5 <= 00000000
     677  1.7 0x000000b0             fp <= 00000000
     680  1.7 0x000000b4             fp <= 00000000
     683  1.7 0x000000b8             s3 <= 00000000
     684  1.7 0x000000bc             s6 <= 00000000
     687  1.7 0x000000c0             s6 <= 00000000
     691  1.7 0x000000c4             s3 <= 00000000
     692  1.7 0x000000c8             fp <= 00000000
     695  1.7 0x000000cc             fp <= 00000000
     698  1.7 0x000000d0             fp <= 00000000
     701  1.7 0x000000d4             s3 <= 00000000
     702  1.7 0x000000d8             fp <= 00000000
     705  1.7 0x000000dc             fp <= 00000000
     708  1.7 0x000000e0             fp <= 00000000
     712  1.7 0x000000e4             s3 <= 00000000
     713  1.7 0x000000e8             s4 <= 00000000
     717  1.7 0x000000ec             s1 <= 00000000
     718  1.7 0x000000f0             s2 <= 00000000
     719  1.7 0x000000f4             s3 <= 00000000
     720  1.7 0x000000f8             s4 <= 00000000
     723  1.7 0x000000fc             s1 <= 00000000
     724  1.7 0x00000100             s2 <= 00000000
     725  1.7 0x00000104             s3 <= 00000000
     726  1.7 0x00000108             s5 <= 00000000
     727  1.7 0x0000010c             t0 <= 00000000
     730  1.7 0x00000110             s1 <= 00000000
     731  1.7 0x00000114             s2 <= 00000000
     732  1.7 0x00000118             s3 <= 00000000
     733  1.7 0x0000011c             s5 <= 00000000
     734  1.7 0x00000120             t0 <= 00000000
     736  1.7 0x00000124             s1 <= 00000000
     737  1.7 0x00000128             s2 <= 00000000
     738  1.7 0x0000012c             s3 <= 00000000
     739  1.7 0x00000130             t1 <= 00000005
     742  1.7 0x00000134               
     743  1.7 0x00000048             fp <= 00000000
     744  1.7 0x0000004c             s1 <= 00000000
     745  1.7 0x00000050             s2 <= 00000000
     746  1.7 0x00000054             s3 <= 00000000
     747  1.7 0x00000058             s4 <= 00000000
     748  1.7 0x0000005c             s5 <= 00000000
     749  1.7 0x00000060             fp <= 00000000
     753  1.7 0x00000064             s2 <= 00000000
     754  1.7 0x00000068             s3 <= 00000000
     755  1.7 0x0000006c             s4 <= 00000000
     756  1.7 0x00000070             s5 <= 00000000
     757  1.7 0x00000074             fp <= 00000000
     760  1.7 0x00000078             s2 <= 00000000
     761  1.7 0x0000007c             s3 <= 00000000
     762  1.7 0x00000080             s4 <= 00000000
     763  1.7 0x00000084             s5 <= 00000000
     764  1.7 0x00000088             fp <= 00000000
     768  1.7 0x0000008c             s2 <= 00000000
     769  1.7 0x00000090             s3 <= 00000000
     770  1.7 0x00000094             s4 <= 00000000
     771  1.7 0x00000098             s5 <= 00000000
     772  1.7 0x0000009c             fp <= 00000000
     775  1.7 0x000000a0             s2 <= 00000000
     776  1.7 0x000000a4             s3 <= 00000000
     777  1.7 0x000000a8             s4 <= 00000000
     778  1.7 0x000000ac             s5 <= 00000000
     779  1.7 0x000000b0             fp <= 00000000
     782  1.7 0x000000b4             fp <= 00000000
     785  1.7 0x000000b8             s3 <= 00000000
     786  1.7 0x000000bc             s6 <= 00000000
     789  1.7 0x000000c0             s6 <= 00000000
     793  1.7 0x000000c4             s3 <= 00000000
     794  1.7 0x000000c8             fp <= 00000000
     797  1.7 0x000000cc             fp <= 00000000
     800  1.7 0x000000d0             fp <= 00000000
     803  1.7 0x000000d4             s3 <= 00000000
     804  1.7 0x000000d8             fp <= 00000000
     807  1.7 0x000000dc             fp <= 00000000
     810  1.7 0x000000e0             fp <= 00000000
     814  1.7 0x000000e4             s3 <= 00000000
     815  1.7 0x000000e8             s4 <= 00000000
     819  1.7 0x000000ec             s1 <= 00000000
     820  1.7 0x000000f0             s2 <= 00000000
     821  1.7 0x000000f4             s3 <= 00000000
     822  1.7 0x000000f8             s4 <= 00000000
     825  1.7 0x000000fc             s1 <= 00000000
     826  1.7 0x00000100             s2 <= 00000000
     827  1.7 0x00000104             s3 <= 00000000
     828  1.7 0x00000108             s5 <= 00000000
     829  1.7 0x0000010c             t0 <= 00000000
     832  1.7 0x00000110             s1 <= 00000000
     833  1.7 0x00000114             s2 <= 00000000
     834  1.7 0x00000118             s3 <= 00000000
     835  1.7 0x0000011c             s5 <= 00000000
     836  1.7 0x00000120             t0 <= 00000000
     838  1.7 0x00000124             s1 <= 00000000
     839  1.7 0x00000128             s2 <= 00000000
     840  1.7 0x0000012c             s3 <= 00000000
     841  1.7 0x00000130             t1 <= 00000006
     844  1.7 0x00000134               
     845  1.7 0x00000048             fp <= 00000000
     846  1.7 0x0000004c             s1 <= 00000000
     847  1.7 0x00000050             s2 <= 00000000
     848  1.7 0x00000054             s3 <= 00000000
     849  1.7 0x00000058             s4 <= 00000000
     850  1.7 0x0000005c             s5 <= 00000000
     851  1.7 0x00000060             fp <= 00000000
     855  1.7 0x00000064             s2 <= 00000000
     856  1.7 0x00000068             s3 <= 00000000
     857  1.7 0x0000006c             s4 <= 00000000
     858  1.7 0x00000070             s5 <= 00000000
     859  1.7 0x00000074             fp <= 00000000
     862  1.7 0x00000078             s2 <= 00000000
     863  1.7 0x0000007c             s3 <= 00000000
     864  1.7 0x00000080             s4 <= 00000000
     865  1.7 0x00000084             s5 <= 00000000
     866  1.7 0x00000088             fp <= 00000000
     870  1.7 0x0000008c             s2 <= 00000000
     871  1.7 0x00000090             s3 <= 00000000
     872  1.7 0x00000094             s4 <= 00000000
     873  1.7 0x00000098             s5 <= 00000000
     874  1.7 0x0000009c             fp <= 00000000
     877  1.7 0x000000a0             s2 <= 00000000
     878  1.7 0x000000a4             s3 <= 00000000
     879  1.7 0x000000a8             s4 <= 00000000
     880  1.7 0x000000ac             s5 <= 00000000
     881  1.7 0x000000b0             fp <= 00000000
     884  1.7 0x000000b4             fp <= 00000000
     887  1.7 0x000000b8             s3 <= 00000000
     888  1.7 0x000000bc             s6 <= 00000000
     891  1.7 0x000000c0             s6 <= 00000000
     895  1.7 0x000000c4             s3 <= 00000000
     896  1.7 0x000000c8             fp <= 00000000
     899  1.7 0x000000cc             fp <= 00000000
     902  1.7 0x000000d0             fp <= 00000000
     905  1.7 0x000000d4             s3 <= 00000000
     906  1.7 0x000000d8             fp <= 00000000
     909  1.7 0x000000dc             fp <= 00000000
     912  1.7 0x000000e0             fp <= 00000000
     916  1.7 0x000000e4             s3 <= 00000000
     917  1.7 0x000000e8             s4 <= 00000000
     921  1.7 0x000000ec             s1 <= 00000000
     922  1.7 0x000000f0             s2 <= 00000000
     923  1.7 0x000000f4             s3 <= 00000000
     924  1.7 0x000000f8             s4 <= 00000000
     927  1.7 0x000000fc             s1 <= 00000000
     928  1.7 0x00000100             s2 <= 00000000
     929  1.7 0x00000104             s3 <= 00000000
     930  1.7 0x00000108             s5 <= 00000000
     931  1.7 0x0000010c             t0 <= 00000000
     934  1.7 0x00000110             s1 <= 00000000
     935  1.7 0x00000114             s2 <= 00000000
     936  1.7 0x00000118             s3 <= 00000000
     937  1.7 0x0000011c             s5 <= 00000000
     938  1.7 0x00000120             t0 <= 00000000
     940  1.7 0x00000124             s1 <= 00000000
     941  1.7 0x00000128             s2 <= 00000000
     942  1.7 0x0000012c             s3 <= 00000000
     943  1.7 0x00000130             t1 <= 00000007
     946  1.7 0x00000134               
     947  1.7 0x00000048             fp <= 00000000
     948  1.7 0x0000004c             s1 <= 00000000
     949  1.7 0x00000050             s2 <= 00000000
     950  1.7 0x00000054             s3 <= 00000000
     951  1.7 0x00000058             s4 <= 00000000
     952  1.7 0x0000005c             s5 <= 00000000
     953  1.7 0x00000060             fp <= 00000000
     957  1.7 0x00000064             s2 <= 00000000
     958  1.7 0x00000068             s3 <= 00000000
     959  1.7 0x0000006c             s4 <= 00000000
     960  1.7 0x00000070             s5 <= 00000000
     961  1.7 0x00000074             fp <= 00000000
     964  1.7 0x00000078             s2 <= 00000000
     965  1.7 0x0000007c             s3 <= 00000000
     966  1.7 0x00000080             s4 <= 00000000
     967  1.7 0x00000084             s5 <= 00000000
     968  1.7 0x00000088             fp <= 00000000
     972  1.7 0x0000008c             s2 <= 00000000
     973  1.7 0x00000090             s3 <= 00000000
     974  1.7 0x00000094             s4 <= 00000000
     975  1.7 0x00000098             s5 <= 00000000
     976  1.7 0x0000009c             fp <= 00000000
     979  1.7 0x000000a0             s2 <= 00000000
     980  1.7 0x000000a4             s3 <= 00000000
     981  1.7 0x000000a8             s4 <= 00000000
     982  1.7 0x000000ac             s5 <= 00000000
     983  1.7 0x000000b0             fp <= 00000000
     986  1.7 0x000000b4             fp <= 00000000
     989  1.7 0x000000b8             s3 <= 00000000
     990  1.7 0x000000bc             s6 <= 00000000
     993  1.7 0x000000c0             s6 <= 00000000
     997  1.7 0x000000c4             s3 <= 00000000
     998  1.7 0x000000c8             fp <= 00000000
    1001  1.7 0x000000cc             fp <= 00000000
    1004  1.7 0x000000d0             fp <= 00000000
    1007  1.7 0x000000d4             s3 <= 00000000
    1008  1.7 0x000000d8             fp <= 00000000
    1011  1.7 0x000000dc             fp <= 00000000
    1014  1.7 0x000000e0             fp <= 00000000
    1018  1.7 0x000000e4             s3 <= 00000000
    1019  1.7 0x000000e8             s4 <= 00000000
    1023  1.7 0x000000ec             s1 <= 00000000
    1024  1.7 0x000000f0             s2 <= 00000000
    1025  1.7 0x000000f4             s3 <= 00000000
    1026  1.7 0x000000f8             s4 <= 00000000
    1029  1.7 0x000000fc             s1 <= 00000000
    1030  1.7 0x00000100             s2 <= 00000000
    1031  1.7 0x00000104             s3 <= 00000000
    1032  1.7 0x00000108             s5 <= 00000000
    1033  1.7 0x0000010c             t0 <= 00000000
    1036  1.7 0x00000110             s1 <= 00000000
    1037  1.7 0x00000114             s2 <= 00000000
    1038  1.7 0x00000118             s3 <= 00000000
    1039  1.7 0x0000011c             s5 <= 00000000
    1040  1.7 0x00000120             t0 <= 00000000
    1042  1.7 0x00000124             s1 <= 00000000
    1043  1.7 0x00000128             s2 <= 00000000
    1044  1.7 0x0000012c             s3 <= 00000000
    1045  1.7 0x00000130             t1 <= 00000008
    1048  1.7 0x00000134               
    1049  1.7 0x00000048             fp <= 00000000
    1050  1.7 0x0000004c             s1 <= 00000000
    1051  1.7 0x00000050             s2 <= 00000000
    1052  1.7 0x00000054             s3 <= 00000000
    1053  1.7 0x00000058             s4 <= 00000000
    1054  1.7 0x0000005c             s5 <= 00000000
    1055  1.7 0x00000060             fp <= 00000000
    1059  1.7 0x00000064             s2 <= 00000000
    1060  1.7 0x00000068             s3 <= 00000000
    1061  1.7 0x0000006c             s4 <= 00000000
    1062  1.7 0x00000070             s5 <= 00000000
    1063  1.7 0x00000074             fp <= 00000000
    1066  1.7 0x00000078             s2 <= 00000000
    1067  1.7 0x0000007c             s3 <= 00000000
    1068  1.7 0x00000080             s4 <= 00000000
    1069  1.7 0x00000084             s5 <= 00000000
    1070  1.7 0x00000088             fp <= 00000000
    1074  1.7 0x0000008c             s2 <= 00000000
    1075  1.7 0x00000090             s3 <= 00000000
    1076  1.7 0x00000094             s4 <= 00000000
    1077  1.7 0x00000098             s5 <= 00000000
    1078  1.7 0x0000009c             fp <= 00000000
    1081  1.7 0x000000a0             s2 <= 00000000
    1082  1.7 0x000000a4             s3 <= 00000000
    1083  1.7 0x000000a8             s4 <= 00000000
    1084  1.7 0x000000ac             s5 <= 00000000
    1085  1.7 0x000000b0             fp <= 00000000
    1088  1.7 0x000000b4             fp <= 00000000
    1091  1.7 0x000000b8             s3 <= 00000000
    1092  1.7 0x000000bc             s6 <= 00000000
    1095  1.7 0x000000c0             s6 <= 00000000
    1099  1.7 0x000000c4             s3 <= 00000000
    1100  1.7 0x000000c8             fp <= 00000000
    1103  1.7 0x000000cc             fp <= 00000000
    1106  1.7 0x000000d0             fp <= 00000000
    1109  1.7 0x000000d4             s3 <= 00000000
    1110  1.7 0x000000d8             fp <= 00000000
    1113  1.7 0x000000dc             fp <= 00000000
    1116  1.7 0x000000e0             fp <= 00000000
    1120  1.7 0x000000e4             s3 <= 00000000
    1121  1.7 0x000000e8             s4 <= 00000000
    1125  1.7 0x000000ec             s1 <= 00000000
    1126  1.7 0x000000f0             s2 <= 00000000
    1127  1.7 0x000000f4             s3 <= 00000000
    1128  1.7 0x000000f8             s4 <= 00000000
    1131  1.7 0x000000fc             s1 <= 00000000
    1132  1.7 0x00000100             s2 <= 00000000
    1133  1.7 0x00000104             s3 <= 00000000
    1134  1.7 0x00000108             s5 <= 00000000
    1135  1.7 0x0000010c             t0 <= 00000000
    1138  1.7 0x00000110             s1 <= 00000000
    1139  1.7 0x00000114             s2 <= 00000000
    1140  1.7 0x00000118             s3 <= 00000000
    1141  1.7 0x0000011c             s5 <= 00000000
    1142  1.7 0x00000120             t0 <= 00000000
    1144  1.7 0x00000124             s1 <= 00000000
    1145  1.7 0x00000128             s2 <= 00000000
    1146  1.7 0x0000012c             s3 <= 00000000
    1147  1.7 0x00000130             t1 <= 00000009
    1150  1.7 0x00000134               
    1151  1.7 0x00000048             fp <= 00000000
    1152  1.7 0x0000004c             s1 <= 00000000
    1153  1.7 0x00000050             s2 <= 00000000
    1154  1.7 0x00000054             s3 <= 00000000
    1155  1.7 0x00000058             s4 <= 00000000
    1156  1.7 0x0000005c             s5 <= 00000000
    1157  1.7 0x00000060             fp <= 00000000
    1161  1.7 0x00000064             s2 <= 00000000
    1162  1.7 0x00000068             s3 <= 00000000
    1163  1.7 0x0000006c             s4 <= 00000000
    1164  1.7 0x00000070             s5 <= 00000000
    1165  1.7 0x00000074             fp <= 00000000
    1168  1.7 0x00000078             s2 <= 00000000
    1169  1.7 0x0000007c             s3 <= 00000000
    1170  1.7 0x00000080             s4 <= 00000000
    1171  1.7 0x00000084             s5 <= 00000000
    1172  1.7 0x00000088             fp <= 00000000
    1176  1.7 0x0000008c             s2 <= 00000000
    1177  1.7 0x00000090             s3 <= 00000000
    1178  1.7 0x00000094             s4 <= 00000000
    1179  1.7 0x00000098             s5 <= 00000000
    1180  1.7 0x0000009c             fp <= 00000000
    1183  1.7 0x000000a0             s2 <= 00000000
    1184  1.7 0x000000a4             s3 <= 00000000
    1185  1.7 0x000000a8             s4 <= 00000000
    1186  1.7 0x000000ac             s5 <= 00000000
    1187  1.7 0x000000b0             fp <= 00000000
    1190  1.7 0x000000b4             fp <= 00000000
    1193  1.7 0x000000b8             s3 <= 00000000
    1194  1.7 0x000000bc             s6 <= 00000000
    1197  1.7 0x000000c0             s6 <= 00000000
    1201  1.7 0x000000c4             s3 <= 00000000
    1202  1.7 0x000000c8             fp <= 00000000
    1205  1.7 0x000000cc             fp <= 00000000
    1208  1.7 0x000000d0             fp <= 00000000
    1211  1.7 0x000000d4             s3 <= 00000000
    1212  1.7 0x000000d8             fp <= 00000000
    1215  1.7 0x000000dc             fp <= 00000000
    1218  1.7 0x000000e0             fp <= 00000000
    1222  1.7 0x000000e4             s3 <= 00000000
    1223  1.7 0x000000e8             s4 <= 00000000
    1227  1.7 0x000000ec             s1 <= 00000000
    1228  1.7 0x000000f0             s2 <= 00000000
    1229  1.7 0x000000f4             s3 <= 00000000
    1230  1.7 0x000000f8             s4 <= 00000000
    1233  1.7 0x000000fc             s1 <= 00000000
    1234  1.7 0x00000100             s2 <= 00000000
    1235  1.7 0x00000104             s3 <= 00000000
    1236  1.7 0x00000108             s5 <= 00000000
    1237  1.7 0x0000010c             t0 <= 00000000
    1240  1.7 0x00000110             s1 <= 00000000
    1241  1.7 0x00000114             s2 <= 00000000
    1242  1.7 0x00000118             s3 <= 00000000
    1243  1.7 0x0000011c             s5 <= 00000000
    1244  1.7 0x00000120             t0 <= 00000000
    1246  1.7 0x00000124             s1 <= 00000000
    1247  1.7 0x00000128             s2 <= 00000000
    1248  1.7 0x0000012c             s3 <= 00000000
    1249  1.7 0x00000130             t1 <= 0000000a
    1252  1.7 0x00000134               
    1257  1.7 0x00000138             sp <= 00002ffc
    1258  1.7 0x0000013c               
    1263  1.7 0x00000010               
$finish called at time : 24558666 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 10438.012 ; gain = 0.000 ; free physical = 3010 ; free virtual = 18774
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 10438.012 ; gain = 0.000 ; free physical = 3010 ; free virtual = 18774
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 10438.012 ; gain = 0.000 ; free physical = 3010 ; free virtual = 18774
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 10453.023 ; gain = 0.000 ; free physical = 3067 ; free virtual = 18835
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     201 10.0 0x00000004             sp <= 00003000
     202  5.5 0x00000008             sp <= 00002ffc
     203  4.0 0x0000000c             ra <= 00000010
     208  4.5 0x00000014             sp <= 00002fd4
     210  4.0 0x00000018             a5 <= 00002fd4
     211  3.5 0x0000001c             a4 <= 0000038f
     212  3.1 0x00000020               mem[00000fd4] <= 00000000
     213  2.8 0x00000024             a1 <= 0000000a
     214  2.6 0x00000028             t1 <= 00000000
     215  2.5 0x0000002c             fp <= 000004d2
     216  2.3 0x00000030             s1 <= 00000224
     217  2.2 0x00000034             s2 <= 00001000
     219  2.2 0x00000038             s2 <= 00000911
     220  2.1 0x0000003c             s3 <= 000003b4
     221  2.0 0x00000040             s4 <= 00000306
     222  2.0 0x00000044             s5 <= 000001b0
     223  1.8 0x00000048             fp <= 00136864
     224  1.8 0x0000004c             s1 <= 002192f4
     225  1.8 0x00000050             s2 <= 000b3238
     226  1.7 0x00000054             s3 <= 00051a20
     227  1.7 0x00000058             s4 <= 00000000
     228  1.6 0x0000005c             s5 <= 00000000
     229  1.6 0x00000060             fp <= 0034fb58
     233  1.7 0x00000064             s2 <= ffd636e0
     234  1.7 0x00000068             s3 <= 0031e178
     235  1.7 0x0000006c             s4 <= 0034fb58
     236  1.6 0x00000070             s5 <= ffcb04a8
     237  1.6 0x00000074             fp <= 00568e4c
     239  1.6 0x00000078             s2 <= 0080576c
     240  1.6 0x0000007c             s3 <= 00676f34
     241  1.6 0x00000080             s4 <= 008b89a4
     242  1.6 0x00000084             s5 <= 008b89a4
     243  1.5 0x00000088             fp <= 00000000
     247  1.6 0x0000008c             s2 <= 0080576c
     248  1.6 0x00000090             s3 <= 00676f34
     249  1.6 0x00000094             s4 <= 008b89a4
     250  1.6 0x00000098             s5 <= 008b89a4
     251  1.5 0x0000009c             fp <= 00000000
     253  1.6 0x000000a0             s2 <= ff7fa894
     254  1.5 0x000000a4             s3 <= 00676f34
     255  1.5 0x000000a8             s4 <= 008b89a4
     256  1.5 0x000000ac             s5 <= ff74765c
     257  1.5 0x000000b0             fp <= 002192f4
     259  1.5 0x000000b4             fp <= 00a1ea60
     260  1.5 0x000000b8             s3 <= 0046fdc0
[        260] Error: wrong result written. Expected to write 0x00c68554, but wrote 0x0046fdc0
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 6200332 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 10453.023 ; gain = 0.000 ; free physical = 2991 ; free virtual = 18764
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 10510.047 ; gain = 0.000 ; free physical = 3217 ; free virtual = 18835
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00000000
[        200] Error: wrong result written. Expected to write 0x00003000, but wrote 0x00000000
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 5200332 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 10510.047 ; gain = 0.000 ; free physical = 3166 ; free virtual = 18790
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 10542.062 ; gain = 0.000 ; free physical = 3203 ; free virtual = 18831
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     203 12.0 0x00000004             sp <= 00003000
     207  8.0 0x00000008             sp <= 00002ffc
     208  4.5 0x0000000c             ra <= 00000010
     213  4.6 0x00000014             sp <= 00002fd4
     217  4.5 0x00000018             a5 <= 00002fd4
     218  4.0 0x0000001c             a4 <= 0000038f
     222  4.0 0x00000020               mem[00000fd4] <= 0000038f
     223  3.4 0x00000024             a1 <= 0000000a
     224  3.1 0x00000028             t1 <= 00000000
     225  3.0 0x0000002c             fp <= 000004d2
     226  2.8 0x00000030             s1 <= 00000224
     227  2.7 0x00000034             s2 <= 00001000
     231  2.8 0x00000038             s2 <= 00000911
     232  2.6 0x0000003c             s3 <= 000003b4
     233  2.5 0x00000040             s4 <= 00000306
     234  2.5 0x00000044             s5 <= 000001b0
     235  2.4 0x00000048             fp <= 00136864
     236  2.3 0x0000004c             s1 <= 002192f4
     237  2.2 0x00000050             s2 <= 000b3238
     238  2.2 0x00000054             s3 <= 00051a20
     239  2.1 0x00000058             s4 <= 00000000
     240  2.1 0x0000005c             s5 <= 00000000
     241  2.0 0x00000060             fp <= 0034fb58
     245  2.1 0x00000064             s2 <= ffd636e0
     246  2.1 0x00000068             s3 <= 0031e178
     247  2.0 0x0000006c             s4 <= 0034fb58
     248  2.0 0x00000070             s5 <= ffcb04a8
     249  2.0 0x00000074             fp <= 00568e4c
     253  2.0 0x00000078             s2 <= 0080576c
     254  2.0 0x0000007c             s3 <= 00676f34
     255  1.9 0x00000080             s4 <= 008b89a4
     256  1.9 0x00000084             s5 <= 008b89a4
     257  1.9 0x00000088             fp <= 0000038f
     261  1.9 0x0000008c             s2 <= 008053dd
     262  1.9 0x00000090             s3 <= 00676cbb
     263  1.9 0x00000094             s4 <= 008b8d33
     264  1.9 0x00000098             s5 <= 008b8615
     265  1.8 0x0000009c             fp <= 0000038f
     269  1.9 0x000000a0             s2 <= ff7fafb2
     270  1.9 0x000000a4             s3 <= 00676f34
     271  1.8 0x000000a8             s4 <= 008b90c2
     272  1.8 0x000000ac             s5 <= ff747d7a
     273  1.8 0x000000b0             fp <= 00219683
     277  1.8 0x000000b4             fp <= 00a1e6d1
     281  1.9 0x000000b8             s3 <= 00c689e5
     282  1.9 0x000000bc             s6 <= 00c379c5
     286  1.9 0x000000c0             s6 <= 0143ca13
     290  2.0 0x000000c4             s3 <= 018543f6
     291  1.9 0x000000c8             fp <= 00c379c5
     295  2.0 0x000000cc             fp <= 0143ca13
     299  2.0 0x000000d0             fp <= 01cf5ad5
     303  2.0 0x000000d4             s3 <= 004a1923
     304  2.0 0x000000d8             fp <= 01f0edc9
     308  2.1 0x000000dc             fp <= 02713e17
     312  2.1 0x000000e0             fp <= 02fcced9
     316  2.1 0x000000e4             s3 <= 02b6d7fa
     317  2.1 0x000000e8             s4 <= 0000038f
     321  2.1 0x000000ec             s1 <= 00219683
     322  2.1 0x000000f0             s2 <= ff7fac23
     323  2.1 0x000000f4             s3 <= 02b6d475
     324  2.1 0x000000f8             s4 <= 0000038f
     328  2.1 0x000000fc             s1 <= 00219a12
     329  2.1 0x00000100             s2 <= 0080576c
     330  2.1 0x00000104             s3 <= 02b6d7fa
     331  2.0 0x00000108             s5 <= 0000038f
     332  2.0 0x0000010c             t0 <= 00000000
     335  2.0 0x00000110             s1 <= 00219da1
     336  2.0 0x00000114             s2 <= 008053dd
     337  2.0 0x00000118             s3 <= 02b6d475
     338  2.0 0x0000011c             s5 <= 0000038f
     339  2.0 0x00000120             t0 <= 00000000
     342  2.0 0x00000124             s1 <= 0021a130
     343  2.0 0x00000128             s2 <= ff7fafb2
     344  2.0 0x0000012c             s3 <= 02b6d7fa
     345  2.0 0x00000130             t1 <= 00000001
     349  2.0 0x00000134               
     354  2.0 0x00000048             fp <= db61e360
     355  2.0 0x0000004c             s1 <= 0bcc11d4
     356  2.0 0x00000050             s2 <= a8aa92a6
     357  2.0 0x00000054             s3 <= 000ca9e1
     358  2.0 0x00000058             s4 <= 803c199d
     359  2.0 0x0000005c             s5 <= 67cda020
     360  1.9 0x00000060             fp <= e72df534
     364  2.0 0x00000064             s2 <= c17c9d72
     365  2.0 0x00000068             s3 <= e7215cd5
     366  1.9 0x0000006c             s4 <= 676a0ed1
     367  1.9 0x00000070             s5 <= 809faaec
     368  1.9 0x00000074             fp <= f2fa0708
     372  1.9 0x00000078             s2 <= 317d6996
     373  1.9 0x0000007c             s3 <= 15db5bdd
     374  1.9 0x00000080             s4 <= 5a6415d9
     375  1.9 0x00000084             s5 <= 725a5c1c
     376  1.9 0x00000088             fp <= 0000038f
     380  1.9 0x0000008c             s2 <= 317d6607
     381  1.9 0x00000090             s3 <= 15db5852
     382  1.9 0x00000094             s4 <= 5a641968
     383  1.9 0x00000098             s5 <= 725a588d
     384  1.9 0x0000009c             fp <= 0000038f
     388  1.9 0x000000a0             s2 <= ce829d88
     389  1.9 0x000000a4             s3 <= 15db5bdd
     390  1.9 0x000000a8             s4 <= 5a641cf7
     391  1.9 0x000000ac             s5 <= 8da5ab02
     392  1.9 0x000000b0             fp <= 0bcc1563
     396  1.9 0x000000b4             fp <= 3d4977db
     400  1.9 0x000000b8             s3 <= 28922c06
     401  1.9 0x000000bc             s6 <= 491589af
     405  1.9 0x000000c0             s6 <= 7a92ec27
     409  1.9 0x000000c4             s3 <= 5200c021
     410  1.9 0x000000c8             fp <= 491589af
     414  1.9 0x000000cc             fp <= 7a92ec27
     418  2.0 0x000000d0             fp <= d4f7091e
     422  2.0 0x000000d4             s3 <= 86f7c93f
     423  2.0 0x000000d8             fp <= e0c31af2
     427  2.0 0x000000dc             fp <= 12407d6a
     431  2.0 0x000000e0             fp <= 6ca49a61
     435  2.0 0x000000e4             s3 <= ea53535e
     436  2.0 0x000000e8             s4 <= 0000038f
     440  2.0 0x000000ec             s1 <= 0bcc1563
     441  2.0 0x000000f0             s2 <= ce8299f9
     442  2.0 0x000000f4             s3 <= ea5350d1
     443  2.0 0x000000f8             s4 <= 0000038f
     447  2.0 0x000000fc             s1 <= 0bcc18f2
     448  2.0 0x00000100             s2 <= 317d6996
     449  2.0 0x00000104             s3 <= ea53535e
     450  2.0 0x00000108             s5 <= 0000038f
     451  2.0 0x0000010c             t0 <= 00000000
     454  2.0 0x00000110             s1 <= 0bcc1c81
     455  2.0 0x00000114             s2 <= 317d6607
     456  2.0 0x00000118             s3 <= ea5350d1
     457  2.0 0x0000011c             s5 <= 0000038f
     458  2.0 0x00000120             t0 <= 00000000
     461  2.0 0x00000124             s1 <= 0bcc2010
     462  2.0 0x00000128             s2 <= ce829d88
     463  1.9 0x0000012c             s3 <= ea53535e
     464  1.9 0x00000130             t1 <= 00000002
     468  2.0 0x00000134               
     469  1.9 0x00000048             fp <= 9c3ad880
     470  1.9 0x0000004c             s1 <= 9020eff0
     471  1.9 0x00000050             s2 <= de85ab82
     472  1.9 0x00000054             s3 <= 000ca9e1
     473  1.9 0x00000058             s4 <= 30d65ec9
     474  1.9 0x0000005c             s5 <= 858cfb80
     475  1.9 0x00000060             fp <= 2c5bc870
     479  1.9 0x00000064             s2 <= b229e312
     480  1.9 0x00000068             s3 <= 2c576191
     481  1.9 0x0000006c             s4 <= 5d322739
     482  1.9 0x00000070             s5 <= 59313310
     483  1.9 0x00000074             fp <= bc7cb860
     487  1.9 0x00000078             s2 <= 0a52d54e
     488  1.9 0x0000007c             s3 <= 902bd9f1
     489  1.9 0x00000080             s4 <= 19aedf99
     490  1.9 0x00000084             s5 <= 634b8550
     491  1.9 0x00000088             fp <= 0000038f
     495  1.9 0x0000008c             s2 <= 0a52d1bf
     496  1.9 0x00000090             s3 <= 902bda7e
     497  1.9 0x00000094             s4 <= 19aee328
     498  1.9 0x00000098             s5 <= 634b81c1
     499  1.9 0x0000009c             fp <= 0000038f
     503  1.9 0x000000a0             s2 <= f5ad31d0
     504  1.9 0x000000a4             s3 <= 902bd9f1
     505  1.9 0x000000a8             s4 <= 19aee6b7
     506  1.9 0x000000ac             s5 <= 9cb481ce
     507  1.9 0x000000b0             fp <= 9020f37f
     511  1.9 0x000000b4             fp <= 9a73c1af
     515  1.9 0x000000b8             s3 <= 0a58185e
     516  1.9 0x000000bc             s6 <= 2a94b19f
     520  1.9 0x000000c0             s6 <= 34e77fcf
     524  1.9 0x000000c4             s3 <= 3ebf6791
     525  1.9 0x000000c8             fp <= 2a94b19f
     529  1.9 0x000000cc             fp <= 34e77fcf
     533  1.9 0x000000d0             fp <= 4e966686
     537  1.9 0x000000d4             s3 <= 70290117
     538  1.9 0x000000d8             fp <= deb75676
     542  1.9 0x000000dc             fp <= e90a24a6
     546  2.0 0x000000e0             fp <= 02b90b5d
     550  2.0 0x000000e4             s3 <= 72900a4a
     551  2.0 0x000000e8             s4 <= 0000038f
     555  2.0 0x000000ec             s1 <= 9020f37f
     556  2.0 0x000000f0             s2 <= f5ad2e41
     557  2.0 0x000000f4             s3 <= 729009c5
     558  2.0 0x000000f8             s4 <= 0000038f
     562  2.0 0x000000fc             s1 <= 9020f70e
     563  2.0 0x00000100             s2 <= 0a52d54e
     564  2.0 0x00000104             s3 <= 72900a4a
     565  1.9 0x00000108             s5 <= 0000038f
     566  1.9 0x0000010c             t0 <= 00000000
     569  1.9 0x00000110             s1 <= 9020fa9d
     570  1.9 0x00000114             s2 <= 0a52d1bf
     571  1.9 0x00000118             s3 <= 729009c5
     572  1.9 0x0000011c             s5 <= 0000038f
     573  1.9 0x00000120             t0 <= 00000000
     576  1.9 0x00000124             s1 <= 9020fe2c
     577  1.9 0x00000128             s2 <= f5ad31d0
     578  1.9 0x0000012c             s3 <= 72900a4a
     579  1.9 0x00000130             t1 <= 00000003
     583  1.9 0x00000134               
     584  1.9 0x00000048             fp <= 4b30efc0
     585  1.9 0x0000004c             s1 <= 6d028620
     586  1.9 0x00000050             s2 <= ae949d56
     587  1.9 0x00000054             s3 <= 000ca9e1
     588  1.9 0x00000058             s4 <= 43cfd1a1
     589  1.9 0x0000005c             s5 <= 69c21c40
     590  1.9 0x00000060             fp <= b83375e0
     594  1.9 0x00000064             s2 <= f6612776
     595  1.9 0x00000068             s3 <= b83fdc01
     596  1.9 0x0000006c             s4 <= fc034781
     597  1.9 0x00000070             s5 <= b18ea660
     598  1.9 0x00000074             fp <= 2535fc00
     602  1.9 0x00000078             s2 <= 2ed4d48a
     603  1.9 0x0000007c             s3 <= 9d0a2001
     604  1.9 0x00000080             s4 <= 21394381
     605  1.9 0x00000084             s5 <= 73a755a0
     606  1.9 0x00000088             fp <= 0000038f
     610  1.9 0x0000008c             s2 <= 2ed4d0fb
     611  1.9 0x00000090             s3 <= 9d0a238e
     612  1.9 0x00000094             s4 <= 21394710
     613  1.9 0x00000098             s5 <= 73a75211
     614  1.9 0x0000009c             fp <= 0000038f
     618  1.9 0x000000a0             s2 <= d12b3294
     619  1.9 0x000000a4             s3 <= 9d0a2001
     620  1.9 0x000000a8             s4 <= 21394a9f
     621  1.9 0x000000ac             s5 <= 8c58b17e
     622  1.9 0x000000b0             fp <= 6d0289af
     626  1.9 0x000000b4             fp <= 9bd7571b
     630  1.9 0x000000b8             s3 <= 06dd771a
     631  1.9 0x000000bc             s6 <= 08d9dd3b
     635  1.9 0x000000c0             s6 <= 37aeaaa7
     639  1.9 0x000000c4             s3 <= 3173ddbd
     640  1.9 0x000000c8             fp <= 08d9dd3b
     644  1.9 0x000000cc             fp <= 37aeaaa7
     648  1.9 0x000000d0             fp <= 58e7f546
     652  1.9 0x000000d4             s3 <= 699428fb
     653  1.9 0x000000d8             fp <= c5ea7b66
     657  1.9 0x000000dc             fp <= f4bf48d2
     661  1.9 0x000000e0             fp <= 15f89371
     665  1.9 0x000000e4             s3 <= 7c6cbb8a
     666  1.9 0x000000e8             s4 <= 0000038f
     670  1.9 0x000000ec             s1 <= 6d0289af
     671  1.9 0x000000f0             s2 <= d12b2f05
     672  1.9 0x000000f4             s3 <= 7c6cb805
     673  1.9 0x000000f8             s4 <= 0000038f
     677  1.9 0x000000fc             s1 <= 6d028d3e
     678  1.9 0x00000100             s2 <= 2ed4d48a
     679  1.9 0x00000104             s3 <= 7c6cbb8a
     680  1.9 0x00000108             s5 <= 0000038f
     681  1.9 0x0000010c             t0 <= 00000000
     684  1.9 0x00000110             s1 <= 6d0290cd
     685  1.9 0x00000114             s2 <= 2ed4d0fb
     686  1.9 0x00000118             s3 <= 7c6cb805
     687  1.9 0x0000011c             s5 <= 0000038f
     688  1.9 0x00000120             t0 <= 00000000
     691  1.9 0x00000124             s1 <= 6d02945c
     692  1.9 0x00000128             s2 <= d12b3294
     693  1.9 0x0000012c             s3 <= 7c6cbb8a
     694  1.9 0x00000130             t1 <= 00000004
     698  1.9 0x00000134               
     699  1.9 0x00000048             fp <= 8debbd30
     700  1.9 0x0000004c             s1 <= 55ab5fc8
     701  1.9 0x00000050             s2 <= c6ef6016
     702  1.9 0x00000054             s3 <= 000ca9e1
     703  1.9 0x00000058             s4 <= 26914849
     704  1.9 0x0000005c             s5 <= 070a4a50
     705  1.9 0x00000060             fp <= e3971cf8
     709  1.9 0x00000064             s2 <= e358431e
     710  1.9 0x00000068             s3 <= e39bb519
     711  1.9 0x0000006c             s4 <= 0a286541
     712  1.9 0x00000070             s5 <= 23732d58
     713  1.9 0x00000074             fp <= 39427cc0
     717  1.9 0x00000078             s2 <= 55ea39a2
     718  1.9 0x0000007c             s3 <= dad9c9d9
     719  1.9 0x00000080             s4 <= 436ae201
     720  1.9 0x00000084             s5 <= 15cf4f68
     721  1.9 0x00000088             fp <= 0000038f
     725  1.9 0x0000008c             s2 <= 55ea3613
     726  1.9 0x00000090             s3 <= dad9ca56
     727  1.9 0x00000094             s4 <= 436ae590
     728  1.9 0x00000098             s5 <= 15cf4bd9
     729  1.9 0x0000009c             fp <= 0000038f
     733  1.9 0x000000a0             s2 <= aa15cd7c
     734  1.9 0x000000a4             s3 <= dad9c9d9
     735  1.9 0x000000a8             s4 <= 436ae91f
     736  1.9 0x000000ac             s5 <= ea30b7b6
     737  1.9 0x000000b0             fp <= 55ab6357
     741  1.9 0x000000b4             fp <= ab9595db
     745  1.9 0x000000b8             s3 <= 714c5c02
     746  1.9 0x000000bc             s6 <= 0140f5a3
     750  1.9 0x000000c0             s6 <= 572b2827
     754  1.9 0x000000c4             s3 <= 26677425
     755  1.9 0x000000c8             fp <= 0140f5a3
     759  1.9 0x000000cc             fp <= 572b2827
     763  1.9 0x000000d0             fp <= 9a961146
     767  1.9 0x000000d4             s3 <= bcf16563
     768  1.9 0x000000d8             fp <= f041710e
     772  1.9 0x000000dc             fp <= 462ba392
     776  1.9 0x000000e0             fp <= 89968cb1
     780  1.9 0x000000e4             s3 <= 3567e9d2
     781  1.9 0x000000e8             s4 <= 0000038f
     785  1.9 0x000000ec             s1 <= 55ab6357
     786  1.9 0x000000f0             s2 <= aa15c9ed
     787  1.9 0x000000f4             s3 <= 3567ea5d
     788  1.9 0x000000f8             s4 <= 0000038f
     792  1.9 0x000000fc             s1 <= 55ab66e6
     793  1.9 0x00000100             s2 <= 55ea39a2
     794  1.9 0x00000104             s3 <= 3567e9d2
     795  1.9 0x00000108             s5 <= 0000038f
     796  1.9 0x0000010c             t0 <= 00000000
     799  1.9 0x00000110             s1 <= 55ab6a75
     800  1.9 0x00000114             s2 <= 55ea3613
     801  1.9 0x00000118             s3 <= 3567ea5d
     802  1.9 0x0000011c             s5 <= 0000038f
     803  1.9 0x00000120             t0 <= 00000000
     806  1.9 0x00000124             s1 <= 55ab6e04
     807  1.9 0x00000128             s2 <= aa15cd7c
     808  1.9 0x0000012c             s3 <= 3567e9d2
     809  1.9 0x00000130             t1 <= 00000005
     813  1.9 0x00000134               
     814  1.9 0x00000048             fp <= 74767df0
     815  1.9 0x0000004c             s1 <= b6cc6bb8
     816  1.9 0x00000050             s2 <= 0cc9124e
     817  1.9 0x00000054             s3 <= 000ca9e1
     818  1.9 0x00000058             s4 <= 3293e2c9
     819  1.9 0x0000005c             s5 <= f90aaf90
     820  1.9 0x00000060             fp <= 2b42e9a8
     824  1.9 0x00000064             s2 <= e18628a6
     825  1.9 0x00000068             s3 <= 2b4e4049
     826  1.9 0x0000006c             s4 <= 5dd6cc71
     827  1.9 0x00000070             s5 <= cdc7c5e8
     828  1.9 0x00000074             fp <= e20f5560
     832  1.9 0x00000078             s2 <= 00892cba
     833  1.9 0x0000007c             s3 <= c9411529
     834  1.9 0x00000080             s4 <= 3fe621d1
     835  1.9 0x00000084             s5 <= 14478f78
     836  1.9 0x00000088             fp <= 0000038f
     840  1.9 0x0000008c             s2 <= 0089292b
     841  1.9 0x00000090             s3 <= c94116a6
     842  1.9 0x00000094             s4 <= 3fe62560
     843  1.9 0x00000098             s5 <= 14478be9
     844  1.9 0x0000009c             fp <= 0000038f
     848  1.9 0x000000a0             s2 <= ff76da64
     849  1.9 0x000000a4             s3 <= c9411529
     850  1.9 0x000000a8             s4 <= 3fe628ef
     851  1.9 0x000000ac             s5 <= ebb877a6
     852  1.9 0x000000b0             fp <= b6cc6f47
     856  1.9 0x000000b4             fp <= b75594e3
     860  1.9 0x000000b8             s3 <= 7e1481ca
     861  1.9 0x000000bc             s6 <= 6e22009b
     865  1.9 0x000000c0             s6 <= 6eab2637
     869  1.9 0x000000c4             s3 <= 10bfa7fd
     870  1.9 0x000000c8             fp <= 6e22009b
     874  1.9 0x000000cc             fp <= 6eab2637
     878  1.9 0x000000d0             fp <= ae914f26
     882  1.9 0x000000d4             s3 <= be2ee8db
     883  1.9 0x000000d8             fp <= 655dbade
     887  1.9 0x000000dc             fp <= 65e6e07a
     891  1.9 0x000000e0             fp <= a5cd0969
     895  1.9 0x000000e4             s3 <= 1be3e1b2
     896  1.9 0x000000e8             s4 <= 0000038f
     900  1.9 0x000000ec             s1 <= b6cc6f47
     901  1.9 0x000000f0             s2 <= ff76d6d5
     902  1.9 0x000000f4             s3 <= 1be3e23d
     903  1.9 0x000000f8             s4 <= 0000038f
     907  1.9 0x000000fc             s1 <= b6cc72d6
     908  1.9 0x00000100             s2 <= 00892cba
     909  1.9 0x00000104             s3 <= 1be3e1b2
     910  1.9 0x00000108             s5 <= 0000038f
     911  1.9 0x0000010c             t0 <= 00000000
     914  1.9 0x00000110             s1 <= b6cc7665
     915  1.9 0x00000114             s2 <= 0089292b
     916  1.9 0x00000118             s3 <= 1be3e23d
     917  1.9 0x0000011c             s5 <= 0000038f
     918  1.9 0x00000120             t0 <= 00000000
     921  1.9 0x00000124             s1 <= b6cc79f4
     922  1.9 0x00000128             s2 <= ff76da64
     923  1.9 0x0000012c             s3 <= 1be3e1b2
     924  1.9 0x00000130             t1 <= 00000006
     928  1.9 0x00000134               
     929  1.9 0x00000048             fp <= ca316b50
     930  1.9 0x0000004c             s1 <= 4941bd88
     931  1.9 0x00000050             s2 <= 3ff0286e
     932  1.9 0x00000054             s3 <= 000ca9e1
     933  1.9 0x00000058             s4 <= d30cfdb9
     934  1.9 0x0000005c             s5 <= d4fbee30
     935  1.9 0x00000060             fp <= 137328d8
     939  1.9 0x00000064             s2 <= 2c7cff96
     940  1.9 0x00000068             s3 <= 137f8139
     941  1.9 0x0000006c             s4 <= e6802691
     942  1.9 0x00000070             s5 <= c188c558
     943  1.9 0x00000074             fp <= 5cb4e660
     947  1.9 0x00000078             s2 <= 3037e6ca
     948  1.9 0x0000007c             s3 <= 4fcb6759
     949  1.9 0x00000080             s4 <= 43350cf1
     950  1.9 0x00000084             s5 <= 9b2c2108
     951  1.9 0x00000088             fp <= 0000038f
     955  1.9 0x0000008c             s2 <= 3037e33b
     956  1.9 0x00000090             s3 <= 4fcb64d6
     957  1.9 0x00000094             s4 <= 43351080
     958  1.9 0x00000098             s5 <= 9b2c1d79
     959  1.9 0x0000009c             fp <= 0000038f
     963  1.9 0x000000a0             s2 <= cfc82054
     964  1.9 0x000000a4             s3 <= 4fcb6759
     965  1.9 0x000000a8             s4 <= 4335140f
     966  1.9 0x000000ac             s5 <= 64d3e616
     967  1.9 0x000000b0             fp <= 4941c117
     971  1.9 0x000000b4             fp <= 7979a0c3
     975  1.9 0x000000b8             s3 <= 36b2c79a
     976  1.9 0x000000bc             s6 <= c2bb5e4b
     980  1.9 0x000000c0             s6 <= f2f33df7
     984  1.9 0x000000c4             s3 <= c441fa6d
     985  1.9 0x000000c8             fp <= c2bb5e4b
     989  1.9 0x000000cc             fp <= f2f33df7
     993  1.9 0x000000d0             fp <= 36285206
     997  1.9 0x000000d4             s3 <= f269a86b
     998  1.9 0x000000d8             fp <= 7f6a0f8e
    1002  1.9 0x000000dc             fp <= afa1ef3a
    1006  1.9 0x000000e0             fp <= f2d70349
    1010  1.9 0x000000e4             s3 <= 00beab22
    1011  1.9 0x000000e8             s4 <= 0000038f
    1015  1.9 0x000000ec             s1 <= 4941c117
    1016  1.9 0x000000f0             s2 <= cfc81cc5
    1017  1.9 0x000000f4             s3 <= 00bea8ad
    1018  1.9 0x000000f8             s4 <= 0000038f
    1022  1.9 0x000000fc             s1 <= 4941c4a6
    1023  1.9 0x00000100             s2 <= 3037e6ca
    1024  1.9 0x00000104             s3 <= 00beab22
    1025  1.9 0x00000108             s5 <= 0000038f
    1026  1.9 0x0000010c             t0 <= 00000000
    1029  1.9 0x00000110             s1 <= 4941c835
    1030  1.9 0x00000114             s2 <= 3037e33b
    1031  1.9 0x00000118             s3 <= 00bea8ad
    1032  1.9 0x0000011c             s5 <= 0000038f
    1033  1.9 0x00000120             t0 <= 00000000
    1036  1.9 0x00000124             s1 <= 4941cbc4
    1037  1.9 0x00000128             s2 <= cfc82054
    1038  1.9 0x0000012c             s3 <= 00beab22
    1039  1.9 0x00000130             t1 <= 00000007
    1043  1.9 0x00000134               
    1044  1.9 0x00000048             fp <= f02f5c50
    1045  1.9 0x0000004c             s1 <= 44846728
    1046  1.9 0x00000050             s2 <= a682fdfe
    1047  1.9 0x00000054             s3 <= 000ca9e1
    1048  1.9 0x00000058             s4 <= 8f9981f9
    1049  1.9 0x0000005c             s5 <= 46a12130
    1050  1.9 0x00000060             fp <= 34b3c378
    1054  1.9 0x00000064             s2 <= 71cf3a86
    1055  1.9 0x00000068             s3 <= 34bf6a99
    1056  1.9 0x0000006c             s4 <= c44d4571
    1057  1.9 0x00000070             s5 <= 11ed5db8
    1058  1.9 0x00000074             fp <= 79382aa0
    1062  1.9 0x00000078             s2 <= 0768f01a
    1063  1.9 0x0000007c             s3 <= 4d874039
    1064  1.9 0x00000080             s4 <= 3d857011
    1065  1.9 0x00000084             s5 <= 674acce8
    1066  1.9 0x00000088             fp <= 0000038f
    1070  1.9 0x0000008c             s2 <= 0768ec8b
    1071  1.9 0x00000090             s3 <= 4d8743b6
    1072  1.9 0x00000094             s4 <= 3d8573a0
    1073  1.9 0x00000098             s5 <= 674ac959
    1074  1.9 0x0000009c             fp <= 0000038f
    1078  1.9 0x000000a0             s2 <= f8971704
    1079  1.9 0x000000a4             s3 <= 4d874039
    1080  1.9 0x000000a8             s4 <= 3d85772f
    1081  1.9 0x000000ac             s5 <= 98b53a36
    1082  1.9 0x000000b0             fp <= 44846ab7
    1086  1.9 0x000000b4             fp <= 4bed53b3
    1090  1.9 0x000000b8             s3 <= 066a138a
    1091  1.9 0x000000bc             s6 <= 9071badb
    1095  1.9 0x000000c0             s6 <= 97daa3d7
    1099  1.9 0x000000c4             s3 <= 91b0b05d
    1100  1.9 0x000000c8             fp <= 9071badb
    1104  1.9 0x000000cc             fp <= 97daa3d7
    1108  1.9 0x000000d0             fp <= d5601b06
    1112  1.9 0x000000d4             s3 <= 44d0ab5b
    1113  1.9 0x000000d8             fp <= 19e4822e
    1117  1.9 0x000000dc             fp <= 214d6b2a
    1121  1.9 0x000000e0             fp <= 5ed2e259
    1125  1.9 0x000000e4             s3 <= 1a024902
    1126  1.9 0x000000e8             s4 <= 0000038f
    1130  1.9 0x000000ec             s1 <= 44846ab7
    1131  1.9 0x000000f0             s2 <= f8971375
    1132  1.9 0x000000f4             s3 <= 1a024a8d
    1133  1.9 0x000000f8             s4 <= 0000038f
    1137  1.9 0x000000fc             s1 <= 44846e46
    1138  1.9 0x00000100             s2 <= 0768f01a
    1139  1.9 0x00000104             s3 <= 1a024902
    1140  1.9 0x00000108             s5 <= 0000038f
    1141  1.9 0x0000010c             t0 <= 00000000
    1144  1.9 0x00000110             s1 <= 448471d5
    1145  1.9 0x00000114             s2 <= 0768ec8b
    1146  1.9 0x00000118             s3 <= 1a024a8d
    1147  1.9 0x0000011c             s5 <= 0000038f
    1148  1.9 0x00000120             t0 <= 00000000
    1151  1.9 0x00000124             s1 <= 44847564
    1152  1.9 0x00000128             s2 <= f8971704
    1153  1.9 0x0000012c             s3 <= 1a024902
    1154  1.9 0x00000130             t1 <= 00000008
    1158  1.9 0x00000134               
    1159  1.9 0x00000048             fp <= 1699d190
    1160  1.9 0x0000004c             s1 <= 9cc65208
    1161  1.9 0x00000050             s2 <= 8e21ce1e
    1162  1.9 0x00000054             s3 <= 000ca9e1
    1163  1.9 0x00000058             s4 <= 630d0a19
    1164  1.9 0x0000005c             s5 <= 503daff0
    1165  1.9 0x00000060             fp <= b3602398
    1169  1.9 0x00000064             s2 <= dac1aa86
    1170  1.9 0x00000068             s3 <= b36c8a79
    1171  1.9 0x0000006c             s4 <= 166d2db1
    1172  1.9 0x00000070             s5 <= 9cdd8c58
    1173  1.9 0x00000074             fp <= 502675a0
    1177  1.9 0x00000078             s2 <= 7564cb1a
    1178  1.9 0x0000007c             s3 <= e34affd9
    1179  1.9 0x00000080             s4 <= 6693a351
    1180  1.9 0x00000084             s5 <= b348e948
    1181  1.9 0x00000088             fp <= 0000038f
    1185  1.9 0x0000008c             s2 <= 7564c78b
    1186  1.9 0x00000090             s3 <= e34afc56
    1187  1.9 0x00000094             s4 <= 6693a6e0
    1188  1.9 0x00000098             s5 <= b348e5b9
    1189  1.9 0x0000009c             fp <= 0000038f
    1193  1.9 0x000000a0             s2 <= 8a9b3c04
    1194  1.9 0x000000a4             s3 <= e34affd9
    1195  1.9 0x000000a8             s4 <= 6693aa6f
    1196  1.9 0x000000ac             s5 <= 4cb71dd6
    1197  1.9 0x000000b0             fp <= 9cc65597
    1201  1.9 0x000000b4             fp <= 122b1993
    1205  1.9 0x000000b8             s3 <= f161e64a
    1206  1.9 0x000000bc             s6 <= aef16b9b
    1210  1.9 0x000000c0             s6 <= 24562f97
    1214  1.9 0x000000c4             s3 <= d537c9dd
    1215  1.9 0x000000c8             fp <= aef16b9b
    1219  1.9 0x000000cc             fp <= 24562f97
    1223  1.9 0x000000d0             fp <= 8ae9da06
    1227  1.9 0x000000d4             s3 <= 5fde13db
    1228  1.9 0x000000d8             fp <= 27b02c0e
    1232  1.9 0x000000dc             fp <= 9d14f00a
    1236  1.9 0x000000e0             fp <= 03a89a79
    1240  1.9 0x000000e4             s3 <= 5c7689a2
    1241  1.9 0x000000e8             s4 <= 0000038f
    1245  1.9 0x000000ec             s1 <= 9cc65597
    1246  1.9 0x000000f0             s2 <= 8a9b3875
    1247  1.9 0x000000f4             s3 <= 5c768a2d
    1248  1.9 0x000000f8             s4 <= 0000038f
    1252  1.9 0x000000fc             s1 <= 9cc65926
    1253  1.9 0x00000100             s2 <= 7564cb1a
    1254  1.9 0x00000104             s3 <= 5c7689a2
    1255  1.9 0x00000108             s5 <= 0000038f
    1256  1.9 0x0000010c             t0 <= 00000000
    1259  1.9 0x00000110             s1 <= 9cc65cb5
    1260  1.9 0x00000114             s2 <= 7564c78b
    1261  1.9 0x00000118             s3 <= 5c768a2d
    1262  1.9 0x0000011c             s5 <= 0000038f
    1263  1.9 0x00000120             t0 <= 00000000
    1266  1.9 0x00000124             s1 <= 9cc66044
    1267  1.9 0x00000128             s2 <= 8a9b3c04
    1268  1.9 0x0000012c             s3 <= 5c7689a2
    1269  1.9 0x00000130             t1 <= 00000009
    1273  1.9 0x00000134               
    1274  1.9 0x00000048             fp <= e2d57110
    1275  1.9 0x0000004c             s1 <= e3321e88
    1276  1.9 0x00000050             s2 <= 09d3c77e
    1277  1.9 0x00000054             s3 <= 000ca9e1
    1278  1.9 0x00000058             s4 <= 4eb35a59
    1279  1.9 0x0000005c             s5 <= 3707a070
    1280  1.9 0x00000060             fp <= c6078f98
    1284  1.9 0x00000064             s2 <= 43cc37e6
    1285  1.9 0x00000068             s3 <= c60b2679
    1286  1.9 0x0000006c             s4 <= 14bae9f1
    1287  1.9 0x00000070             s5 <= 710010d8
    1288  1.9 0x00000074             fp <= a939ae20
    1292  1.9 0x00000078             s2 <= 656d763a
    1293  1.9 0x0000007c             s3 <= 6f328859
    1294  1.9 0x00000080             s4 <= bdf49811
    1295  1.9 0x00000084             s5 <= 38399d48
    1296  1.9 0x00000088             fp <= 0000038f
    1300  1.9 0x0000008c             s2 <= 656d72ab
    1301  1.9 0x00000090             s3 <= 6f328bd6
    1302  1.9 0x00000094             s4 <= bdf49ba0
    1303  1.9 0x00000098             s5 <= 383999b9
    1304  1.9 0x0000009c             fp <= 0000038f
    1308  1.9 0x000000a0             s2 <= 9a9290e4
    1309  1.9 0x000000a4             s3 <= 6f328859
    1310  1.9 0x000000a8             s4 <= bdf49f2f
    1311  1.9 0x000000ac             s5 <= c7c669d6
    1312  1.9 0x000000b0             fp <= e3322217
    1316  1.9 0x000000b4             fp <= 489f9133
    1320  1.9 0x000000b8             s3 <= 27ad196a
    1321  1.9 0x000000bc             s6 <= 2bd1afbb
    1325  1.9 0x000000c0             s6 <= 913f1ed7
    1329  1.9 0x000000c4             s3 <= b69207bd
    1330  1.9 0x000000c8             fp <= 2bd1afbb
    1334  1.9 0x000000cc             fp <= 913f1ed7
    1338  1.9 0x000000d0             fp <= 4f33be06
    1342  1.9 0x000000d4             s3 <= f9a1b9bb
    1343  1.9 0x000000d8             fp <= 3265dc8e
    1347  1.9 0x000000dc             fp <= 97d34baa
    1351  1.9 0x000000e0             fp <= 55c7ead9
    1355  1.9 0x000000e4             s3 <= ac665362
    1356  1.9 0x000000e8             s4 <= 0000038f
    1360  1.9 0x000000ec             s1 <= e3322217
    1361  1.9 0x000000f0             s2 <= 9a928d55
    1362  1.9 0x000000f4             s3 <= ac6650ed
    1363  1.9 0x000000f8             s4 <= 0000038f
    1367  1.9 0x000000fc             s1 <= e33225a6
    1368  1.9 0x00000100             s2 <= 656d763a
    1369  1.9 0x00000104             s3 <= ac665362
    1370  1.9 0x00000108             s5 <= 0000038f
    1371  1.9 0x0000010c             t0 <= 00000000
    1374  1.9 0x00000110             s1 <= e3322935
    1375  1.9 0x00000114             s2 <= 656d72ab
    1376  1.9 0x00000118             s3 <= ac6650ed
    1377  1.9 0x0000011c             s5 <= 0000038f
    1378  1.9 0x00000120             t0 <= 00000000
    1381  1.9 0x00000124             s1 <= e3322cc4
    1382  1.9 0x00000128             s2 <= 9a9290e4
    1383  1.9 0x0000012c             s3 <= ac665362
    1384  1.9 0x00000130             t1 <= 0000000a
    1388  1.9 0x00000134               
    1393  1.9 0x00000138             sp <= 00002ffc
    1394  1.9 0x0000013c               
    1399  1.9 0x00000010               
$finish called at time : 26825333 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 10542.062 ; gain = 0.000 ; free physical = 3136 ; free virtual = 18771
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 10542.062 ; gain = 0.000 ; free physical = 3136 ; free virtual = 18771
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:31 ; elapsed = 00:00:46 . Memory (MB): peak = 10542.062 ; gain = 0.000 ; free physical = 3136 ; free virtual = 18771
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 10606.094 ; gain = 0.000 ; free physical = 3195 ; free virtual = 18824
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     201 10.0 0x00000004             sp <= 00000000
[        201] Error: wrong result written. Expected to write 0x00003000, but wrote 0x00000000
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 5216998 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 10606.094 ; gain = 0.000 ; free physical = 3139 ; free virtual = 18775
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 10637.113 ; gain = 0.000 ; free physical = 3122 ; free virtual = 18760
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     202 11.0 0x00000004             sp <= 00003000
     205  7.0 0x00000008             sp <= 00002ffc
     206  5.0 0x0000000c             ra <= 00000010
     211  5.2 0x00000014             sp <= 00002fd4
     214  4.8 0x00000018             a5 <= 00002fd4
     215  4.1 0x0000001c             a4 <= 0000038f
     217  3.8 0x00000020               mem[00000fd4] <= 00000000
     218  3.5 0x00000024             a1 <= 0000000a
     219  3.2 0x00000028             t1 <= 00000000
     220  3.0 0x0000002c             fp <= 000004d2
     221  2.8 0x00000030             s1 <= 00000224
     222  2.6 0x00000034             s2 <= 00001000
     225  2.5 0x00000038             s2 <= 00000911
     226  2.4 0x0000003c             s3 <= 000003b4
     227  2.3 0x00000040             s4 <= 00000306
     228  2.2 0x00000044             s5 <= 000001b0
     229  2.2 0x00000048             fp <= 00136864
     230  2.1 0x0000004c             s1 <= 002192f4
     231  2.1 0x00000050             s2 <= 000b3238
     232  2.0 0x00000054             s3 <= 00051a20
     233  2.0 0x00000058             s4 <= 00000000
     234  1.9 0x0000005c             s5 <= 00000000
     235  1.9 0x00000060             fp <= 0034fb58
     239  2.0 0x00000064             s2 <= ffd636e0
     240  1.9 0x00000068             s3 <= 0031e178
     241  1.9 0x0000006c             s4 <= 0034fb58
     242  1.8 0x00000070             s5 <= ffcb04a8
     243  1.8 0x00000074             fp <= 00568e4c
     246  1.9 0x00000078             s2 <= 0080576c
     247  1.8 0x0000007c             s3 <= 00676f34
     248  1.8 0x00000080             s4 <= 008b89a4
     249  1.8 0x00000084             s5 <= 008b89a4
     250  1.7 0x00000088             fp <= 00000000
     254  1.8 0x0000008c             s2 <= 0080576c
     255  1.8 0x00000090             s3 <= 00676f34
     256  1.8 0x00000094             s4 <= 008b89a4
     257  1.8 0x00000098             s5 <= 008b89a4
     258  1.7 0x0000009c             fp <= 00000000
     261  1.8 0x000000a0             s2 <= ff7fa894
     262  1.8 0x000000a4             s3 <= 00676f34
     263  1.7 0x000000a8             s4 <= 008b89a4
     264  1.7 0x000000ac             s5 <= ff74765c
     265  1.7 0x000000b0             fp <= 002192f4
     268  1.7 0x000000b4             fp <= 00a1ea60
     271  1.8 0x000000b8             s3 <= 00c68554
     272  1.7 0x000000bc             s6 <= 00c37d54
     275  1.8 0x000000c0             s6 <= 0143d4c0
     279  1.8 0x000000c4             s3 <= 01855194
     280  1.8 0x000000c8             fp <= 00c37d54
     283  1.8 0x000000cc             fp <= 0143d4c0
     286  1.8 0x000000d0             fp <= 01cf5e64
     289  1.9 0x000000d4             s3 <= 004a0ff0
     290  1.8 0x000000d8             fp <= 01f0f158
     293  1.9 0x000000dc             fp <= 027148c4
     296  1.9 0x000000e0             fp <= 02fcd268
     300  1.9 0x000000e4             s3 <= 02b6dd98
     301  1.9 0x000000e8             s4 <= 00000000
     305  1.9 0x000000ec             s1 <= 002192f4
     306  1.9 0x000000f0             s2 <= ff7fa894
     307  1.9 0x000000f4             s3 <= 02b6dd98
     308  1.9 0x000000f8             s4 <= 00000000
     311  1.9 0x000000fc             s1 <= 002192f4
     312  1.9 0x00000100             s2 <= 0080576c
     313  1.9 0x00000104             s3 <= 02b6dd98
     314  1.9 0x00000108             s5 <= 00000000
     315  1.8 0x0000010c             t0 <= 00000000
     318  1.9 0x00000110             s1 <= 002192f4
     319  1.9 0x00000114             s2 <= 0080576c
     320  1.9 0x00000118             s3 <= 02b6dd98
     321  1.8 0x0000011c             s5 <= 00000000
     322  1.8 0x00000120             t0 <= 00000000
     324  1.8 0x00000124             s1 <= 002192f4
     325  1.8 0x00000128             s2 <= ff7fa894
     326  1.8 0x0000012c             s3 <= 02b6dd98
     327  1.8 0x00000130             t1 <= 00000001
     330  1.8 0x00000134               
     335  1.8 0x00000048             fp <= 0ee51510
     336  1.8 0x0000004c             s1 <= e98bdbe0
     337  1.8 0x00000050             s2 <= 00000000
     338  1.8 0x00000054             s3 <= 00000000
     339  1.8 0x00000058             s4 <= 00000000
     340  1.8 0x0000005c             s5 <= 74710c00
     341  1.8 0x00000060             fp <= f870f0f0
     345  1.8 0x00000064             s2 <= 078f0f10
     346  1.8 0x00000068             s3 <= f870f0f0
     347  1.8 0x0000006c             s4 <= f870f0f0
     348  1.8 0x00000070             s5 <= 7c001b10
     349  1.8 0x00000074             fp <= e1fcccd0
     352  1.8 0x00000078             s2 <= da6dbdc0
     353  1.8 0x0000007c             s3 <= 198c3c20
     354  1.8 0x00000080             s4 <= da6dbdc0
     355  1.8 0x00000084             s5 <= 65fcb1c0
     356  1.7 0x00000088             fp <= 00000000
     360  1.8 0x0000008c             s2 <= da6dbdc0
     361  1.8 0x00000090             s3 <= 198c3c20
     362  1.8 0x00000094             s4 <= da6dbdc0
     363  1.7 0x00000098             s5 <= 65fcb1c0
     364  1.7 0x0000009c             fp <= 00000000
     367  1.8 0x000000a0             s2 <= 25924240
     368  1.7 0x000000a4             s3 <= 198c3c20
     369  1.7 0x000000a8             s4 <= da6dbdc0
     370  1.7 0x000000ac             s5 <= 9a034e40
     371  1.7 0x000000b0             fp <= e98bdbe0
     374  1.7 0x000000b4             fp <= c3f999a0
     377  1.7 0x000000b8             s3 <= da75a580
     378  1.7 0x000000bc             s6 <= ad857580
     381  1.7 0x000000c0             s6 <= 87f33340
     385  1.8 0x000000c4             s3 <= 5d8696c0
     386  1.8 0x000000c8             fp <= ad857580
     389  1.8 0x000000cc             fp <= 87f33340
     392  1.8 0x000000d0             fp <= 6260f100
     395  1.8 0x000000d4             s3 <= 3fe667c0
     396  1.8 0x000000d8             fp <= 4beccce0
     399  1.8 0x000000dc             fp <= 265a8aa0
     402  1.8 0x000000e0             fp <= 00c84860
     406  1.8 0x000000e4             s3 <= 3f2e2fa0
     407  1.8 0x000000e8             s4 <= 00000000
     411  1.8 0x000000ec             s1 <= e98bdbe0
     412  1.8 0x000000f0             s2 <= 25924240
     413  1.8 0x000000f4             s3 <= 3f2e2fa0
     414  1.8 0x000000f8             s4 <= 00000000
     417  1.8 0x000000fc             s1 <= e98bdbe0
     418  1.8 0x00000100             s2 <= da6dbdc0
     419  1.8 0x00000104             s3 <= 3f2e2fa0
     420  1.8 0x00000108             s5 <= 00000000
     421  1.8 0x0000010c             t0 <= 00000000
     424  1.8 0x00000110             s1 <= e98bdbe0
     425  1.8 0x00000114             s2 <= da6dbdc0
     426  1.8 0x00000118             s3 <= 3f2e2fa0
     427  1.8 0x0000011c             s5 <= 00000000
     428  1.8 0x00000120             t0 <= 00000000
     430  1.8 0x00000124             s1 <= e98bdbe0
     431  1.8 0x00000128             s2 <= 25924240
     432  1.8 0x0000012c             s3 <= 3f2e2fa0
     433  1.8 0x00000130             t1 <= 00000002
     436  1.8 0x00000134               
     437  1.8 0x00000048             fp <= 3766b800
     438  1.8 0x0000004c             s1 <= fd132800
     439  1.8 0x00000050             s2 <= 00000000
     440  1.7 0x00000054             s3 <= 00000000
     441  1.7 0x00000058             s4 <= 00000000
     442  1.7 0x0000005c             s5 <= f8560000
     443  1.7 0x00000060             fp <= 3479e000
     447  1.7 0x00000064             s2 <= cb862000
     448  1.7 0x00000068             s3 <= 3479e000
     449  1.7 0x0000006c             s4 <= 3479e000
     450  1.7 0x00000070             s5 <= c3dc2000
     451  1.7 0x00000074             fp <= 318d0800
     454  1.7 0x00000078             s2 <= 6606e800
     455  1.7 0x0000007c             s3 <= 05f4e800
     456  1.7 0x00000080             s4 <= 6606e800
     457  1.7 0x00000084             s5 <= 6db0e800
     458  1.7 0x00000088             fp <= 00000000
     462  1.7 0x0000008c             s2 <= 6606e800
     463  1.7 0x00000090             s3 <= 05f4e800
     464  1.7 0x00000094             s4 <= 6606e800
     465  1.7 0x00000098             s5 <= 6db0e800
     466  1.7 0x0000009c             fp <= 00000000
     469  1.7 0x000000a0             s2 <= 99f91800
     470  1.7 0x000000a4             s3 <= 05f4e800
     471  1.7 0x000000a8             s4 <= 6606e800
     472  1.7 0x000000ac             s5 <= 924f1800
     473  1.7 0x000000b0             fp <= fd132800
     476  1.7 0x000000b4             fp <= 631a1000
     479  1.7 0x000000b8             s3 <= 66eef800
     480  1.7 0x000000bc             s6 <= 602d3800
     483  1.7 0x000000c0             s6 <= c6342000
     487  1.7 0x000000c4             s3 <= a0dad800
     488  1.7 0x000000c8             fp <= 602d3800
     491  1.7 0x000000cc             fp <= c6342000
     494  1.7 0x000000d0             fp <= 2c3b0800
     497  1.7 0x000000d4             s3 <= 8ce1d000
     498  1.7 0x000000d8             fp <= 294e3000
     501  1.7 0x000000dc             fp <= 8f551800
     504  1.7 0x000000e0             fp <= f55c0000
     508  1.8 0x000000e4             s3 <= 79bdd000
     509  1.8 0x000000e8             s4 <= 00000000
     513  1.8 0x000000ec             s1 <= fd132800
     514  1.8 0x000000f0             s2 <= 99f91800
     515  1.8 0x000000f4             s3 <= 79bdd000
     516  1.8 0x000000f8             s4 <= 00000000
     519  1.8 0x000000fc             s1 <= fd132800
     520  1.8 0x00000100             s2 <= 6606e800
     521  1.8 0x00000104             s3 <= 79bdd000
     522  1.7 0x00000108             s5 <= 00000000
     523  1.7 0x0000010c             t0 <= 00000000
     526  1.7 0x00000110             s1 <= fd132800
     527  1.7 0x00000114             s2 <= 6606e800
     528  1.7 0x00000118             s3 <= 79bdd000
     529  1.7 0x0000011c             s5 <= 00000000
     530  1.7 0x00000120             t0 <= 00000000
     532  1.7 0x00000124             s1 <= fd132800
     533  1.7 0x00000128             s2 <= 99f91800
     534  1.7 0x0000012c             s3 <= 79bdd000
     535  1.7 0x00000130             t1 <= 00000003
     538  1.7 0x00000134               
     539  1.7 0x00000048             fp <= b3c00000
     540  1.7 0x0000004c             s1 <= 1b800000
     541  1.7 0x00000050             s2 <= 00000000
     542  1.7 0x00000054             s3 <= 00000000
     543  1.7 0x00000058             s4 <= 00000000
     544  1.7 0x0000005c             s5 <= 00000000
     545  1.7 0x00000060             fp <= cf400000
     549  1.7 0x00000064             s2 <= 30c00000
     550  1.7 0x00000068             s3 <= cf400000
     551  1.7 0x0000006c             s4 <= cf400000
     552  1.7 0x00000070             s5 <= 30c00000
     553  1.7 0x00000074             fp <= eac00000
     556  1.7 0x00000078             s2 <= ba000000
     557  1.7 0x0000007c             s3 <= 25800000
     558  1.7 0x00000080             s4 <= ba000000
     559  1.7 0x00000084             s5 <= ba000000
     560  1.7 0x00000088             fp <= 00000000
     564  1.7 0x0000008c             s2 <= ba000000
     565  1.7 0x00000090             s3 <= 25800000
     566  1.7 0x00000094             s4 <= ba000000
     567  1.7 0x00000098             s5 <= ba000000
     568  1.7 0x0000009c             fp <= 00000000
     571  1.7 0x000000a0             s2 <= 46000000
     572  1.7 0x000000a4             s3 <= 25800000
     573  1.7 0x000000a8             s4 <= ba000000
     574  1.7 0x000000ac             s5 <= 46000000
     575  1.7 0x000000b0             fp <= 1b800000
     578  1.7 0x000000b4             fp <= d5800000
     581  1.7 0x000000b8             s3 <= f0000000
     582  1.7 0x000000bc             s6 <= f1000000
     585  1.7 0x000000c0             s6 <= ab000000
     589  1.7 0x000000c4             s3 <= 5b000000
     590  1.7 0x000000c8             fp <= f1000000
     593  1.7 0x000000cc             fp <= ab000000
     596  1.7 0x000000d0             fp <= 65000000
     599  1.7 0x000000d4             s3 <= 3e000000
     600  1.7 0x000000d8             fp <= 80800000
     603  1.7 0x000000dc             fp <= 3a800000
     606  1.7 0x000000e0             fp <= f4800000
     610  1.7 0x000000e4             s3 <= ca800000
     611  1.7 0x000000e8             s4 <= 00000000
     615  1.7 0x000000ec             s1 <= 1b800000
     616  1.7 0x000000f0             s2 <= 46000000
     617  1.7 0x000000f4             s3 <= ca800000
     618  1.7 0x000000f8             s4 <= 00000000
     621  1.7 0x000000fc             s1 <= 1b800000
     622  1.7 0x00000100             s2 <= ba000000
     623  1.7 0x00000104             s3 <= ca800000
     624  1.7 0x00000108             s5 <= 00000000
     625  1.7 0x0000010c             t0 <= 00000000
     628  1.7 0x00000110             s1 <= 1b800000
     629  1.7 0x00000114             s2 <= ba000000
     630  1.7 0x00000118             s3 <= ca800000
     631  1.7 0x0000011c             s5 <= 00000000
     632  1.7 0x00000120             t0 <= 00000000
     634  1.7 0x00000124             s1 <= 1b800000
     635  1.7 0x00000128             s2 <= 46000000
     636  1.7 0x0000012c             s3 <= ca800000
     637  1.7 0x00000130             t1 <= 00000004
     640  1.7 0x00000134               
     641  1.7 0x00000048             fp <= 00000000
     642  1.7 0x0000004c             s1 <= 00000000
     643  1.7 0x00000050             s2 <= 00000000
     644  1.7 0x00000054             s3 <= 00000000
     645  1.7 0x00000058             s4 <= 00000000
     646  1.7 0x0000005c             s5 <= 00000000
     647  1.7 0x00000060             fp <= 00000000
     651  1.7 0x00000064             s2 <= 00000000
     652  1.7 0x00000068             s3 <= 00000000
     653  1.7 0x0000006c             s4 <= 00000000
     654  1.7 0x00000070             s5 <= 00000000
     655  1.7 0x00000074             fp <= 00000000
     658  1.7 0x00000078             s2 <= 00000000
     659  1.7 0x0000007c             s3 <= 00000000
     660  1.7 0x00000080             s4 <= 00000000
     661  1.7 0x00000084             s5 <= 00000000
     662  1.7 0x00000088             fp <= 00000000
     666  1.7 0x0000008c             s2 <= 00000000
     667  1.7 0x00000090             s3 <= 00000000
     668  1.7 0x00000094             s4 <= 00000000
     669  1.7 0x00000098             s5 <= 00000000
     670  1.7 0x0000009c             fp <= 00000000
     673  1.7 0x000000a0             s2 <= 00000000
     674  1.7 0x000000a4             s3 <= 00000000
     675  1.7 0x000000a8             s4 <= 00000000
     676  1.7 0x000000ac             s5 <= 00000000
     677  1.7 0x000000b0             fp <= 00000000
     680  1.7 0x000000b4             fp <= 00000000
     683  1.7 0x000000b8             s3 <= 00000000
     684  1.7 0x000000bc             s6 <= 00000000
     687  1.7 0x000000c0             s6 <= 00000000
     691  1.7 0x000000c4             s3 <= 00000000
     692  1.7 0x000000c8             fp <= 00000000
     695  1.7 0x000000cc             fp <= 00000000
     698  1.7 0x000000d0             fp <= 00000000
     701  1.7 0x000000d4             s3 <= 00000000
     702  1.7 0x000000d8             fp <= 00000000
     705  1.7 0x000000dc             fp <= 00000000
     708  1.7 0x000000e0             fp <= 00000000
     712  1.7 0x000000e4             s3 <= 00000000
     713  1.7 0x000000e8             s4 <= 00000000
     717  1.7 0x000000ec             s1 <= 00000000
     718  1.7 0x000000f0             s2 <= 00000000
     719  1.7 0x000000f4             s3 <= 00000000
     720  1.7 0x000000f8             s4 <= 00000000
     723  1.7 0x000000fc             s1 <= 00000000
     724  1.7 0x00000100             s2 <= 00000000
     725  1.7 0x00000104             s3 <= 00000000
     726  1.7 0x00000108             s5 <= 00000000
     727  1.7 0x0000010c             t0 <= 00000000
     730  1.7 0x00000110             s1 <= 00000000
     731  1.7 0x00000114             s2 <= 00000000
     732  1.7 0x00000118             s3 <= 00000000
     733  1.7 0x0000011c             s5 <= 00000000
     734  1.7 0x00000120             t0 <= 00000000
     736  1.7 0x00000124             s1 <= 00000000
     737  1.7 0x00000128             s2 <= 00000000
     738  1.7 0x0000012c             s3 <= 00000000
     739  1.7 0x00000130             t1 <= 00000005
     742  1.7 0x00000134               
     743  1.7 0x00000048             fp <= 00000000
     744  1.7 0x0000004c             s1 <= 00000000
     745  1.7 0x00000050             s2 <= 00000000
     746  1.7 0x00000054             s3 <= 00000000
     747  1.7 0x00000058             s4 <= 00000000
     748  1.7 0x0000005c             s5 <= 00000000
     749  1.7 0x00000060             fp <= 00000000
     753  1.7 0x00000064             s2 <= 00000000
     754  1.7 0x00000068             s3 <= 00000000
     755  1.7 0x0000006c             s4 <= 00000000
     756  1.7 0x00000070             s5 <= 00000000
     757  1.7 0x00000074             fp <= 00000000
     760  1.7 0x00000078             s2 <= 00000000
     761  1.7 0x0000007c             s3 <= 00000000
     762  1.7 0x00000080             s4 <= 00000000
     763  1.7 0x00000084             s5 <= 00000000
     764  1.7 0x00000088             fp <= 00000000
     768  1.7 0x0000008c             s2 <= 00000000
     769  1.7 0x00000090             s3 <= 00000000
     770  1.7 0x00000094             s4 <= 00000000
     771  1.7 0x00000098             s5 <= 00000000
     772  1.7 0x0000009c             fp <= 00000000
     775  1.7 0x000000a0             s2 <= 00000000
     776  1.7 0x000000a4             s3 <= 00000000
     777  1.7 0x000000a8             s4 <= 00000000
     778  1.7 0x000000ac             s5 <= 00000000
     779  1.7 0x000000b0             fp <= 00000000
     782  1.7 0x000000b4             fp <= 00000000
     785  1.7 0x000000b8             s3 <= 00000000
     786  1.7 0x000000bc             s6 <= 00000000
     789  1.7 0x000000c0             s6 <= 00000000
     793  1.7 0x000000c4             s3 <= 00000000
     794  1.7 0x000000c8             fp <= 00000000
     797  1.7 0x000000cc             fp <= 00000000
     800  1.7 0x000000d0             fp <= 00000000
     803  1.7 0x000000d4             s3 <= 00000000
     804  1.7 0x000000d8             fp <= 00000000
     807  1.7 0x000000dc             fp <= 00000000
     810  1.7 0x000000e0             fp <= 00000000
     814  1.7 0x000000e4             s3 <= 00000000
     815  1.7 0x000000e8             s4 <= 00000000
     819  1.7 0x000000ec             s1 <= 00000000
     820  1.7 0x000000f0             s2 <= 00000000
     821  1.7 0x000000f4             s3 <= 00000000
     822  1.7 0x000000f8             s4 <= 00000000
     825  1.7 0x000000fc             s1 <= 00000000
     826  1.7 0x00000100             s2 <= 00000000
     827  1.7 0x00000104             s3 <= 00000000
     828  1.7 0x00000108             s5 <= 00000000
     829  1.7 0x0000010c             t0 <= 00000000
     832  1.7 0x00000110             s1 <= 00000000
     833  1.7 0x00000114             s2 <= 00000000
     834  1.7 0x00000118             s3 <= 00000000
     835  1.7 0x0000011c             s5 <= 00000000
     836  1.7 0x00000120             t0 <= 00000000
     838  1.7 0x00000124             s1 <= 00000000
     839  1.7 0x00000128             s2 <= 00000000
     840  1.7 0x0000012c             s3 <= 00000000
     841  1.7 0x00000130             t1 <= 00000006
     844  1.7 0x00000134               
     845  1.7 0x00000048             fp <= 00000000
     846  1.7 0x0000004c             s1 <= 00000000
     847  1.7 0x00000050             s2 <= 00000000
     848  1.7 0x00000054             s3 <= 00000000
     849  1.7 0x00000058             s4 <= 00000000
     850  1.7 0x0000005c             s5 <= 00000000
     851  1.7 0x00000060             fp <= 00000000
     855  1.7 0x00000064             s2 <= 00000000
     856  1.7 0x00000068             s3 <= 00000000
     857  1.7 0x0000006c             s4 <= 00000000
     858  1.7 0x00000070             s5 <= 00000000
     859  1.7 0x00000074             fp <= 00000000
     862  1.7 0x00000078             s2 <= 00000000
     863  1.7 0x0000007c             s3 <= 00000000
     864  1.7 0x00000080             s4 <= 00000000
     865  1.7 0x00000084             s5 <= 00000000
     866  1.7 0x00000088             fp <= 00000000
     870  1.7 0x0000008c             s2 <= 00000000
     871  1.7 0x00000090             s3 <= 00000000
     872  1.7 0x00000094             s4 <= 00000000
     873  1.7 0x00000098             s5 <= 00000000
     874  1.7 0x0000009c             fp <= 00000000
     877  1.7 0x000000a0             s2 <= 00000000
     878  1.7 0x000000a4             s3 <= 00000000
     879  1.7 0x000000a8             s4 <= 00000000
     880  1.7 0x000000ac             s5 <= 00000000
     881  1.7 0x000000b0             fp <= 00000000
     884  1.7 0x000000b4             fp <= 00000000
     887  1.7 0x000000b8             s3 <= 00000000
     888  1.7 0x000000bc             s6 <= 00000000
     891  1.7 0x000000c0             s6 <= 00000000
     895  1.7 0x000000c4             s3 <= 00000000
     896  1.7 0x000000c8             fp <= 00000000
     899  1.7 0x000000cc             fp <= 00000000
     902  1.7 0x000000d0             fp <= 00000000
     905  1.7 0x000000d4             s3 <= 00000000
     906  1.7 0x000000d8             fp <= 00000000
     909  1.7 0x000000dc             fp <= 00000000
     912  1.7 0x000000e0             fp <= 00000000
     916  1.7 0x000000e4             s3 <= 00000000
     917  1.7 0x000000e8             s4 <= 00000000
     921  1.7 0x000000ec             s1 <= 00000000
     922  1.7 0x000000f0             s2 <= 00000000
     923  1.7 0x000000f4             s3 <= 00000000
     924  1.7 0x000000f8             s4 <= 00000000
     927  1.7 0x000000fc             s1 <= 00000000
     928  1.7 0x00000100             s2 <= 00000000
     929  1.7 0x00000104             s3 <= 00000000
     930  1.7 0x00000108             s5 <= 00000000
     931  1.7 0x0000010c             t0 <= 00000000
     934  1.7 0x00000110             s1 <= 00000000
     935  1.7 0x00000114             s2 <= 00000000
     936  1.7 0x00000118             s3 <= 00000000
     937  1.7 0x0000011c             s5 <= 00000000
     938  1.7 0x00000120             t0 <= 00000000
     940  1.7 0x00000124             s1 <= 00000000
     941  1.7 0x00000128             s2 <= 00000000
     942  1.7 0x0000012c             s3 <= 00000000
     943  1.7 0x00000130             t1 <= 00000007
     946  1.7 0x00000134               
     947  1.7 0x00000048             fp <= 00000000
     948  1.7 0x0000004c             s1 <= 00000000
     949  1.7 0x00000050             s2 <= 00000000
     950  1.7 0x00000054             s3 <= 00000000
     951  1.7 0x00000058             s4 <= 00000000
     952  1.7 0x0000005c             s5 <= 00000000
     953  1.7 0x00000060             fp <= 00000000
     957  1.7 0x00000064             s2 <= 00000000
     958  1.7 0x00000068             s3 <= 00000000
     959  1.7 0x0000006c             s4 <= 00000000
     960  1.7 0x00000070             s5 <= 00000000
     961  1.7 0x00000074             fp <= 00000000
     964  1.7 0x00000078             s2 <= 00000000
     965  1.7 0x0000007c             s3 <= 00000000
     966  1.7 0x00000080             s4 <= 00000000
     967  1.7 0x00000084             s5 <= 00000000
     968  1.7 0x00000088             fp <= 00000000
     972  1.7 0x0000008c             s2 <= 00000000
     973  1.7 0x00000090             s3 <= 00000000
     974  1.7 0x00000094             s4 <= 00000000
     975  1.7 0x00000098             s5 <= 00000000
     976  1.7 0x0000009c             fp <= 00000000
     979  1.7 0x000000a0             s2 <= 00000000
     980  1.7 0x000000a4             s3 <= 00000000
     981  1.7 0x000000a8             s4 <= 00000000
     982  1.7 0x000000ac             s5 <= 00000000
     983  1.7 0x000000b0             fp <= 00000000
     986  1.7 0x000000b4             fp <= 00000000
     989  1.7 0x000000b8             s3 <= 00000000
     990  1.7 0x000000bc             s6 <= 00000000
     993  1.7 0x000000c0             s6 <= 00000000
     997  1.7 0x000000c4             s3 <= 00000000
     998  1.7 0x000000c8             fp <= 00000000
    1001  1.7 0x000000cc             fp <= 00000000
    1004  1.7 0x000000d0             fp <= 00000000
    1007  1.7 0x000000d4             s3 <= 00000000
    1008  1.7 0x000000d8             fp <= 00000000
    1011  1.7 0x000000dc             fp <= 00000000
    1014  1.7 0x000000e0             fp <= 00000000
    1018  1.7 0x000000e4             s3 <= 00000000
    1019  1.7 0x000000e8             s4 <= 00000000
    1023  1.7 0x000000ec             s1 <= 00000000
    1024  1.7 0x000000f0             s2 <= 00000000
    1025  1.7 0x000000f4             s3 <= 00000000
    1026  1.7 0x000000f8             s4 <= 00000000
    1029  1.7 0x000000fc             s1 <= 00000000
    1030  1.7 0x00000100             s2 <= 00000000
    1031  1.7 0x00000104             s3 <= 00000000
    1032  1.7 0x00000108             s5 <= 00000000
    1033  1.7 0x0000010c             t0 <= 00000000
    1036  1.7 0x00000110             s1 <= 00000000
    1037  1.7 0x00000114             s2 <= 00000000
    1038  1.7 0x00000118             s3 <= 00000000
    1039  1.7 0x0000011c             s5 <= 00000000
    1040  1.7 0x00000120             t0 <= 00000000
    1042  1.7 0x00000124             s1 <= 00000000
    1043  1.7 0x00000128             s2 <= 00000000
    1044  1.7 0x0000012c             s3 <= 00000000
    1045  1.7 0x00000130             t1 <= 00000008
    1048  1.7 0x00000134               
    1049  1.7 0x00000048             fp <= 00000000
    1050  1.7 0x0000004c             s1 <= 00000000
    1051  1.7 0x00000050             s2 <= 00000000
    1052  1.7 0x00000054             s3 <= 00000000
    1053  1.7 0x00000058             s4 <= 00000000
    1054  1.7 0x0000005c             s5 <= 00000000
    1055  1.7 0x00000060             fp <= 00000000
    1059  1.7 0x00000064             s2 <= 00000000
    1060  1.7 0x00000068             s3 <= 00000000
    1061  1.7 0x0000006c             s4 <= 00000000
    1062  1.7 0x00000070             s5 <= 00000000
    1063  1.7 0x00000074             fp <= 00000000
    1066  1.7 0x00000078             s2 <= 00000000
    1067  1.7 0x0000007c             s3 <= 00000000
    1068  1.7 0x00000080             s4 <= 00000000
    1069  1.7 0x00000084             s5 <= 00000000
    1070  1.7 0x00000088             fp <= 00000000
    1074  1.7 0x0000008c             s2 <= 00000000
    1075  1.7 0x00000090             s3 <= 00000000
    1076  1.7 0x00000094             s4 <= 00000000
    1077  1.7 0x00000098             s5 <= 00000000
    1078  1.7 0x0000009c             fp <= 00000000
    1081  1.7 0x000000a0             s2 <= 00000000
    1082  1.7 0x000000a4             s3 <= 00000000
    1083  1.7 0x000000a8             s4 <= 00000000
    1084  1.7 0x000000ac             s5 <= 00000000
    1085  1.7 0x000000b0             fp <= 00000000
    1088  1.7 0x000000b4             fp <= 00000000
    1091  1.7 0x000000b8             s3 <= 00000000
    1092  1.7 0x000000bc             s6 <= 00000000
    1095  1.7 0x000000c0             s6 <= 00000000
    1099  1.7 0x000000c4             s3 <= 00000000
    1100  1.7 0x000000c8             fp <= 00000000
    1103  1.7 0x000000cc             fp <= 00000000
    1106  1.7 0x000000d0             fp <= 00000000
    1109  1.7 0x000000d4             s3 <= 00000000
    1110  1.7 0x000000d8             fp <= 00000000
    1113  1.7 0x000000dc             fp <= 00000000
    1116  1.7 0x000000e0             fp <= 00000000
    1120  1.7 0x000000e4             s3 <= 00000000
    1121  1.7 0x000000e8             s4 <= 00000000
    1125  1.7 0x000000ec             s1 <= 00000000
    1126  1.7 0x000000f0             s2 <= 00000000
    1127  1.7 0x000000f4             s3 <= 00000000
    1128  1.7 0x000000f8             s4 <= 00000000
    1131  1.7 0x000000fc             s1 <= 00000000
    1132  1.7 0x00000100             s2 <= 00000000
    1133  1.7 0x00000104             s3 <= 00000000
    1134  1.7 0x00000108             s5 <= 00000000
    1135  1.7 0x0000010c             t0 <= 00000000
    1138  1.7 0x00000110             s1 <= 00000000
    1139  1.7 0x00000114             s2 <= 00000000
    1140  1.7 0x00000118             s3 <= 00000000
    1141  1.7 0x0000011c             s5 <= 00000000
    1142  1.7 0x00000120             t0 <= 00000000
    1144  1.7 0x00000124             s1 <= 00000000
    1145  1.7 0x00000128             s2 <= 00000000
    1146  1.7 0x0000012c             s3 <= 00000000
    1147  1.7 0x00000130             t1 <= 00000009
    1150  1.7 0x00000134               
    1151  1.7 0x00000048             fp <= 00000000
    1152  1.7 0x0000004c             s1 <= 00000000
    1153  1.7 0x00000050             s2 <= 00000000
    1154  1.7 0x00000054             s3 <= 00000000
    1155  1.7 0x00000058             s4 <= 00000000
    1156  1.7 0x0000005c             s5 <= 00000000
    1157  1.7 0x00000060             fp <= 00000000
    1161  1.7 0x00000064             s2 <= 00000000
    1162  1.7 0x00000068             s3 <= 00000000
    1163  1.7 0x0000006c             s4 <= 00000000
    1164  1.7 0x00000070             s5 <= 00000000
    1165  1.7 0x00000074             fp <= 00000000
    1168  1.7 0x00000078             s2 <= 00000000
    1169  1.7 0x0000007c             s3 <= 00000000
    1170  1.7 0x00000080             s4 <= 00000000
    1171  1.7 0x00000084             s5 <= 00000000
    1172  1.7 0x00000088             fp <= 00000000
    1176  1.7 0x0000008c             s2 <= 00000000
    1177  1.7 0x00000090             s3 <= 00000000
    1178  1.7 0x00000094             s4 <= 00000000
    1179  1.7 0x00000098             s5 <= 00000000
    1180  1.7 0x0000009c             fp <= 00000000
    1183  1.7 0x000000a0             s2 <= 00000000
    1184  1.7 0x000000a4             s3 <= 00000000
    1185  1.7 0x000000a8             s4 <= 00000000
    1186  1.7 0x000000ac             s5 <= 00000000
    1187  1.7 0x000000b0             fp <= 00000000
    1190  1.7 0x000000b4             fp <= 00000000
    1193  1.7 0x000000b8             s3 <= 00000000
    1194  1.7 0x000000bc             s6 <= 00000000
    1197  1.7 0x000000c0             s6 <= 00000000
    1201  1.7 0x000000c4             s3 <= 00000000
    1202  1.7 0x000000c8             fp <= 00000000
    1205  1.7 0x000000cc             fp <= 00000000
    1208  1.7 0x000000d0             fp <= 00000000
    1211  1.7 0x000000d4             s3 <= 00000000
    1212  1.7 0x000000d8             fp <= 00000000
    1215  1.7 0x000000dc             fp <= 00000000
    1218  1.7 0x000000e0             fp <= 00000000
    1222  1.7 0x000000e4             s3 <= 00000000
    1223  1.7 0x000000e8             s4 <= 00000000
    1227  1.7 0x000000ec             s1 <= 00000000
    1228  1.7 0x000000f0             s2 <= 00000000
    1229  1.7 0x000000f4             s3 <= 00000000
    1230  1.7 0x000000f8             s4 <= 00000000
    1233  1.7 0x000000fc             s1 <= 00000000
    1234  1.7 0x00000100             s2 <= 00000000
    1235  1.7 0x00000104             s3 <= 00000000
    1236  1.7 0x00000108             s5 <= 00000000
    1237  1.7 0x0000010c             t0 <= 00000000
    1240  1.7 0x00000110             s1 <= 00000000
    1241  1.7 0x00000114             s2 <= 00000000
    1242  1.7 0x00000118             s3 <= 00000000
    1243  1.7 0x0000011c             s5 <= 00000000
    1244  1.7 0x00000120             t0 <= 00000000
    1246  1.7 0x00000124             s1 <= 00000000
    1247  1.7 0x00000128             s2 <= 00000000
    1248  1.7 0x0000012c             s3 <= 00000000
    1249  1.7 0x00000130             t1 <= 0000000a
    1252  1.7 0x00000134               
    1257  1.7 0x00000138             sp <= 00002ffc
    1258  1.7 0x0000013c               
    1263  1.7 0x00000010               
$finish called at time : 24558666 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 10637.113 ; gain = 0.000 ; free physical = 3054 ; free virtual = 18693
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 10637.113 ; gain = 0.000 ; free physical = 3054 ; free virtual = 18693
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 10637.113 ; gain = 0.000 ; free physical = 3054 ; free virtual = 18693
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 10654.117 ; gain = 0.000 ; free physical = 3111 ; free virtual = 18755
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     202 11.0 0x00000004             sp <= 00003000
     205  7.0 0x00000008             sp <= 00002ffc
     206  5.0 0x0000000c             ra <= 00000010
     211  5.2 0x00000014             sp <= 00002fd4
     214  4.8 0x00000018             a5 <= 00002fd4
     215  4.1 0x0000001c             a4 <= 0000038f
     217  3.8 0x00000020               mem[00000fd4] <= 00000000
     218  3.5 0x00000024             a1 <= 0000000a
     219  3.2 0x00000028             t1 <= 00000000
     220  3.0 0x0000002c             fp <= 000004d2
     221  2.8 0x00000030             s1 <= 00000224
     222  2.6 0x00000034             s2 <= 00001000
     225  2.5 0x00000038             s2 <= 00000911
     226  2.4 0x0000003c             s3 <= 000003b4
     227  2.3 0x00000040             s4 <= 00000306
     228  2.2 0x00000044             s5 <= 000001b0
     229  2.2 0x00000048             fp <= 00136864
     230  2.1 0x0000004c             s1 <= 002192f4
     231  2.1 0x00000050             s2 <= 000b3238
     232  2.0 0x00000054             s3 <= 00051a20
     233  2.0 0x00000058             s4 <= 00000000
     234  1.9 0x0000005c             s5 <= 00000000
     235  1.9 0x00000060             fp <= 0034fb58
     239  2.0 0x00000064             s2 <= ffd636e0
     240  1.9 0x00000068             s3 <= 0031e178
     241  1.9 0x0000006c             s4 <= 0034fb58
     242  1.8 0x00000070             s5 <= ffcb04a8
     243  1.8 0x00000074             fp <= 00568e4c
     246  1.9 0x00000078             s2 <= 0080576c
     247  1.8 0x0000007c             s3 <= 00676f34
     248  1.8 0x00000080             s4 <= 008b89a4
     249  1.8 0x00000084             s5 <= 008b89a4
     250  1.7 0x00000088             fp <= 00000000
     254  1.8 0x0000008c             s2 <= 0080576c
     255  1.8 0x00000090             s3 <= 00676f34
     256  1.8 0x00000094             s4 <= 008b89a4
     257  1.8 0x00000098             s5 <= 008b89a4
     258  1.7 0x0000009c             fp <= 00000000
     261  1.8 0x000000a0             s2 <= ff7fa894
     262  1.8 0x000000a4             s3 <= 00676f34
     263  1.7 0x000000a8             s4 <= 008b89a4
     264  1.7 0x000000ac             s5 <= ff74765c
     265  1.7 0x000000b0             fp <= 002192f4
     268  1.7 0x000000b4             fp <= 00a1ea60
     271  1.8 0x000000b8             s3 <= 00c68554
     272  1.7 0x000000bc             s6 <= 00c37d54
     275  1.8 0x000000c0             s6 <= 0143d4c0
     279  1.8 0x000000c4             s3 <= 01855194
     280  1.8 0x000000c8             fp <= 00c37d54
     283  1.8 0x000000cc             fp <= 0143d4c0
     286  1.8 0x000000d0             fp <= 01cf5e64
     289  1.9 0x000000d4             s3 <= 004a0ff0
     290  1.8 0x000000d8             fp <= 01f0f158
     293  1.9 0x000000dc             fp <= 027148c4
     296  1.9 0x000000e0             fp <= 02fcd268
     300  1.9 0x000000e4             s3 <= 02b6dd98
     301  1.9 0x000000e8             s4 <= 00000000
     305  1.9 0x000000ec             s1 <= 002192f4
     306  1.9 0x000000f0             s2 <= ff7fa894
     307  1.9 0x000000f4             s3 <= 02b6dd98
     308  1.9 0x000000f8             s4 <= 00000000
     311  1.9 0x000000fc             s1 <= 002192f4
     312  1.9 0x00000100             s2 <= 0080576c
     313  1.9 0x00000104             s3 <= 02b6dd98
     314  1.9 0x00000108             s5 <= 00000000
     315  1.8 0x0000010c             t0 <= 00000000
     318  1.9 0x00000110             s1 <= 002192f4
     319  1.9 0x00000114             s2 <= 0080576c
     320  1.9 0x00000118             s3 <= 02b6dd98
     321  1.8 0x0000011c             s5 <= 00000000
     322  1.8 0x00000120             t0 <= 00000000
     324  1.8 0x00000124             s1 <= 002192f4
     325  1.8 0x00000128             s2 <= ff7fa894
     326  1.8 0x0000012c             s3 <= 02b6dd98
     327  1.8 0x00000130             t1 <= 00000001
     330  1.8 0x00000134               
     335  1.8 0x00000048             fp <= 0ee51510
     336  1.8 0x0000004c             s1 <= e98bdbe0
     337  1.8 0x00000050             s2 <= 00000000
     338  1.8 0x00000054             s3 <= 00000000
     339  1.8 0x00000058             s4 <= 00000000
     340  1.8 0x0000005c             s5 <= 74710c00
     341  1.8 0x00000060             fp <= f870f0f0
     345  1.8 0x00000064             s2 <= 078f0f10
     346  1.8 0x00000068             s3 <= f870f0f0
     347  1.8 0x0000006c             s4 <= f870f0f0
     348  1.8 0x00000070             s5 <= 7c001b10
     349  1.8 0x00000074             fp <= e1fcccd0
     352  1.8 0x00000078             s2 <= da6dbdc0
     353  1.8 0x0000007c             s3 <= 198c3c20
     354  1.8 0x00000080             s4 <= da6dbdc0
     355  1.8 0x00000084             s5 <= 65fcb1c0
     356  1.7 0x00000088             fp <= 00000000
     360  1.8 0x0000008c             s2 <= da6dbdc0
     361  1.8 0x00000090             s3 <= 198c3c20
     362  1.8 0x00000094             s4 <= da6dbdc0
     363  1.7 0x00000098             s5 <= 65fcb1c0
     364  1.7 0x0000009c             fp <= 00000000
     367  1.8 0x000000a0             s2 <= 25924240
     368  1.7 0x000000a4             s3 <= 198c3c20
     369  1.7 0x000000a8             s4 <= da6dbdc0
     370  1.7 0x000000ac             s5 <= 9a034e40
     371  1.7 0x000000b0             fp <= e98bdbe0
     374  1.7 0x000000b4             fp <= c3f999a0
     377  1.7 0x000000b8             s3 <= da75a580
     378  1.7 0x000000bc             s6 <= ad857580
     381  1.7 0x000000c0             s6 <= 87f33340
     385  1.8 0x000000c4             s3 <= 5d8696c0
     386  1.8 0x000000c8             fp <= ad857580
     389  1.8 0x000000cc             fp <= 87f33340
     392  1.8 0x000000d0             fp <= 6260f100
     395  1.8 0x000000d4             s3 <= 3fe667c0
     396  1.8 0x000000d8             fp <= 4beccce0
     399  1.8 0x000000dc             fp <= 265a8aa0
     402  1.8 0x000000e0             fp <= 00c84860
     406  1.8 0x000000e4             s3 <= 3f2e2fa0
     407  1.8 0x000000e8             s4 <= 00000000
     411  1.8 0x000000ec             s1 <= e98bdbe0
     412  1.8 0x000000f0             s2 <= 25924240
     413  1.8 0x000000f4             s3 <= 3f2e2fa0
     414  1.8 0x000000f8             s4 <= 00000000
     417  1.8 0x000000fc             s1 <= e98bdbe0
     418  1.8 0x00000100             s2 <= da6dbdc0
     419  1.8 0x00000104             s3 <= 3f2e2fa0
     420  1.8 0x00000108             s5 <= 00000000
     421  1.8 0x0000010c             t0 <= 00000000
     424  1.8 0x00000110             s1 <= e98bdbe0
     425  1.8 0x00000114             s2 <= da6dbdc0
     426  1.8 0x00000118             s3 <= 3f2e2fa0
     427  1.8 0x0000011c             s5 <= 00000000
     428  1.8 0x00000120             t0 <= 00000000
     430  1.8 0x00000124             s1 <= e98bdbe0
     431  1.8 0x00000128             s2 <= 25924240
     432  1.8 0x0000012c             s3 <= 3f2e2fa0
     433  1.8 0x00000130             t1 <= 00000002
     436  1.8 0x00000134               
     437  1.8 0x00000048             fp <= 3766b800
     438  1.8 0x0000004c             s1 <= fd132800
     439  1.8 0x00000050             s2 <= 00000000
     440  1.7 0x00000054             s3 <= 00000000
     441  1.7 0x00000058             s4 <= 00000000
     442  1.7 0x0000005c             s5 <= f8560000
     443  1.7 0x00000060             fp <= 3479e000
     447  1.7 0x00000064             s2 <= cb862000
     448  1.7 0x00000068             s3 <= 3479e000
     449  1.7 0x0000006c             s4 <= 3479e000
     450  1.7 0x00000070             s5 <= c3dc2000
     451  1.7 0x00000074             fp <= 318d0800
     454  1.7 0x00000078             s2 <= 6606e800
     455  1.7 0x0000007c             s3 <= 05f4e800
     456  1.7 0x00000080             s4 <= 6606e800
     457  1.7 0x00000084             s5 <= 6db0e800
     458  1.7 0x00000088             fp <= 00000000
     462  1.7 0x0000008c             s2 <= 6606e800
     463  1.7 0x00000090             s3 <= 05f4e800
     464  1.7 0x00000094             s4 <= 6606e800
     465  1.7 0x00000098             s5 <= 6db0e800
     466  1.7 0x0000009c             fp <= 00000000
     469  1.7 0x000000a0             s2 <= 99f91800
     470  1.7 0x000000a4             s3 <= 05f4e800
     471  1.7 0x000000a8             s4 <= 6606e800
     472  1.7 0x000000ac             s5 <= 924f1800
     473  1.7 0x000000b0             fp <= fd132800
     476  1.7 0x000000b4             fp <= 631a1000
     479  1.7 0x000000b8             s3 <= 66eef800
     480  1.7 0x000000bc             s6 <= 602d3800
     483  1.7 0x000000c0             s6 <= c6342000
     487  1.7 0x000000c4             s3 <= a0dad800
     488  1.7 0x000000c8             fp <= 602d3800
     491  1.7 0x000000cc             fp <= c6342000
     494  1.7 0x000000d0             fp <= 2c3b0800
     497  1.7 0x000000d4             s3 <= 8ce1d000
     498  1.7 0x000000d8             fp <= 294e3000
     501  1.7 0x000000dc             fp <= 8f551800
     504  1.7 0x000000e0             fp <= f55c0000
     508  1.8 0x000000e4             s3 <= 79bdd000
     509  1.8 0x000000e8             s4 <= 00000000
     513  1.8 0x000000ec             s1 <= fd132800
     514  1.8 0x000000f0             s2 <= 99f91800
     515  1.8 0x000000f4             s3 <= 79bdd000
     516  1.8 0x000000f8             s4 <= 00000000
     519  1.8 0x000000fc             s1 <= fd132800
     520  1.8 0x00000100             s2 <= 6606e800
     521  1.8 0x00000104             s3 <= 79bdd000
     522  1.7 0x00000108             s5 <= 00000000
     523  1.7 0x0000010c             t0 <= 00000000
     526  1.7 0x00000110             s1 <= fd132800
     527  1.7 0x00000114             s2 <= 6606e800
     528  1.7 0x00000118             s3 <= 79bdd000
     529  1.7 0x0000011c             s5 <= 00000000
     530  1.7 0x00000120             t0 <= 00000000
     532  1.7 0x00000124             s1 <= fd132800
     533  1.7 0x00000128             s2 <= 99f91800
     534  1.7 0x0000012c             s3 <= 79bdd000
     535  1.7 0x00000130             t1 <= 00000003
     538  1.7 0x00000134               
     539  1.7 0x00000048             fp <= b3c00000
     540  1.7 0x0000004c             s1 <= 1b800000
     541  1.7 0x00000050             s2 <= 00000000
     542  1.7 0x00000054             s3 <= 00000000
     543  1.7 0x00000058             s4 <= 00000000
     544  1.7 0x0000005c             s5 <= 00000000
     545  1.7 0x00000060             fp <= cf400000
     549  1.7 0x00000064             s2 <= 30c00000
     550  1.7 0x00000068             s3 <= cf400000
     551  1.7 0x0000006c             s4 <= cf400000
     552  1.7 0x00000070             s5 <= 30c00000
     553  1.7 0x00000074             fp <= eac00000
     556  1.7 0x00000078             s2 <= ba000000
     557  1.7 0x0000007c             s3 <= 25800000
     558  1.7 0x00000080             s4 <= ba000000
     559  1.7 0x00000084             s5 <= ba000000
     560  1.7 0x00000088             fp <= 00000000
     564  1.7 0x0000008c             s2 <= ba000000
     565  1.7 0x00000090             s3 <= 25800000
     566  1.7 0x00000094             s4 <= ba000000
     567  1.7 0x00000098             s5 <= ba000000
     568  1.7 0x0000009c             fp <= 00000000
     571  1.7 0x000000a0             s2 <= 46000000
     572  1.7 0x000000a4             s3 <= 25800000
     573  1.7 0x000000a8             s4 <= ba000000
     574  1.7 0x000000ac             s5 <= 46000000
     575  1.7 0x000000b0             fp <= 1b800000
     578  1.7 0x000000b4             fp <= d5800000
     581  1.7 0x000000b8             s3 <= f0000000
     582  1.7 0x000000bc             s6 <= f1000000
     585  1.7 0x000000c0             s6 <= ab000000
     589  1.7 0x000000c4             s3 <= 5b000000
     590  1.7 0x000000c8             fp <= f1000000
     593  1.7 0x000000cc             fp <= ab000000
     596  1.7 0x000000d0             fp <= 65000000
     599  1.7 0x000000d4             s3 <= 3e000000
     600  1.7 0x000000d8             fp <= 80800000
     603  1.7 0x000000dc             fp <= 3a800000
     606  1.7 0x000000e0             fp <= f4800000
     610  1.7 0x000000e4             s3 <= ca800000
     611  1.7 0x000000e8             s4 <= 00000000
     615  1.7 0x000000ec             s1 <= 1b800000
     616  1.7 0x000000f0             s2 <= 46000000
     617  1.7 0x000000f4             s3 <= ca800000
     618  1.7 0x000000f8             s4 <= 00000000
     621  1.7 0x000000fc             s1 <= 1b800000
     622  1.7 0x00000100             s2 <= ba000000
     623  1.7 0x00000104             s3 <= ca800000
     624  1.7 0x00000108             s5 <= 00000000
     625  1.7 0x0000010c             t0 <= 00000000
     628  1.7 0x00000110             s1 <= 1b800000
     629  1.7 0x00000114             s2 <= ba000000
     630  1.7 0x00000118             s3 <= ca800000
     631  1.7 0x0000011c             s5 <= 00000000
     632  1.7 0x00000120             t0 <= 00000000
     634  1.7 0x00000124             s1 <= 1b800000
     635  1.7 0x00000128             s2 <= 46000000
     636  1.7 0x0000012c             s3 <= ca800000
     637  1.7 0x00000130             t1 <= 00000004
     640  1.7 0x00000134               
     641  1.7 0x00000048             fp <= 00000000
     642  1.7 0x0000004c             s1 <= 00000000
     643  1.7 0x00000050             s2 <= 00000000
     644  1.7 0x00000054             s3 <= 00000000
     645  1.7 0x00000058             s4 <= 00000000
     646  1.7 0x0000005c             s5 <= 00000000
     647  1.7 0x00000060             fp <= 00000000
     651  1.7 0x00000064             s2 <= 00000000
     652  1.7 0x00000068             s3 <= 00000000
     653  1.7 0x0000006c             s4 <= 00000000
     654  1.7 0x00000070             s5 <= 00000000
     655  1.7 0x00000074             fp <= 00000000
     658  1.7 0x00000078             s2 <= 00000000
     659  1.7 0x0000007c             s3 <= 00000000
     660  1.7 0x00000080             s4 <= 00000000
     661  1.7 0x00000084             s5 <= 00000000
     662  1.7 0x00000088             fp <= 00000000
     666  1.7 0x0000008c             s2 <= 00000000
     667  1.7 0x00000090             s3 <= 00000000
     668  1.7 0x00000094             s4 <= 00000000
     669  1.7 0x00000098             s5 <= 00000000
     670  1.7 0x0000009c             fp <= 00000000
     673  1.7 0x000000a0             s2 <= 00000000
     674  1.7 0x000000a4             s3 <= 00000000
     675  1.7 0x000000a8             s4 <= 00000000
     676  1.7 0x000000ac             s5 <= 00000000
     677  1.7 0x000000b0             fp <= 00000000
     680  1.7 0x000000b4             fp <= 00000000
     683  1.7 0x000000b8             s3 <= 00000000
     684  1.7 0x000000bc             s6 <= 00000000
     687  1.7 0x000000c0             s6 <= 00000000
     691  1.7 0x000000c4             s3 <= 00000000
     692  1.7 0x000000c8             fp <= 00000000
     695  1.7 0x000000cc             fp <= 00000000
     698  1.7 0x000000d0             fp <= 00000000
     701  1.7 0x000000d4             s3 <= 00000000
     702  1.7 0x000000d8             fp <= 00000000
     705  1.7 0x000000dc             fp <= 00000000
     708  1.7 0x000000e0             fp <= 00000000
     712  1.7 0x000000e4             s3 <= 00000000
     713  1.7 0x000000e8             s4 <= 00000000
     717  1.7 0x000000ec             s1 <= 00000000
     718  1.7 0x000000f0             s2 <= 00000000
     719  1.7 0x000000f4             s3 <= 00000000
     720  1.7 0x000000f8             s4 <= 00000000
     723  1.7 0x000000fc             s1 <= 00000000
     724  1.7 0x00000100             s2 <= 00000000
     725  1.7 0x00000104             s3 <= 00000000
     726  1.7 0x00000108             s5 <= 00000000
     727  1.7 0x0000010c             t0 <= 00000000
     730  1.7 0x00000110             s1 <= 00000000
     731  1.7 0x00000114             s2 <= 00000000
     732  1.7 0x00000118             s3 <= 00000000
     733  1.7 0x0000011c             s5 <= 00000000
     734  1.7 0x00000120             t0 <= 00000000
     736  1.7 0x00000124             s1 <= 00000000
     737  1.7 0x00000128             s2 <= 00000000
     738  1.7 0x0000012c             s3 <= 00000000
     739  1.7 0x00000130             t1 <= 00000005
     742  1.7 0x00000134               
     743  1.7 0x00000048             fp <= 00000000
     744  1.7 0x0000004c             s1 <= 00000000
     745  1.7 0x00000050             s2 <= 00000000
     746  1.7 0x00000054             s3 <= 00000000
     747  1.7 0x00000058             s4 <= 00000000
     748  1.7 0x0000005c             s5 <= 00000000
     749  1.7 0x00000060             fp <= 00000000
     753  1.7 0x00000064             s2 <= 00000000
     754  1.7 0x00000068             s3 <= 00000000
     755  1.7 0x0000006c             s4 <= 00000000
     756  1.7 0x00000070             s5 <= 00000000
     757  1.7 0x00000074             fp <= 00000000
     760  1.7 0x00000078             s2 <= 00000000
     761  1.7 0x0000007c             s3 <= 00000000
     762  1.7 0x00000080             s4 <= 00000000
     763  1.7 0x00000084             s5 <= 00000000
     764  1.7 0x00000088             fp <= 00000000
     768  1.7 0x0000008c             s2 <= 00000000
     769  1.7 0x00000090             s3 <= 00000000
     770  1.7 0x00000094             s4 <= 00000000
     771  1.7 0x00000098             s5 <= 00000000
     772  1.7 0x0000009c             fp <= 00000000
     775  1.7 0x000000a0             s2 <= 00000000
     776  1.7 0x000000a4             s3 <= 00000000
     777  1.7 0x000000a8             s4 <= 00000000
     778  1.7 0x000000ac             s5 <= 00000000
     779  1.7 0x000000b0             fp <= 00000000
     782  1.7 0x000000b4             fp <= 00000000
     785  1.7 0x000000b8             s3 <= 00000000
     786  1.7 0x000000bc             s6 <= 00000000
     789  1.7 0x000000c0             s6 <= 00000000
     793  1.7 0x000000c4             s3 <= 00000000
     794  1.7 0x000000c8             fp <= 00000000
     797  1.7 0x000000cc             fp <= 00000000
     800  1.7 0x000000d0             fp <= 00000000
     803  1.7 0x000000d4             s3 <= 00000000
     804  1.7 0x000000d8             fp <= 00000000
     807  1.7 0x000000dc             fp <= 00000000
     810  1.7 0x000000e0             fp <= 00000000
     814  1.7 0x000000e4             s3 <= 00000000
     815  1.7 0x000000e8             s4 <= 00000000
     819  1.7 0x000000ec             s1 <= 00000000
     820  1.7 0x000000f0             s2 <= 00000000
     821  1.7 0x000000f4             s3 <= 00000000
     822  1.7 0x000000f8             s4 <= 00000000
     825  1.7 0x000000fc             s1 <= 00000000
     826  1.7 0x00000100             s2 <= 00000000
     827  1.7 0x00000104             s3 <= 00000000
     828  1.7 0x00000108             s5 <= 00000000
     829  1.7 0x0000010c             t0 <= 00000000
     832  1.7 0x00000110             s1 <= 00000000
     833  1.7 0x00000114             s2 <= 00000000
     834  1.7 0x00000118             s3 <= 00000000
     835  1.7 0x0000011c             s5 <= 00000000
     836  1.7 0x00000120             t0 <= 00000000
     838  1.7 0x00000124             s1 <= 00000000
     839  1.7 0x00000128             s2 <= 00000000
     840  1.7 0x0000012c             s3 <= 00000000
     841  1.7 0x00000130             t1 <= 00000006
     844  1.7 0x00000134               
     845  1.7 0x00000048             fp <= 00000000
     846  1.7 0x0000004c             s1 <= 00000000
     847  1.7 0x00000050             s2 <= 00000000
     848  1.7 0x00000054             s3 <= 00000000
     849  1.7 0x00000058             s4 <= 00000000
     850  1.7 0x0000005c             s5 <= 00000000
     851  1.7 0x00000060             fp <= 00000000
     855  1.7 0x00000064             s2 <= 00000000
     856  1.7 0x00000068             s3 <= 00000000
     857  1.7 0x0000006c             s4 <= 00000000
     858  1.7 0x00000070             s5 <= 00000000
     859  1.7 0x00000074             fp <= 00000000
     862  1.7 0x00000078             s2 <= 00000000
     863  1.7 0x0000007c             s3 <= 00000000
     864  1.7 0x00000080             s4 <= 00000000
     865  1.7 0x00000084             s5 <= 00000000
     866  1.7 0x00000088             fp <= 00000000
     870  1.7 0x0000008c             s2 <= 00000000
     871  1.7 0x00000090             s3 <= 00000000
     872  1.7 0x00000094             s4 <= 00000000
     873  1.7 0x00000098             s5 <= 00000000
     874  1.7 0x0000009c             fp <= 00000000
     877  1.7 0x000000a0             s2 <= 00000000
     878  1.7 0x000000a4             s3 <= 00000000
     879  1.7 0x000000a8             s4 <= 00000000
     880  1.7 0x000000ac             s5 <= 00000000
     881  1.7 0x000000b0             fp <= 00000000
     884  1.7 0x000000b4             fp <= 00000000
     887  1.7 0x000000b8             s3 <= 00000000
     888  1.7 0x000000bc             s6 <= 00000000
     891  1.7 0x000000c0             s6 <= 00000000
     895  1.7 0x000000c4             s3 <= 00000000
     896  1.7 0x000000c8             fp <= 00000000
     899  1.7 0x000000cc             fp <= 00000000
     902  1.7 0x000000d0             fp <= 00000000
     905  1.7 0x000000d4             s3 <= 00000000
     906  1.7 0x000000d8             fp <= 00000000
     909  1.7 0x000000dc             fp <= 00000000
     912  1.7 0x000000e0             fp <= 00000000
     916  1.7 0x000000e4             s3 <= 00000000
     917  1.7 0x000000e8             s4 <= 00000000
     921  1.7 0x000000ec             s1 <= 00000000
     922  1.7 0x000000f0             s2 <= 00000000
     923  1.7 0x000000f4             s3 <= 00000000
     924  1.7 0x000000f8             s4 <= 00000000
     927  1.7 0x000000fc             s1 <= 00000000
     928  1.7 0x00000100             s2 <= 00000000
     929  1.7 0x00000104             s3 <= 00000000
     930  1.7 0x00000108             s5 <= 00000000
     931  1.7 0x0000010c             t0 <= 00000000
     934  1.7 0x00000110             s1 <= 00000000
     935  1.7 0x00000114             s2 <= 00000000
     936  1.7 0x00000118             s3 <= 00000000
     937  1.7 0x0000011c             s5 <= 00000000
     938  1.7 0x00000120             t0 <= 00000000
     940  1.7 0x00000124             s1 <= 00000000
     941  1.7 0x00000128             s2 <= 00000000
     942  1.7 0x0000012c             s3 <= 00000000
     943  1.7 0x00000130             t1 <= 00000007
     946  1.7 0x00000134               
     947  1.7 0x00000048             fp <= 00000000
     948  1.7 0x0000004c             s1 <= 00000000
     949  1.7 0x00000050             s2 <= 00000000
     950  1.7 0x00000054             s3 <= 00000000
     951  1.7 0x00000058             s4 <= 00000000
     952  1.7 0x0000005c             s5 <= 00000000
     953  1.7 0x00000060             fp <= 00000000
     957  1.7 0x00000064             s2 <= 00000000
     958  1.7 0x00000068             s3 <= 00000000
     959  1.7 0x0000006c             s4 <= 00000000
     960  1.7 0x00000070             s5 <= 00000000
     961  1.7 0x00000074             fp <= 00000000
     964  1.7 0x00000078             s2 <= 00000000
     965  1.7 0x0000007c             s3 <= 00000000
     966  1.7 0x00000080             s4 <= 00000000
     967  1.7 0x00000084             s5 <= 00000000
     968  1.7 0x00000088             fp <= 00000000
     972  1.7 0x0000008c             s2 <= 00000000
     973  1.7 0x00000090             s3 <= 00000000
     974  1.7 0x00000094             s4 <= 00000000
     975  1.7 0x00000098             s5 <= 00000000
     976  1.7 0x0000009c             fp <= 00000000
     979  1.7 0x000000a0             s2 <= 00000000
     980  1.7 0x000000a4             s3 <= 00000000
     981  1.7 0x000000a8             s4 <= 00000000
     982  1.7 0x000000ac             s5 <= 00000000
     983  1.7 0x000000b0             fp <= 00000000
     986  1.7 0x000000b4             fp <= 00000000
     989  1.7 0x000000b8             s3 <= 00000000
     990  1.7 0x000000bc             s6 <= 00000000
     993  1.7 0x000000c0             s6 <= 00000000
     997  1.7 0x000000c4             s3 <= 00000000
     998  1.7 0x000000c8             fp <= 00000000
    1001  1.7 0x000000cc             fp <= 00000000
    1004  1.7 0x000000d0             fp <= 00000000
    1007  1.7 0x000000d4             s3 <= 00000000
    1008  1.7 0x000000d8             fp <= 00000000
    1011  1.7 0x000000dc             fp <= 00000000
    1014  1.7 0x000000e0             fp <= 00000000
    1018  1.7 0x000000e4             s3 <= 00000000
    1019  1.7 0x000000e8             s4 <= 00000000
    1023  1.7 0x000000ec             s1 <= 00000000
    1024  1.7 0x000000f0             s2 <= 00000000
    1025  1.7 0x000000f4             s3 <= 00000000
    1026  1.7 0x000000f8             s4 <= 00000000
    1029  1.7 0x000000fc             s1 <= 00000000
    1030  1.7 0x00000100             s2 <= 00000000
    1031  1.7 0x00000104             s3 <= 00000000
    1032  1.7 0x00000108             s5 <= 00000000
    1033  1.7 0x0000010c             t0 <= 00000000
    1036  1.7 0x00000110             s1 <= 00000000
    1037  1.7 0x00000114             s2 <= 00000000
    1038  1.7 0x00000118             s3 <= 00000000
    1039  1.7 0x0000011c             s5 <= 00000000
    1040  1.7 0x00000120             t0 <= 00000000
    1042  1.7 0x00000124             s1 <= 00000000
    1043  1.7 0x00000128             s2 <= 00000000
    1044  1.7 0x0000012c             s3 <= 00000000
    1045  1.7 0x00000130             t1 <= 00000008
    1048  1.7 0x00000134               
    1049  1.7 0x00000048             fp <= 00000000
    1050  1.7 0x0000004c             s1 <= 00000000
    1051  1.7 0x00000050             s2 <= 00000000
    1052  1.7 0x00000054             s3 <= 00000000
    1053  1.7 0x00000058             s4 <= 00000000
    1054  1.7 0x0000005c             s5 <= 00000000
    1055  1.7 0x00000060             fp <= 00000000
    1059  1.7 0x00000064             s2 <= 00000000
    1060  1.7 0x00000068             s3 <= 00000000
    1061  1.7 0x0000006c             s4 <= 00000000
    1062  1.7 0x00000070             s5 <= 00000000
    1063  1.7 0x00000074             fp <= 00000000
    1066  1.7 0x00000078             s2 <= 00000000
    1067  1.7 0x0000007c             s3 <= 00000000
    1068  1.7 0x00000080             s4 <= 00000000
    1069  1.7 0x00000084             s5 <= 00000000
    1070  1.7 0x00000088             fp <= 00000000
    1074  1.7 0x0000008c             s2 <= 00000000
    1075  1.7 0x00000090             s3 <= 00000000
    1076  1.7 0x00000094             s4 <= 00000000
    1077  1.7 0x00000098             s5 <= 00000000
    1078  1.7 0x0000009c             fp <= 00000000
    1081  1.7 0x000000a0             s2 <= 00000000
    1082  1.7 0x000000a4             s3 <= 00000000
    1083  1.7 0x000000a8             s4 <= 00000000
    1084  1.7 0x000000ac             s5 <= 00000000
    1085  1.7 0x000000b0             fp <= 00000000
    1088  1.7 0x000000b4             fp <= 00000000
    1091  1.7 0x000000b8             s3 <= 00000000
    1092  1.7 0x000000bc             s6 <= 00000000
    1095  1.7 0x000000c0             s6 <= 00000000
    1099  1.7 0x000000c4             s3 <= 00000000
    1100  1.7 0x000000c8             fp <= 00000000
    1103  1.7 0x000000cc             fp <= 00000000
    1106  1.7 0x000000d0             fp <= 00000000
    1109  1.7 0x000000d4             s3 <= 00000000
    1110  1.7 0x000000d8             fp <= 00000000
    1113  1.7 0x000000dc             fp <= 00000000
    1116  1.7 0x000000e0             fp <= 00000000
    1120  1.7 0x000000e4             s3 <= 00000000
    1121  1.7 0x000000e8             s4 <= 00000000
    1125  1.7 0x000000ec             s1 <= 00000000
    1126  1.7 0x000000f0             s2 <= 00000000
    1127  1.7 0x000000f4             s3 <= 00000000
    1128  1.7 0x000000f8             s4 <= 00000000
    1131  1.7 0x000000fc             s1 <= 00000000
    1132  1.7 0x00000100             s2 <= 00000000
    1133  1.7 0x00000104             s3 <= 00000000
    1134  1.7 0x00000108             s5 <= 00000000
    1135  1.7 0x0000010c             t0 <= 00000000
    1138  1.7 0x00000110             s1 <= 00000000
    1139  1.7 0x00000114             s2 <= 00000000
    1140  1.7 0x00000118             s3 <= 00000000
    1141  1.7 0x0000011c             s5 <= 00000000
    1142  1.7 0x00000120             t0 <= 00000000
    1144  1.7 0x00000124             s1 <= 00000000
    1145  1.7 0x00000128             s2 <= 00000000
    1146  1.7 0x0000012c             s3 <= 00000000
    1147  1.7 0x00000130             t1 <= 00000009
    1150  1.7 0x00000134               
    1151  1.7 0x00000048             fp <= 00000000
    1152  1.7 0x0000004c             s1 <= 00000000
    1153  1.7 0x00000050             s2 <= 00000000
    1154  1.7 0x00000054             s3 <= 00000000
    1155  1.7 0x00000058             s4 <= 00000000
    1156  1.7 0x0000005c             s5 <= 00000000
    1157  1.7 0x00000060             fp <= 00000000
    1161  1.7 0x00000064             s2 <= 00000000
    1162  1.7 0x00000068             s3 <= 00000000
    1163  1.7 0x0000006c             s4 <= 00000000
    1164  1.7 0x00000070             s5 <= 00000000
    1165  1.7 0x00000074             fp <= 00000000
    1168  1.7 0x00000078             s2 <= 00000000
    1169  1.7 0x0000007c             s3 <= 00000000
    1170  1.7 0x00000080             s4 <= 00000000
    1171  1.7 0x00000084             s5 <= 00000000
    1172  1.7 0x00000088             fp <= 00000000
    1176  1.7 0x0000008c             s2 <= 00000000
    1177  1.7 0x00000090             s3 <= 00000000
    1178  1.7 0x00000094             s4 <= 00000000
    1179  1.7 0x00000098             s5 <= 00000000
    1180  1.7 0x0000009c             fp <= 00000000
    1183  1.7 0x000000a0             s2 <= 00000000
    1184  1.7 0x000000a4             s3 <= 00000000
    1185  1.7 0x000000a8             s4 <= 00000000
    1186  1.7 0x000000ac             s5 <= 00000000
    1187  1.7 0x000000b0             fp <= 00000000
    1190  1.7 0x000000b4             fp <= 00000000
    1193  1.7 0x000000b8             s3 <= 00000000
    1194  1.7 0x000000bc             s6 <= 00000000
    1197  1.7 0x000000c0             s6 <= 00000000
    1201  1.7 0x000000c4             s3 <= 00000000
    1202  1.7 0x000000c8             fp <= 00000000
    1205  1.7 0x000000cc             fp <= 00000000
    1208  1.7 0x000000d0             fp <= 00000000
    1211  1.7 0x000000d4             s3 <= 00000000
    1212  1.7 0x000000d8             fp <= 00000000
    1215  1.7 0x000000dc             fp <= 00000000
    1218  1.7 0x000000e0             fp <= 00000000
    1222  1.7 0x000000e4             s3 <= 00000000
    1223  1.7 0x000000e8             s4 <= 00000000
    1227  1.7 0x000000ec             s1 <= 00000000
    1228  1.7 0x000000f0             s2 <= 00000000
    1229  1.7 0x000000f4             s3 <= 00000000
    1230  1.7 0x000000f8             s4 <= 00000000
    1233  1.7 0x000000fc             s1 <= 00000000
    1234  1.7 0x00000100             s2 <= 00000000
    1235  1.7 0x00000104             s3 <= 00000000
    1236  1.7 0x00000108             s5 <= 00000000
    1237  1.7 0x0000010c             t0 <= 00000000
    1240  1.7 0x00000110             s1 <= 00000000
    1241  1.7 0x00000114             s2 <= 00000000
    1242  1.7 0x00000118             s3 <= 00000000
    1243  1.7 0x0000011c             s5 <= 00000000
    1244  1.7 0x00000120             t0 <= 00000000
    1246  1.7 0x00000124             s1 <= 00000000
    1247  1.7 0x00000128             s2 <= 00000000
    1248  1.7 0x0000012c             s3 <= 00000000
    1249  1.7 0x00000130             t1 <= 0000000a
    1252  1.7 0x00000134               
    1257  1.7 0x00000138             sp <= 00002ffc
    1258  1.7 0x0000013c               
    1263  1.7 0x00000010               
$finish called at time : 24558666 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:08 . Memory (MB): peak = 10654.117 ; gain = 0.000 ; free physical = 3040 ; free virtual = 18692
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 10654.117 ; gain = 0.000 ; free physical = 3040 ; free virtual = 18692
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 10654.117 ; gain = 0.000 ; free physical = 3040 ; free virtual = 18692
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 10685.137 ; gain = 0.000 ; free physical = 3105 ; free virtual = 18758
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00000000
[        200] Error: wrong result written. Expected to write 0x00003000, but wrote 0x00000000
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 5200332 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 10685.137 ; gain = 0.000 ; free physical = 3048 ; free virtual = 18709
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 10718.148 ; gain = 0.000 ; free physical = 3273 ; free virtual = 18900
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     202 11.0 0x00000004             sp <= 00000000
[        202] Error: wrong result written. Expected to write 0x00003000, but wrote 0x00000000
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 5233666 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 10718.148 ; gain = 0.000 ; free physical = 3229 ; free virtual = 18851
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 10718.148 ; gain = 0.000 ; free physical = 3269 ; free virtual = 18896
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     202 11.0 0x00000004             sp <= 00003000
     205  7.0 0x00000008             sp <= 00002ffc
     206  5.0 0x0000000c             ra <= 00000010
     211  5.2 0x00000014             sp <= 00002fd4
     214  4.8 0x00000018             a5 <= 00002fd4
     215  4.1 0x0000001c             a4 <= 0000038f
     217  3.8 0x00000020               mem[00000fd4] <= 00000000
     218  3.5 0x00000024             a1 <= 0000000a
     219  3.2 0x00000028             t1 <= 00000000
     220  3.0 0x0000002c             fp <= 000004d2
     221  2.8 0x00000030             s1 <= 00000224
     222  2.6 0x00000034             s2 <= 00001000
     225  2.5 0x00000038             s2 <= 00000911
     226  2.4 0x0000003c             s3 <= 000003b4
     227  2.3 0x00000040             s4 <= 00000306
     228  2.2 0x00000044             s5 <= 000001b0
     229  2.2 0x00000048             fp <= 00136864
     230  2.1 0x0000004c             s1 <= 002192f4
     231  2.1 0x00000050             s2 <= 000b3238
     232  2.0 0x00000054             s3 <= 00051a20
     233  2.0 0x00000058             s4 <= 00000000
     234  1.9 0x0000005c             s5 <= 00000000
     235  1.9 0x00000060             fp <= 0034fb58
     239  2.0 0x00000064             s2 <= ffd636e0
     240  1.9 0x00000068             s3 <= 0031e178
     241  1.9 0x0000006c             s4 <= 0034fb58
     242  1.8 0x00000070             s5 <= ffcb04a8
     243  1.8 0x00000074             fp <= 00568e4c
     246  1.9 0x00000078             s2 <= 0080576c
     247  1.8 0x0000007c             s3 <= 00676f34
     248  1.8 0x00000080             s4 <= 008b89a4
     249  1.8 0x00000084             s5 <= 008b89a4
     250  1.7 0x00000088             fp <= 00000000
     254  1.8 0x0000008c             s2 <= 0080576c
     255  1.8 0x00000090             s3 <= 00676f34
     256  1.8 0x00000094             s4 <= 008b89a4
     257  1.8 0x00000098             s5 <= 008b89a4
     258  1.7 0x0000009c             fp <= 00000000
     261  1.8 0x000000a0             s2 <= ff7fa894
     262  1.8 0x000000a4             s3 <= 00676f34
     263  1.7 0x000000a8             s4 <= 008b89a4
     264  1.7 0x000000ac             s5 <= ff74765c
     265  1.7 0x000000b0             fp <= 002192f4
     268  1.7 0x000000b4             fp <= 00a1ea60
     271  1.8 0x000000b8             s3 <= 00c68554
     272  1.7 0x000000bc             s6 <= 00c37d54
     275  1.8 0x000000c0             s6 <= 0143d4c0
     279  1.8 0x000000c4             s3 <= 01855194
     280  1.8 0x000000c8             fp <= 00c37d54
     283  1.8 0x000000cc             fp <= 0143d4c0
     286  1.8 0x000000d0             fp <= 01cf5e64
     289  1.9 0x000000d4             s3 <= 004a0ff0
     290  1.8 0x000000d8             fp <= 01f0f158
     293  1.9 0x000000dc             fp <= 027148c4
     296  1.9 0x000000e0             fp <= 02fcd268
     300  1.9 0x000000e4             s3 <= 02b6dd98
     301  1.9 0x000000e8             s4 <= 00000000
     305  1.9 0x000000ec             s1 <= 002192f4
     306  1.9 0x000000f0             s2 <= ff7fa894
     307  1.9 0x000000f4             s3 <= 02b6dd98
     308  1.9 0x000000f8             s4 <= 00000000
     311  1.9 0x000000fc             s1 <= 002192f4
     312  1.9 0x00000100             s2 <= 0080576c
     313  1.9 0x00000104             s3 <= 02b6dd98
     314  1.9 0x00000108             s5 <= 00000000
     315  1.8 0x0000010c             t0 <= 00000000
     318  1.9 0x00000110             s1 <= 002192f4
     319  1.9 0x00000114             s2 <= 0080576c
     320  1.9 0x00000118             s3 <= 02b6dd98
     321  1.8 0x0000011c             s5 <= 00000000
     322  1.8 0x00000120             t0 <= 00000000
     324  1.8 0x00000124             s1 <= 002192f4
     325  1.8 0x00000128             s2 <= ff7fa894
     326  1.8 0x0000012c             s3 <= 02b6dd98
     327  1.8 0x00000130             t1 <= 00000001
     330  1.8 0x00000134               
     335  1.8 0x00000048             fp <= 0ee51510
     336  1.8 0x0000004c             s1 <= e98bdbe0
     337  1.8 0x00000050             s2 <= 00000000
     338  1.8 0x00000054             s3 <= 00000000
     339  1.8 0x00000058             s4 <= 00000000
     340  1.8 0x0000005c             s5 <= 74710c00
     341  1.8 0x00000060             fp <= f870f0f0
     345  1.8 0x00000064             s2 <= 078f0f10
     346  1.8 0x00000068             s3 <= f870f0f0
     347  1.8 0x0000006c             s4 <= f870f0f0
     348  1.8 0x00000070             s5 <= 7c001b10
     349  1.8 0x00000074             fp <= e1fcccd0
     352  1.8 0x00000078             s2 <= da6dbdc0
     353  1.8 0x0000007c             s3 <= 198c3c20
     354  1.8 0x00000080             s4 <= da6dbdc0
     355  1.8 0x00000084             s5 <= 65fcb1c0
     356  1.7 0x00000088             fp <= 00000000
     360  1.8 0x0000008c             s2 <= da6dbdc0
     361  1.8 0x00000090             s3 <= 198c3c20
     362  1.8 0x00000094             s4 <= da6dbdc0
     363  1.7 0x00000098             s5 <= 65fcb1c0
     364  1.7 0x0000009c             fp <= 00000000
     367  1.8 0x000000a0             s2 <= 25924240
     368  1.7 0x000000a4             s3 <= 198c3c20
     369  1.7 0x000000a8             s4 <= da6dbdc0
     370  1.7 0x000000ac             s5 <= 9a034e40
     371  1.7 0x000000b0             fp <= e98bdbe0
     374  1.7 0x000000b4             fp <= c3f999a0
     377  1.7 0x000000b8             s3 <= da75a580
     378  1.7 0x000000bc             s6 <= ad857580
     381  1.7 0x000000c0             s6 <= 87f33340
     385  1.8 0x000000c4             s3 <= 5d8696c0
     386  1.8 0x000000c8             fp <= ad857580
     389  1.8 0x000000cc             fp <= 87f33340
     392  1.8 0x000000d0             fp <= 6260f100
     395  1.8 0x000000d4             s3 <= 3fe667c0
     396  1.8 0x000000d8             fp <= 4beccce0
     399  1.8 0x000000dc             fp <= 265a8aa0
     402  1.8 0x000000e0             fp <= 00c84860
     406  1.8 0x000000e4             s3 <= 3f2e2fa0
     407  1.8 0x000000e8             s4 <= 00000000
     411  1.8 0x000000ec             s1 <= e98bdbe0
     412  1.8 0x000000f0             s2 <= 25924240
     413  1.8 0x000000f4             s3 <= 3f2e2fa0
     414  1.8 0x000000f8             s4 <= 00000000
     417  1.8 0x000000fc             s1 <= e98bdbe0
     418  1.8 0x00000100             s2 <= da6dbdc0
     419  1.8 0x00000104             s3 <= 3f2e2fa0
     420  1.8 0x00000108             s5 <= 00000000
     421  1.8 0x0000010c             t0 <= 00000000
     424  1.8 0x00000110             s1 <= e98bdbe0
     425  1.8 0x00000114             s2 <= da6dbdc0
     426  1.8 0x00000118             s3 <= 3f2e2fa0
     427  1.8 0x0000011c             s5 <= 00000000
     428  1.8 0x00000120             t0 <= 00000000
     430  1.8 0x00000124             s1 <= e98bdbe0
     431  1.8 0x00000128             s2 <= 25924240
     432  1.8 0x0000012c             s3 <= 3f2e2fa0
     433  1.8 0x00000130             t1 <= 00000002
     436  1.8 0x00000134               
     437  1.8 0x00000048             fp <= 3766b800
     438  1.8 0x0000004c             s1 <= fd132800
     439  1.8 0x00000050             s2 <= 00000000
     440  1.7 0x00000054             s3 <= 00000000
     441  1.7 0x00000058             s4 <= 00000000
     442  1.7 0x0000005c             s5 <= f8560000
     443  1.7 0x00000060             fp <= 3479e000
     447  1.7 0x00000064             s2 <= cb862000
     448  1.7 0x00000068             s3 <= 3479e000
     449  1.7 0x0000006c             s4 <= 3479e000
     450  1.7 0x00000070             s5 <= c3dc2000
     451  1.7 0x00000074             fp <= 318d0800
     454  1.7 0x00000078             s2 <= 6606e800
     455  1.7 0x0000007c             s3 <= 05f4e800
     456  1.7 0x00000080             s4 <= 6606e800
     457  1.7 0x00000084             s5 <= 6db0e800
     458  1.7 0x00000088             fp <= 00000000
     462  1.7 0x0000008c             s2 <= 6606e800
     463  1.7 0x00000090             s3 <= 05f4e800
     464  1.7 0x00000094             s4 <= 6606e800
     465  1.7 0x00000098             s5 <= 6db0e800
     466  1.7 0x0000009c             fp <= 00000000
     469  1.7 0x000000a0             s2 <= 99f91800
     470  1.7 0x000000a4             s3 <= 05f4e800
     471  1.7 0x000000a8             s4 <= 6606e800
     472  1.7 0x000000ac             s5 <= 924f1800
     473  1.7 0x000000b0             fp <= fd132800
     476  1.7 0x000000b4             fp <= 631a1000
     479  1.7 0x000000b8             s3 <= 66eef800
     480  1.7 0x000000bc             s6 <= 602d3800
     483  1.7 0x000000c0             s6 <= c6342000
     487  1.7 0x000000c4             s3 <= a0dad800
     488  1.7 0x000000c8             fp <= 602d3800
     491  1.7 0x000000cc             fp <= c6342000
     494  1.7 0x000000d0             fp <= 2c3b0800
     497  1.7 0x000000d4             s3 <= 8ce1d000
     498  1.7 0x000000d8             fp <= 294e3000
     501  1.7 0x000000dc             fp <= 8f551800
     504  1.7 0x000000e0             fp <= f55c0000
     508  1.8 0x000000e4             s3 <= 79bdd000
     509  1.8 0x000000e8             s4 <= 00000000
     513  1.8 0x000000ec             s1 <= fd132800
     514  1.8 0x000000f0             s2 <= 99f91800
     515  1.8 0x000000f4             s3 <= 79bdd000
     516  1.8 0x000000f8             s4 <= 00000000
     519  1.8 0x000000fc             s1 <= fd132800
     520  1.8 0x00000100             s2 <= 6606e800
     521  1.8 0x00000104             s3 <= 79bdd000
     522  1.7 0x00000108             s5 <= 00000000
     523  1.7 0x0000010c             t0 <= 00000000
     526  1.7 0x00000110             s1 <= fd132800
     527  1.7 0x00000114             s2 <= 6606e800
     528  1.7 0x00000118             s3 <= 79bdd000
     529  1.7 0x0000011c             s5 <= 00000000
     530  1.7 0x00000120             t0 <= 00000000
     532  1.7 0x00000124             s1 <= fd132800
     533  1.7 0x00000128             s2 <= 99f91800
     534  1.7 0x0000012c             s3 <= 79bdd000
     535  1.7 0x00000130             t1 <= 00000003
     538  1.7 0x00000134               
     539  1.7 0x00000048             fp <= b3c00000
     540  1.7 0x0000004c             s1 <= 1b800000
     541  1.7 0x00000050             s2 <= 00000000
     542  1.7 0x00000054             s3 <= 00000000
     543  1.7 0x00000058             s4 <= 00000000
     544  1.7 0x0000005c             s5 <= 00000000
     545  1.7 0x00000060             fp <= cf400000
     549  1.7 0x00000064             s2 <= 30c00000
     550  1.7 0x00000068             s3 <= cf400000
     551  1.7 0x0000006c             s4 <= cf400000
     552  1.7 0x00000070             s5 <= 30c00000
     553  1.7 0x00000074             fp <= eac00000
     556  1.7 0x00000078             s2 <= ba000000
     557  1.7 0x0000007c             s3 <= 25800000
     558  1.7 0x00000080             s4 <= ba000000
     559  1.7 0x00000084             s5 <= ba000000
     560  1.7 0x00000088             fp <= 00000000
     564  1.7 0x0000008c             s2 <= ba000000
     565  1.7 0x00000090             s3 <= 25800000
     566  1.7 0x00000094             s4 <= ba000000
     567  1.7 0x00000098             s5 <= ba000000
     568  1.7 0x0000009c             fp <= 00000000
     571  1.7 0x000000a0             s2 <= 46000000
     572  1.7 0x000000a4             s3 <= 25800000
     573  1.7 0x000000a8             s4 <= ba000000
     574  1.7 0x000000ac             s5 <= 46000000
     575  1.7 0x000000b0             fp <= 1b800000
     578  1.7 0x000000b4             fp <= d5800000
     581  1.7 0x000000b8             s3 <= f0000000
     582  1.7 0x000000bc             s6 <= f1000000
     585  1.7 0x000000c0             s6 <= ab000000
     589  1.7 0x000000c4             s3 <= 5b000000
     590  1.7 0x000000c8             fp <= f1000000
     593  1.7 0x000000cc             fp <= ab000000
     596  1.7 0x000000d0             fp <= 65000000
     599  1.7 0x000000d4             s3 <= 3e000000
     600  1.7 0x000000d8             fp <= 80800000
     603  1.7 0x000000dc             fp <= 3a800000
     606  1.7 0x000000e0             fp <= f4800000
     610  1.7 0x000000e4             s3 <= ca800000
     611  1.7 0x000000e8             s4 <= 00000000
     615  1.7 0x000000ec             s1 <= 1b800000
     616  1.7 0x000000f0             s2 <= 46000000
     617  1.7 0x000000f4             s3 <= ca800000
     618  1.7 0x000000f8             s4 <= 00000000
     621  1.7 0x000000fc             s1 <= 1b800000
     622  1.7 0x00000100             s2 <= ba000000
     623  1.7 0x00000104             s3 <= ca800000
     624  1.7 0x00000108             s5 <= 00000000
     625  1.7 0x0000010c             t0 <= 00000000
     628  1.7 0x00000110             s1 <= 1b800000
     629  1.7 0x00000114             s2 <= ba000000
     630  1.7 0x00000118             s3 <= ca800000
     631  1.7 0x0000011c             s5 <= 00000000
     632  1.7 0x00000120             t0 <= 00000000
     634  1.7 0x00000124             s1 <= 1b800000
     635  1.7 0x00000128             s2 <= 46000000
     636  1.7 0x0000012c             s3 <= ca800000
     637  1.7 0x00000130             t1 <= 00000004
     640  1.7 0x00000134               
     641  1.7 0x00000048             fp <= 00000000
     642  1.7 0x0000004c             s1 <= 00000000
     643  1.7 0x00000050             s2 <= 00000000
     644  1.7 0x00000054             s3 <= 00000000
     645  1.7 0x00000058             s4 <= 00000000
     646  1.7 0x0000005c             s5 <= 00000000
     647  1.7 0x00000060             fp <= 00000000
     651  1.7 0x00000064             s2 <= 00000000
     652  1.7 0x00000068             s3 <= 00000000
     653  1.7 0x0000006c             s4 <= 00000000
     654  1.7 0x00000070             s5 <= 00000000
     655  1.7 0x00000074             fp <= 00000000
     658  1.7 0x00000078             s2 <= 00000000
     659  1.7 0x0000007c             s3 <= 00000000
     660  1.7 0x00000080             s4 <= 00000000
     661  1.7 0x00000084             s5 <= 00000000
     662  1.7 0x00000088             fp <= 00000000
     666  1.7 0x0000008c             s2 <= 00000000
     667  1.7 0x00000090             s3 <= 00000000
     668  1.7 0x00000094             s4 <= 00000000
     669  1.7 0x00000098             s5 <= 00000000
     670  1.7 0x0000009c             fp <= 00000000
     673  1.7 0x000000a0             s2 <= 00000000
     674  1.7 0x000000a4             s3 <= 00000000
     675  1.7 0x000000a8             s4 <= 00000000
     676  1.7 0x000000ac             s5 <= 00000000
     677  1.7 0x000000b0             fp <= 00000000
     680  1.7 0x000000b4             fp <= 00000000
     683  1.7 0x000000b8             s3 <= 00000000
     684  1.7 0x000000bc             s6 <= 00000000
     687  1.7 0x000000c0             s6 <= 00000000
     691  1.7 0x000000c4             s3 <= 00000000
     692  1.7 0x000000c8             fp <= 00000000
     695  1.7 0x000000cc             fp <= 00000000
     698  1.7 0x000000d0             fp <= 00000000
     701  1.7 0x000000d4             s3 <= 00000000
     702  1.7 0x000000d8             fp <= 00000000
     705  1.7 0x000000dc             fp <= 00000000
     708  1.7 0x000000e0             fp <= 00000000
     712  1.7 0x000000e4             s3 <= 00000000
     713  1.7 0x000000e8             s4 <= 00000000
     717  1.7 0x000000ec             s1 <= 00000000
     718  1.7 0x000000f0             s2 <= 00000000
     719  1.7 0x000000f4             s3 <= 00000000
     720  1.7 0x000000f8             s4 <= 00000000
     723  1.7 0x000000fc             s1 <= 00000000
     724  1.7 0x00000100             s2 <= 00000000
     725  1.7 0x00000104             s3 <= 00000000
     726  1.7 0x00000108             s5 <= 00000000
     727  1.7 0x0000010c             t0 <= 00000000
     730  1.7 0x00000110             s1 <= 00000000
     731  1.7 0x00000114             s2 <= 00000000
     732  1.7 0x00000118             s3 <= 00000000
     733  1.7 0x0000011c             s5 <= 00000000
     734  1.7 0x00000120             t0 <= 00000000
     736  1.7 0x00000124             s1 <= 00000000
     737  1.7 0x00000128             s2 <= 00000000
     738  1.7 0x0000012c             s3 <= 00000000
     739  1.7 0x00000130             t1 <= 00000005
     742  1.7 0x00000134               
     743  1.7 0x00000048             fp <= 00000000
     744  1.7 0x0000004c             s1 <= 00000000
     745  1.7 0x00000050             s2 <= 00000000
     746  1.7 0x00000054             s3 <= 00000000
     747  1.7 0x00000058             s4 <= 00000000
     748  1.7 0x0000005c             s5 <= 00000000
     749  1.7 0x00000060             fp <= 00000000
     753  1.7 0x00000064             s2 <= 00000000
     754  1.7 0x00000068             s3 <= 00000000
     755  1.7 0x0000006c             s4 <= 00000000
     756  1.7 0x00000070             s5 <= 00000000
     757  1.7 0x00000074             fp <= 00000000
     760  1.7 0x00000078             s2 <= 00000000
     761  1.7 0x0000007c             s3 <= 00000000
     762  1.7 0x00000080             s4 <= 00000000
     763  1.7 0x00000084             s5 <= 00000000
     764  1.7 0x00000088             fp <= 00000000
     768  1.7 0x0000008c             s2 <= 00000000
     769  1.7 0x00000090             s3 <= 00000000
     770  1.7 0x00000094             s4 <= 00000000
     771  1.7 0x00000098             s5 <= 00000000
     772  1.7 0x0000009c             fp <= 00000000
     775  1.7 0x000000a0             s2 <= 00000000
     776  1.7 0x000000a4             s3 <= 00000000
     777  1.7 0x000000a8             s4 <= 00000000
     778  1.7 0x000000ac             s5 <= 00000000
     779  1.7 0x000000b0             fp <= 00000000
     782  1.7 0x000000b4             fp <= 00000000
     785  1.7 0x000000b8             s3 <= 00000000
     786  1.7 0x000000bc             s6 <= 00000000
     789  1.7 0x000000c0             s6 <= 00000000
     793  1.7 0x000000c4             s3 <= 00000000
     794  1.7 0x000000c8             fp <= 00000000
     797  1.7 0x000000cc             fp <= 00000000
     800  1.7 0x000000d0             fp <= 00000000
     803  1.7 0x000000d4             s3 <= 00000000
     804  1.7 0x000000d8             fp <= 00000000
     807  1.7 0x000000dc             fp <= 00000000
     810  1.7 0x000000e0             fp <= 00000000
     814  1.7 0x000000e4             s3 <= 00000000
     815  1.7 0x000000e8             s4 <= 00000000
     819  1.7 0x000000ec             s1 <= 00000000
     820  1.7 0x000000f0             s2 <= 00000000
     821  1.7 0x000000f4             s3 <= 00000000
     822  1.7 0x000000f8             s4 <= 00000000
     825  1.7 0x000000fc             s1 <= 00000000
     826  1.7 0x00000100             s2 <= 00000000
     827  1.7 0x00000104             s3 <= 00000000
     828  1.7 0x00000108             s5 <= 00000000
     829  1.7 0x0000010c             t0 <= 00000000
     832  1.7 0x00000110             s1 <= 00000000
     833  1.7 0x00000114             s2 <= 00000000
     834  1.7 0x00000118             s3 <= 00000000
     835  1.7 0x0000011c             s5 <= 00000000
     836  1.7 0x00000120             t0 <= 00000000
     838  1.7 0x00000124             s1 <= 00000000
     839  1.7 0x00000128             s2 <= 00000000
     840  1.7 0x0000012c             s3 <= 00000000
     841  1.7 0x00000130             t1 <= 00000006
     844  1.7 0x00000134               
     845  1.7 0x00000048             fp <= 00000000
     846  1.7 0x0000004c             s1 <= 00000000
     847  1.7 0x00000050             s2 <= 00000000
     848  1.7 0x00000054             s3 <= 00000000
     849  1.7 0x00000058             s4 <= 00000000
     850  1.7 0x0000005c             s5 <= 00000000
     851  1.7 0x00000060             fp <= 00000000
     855  1.7 0x00000064             s2 <= 00000000
     856  1.7 0x00000068             s3 <= 00000000
     857  1.7 0x0000006c             s4 <= 00000000
     858  1.7 0x00000070             s5 <= 00000000
     859  1.7 0x00000074             fp <= 00000000
     862  1.7 0x00000078             s2 <= 00000000
     863  1.7 0x0000007c             s3 <= 00000000
     864  1.7 0x00000080             s4 <= 00000000
     865  1.7 0x00000084             s5 <= 00000000
     866  1.7 0x00000088             fp <= 00000000
     870  1.7 0x0000008c             s2 <= 00000000
     871  1.7 0x00000090             s3 <= 00000000
     872  1.7 0x00000094             s4 <= 00000000
     873  1.7 0x00000098             s5 <= 00000000
     874  1.7 0x0000009c             fp <= 00000000
     877  1.7 0x000000a0             s2 <= 00000000
     878  1.7 0x000000a4             s3 <= 00000000
     879  1.7 0x000000a8             s4 <= 00000000
     880  1.7 0x000000ac             s5 <= 00000000
     881  1.7 0x000000b0             fp <= 00000000
     884  1.7 0x000000b4             fp <= 00000000
     887  1.7 0x000000b8             s3 <= 00000000
     888  1.7 0x000000bc             s6 <= 00000000
     891  1.7 0x000000c0             s6 <= 00000000
     895  1.7 0x000000c4             s3 <= 00000000
     896  1.7 0x000000c8             fp <= 00000000
     899  1.7 0x000000cc             fp <= 00000000
     902  1.7 0x000000d0             fp <= 00000000
     905  1.7 0x000000d4             s3 <= 00000000
     906  1.7 0x000000d8             fp <= 00000000
     909  1.7 0x000000dc             fp <= 00000000
     912  1.7 0x000000e0             fp <= 00000000
     916  1.7 0x000000e4             s3 <= 00000000
     917  1.7 0x000000e8             s4 <= 00000000
     921  1.7 0x000000ec             s1 <= 00000000
     922  1.7 0x000000f0             s2 <= 00000000
     923  1.7 0x000000f4             s3 <= 00000000
     924  1.7 0x000000f8             s4 <= 00000000
     927  1.7 0x000000fc             s1 <= 00000000
     928  1.7 0x00000100             s2 <= 00000000
     929  1.7 0x00000104             s3 <= 00000000
     930  1.7 0x00000108             s5 <= 00000000
     931  1.7 0x0000010c             t0 <= 00000000
     934  1.7 0x00000110             s1 <= 00000000
     935  1.7 0x00000114             s2 <= 00000000
     936  1.7 0x00000118             s3 <= 00000000
     937  1.7 0x0000011c             s5 <= 00000000
     938  1.7 0x00000120             t0 <= 00000000
     940  1.7 0x00000124             s1 <= 00000000
     941  1.7 0x00000128             s2 <= 00000000
     942  1.7 0x0000012c             s3 <= 00000000
     943  1.7 0x00000130             t1 <= 00000007
     946  1.7 0x00000134               
     947  1.7 0x00000048             fp <= 00000000
     948  1.7 0x0000004c             s1 <= 00000000
     949  1.7 0x00000050             s2 <= 00000000
     950  1.7 0x00000054             s3 <= 00000000
     951  1.7 0x00000058             s4 <= 00000000
     952  1.7 0x0000005c             s5 <= 00000000
     953  1.7 0x00000060             fp <= 00000000
     957  1.7 0x00000064             s2 <= 00000000
     958  1.7 0x00000068             s3 <= 00000000
     959  1.7 0x0000006c             s4 <= 00000000
     960  1.7 0x00000070             s5 <= 00000000
     961  1.7 0x00000074             fp <= 00000000
     964  1.7 0x00000078             s2 <= 00000000
     965  1.7 0x0000007c             s3 <= 00000000
     966  1.7 0x00000080             s4 <= 00000000
     967  1.7 0x00000084             s5 <= 00000000
     968  1.7 0x00000088             fp <= 00000000
     972  1.7 0x0000008c             s2 <= 00000000
     973  1.7 0x00000090             s3 <= 00000000
     974  1.7 0x00000094             s4 <= 00000000
     975  1.7 0x00000098             s5 <= 00000000
     976  1.7 0x0000009c             fp <= 00000000
     979  1.7 0x000000a0             s2 <= 00000000
     980  1.7 0x000000a4             s3 <= 00000000
     981  1.7 0x000000a8             s4 <= 00000000
     982  1.7 0x000000ac             s5 <= 00000000
     983  1.7 0x000000b0             fp <= 00000000
     986  1.7 0x000000b4             fp <= 00000000
     989  1.7 0x000000b8             s3 <= 00000000
     990  1.7 0x000000bc             s6 <= 00000000
     993  1.7 0x000000c0             s6 <= 00000000
     997  1.7 0x000000c4             s3 <= 00000000
     998  1.7 0x000000c8             fp <= 00000000
    1001  1.7 0x000000cc             fp <= 00000000
    1004  1.7 0x000000d0             fp <= 00000000
    1007  1.7 0x000000d4             s3 <= 00000000
    1008  1.7 0x000000d8             fp <= 00000000
    1011  1.7 0x000000dc             fp <= 00000000
    1014  1.7 0x000000e0             fp <= 00000000
    1018  1.7 0x000000e4             s3 <= 00000000
    1019  1.7 0x000000e8             s4 <= 00000000
    1023  1.7 0x000000ec             s1 <= 00000000
    1024  1.7 0x000000f0             s2 <= 00000000
    1025  1.7 0x000000f4             s3 <= 00000000
    1026  1.7 0x000000f8             s4 <= 00000000
    1029  1.7 0x000000fc             s1 <= 00000000
    1030  1.7 0x00000100             s2 <= 00000000
    1031  1.7 0x00000104             s3 <= 00000000
    1032  1.7 0x00000108             s5 <= 00000000
    1033  1.7 0x0000010c             t0 <= 00000000
    1036  1.7 0x00000110             s1 <= 00000000
    1037  1.7 0x00000114             s2 <= 00000000
    1038  1.7 0x00000118             s3 <= 00000000
    1039  1.7 0x0000011c             s5 <= 00000000
    1040  1.7 0x00000120             t0 <= 00000000
    1042  1.7 0x00000124             s1 <= 00000000
    1043  1.7 0x00000128             s2 <= 00000000
    1044  1.7 0x0000012c             s3 <= 00000000
    1045  1.7 0x00000130             t1 <= 00000008
    1048  1.7 0x00000134               
    1049  1.7 0x00000048             fp <= 00000000
    1050  1.7 0x0000004c             s1 <= 00000000
    1051  1.7 0x00000050             s2 <= 00000000
    1052  1.7 0x00000054             s3 <= 00000000
    1053  1.7 0x00000058             s4 <= 00000000
    1054  1.7 0x0000005c             s5 <= 00000000
    1055  1.7 0x00000060             fp <= 00000000
    1059  1.7 0x00000064             s2 <= 00000000
    1060  1.7 0x00000068             s3 <= 00000000
    1061  1.7 0x0000006c             s4 <= 00000000
    1062  1.7 0x00000070             s5 <= 00000000
    1063  1.7 0x00000074             fp <= 00000000
    1066  1.7 0x00000078             s2 <= 00000000
    1067  1.7 0x0000007c             s3 <= 00000000
    1068  1.7 0x00000080             s4 <= 00000000
    1069  1.7 0x00000084             s5 <= 00000000
    1070  1.7 0x00000088             fp <= 00000000
    1074  1.7 0x0000008c             s2 <= 00000000
    1075  1.7 0x00000090             s3 <= 00000000
    1076  1.7 0x00000094             s4 <= 00000000
    1077  1.7 0x00000098             s5 <= 00000000
    1078  1.7 0x0000009c             fp <= 00000000
    1081  1.7 0x000000a0             s2 <= 00000000
    1082  1.7 0x000000a4             s3 <= 00000000
    1083  1.7 0x000000a8             s4 <= 00000000
    1084  1.7 0x000000ac             s5 <= 00000000
    1085  1.7 0x000000b0             fp <= 00000000
    1088  1.7 0x000000b4             fp <= 00000000
    1091  1.7 0x000000b8             s3 <= 00000000
    1092  1.7 0x000000bc             s6 <= 00000000
    1095  1.7 0x000000c0             s6 <= 00000000
    1099  1.7 0x000000c4             s3 <= 00000000
    1100  1.7 0x000000c8             fp <= 00000000
    1103  1.7 0x000000cc             fp <= 00000000
    1106  1.7 0x000000d0             fp <= 00000000
    1109  1.7 0x000000d4             s3 <= 00000000
    1110  1.7 0x000000d8             fp <= 00000000
    1113  1.7 0x000000dc             fp <= 00000000
    1116  1.7 0x000000e0             fp <= 00000000
    1120  1.7 0x000000e4             s3 <= 00000000
    1121  1.7 0x000000e8             s4 <= 00000000
    1125  1.7 0x000000ec             s1 <= 00000000
    1126  1.7 0x000000f0             s2 <= 00000000
    1127  1.7 0x000000f4             s3 <= 00000000
    1128  1.7 0x000000f8             s4 <= 00000000
    1131  1.7 0x000000fc             s1 <= 00000000
    1132  1.7 0x00000100             s2 <= 00000000
    1133  1.7 0x00000104             s3 <= 00000000
    1134  1.7 0x00000108             s5 <= 00000000
    1135  1.7 0x0000010c             t0 <= 00000000
    1138  1.7 0x00000110             s1 <= 00000000
    1139  1.7 0x00000114             s2 <= 00000000
    1140  1.7 0x00000118             s3 <= 00000000
    1141  1.7 0x0000011c             s5 <= 00000000
    1142  1.7 0x00000120             t0 <= 00000000
    1144  1.7 0x00000124             s1 <= 00000000
    1145  1.7 0x00000128             s2 <= 00000000
    1146  1.7 0x0000012c             s3 <= 00000000
    1147  1.7 0x00000130             t1 <= 00000009
    1150  1.7 0x00000134               
    1151  1.7 0x00000048             fp <= 00000000
    1152  1.7 0x0000004c             s1 <= 00000000
    1153  1.7 0x00000050             s2 <= 00000000
    1154  1.7 0x00000054             s3 <= 00000000
    1155  1.7 0x00000058             s4 <= 00000000
    1156  1.7 0x0000005c             s5 <= 00000000
    1157  1.7 0x00000060             fp <= 00000000
    1161  1.7 0x00000064             s2 <= 00000000
    1162  1.7 0x00000068             s3 <= 00000000
    1163  1.7 0x0000006c             s4 <= 00000000
    1164  1.7 0x00000070             s5 <= 00000000
    1165  1.7 0x00000074             fp <= 00000000
    1168  1.7 0x00000078             s2 <= 00000000
    1169  1.7 0x0000007c             s3 <= 00000000
    1170  1.7 0x00000080             s4 <= 00000000
    1171  1.7 0x00000084             s5 <= 00000000
    1172  1.7 0x00000088             fp <= 00000000
    1176  1.7 0x0000008c             s2 <= 00000000
    1177  1.7 0x00000090             s3 <= 00000000
    1178  1.7 0x00000094             s4 <= 00000000
    1179  1.7 0x00000098             s5 <= 00000000
    1180  1.7 0x0000009c             fp <= 00000000
    1183  1.7 0x000000a0             s2 <= 00000000
    1184  1.7 0x000000a4             s3 <= 00000000
    1185  1.7 0x000000a8             s4 <= 00000000
    1186  1.7 0x000000ac             s5 <= 00000000
    1187  1.7 0x000000b0             fp <= 00000000
    1190  1.7 0x000000b4             fp <= 00000000
    1193  1.7 0x000000b8             s3 <= 00000000
    1194  1.7 0x000000bc             s6 <= 00000000
    1197  1.7 0x000000c0             s6 <= 00000000
    1201  1.7 0x000000c4             s3 <= 00000000
    1202  1.7 0x000000c8             fp <= 00000000
    1205  1.7 0x000000cc             fp <= 00000000
    1208  1.7 0x000000d0             fp <= 00000000
    1211  1.7 0x000000d4             s3 <= 00000000
    1212  1.7 0x000000d8             fp <= 00000000
    1215  1.7 0x000000dc             fp <= 00000000
    1218  1.7 0x000000e0             fp <= 00000000
    1222  1.7 0x000000e4             s3 <= 00000000
    1223  1.7 0x000000e8             s4 <= 00000000
    1227  1.7 0x000000ec             s1 <= 00000000
    1228  1.7 0x000000f0             s2 <= 00000000
    1229  1.7 0x000000f4             s3 <= 00000000
    1230  1.7 0x000000f8             s4 <= 00000000
    1233  1.7 0x000000fc             s1 <= 00000000
    1234  1.7 0x00000100             s2 <= 00000000
    1235  1.7 0x00000104             s3 <= 00000000
    1236  1.7 0x00000108             s5 <= 00000000
    1237  1.7 0x0000010c             t0 <= 00000000
    1240  1.7 0x00000110             s1 <= 00000000
    1241  1.7 0x00000114             s2 <= 00000000
    1242  1.7 0x00000118             s3 <= 00000000
    1243  1.7 0x0000011c             s5 <= 00000000
    1244  1.7 0x00000120             t0 <= 00000000
    1246  1.7 0x00000124             s1 <= 00000000
    1247  1.7 0x00000128             s2 <= 00000000
    1248  1.7 0x0000012c             s3 <= 00000000
    1249  1.7 0x00000130             t1 <= 0000000a
    1252  1.7 0x00000134               
    1257  1.7 0x00000138             sp <= 00002ffc
    1258  1.7 0x0000013c               
    1263  1.7 0x00000010               
$finish called at time : 24558666 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 10718.148 ; gain = 0.000 ; free physical = 3202 ; free virtual = 18831
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 10718.148 ; gain = 0.000 ; free physical = 3202 ; free virtual = 18831
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 10718.148 ; gain = 0.000 ; free physical = 3202 ; free virtual = 18831
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 10746.168 ; gain = 0.000 ; free physical = 3258 ; free virtual = 18895
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     201 10.0 0x00000004             sp <= 00003000
     202  5.5 0x00000008             sp <= 00002ffc
     203  4.0 0x0000000c             ra <= 00000010
     208  4.5 0x00000014             sp <= 00002fd4
     210  4.0 0x00000018             a5 <= 00002fd4
     211  3.5 0x0000001c             a4 <= 0000038f
     212  3.1 0x00000020               mem[00000fd4] <= 00000000
     213  2.8 0x00000024             a1 <= 0000000a
     214  2.6 0x00000028             t1 <= 00000000
     215  2.5 0x0000002c             fp <= 000004d2
     216  2.3 0x00000030             s1 <= 00000224
     217  2.2 0x00000034             s2 <= 00001000
     219  2.2 0x00000038             s2 <= 00000911
     220  2.1 0x0000003c             s3 <= 000003b4
     221  2.0 0x00000040             s4 <= 00000306
     222  2.0 0x00000044             s5 <= 000001b0
     223  1.8 0x00000048             fp <= 00136864
     224  1.8 0x0000004c             s1 <= 002192f4
     225  1.8 0x00000050             s2 <= 000b3238
     226  1.7 0x00000054             s3 <= 00051a20
     227  1.7 0x00000058             s4 <= 00000000
     228  1.6 0x0000005c             s5 <= 00000000
     229  1.6 0x00000060             fp <= 0034fb58
     233  1.7 0x00000064             s2 <= ffd636e0
     234  1.7 0x00000068             s3 <= 0031e178
     235  1.7 0x0000006c             s4 <= 0034fb58
     236  1.6 0x00000070             s5 <= ffcb04a8
     237  1.6 0x00000074             fp <= 00568e4c
     239  1.6 0x00000078             s2 <= 0080576c
     240  1.6 0x0000007c             s3 <= 00676f34
     241  1.6 0x00000080             s4 <= 008b89a4
     242  1.6 0x00000084             s5 <= 008b89a4
     243  1.5 0x00000088             fp <= 00000000
     247  1.6 0x0000008c             s2 <= 0080576c
     248  1.6 0x00000090             s3 <= 00676f34
     249  1.6 0x00000094             s4 <= 008b89a4
     250  1.6 0x00000098             s5 <= 008b89a4
     251  1.5 0x0000009c             fp <= 00000000
     253  1.6 0x000000a0             s2 <= ff7fa894
     254  1.5 0x000000a4             s3 <= 00676f34
     255  1.5 0x000000a8             s4 <= 008b89a4
     256  1.5 0x000000ac             s5 <= ff74765c
     257  1.5 0x000000b0             fp <= 002192f4
     259  1.5 0x000000b4             fp <= 00a1ea60
     260  1.5 0x000000b8             s3 <= 0046fdc0
[        260] Error: wrong result written. Expected to write 0x00c68554, but wrote 0x0046fdc0
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 6200332 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 10746.168 ; gain = 0.000 ; free physical = 3191 ; free virtual = 18834
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 10765.176 ; gain = 0.000 ; free physical = 3245 ; free virtual = 18892
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     201 10.0 0x00000004             sp <= 00003000
     202  5.5 0x00000008             sp <= 00002ffc
     203  4.0 0x0000000c             ra <= 00000010
     208  4.5 0x00000014             sp <= 00002fd4
     210  4.0 0x00000018             a5 <= 00002fd4
     211  3.5 0x0000001c             a4 <= 0000038f
     212  3.1 0x00000020               mem[00000fd4] <= 00000000
     213  2.8 0x00000024             a1 <= 0000000a
     214  2.6 0x00000028             t1 <= 00000000
     215  2.5 0x0000002c             fp <= 000004d2
     216  2.3 0x00000030             s1 <= 00000224
     217  2.2 0x00000034             s2 <= 00001000
     219  2.2 0x00000038             s2 <= 00000911
     220  2.1 0x0000003c             s3 <= 000003b4
     221  2.0 0x00000040             s4 <= 00000306
     222  2.0 0x00000044             s5 <= 000001b0
     223  1.8 0x00000048             fp <= 00136864
     224  1.8 0x0000004c             s1 <= 002192f4
     225  1.8 0x00000050             s2 <= 000b3238
     226  1.7 0x00000054             s3 <= 00051a20
     227  1.7 0x00000058             s4 <= 00000000
     228  1.6 0x0000005c             s5 <= 00000000
     229  1.6 0x00000060             fp <= 0034fb58
     233  1.7 0x00000064             s2 <= ffd636e0
     234  1.7 0x00000068             s3 <= 0031e178
     235  1.7 0x0000006c             s4 <= 0034fb58
     236  1.6 0x00000070             s5 <= ffcb04a8
     237  1.6 0x00000074             fp <= 00568e4c
     239  1.6 0x00000078             s2 <= 0080576c
     240  1.6 0x0000007c             s3 <= 00676f34
     241  1.6 0x00000080             s4 <= 008b89a4
     242  1.6 0x00000084             s5 <= 008b89a4
     243  1.5 0x00000088             fp <= 00000000
     247  1.6 0x0000008c             s2 <= 0080576c
     248  1.6 0x00000090             s3 <= 00676f34
     249  1.6 0x00000094             s4 <= 008b89a4
     250  1.6 0x00000098             s5 <= 008b89a4
     251  1.5 0x0000009c             fp <= 00000000
     253  1.6 0x000000a0             s2 <= ff7fa894
     254  1.5 0x000000a4             s3 <= 00676f34
     255  1.5 0x000000a8             s4 <= 008b89a4
     256  1.5 0x000000ac             s5 <= ff74765c
     257  1.5 0x000000b0             fp <= 002192f4
     259  1.5 0x000000b4             fp <= 00a1ea60
     260  1.5 0x000000b8             s3 <= 0046fdc0
[        260] Error: wrong result written. Expected to write 0x00c68554, but wrote 0x0046fdc0
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 6200332 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 10765.176 ; gain = 0.000 ; free physical = 3170 ; free virtual = 18826
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 10782.180 ; gain = 0.000 ; free physical = 3247 ; free virtual = 18890
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     203 12.0 0x00000004             sp <= 00003000
     207  8.0 0x00000008             sp <= 00002ffc
     208  4.5 0x0000000c             ra <= 00000010
     213  4.6 0x00000014             sp <= 00002fd4
     217  4.5 0x00000018             a5 <= 00002fd4
     218  4.0 0x0000001c             a4 <= 0000038f
     220  3.7 0x00000020               mem[00000000] <= 0000038f
     221  3.4 0x00000024             a1 <= 0000000a
     222  3.2 0x00000028             t1 <= 00000000
     223  2.8 0x0000002c             fp <= 000004d2
     224  2.6 0x00000030             s1 <= 00000224
     225  2.5 0x00000034             s2 <= 00001000
     229  2.6 0x00000038             s2 <= 00000911
     230  2.5 0x0000003c             s3 <= 000003b4
     231  2.4 0x00000040             s4 <= 00000306
     232  2.3 0x00000044             s5 <= 000001b0
     233  2.3 0x00000048             fp <= 00136864
     234  2.2 0x0000004c             s1 <= 002192f4
     235  2.1 0x00000050             s2 <= 000b3238
     236  2.1 0x00000054             s3 <= 00051a20
     237  2.0 0x00000058             s4 <= 00000000
     238  2.0 0x0000005c             s5 <= 00000000
     239  2.0 0x00000060             fp <= 0034fb58
     241  2.0 0x00000064             s2 <= ffd636e0
     243  2.0 0x00000068             s3 <= 0031e178
     244  1.9 0x0000006c             s4 <= 0034fb58
     245  1.9 0x00000070             s5 <= ffcb04a8
     246  1.9 0x00000074             fp <= 00568e4c
     250  1.9 0x00000078             s2 <= 0080576c
     251  1.9 0x0000007c             s3 <= 00676f34
     252  1.9 0x00000080             s4 <= 008b89a4
     253  1.8 0x00000084             s5 <= 008b89a4
     254  1.8 0x00000088             fp <= xxxxxxxx
[        255] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        256] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     256  1.8 0x0000008c             s2 <= xxxxxxxx
[        257] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     258  1.8 0x00000090             s3 <= xxxxxxxx
[        259] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        259] Warning: read undefined value xxxxxxxx from x18 on port rs1
     259  1.8 0x00000094             s4 <= xxxxxxxx
[        260] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        260] Warning: read undefined value xxxxxxxx from x18 on port rs1
     260  1.8 0x00000098             s5 <= xxxxxxxx
[        261] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        261] Warning: read undefined value xxxxxxxx from x18 on port rs1
     261  1.7 0x0000009c             fp <= xxxxxxxx
[        262] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        262] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        263] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        263] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        264] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        264] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        265] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        265] Warning: read undefined value xxxxxxxx from x21 on port rs1
     265  1.8 0x000000a0             s2 <= xxxxxxxx
[        266] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     266  1.8 0x000000a4             s3 <= xxxxxxxx
[        267] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        267] Warning: read undefined value xxxxxxxx from x18 on port rs1
     267  1.7 0x000000a8             s4 <= xxxxxxxx
[        268] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        268] Warning: read undefined value xxxxxxxx from x18 on port rs1
     268  1.7 0x000000ac             s5 <= xxxxxxxx
[        269] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        269] Warning: read undefined value xxxxxxxx from x18 on port rs1
     269  1.7 0x000000b0             fp <= xxxxxxxx
[        270] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        270] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        271] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        271] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        272] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        272] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        273] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        273] Warning: read undefined value xxxxxxxx from x19 on port rs1
     273  1.8 0x000000b4             fp <= xxxxxxxx
[        274] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        274] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        275] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        276] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        277] Warning: read undefined value xxxxxxxx from x18 on port rs1
     277  1.8 0x000000b8             s3 <= xxxxxxxx
[        278] Warning: read undefined value xxxxxxxx from x18 on port rs1
     278  1.8 0x000000bc             s6 <= xxxxxxxx
[        279] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        279] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        280] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        280] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        281] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        281] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        282] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     282  1.8 0x000000c0             s6 <= xxxxxxxx
[        283] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        283] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        284] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        284] Warning: read undefined value xxxxxxxx from x18 on port rs1
     284  1.8 0x000000c4             s3 <= xxxxxxxx
[        285] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        285] Warning: read undefined value xxxxxxxx from x18 on port rs1
     285  1.8 0x000000c8             fp <= xxxxxxxx
[        286] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        286] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        287] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        287] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        288] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        288] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        289] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        289] Warning: read undefined value xxxxxxxx from x20 on port rs1
     289  1.9 0x000000cc             fp <= xxxxxxxx
[        290] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        290] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        291] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        291] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        292] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        292] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        293] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        293] Warning: read undefined value xxxxxxxx from x19 on port rs1
     293  1.9 0x000000d0             fp <= xxxxxxxx
[        294] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        294] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        295] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        296] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        296] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        297] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        297] Warning: read undefined value xxxxxxxx from x18 on port rs1
     297  1.9 0x000000d4             s3 <= xxxxxxxx
[        298] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        298] Warning: read undefined value xxxxxxxx from x18 on port rs1
     298  1.9 0x000000d8             fp <= xxxxxxxx
[        299] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        299] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        300] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        300] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        301] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        301] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        302] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        302] Warning: read undefined value xxxxxxxx from x20 on port rs1
     302  2.0 0x000000dc             fp <= xxxxxxxx
[        303] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        303] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        304] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        304] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        305] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        305] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     306  2.0 0x000000e0             fp <= xxxxxxxx
[        307] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        308] Warning: read undefined value xxxxxxxx from x20 on port rs1
     308  2.0 0x000000e4             s3 <= xxxxxxxx
[        309] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        309] Warning: read undefined value xxxxxxxx from x20 on port rs1
     309  2.0 0x000000e8             s4 <= xxxxxxxx
[        310] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        310] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        311] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        311] Warning: read undefined value xxxxxxxx from x20 on port rs1
     311  2.0 0x000000ec             s1 <= xxxxxxxx
[        313] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        313] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     313  2.0 0x000000f0             s2 <= xxxxxxxx
[        314] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        314] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     314  2.0 0x000000f4             s3 <= xxxxxxxx
[        315] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        315] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     315  1.9 0x000000f8             s4 <= xxxxxxxx
[        316] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        316] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        317] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        317] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        318] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        318] Warning: read undefined value xxxxxxxx from x19 on port rs1
     319  2.0 0x000000fc             s1 <= xxxxxxxx
     320  2.0 0x00000100             s2 <= xxxxxxxx
[        321] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        321] Warning: read undefined value xxxxxxxx from x21 on port rs1
     321  2.0 0x00000104             s3 <= xxxxxxxx
[        322] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        322] Warning: read undefined value xxxxxxxx from x21 on port rs1
     322  1.9 0x00000108             s5 <= xxxxxxxx
[        323] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        323] Warning: read undefined value xxxxxxxx from x21 on port rs1
     323  1.9 0x0000010c             t0 <= 00000000
[        324] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        324] Warning: read undefined value xxxxxxxx from x21 on port rs1
     324  1.9 0x00000110             s1 <= xxxxxxxx
     326  1.9 0x00000114             s2 <= xxxxxxxx
[        327] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        327] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     327  1.9 0x00000118             s3 <= xxxxxxxx
[        328] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        328] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     328  1.9 0x0000011c             s5 <= xxxxxxxx
[        329] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        329] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     329  1.9 0x00000120             t0 <= 00000000
[        330] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        330] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        331] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        331] Warning: read undefined value xxxxxxxx from x19 on port rs1
     332  1.9 0x00000124             s1 <= xxxxxxxx
     333  1.9 0x00000128             s2 <= xxxxxxxx
     334  1.9 0x0000012c             s3 <= xxxxxxxx
     335  1.8 0x00000130             t1 <= 00000001
     339  1.9 0x00000134               
[        341] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        341] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        342] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        342] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        343] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        343] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        344] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        344] Warning: read undefined value xxxxxxxx from x21 on port rs1
     344  1.9 0x00000048             fp <= xxxxxxxx
[        345] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        345] Warning: read undefined value xxxxxxxx from x22 on port rs1
     345  1.9 0x0000004c             s1 <= xxxxxxxx
[        346] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        346] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     346  1.9 0x00000050             s2 <= xxxxxxxx
[        347] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        347] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     347  1.9 0x00000054             s3 <= xxxxxxxx
[        348] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        348] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     348  1.9 0x00000058             s4 <= xxxxxxxx
[        349] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        349] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     349  1.9 0x0000005c             s5 <= xxxxxxxx
[        350] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        350] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     350  1.8 0x00000060             fp <= xxxxxxxx
[        351] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        351] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        352] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        352] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     352  1.8 0x00000064             s2 <= xxxxxxxx
[        353] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        353] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        354] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        354] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     354  1.8 0x00000068             s3 <= xxxxxxxx
[        355] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        355] Warning: read undefined value xxxxxxxx from x18 on port rs1
     355  1.8 0x0000006c             s4 <= xxxxxxxx
[        356] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        356] Warning: read undefined value xxxxxxxx from x18 on port rs1
     356  1.8 0x00000070             s5 <= xxxxxxxx
[        357] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        357] Warning: read undefined value xxxxxxxx from x18 on port rs1
     357  1.8 0x00000074             fp <= xxxxxxxx
[        358] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        358] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        359] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        359] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        360] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        360] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        361] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        361] Warning: read undefined value xxxxxxxx from x21 on port rs1
     361  1.8 0x00000078             s2 <= xxxxxxxx
     362  1.8 0x0000007c             s3 <= xxxxxxxx
[        363] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        363] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     363  1.8 0x00000080             s4 <= xxxxxxxx
[        364] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        364] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     364  1.8 0x00000084             s5 <= xxxxxxxx
[        365] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        365] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     365  1.8 0x00000088             fp <= xxxxxxxx
[        366] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        366] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        367] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        367] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     367  1.8 0x0000008c             s2 <= xxxxxxxx
[        368] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        368] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     369  1.8 0x00000090             s3 <= xxxxxxxx
[        370] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        370] Warning: read undefined value xxxxxxxx from x18 on port rs1
     370  1.8 0x00000094             s4 <= xxxxxxxx
[        371] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        371] Warning: read undefined value xxxxxxxx from x18 on port rs1
     371  1.8 0x00000098             s5 <= xxxxxxxx
[        372] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        372] Warning: read undefined value xxxxxxxx from x18 on port rs1
     372  1.8 0x0000009c             fp <= xxxxxxxx
[        373] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        373] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        374] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        374] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        375] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        375] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        376] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        376] Warning: read undefined value xxxxxxxx from x21 on port rs1
     376  1.8 0x000000a0             s2 <= xxxxxxxx
[        377] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        377] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     377  1.8 0x000000a4             s3 <= xxxxxxxx
[        378] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        378] Warning: read undefined value xxxxxxxx from x18 on port rs1
     378  1.8 0x000000a8             s4 <= xxxxxxxx
[        379] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        379] Warning: read undefined value xxxxxxxx from x18 on port rs1
     379  1.8 0x000000ac             s5 <= xxxxxxxx
[        380] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        380] Warning: read undefined value xxxxxxxx from x18 on port rs1
     380  1.8 0x000000b0             fp <= xxxxxxxx
[        381] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        381] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        382] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        382] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        383] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        383] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        384] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        384] Warning: read undefined value xxxxxxxx from x19 on port rs1
     384  1.8 0x000000b4             fp <= xxxxxxxx
[        385] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        385] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        386] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        386] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        387] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        387] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        388] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        388] Warning: read undefined value xxxxxxxx from x18 on port rs1
     388  1.8 0x000000b8             s3 <= xxxxxxxx
[        389] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        389] Warning: read undefined value xxxxxxxx from x18 on port rs1
     389  1.8 0x000000bc             s6 <= xxxxxxxx
[        390] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        390] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        391] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        391] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        392] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        392] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        393] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        393] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     393  1.8 0x000000c0             s6 <= xxxxxxxx
[        394] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        394] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        395] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        395] Warning: read undefined value xxxxxxxx from x18 on port rs1
     395  1.8 0x000000c4             s3 <= xxxxxxxx
[        396] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        396] Warning: read undefined value xxxxxxxx from x18 on port rs1
     396  1.8 0x000000c8             fp <= xxxxxxxx
[        397] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        397] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        398] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        398] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        399] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        399] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        400] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        400] Warning: read undefined value xxxxxxxx from x20 on port rs1
     400  1.8 0x000000cc             fp <= xxxxxxxx
[        401] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        401] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        402] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        402] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        403] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        403] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        404] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        404] Warning: read undefined value xxxxxxxx from x19 on port rs1
     404  1.9 0x000000d0             fp <= xxxxxxxx
[        405] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        405] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        406] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        406] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        407] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        407] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        408] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        408] Warning: read undefined value xxxxxxxx from x18 on port rs1
     408  1.9 0x000000d4             s3 <= xxxxxxxx
[        409] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        409] Warning: read undefined value xxxxxxxx from x18 on port rs1
     409  1.9 0x000000d8             fp <= xxxxxxxx
[        410] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        410] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        411] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        411] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        412] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        412] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        413] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        413] Warning: read undefined value xxxxxxxx from x20 on port rs1
     413  1.9 0x000000dc             fp <= xxxxxxxx
[        414] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        414] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        415] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        415] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        416] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        416] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     417  1.9 0x000000e0             fp <= xxxxxxxx
[        418] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        418] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        419] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        419] Warning: read undefined value xxxxxxxx from x20 on port rs1
     419  1.9 0x000000e4             s3 <= xxxxxxxx
[        420] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        420] Warning: read undefined value xxxxxxxx from x20 on port rs1
     420  1.9 0x000000e8             s4 <= xxxxxxxx
[        421] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        421] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        422] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        422] Warning: read undefined value xxxxxxxx from x20 on port rs1
     422  1.9 0x000000ec             s1 <= xxxxxxxx
[        424] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        424] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     424  1.9 0x000000f0             s2 <= xxxxxxxx
[        425] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        425] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     425  1.9 0x000000f4             s3 <= xxxxxxxx
[        426] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        426] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     426  1.9 0x000000f8             s4 <= xxxxxxxx
[        427] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        427] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        428] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        428] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        429] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        429] Warning: read undefined value xxxxxxxx from x19 on port rs1
     430  1.9 0x000000fc             s1 <= xxxxxxxx
     431  1.9 0x00000100             s2 <= xxxxxxxx
[        432] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        432] Warning: read undefined value xxxxxxxx from x21 on port rs1
     432  1.9 0x00000104             s3 <= xxxxxxxx
[        433] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        433] Warning: read undefined value xxxxxxxx from x21 on port rs1
     433  1.9 0x00000108             s5 <= xxxxxxxx
[        434] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        434] Warning: read undefined value xxxxxxxx from x21 on port rs1
     434  1.9 0x0000010c             t0 <= 00000000
[        435] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        435] Warning: read undefined value xxxxxxxx from x21 on port rs1
     435  1.9 0x00000110             s1 <= xxxxxxxx
     437  1.9 0x00000114             s2 <= xxxxxxxx
[        438] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        438] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     438  1.9 0x00000118             s3 <= xxxxxxxx
[        439] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        439] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     439  1.8 0x0000011c             s5 <= xxxxxxxx
[        440] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        440] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     440  1.8 0x00000120             t0 <= 00000000
[        441] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        441] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        442] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        442] Warning: read undefined value xxxxxxxx from x19 on port rs1
     443  1.8 0x00000124             s1 <= xxxxxxxx
     444  1.8 0x00000128             s2 <= xxxxxxxx
     445  1.8 0x0000012c             s3 <= xxxxxxxx
     446  1.8 0x00000130             t1 <= 00000002
[        448] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        448] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        449] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        449] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        450] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        450] Warning: read undefined value xxxxxxxx from x20 on port rs1
     450  1.8 0x00000134               
[        451] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        451] Warning: read undefined value xxxxxxxx from x21 on port rs1
     451  1.8 0x00000048             fp <= xxxxxxxx
[        452] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        452] Warning: read undefined value xxxxxxxx from x22 on port rs1
     452  1.8 0x0000004c             s1 <= xxxxxxxx
[        453] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        453] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     453  1.8 0x00000050             s2 <= xxxxxxxx
[        454] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        454] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     454  1.8 0x00000054             s3 <= xxxxxxxx
[        455] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        455] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     455  1.8 0x00000058             s4 <= xxxxxxxx
[        456] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        456] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     456  1.8 0x0000005c             s5 <= xxxxxxxx
[        457] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        457] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     457  1.8 0x00000060             fp <= xxxxxxxx
[        458] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        458] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        459] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        459] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     459  1.8 0x00000064             s2 <= xxxxxxxx
[        460] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        460] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        461] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        461] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     461  1.8 0x00000068             s3 <= xxxxxxxx
[        462] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        462] Warning: read undefined value xxxxxxxx from x18 on port rs1
     462  1.8 0x0000006c             s4 <= xxxxxxxx
[        463] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        463] Warning: read undefined value xxxxxxxx from x18 on port rs1
     463  1.8 0x00000070             s5 <= xxxxxxxx
[        464] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        464] Warning: read undefined value xxxxxxxx from x18 on port rs1
     464  1.8 0x00000074             fp <= xxxxxxxx
[        465] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        465] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        466] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        466] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        467] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        467] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        468] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        468] Warning: read undefined value xxxxxxxx from x21 on port rs1
     468  1.8 0x00000078             s2 <= xxxxxxxx
     469  1.8 0x0000007c             s3 <= xxxxxxxx
[        470] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        470] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     470  1.8 0x00000080             s4 <= xxxxxxxx
[        471] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        471] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     471  1.8 0x00000084             s5 <= xxxxxxxx
[        472] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        472] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     472  1.8 0x00000088             fp <= xxxxxxxx
[        473] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        473] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        474] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        474] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     474  1.8 0x0000008c             s2 <= xxxxxxxx
[        475] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        475] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     476  1.8 0x00000090             s3 <= xxxxxxxx
[        477] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        477] Warning: read undefined value xxxxxxxx from x18 on port rs1
     477  1.8 0x00000094             s4 <= xxxxxxxx
[        478] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        478] Warning: read undefined value xxxxxxxx from x18 on port rs1
     478  1.8 0x00000098             s5 <= xxxxxxxx
[        479] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        479] Warning: read undefined value xxxxxxxx from x18 on port rs1
     479  1.8 0x0000009c             fp <= xxxxxxxx
[        480] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        480] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        481] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        481] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        482] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        482] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        483] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        483] Warning: read undefined value xxxxxxxx from x21 on port rs1
     483  1.8 0x000000a0             s2 <= xxxxxxxx
[        484] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        484] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     484  1.8 0x000000a4             s3 <= xxxxxxxx
[        485] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        485] Warning: read undefined value xxxxxxxx from x18 on port rs1
     485  1.8 0x000000a8             s4 <= xxxxxxxx
[        486] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        486] Warning: read undefined value xxxxxxxx from x18 on port rs1
     486  1.8 0x000000ac             s5 <= xxxxxxxx
[        487] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        487] Warning: read undefined value xxxxxxxx from x18 on port rs1
     487  1.8 0x000000b0             fp <= xxxxxxxx
[        488] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        488] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        489] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        489] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        490] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        490] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        491] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        491] Warning: read undefined value xxxxxxxx from x19 on port rs1
     491  1.8 0x000000b4             fp <= xxxxxxxx
[        492] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        492] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        493] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        493] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        494] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        494] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        495] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        495] Warning: read undefined value xxxxxxxx from x18 on port rs1
     495  1.8 0x000000b8             s3 <= xxxxxxxx
[        496] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        496] Warning: read undefined value xxxxxxxx from x18 on port rs1
     496  1.8 0x000000bc             s6 <= xxxxxxxx
[        497] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        497] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        498] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        498] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        499] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        499] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        500] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        500] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     500  1.8 0x000000c0             s6 <= xxxxxxxx
[        501] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        501] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        502] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        502] Warning: read undefined value xxxxxxxx from x18 on port rs1
     502  1.8 0x000000c4             s3 <= xxxxxxxx
[        503] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        503] Warning: read undefined value xxxxxxxx from x18 on port rs1
     503  1.8 0x000000c8             fp <= xxxxxxxx
[        504] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        504] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        505] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        505] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        506] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        506] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        507] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        507] Warning: read undefined value xxxxxxxx from x20 on port rs1
     507  1.8 0x000000cc             fp <= xxxxxxxx
[        508] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        508] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        509] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        509] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        510] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        510] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        511] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        511] Warning: read undefined value xxxxxxxx from x19 on port rs1
     511  1.8 0x000000d0             fp <= xxxxxxxx
[        512] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        512] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        513] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        513] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        514] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        514] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        515] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        515] Warning: read undefined value xxxxxxxx from x18 on port rs1
     515  1.8 0x000000d4             s3 <= xxxxxxxx
[        516] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        516] Warning: read undefined value xxxxxxxx from x18 on port rs1
     516  1.8 0x000000d8             fp <= xxxxxxxx
[        517] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        517] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        518] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        518] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        519] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        519] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        520] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        520] Warning: read undefined value xxxxxxxx from x20 on port rs1
     520  1.8 0x000000dc             fp <= xxxxxxxx
[        521] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        521] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        522] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        522] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        523] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        523] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     524  1.8 0x000000e0             fp <= xxxxxxxx
[        525] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        525] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        526] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        526] Warning: read undefined value xxxxxxxx from x20 on port rs1
     526  1.8 0x000000e4             s3 <= xxxxxxxx
[        527] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        527] Warning: read undefined value xxxxxxxx from x20 on port rs1
     527  1.8 0x000000e8             s4 <= xxxxxxxx
[        528] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        528] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        529] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        529] Warning: read undefined value xxxxxxxx from x20 on port rs1
     529  1.8 0x000000ec             s1 <= xxxxxxxx
[        531] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        531] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     531  1.8 0x000000f0             s2 <= xxxxxxxx
[        532] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        532] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     532  1.8 0x000000f4             s3 <= xxxxxxxx
[        533] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        533] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     533  1.8 0x000000f8             s4 <= xxxxxxxx
[        534] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        534] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        535] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        535] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        536] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        536] Warning: read undefined value xxxxxxxx from x19 on port rs1
     537  1.8 0x000000fc             s1 <= xxxxxxxx
     538  1.8 0x00000100             s2 <= xxxxxxxx
[        539] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        539] Warning: read undefined value xxxxxxxx from x21 on port rs1
     539  1.8 0x00000104             s3 <= xxxxxxxx
[        540] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        540] Warning: read undefined value xxxxxxxx from x21 on port rs1
     540  1.8 0x00000108             s5 <= xxxxxxxx
[        541] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        541] Warning: read undefined value xxxxxxxx from x21 on port rs1
     541  1.8 0x0000010c             t0 <= 00000000
[        542] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        542] Warning: read undefined value xxxxxxxx from x21 on port rs1
     542  1.8 0x00000110             s1 <= xxxxxxxx
     544  1.8 0x00000114             s2 <= xxxxxxxx
[        545] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        545] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     545  1.8 0x00000118             s3 <= xxxxxxxx
[        546] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        546] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     546  1.8 0x0000011c             s5 <= xxxxxxxx
[        547] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        547] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     547  1.8 0x00000120             t0 <= 00000000
[        548] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        548] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        549] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        549] Warning: read undefined value xxxxxxxx from x19 on port rs1
     550  1.8 0x00000124             s1 <= xxxxxxxx
     551  1.8 0x00000128             s2 <= xxxxxxxx
     552  1.8 0x0000012c             s3 <= xxxxxxxx
     553  1.8 0x00000130             t1 <= 00000003
[        555] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        555] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        556] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        556] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        557] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        557] Warning: read undefined value xxxxxxxx from x20 on port rs1
     557  1.8 0x00000134               
[        558] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        558] Warning: read undefined value xxxxxxxx from x21 on port rs1
     558  1.8 0x00000048             fp <= xxxxxxxx
[        559] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        559] Warning: read undefined value xxxxxxxx from x22 on port rs1
     559  1.8 0x0000004c             s1 <= xxxxxxxx
[        560] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        560] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     560  1.8 0x00000050             s2 <= xxxxxxxx
[        561] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        561] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     561  1.8 0x00000054             s3 <= xxxxxxxx
[        562] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        562] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     562  1.8 0x00000058             s4 <= xxxxxxxx
[        563] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        563] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     563  1.8 0x0000005c             s5 <= xxxxxxxx
[        564] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        564] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     564  1.8 0x00000060             fp <= xxxxxxxx
[        565] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        565] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        566] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        566] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     566  1.8 0x00000064             s2 <= xxxxxxxx
[        567] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        567] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        568] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        568] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     568  1.8 0x00000068             s3 <= xxxxxxxx
[        569] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        569] Warning: read undefined value xxxxxxxx from x18 on port rs1
     569  1.8 0x0000006c             s4 <= xxxxxxxx
[        570] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        570] Warning: read undefined value xxxxxxxx from x18 on port rs1
     570  1.8 0x00000070             s5 <= xxxxxxxx
[        571] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        571] Warning: read undefined value xxxxxxxx from x18 on port rs1
     571  1.8 0x00000074             fp <= xxxxxxxx
[        572] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        572] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        573] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        573] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        574] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        574] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        575] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        575] Warning: read undefined value xxxxxxxx from x21 on port rs1
     575  1.8 0x00000078             s2 <= xxxxxxxx
     576  1.8 0x0000007c             s3 <= xxxxxxxx
[        577] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        577] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     577  1.8 0x00000080             s4 <= xxxxxxxx
[        578] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        578] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     578  1.8 0x00000084             s5 <= xxxxxxxx
[        579] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        579] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     579  1.8 0x00000088             fp <= xxxxxxxx
[        580] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        580] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        581] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        581] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     581  1.8 0x0000008c             s2 <= xxxxxxxx
[        582] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        582] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     583  1.8 0x00000090             s3 <= xxxxxxxx
[        584] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        584] Warning: read undefined value xxxxxxxx from x18 on port rs1
     584  1.8 0x00000094             s4 <= xxxxxxxx
[        585] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        585] Warning: read undefined value xxxxxxxx from x18 on port rs1
     585  1.8 0x00000098             s5 <= xxxxxxxx
[        586] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        586] Warning: read undefined value xxxxxxxx from x18 on port rs1
     586  1.8 0x0000009c             fp <= xxxxxxxx
[        587] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        587] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        588] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        588] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        589] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        589] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        590] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        590] Warning: read undefined value xxxxxxxx from x21 on port rs1
     590  1.8 0x000000a0             s2 <= xxxxxxxx
[        591] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        591] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     591  1.8 0x000000a4             s3 <= xxxxxxxx
[        592] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        592] Warning: read undefined value xxxxxxxx from x18 on port rs1
     592  1.8 0x000000a8             s4 <= xxxxxxxx
[        593] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        593] Warning: read undefined value xxxxxxxx from x18 on port rs1
     593  1.8 0x000000ac             s5 <= xxxxxxxx
[        594] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        594] Warning: read undefined value xxxxxxxx from x18 on port rs1
     594  1.7 0x000000b0             fp <= xxxxxxxx
[        595] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        595] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        596] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        596] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        597] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        597] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        598] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        598] Warning: read undefined value xxxxxxxx from x19 on port rs1
     598  1.8 0x000000b4             fp <= xxxxxxxx
[        599] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        599] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        600] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        600] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        601] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        601] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        602] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        602] Warning: read undefined value xxxxxxxx from x18 on port rs1
     602  1.8 0x000000b8             s3 <= xxxxxxxx
[        603] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        603] Warning: read undefined value xxxxxxxx from x18 on port rs1
     603  1.8 0x000000bc             s6 <= xxxxxxxx
[        604] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        604] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        605] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        605] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        606] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        606] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        607] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        607] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     607  1.8 0x000000c0             s6 <= xxxxxxxx
[        608] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        608] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        609] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        609] Warning: read undefined value xxxxxxxx from x18 on port rs1
     609  1.8 0x000000c4             s3 <= xxxxxxxx
[        610] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        610] Warning: read undefined value xxxxxxxx from x18 on port rs1
     610  1.8 0x000000c8             fp <= xxxxxxxx
[        611] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        611] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        612] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        612] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        613] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        613] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        614] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        614] Warning: read undefined value xxxxxxxx from x20 on port rs1
     614  1.8 0x000000cc             fp <= xxxxxxxx
[        615] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        615] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        616] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        616] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        617] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        617] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        618] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        618] Warning: read undefined value xxxxxxxx from x19 on port rs1
     618  1.8 0x000000d0             fp <= xxxxxxxx
[        619] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        619] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        620] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        620] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        621] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        621] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        622] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        622] Warning: read undefined value xxxxxxxx from x18 on port rs1
     622  1.8 0x000000d4             s3 <= xxxxxxxx
[        623] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        623] Warning: read undefined value xxxxxxxx from x18 on port rs1
     623  1.8 0x000000d8             fp <= xxxxxxxx
[        624] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        624] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        625] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        625] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        626] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        626] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        627] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        627] Warning: read undefined value xxxxxxxx from x20 on port rs1
     627  1.8 0x000000dc             fp <= xxxxxxxx
[        628] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        628] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        629] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        629] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        630] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        630] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     631  1.8 0x000000e0             fp <= xxxxxxxx
[        632] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        632] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        633] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        633] Warning: read undefined value xxxxxxxx from x20 on port rs1
     633  1.8 0x000000e4             s3 <= xxxxxxxx
[        634] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        634] Warning: read undefined value xxxxxxxx from x20 on port rs1
     634  1.8 0x000000e8             s4 <= xxxxxxxx
[        635] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        635] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        636] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        636] Warning: read undefined value xxxxxxxx from x20 on port rs1
     636  1.8 0x000000ec             s1 <= xxxxxxxx
[        638] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        638] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     638  1.8 0x000000f0             s2 <= xxxxxxxx
[        639] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        639] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     639  1.8 0x000000f4             s3 <= xxxxxxxx
[        640] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        640] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     640  1.8 0x000000f8             s4 <= xxxxxxxx
[        641] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        641] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        642] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        642] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        643] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        643] Warning: read undefined value xxxxxxxx from x19 on port rs1
     644  1.8 0x000000fc             s1 <= xxxxxxxx
     645  1.8 0x00000100             s2 <= xxxxxxxx
[        646] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        646] Warning: read undefined value xxxxxxxx from x21 on port rs1
     646  1.8 0x00000104             s3 <= xxxxxxxx
[        647] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        647] Warning: read undefined value xxxxxxxx from x21 on port rs1
     647  1.8 0x00000108             s5 <= xxxxxxxx
[        648] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        648] Warning: read undefined value xxxxxxxx from x21 on port rs1
     648  1.8 0x0000010c             t0 <= 00000000
[        649] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        649] Warning: read undefined value xxxxxxxx from x21 on port rs1
     649  1.8 0x00000110             s1 <= xxxxxxxx
     651  1.8 0x00000114             s2 <= xxxxxxxx
[        652] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        652] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     652  1.8 0x00000118             s3 <= xxxxxxxx
[        653] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        653] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     653  1.8 0x0000011c             s5 <= xxxxxxxx
[        654] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        654] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     654  1.8 0x00000120             t0 <= 00000000
[        655] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        655] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        656] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        656] Warning: read undefined value xxxxxxxx from x19 on port rs1
     657  1.8 0x00000124             s1 <= xxxxxxxx
     658  1.8 0x00000128             s2 <= xxxxxxxx
     659  1.8 0x0000012c             s3 <= xxxxxxxx
     660  1.8 0x00000130             t1 <= 00000004
[        662] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        662] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        663] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        663] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        664] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        664] Warning: read undefined value xxxxxxxx from x20 on port rs1
     664  1.8 0x00000134               
[        665] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        665] Warning: read undefined value xxxxxxxx from x21 on port rs1
     665  1.8 0x00000048             fp <= xxxxxxxx
[        666] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        666] Warning: read undefined value xxxxxxxx from x22 on port rs1
     666  1.8 0x0000004c             s1 <= xxxxxxxx
[        667] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        667] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     667  1.8 0x00000050             s2 <= xxxxxxxx
[        668] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        668] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     668  1.8 0x00000054             s3 <= xxxxxxxx
[        669] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        669] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     669  1.8 0x00000058             s4 <= xxxxxxxx
[        670] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        670] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     670  1.8 0x0000005c             s5 <= xxxxxxxx
[        671] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        671] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     671  1.8 0x00000060             fp <= xxxxxxxx
[        672] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        672] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        673] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        673] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     673  1.8 0x00000064             s2 <= xxxxxxxx
[        674] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        674] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        675] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        675] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     675  1.8 0x00000068             s3 <= xxxxxxxx
[        676] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        676] Warning: read undefined value xxxxxxxx from x18 on port rs1
     676  1.8 0x0000006c             s4 <= xxxxxxxx
[        677] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        677] Warning: read undefined value xxxxxxxx from x18 on port rs1
     677  1.8 0x00000070             s5 <= xxxxxxxx
[        678] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        678] Warning: read undefined value xxxxxxxx from x18 on port rs1
     678  1.8 0x00000074             fp <= xxxxxxxx
[        679] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        679] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        680] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        680] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        681] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        681] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        682] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        682] Warning: read undefined value xxxxxxxx from x21 on port rs1
     682  1.8 0x00000078             s2 <= xxxxxxxx
     683  1.8 0x0000007c             s3 <= xxxxxxxx
[        684] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        684] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     684  1.8 0x00000080             s4 <= xxxxxxxx
[        685] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        685] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     685  1.8 0x00000084             s5 <= xxxxxxxx
[        686] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        686] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     686  1.8 0x00000088             fp <= xxxxxxxx
[        687] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        687] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        688] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        688] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     688  1.8 0x0000008c             s2 <= xxxxxxxx
[        689] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        689] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     690  1.8 0x00000090             s3 <= xxxxxxxx
[        691] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        691] Warning: read undefined value xxxxxxxx from x18 on port rs1
     691  1.8 0x00000094             s4 <= xxxxxxxx
[        692] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        692] Warning: read undefined value xxxxxxxx from x18 on port rs1
     692  1.8 0x00000098             s5 <= xxxxxxxx
[        693] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        693] Warning: read undefined value xxxxxxxx from x18 on port rs1
     693  1.7 0x0000009c             fp <= xxxxxxxx
[        694] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        694] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        695] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        695] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        696] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        696] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        697] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        697] Warning: read undefined value xxxxxxxx from x21 on port rs1
     697  1.8 0x000000a0             s2 <= xxxxxxxx
[        698] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        698] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     698  1.8 0x000000a4             s3 <= xxxxxxxx
[        699] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        699] Warning: read undefined value xxxxxxxx from x18 on port rs1
     699  1.7 0x000000a8             s4 <= xxxxxxxx
[        700] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        700] Warning: read undefined value xxxxxxxx from x18 on port rs1
     700  1.7 0x000000ac             s5 <= xxxxxxxx
[        701] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        701] Warning: read undefined value xxxxxxxx from x18 on port rs1
     701  1.7 0x000000b0             fp <= xxxxxxxx
[        702] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        702] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        703] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        703] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        704] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        704] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        705] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        705] Warning: read undefined value xxxxxxxx from x19 on port rs1
     705  1.7 0x000000b4             fp <= xxxxxxxx
[        706] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        706] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        707] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        707] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        708] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        708] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        709] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        709] Warning: read undefined value xxxxxxxx from x18 on port rs1
     709  1.8 0x000000b8             s3 <= xxxxxxxx
[        710] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        710] Warning: read undefined value xxxxxxxx from x18 on port rs1
     710  1.8 0x000000bc             s6 <= xxxxxxxx
[        711] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        711] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        712] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        712] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        713] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        713] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        714] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        714] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     714  1.8 0x000000c0             s6 <= xxxxxxxx
[        715] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        715] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        716] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        716] Warning: read undefined value xxxxxxxx from x18 on port rs1
     716  1.8 0x000000c4             s3 <= xxxxxxxx
[        717] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        717] Warning: read undefined value xxxxxxxx from x18 on port rs1
     717  1.8 0x000000c8             fp <= xxxxxxxx
[        718] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        718] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        719] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        719] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        720] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        720] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        721] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        721] Warning: read undefined value xxxxxxxx from x20 on port rs1
     721  1.8 0x000000cc             fp <= xxxxxxxx
[        722] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        722] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        723] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        723] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        724] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        724] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        725] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        725] Warning: read undefined value xxxxxxxx from x19 on port rs1
     725  1.8 0x000000d0             fp <= xxxxxxxx
[        726] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        726] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        727] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        727] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        728] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        728] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        729] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        729] Warning: read undefined value xxxxxxxx from x18 on port rs1
     729  1.8 0x000000d4             s3 <= xxxxxxxx
[        730] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        730] Warning: read undefined value xxxxxxxx from x18 on port rs1
     730  1.8 0x000000d8             fp <= xxxxxxxx
[        731] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        731] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        732] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        732] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        733] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        733] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        734] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        734] Warning: read undefined value xxxxxxxx from x20 on port rs1
     734  1.8 0x000000dc             fp <= xxxxxxxx
[        735] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        735] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        736] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        736] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        737] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        737] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     738  1.8 0x000000e0             fp <= xxxxxxxx
[        739] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        739] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        740] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        740] Warning: read undefined value xxxxxxxx from x20 on port rs1
     740  1.8 0x000000e4             s3 <= xxxxxxxx
[        741] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        741] Warning: read undefined value xxxxxxxx from x20 on port rs1
     741  1.8 0x000000e8             s4 <= xxxxxxxx
[        742] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        742] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        743] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        743] Warning: read undefined value xxxxxxxx from x20 on port rs1
     743  1.8 0x000000ec             s1 <= xxxxxxxx
[        745] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        745] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     745  1.8 0x000000f0             s2 <= xxxxxxxx
[        746] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        746] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     746  1.8 0x000000f4             s3 <= xxxxxxxx
[        747] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        747] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     747  1.8 0x000000f8             s4 <= xxxxxxxx
[        748] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        748] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        749] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        749] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        750] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        750] Warning: read undefined value xxxxxxxx from x19 on port rs1
     751  1.8 0x000000fc             s1 <= xxxxxxxx
     752  1.8 0x00000100             s2 <= xxxxxxxx
[        753] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        753] Warning: read undefined value xxxxxxxx from x21 on port rs1
     753  1.8 0x00000104             s3 <= xxxxxxxx
[        754] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        754] Warning: read undefined value xxxxxxxx from x21 on port rs1
     754  1.8 0x00000108             s5 <= xxxxxxxx
[        755] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        755] Warning: read undefined value xxxxxxxx from x21 on port rs1
     755  1.8 0x0000010c             t0 <= 00000000
[        756] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        756] Warning: read undefined value xxxxxxxx from x21 on port rs1
     756  1.8 0x00000110             s1 <= xxxxxxxx
     758  1.8 0x00000114             s2 <= xxxxxxxx
[        759] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        759] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     759  1.8 0x00000118             s3 <= xxxxxxxx
[        760] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        760] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     760  1.8 0x0000011c             s5 <= xxxxxxxx
[        761] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        761] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     761  1.8 0x00000120             t0 <= 00000000
[        762] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        762] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        763] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        763] Warning: read undefined value xxxxxxxx from x19 on port rs1
     764  1.8 0x00000124             s1 <= xxxxxxxx
     765  1.8 0x00000128             s2 <= xxxxxxxx
     766  1.8 0x0000012c             s3 <= xxxxxxxx
     767  1.8 0x00000130             t1 <= 00000005
[        769] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        769] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        770] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        770] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        771] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        771] Warning: read undefined value xxxxxxxx from x20 on port rs1
     771  1.8 0x00000134               
[        772] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        772] Warning: read undefined value xxxxxxxx from x21 on port rs1
     772  1.8 0x00000048             fp <= xxxxxxxx
[        773] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        773] Warning: read undefined value xxxxxxxx from x22 on port rs1
     773  1.8 0x0000004c             s1 <= xxxxxxxx
[        774] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        774] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     774  1.8 0x00000050             s2 <= xxxxxxxx
[        775] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        775] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     775  1.8 0x00000054             s3 <= xxxxxxxx
[        776] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        776] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     776  1.8 0x00000058             s4 <= xxxxxxxx
[        777] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        777] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     777  1.8 0x0000005c             s5 <= xxxxxxxx
[        778] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        778] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     778  1.8 0x00000060             fp <= xxxxxxxx
[        779] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        779] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        780] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        780] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     780  1.8 0x00000064             s2 <= xxxxxxxx
[        781] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        781] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        782] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        782] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     782  1.8 0x00000068             s3 <= xxxxxxxx
[        783] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        783] Warning: read undefined value xxxxxxxx from x18 on port rs1
     783  1.8 0x0000006c             s4 <= xxxxxxxx
[        784] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        784] Warning: read undefined value xxxxxxxx from x18 on port rs1
     784  1.8 0x00000070             s5 <= xxxxxxxx
[        785] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        785] Warning: read undefined value xxxxxxxx from x18 on port rs1
     785  1.8 0x00000074             fp <= xxxxxxxx
[        786] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        786] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        787] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        787] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        788] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        788] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        789] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        789] Warning: read undefined value xxxxxxxx from x21 on port rs1
     789  1.8 0x00000078             s2 <= xxxxxxxx
     790  1.8 0x0000007c             s3 <= xxxxxxxx
[        791] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        791] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     791  1.8 0x00000080             s4 <= xxxxxxxx
[        792] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        792] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     792  1.8 0x00000084             s5 <= xxxxxxxx
[        793] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        793] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     793  1.7 0x00000088             fp <= xxxxxxxx
[        794] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        794] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        795] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        795] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     795  1.7 0x0000008c             s2 <= xxxxxxxx
[        796] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        796] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     797  1.8 0x00000090             s3 <= xxxxxxxx
[        798] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        798] Warning: read undefined value xxxxxxxx from x18 on port rs1
     798  1.7 0x00000094             s4 <= xxxxxxxx
[        799] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        799] Warning: read undefined value xxxxxxxx from x18 on port rs1
     799  1.7 0x00000098             s5 <= xxxxxxxx
[        800] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        800] Warning: read undefined value xxxxxxxx from x18 on port rs1
     800  1.7 0x0000009c             fp <= xxxxxxxx
[        801] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        801] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        802] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        802] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        803] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        803] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        804] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        804] Warning: read undefined value xxxxxxxx from x21 on port rs1
     804  1.7 0x000000a0             s2 <= xxxxxxxx
[        805] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        805] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     805  1.7 0x000000a4             s3 <= xxxxxxxx
[        806] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        806] Warning: read undefined value xxxxxxxx from x18 on port rs1
     806  1.7 0x000000a8             s4 <= xxxxxxxx
[        807] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        807] Warning: read undefined value xxxxxxxx from x18 on port rs1
     807  1.7 0x000000ac             s5 <= xxxxxxxx
[        808] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        808] Warning: read undefined value xxxxxxxx from x18 on port rs1
     808  1.7 0x000000b0             fp <= xxxxxxxx
[        809] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        809] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        810] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        810] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        811] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        811] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        812] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        812] Warning: read undefined value xxxxxxxx from x19 on port rs1
     812  1.7 0x000000b4             fp <= xxxxxxxx
[        813] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        813] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        814] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        814] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        815] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        815] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        816] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        816] Warning: read undefined value xxxxxxxx from x18 on port rs1
     816  1.8 0x000000b8             s3 <= xxxxxxxx
[        817] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        817] Warning: read undefined value xxxxxxxx from x18 on port rs1
     817  1.8 0x000000bc             s6 <= xxxxxxxx
[        818] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        818] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        819] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        819] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        820] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        820] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        821] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        821] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     821  1.8 0x000000c0             s6 <= xxxxxxxx
[        822] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        822] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        823] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        823] Warning: read undefined value xxxxxxxx from x18 on port rs1
     823  1.8 0x000000c4             s3 <= xxxxxxxx
[        824] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        824] Warning: read undefined value xxxxxxxx from x18 on port rs1
     824  1.8 0x000000c8             fp <= xxxxxxxx
[        825] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        825] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        826] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        826] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        827] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        827] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        828] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        828] Warning: read undefined value xxxxxxxx from x20 on port rs1
     828  1.8 0x000000cc             fp <= xxxxxxxx
[        829] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        829] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        830] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        830] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        831] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        831] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        832] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        832] Warning: read undefined value xxxxxxxx from x19 on port rs1
     832  1.8 0x000000d0             fp <= xxxxxxxx
[        833] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        833] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        834] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        834] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        835] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        835] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        836] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        836] Warning: read undefined value xxxxxxxx from x18 on port rs1
     836  1.8 0x000000d4             s3 <= xxxxxxxx
[        837] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        837] Warning: read undefined value xxxxxxxx from x18 on port rs1
     837  1.8 0x000000d8             fp <= xxxxxxxx
[        838] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        838] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        839] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        839] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        840] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        840] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        841] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        841] Warning: read undefined value xxxxxxxx from x20 on port rs1
     841  1.8 0x000000dc             fp <= xxxxxxxx
[        842] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        842] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        843] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        843] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        844] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        844] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     845  1.8 0x000000e0             fp <= xxxxxxxx
[        846] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        846] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        847] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        847] Warning: read undefined value xxxxxxxx from x20 on port rs1
     847  1.8 0x000000e4             s3 <= xxxxxxxx
[        848] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        848] Warning: read undefined value xxxxxxxx from x20 on port rs1
     848  1.8 0x000000e8             s4 <= xxxxxxxx
[        849] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        849] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        850] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        850] Warning: read undefined value xxxxxxxx from x20 on port rs1
     850  1.8 0x000000ec             s1 <= xxxxxxxx
[        852] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        852] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     852  1.8 0x000000f0             s2 <= xxxxxxxx
[        853] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        853] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     853  1.8 0x000000f4             s3 <= xxxxxxxx
[        854] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        854] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     854  1.8 0x000000f8             s4 <= xxxxxxxx
[        855] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        855] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        856] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        856] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        857] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        857] Warning: read undefined value xxxxxxxx from x19 on port rs1
     858  1.8 0x000000fc             s1 <= xxxxxxxx
     859  1.8 0x00000100             s2 <= xxxxxxxx
[        860] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        860] Warning: read undefined value xxxxxxxx from x21 on port rs1
     860  1.8 0x00000104             s3 <= xxxxxxxx
[        861] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        861] Warning: read undefined value xxxxxxxx from x21 on port rs1
     861  1.8 0x00000108             s5 <= xxxxxxxx
[        862] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        862] Warning: read undefined value xxxxxxxx from x21 on port rs1
     862  1.8 0x0000010c             t0 <= 00000000
[        863] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        863] Warning: read undefined value xxxxxxxx from x21 on port rs1
     863  1.8 0x00000110             s1 <= xxxxxxxx
     865  1.8 0x00000114             s2 <= xxxxxxxx
[        866] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        866] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     866  1.8 0x00000118             s3 <= xxxxxxxx
[        867] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        867] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     867  1.8 0x0000011c             s5 <= xxxxxxxx
[        868] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        868] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     868  1.8 0x00000120             t0 <= 00000000
[        869] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        869] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        870] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        870] Warning: read undefined value xxxxxxxx from x19 on port rs1
     871  1.8 0x00000124             s1 <= xxxxxxxx
     872  1.8 0x00000128             s2 <= xxxxxxxx
     873  1.8 0x0000012c             s3 <= xxxxxxxx
     874  1.8 0x00000130             t1 <= 00000006
[        876] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        876] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        877] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        877] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        878] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        878] Warning: read undefined value xxxxxxxx from x20 on port rs1
     878  1.8 0x00000134               
[        879] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        879] Warning: read undefined value xxxxxxxx from x21 on port rs1
     879  1.8 0x00000048             fp <= xxxxxxxx
[        880] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        880] Warning: read undefined value xxxxxxxx from x22 on port rs1
     880  1.8 0x0000004c             s1 <= xxxxxxxx
[        881] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        881] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     881  1.8 0x00000050             s2 <= xxxxxxxx
[        882] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        882] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     882  1.8 0x00000054             s3 <= xxxxxxxx
[        883] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        883] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     883  1.8 0x00000058             s4 <= xxxxxxxx
[        884] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        884] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     884  1.8 0x0000005c             s5 <= xxxxxxxx
[        885] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        885] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     885  1.8 0x00000060             fp <= xxxxxxxx
[        886] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        886] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        887] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        887] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     887  1.8 0x00000064             s2 <= xxxxxxxx
[        888] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        888] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        889] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        889] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     889  1.8 0x00000068             s3 <= xxxxxxxx
[        890] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        890] Warning: read undefined value xxxxxxxx from x18 on port rs1
     890  1.8 0x0000006c             s4 <= xxxxxxxx
[        891] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        891] Warning: read undefined value xxxxxxxx from x18 on port rs1
     891  1.8 0x00000070             s5 <= xxxxxxxx
[        892] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        892] Warning: read undefined value xxxxxxxx from x18 on port rs1
     892  1.7 0x00000074             fp <= xxxxxxxx
[        893] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        893] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        894] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        894] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        895] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        895] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        896] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        896] Warning: read undefined value xxxxxxxx from x21 on port rs1
     896  1.8 0x00000078             s2 <= xxxxxxxx
     897  1.8 0x0000007c             s3 <= xxxxxxxx
[        898] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        898] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     898  1.8 0x00000080             s4 <= xxxxxxxx
[        899] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        899] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     899  1.7 0x00000084             s5 <= xxxxxxxx
[        900] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        900] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     900  1.7 0x00000088             fp <= xxxxxxxx
[        901] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        901] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        902] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        902] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     902  1.7 0x0000008c             s2 <= xxxxxxxx
[        903] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        903] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     904  1.7 0x00000090             s3 <= xxxxxxxx
[        905] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        905] Warning: read undefined value xxxxxxxx from x18 on port rs1
     905  1.7 0x00000094             s4 <= xxxxxxxx
[        906] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        906] Warning: read undefined value xxxxxxxx from x18 on port rs1
     906  1.7 0x00000098             s5 <= xxxxxxxx
[        907] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        907] Warning: read undefined value xxxxxxxx from x18 on port rs1
     907  1.7 0x0000009c             fp <= xxxxxxxx
[        908] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        908] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        909] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        909] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        910] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        910] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        911] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        911] Warning: read undefined value xxxxxxxx from x21 on port rs1
     911  1.7 0x000000a0             s2 <= xxxxxxxx
[        912] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        912] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     912  1.7 0x000000a4             s3 <= xxxxxxxx
[        913] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        913] Warning: read undefined value xxxxxxxx from x18 on port rs1
     913  1.7 0x000000a8             s4 <= xxxxxxxx
[        914] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        914] Warning: read undefined value xxxxxxxx from x18 on port rs1
     914  1.7 0x000000ac             s5 <= xxxxxxxx
[        915] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        915] Warning: read undefined value xxxxxxxx from x18 on port rs1
     915  1.7 0x000000b0             fp <= xxxxxxxx
[        916] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        916] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        917] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        917] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        918] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        918] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        919] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        919] Warning: read undefined value xxxxxxxx from x19 on port rs1
     919  1.7 0x000000b4             fp <= xxxxxxxx
[        920] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        920] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        921] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        921] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        922] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        922] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        923] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        923] Warning: read undefined value xxxxxxxx from x18 on port rs1
     923  1.8 0x000000b8             s3 <= xxxxxxxx
[        924] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        924] Warning: read undefined value xxxxxxxx from x18 on port rs1
     924  1.7 0x000000bc             s6 <= xxxxxxxx
[        925] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        925] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        926] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        926] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        927] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        927] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        928] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        928] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     928  1.8 0x000000c0             s6 <= xxxxxxxx
[        929] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        929] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        930] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        930] Warning: read undefined value xxxxxxxx from x18 on port rs1
     930  1.8 0x000000c4             s3 <= xxxxxxxx
[        931] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        931] Warning: read undefined value xxxxxxxx from x18 on port rs1
     931  1.8 0x000000c8             fp <= xxxxxxxx
[        932] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        932] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        933] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        933] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        934] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        934] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        935] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        935] Warning: read undefined value xxxxxxxx from x20 on port rs1
     935  1.8 0x000000cc             fp <= xxxxxxxx
[        936] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        936] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        937] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        937] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        938] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        938] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        939] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        939] Warning: read undefined value xxxxxxxx from x19 on port rs1
     939  1.8 0x000000d0             fp <= xxxxxxxx
[        940] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        940] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        941] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        941] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        942] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        942] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        943] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        943] Warning: read undefined value xxxxxxxx from x18 on port rs1
     943  1.8 0x000000d4             s3 <= xxxxxxxx
[        944] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        944] Warning: read undefined value xxxxxxxx from x18 on port rs1
     944  1.8 0x000000d8             fp <= xxxxxxxx
[        945] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        945] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        946] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        946] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        947] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        947] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        948] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        948] Warning: read undefined value xxxxxxxx from x20 on port rs1
     948  1.8 0x000000dc             fp <= xxxxxxxx
[        949] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        949] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        950] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        950] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        951] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        951] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     952  1.8 0x000000e0             fp <= xxxxxxxx
[        953] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        953] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        954] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        954] Warning: read undefined value xxxxxxxx from x20 on port rs1
     954  1.8 0x000000e4             s3 <= xxxxxxxx
[        955] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        955] Warning: read undefined value xxxxxxxx from x20 on port rs1
     955  1.8 0x000000e8             s4 <= xxxxxxxx
[        956] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        956] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        957] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        957] Warning: read undefined value xxxxxxxx from x20 on port rs1
     957  1.8 0x000000ec             s1 <= xxxxxxxx
[        959] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        959] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     959  1.8 0x000000f0             s2 <= xxxxxxxx
[        960] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        960] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     960  1.8 0x000000f4             s3 <= xxxxxxxx
[        961] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        961] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     961  1.8 0x000000f8             s4 <= xxxxxxxx
[        962] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        962] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        963] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        963] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        964] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        964] Warning: read undefined value xxxxxxxx from x19 on port rs1
     965  1.8 0x000000fc             s1 <= xxxxxxxx
     966  1.8 0x00000100             s2 <= xxxxxxxx
[        967] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        967] Warning: read undefined value xxxxxxxx from x21 on port rs1
     967  1.8 0x00000104             s3 <= xxxxxxxx
[        968] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        968] Warning: read undefined value xxxxxxxx from x21 on port rs1
     968  1.8 0x00000108             s5 <= xxxxxxxx
[        969] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        969] Warning: read undefined value xxxxxxxx from x21 on port rs1
     969  1.8 0x0000010c             t0 <= 00000000
[        970] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        970] Warning: read undefined value xxxxxxxx from x21 on port rs1
     970  1.8 0x00000110             s1 <= xxxxxxxx
     972  1.8 0x00000114             s2 <= xxxxxxxx
[        973] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        973] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     973  1.8 0x00000118             s3 <= xxxxxxxx
[        974] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        974] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     974  1.8 0x0000011c             s5 <= xxxxxxxx
[        975] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        975] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     975  1.8 0x00000120             t0 <= 00000000
[        976] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        976] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        977] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        977] Warning: read undefined value xxxxxxxx from x19 on port rs1
     978  1.8 0x00000124             s1 <= xxxxxxxx
     979  1.8 0x00000128             s2 <= xxxxxxxx
     980  1.8 0x0000012c             s3 <= xxxxxxxx
     981  1.8 0x00000130             t1 <= 00000007
[        983] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        983] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        984] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        984] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        985] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        985] Warning: read undefined value xxxxxxxx from x20 on port rs1
     985  1.8 0x00000134               
[        986] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        986] Warning: read undefined value xxxxxxxx from x21 on port rs1
     986  1.8 0x00000048             fp <= xxxxxxxx
[        987] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        987] Warning: read undefined value xxxxxxxx from x22 on port rs1
     987  1.8 0x0000004c             s1 <= xxxxxxxx
[        988] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        988] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     988  1.8 0x00000050             s2 <= xxxxxxxx
[        989] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        989] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     989  1.8 0x00000054             s3 <= xxxxxxxx
[        990] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        990] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     990  1.8 0x00000058             s4 <= xxxxxxxx
[        991] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        991] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     991  1.8 0x0000005c             s5 <= xxxxxxxx
[        992] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        992] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     992  1.8 0x00000060             fp <= xxxxxxxx
[        993] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        993] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        994] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        994] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     994  1.8 0x00000064             s2 <= xxxxxxxx
[        995] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        995] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        996] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        996] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     996  1.8 0x00000068             s3 <= xxxxxxxx
[        997] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        997] Warning: read undefined value xxxxxxxx from x18 on port rs1
     997  1.8 0x0000006c             s4 <= xxxxxxxx
[        998] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        998] Warning: read undefined value xxxxxxxx from x18 on port rs1
     998  1.7 0x00000070             s5 <= xxxxxxxx
[        999] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        999] Warning: read undefined value xxxxxxxx from x18 on port rs1
     999  1.7 0x00000074             fp <= xxxxxxxx
[       1000] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1000] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1001] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1001] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1002] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1002] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1003] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1003] Warning: read undefined value xxxxxxxx from x21 on port rs1
    1003  1.8 0x00000078             s2 <= xxxxxxxx
    1004  1.8 0x0000007c             s3 <= xxxxxxxx
[       1005] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1005] Warning: read undefined value xxxxxxxx from x 8 on port rs1
    1005  1.7 0x00000080             s4 <= xxxxxxxx
[       1006] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1006] Warning: read undefined value xxxxxxxx from x 8 on port rs1
    1006  1.7 0x00000084             s5 <= xxxxxxxx
[       1007] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1007] Warning: read undefined value xxxxxxxx from x 8 on port rs1
    1007  1.7 0x00000088             fp <= xxxxxxxx
[       1008] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1008] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1009] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1009] Warning: read undefined value xxxxxxxx from x 8 on port rs1
    1009  1.7 0x0000008c             s2 <= xxxxxxxx
[       1010] Warning: read undefined value xxxxxxxx from x21 on port rs1
[       1010] Warning: read undefined value xxxxxxxx from x 8 on port rs1
    1011  1.7 0x00000090             s3 <= xxxxxxxx
[       1012] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1012] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1012  1.7 0x00000094             s4 <= xxxxxxxx
[       1013] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1013] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1013  1.7 0x00000098             s5 <= xxxxxxxx
[       1014] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1014] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1014  1.7 0x0000009c             fp <= xxxxxxxx
[       1015] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1015] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1016] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1016] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1017] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1017] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1018] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1018] Warning: read undefined value xxxxxxxx from x21 on port rs1
    1018  1.7 0x000000a0             s2 <= xxxxxxxx
[       1019] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1019] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1019  1.7 0x000000a4             s3 <= xxxxxxxx
[       1020] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1020] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1020  1.7 0x000000a8             s4 <= xxxxxxxx
[       1021] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1021] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1021  1.7 0x000000ac             s5 <= xxxxxxxx
[       1022] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1022] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1022  1.7 0x000000b0             fp <= xxxxxxxx
[       1023] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1023] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1024] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1024] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1025] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1025] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1026] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1026] Warning: read undefined value xxxxxxxx from x19 on port rs1
    1026  1.7 0x000000b4             fp <= xxxxxxxx
[       1027] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1027] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1028] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1028] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1029] Warning: read undefined value xxxxxxxx from x22 on port rs1
[       1029] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1030] Warning: read undefined value xxxxxxxx from x22 on port rs1
[       1030] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1030  1.7 0x000000b8             s3 <= xxxxxxxx
[       1031] Warning: read undefined value xxxxxxxx from x22 on port rs1
[       1031] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1031  1.7 0x000000bc             s6 <= xxxxxxxx
[       1032] Warning: read undefined value xxxxxxxx from x22 on port rs1
[       1032] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1033] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1033] Warning: read undefined value xxxxxxxx from x22 on port rs1
[       1034] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1034] Warning: read undefined value xxxxxxxx from x22 on port rs1
[       1035] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1035] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1035  1.8 0x000000c0             s6 <= xxxxxxxx
[       1036] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1036] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1037] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1037] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1037  1.8 0x000000c4             s3 <= xxxxxxxx
[       1038] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1038] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1038  1.7 0x000000c8             fp <= xxxxxxxx
[       1039] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1039] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1040] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1040] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1041] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1041] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1042] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1042] Warning: read undefined value xxxxxxxx from x20 on port rs1
    1042  1.8 0x000000cc             fp <= xxxxxxxx
[       1043] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1043] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1044] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1044] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1045] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1045] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1046] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1046] Warning: read undefined value xxxxxxxx from x19 on port rs1
    1046  1.8 0x000000d0             fp <= xxxxxxxx
[       1047] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1047] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1048] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1048] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1049] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1049] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1050] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1050] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1050  1.8 0x000000d4             s3 <= xxxxxxxx
[       1051] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1051] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1051  1.8 0x000000d8             fp <= xxxxxxxx
[       1052] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1052] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1053] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1053] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1054] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1054] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1055] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1055] Warning: read undefined value xxxxxxxx from x20 on port rs1
    1055  1.8 0x000000dc             fp <= xxxxxxxx
[       1056] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1056] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1057] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1057] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1058] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1058] Warning: read undefined value xxxxxxxx from x 8 on port rs1
    1059  1.8 0x000000e0             fp <= xxxxxxxx
[       1060] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1060] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1061] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1061] Warning: read undefined value xxxxxxxx from x20 on port rs1
    1061  1.8 0x000000e4             s3 <= xxxxxxxx
[       1062] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1062] Warning: read undefined value xxxxxxxx from x20 on port rs1
    1062  1.8 0x000000e8             s4 <= xxxxxxxx
[       1063] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1063] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1064] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1064] Warning: read undefined value xxxxxxxx from x20 on port rs1
    1064  1.8 0x000000ec             s1 <= xxxxxxxx
[       1066] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1066] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1066  1.8 0x000000f0             s2 <= xxxxxxxx
[       1067] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1067] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1067  1.8 0x000000f4             s3 <= xxxxxxxx
[       1068] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1068] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1068  1.8 0x000000f8             s4 <= xxxxxxxx
[       1069] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1069] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1070] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1070] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1071] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1071] Warning: read undefined value xxxxxxxx from x19 on port rs1
    1072  1.8 0x000000fc             s1 <= xxxxxxxx
    1073  1.8 0x00000100             s2 <= xxxxxxxx
[       1074] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1074] Warning: read undefined value xxxxxxxx from x21 on port rs1
    1074  1.8 0x00000104             s3 <= xxxxxxxx
[       1075] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1075] Warning: read undefined value xxxxxxxx from x21 on port rs1
    1075  1.8 0x00000108             s5 <= xxxxxxxx
[       1076] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1076] Warning: read undefined value xxxxxxxx from x21 on port rs1
    1076  1.8 0x0000010c             t0 <= 00000000
[       1077] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1077] Warning: read undefined value xxxxxxxx from x21 on port rs1
    1077  1.8 0x00000110             s1 <= xxxxxxxx
    1079  1.8 0x00000114             s2 <= xxxxxxxx
[       1080] Warning: read undefined value xxxxxxxx from x21 on port rs1
[       1080] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1080  1.8 0x00000118             s3 <= xxxxxxxx
[       1081] Warning: read undefined value xxxxxxxx from x21 on port rs1
[       1081] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1081  1.8 0x0000011c             s5 <= xxxxxxxx
[       1082] Warning: read undefined value xxxxxxxx from x21 on port rs1
[       1082] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1082  1.8 0x00000120             t0 <= 00000000
[       1083] Warning: read undefined value xxxxxxxx from x21 on port rs1
[       1083] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1084] Warning: read undefined value xxxxxxxx from x21 on port rs1
[       1084] Warning: read undefined value xxxxxxxx from x19 on port rs1
    1085  1.8 0x00000124             s1 <= xxxxxxxx
    1086  1.8 0x00000128             s2 <= xxxxxxxx
    1087  1.8 0x0000012c             s3 <= xxxxxxxx
    1088  1.8 0x00000130             t1 <= 00000008
[       1090] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1090] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1091] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1091] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1092] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1092] Warning: read undefined value xxxxxxxx from x20 on port rs1
    1092  1.8 0x00000134               
[       1093] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1093] Warning: read undefined value xxxxxxxx from x21 on port rs1
    1093  1.8 0x00000048             fp <= xxxxxxxx
[       1094] Warning: read undefined value xxxxxxxx from x21 on port rs1
[       1094] Warning: read undefined value xxxxxxxx from x22 on port rs1
    1094  1.8 0x0000004c             s1 <= xxxxxxxx
[       1095] Warning: read undefined value xxxxxxxx from x22 on port rs1
[       1095] Warning: read undefined value xxxxxxxx from x 8 on port rs1
    1095  1.8 0x00000050             s2 <= xxxxxxxx
[       1096] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1096] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1096  1.8 0x00000054             s3 <= xxxxxxxx
[       1097] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1097] Warning: read undefined value xxxxxxxx from x 8 on port rs1
    1097  1.8 0x00000058             s4 <= xxxxxxxx
[       1098] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1098] Warning: read undefined value xxxxxxxx from x 8 on port rs1
    1098  1.8 0x0000005c             s5 <= xxxxxxxx
[       1099] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1099] Warning: read undefined value xxxxxxxx from x 8 on port rs1
    1099  1.7 0x00000060             fp <= xxxxxxxx
[       1100] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1100] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1101] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1101] Warning: read undefined value xxxxxxxx from x 8 on port rs1
    1101  1.7 0x00000064             s2 <= xxxxxxxx
[       1102] Warning: read undefined value xxxxxxxx from x21 on port rs1
[       1102] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1103] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1103] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1103  1.8 0x00000068             s3 <= xxxxxxxx
[       1104] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1104] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1104  1.7 0x0000006c             s4 <= xxxxxxxx
[       1105] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1105] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1105  1.7 0x00000070             s5 <= xxxxxxxx
[       1106] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1106] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1106  1.7 0x00000074             fp <= xxxxxxxx
[       1107] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1107] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1108] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1108] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1109] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1109] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1110] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1110] Warning: read undefined value xxxxxxxx from x21 on port rs1
    1110  1.7 0x00000078             s2 <= xxxxxxxx
    1111  1.7 0x0000007c             s3 <= xxxxxxxx
[       1112] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1112] Warning: read undefined value xxxxxxxx from x 8 on port rs1
    1112  1.7 0x00000080             s4 <= xxxxxxxx
[       1113] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1113] Warning: read undefined value xxxxxxxx from x 8 on port rs1
    1113  1.7 0x00000084             s5 <= xxxxxxxx
[       1114] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1114] Warning: read undefined value xxxxxxxx from x 8 on port rs1
    1114  1.7 0x00000088             fp <= xxxxxxxx
[       1115] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1115] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1116] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1116] Warning: read undefined value xxxxxxxx from x 8 on port rs1
    1116  1.7 0x0000008c             s2 <= xxxxxxxx
[       1117] Warning: read undefined value xxxxxxxx from x21 on port rs1
[       1117] Warning: read undefined value xxxxxxxx from x 8 on port rs1
    1118  1.7 0x00000090             s3 <= xxxxxxxx
[       1119] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1119] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1119  1.7 0x00000094             s4 <= xxxxxxxx
[       1120] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1120] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1120  1.7 0x00000098             s5 <= xxxxxxxx
[       1121] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1121] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1121  1.7 0x0000009c             fp <= xxxxxxxx
[       1122] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1122] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1123] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1123] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1124] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1124] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1125] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1125] Warning: read undefined value xxxxxxxx from x21 on port rs1
    1125  1.7 0x000000a0             s2 <= xxxxxxxx
[       1126] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1126] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1126  1.7 0x000000a4             s3 <= xxxxxxxx
[       1127] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1127] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1127  1.7 0x000000a8             s4 <= xxxxxxxx
[       1128] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1128] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1128  1.7 0x000000ac             s5 <= xxxxxxxx
[       1129] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1129] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1129  1.7 0x000000b0             fp <= xxxxxxxx
[       1130] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1130] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1131] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1131] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1132] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1132] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1133] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1133] Warning: read undefined value xxxxxxxx from x19 on port rs1
    1133  1.7 0x000000b4             fp <= xxxxxxxx
[       1134] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1134] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1135] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1135] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1136] Warning: read undefined value xxxxxxxx from x22 on port rs1
[       1136] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1137] Warning: read undefined value xxxxxxxx from x22 on port rs1
[       1137] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1137  1.7 0x000000b8             s3 <= xxxxxxxx
[       1138] Warning: read undefined value xxxxxxxx from x22 on port rs1
[       1138] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1138  1.7 0x000000bc             s6 <= xxxxxxxx
[       1139] Warning: read undefined value xxxxxxxx from x22 on port rs1
[       1139] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1140] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1140] Warning: read undefined value xxxxxxxx from x22 on port rs1
[       1141] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1141] Warning: read undefined value xxxxxxxx from x22 on port rs1
[       1142] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1142] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1142  1.7 0x000000c0             s6 <= xxxxxxxx
[       1143] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1143] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1144] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1144] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1144  1.7 0x000000c4             s3 <= xxxxxxxx
[       1145] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1145] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1145  1.7 0x000000c8             fp <= xxxxxxxx
[       1146] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1146] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1147] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1147] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1148] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1148] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1149] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1149] Warning: read undefined value xxxxxxxx from x20 on port rs1
    1149  1.8 0x000000cc             fp <= xxxxxxxx
[       1150] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1150] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1151] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1151] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1152] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1152] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1153] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1153] Warning: read undefined value xxxxxxxx from x19 on port rs1
    1153  1.8 0x000000d0             fp <= xxxxxxxx
[       1154] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1154] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1155] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1155] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1156] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1156] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1157] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1157] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1157  1.8 0x000000d4             s3 <= xxxxxxxx
[       1158] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1158] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1158  1.8 0x000000d8             fp <= xxxxxxxx
[       1159] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1159] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1160] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1160] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1161] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1161] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1162] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1162] Warning: read undefined value xxxxxxxx from x20 on port rs1
    1162  1.8 0x000000dc             fp <= xxxxxxxx
[       1163] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1163] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1164] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1164] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1165] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1165] Warning: read undefined value xxxxxxxx from x 8 on port rs1
    1166  1.8 0x000000e0             fp <= xxxxxxxx
[       1167] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1167] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1168] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1168] Warning: read undefined value xxxxxxxx from x20 on port rs1
    1168  1.8 0x000000e4             s3 <= xxxxxxxx
[       1169] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1169] Warning: read undefined value xxxxxxxx from x20 on port rs1
    1169  1.8 0x000000e8             s4 <= xxxxxxxx
[       1170] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1170] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1171] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1171] Warning: read undefined value xxxxxxxx from x20 on port rs1
    1171  1.8 0x000000ec             s1 <= xxxxxxxx
[       1173] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1173] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1173  1.8 0x000000f0             s2 <= xxxxxxxx
[       1174] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1174] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1174  1.8 0x000000f4             s3 <= xxxxxxxx
[       1175] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1175] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1175  1.8 0x000000f8             s4 <= xxxxxxxx
[       1176] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1176] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1177] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1177] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1178] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1178] Warning: read undefined value xxxxxxxx from x19 on port rs1
    1179  1.8 0x000000fc             s1 <= xxxxxxxx
    1180  1.8 0x00000100             s2 <= xxxxxxxx
[       1181] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1181] Warning: read undefined value xxxxxxxx from x21 on port rs1
    1181  1.8 0x00000104             s3 <= xxxxxxxx
[       1182] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1182] Warning: read undefined value xxxxxxxx from x21 on port rs1
    1182  1.8 0x00000108             s5 <= xxxxxxxx
[       1183] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1183] Warning: read undefined value xxxxxxxx from x21 on port rs1
    1183  1.8 0x0000010c             t0 <= 00000000
[       1184] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1184] Warning: read undefined value xxxxxxxx from x21 on port rs1
    1184  1.8 0x00000110             s1 <= xxxxxxxx
    1186  1.8 0x00000114             s2 <= xxxxxxxx
[       1187] Warning: read undefined value xxxxxxxx from x21 on port rs1
[       1187] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1187  1.8 0x00000118             s3 <= xxxxxxxx
[       1188] Warning: read undefined value xxxxxxxx from x21 on port rs1
[       1188] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1188  1.8 0x0000011c             s5 <= xxxxxxxx
[       1189] Warning: read undefined value xxxxxxxx from x21 on port rs1
[       1189] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1189  1.8 0x00000120             t0 <= 00000000
[       1190] Warning: read undefined value xxxxxxxx from x21 on port rs1
[       1190] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1191] Warning: read undefined value xxxxxxxx from x21 on port rs1
[       1191] Warning: read undefined value xxxxxxxx from x19 on port rs1
    1192  1.8 0x00000124             s1 <= xxxxxxxx
    1193  1.8 0x00000128             s2 <= xxxxxxxx
    1194  1.8 0x0000012c             s3 <= xxxxxxxx
    1195  1.8 0x00000130             t1 <= 00000009
[       1197] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1197] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1198] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1198] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1199] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1199] Warning: read undefined value xxxxxxxx from x20 on port rs1
    1199  1.8 0x00000134               
[       1200] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1200] Warning: read undefined value xxxxxxxx from x21 on port rs1
    1200  1.8 0x00000048             fp <= xxxxxxxx
[       1201] Warning: read undefined value xxxxxxxx from x21 on port rs1
[       1201] Warning: read undefined value xxxxxxxx from x22 on port rs1
    1201  1.8 0x0000004c             s1 <= xxxxxxxx
[       1202] Warning: read undefined value xxxxxxxx from x22 on port rs1
[       1202] Warning: read undefined value xxxxxxxx from x 8 on port rs1
    1202  1.8 0x00000050             s2 <= xxxxxxxx
[       1203] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1203] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1203  1.8 0x00000054             s3 <= xxxxxxxx
[       1204] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1204] Warning: read undefined value xxxxxxxx from x 8 on port rs1
    1204  1.8 0x00000058             s4 <= xxxxxxxx
[       1205] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1205] Warning: read undefined value xxxxxxxx from x 8 on port rs1
    1205  1.7 0x0000005c             s5 <= xxxxxxxx
[       1206] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1206] Warning: read undefined value xxxxxxxx from x 8 on port rs1
    1206  1.7 0x00000060             fp <= xxxxxxxx
[       1207] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1207] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1208] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1208] Warning: read undefined value xxxxxxxx from x 8 on port rs1
    1208  1.7 0x00000064             s2 <= xxxxxxxx
[       1209] Warning: read undefined value xxxxxxxx from x21 on port rs1
[       1209] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1210] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1210] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1210  1.8 0x00000068             s3 <= xxxxxxxx
[       1211] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1211] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1211  1.7 0x0000006c             s4 <= xxxxxxxx
[       1212] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1212] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1212  1.7 0x00000070             s5 <= xxxxxxxx
[       1213] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1213] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1213  1.7 0x00000074             fp <= xxxxxxxx
[       1214] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1214] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1215] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1215] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1216] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1216] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1217] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1217] Warning: read undefined value xxxxxxxx from x21 on port rs1
    1217  1.7 0x00000078             s2 <= xxxxxxxx
    1218  1.7 0x0000007c             s3 <= xxxxxxxx
[       1219] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1219] Warning: read undefined value xxxxxxxx from x 8 on port rs1
    1219  1.7 0x00000080             s4 <= xxxxxxxx
[       1220] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1220] Warning: read undefined value xxxxxxxx from x 8 on port rs1
    1220  1.7 0x00000084             s5 <= xxxxxxxx
[       1221] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1221] Warning: read undefined value xxxxxxxx from x 8 on port rs1
    1221  1.7 0x00000088             fp <= xxxxxxxx
[       1222] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1222] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1223] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1223] Warning: read undefined value xxxxxxxx from x 8 on port rs1
    1223  1.7 0x0000008c             s2 <= xxxxxxxx
[       1224] Warning: read undefined value xxxxxxxx from x21 on port rs1
[       1224] Warning: read undefined value xxxxxxxx from x 8 on port rs1
    1225  1.7 0x00000090             s3 <= xxxxxxxx
[       1226] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1226] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1226  1.7 0x00000094             s4 <= xxxxxxxx
[       1227] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1227] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1227  1.7 0x00000098             s5 <= xxxxxxxx
[       1228] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1228] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1228  1.7 0x0000009c             fp <= xxxxxxxx
[       1229] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1229] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1230] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1230] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1231] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1231] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1232] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1232] Warning: read undefined value xxxxxxxx from x21 on port rs1
    1232  1.7 0x000000a0             s2 <= xxxxxxxx
[       1233] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1233] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1233  1.7 0x000000a4             s3 <= xxxxxxxx
[       1234] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1234] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1234  1.7 0x000000a8             s4 <= xxxxxxxx
[       1235] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1235] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1235  1.7 0x000000ac             s5 <= xxxxxxxx
[       1236] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1236] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1236  1.7 0x000000b0             fp <= xxxxxxxx
[       1237] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1237] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1238] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1238] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1239] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1239] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1240] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1240] Warning: read undefined value xxxxxxxx from x19 on port rs1
    1240  1.7 0x000000b4             fp <= xxxxxxxx
[       1241] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1241] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1242] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1242] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1243] Warning: read undefined value xxxxxxxx from x22 on port rs1
[       1243] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1244] Warning: read undefined value xxxxxxxx from x22 on port rs1
[       1244] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1244  1.7 0x000000b8             s3 <= xxxxxxxx
[       1245] Warning: read undefined value xxxxxxxx from x22 on port rs1
[       1245] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1245  1.7 0x000000bc             s6 <= xxxxxxxx
[       1246] Warning: read undefined value xxxxxxxx from x22 on port rs1
[       1246] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1247] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1247] Warning: read undefined value xxxxxxxx from x22 on port rs1
[       1248] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1248] Warning: read undefined value xxxxxxxx from x22 on port rs1
[       1249] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1249] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1249  1.7 0x000000c0             s6 <= xxxxxxxx
[       1250] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1250] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1251] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1251] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1251  1.7 0x000000c4             s3 <= xxxxxxxx
[       1252] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1252] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1252  1.7 0x000000c8             fp <= xxxxxxxx
[       1253] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1253] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1254] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1254] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1255] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1255] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1256] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1256] Warning: read undefined value xxxxxxxx from x20 on port rs1
    1256  1.8 0x000000cc             fp <= xxxxxxxx
[       1257] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1257] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1258] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1258] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1259] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1259] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1260] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1260] Warning: read undefined value xxxxxxxx from x19 on port rs1
    1260  1.8 0x000000d0             fp <= xxxxxxxx
[       1261] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1261] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1262] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1262] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1263] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1263] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1264] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1264] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1264  1.8 0x000000d4             s3 <= xxxxxxxx
[       1265] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1265] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1265  1.8 0x000000d8             fp <= xxxxxxxx
[       1266] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1266] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1267] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1267] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1268] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1268] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1269] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1269] Warning: read undefined value xxxxxxxx from x20 on port rs1
    1269  1.8 0x000000dc             fp <= xxxxxxxx
[       1270] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1270] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1271] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1271] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1272] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1272] Warning: read undefined value xxxxxxxx from x 8 on port rs1
    1273  1.8 0x000000e0             fp <= xxxxxxxx
[       1274] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1274] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1275] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1275] Warning: read undefined value xxxxxxxx from x20 on port rs1
    1275  1.8 0x000000e4             s3 <= xxxxxxxx
[       1276] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1276] Warning: read undefined value xxxxxxxx from x20 on port rs1
    1276  1.8 0x000000e8             s4 <= xxxxxxxx
[       1277] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1277] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1278] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1278] Warning: read undefined value xxxxxxxx from x20 on port rs1
    1278  1.8 0x000000ec             s1 <= xxxxxxxx
[       1280] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1280] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1280  1.8 0x000000f0             s2 <= xxxxxxxx
[       1281] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1281] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1281  1.8 0x000000f4             s3 <= xxxxxxxx
[       1282] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1282] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1282  1.8 0x000000f8             s4 <= xxxxxxxx
[       1283] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1283] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1284] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1284] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1285] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1285] Warning: read undefined value xxxxxxxx from x19 on port rs1
    1286  1.8 0x000000fc             s1 <= xxxxxxxx
    1287  1.8 0x00000100             s2 <= xxxxxxxx
[       1288] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1288] Warning: read undefined value xxxxxxxx from x21 on port rs1
    1288  1.8 0x00000104             s3 <= xxxxxxxx
[       1289] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1289] Warning: read undefined value xxxxxxxx from x21 on port rs1
    1289  1.8 0x00000108             s5 <= xxxxxxxx
[       1290] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1290] Warning: read undefined value xxxxxxxx from x21 on port rs1
    1290  1.8 0x0000010c             t0 <= 00000000
[       1291] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1291] Warning: read undefined value xxxxxxxx from x21 on port rs1
    1291  1.8 0x00000110             s1 <= xxxxxxxx
    1293  1.8 0x00000114             s2 <= xxxxxxxx
[       1294] Warning: read undefined value xxxxxxxx from x21 on port rs1
[       1294] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1294  1.8 0x00000118             s3 <= xxxxxxxx
[       1295] Warning: read undefined value xxxxxxxx from x21 on port rs1
[       1295] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1295  1.8 0x0000011c             s5 <= xxxxxxxx
[       1296] Warning: read undefined value xxxxxxxx from x21 on port rs1
[       1296] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1296  1.8 0x00000120             t0 <= 00000000
[       1297] Warning: read undefined value xxxxxxxx from x21 on port rs1
[       1297] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1298] Warning: read undefined value xxxxxxxx from x21 on port rs1
[       1298] Warning: read undefined value xxxxxxxx from x19 on port rs1
    1299  1.8 0x00000124             s1 <= xxxxxxxx
    1300  1.8 0x00000128             s2 <= xxxxxxxx
    1301  1.8 0x0000012c             s3 <= xxxxxxxx
    1302  1.8 0x00000130             t1 <= 0000000a
[       1304] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1304] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1305] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1305] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1306] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1306] Warning: read undefined value xxxxxxxx from x20 on port rs1
    1306  1.8 0x00000134               
    1311  1.8 0x00000138             sp <= 00002ffc
    1312  1.8 0x0000013c               
    1317  1.8 0x00000010               
$finish called at time : 25458666 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 10782.180 ; gain = 0.000 ; free physical = 3178 ; free virtual = 18828
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 10782.180 ; gain = 0.000 ; free physical = 3178 ; free virtual = 18828
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 10782.180 ; gain = 0.000 ; free physical = 3178 ; free virtual = 18828
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 10805.195 ; gain = 0.000 ; free physical = 3234 ; free virtual = 18889
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     203 12.0 0x00000004             sp <= 00003000
     207  8.0 0x00000008             sp <= 00002ffc
     208  4.5 0x0000000c             ra <= 00000010
     213  4.6 0x00000014             sp <= 00002fd4
     217  4.5 0x00000018             a5 <= 00002fd4
     218  4.0 0x0000001c             a4 <= 0000038f
     219  3.6 0x00000020               mem[00000000] <= 0000038f
     220  3.3 0x00000024             a1 <= 0000000a
     221  3.1 0x00000028             t1 <= 00000000
     222  2.9 0x0000002c             fp <= 000004d2
     223  2.6 0x00000030             s1 <= 00000224
     224  2.5 0x00000034             s2 <= 00001000
     228  2.6 0x00000038             s2 <= 00000911
     229  2.5 0x0000003c             s3 <= 000003b4
     230  2.4 0x00000040             s4 <= 00000306
     231  2.3 0x00000044             s5 <= 000001b0
     232  2.2 0x00000048             fp <= 00136864
     233  2.2 0x0000004c             s1 <= 002192f4
     234  2.1 0x00000050             s2 <= 000b3238
     235  2.0 0x00000054             s3 <= 00051a20
     236  2.0 0x00000058             s4 <= 00000000
     237  2.0 0x0000005c             s5 <= 00000000
     238  1.9 0x00000060             fp <= 0034fb58
     239  1.9 0x00000064             s2 <= ffd636e0
     242  1.9 0x00000068             s3 <= 0031e178
     243  1.9 0x0000006c             s4 <= 0034fb58
     244  1.8 0x00000070             s5 <= ffcb04a8
     245  1.8 0x00000074             fp <= 00568e4c
     249  1.9 0x00000078             s2 <= 0080576c
     250  1.9 0x0000007c             s3 <= 00676f34
     251  1.8 0x00000080             s4 <= 008b89a4
     252  1.8 0x00000084             s5 <= 008b89a4
     253  1.8 0x00000088             fp <= xxxxxxxx
[        254] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        255] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        256] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        257] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     257  1.8 0x0000008c             s2 <= xxxxxxxx
     258  1.8 0x00000090             s3 <= xxxxxxxx
[        259] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        259] Warning: read undefined value xxxxxxxx from x18 on port rs1
     259  1.8 0x00000094             s4 <= xxxxxxxx
[        260] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        260] Warning: read undefined value xxxxxxxx from x18 on port rs1
     260  1.8 0x00000098             s5 <= xxxxxxxx
[        261] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        261] Warning: read undefined value xxxxxxxx from x18 on port rs1
     261  1.7 0x0000009c             fp <= xxxxxxxx
[        262] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        262] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        263] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        263] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        264] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        264] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        265] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        265] Warning: read undefined value xxxxxxxx from x21 on port rs1
     265  1.8 0x000000a0             s2 <= xxxxxxxx
[        266] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     266  1.8 0x000000a4             s3 <= xxxxxxxx
[        267] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        267] Warning: read undefined value xxxxxxxx from x18 on port rs1
     267  1.7 0x000000a8             s4 <= xxxxxxxx
[        268] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        268] Warning: read undefined value xxxxxxxx from x18 on port rs1
     268  1.7 0x000000ac             s5 <= xxxxxxxx
[        269] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        269] Warning: read undefined value xxxxxxxx from x18 on port rs1
     269  1.7 0x000000b0             fp <= xxxxxxxx
[        270] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        270] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        271] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        271] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        272] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        272] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        273] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        273] Warning: read undefined value xxxxxxxx from x19 on port rs1
     273  1.8 0x000000b4             fp <= xxxxxxxx
[        274] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        274] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        275] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        276] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        277] Warning: read undefined value xxxxxxxx from x18 on port rs1
     277  1.8 0x000000b8             s3 <= xxxxxxxx
[        278] Warning: read undefined value xxxxxxxx from x18 on port rs1
     278  1.8 0x000000bc             s6 <= xxxxxxxx
[        279] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        279] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        280] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        280] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        281] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        282] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        282] Warning: read undefined value xxxxxxxx from x18 on port rs1
     282  1.8 0x000000c0             s6 <= xxxxxxxx
[        283] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        283] Warning: read undefined value xxxxxxxx from x18 on port rs1
     283  1.8 0x000000c4             s3 <= xxxxxxxx
[        284] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        284] Warning: read undefined value xxxxxxxx from x18 on port rs1
     284  1.8 0x000000c8             fp <= xxxxxxxx
[        285] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        285] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        286] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        286] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        287] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        287] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        288] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        288] Warning: read undefined value xxxxxxxx from x20 on port rs1
     288  1.8 0x000000cc             fp <= xxxxxxxx
[        289] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        289] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        290] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        290] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        291] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        291] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        292] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        292] Warning: read undefined value xxxxxxxx from x19 on port rs1
     292  1.9 0x000000d0             fp <= xxxxxxxx
[        293] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        293] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        294] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        295] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        295] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        296] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        296] Warning: read undefined value xxxxxxxx from x18 on port rs1
     296  1.9 0x000000d4             s3 <= xxxxxxxx
[        297] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        297] Warning: read undefined value xxxxxxxx from x18 on port rs1
     297  1.9 0x000000d8             fp <= xxxxxxxx
[        298] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        298] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        299] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        299] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        300] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        300] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        301] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        301] Warning: read undefined value xxxxxxxx from x20 on port rs1
     301  1.9 0x000000dc             fp <= xxxxxxxx
[        302] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        302] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        303] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        303] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        305] Warning: read undefined value xxxxxxxx from x20 on port rs1
     305  2.0 0x000000e0             fp <= xxxxxxxx
[        306] Warning: read undefined value xxxxxxxx from x20 on port rs1
     306  2.0 0x000000e4             s3 <= xxxxxxxx
[        307] Warning: read undefined value xxxxxxxx from x20 on port rs1
     307  1.9 0x000000e8             s4 <= xxxxxxxx
[        308] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        309] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        309] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        310] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        310] Warning: read undefined value xxxxxxxx from x20 on port rs1
     311  2.0 0x000000ec             s1 <= xxxxxxxx
[        312] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        312] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     312  2.0 0x000000f0             s2 <= xxxxxxxx
[        313] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        313] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     313  1.9 0x000000f4             s3 <= xxxxxxxx
[        314] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        314] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     314  1.9 0x000000f8             s4 <= xxxxxxxx
[        315] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        315] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        316] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        316] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        317] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        317] Warning: read undefined value xxxxxxxx from x19 on port rs1
     318  2.0 0x000000fc             s1 <= xxxxxxxx
     319  2.0 0x00000100             s2 <= xxxxxxxx
[        320] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        320] Warning: read undefined value xxxxxxxx from x21 on port rs1
     320  1.9 0x00000104             s3 <= xxxxxxxx
[        321] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        321] Warning: read undefined value xxxxxxxx from x21 on port rs1
     321  1.9 0x00000108             s5 <= xxxxxxxx
[        322] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        322] Warning: read undefined value xxxxxxxx from x21 on port rs1
     322  1.9 0x0000010c             t0 <= 00000000
[        323] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        323] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        324] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        324] Warning: read undefined value xxxxxxxx from x21 on port rs1
     325  1.9 0x00000110             s1 <= xxxxxxxx
     326  1.9 0x00000114             s2 <= xxxxxxxx
[        327] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        327] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     327  1.9 0x00000118             s3 <= xxxxxxxx
[        328] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        328] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     328  1.9 0x0000011c             s5 <= xxxxxxxx
[        329] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        329] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     329  1.9 0x00000120             t0 <= 00000000
[        330] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        330] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        331] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        331] Warning: read undefined value xxxxxxxx from x19 on port rs1
     332  1.9 0x00000124             s1 <= xxxxxxxx
     333  1.9 0x00000128             s2 <= xxxxxxxx
     334  1.9 0x0000012c             s3 <= xxxxxxxx
     335  1.8 0x00000130             t1 <= 00000001
     339  1.9 0x00000134               
[        341] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        341] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        342] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        342] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        343] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        343] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        344] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        344] Warning: read undefined value xxxxxxxx from x21 on port rs1
     344  1.9 0x00000048             fp <= xxxxxxxx
[        345] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        345] Warning: read undefined value xxxxxxxx from x22 on port rs1
     345  1.9 0x0000004c             s1 <= xxxxxxxx
[        346] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        346] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     346  1.9 0x00000050             s2 <= xxxxxxxx
[        347] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        347] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     347  1.9 0x00000054             s3 <= xxxxxxxx
[        348] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        348] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     348  1.9 0x00000058             s4 <= xxxxxxxx
[        349] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        349] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     349  1.9 0x0000005c             s5 <= xxxxxxxx
[        350] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        350] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     350  1.8 0x00000060             fp <= xxxxxxxx
[        351] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        351] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     351  1.8 0x00000064             s2 <= xxxxxxxx
[        352] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        352] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        353] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        353] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        354] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        354] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     354  1.8 0x00000068             s3 <= xxxxxxxx
[        355] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        355] Warning: read undefined value xxxxxxxx from x18 on port rs1
     355  1.8 0x0000006c             s4 <= xxxxxxxx
[        356] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        356] Warning: read undefined value xxxxxxxx from x18 on port rs1
     356  1.8 0x00000070             s5 <= xxxxxxxx
[        357] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        357] Warning: read undefined value xxxxxxxx from x18 on port rs1
     357  1.8 0x00000074             fp <= xxxxxxxx
[        358] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        358] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        359] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        359] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        360] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        360] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        361] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        361] Warning: read undefined value xxxxxxxx from x21 on port rs1
     361  1.8 0x00000078             s2 <= xxxxxxxx
     362  1.8 0x0000007c             s3 <= xxxxxxxx
[        363] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        363] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     363  1.8 0x00000080             s4 <= xxxxxxxx
[        364] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        364] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     364  1.8 0x00000084             s5 <= xxxxxxxx
[        365] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        365] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     365  1.8 0x00000088             fp <= xxxxxxxx
[        366] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        366] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        367] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        367] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        368] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        368] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        369] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        369] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     369  1.8 0x0000008c             s2 <= xxxxxxxx
     370  1.8 0x00000090             s3 <= xxxxxxxx
[        371] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        371] Warning: read undefined value xxxxxxxx from x18 on port rs1
     371  1.8 0x00000094             s4 <= xxxxxxxx
[        372] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        372] Warning: read undefined value xxxxxxxx from x18 on port rs1
     372  1.8 0x00000098             s5 <= xxxxxxxx
[        373] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        373] Warning: read undefined value xxxxxxxx from x18 on port rs1
     373  1.8 0x0000009c             fp <= xxxxxxxx
[        374] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        374] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        375] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        375] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        376] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        376] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        377] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        377] Warning: read undefined value xxxxxxxx from x21 on port rs1
     377  1.8 0x000000a0             s2 <= xxxxxxxx
[        378] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        378] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     378  1.8 0x000000a4             s3 <= xxxxxxxx
[        379] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        379] Warning: read undefined value xxxxxxxx from x18 on port rs1
     379  1.8 0x000000a8             s4 <= xxxxxxxx
[        380] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        380] Warning: read undefined value xxxxxxxx from x18 on port rs1
     380  1.8 0x000000ac             s5 <= xxxxxxxx
[        381] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        381] Warning: read undefined value xxxxxxxx from x18 on port rs1
     381  1.8 0x000000b0             fp <= xxxxxxxx
[        382] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        382] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        383] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        383] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        384] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        384] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        385] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        385] Warning: read undefined value xxxxxxxx from x19 on port rs1
     385  1.8 0x000000b4             fp <= xxxxxxxx
[        386] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        386] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        387] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        387] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        388] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        388] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        389] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        389] Warning: read undefined value xxxxxxxx from x18 on port rs1
     389  1.8 0x000000b8             s3 <= xxxxxxxx
[        390] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        390] Warning: read undefined value xxxxxxxx from x18 on port rs1
     390  1.8 0x000000bc             s6 <= xxxxxxxx
[        391] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        391] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        392] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        392] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        393] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        393] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        394] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        394] Warning: read undefined value xxxxxxxx from x18 on port rs1
     394  1.8 0x000000c0             s6 <= xxxxxxxx
[        395] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        395] Warning: read undefined value xxxxxxxx from x18 on port rs1
     395  1.8 0x000000c4             s3 <= xxxxxxxx
[        396] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        396] Warning: read undefined value xxxxxxxx from x18 on port rs1
     396  1.8 0x000000c8             fp <= xxxxxxxx
[        397] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        397] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        398] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        398] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        399] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        399] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        400] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        400] Warning: read undefined value xxxxxxxx from x20 on port rs1
     400  1.8 0x000000cc             fp <= xxxxxxxx
[        401] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        401] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        402] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        402] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        403] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        403] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        404] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        404] Warning: read undefined value xxxxxxxx from x19 on port rs1
     404  1.9 0x000000d0             fp <= xxxxxxxx
[        405] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        405] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        406] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        406] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        407] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        407] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        408] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        408] Warning: read undefined value xxxxxxxx from x18 on port rs1
     408  1.9 0x000000d4             s3 <= xxxxxxxx
[        409] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        409] Warning: read undefined value xxxxxxxx from x18 on port rs1
     409  1.9 0x000000d8             fp <= xxxxxxxx
[        410] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        410] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        411] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        411] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        412] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        412] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        413] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        413] Warning: read undefined value xxxxxxxx from x20 on port rs1
     413  1.9 0x000000dc             fp <= xxxxxxxx
[        414] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        414] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        415] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        415] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        417] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        417] Warning: read undefined value xxxxxxxx from x20 on port rs1
     417  1.9 0x000000e0             fp <= xxxxxxxx
[        418] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        418] Warning: read undefined value xxxxxxxx from x20 on port rs1
     418  1.9 0x000000e4             s3 <= xxxxxxxx
[        419] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        419] Warning: read undefined value xxxxxxxx from x20 on port rs1
     419  1.9 0x000000e8             s4 <= xxxxxxxx
[        420] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        420] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        421] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        421] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        422] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        422] Warning: read undefined value xxxxxxxx from x20 on port rs1
     423  1.9 0x000000ec             s1 <= xxxxxxxx
[        424] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        424] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     424  1.9 0x000000f0             s2 <= xxxxxxxx
[        425] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        425] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     425  1.9 0x000000f4             s3 <= xxxxxxxx
[        426] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        426] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     426  1.9 0x000000f8             s4 <= xxxxxxxx
[        427] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        427] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        428] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        428] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        429] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        429] Warning: read undefined value xxxxxxxx from x19 on port rs1
     430  1.9 0x000000fc             s1 <= xxxxxxxx
     431  1.9 0x00000100             s2 <= xxxxxxxx
[        432] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        432] Warning: read undefined value xxxxxxxx from x21 on port rs1
     432  1.9 0x00000104             s3 <= xxxxxxxx
[        433] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        433] Warning: read undefined value xxxxxxxx from x21 on port rs1
     433  1.9 0x00000108             s5 <= xxxxxxxx
[        434] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        434] Warning: read undefined value xxxxxxxx from x21 on port rs1
     434  1.9 0x0000010c             t0 <= 00000000
[        435] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        435] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        436] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        436] Warning: read undefined value xxxxxxxx from x21 on port rs1
     437  1.9 0x00000110             s1 <= xxxxxxxx
     438  1.9 0x00000114             s2 <= xxxxxxxx
[        439] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        439] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     439  1.9 0x00000118             s3 <= xxxxxxxx
[        440] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        440] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     440  1.9 0x0000011c             s5 <= xxxxxxxx
[        441] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        441] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     441  1.8 0x00000120             t0 <= 00000000
[        442] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        442] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        443] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        443] Warning: read undefined value xxxxxxxx from x19 on port rs1
     444  1.9 0x00000124             s1 <= xxxxxxxx
     445  1.9 0x00000128             s2 <= xxxxxxxx
     446  1.8 0x0000012c             s3 <= xxxxxxxx
     447  1.8 0x00000130             t1 <= 00000002
[        449] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        449] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        450] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        450] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        451] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        451] Warning: read undefined value xxxxxxxx from x20 on port rs1
     451  1.9 0x00000134               
[        452] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        452] Warning: read undefined value xxxxxxxx from x21 on port rs1
     452  1.9 0x00000048             fp <= xxxxxxxx
[        453] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        453] Warning: read undefined value xxxxxxxx from x22 on port rs1
     453  1.8 0x0000004c             s1 <= xxxxxxxx
[        454] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        454] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     454  1.8 0x00000050             s2 <= xxxxxxxx
[        455] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        455] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     455  1.8 0x00000054             s3 <= xxxxxxxx
[        456] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        456] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     456  1.8 0x00000058             s4 <= xxxxxxxx
[        457] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        457] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     457  1.8 0x0000005c             s5 <= xxxxxxxx
[        458] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        458] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     458  1.8 0x00000060             fp <= xxxxxxxx
[        459] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        459] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     459  1.8 0x00000064             s2 <= xxxxxxxx
[        460] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        460] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        461] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        461] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        462] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        462] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     462  1.8 0x00000068             s3 <= xxxxxxxx
[        463] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        463] Warning: read undefined value xxxxxxxx from x18 on port rs1
     463  1.8 0x0000006c             s4 <= xxxxxxxx
[        464] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        464] Warning: read undefined value xxxxxxxx from x18 on port rs1
     464  1.8 0x00000070             s5 <= xxxxxxxx
[        465] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        465] Warning: read undefined value xxxxxxxx from x18 on port rs1
     465  1.8 0x00000074             fp <= xxxxxxxx
[        466] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        466] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        467] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        467] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        468] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        468] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        469] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        469] Warning: read undefined value xxxxxxxx from x21 on port rs1
     469  1.8 0x00000078             s2 <= xxxxxxxx
     470  1.8 0x0000007c             s3 <= xxxxxxxx
[        471] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        471] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     471  1.8 0x00000080             s4 <= xxxxxxxx
[        472] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        472] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     472  1.8 0x00000084             s5 <= xxxxxxxx
[        473] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        473] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     473  1.8 0x00000088             fp <= xxxxxxxx
[        474] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        474] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        475] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        475] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        476] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        476] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        477] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        477] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     477  1.8 0x0000008c             s2 <= xxxxxxxx
     478  1.8 0x00000090             s3 <= xxxxxxxx
[        479] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        479] Warning: read undefined value xxxxxxxx from x18 on port rs1
     479  1.8 0x00000094             s4 <= xxxxxxxx
[        480] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        480] Warning: read undefined value xxxxxxxx from x18 on port rs1
     480  1.8 0x00000098             s5 <= xxxxxxxx
[        481] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        481] Warning: read undefined value xxxxxxxx from x18 on port rs1
     481  1.8 0x0000009c             fp <= xxxxxxxx
[        482] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        482] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        483] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        483] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        484] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        484] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        485] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        485] Warning: read undefined value xxxxxxxx from x21 on port rs1
     485  1.8 0x000000a0             s2 <= xxxxxxxx
[        486] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        486] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     486  1.8 0x000000a4             s3 <= xxxxxxxx
[        487] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        487] Warning: read undefined value xxxxxxxx from x18 on port rs1
     487  1.8 0x000000a8             s4 <= xxxxxxxx
[        488] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        488] Warning: read undefined value xxxxxxxx from x18 on port rs1
     488  1.8 0x000000ac             s5 <= xxxxxxxx
[        489] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        489] Warning: read undefined value xxxxxxxx from x18 on port rs1
     489  1.8 0x000000b0             fp <= xxxxxxxx
[        490] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        490] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        491] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        491] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        492] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        492] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        493] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        493] Warning: read undefined value xxxxxxxx from x19 on port rs1
     493  1.8 0x000000b4             fp <= xxxxxxxx
[        494] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        494] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        495] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        495] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        496] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        496] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        497] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        497] Warning: read undefined value xxxxxxxx from x18 on port rs1
     497  1.8 0x000000b8             s3 <= xxxxxxxx
[        498] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        498] Warning: read undefined value xxxxxxxx from x18 on port rs1
     498  1.8 0x000000bc             s6 <= xxxxxxxx
[        499] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        499] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        500] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        500] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        501] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        501] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        502] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        502] Warning: read undefined value xxxxxxxx from x18 on port rs1
     502  1.8 0x000000c0             s6 <= xxxxxxxx
[        503] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        503] Warning: read undefined value xxxxxxxx from x18 on port rs1
     503  1.8 0x000000c4             s3 <= xxxxxxxx
[        504] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        504] Warning: read undefined value xxxxxxxx from x18 on port rs1
     504  1.8 0x000000c8             fp <= xxxxxxxx
[        505] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        505] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        506] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        506] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        507] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        507] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        508] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        508] Warning: read undefined value xxxxxxxx from x20 on port rs1
     508  1.8 0x000000cc             fp <= xxxxxxxx
[        509] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        509] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        510] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        510] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        511] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        511] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        512] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        512] Warning: read undefined value xxxxxxxx from x19 on port rs1
     512  1.8 0x000000d0             fp <= xxxxxxxx
[        513] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        513] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        514] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        514] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        515] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        515] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        516] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        516] Warning: read undefined value xxxxxxxx from x18 on port rs1
     516  1.8 0x000000d4             s3 <= xxxxxxxx
[        517] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        517] Warning: read undefined value xxxxxxxx from x18 on port rs1
     517  1.8 0x000000d8             fp <= xxxxxxxx
[        518] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        518] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        519] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        519] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        520] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        520] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        521] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        521] Warning: read undefined value xxxxxxxx from x20 on port rs1
     521  1.8 0x000000dc             fp <= xxxxxxxx
[        522] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        522] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        523] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        523] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        525] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        525] Warning: read undefined value xxxxxxxx from x20 on port rs1
     525  1.9 0x000000e0             fp <= xxxxxxxx
[        526] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        526] Warning: read undefined value xxxxxxxx from x20 on port rs1
     526  1.8 0x000000e4             s3 <= xxxxxxxx
[        527] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        527] Warning: read undefined value xxxxxxxx from x20 on port rs1
     527  1.8 0x000000e8             s4 <= xxxxxxxx
[        528] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        528] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        529] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        529] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        530] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        530] Warning: read undefined value xxxxxxxx from x20 on port rs1
     531  1.9 0x000000ec             s1 <= xxxxxxxx
[        532] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        532] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     532  1.9 0x000000f0             s2 <= xxxxxxxx
[        533] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        533] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     533  1.8 0x000000f4             s3 <= xxxxxxxx
[        534] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        534] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     534  1.8 0x000000f8             s4 <= xxxxxxxx
[        535] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        535] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        536] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        536] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        537] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        537] Warning: read undefined value xxxxxxxx from x19 on port rs1
     538  1.9 0x000000fc             s1 <= xxxxxxxx
     539  1.8 0x00000100             s2 <= xxxxxxxx
[        540] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        540] Warning: read undefined value xxxxxxxx from x21 on port rs1
     540  1.8 0x00000104             s3 <= xxxxxxxx
[        541] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        541] Warning: read undefined value xxxxxxxx from x21 on port rs1
     541  1.8 0x00000108             s5 <= xxxxxxxx
[        542] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        542] Warning: read undefined value xxxxxxxx from x21 on port rs1
     542  1.8 0x0000010c             t0 <= 00000000
[        543] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        543] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        544] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        544] Warning: read undefined value xxxxxxxx from x21 on port rs1
     545  1.8 0x00000110             s1 <= xxxxxxxx
     546  1.8 0x00000114             s2 <= xxxxxxxx
[        547] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        547] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     547  1.8 0x00000118             s3 <= xxxxxxxx
[        548] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        548] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     548  1.8 0x0000011c             s5 <= xxxxxxxx
[        549] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        549] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     549  1.8 0x00000120             t0 <= 00000000
[        550] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        550] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        551] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        551] Warning: read undefined value xxxxxxxx from x19 on port rs1
     552  1.8 0x00000124             s1 <= xxxxxxxx
     553  1.8 0x00000128             s2 <= xxxxxxxx
     554  1.8 0x0000012c             s3 <= xxxxxxxx
     555  1.8 0x00000130             t1 <= 00000003
[        557] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        557] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        558] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        558] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        559] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        559] Warning: read undefined value xxxxxxxx from x20 on port rs1
     559  1.8 0x00000134               
[        560] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        560] Warning: read undefined value xxxxxxxx from x21 on port rs1
     560  1.8 0x00000048             fp <= xxxxxxxx
[        561] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        561] Warning: read undefined value xxxxxxxx from x22 on port rs1
     561  1.8 0x0000004c             s1 <= xxxxxxxx
[        562] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        562] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     562  1.8 0x00000050             s2 <= xxxxxxxx
[        563] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        563] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     563  1.8 0x00000054             s3 <= xxxxxxxx
[        564] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        564] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     564  1.8 0x00000058             s4 <= xxxxxxxx
[        565] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        565] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     565  1.8 0x0000005c             s5 <= xxxxxxxx
[        566] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        566] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     566  1.8 0x00000060             fp <= xxxxxxxx
[        567] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        567] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     567  1.8 0x00000064             s2 <= xxxxxxxx
[        568] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        568] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        569] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        569] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        570] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        570] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     570  1.8 0x00000068             s3 <= xxxxxxxx
[        571] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        571] Warning: read undefined value xxxxxxxx from x18 on port rs1
     571  1.8 0x0000006c             s4 <= xxxxxxxx
[        572] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        572] Warning: read undefined value xxxxxxxx from x18 on port rs1
     572  1.8 0x00000070             s5 <= xxxxxxxx
[        573] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        573] Warning: read undefined value xxxxxxxx from x18 on port rs1
     573  1.8 0x00000074             fp <= xxxxxxxx
[        574] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        574] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        575] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        575] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        576] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        576] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        577] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        577] Warning: read undefined value xxxxxxxx from x21 on port rs1
     577  1.8 0x00000078             s2 <= xxxxxxxx
     578  1.8 0x0000007c             s3 <= xxxxxxxx
[        579] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        579] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     579  1.8 0x00000080             s4 <= xxxxxxxx
[        580] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        580] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     580  1.8 0x00000084             s5 <= xxxxxxxx
[        581] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        581] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     581  1.8 0x00000088             fp <= xxxxxxxx
[        582] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        582] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        583] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        583] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        584] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        584] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        585] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        585] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     585  1.8 0x0000008c             s2 <= xxxxxxxx
     586  1.8 0x00000090             s3 <= xxxxxxxx
[        587] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        587] Warning: read undefined value xxxxxxxx from x18 on port rs1
     587  1.8 0x00000094             s4 <= xxxxxxxx
[        588] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        588] Warning: read undefined value xxxxxxxx from x18 on port rs1
     588  1.8 0x00000098             s5 <= xxxxxxxx
[        589] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        589] Warning: read undefined value xxxxxxxx from x18 on port rs1
     589  1.8 0x0000009c             fp <= xxxxxxxx
[        590] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        590] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        591] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        591] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        592] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        592] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        593] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        593] Warning: read undefined value xxxxxxxx from x21 on port rs1
     593  1.8 0x000000a0             s2 <= xxxxxxxx
[        594] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        594] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     594  1.8 0x000000a4             s3 <= xxxxxxxx
[        595] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        595] Warning: read undefined value xxxxxxxx from x18 on port rs1
     595  1.8 0x000000a8             s4 <= xxxxxxxx
[        596] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        596] Warning: read undefined value xxxxxxxx from x18 on port rs1
     596  1.8 0x000000ac             s5 <= xxxxxxxx
[        597] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        597] Warning: read undefined value xxxxxxxx from x18 on port rs1
     597  1.8 0x000000b0             fp <= xxxxxxxx
[        598] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        598] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        599] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        599] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        600] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        600] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        601] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        601] Warning: read undefined value xxxxxxxx from x19 on port rs1
     601  1.8 0x000000b4             fp <= xxxxxxxx
[        602] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        602] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        603] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        603] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        604] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        604] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        605] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        605] Warning: read undefined value xxxxxxxx from x18 on port rs1
     605  1.8 0x000000b8             s3 <= xxxxxxxx
[        606] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        606] Warning: read undefined value xxxxxxxx from x18 on port rs1
     606  1.8 0x000000bc             s6 <= xxxxxxxx
[        607] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        607] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        608] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        608] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        609] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        609] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        610] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        610] Warning: read undefined value xxxxxxxx from x18 on port rs1
     610  1.8 0x000000c0             s6 <= xxxxxxxx
[        611] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        611] Warning: read undefined value xxxxxxxx from x18 on port rs1
     611  1.8 0x000000c4             s3 <= xxxxxxxx
[        612] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        612] Warning: read undefined value xxxxxxxx from x18 on port rs1
     612  1.8 0x000000c8             fp <= xxxxxxxx
[        613] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        613] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        614] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        614] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        615] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        615] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        616] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        616] Warning: read undefined value xxxxxxxx from x20 on port rs1
     616  1.8 0x000000cc             fp <= xxxxxxxx
[        617] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        617] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        618] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        618] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        619] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        619] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        620] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        620] Warning: read undefined value xxxxxxxx from x19 on port rs1
     620  1.8 0x000000d0             fp <= xxxxxxxx
[        621] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        621] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        622] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        622] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        623] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        623] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        624] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        624] Warning: read undefined value xxxxxxxx from x18 on port rs1
     624  1.8 0x000000d4             s3 <= xxxxxxxx
[        625] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        625] Warning: read undefined value xxxxxxxx from x18 on port rs1
     625  1.8 0x000000d8             fp <= xxxxxxxx
[        626] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        626] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        627] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        627] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        628] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        628] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        629] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        629] Warning: read undefined value xxxxxxxx from x20 on port rs1
     629  1.8 0x000000dc             fp <= xxxxxxxx
[        630] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        630] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        631] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        631] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        633] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        633] Warning: read undefined value xxxxxxxx from x20 on port rs1
     633  1.8 0x000000e0             fp <= xxxxxxxx
[        634] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        634] Warning: read undefined value xxxxxxxx from x20 on port rs1
     634  1.8 0x000000e4             s3 <= xxxxxxxx
[        635] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        635] Warning: read undefined value xxxxxxxx from x20 on port rs1
     635  1.8 0x000000e8             s4 <= xxxxxxxx
[        636] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        636] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        637] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        637] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        638] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        638] Warning: read undefined value xxxxxxxx from x20 on port rs1
     639  1.8 0x000000ec             s1 <= xxxxxxxx
[        640] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        640] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     640  1.8 0x000000f0             s2 <= xxxxxxxx
[        641] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        641] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     641  1.8 0x000000f4             s3 <= xxxxxxxx
[        642] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        642] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     642  1.8 0x000000f8             s4 <= xxxxxxxx
[        643] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        643] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        644] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        644] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        645] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        645] Warning: read undefined value xxxxxxxx from x19 on port rs1
     646  1.8 0x000000fc             s1 <= xxxxxxxx
     647  1.8 0x00000100             s2 <= xxxxxxxx
[        648] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        648] Warning: read undefined value xxxxxxxx from x21 on port rs1
     648  1.8 0x00000104             s3 <= xxxxxxxx
[        649] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        649] Warning: read undefined value xxxxxxxx from x21 on port rs1
     649  1.8 0x00000108             s5 <= xxxxxxxx
[        650] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        650] Warning: read undefined value xxxxxxxx from x21 on port rs1
     650  1.8 0x0000010c             t0 <= 00000000
[        651] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        651] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        652] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        652] Warning: read undefined value xxxxxxxx from x21 on port rs1
     653  1.8 0x00000110             s1 <= xxxxxxxx
     654  1.8 0x00000114             s2 <= xxxxxxxx
[        655] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        655] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     655  1.8 0x00000118             s3 <= xxxxxxxx
[        656] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        656] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     656  1.8 0x0000011c             s5 <= xxxxxxxx
[        657] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        657] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     657  1.8 0x00000120             t0 <= 00000000
[        658] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        658] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        659] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        659] Warning: read undefined value xxxxxxxx from x19 on port rs1
     660  1.8 0x00000124             s1 <= xxxxxxxx
     661  1.8 0x00000128             s2 <= xxxxxxxx
     662  1.8 0x0000012c             s3 <= xxxxxxxx
     663  1.8 0x00000130             t1 <= 00000004
[        665] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        665] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        666] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        666] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        667] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        667] Warning: read undefined value xxxxxxxx from x20 on port rs1
     667  1.8 0x00000134               
[        668] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        668] Warning: read undefined value xxxxxxxx from x21 on port rs1
     668  1.8 0x00000048             fp <= xxxxxxxx
[        669] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        669] Warning: read undefined value xxxxxxxx from x22 on port rs1
     669  1.8 0x0000004c             s1 <= xxxxxxxx
[        670] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        670] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     670  1.8 0x00000050             s2 <= xxxxxxxx
[        671] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        671] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     671  1.8 0x00000054             s3 <= xxxxxxxx
[        672] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        672] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     672  1.8 0x00000058             s4 <= xxxxxxxx
[        673] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        673] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     673  1.8 0x0000005c             s5 <= xxxxxxxx
[        674] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        674] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     674  1.8 0x00000060             fp <= xxxxxxxx
[        675] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        675] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     675  1.8 0x00000064             s2 <= xxxxxxxx
[        676] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        676] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        677] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        677] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        678] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        678] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     678  1.8 0x00000068             s3 <= xxxxxxxx
[        679] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        679] Warning: read undefined value xxxxxxxx from x18 on port rs1
     679  1.8 0x0000006c             s4 <= xxxxxxxx
[        680] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        680] Warning: read undefined value xxxxxxxx from x18 on port rs1
     680  1.8 0x00000070             s5 <= xxxxxxxx
[        681] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        681] Warning: read undefined value xxxxxxxx from x18 on port rs1
     681  1.8 0x00000074             fp <= xxxxxxxx
[        682] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        682] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        683] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        683] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        684] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        684] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        685] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        685] Warning: read undefined value xxxxxxxx from x21 on port rs1
     685  1.8 0x00000078             s2 <= xxxxxxxx
     686  1.8 0x0000007c             s3 <= xxxxxxxx
[        687] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        687] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     687  1.8 0x00000080             s4 <= xxxxxxxx
[        688] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        688] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     688  1.8 0x00000084             s5 <= xxxxxxxx
[        689] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        689] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     689  1.8 0x00000088             fp <= xxxxxxxx
[        690] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        690] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        691] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        691] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        692] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        692] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        693] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        693] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     693  1.8 0x0000008c             s2 <= xxxxxxxx
     694  1.8 0x00000090             s3 <= xxxxxxxx
[        695] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        695] Warning: read undefined value xxxxxxxx from x18 on port rs1
     695  1.8 0x00000094             s4 <= xxxxxxxx
[        696] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        696] Warning: read undefined value xxxxxxxx from x18 on port rs1
     696  1.8 0x00000098             s5 <= xxxxxxxx
[        697] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        697] Warning: read undefined value xxxxxxxx from x18 on port rs1
     697  1.8 0x0000009c             fp <= xxxxxxxx
[        698] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        698] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        699] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        699] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        700] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        700] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        701] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        701] Warning: read undefined value xxxxxxxx from x21 on port rs1
     701  1.8 0x000000a0             s2 <= xxxxxxxx
[        702] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        702] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     702  1.8 0x000000a4             s3 <= xxxxxxxx
[        703] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        703] Warning: read undefined value xxxxxxxx from x18 on port rs1
     703  1.8 0x000000a8             s4 <= xxxxxxxx
[        704] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        704] Warning: read undefined value xxxxxxxx from x18 on port rs1
     704  1.8 0x000000ac             s5 <= xxxxxxxx
[        705] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        705] Warning: read undefined value xxxxxxxx from x18 on port rs1
     705  1.8 0x000000b0             fp <= xxxxxxxx
[        706] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        706] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        707] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        707] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        708] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        708] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        709] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        709] Warning: read undefined value xxxxxxxx from x19 on port rs1
     709  1.8 0x000000b4             fp <= xxxxxxxx
[        710] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        710] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        711] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        711] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        712] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        712] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        713] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        713] Warning: read undefined value xxxxxxxx from x18 on port rs1
     713  1.8 0x000000b8             s3 <= xxxxxxxx
[        714] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        714] Warning: read undefined value xxxxxxxx from x18 on port rs1
     714  1.8 0x000000bc             s6 <= xxxxxxxx
[        715] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        715] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        716] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        716] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        717] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        717] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        718] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        718] Warning: read undefined value xxxxxxxx from x18 on port rs1
     718  1.8 0x000000c0             s6 <= xxxxxxxx
[        719] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        719] Warning: read undefined value xxxxxxxx from x18 on port rs1
     719  1.8 0x000000c4             s3 <= xxxxxxxx
[        720] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        720] Warning: read undefined value xxxxxxxx from x18 on port rs1
     720  1.8 0x000000c8             fp <= xxxxxxxx
[        721] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        721] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        722] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        722] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        723] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        723] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        724] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        724] Warning: read undefined value xxxxxxxx from x20 on port rs1
     724  1.8 0x000000cc             fp <= xxxxxxxx
[        725] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        725] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        726] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        726] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        727] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        727] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        728] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        728] Warning: read undefined value xxxxxxxx from x19 on port rs1
     728  1.8 0x000000d0             fp <= xxxxxxxx
[        729] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        729] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        730] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        730] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        731] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        731] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        732] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        732] Warning: read undefined value xxxxxxxx from x18 on port rs1
     732  1.8 0x000000d4             s3 <= xxxxxxxx
[        733] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        733] Warning: read undefined value xxxxxxxx from x18 on port rs1
     733  1.8 0x000000d8             fp <= xxxxxxxx
[        734] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        734] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        735] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        735] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        736] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        736] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        737] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        737] Warning: read undefined value xxxxxxxx from x20 on port rs1
     737  1.8 0x000000dc             fp <= xxxxxxxx
[        738] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        738] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        739] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        739] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        741] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        741] Warning: read undefined value xxxxxxxx from x20 on port rs1
     741  1.8 0x000000e0             fp <= xxxxxxxx
[        742] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        742] Warning: read undefined value xxxxxxxx from x20 on port rs1
     742  1.8 0x000000e4             s3 <= xxxxxxxx
[        743] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        743] Warning: read undefined value xxxxxxxx from x20 on port rs1
     743  1.8 0x000000e8             s4 <= xxxxxxxx
[        744] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        744] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        745] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        745] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        746] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        746] Warning: read undefined value xxxxxxxx from x20 on port rs1
     747  1.8 0x000000ec             s1 <= xxxxxxxx
[        748] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        748] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     748  1.8 0x000000f0             s2 <= xxxxxxxx
[        749] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        749] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     749  1.8 0x000000f4             s3 <= xxxxxxxx
[        750] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        750] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     750  1.8 0x000000f8             s4 <= xxxxxxxx
[        751] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        751] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        752] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        752] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        753] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        753] Warning: read undefined value xxxxxxxx from x19 on port rs1
     754  1.8 0x000000fc             s1 <= xxxxxxxx
     755  1.8 0x00000100             s2 <= xxxxxxxx
[        756] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        756] Warning: read undefined value xxxxxxxx from x21 on port rs1
     756  1.8 0x00000104             s3 <= xxxxxxxx
[        757] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        757] Warning: read undefined value xxxxxxxx from x21 on port rs1
     757  1.8 0x00000108             s5 <= xxxxxxxx
[        758] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        758] Warning: read undefined value xxxxxxxx from x21 on port rs1
     758  1.8 0x0000010c             t0 <= 00000000
[        759] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        759] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        760] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        760] Warning: read undefined value xxxxxxxx from x21 on port rs1
     761  1.8 0x00000110             s1 <= xxxxxxxx
     762  1.8 0x00000114             s2 <= xxxxxxxx
[        763] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        763] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     763  1.8 0x00000118             s3 <= xxxxxxxx
[        764] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        764] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     764  1.8 0x0000011c             s5 <= xxxxxxxx
[        765] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        765] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     765  1.8 0x00000120             t0 <= 00000000
[        766] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        766] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        767] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        767] Warning: read undefined value xxxxxxxx from x19 on port rs1
     768  1.8 0x00000124             s1 <= xxxxxxxx
     769  1.8 0x00000128             s2 <= xxxxxxxx
     770  1.8 0x0000012c             s3 <= xxxxxxxx
     771  1.8 0x00000130             t1 <= 00000005
[        773] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        773] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        774] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        774] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        775] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        775] Warning: read undefined value xxxxxxxx from x20 on port rs1
     775  1.8 0x00000134               
[        776] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        776] Warning: read undefined value xxxxxxxx from x21 on port rs1
     776  1.8 0x00000048             fp <= xxxxxxxx
[        777] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        777] Warning: read undefined value xxxxxxxx from x22 on port rs1
     777  1.8 0x0000004c             s1 <= xxxxxxxx
[        778] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        778] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     778  1.8 0x00000050             s2 <= xxxxxxxx
[        779] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        779] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     779  1.8 0x00000054             s3 <= xxxxxxxx
[        780] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        780] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     780  1.8 0x00000058             s4 <= xxxxxxxx
[        781] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        781] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     781  1.8 0x0000005c             s5 <= xxxxxxxx
[        782] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        782] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     782  1.8 0x00000060             fp <= xxxxxxxx
[        783] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        783] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     783  1.8 0x00000064             s2 <= xxxxxxxx
[        784] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        784] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        785] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        785] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        786] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        786] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     786  1.8 0x00000068             s3 <= xxxxxxxx
[        787] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        787] Warning: read undefined value xxxxxxxx from x18 on port rs1
     787  1.8 0x0000006c             s4 <= xxxxxxxx
[        788] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        788] Warning: read undefined value xxxxxxxx from x18 on port rs1
     788  1.8 0x00000070             s5 <= xxxxxxxx
[        789] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        789] Warning: read undefined value xxxxxxxx from x18 on port rs1
     789  1.8 0x00000074             fp <= xxxxxxxx
[        790] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        790] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        791] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        791] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        792] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        792] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        793] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        793] Warning: read undefined value xxxxxxxx from x21 on port rs1
     793  1.8 0x00000078             s2 <= xxxxxxxx
     794  1.8 0x0000007c             s3 <= xxxxxxxx
[        795] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        795] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     795  1.8 0x00000080             s4 <= xxxxxxxx
[        796] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        796] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     796  1.8 0x00000084             s5 <= xxxxxxxx
[        797] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        797] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     797  1.8 0x00000088             fp <= xxxxxxxx
[        798] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        798] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        799] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        799] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        800] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        800] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        801] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        801] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     801  1.8 0x0000008c             s2 <= xxxxxxxx
     802  1.8 0x00000090             s3 <= xxxxxxxx
[        803] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        803] Warning: read undefined value xxxxxxxx from x18 on port rs1
     803  1.8 0x00000094             s4 <= xxxxxxxx
[        804] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        804] Warning: read undefined value xxxxxxxx from x18 on port rs1
     804  1.8 0x00000098             s5 <= xxxxxxxx
[        805] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        805] Warning: read undefined value xxxxxxxx from x18 on port rs1
     805  1.8 0x0000009c             fp <= xxxxxxxx
[        806] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        806] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        807] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        807] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        808] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        808] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        809] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        809] Warning: read undefined value xxxxxxxx from x21 on port rs1
     809  1.8 0x000000a0             s2 <= xxxxxxxx
[        810] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        810] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     810  1.8 0x000000a4             s3 <= xxxxxxxx
[        811] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        811] Warning: read undefined value xxxxxxxx from x18 on port rs1
     811  1.8 0x000000a8             s4 <= xxxxxxxx
[        812] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        812] Warning: read undefined value xxxxxxxx from x18 on port rs1
     812  1.8 0x000000ac             s5 <= xxxxxxxx
[        813] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        813] Warning: read undefined value xxxxxxxx from x18 on port rs1
     813  1.8 0x000000b0             fp <= xxxxxxxx
[        814] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        814] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        815] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        815] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        816] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        816] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        817] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        817] Warning: read undefined value xxxxxxxx from x19 on port rs1
     817  1.8 0x000000b4             fp <= xxxxxxxx
[        818] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        818] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        819] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        819] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        820] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        820] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        821] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        821] Warning: read undefined value xxxxxxxx from x18 on port rs1
     821  1.8 0x000000b8             s3 <= xxxxxxxx
[        822] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        822] Warning: read undefined value xxxxxxxx from x18 on port rs1
     822  1.8 0x000000bc             s6 <= xxxxxxxx
[        823] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        823] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        824] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        824] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        825] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        825] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        826] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        826] Warning: read undefined value xxxxxxxx from x18 on port rs1
     826  1.8 0x000000c0             s6 <= xxxxxxxx
[        827] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        827] Warning: read undefined value xxxxxxxx from x18 on port rs1
     827  1.8 0x000000c4             s3 <= xxxxxxxx
[        828] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        828] Warning: read undefined value xxxxxxxx from x18 on port rs1
     828  1.8 0x000000c8             fp <= xxxxxxxx
[        829] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        829] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        830] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        830] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        831] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        831] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        832] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        832] Warning: read undefined value xxxxxxxx from x20 on port rs1
     832  1.8 0x000000cc             fp <= xxxxxxxx
[        833] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        833] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        834] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        834] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        835] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        835] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        836] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        836] Warning: read undefined value xxxxxxxx from x19 on port rs1
     836  1.8 0x000000d0             fp <= xxxxxxxx
[        837] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        837] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        838] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        838] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        839] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        839] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        840] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        840] Warning: read undefined value xxxxxxxx from x18 on port rs1
     840  1.8 0x000000d4             s3 <= xxxxxxxx
[        841] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        841] Warning: read undefined value xxxxxxxx from x18 on port rs1
     841  1.8 0x000000d8             fp <= xxxxxxxx
[        842] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        842] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        843] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        843] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        844] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        844] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        845] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        845] Warning: read undefined value xxxxxxxx from x20 on port rs1
     845  1.8 0x000000dc             fp <= xxxxxxxx
[        846] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        846] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        847] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        847] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        849] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        849] Warning: read undefined value xxxxxxxx from x20 on port rs1
     849  1.8 0x000000e0             fp <= xxxxxxxx
[        850] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        850] Warning: read undefined value xxxxxxxx from x20 on port rs1
     850  1.8 0x000000e4             s3 <= xxxxxxxx
[        851] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        851] Warning: read undefined value xxxxxxxx from x20 on port rs1
     851  1.8 0x000000e8             s4 <= xxxxxxxx
[        852] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        852] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        853] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        853] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        854] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        854] Warning: read undefined value xxxxxxxx from x20 on port rs1
     855  1.8 0x000000ec             s1 <= xxxxxxxx
[        856] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        856] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     856  1.8 0x000000f0             s2 <= xxxxxxxx
[        857] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        857] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     857  1.8 0x000000f4             s3 <= xxxxxxxx
[        858] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        858] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     858  1.8 0x000000f8             s4 <= xxxxxxxx
[        859] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        859] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        860] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        860] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        861] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        861] Warning: read undefined value xxxxxxxx from x19 on port rs1
     862  1.8 0x000000fc             s1 <= xxxxxxxx
     863  1.8 0x00000100             s2 <= xxxxxxxx
[        864] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        864] Warning: read undefined value xxxxxxxx from x21 on port rs1
     864  1.8 0x00000104             s3 <= xxxxxxxx
[        865] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        865] Warning: read undefined value xxxxxxxx from x21 on port rs1
     865  1.8 0x00000108             s5 <= xxxxxxxx
[        866] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        866] Warning: read undefined value xxxxxxxx from x21 on port rs1
     866  1.8 0x0000010c             t0 <= 00000000
[        867] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        867] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        868] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        868] Warning: read undefined value xxxxxxxx from x21 on port rs1
     869  1.8 0x00000110             s1 <= xxxxxxxx
     870  1.8 0x00000114             s2 <= xxxxxxxx
[        871] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        871] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     871  1.8 0x00000118             s3 <= xxxxxxxx
[        872] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        872] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     872  1.8 0x0000011c             s5 <= xxxxxxxx
[        873] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        873] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     873  1.8 0x00000120             t0 <= 00000000
[        874] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        874] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        875] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        875] Warning: read undefined value xxxxxxxx from x19 on port rs1
     876  1.8 0x00000124             s1 <= xxxxxxxx
     877  1.8 0x00000128             s2 <= xxxxxxxx
     878  1.8 0x0000012c             s3 <= xxxxxxxx
     879  1.8 0x00000130             t1 <= 00000006
[        881] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        881] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        882] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        882] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        883] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        883] Warning: read undefined value xxxxxxxx from x20 on port rs1
     883  1.8 0x00000134               
[        884] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        884] Warning: read undefined value xxxxxxxx from x21 on port rs1
     884  1.8 0x00000048             fp <= xxxxxxxx
[        885] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        885] Warning: read undefined value xxxxxxxx from x22 on port rs1
     885  1.8 0x0000004c             s1 <= xxxxxxxx
[        886] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        886] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     886  1.8 0x00000050             s2 <= xxxxxxxx
[        887] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        887] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     887  1.8 0x00000054             s3 <= xxxxxxxx
[        888] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        888] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     888  1.8 0x00000058             s4 <= xxxxxxxx
[        889] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        889] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     889  1.8 0x0000005c             s5 <= xxxxxxxx
[        890] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        890] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     890  1.8 0x00000060             fp <= xxxxxxxx
[        891] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        891] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     891  1.8 0x00000064             s2 <= xxxxxxxx
[        892] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        892] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        893] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        893] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        894] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        894] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     894  1.8 0x00000068             s3 <= xxxxxxxx
[        895] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        895] Warning: read undefined value xxxxxxxx from x18 on port rs1
     895  1.8 0x0000006c             s4 <= xxxxxxxx
[        896] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        896] Warning: read undefined value xxxxxxxx from x18 on port rs1
     896  1.8 0x00000070             s5 <= xxxxxxxx
[        897] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        897] Warning: read undefined value xxxxxxxx from x18 on port rs1
     897  1.8 0x00000074             fp <= xxxxxxxx
[        898] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        898] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        899] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        899] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        900] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        900] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        901] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        901] Warning: read undefined value xxxxxxxx from x21 on port rs1
     901  1.8 0x00000078             s2 <= xxxxxxxx
     902  1.8 0x0000007c             s3 <= xxxxxxxx
[        903] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        903] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     903  1.8 0x00000080             s4 <= xxxxxxxx
[        904] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        904] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     904  1.8 0x00000084             s5 <= xxxxxxxx
[        905] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        905] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     905  1.8 0x00000088             fp <= xxxxxxxx
[        906] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        906] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        907] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        907] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        908] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        908] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        909] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        909] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     909  1.8 0x0000008c             s2 <= xxxxxxxx
     910  1.8 0x00000090             s3 <= xxxxxxxx
[        911] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        911] Warning: read undefined value xxxxxxxx from x18 on port rs1
     911  1.8 0x00000094             s4 <= xxxxxxxx
[        912] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        912] Warning: read undefined value xxxxxxxx from x18 on port rs1
     912  1.8 0x00000098             s5 <= xxxxxxxx
[        913] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        913] Warning: read undefined value xxxxxxxx from x18 on port rs1
     913  1.8 0x0000009c             fp <= xxxxxxxx
[        914] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        914] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        915] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        915] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        916] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        916] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        917] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        917] Warning: read undefined value xxxxxxxx from x21 on port rs1
     917  1.8 0x000000a0             s2 <= xxxxxxxx
[        918] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        918] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     918  1.8 0x000000a4             s3 <= xxxxxxxx
[        919] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        919] Warning: read undefined value xxxxxxxx from x18 on port rs1
     919  1.8 0x000000a8             s4 <= xxxxxxxx
[        920] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        920] Warning: read undefined value xxxxxxxx from x18 on port rs1
     920  1.8 0x000000ac             s5 <= xxxxxxxx
[        921] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        921] Warning: read undefined value xxxxxxxx from x18 on port rs1
     921  1.8 0x000000b0             fp <= xxxxxxxx
[        922] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        922] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        923] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        923] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        924] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        924] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        925] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        925] Warning: read undefined value xxxxxxxx from x19 on port rs1
     925  1.8 0x000000b4             fp <= xxxxxxxx
[        926] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        926] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        927] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        927] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        928] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        928] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        929] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        929] Warning: read undefined value xxxxxxxx from x18 on port rs1
     929  1.8 0x000000b8             s3 <= xxxxxxxx
[        930] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        930] Warning: read undefined value xxxxxxxx from x18 on port rs1
     930  1.8 0x000000bc             s6 <= xxxxxxxx
[        931] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        931] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        932] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        932] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        933] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        933] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        934] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        934] Warning: read undefined value xxxxxxxx from x18 on port rs1
     934  1.8 0x000000c0             s6 <= xxxxxxxx
[        935] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        935] Warning: read undefined value xxxxxxxx from x18 on port rs1
     935  1.8 0x000000c4             s3 <= xxxxxxxx
[        936] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        936] Warning: read undefined value xxxxxxxx from x18 on port rs1
     936  1.8 0x000000c8             fp <= xxxxxxxx
[        937] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        937] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        938] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        938] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        939] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        939] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        940] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        940] Warning: read undefined value xxxxxxxx from x20 on port rs1
     940  1.8 0x000000cc             fp <= xxxxxxxx
[        941] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        941] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        942] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        942] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        943] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        943] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        944] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        944] Warning: read undefined value xxxxxxxx from x19 on port rs1
     944  1.8 0x000000d0             fp <= xxxxxxxx
[        945] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        945] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        946] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        946] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        947] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        947] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        948] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        948] Warning: read undefined value xxxxxxxx from x18 on port rs1
     948  1.8 0x000000d4             s3 <= xxxxxxxx
[        949] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        949] Warning: read undefined value xxxxxxxx from x18 on port rs1
     949  1.8 0x000000d8             fp <= xxxxxxxx
[        950] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        950] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        951] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        951] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        952] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        952] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        953] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        953] Warning: read undefined value xxxxxxxx from x20 on port rs1
     953  1.8 0x000000dc             fp <= xxxxxxxx
[        954] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        954] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        955] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        955] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        957] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        957] Warning: read undefined value xxxxxxxx from x20 on port rs1
     957  1.8 0x000000e0             fp <= xxxxxxxx
[        958] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        958] Warning: read undefined value xxxxxxxx from x20 on port rs1
     958  1.8 0x000000e4             s3 <= xxxxxxxx
[        959] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        959] Warning: read undefined value xxxxxxxx from x20 on port rs1
     959  1.8 0x000000e8             s4 <= xxxxxxxx
[        960] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        960] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        961] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        961] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        962] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        962] Warning: read undefined value xxxxxxxx from x20 on port rs1
     963  1.8 0x000000ec             s1 <= xxxxxxxx
[        964] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        964] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     964  1.8 0x000000f0             s2 <= xxxxxxxx
[        965] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        965] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     965  1.8 0x000000f4             s3 <= xxxxxxxx
[        966] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        966] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     966  1.8 0x000000f8             s4 <= xxxxxxxx
[        967] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        967] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        968] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        968] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        969] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        969] Warning: read undefined value xxxxxxxx from x19 on port rs1
     970  1.8 0x000000fc             s1 <= xxxxxxxx
     971  1.8 0x00000100             s2 <= xxxxxxxx
[        972] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        972] Warning: read undefined value xxxxxxxx from x21 on port rs1
     972  1.8 0x00000104             s3 <= xxxxxxxx
[        973] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        973] Warning: read undefined value xxxxxxxx from x21 on port rs1
     973  1.8 0x00000108             s5 <= xxxxxxxx
[        974] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        974] Warning: read undefined value xxxxxxxx from x21 on port rs1
     974  1.8 0x0000010c             t0 <= 00000000
[        975] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        975] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        976] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        976] Warning: read undefined value xxxxxxxx from x21 on port rs1
     977  1.8 0x00000110             s1 <= xxxxxxxx
     978  1.8 0x00000114             s2 <= xxxxxxxx
[        979] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        979] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     979  1.8 0x00000118             s3 <= xxxxxxxx
[        980] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        980] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     980  1.8 0x0000011c             s5 <= xxxxxxxx
[        981] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        981] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     981  1.8 0x00000120             t0 <= 00000000
[        982] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        982] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        983] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        983] Warning: read undefined value xxxxxxxx from x19 on port rs1
     984  1.8 0x00000124             s1 <= xxxxxxxx
     985  1.8 0x00000128             s2 <= xxxxxxxx
     986  1.8 0x0000012c             s3 <= xxxxxxxx
     987  1.8 0x00000130             t1 <= 00000007
[        989] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        989] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        990] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        990] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        991] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        991] Warning: read undefined value xxxxxxxx from x20 on port rs1
     991  1.8 0x00000134               
[        992] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        992] Warning: read undefined value xxxxxxxx from x21 on port rs1
     992  1.8 0x00000048             fp <= xxxxxxxx
[        993] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        993] Warning: read undefined value xxxxxxxx from x22 on port rs1
     993  1.8 0x0000004c             s1 <= xxxxxxxx
[        994] Warning: read undefined value xxxxxxxx from x22 on port rs1
[        994] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     994  1.8 0x00000050             s2 <= xxxxxxxx
[        995] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        995] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     995  1.8 0x00000054             s3 <= xxxxxxxx
[        996] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        996] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     996  1.8 0x00000058             s4 <= xxxxxxxx
[        997] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        997] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     997  1.8 0x0000005c             s5 <= xxxxxxxx
[        998] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        998] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     998  1.8 0x00000060             fp <= xxxxxxxx
[        999] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        999] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     999  1.8 0x00000064             s2 <= xxxxxxxx
[       1000] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1000] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1001] Warning: read undefined value xxxxxxxx from x21 on port rs1
[       1001] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1002] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1002] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1002  1.8 0x00000068             s3 <= xxxxxxxx
[       1003] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1003] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1003  1.8 0x0000006c             s4 <= xxxxxxxx
[       1004] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1004] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1004  1.8 0x00000070             s5 <= xxxxxxxx
[       1005] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1005] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1005  1.8 0x00000074             fp <= xxxxxxxx
[       1006] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1006] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1007] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1007] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1008] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1008] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1009] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1009] Warning: read undefined value xxxxxxxx from x21 on port rs1
    1009  1.8 0x00000078             s2 <= xxxxxxxx
    1010  1.8 0x0000007c             s3 <= xxxxxxxx
[       1011] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1011] Warning: read undefined value xxxxxxxx from x 8 on port rs1
    1011  1.8 0x00000080             s4 <= xxxxxxxx
[       1012] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1012] Warning: read undefined value xxxxxxxx from x 8 on port rs1
    1012  1.8 0x00000084             s5 <= xxxxxxxx
[       1013] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1013] Warning: read undefined value xxxxxxxx from x 8 on port rs1
    1013  1.8 0x00000088             fp <= xxxxxxxx
[       1014] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1014] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1015] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1015] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1016] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1016] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1017] Warning: read undefined value xxxxxxxx from x21 on port rs1
[       1017] Warning: read undefined value xxxxxxxx from x 8 on port rs1
    1017  1.8 0x0000008c             s2 <= xxxxxxxx
    1018  1.8 0x00000090             s3 <= xxxxxxxx
[       1019] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1019] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1019  1.8 0x00000094             s4 <= xxxxxxxx
[       1020] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1020] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1020  1.8 0x00000098             s5 <= xxxxxxxx
[       1021] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1021] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1021  1.8 0x0000009c             fp <= xxxxxxxx
[       1022] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1022] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1023] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1023] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1024] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1024] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1025] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1025] Warning: read undefined value xxxxxxxx from x21 on port rs1
    1025  1.8 0x000000a0             s2 <= xxxxxxxx
[       1026] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1026] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1026  1.8 0x000000a4             s3 <= xxxxxxxx
[       1027] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1027] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1027  1.8 0x000000a8             s4 <= xxxxxxxx
[       1028] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1028] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1028  1.8 0x000000ac             s5 <= xxxxxxxx
[       1029] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1029] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1029  1.8 0x000000b0             fp <= xxxxxxxx
[       1030] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1030] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1031] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1031] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1032] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1032] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1033] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1033] Warning: read undefined value xxxxxxxx from x19 on port rs1
    1033  1.8 0x000000b4             fp <= xxxxxxxx
[       1034] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1034] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1035] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1035] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1036] Warning: read undefined value xxxxxxxx from x22 on port rs1
[       1036] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1037] Warning: read undefined value xxxxxxxx from x22 on port rs1
[       1037] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1037  1.8 0x000000b8             s3 <= xxxxxxxx
[       1038] Warning: read undefined value xxxxxxxx from x22 on port rs1
[       1038] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1038  1.8 0x000000bc             s6 <= xxxxxxxx
[       1039] Warning: read undefined value xxxxxxxx from x22 on port rs1
[       1039] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1040] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1040] Warning: read undefined value xxxxxxxx from x22 on port rs1
[       1041] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1041] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1042] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1042] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1042  1.8 0x000000c0             s6 <= xxxxxxxx
[       1043] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1043] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1043  1.8 0x000000c4             s3 <= xxxxxxxx
[       1044] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1044] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1044  1.8 0x000000c8             fp <= xxxxxxxx
[       1045] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1045] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1046] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1046] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1047] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1047] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1048] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1048] Warning: read undefined value xxxxxxxx from x20 on port rs1
    1048  1.8 0x000000cc             fp <= xxxxxxxx
[       1049] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1049] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1050] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1050] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1051] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1051] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1052] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1052] Warning: read undefined value xxxxxxxx from x19 on port rs1
    1052  1.8 0x000000d0             fp <= xxxxxxxx
[       1053] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1053] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1054] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1054] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1055] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1055] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1056] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1056] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1056  1.8 0x000000d4             s3 <= xxxxxxxx
[       1057] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1057] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1057  1.8 0x000000d8             fp <= xxxxxxxx
[       1058] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1058] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1059] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1059] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1060] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1060] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1061] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1061] Warning: read undefined value xxxxxxxx from x20 on port rs1
    1061  1.8 0x000000dc             fp <= xxxxxxxx
[       1062] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1062] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1063] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1063] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1065] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1065] Warning: read undefined value xxxxxxxx from x20 on port rs1
    1065  1.8 0x000000e0             fp <= xxxxxxxx
[       1066] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1066] Warning: read undefined value xxxxxxxx from x20 on port rs1
    1066  1.8 0x000000e4             s3 <= xxxxxxxx
[       1067] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1067] Warning: read undefined value xxxxxxxx from x20 on port rs1
    1067  1.8 0x000000e8             s4 <= xxxxxxxx
[       1068] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1068] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1069] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1069] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1070] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1070] Warning: read undefined value xxxxxxxx from x20 on port rs1
    1071  1.8 0x000000ec             s1 <= xxxxxxxx
[       1072] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1072] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1072  1.8 0x000000f0             s2 <= xxxxxxxx
[       1073] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1073] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1073  1.8 0x000000f4             s3 <= xxxxxxxx
[       1074] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1074] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1074  1.8 0x000000f8             s4 <= xxxxxxxx
[       1075] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1075] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1076] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1076] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1077] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1077] Warning: read undefined value xxxxxxxx from x19 on port rs1
    1078  1.8 0x000000fc             s1 <= xxxxxxxx
    1079  1.8 0x00000100             s2 <= xxxxxxxx
[       1080] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1080] Warning: read undefined value xxxxxxxx from x21 on port rs1
    1080  1.8 0x00000104             s3 <= xxxxxxxx
[       1081] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1081] Warning: read undefined value xxxxxxxx from x21 on port rs1
    1081  1.8 0x00000108             s5 <= xxxxxxxx
[       1082] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1082] Warning: read undefined value xxxxxxxx from x21 on port rs1
    1082  1.8 0x0000010c             t0 <= 00000000
[       1083] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1083] Warning: read undefined value xxxxxxxx from x21 on port rs1
[       1084] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1084] Warning: read undefined value xxxxxxxx from x21 on port rs1
    1085  1.8 0x00000110             s1 <= xxxxxxxx
    1086  1.8 0x00000114             s2 <= xxxxxxxx
[       1087] Warning: read undefined value xxxxxxxx from x21 on port rs1
[       1087] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1087  1.8 0x00000118             s3 <= xxxxxxxx
[       1088] Warning: read undefined value xxxxxxxx from x21 on port rs1
[       1088] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1088  1.8 0x0000011c             s5 <= xxxxxxxx
[       1089] Warning: read undefined value xxxxxxxx from x21 on port rs1
[       1089] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1089  1.8 0x00000120             t0 <= 00000000
[       1090] Warning: read undefined value xxxxxxxx from x21 on port rs1
[       1090] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1091] Warning: read undefined value xxxxxxxx from x21 on port rs1
[       1091] Warning: read undefined value xxxxxxxx from x19 on port rs1
    1092  1.8 0x00000124             s1 <= xxxxxxxx
    1093  1.8 0x00000128             s2 <= xxxxxxxx
    1094  1.8 0x0000012c             s3 <= xxxxxxxx
    1095  1.8 0x00000130             t1 <= 00000008
[       1097] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1097] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1098] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1098] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1099] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1099] Warning: read undefined value xxxxxxxx from x20 on port rs1
    1099  1.8 0x00000134               
[       1100] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1100] Warning: read undefined value xxxxxxxx from x21 on port rs1
    1100  1.8 0x00000048             fp <= xxxxxxxx
[       1101] Warning: read undefined value xxxxxxxx from x21 on port rs1
[       1101] Warning: read undefined value xxxxxxxx from x22 on port rs1
    1101  1.8 0x0000004c             s1 <= xxxxxxxx
[       1102] Warning: read undefined value xxxxxxxx from x22 on port rs1
[       1102] Warning: read undefined value xxxxxxxx from x 8 on port rs1
    1102  1.8 0x00000050             s2 <= xxxxxxxx
[       1103] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1103] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1103  1.8 0x00000054             s3 <= xxxxxxxx
[       1104] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1104] Warning: read undefined value xxxxxxxx from x 8 on port rs1
    1104  1.8 0x00000058             s4 <= xxxxxxxx
[       1105] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1105] Warning: read undefined value xxxxxxxx from x 8 on port rs1
    1105  1.8 0x0000005c             s5 <= xxxxxxxx
[       1106] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1106] Warning: read undefined value xxxxxxxx from x 8 on port rs1
    1106  1.8 0x00000060             fp <= xxxxxxxx
[       1107] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1107] Warning: read undefined value xxxxxxxx from x 8 on port rs1
    1107  1.8 0x00000064             s2 <= xxxxxxxx
[       1108] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1108] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1109] Warning: read undefined value xxxxxxxx from x21 on port rs1
[       1109] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1110] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1110] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1110  1.8 0x00000068             s3 <= xxxxxxxx
[       1111] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1111] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1111  1.8 0x0000006c             s4 <= xxxxxxxx
[       1112] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1112] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1112  1.8 0x00000070             s5 <= xxxxxxxx
[       1113] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1113] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1113  1.8 0x00000074             fp <= xxxxxxxx
[       1114] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1114] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1115] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1115] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1116] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1116] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1117] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1117] Warning: read undefined value xxxxxxxx from x21 on port rs1
    1117  1.8 0x00000078             s2 <= xxxxxxxx
    1118  1.8 0x0000007c             s3 <= xxxxxxxx
[       1119] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1119] Warning: read undefined value xxxxxxxx from x 8 on port rs1
    1119  1.8 0x00000080             s4 <= xxxxxxxx
[       1120] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1120] Warning: read undefined value xxxxxxxx from x 8 on port rs1
    1120  1.8 0x00000084             s5 <= xxxxxxxx
[       1121] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1121] Warning: read undefined value xxxxxxxx from x 8 on port rs1
    1121  1.8 0x00000088             fp <= xxxxxxxx
[       1122] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1122] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1123] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1123] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1124] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1124] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1125] Warning: read undefined value xxxxxxxx from x21 on port rs1
[       1125] Warning: read undefined value xxxxxxxx from x 8 on port rs1
    1125  1.8 0x0000008c             s2 <= xxxxxxxx
    1126  1.8 0x00000090             s3 <= xxxxxxxx
[       1127] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1127] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1127  1.8 0x00000094             s4 <= xxxxxxxx
[       1128] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1128] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1128  1.8 0x00000098             s5 <= xxxxxxxx
[       1129] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1129] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1129  1.8 0x0000009c             fp <= xxxxxxxx
[       1130] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1130] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1131] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1131] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1132] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1132] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1133] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1133] Warning: read undefined value xxxxxxxx from x21 on port rs1
    1133  1.8 0x000000a0             s2 <= xxxxxxxx
[       1134] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1134] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1134  1.8 0x000000a4             s3 <= xxxxxxxx
[       1135] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1135] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1135  1.8 0x000000a8             s4 <= xxxxxxxx
[       1136] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1136] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1136  1.8 0x000000ac             s5 <= xxxxxxxx
[       1137] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1137] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1137  1.8 0x000000b0             fp <= xxxxxxxx
[       1138] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1138] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1139] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1139] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1140] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1140] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1141] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1141] Warning: read undefined value xxxxxxxx from x19 on port rs1
    1141  1.8 0x000000b4             fp <= xxxxxxxx
[       1142] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1142] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1143] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1143] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1144] Warning: read undefined value xxxxxxxx from x22 on port rs1
[       1144] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1145] Warning: read undefined value xxxxxxxx from x22 on port rs1
[       1145] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1145  1.8 0x000000b8             s3 <= xxxxxxxx
[       1146] Warning: read undefined value xxxxxxxx from x22 on port rs1
[       1146] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1146  1.8 0x000000bc             s6 <= xxxxxxxx
[       1147] Warning: read undefined value xxxxxxxx from x22 on port rs1
[       1147] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1148] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1148] Warning: read undefined value xxxxxxxx from x22 on port rs1
[       1149] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1149] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1150] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1150] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1150  1.8 0x000000c0             s6 <= xxxxxxxx
[       1151] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1151] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1151  1.8 0x000000c4             s3 <= xxxxxxxx
[       1152] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1152] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1152  1.8 0x000000c8             fp <= xxxxxxxx
[       1153] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1153] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1154] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1154] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1155] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1155] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1156] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1156] Warning: read undefined value xxxxxxxx from x20 on port rs1
    1156  1.8 0x000000cc             fp <= xxxxxxxx
[       1157] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1157] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1158] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1158] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1159] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1159] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1160] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1160] Warning: read undefined value xxxxxxxx from x19 on port rs1
    1160  1.8 0x000000d0             fp <= xxxxxxxx
[       1161] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1161] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1162] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1162] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1163] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1163] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1164] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1164] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1164  1.8 0x000000d4             s3 <= xxxxxxxx
[       1165] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1165] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1165  1.8 0x000000d8             fp <= xxxxxxxx
[       1166] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1166] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1167] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1167] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1168] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1168] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1169] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1169] Warning: read undefined value xxxxxxxx from x20 on port rs1
    1169  1.8 0x000000dc             fp <= xxxxxxxx
[       1170] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1170] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1171] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1171] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1173] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1173] Warning: read undefined value xxxxxxxx from x20 on port rs1
    1173  1.8 0x000000e0             fp <= xxxxxxxx
[       1174] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1174] Warning: read undefined value xxxxxxxx from x20 on port rs1
    1174  1.8 0x000000e4             s3 <= xxxxxxxx
[       1175] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1175] Warning: read undefined value xxxxxxxx from x20 on port rs1
    1175  1.8 0x000000e8             s4 <= xxxxxxxx
[       1176] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1176] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1177] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1177] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1178] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1178] Warning: read undefined value xxxxxxxx from x20 on port rs1
    1179  1.8 0x000000ec             s1 <= xxxxxxxx
[       1180] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1180] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1180  1.8 0x000000f0             s2 <= xxxxxxxx
[       1181] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1181] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1181  1.8 0x000000f4             s3 <= xxxxxxxx
[       1182] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1182] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1182  1.8 0x000000f8             s4 <= xxxxxxxx
[       1183] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1183] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1184] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1184] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1185] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1185] Warning: read undefined value xxxxxxxx from x19 on port rs1
    1186  1.8 0x000000fc             s1 <= xxxxxxxx
    1187  1.8 0x00000100             s2 <= xxxxxxxx
[       1188] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1188] Warning: read undefined value xxxxxxxx from x21 on port rs1
    1188  1.8 0x00000104             s3 <= xxxxxxxx
[       1189] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1189] Warning: read undefined value xxxxxxxx from x21 on port rs1
    1189  1.8 0x00000108             s5 <= xxxxxxxx
[       1190] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1190] Warning: read undefined value xxxxxxxx from x21 on port rs1
    1190  1.8 0x0000010c             t0 <= 00000000
[       1191] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1191] Warning: read undefined value xxxxxxxx from x21 on port rs1
[       1192] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1192] Warning: read undefined value xxxxxxxx from x21 on port rs1
    1193  1.8 0x00000110             s1 <= xxxxxxxx
    1194  1.8 0x00000114             s2 <= xxxxxxxx
[       1195] Warning: read undefined value xxxxxxxx from x21 on port rs1
[       1195] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1195  1.8 0x00000118             s3 <= xxxxxxxx
[       1196] Warning: read undefined value xxxxxxxx from x21 on port rs1
[       1196] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1196  1.8 0x0000011c             s5 <= xxxxxxxx
[       1197] Warning: read undefined value xxxxxxxx from x21 on port rs1
[       1197] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1197  1.8 0x00000120             t0 <= 00000000
[       1198] Warning: read undefined value xxxxxxxx from x21 on port rs1
[       1198] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1199] Warning: read undefined value xxxxxxxx from x21 on port rs1
[       1199] Warning: read undefined value xxxxxxxx from x19 on port rs1
    1200  1.8 0x00000124             s1 <= xxxxxxxx
    1201  1.8 0x00000128             s2 <= xxxxxxxx
    1202  1.8 0x0000012c             s3 <= xxxxxxxx
    1203  1.8 0x00000130             t1 <= 00000009
[       1205] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1205] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1206] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1206] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1207] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1207] Warning: read undefined value xxxxxxxx from x20 on port rs1
    1207  1.8 0x00000134               
[       1208] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1208] Warning: read undefined value xxxxxxxx from x21 on port rs1
    1208  1.8 0x00000048             fp <= xxxxxxxx
[       1209] Warning: read undefined value xxxxxxxx from x21 on port rs1
[       1209] Warning: read undefined value xxxxxxxx from x22 on port rs1
    1209  1.8 0x0000004c             s1 <= xxxxxxxx
[       1210] Warning: read undefined value xxxxxxxx from x22 on port rs1
[       1210] Warning: read undefined value xxxxxxxx from x 8 on port rs1
    1210  1.8 0x00000050             s2 <= xxxxxxxx
[       1211] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1211] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1211  1.8 0x00000054             s3 <= xxxxxxxx
[       1212] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1212] Warning: read undefined value xxxxxxxx from x 8 on port rs1
    1212  1.8 0x00000058             s4 <= xxxxxxxx
[       1213] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1213] Warning: read undefined value xxxxxxxx from x 8 on port rs1
    1213  1.8 0x0000005c             s5 <= xxxxxxxx
[       1214] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1214] Warning: read undefined value xxxxxxxx from x 8 on port rs1
    1214  1.8 0x00000060             fp <= xxxxxxxx
[       1215] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1215] Warning: read undefined value xxxxxxxx from x 8 on port rs1
    1215  1.8 0x00000064             s2 <= xxxxxxxx
[       1216] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1216] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1217] Warning: read undefined value xxxxxxxx from x21 on port rs1
[       1217] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1218] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1218] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1218  1.8 0x00000068             s3 <= xxxxxxxx
[       1219] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1219] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1219  1.8 0x0000006c             s4 <= xxxxxxxx
[       1220] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1220] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1220  1.8 0x00000070             s5 <= xxxxxxxx
[       1221] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1221] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1221  1.8 0x00000074             fp <= xxxxxxxx
[       1222] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1222] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1223] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1223] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1224] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1224] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1225] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1225] Warning: read undefined value xxxxxxxx from x21 on port rs1
    1225  1.8 0x00000078             s2 <= xxxxxxxx
    1226  1.8 0x0000007c             s3 <= xxxxxxxx
[       1227] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1227] Warning: read undefined value xxxxxxxx from x 8 on port rs1
    1227  1.8 0x00000080             s4 <= xxxxxxxx
[       1228] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1228] Warning: read undefined value xxxxxxxx from x 8 on port rs1
    1228  1.8 0x00000084             s5 <= xxxxxxxx
[       1229] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1229] Warning: read undefined value xxxxxxxx from x 8 on port rs1
    1229  1.8 0x00000088             fp <= xxxxxxxx
[       1230] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1230] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1231] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1231] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1232] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1232] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1233] Warning: read undefined value xxxxxxxx from x21 on port rs1
[       1233] Warning: read undefined value xxxxxxxx from x 8 on port rs1
    1233  1.8 0x0000008c             s2 <= xxxxxxxx
    1234  1.8 0x00000090             s3 <= xxxxxxxx
[       1235] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1235] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1235  1.8 0x00000094             s4 <= xxxxxxxx
[       1236] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1236] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1236  1.8 0x00000098             s5 <= xxxxxxxx
[       1237] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1237] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1237  1.8 0x0000009c             fp <= xxxxxxxx
[       1238] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1238] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1239] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1239] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1240] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1240] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1241] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1241] Warning: read undefined value xxxxxxxx from x21 on port rs1
    1241  1.8 0x000000a0             s2 <= xxxxxxxx
[       1242] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1242] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1242  1.8 0x000000a4             s3 <= xxxxxxxx
[       1243] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1243] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1243  1.8 0x000000a8             s4 <= xxxxxxxx
[       1244] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1244] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1244  1.8 0x000000ac             s5 <= xxxxxxxx
[       1245] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1245] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1245  1.8 0x000000b0             fp <= xxxxxxxx
[       1246] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1246] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1247] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1247] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1248] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1248] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1249] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1249] Warning: read undefined value xxxxxxxx from x19 on port rs1
    1249  1.8 0x000000b4             fp <= xxxxxxxx
[       1250] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1250] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1251] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1251] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1252] Warning: read undefined value xxxxxxxx from x22 on port rs1
[       1252] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1253] Warning: read undefined value xxxxxxxx from x22 on port rs1
[       1253] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1253  1.8 0x000000b8             s3 <= xxxxxxxx
[       1254] Warning: read undefined value xxxxxxxx from x22 on port rs1
[       1254] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1254  1.8 0x000000bc             s6 <= xxxxxxxx
[       1255] Warning: read undefined value xxxxxxxx from x22 on port rs1
[       1255] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1256] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1256] Warning: read undefined value xxxxxxxx from x22 on port rs1
[       1257] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1257] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1258] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1258] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1258  1.8 0x000000c0             s6 <= xxxxxxxx
[       1259] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1259] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1259  1.8 0x000000c4             s3 <= xxxxxxxx
[       1260] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1260] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1260  1.8 0x000000c8             fp <= xxxxxxxx
[       1261] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1261] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1262] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1262] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1263] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1263] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1264] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1264] Warning: read undefined value xxxxxxxx from x20 on port rs1
    1264  1.8 0x000000cc             fp <= xxxxxxxx
[       1265] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1265] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1266] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1266] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1267] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1267] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1268] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1268] Warning: read undefined value xxxxxxxx from x19 on port rs1
    1268  1.8 0x000000d0             fp <= xxxxxxxx
[       1269] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1269] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1270] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1270] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1271] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1271] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1272] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1272] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1272  1.8 0x000000d4             s3 <= xxxxxxxx
[       1273] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1273] Warning: read undefined value xxxxxxxx from x18 on port rs1
    1273  1.8 0x000000d8             fp <= xxxxxxxx
[       1274] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1274] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1275] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1275] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1276] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1276] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1277] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1277] Warning: read undefined value xxxxxxxx from x20 on port rs1
    1277  1.8 0x000000dc             fp <= xxxxxxxx
[       1278] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1278] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1279] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1279] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[       1281] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1281] Warning: read undefined value xxxxxxxx from x20 on port rs1
    1281  1.8 0x000000e0             fp <= xxxxxxxx
[       1282] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1282] Warning: read undefined value xxxxxxxx from x20 on port rs1
    1282  1.8 0x000000e4             s3 <= xxxxxxxx
[       1283] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1283] Warning: read undefined value xxxxxxxx from x20 on port rs1
    1283  1.8 0x000000e8             s4 <= xxxxxxxx
[       1284] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1284] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1285] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1285] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1286] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1286] Warning: read undefined value xxxxxxxx from x20 on port rs1
    1287  1.8 0x000000ec             s1 <= xxxxxxxx
[       1288] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1288] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1288  1.8 0x000000f0             s2 <= xxxxxxxx
[       1289] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1289] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1289  1.8 0x000000f4             s3 <= xxxxxxxx
[       1290] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1290] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1290  1.8 0x000000f8             s4 <= xxxxxxxx
[       1291] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1291] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1292] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1292] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1293] Warning: read undefined value xxxxxxxx from x20 on port rs1
[       1293] Warning: read undefined value xxxxxxxx from x19 on port rs1
    1294  1.8 0x000000fc             s1 <= xxxxxxxx
    1295  1.8 0x00000100             s2 <= xxxxxxxx
[       1296] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1296] Warning: read undefined value xxxxxxxx from x21 on port rs1
    1296  1.8 0x00000104             s3 <= xxxxxxxx
[       1297] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1297] Warning: read undefined value xxxxxxxx from x21 on port rs1
    1297  1.8 0x00000108             s5 <= xxxxxxxx
[       1298] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1298] Warning: read undefined value xxxxxxxx from x21 on port rs1
    1298  1.8 0x0000010c             t0 <= 00000000
[       1299] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1299] Warning: read undefined value xxxxxxxx from x21 on port rs1
[       1300] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1300] Warning: read undefined value xxxxxxxx from x21 on port rs1
    1301  1.8 0x00000110             s1 <= xxxxxxxx
    1302  1.8 0x00000114             s2 <= xxxxxxxx
[       1303] Warning: read undefined value xxxxxxxx from x21 on port rs1
[       1303] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1303  1.8 0x00000118             s3 <= xxxxxxxx
[       1304] Warning: read undefined value xxxxxxxx from x21 on port rs1
[       1304] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1304  1.8 0x0000011c             s5 <= xxxxxxxx
[       1305] Warning: read undefined value xxxxxxxx from x21 on port rs1
[       1305] Warning: read undefined value xxxxxxxx from x 9 on port rs1
    1305  1.8 0x00000120             t0 <= 00000000
[       1306] Warning: read undefined value xxxxxxxx from x21 on port rs1
[       1306] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1307] Warning: read undefined value xxxxxxxx from x21 on port rs1
[       1307] Warning: read undefined value xxxxxxxx from x19 on port rs1
    1308  1.8 0x00000124             s1 <= xxxxxxxx
    1309  1.8 0x00000128             s2 <= xxxxxxxx
    1310  1.8 0x0000012c             s3 <= xxxxxxxx
    1311  1.8 0x00000130             t1 <= 0000000a
[       1313] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[       1313] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1314] Warning: read undefined value xxxxxxxx from x18 on port rs1
[       1314] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1315] Warning: read undefined value xxxxxxxx from x19 on port rs1
[       1315] Warning: read undefined value xxxxxxxx from x20 on port rs1
    1315  1.8 0x00000134               
    1320  1.8 0x00000138             sp <= 00002ffc
    1321  1.8 0x0000013c               
    1326  1.8 0x00000010               
$finish called at time : 25608666 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 10805.195 ; gain = 0.000 ; free physical = 3164 ; free virtual = 18828
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 10805.195 ; gain = 0.000 ; free physical = 3164 ; free virtual = 18828
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 10805.195 ; gain = 0.000 ; free physical = 3164 ; free virtual = 18828
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 10830.203 ; gain = 0.000 ; free physical = 3232 ; free virtual = 18883
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     201 10.0 0x00000004             sp <= 00003000
     202  5.5 0x00000008             sp <= 00002ffc
     203  4.0 0x0000000c             ra <= 00000010
     208  4.5 0x00000014             sp <= 00002fd4
     210  4.0 0x00000018             a5 <= 00002fd4
     211  3.5 0x0000001c             a4 <= 0000038f
     212  3.1 0x00000020               mem[00000fd4] <= 00000000
     213  2.8 0x00000024             a1 <= 0000000a
     214  2.6 0x00000028             t1 <= 00000000
     215  2.5 0x0000002c             fp <= 000004d2
     216  2.3 0x00000030             s1 <= 00000224
     217  2.2 0x00000034             s2 <= 00001000
     219  2.2 0x00000038             s2 <= 00000911
     220  2.1 0x0000003c             s3 <= 000003b4
     221  2.0 0x00000040             s4 <= 00000306
     222  2.0 0x00000044             s5 <= 000001b0
     223  1.8 0x00000048             fp <= 00136864
     224  1.8 0x0000004c             s1 <= 002192f4
     225  1.8 0x00000050             s2 <= 000b3238
     226  1.7 0x00000054             s3 <= 00051a20
     227  1.7 0x00000058             s4 <= 00000000
     228  1.6 0x0000005c             s5 <= 00000000
     229  1.6 0x00000060             fp <= 0034fb58
     233  1.7 0x00000064             s2 <= ffd636e0
     234  1.7 0x00000068             s3 <= 0031e178
     235  1.7 0x0000006c             s4 <= 0034fb58
     236  1.6 0x00000070             s5 <= ffcb04a8
     237  1.6 0x00000074             fp <= 00568e4c
     239  1.6 0x00000078             s2 <= 0080576c
     240  1.6 0x0000007c             s3 <= 00676f34
     241  1.6 0x00000080             s4 <= 008b89a4
     242  1.6 0x00000084             s5 <= 008b89a4
     243  1.5 0x00000088             fp <= 00000000
     247  1.6 0x0000008c             s2 <= 0080576c
     248  1.6 0x00000090             s3 <= 00676f34
     249  1.6 0x00000094             s4 <= 008b89a4
     250  1.6 0x00000098             s5 <= 008b89a4
     251  1.5 0x0000009c             fp <= 00000000
     253  1.6 0x000000a0             s2 <= ff7fa894
     254  1.5 0x000000a4             s3 <= 00676f34
     255  1.5 0x000000a8             s4 <= 008b89a4
     256  1.5 0x000000ac             s5 <= ff74765c
     257  1.5 0x000000b0             fp <= 002192f4
     259  1.5 0x000000b4             fp <= 00a1ea60
     260  1.5 0x000000b8             s3 <= 0046fdc0
[        260] Error: wrong result written. Expected to write 0x00c68554, but wrote 0x0046fdc0
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 6200332 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 10830.203 ; gain = 0.000 ; free physical = 3159 ; free virtual = 18817
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
ERROR: [VRFC 10-1412] syntax error near && [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v:91]
ERROR: [VRFC 10-2865] module 'bypass_or_stall' ignored due to previous errors [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v:19]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 10883.230 ; gain = 0.000 ; free physical = 3229 ; free virtual = 18885
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     201 10.0 0x00000004             sp <= 00003000
     203  6.0 0x00000008             sp <= 00002ffc
     204  4.3 0x0000000c             ra <= 00000010
     209  4.7 0x00000014             sp <= 00002fd4
     211  4.2 0x00000018             a5 <= 00002fd4
     212  3.6 0x0000001c             a4 <= 0000038f
     213  3.2 0x00000020               mem[00000fd4] <= 00000000
     214  3.0 0x00000024             a1 <= 0000000a
     215  2.7 0x00000028             t1 <= 00000000
     216  2.6 0x0000002c             fp <= 000004d2
     217  2.4 0x00000030             s1 <= 00000224
     218  2.3 0x00000034             s2 <= 00001000
     220  2.3 0x00000038             s2 <= 00000911
     221  2.2 0x0000003c             s3 <= 000003b4
     222  2.1 0x00000040             s4 <= 00000306
     223  2.0 0x00000044             s5 <= 000001b0
     224  1.9 0x00000048             fp <= 00136864
     225  1.8 0x0000004c             s1 <= 002192f4
     226  1.8 0x00000050             s2 <= 000b3238
     227  1.8 0x00000054             s3 <= 00051a20
     228  1.7 0x00000058             s4 <= 00000000
     229  1.7 0x0000005c             s5 <= 00000000
     230  1.7 0x00000060             fp <= 0034fb58
     234  1.8 0x00000064             s2 <= ffd636e0
     235  1.7 0x00000068             s3 <= 0031e178
     236  1.7 0x0000006c             s4 <= 0034fb58
     237  1.7 0x00000070             s5 <= ffcb04a8
     238  1.6 0x00000074             fp <= 00568e4c
     240  1.7 0x00000078             s2 <= 0080576c
     242  1.7 0x0000007c             s3 <= 00676f34
     243  1.6 0x00000080             s4 <= 008b89a4
     244  1.6 0x00000084             s5 <= 008b89a4
     245  1.6 0x00000088             fp <= 00000000
     249  1.7 0x0000008c             s2 <= 0080576c
     250  1.6 0x00000090             s3 <= 00676f34
     251  1.6 0x00000094             s4 <= 008b89a4
     252  1.6 0x00000098             s5 <= 008b89a4
     253  1.6 0x0000009c             fp <= 00000000
     255  1.6 0x000000a0             s2 <= ff7fa894
     257  1.6 0x000000a4             s3 <= 00676f34
     258  1.6 0x000000a8             s4 <= 008b89a4
     259  1.6 0x000000ac             s5 <= ff74765c
     260  1.6 0x000000b0             fp <= 002192f4
     262  1.6 0x000000b4             fp <= 00a1ea60
     264  1.6 0x000000b8             s3 <= 00c68554
     266  1.6 0x000000bc             s6 <= 00c37d54
     268  1.6 0x000000c0             s6 <= 0143d4c0
     272  1.6 0x000000c4             s3 <= 01855194
     273  1.6 0x000000c8             fp <= 00c37d54
     275  1.6 0x000000cc             fp <= 0143d4c0
     277  1.6 0x000000d0             fp <= 01cf5e64
     279  1.6 0x000000d4             s3 <= 004a0ff0
     281  1.6 0x000000d8             fp <= 01f0f158
     283  1.6 0x000000dc             fp <= 027148c4
     285  1.7 0x000000e0             fp <= 02fcd268
     289  1.7 0x000000e4             s3 <= 02b6dd98
     290  1.7 0x000000e8             s4 <= 00000000
     294  1.7 0x000000ec             s1 <= 002192f4
     295  1.7 0x000000f0             s2 <= ff7fa894
     296  1.7 0x000000f4             s3 <= 02b6dd98
     297  1.7 0x000000f8             s4 <= 00000000
     299  1.7 0x000000fc             s1 <= 002192f4
     301  1.7 0x00000100             s2 <= 0080576c
     302  1.7 0x00000104             s3 <= 02b6dd98
     303  1.7 0x00000108             s5 <= 00000000
     304  1.7 0x0000010c             t0 <= 00000000
     307  1.7 0x00000110             s1 <= 002192f4
     308  1.7 0x00000114             s2 <= 0080576c
     309  1.7 0x00000118             s3 <= 02b6dd98
     310  1.6 0x0000011c             s5 <= 00000000
     311  1.6 0x00000120             t0 <= 00000000
     312  1.6 0x00000124             s1 <= 002192f4
     314  1.6 0x00000128             s2 <= ff7fa894
     315  1.6 0x0000012c             s3 <= 02b6dd98
     316  1.6 0x00000130             t1 <= 00000001
     318  1.6 0x00000134               
     323  1.7 0x00000048             fp <= 0ee51510
     324  1.6 0x0000004c             s1 <= e98bdbe0
     325  1.6 0x00000050             s2 <= 00000000
     326  1.6 0x00000054             s3 <= 00000000
     327  1.6 0x00000058             s4 <= 00000000
     328  1.6 0x0000005c             s5 <= 74710c00
     329  1.6 0x00000060             fp <= f870f0f0
     333  1.6 0x00000064             s2 <= 078f0f10
     334  1.6 0x00000068             s3 <= f870f0f0
     335  1.6 0x0000006c             s4 <= f870f0f0
     336  1.6 0x00000070             s5 <= 7c001b10
     337  1.6 0x00000074             fp <= e1fcccd0
     339  1.6 0x00000078             s2 <= da6dbdc0
     341  1.6 0x0000007c             s3 <= 198c3c20
     342  1.6 0x00000080             s4 <= da6dbdc0
     343  1.6 0x00000084             s5 <= 65fcb1c0
     344  1.6 0x00000088             fp <= 00000000
     348  1.6 0x0000008c             s2 <= da6dbdc0
     349  1.6 0x00000090             s3 <= 198c3c20
     350  1.6 0x00000094             s4 <= da6dbdc0
     351  1.6 0x00000098             s5 <= 65fcb1c0
     352  1.6 0x0000009c             fp <= 00000000
     354  1.6 0x000000a0             s2 <= 25924240
     356  1.6 0x000000a4             s3 <= 198c3c20
     357  1.6 0x000000a8             s4 <= da6dbdc0
     358  1.6 0x000000ac             s5 <= 9a034e40
     359  1.6 0x000000b0             fp <= e98bdbe0
     361  1.6 0x000000b4             fp <= c3f999a0
     363  1.6 0x000000b8             s3 <= da75a580
     365  1.6 0x000000bc             s6 <= ad857580
     367  1.6 0x000000c0             s6 <= 87f33340
     371  1.6 0x000000c4             s3 <= 5d8696c0
     372  1.6 0x000000c8             fp <= ad857580
     374  1.6 0x000000cc             fp <= 87f33340
     376  1.6 0x000000d0             fp <= 6260f100
     378  1.6 0x000000d4             s3 <= 3fe667c0
     380  1.6 0x000000d8             fp <= 4beccce0
     382  1.6 0x000000dc             fp <= 265a8aa0
     384  1.6 0x000000e0             fp <= 00c84860
     388  1.6 0x000000e4             s3 <= 3f2e2fa0
     389  1.6 0x000000e8             s4 <= 00000000
     393  1.7 0x000000ec             s1 <= e98bdbe0
     394  1.6 0x000000f0             s2 <= 25924240
     395  1.6 0x000000f4             s3 <= 3f2e2fa0
     396  1.6 0x000000f8             s4 <= 00000000
     398  1.6 0x000000fc             s1 <= e98bdbe0
     400  1.6 0x00000100             s2 <= da6dbdc0
     401  1.6 0x00000104             s3 <= 3f2e2fa0
     402  1.6 0x00000108             s5 <= 00000000
     403  1.6 0x0000010c             t0 <= 00000000
     406  1.6 0x00000110             s1 <= e98bdbe0
     407  1.6 0x00000114             s2 <= da6dbdc0
     408  1.6 0x00000118             s3 <= 3f2e2fa0
     409  1.6 0x0000011c             s5 <= 00000000
     410  1.6 0x00000120             t0 <= 00000000
     411  1.6 0x00000124             s1 <= e98bdbe0
     413  1.6 0x00000128             s2 <= 25924240
     414  1.6 0x0000012c             s3 <= 3f2e2fa0
     415  1.6 0x00000130             t1 <= 00000002
     417  1.6 0x00000134               
     418  1.6 0x00000048             fp <= 3766b800
     419  1.6 0x0000004c             s1 <= fd132800
     420  1.6 0x00000050             s2 <= 00000000
     421  1.6 0x00000054             s3 <= 00000000
     422  1.6 0x00000058             s4 <= 00000000
     423  1.6 0x0000005c             s5 <= f8560000
     424  1.6 0x00000060             fp <= 3479e000
     428  1.6 0x00000064             s2 <= cb862000
     429  1.6 0x00000068             s3 <= 3479e000
     430  1.6 0x0000006c             s4 <= 3479e000
     431  1.6 0x00000070             s5 <= c3dc2000
     432  1.6 0x00000074             fp <= 318d0800
     434  1.6 0x00000078             s2 <= 6606e800
     436  1.6 0x0000007c             s3 <= 05f4e800
     437  1.6 0x00000080             s4 <= 6606e800
     438  1.6 0x00000084             s5 <= 6db0e800
     439  1.6 0x00000088             fp <= 00000000
     443  1.6 0x0000008c             s2 <= 6606e800
     444  1.6 0x00000090             s3 <= 05f4e800
     445  1.6 0x00000094             s4 <= 6606e800
     446  1.6 0x00000098             s5 <= 6db0e800
     447  1.6 0x0000009c             fp <= 00000000
     449  1.6 0x000000a0             s2 <= 99f91800
     451  1.6 0x000000a4             s3 <= 05f4e800
     452  1.6 0x000000a8             s4 <= 6606e800
     453  1.6 0x000000ac             s5 <= 924f1800
     454  1.6 0x000000b0             fp <= fd132800
     456  1.6 0x000000b4             fp <= 631a1000
     458  1.6 0x000000b8             s3 <= 66eef800
     460  1.6 0x000000bc             s6 <= 602d3800
     462  1.6 0x000000c0             s6 <= c6342000
     466  1.6 0x000000c4             s3 <= a0dad800
     467  1.6 0x000000c8             fp <= 602d3800
     469  1.6 0x000000cc             fp <= c6342000
     471  1.6 0x000000d0             fp <= 2c3b0800
     473  1.6 0x000000d4             s3 <= 8ce1d000
     475  1.6 0x000000d8             fp <= 294e3000
     477  1.6 0x000000dc             fp <= 8f551800
     479  1.6 0x000000e0             fp <= f55c0000
     483  1.6 0x000000e4             s3 <= 79bdd000
     484  1.6 0x000000e8             s4 <= 00000000
     488  1.6 0x000000ec             s1 <= fd132800
     489  1.6 0x000000f0             s2 <= 99f91800
     490  1.6 0x000000f4             s3 <= 79bdd000
     491  1.6 0x000000f8             s4 <= 00000000
     493  1.6 0x000000fc             s1 <= fd132800
     495  1.6 0x00000100             s2 <= 6606e800
     496  1.6 0x00000104             s3 <= 79bdd000
     497  1.6 0x00000108             s5 <= 00000000
     498  1.6 0x0000010c             t0 <= 00000000
     501  1.6 0x00000110             s1 <= fd132800
     502  1.6 0x00000114             s2 <= 6606e800
     503  1.6 0x00000118             s3 <= 79bdd000
     504  1.6 0x0000011c             s5 <= 00000000
     505  1.6 0x00000120             t0 <= 00000000
     506  1.6 0x00000124             s1 <= fd132800
     508  1.6 0x00000128             s2 <= 99f91800
     509  1.6 0x0000012c             s3 <= 79bdd000
     510  1.6 0x00000130             t1 <= 00000003
     512  1.6 0x00000134               
     513  1.6 0x00000048             fp <= b3c00000
     514  1.6 0x0000004c             s1 <= 1b800000
     515  1.6 0x00000050             s2 <= 00000000
     516  1.6 0x00000054             s3 <= 00000000
     517  1.6 0x00000058             s4 <= 00000000
     518  1.6 0x0000005c             s5 <= 00000000
     519  1.6 0x00000060             fp <= cf400000
     523  1.6 0x00000064             s2 <= 30c00000
     524  1.6 0x00000068             s3 <= cf400000
     525  1.6 0x0000006c             s4 <= cf400000
     526  1.6 0x00000070             s5 <= 30c00000
     527  1.6 0x00000074             fp <= eac00000
     529  1.6 0x00000078             s2 <= ba000000
     531  1.6 0x0000007c             s3 <= 25800000
     532  1.6 0x00000080             s4 <= ba000000
     533  1.6 0x00000084             s5 <= ba000000
     534  1.6 0x00000088             fp <= 00000000
     538  1.6 0x0000008c             s2 <= ba000000
     539  1.6 0x00000090             s3 <= 25800000
     540  1.6 0x00000094             s4 <= ba000000
     541  1.6 0x00000098             s5 <= ba000000
     542  1.6 0x0000009c             fp <= 00000000
     544  1.6 0x000000a0             s2 <= 46000000
     546  1.6 0x000000a4             s3 <= 25800000
     547  1.6 0x000000a8             s4 <= ba000000
     548  1.6 0x000000ac             s5 <= 46000000
     549  1.5 0x000000b0             fp <= 1b800000
     551  1.6 0x000000b4             fp <= d5800000
     553  1.6 0x000000b8             s3 <= f0000000
     555  1.6 0x000000bc             s6 <= f1000000
     557  1.6 0x000000c0             s6 <= ab000000
     561  1.6 0x000000c4             s3 <= 5b000000
     562  1.6 0x000000c8             fp <= f1000000
     564  1.6 0x000000cc             fp <= ab000000
     566  1.6 0x000000d0             fp <= 65000000
     568  1.6 0x000000d4             s3 <= 3e000000
     570  1.6 0x000000d8             fp <= 80800000
     572  1.6 0x000000dc             fp <= 3a800000
     574  1.6 0x000000e0             fp <= f4800000
     578  1.6 0x000000e4             s3 <= ca800000
     579  1.6 0x000000e8             s4 <= 00000000
     583  1.6 0x000000ec             s1 <= 1b800000
     584  1.6 0x000000f0             s2 <= 46000000
     585  1.6 0x000000f4             s3 <= ca800000
     586  1.6 0x000000f8             s4 <= 00000000
     588  1.6 0x000000fc             s1 <= 1b800000
     590  1.6 0x00000100             s2 <= ba000000
     591  1.6 0x00000104             s3 <= ca800000
     592  1.6 0x00000108             s5 <= 00000000
     593  1.6 0x0000010c             t0 <= 00000000
     596  1.6 0x00000110             s1 <= 1b800000
     597  1.6 0x00000114             s2 <= ba000000
     598  1.6 0x00000118             s3 <= ca800000
     599  1.6 0x0000011c             s5 <= 00000000
     600  1.6 0x00000120             t0 <= 00000000
     601  1.6 0x00000124             s1 <= 1b800000
     603  1.6 0x00000128             s2 <= 46000000
     604  1.6 0x0000012c             s3 <= ca800000
     605  1.6 0x00000130             t1 <= 00000004
     607  1.6 0x00000134               
     608  1.6 0x00000048             fp <= 00000000
     609  1.6 0x0000004c             s1 <= 00000000
     610  1.6 0x00000050             s2 <= 00000000
     611  1.6 0x00000054             s3 <= 00000000
     612  1.6 0x00000058             s4 <= 00000000
     613  1.6 0x0000005c             s5 <= 00000000
     614  1.6 0x00000060             fp <= 00000000
     618  1.6 0x00000064             s2 <= 00000000
     619  1.6 0x00000068             s3 <= 00000000
     620  1.6 0x0000006c             s4 <= 00000000
     621  1.6 0x00000070             s5 <= 00000000
     622  1.6 0x00000074             fp <= 00000000
     624  1.6 0x00000078             s2 <= 00000000
     626  1.6 0x0000007c             s3 <= 00000000
     627  1.6 0x00000080             s4 <= 00000000
     628  1.6 0x00000084             s5 <= 00000000
     629  1.5 0x00000088             fp <= 00000000
     633  1.6 0x0000008c             s2 <= 00000000
     634  1.6 0x00000090             s3 <= 00000000
     635  1.6 0x00000094             s4 <= 00000000
     636  1.6 0x00000098             s5 <= 00000000
     637  1.5 0x0000009c             fp <= 00000000
     639  1.6 0x000000a0             s2 <= 00000000
     641  1.6 0x000000a4             s3 <= 00000000
     642  1.6 0x000000a8             s4 <= 00000000
     643  1.5 0x000000ac             s5 <= 00000000
     644  1.5 0x000000b0             fp <= 00000000
     646  1.5 0x000000b4             fp <= 00000000
     648  1.5 0x000000b8             s3 <= 00000000
     650  1.6 0x000000bc             s6 <= 00000000
     652  1.6 0x000000c0             s6 <= 00000000
     656  1.6 0x000000c4             s3 <= 00000000
     657  1.6 0x000000c8             fp <= 00000000
     659  1.6 0x000000cc             fp <= 00000000
     661  1.6 0x000000d0             fp <= 00000000
     663  1.6 0x000000d4             s3 <= 00000000
     665  1.6 0x000000d8             fp <= 00000000
     667  1.6 0x000000dc             fp <= 00000000
     669  1.6 0x000000e0             fp <= 00000000
     673  1.6 0x000000e4             s3 <= 00000000
     674  1.6 0x000000e8             s4 <= 00000000
     678  1.6 0x000000ec             s1 <= 00000000
     679  1.6 0x000000f0             s2 <= 00000000
     680  1.6 0x000000f4             s3 <= 00000000
     681  1.6 0x000000f8             s4 <= 00000000
     683  1.6 0x000000fc             s1 <= 00000000
     685  1.6 0x00000100             s2 <= 00000000
     686  1.6 0x00000104             s3 <= 00000000
     687  1.6 0x00000108             s5 <= 00000000
     688  1.6 0x0000010c             t0 <= 00000000
     691  1.6 0x00000110             s1 <= 00000000
     692  1.6 0x00000114             s2 <= 00000000
     693  1.6 0x00000118             s3 <= 00000000
     694  1.6 0x0000011c             s5 <= 00000000
     695  1.6 0x00000120             t0 <= 00000000
     696  1.6 0x00000124             s1 <= 00000000
     698  1.6 0x00000128             s2 <= 00000000
     699  1.6 0x0000012c             s3 <= 00000000
     700  1.6 0x00000130             t1 <= 00000005
     702  1.6 0x00000134               
     703  1.6 0x00000048             fp <= 00000000
     704  1.6 0x0000004c             s1 <= 00000000
     705  1.6 0x00000050             s2 <= 00000000
     706  1.6 0x00000054             s3 <= 00000000
     707  1.6 0x00000058             s4 <= 00000000
     708  1.5 0x0000005c             s5 <= 00000000
     709  1.5 0x00000060             fp <= 00000000
     713  1.6 0x00000064             s2 <= 00000000
     714  1.6 0x00000068             s3 <= 00000000
     715  1.6 0x0000006c             s4 <= 00000000
     716  1.5 0x00000070             s5 <= 00000000
     717  1.5 0x00000074             fp <= 00000000
     719  1.5 0x00000078             s2 <= 00000000
     721  1.6 0x0000007c             s3 <= 00000000
     722  1.5 0x00000080             s4 <= 00000000
     723  1.5 0x00000084             s5 <= 00000000
     724  1.5 0x00000088             fp <= 00000000
     728  1.6 0x0000008c             s2 <= 00000000
     729  1.6 0x00000090             s3 <= 00000000
     730  1.5 0x00000094             s4 <= 00000000
     731  1.5 0x00000098             s5 <= 00000000
     732  1.5 0x0000009c             fp <= 00000000
     734  1.5 0x000000a0             s2 <= 00000000
     736  1.5 0x000000a4             s3 <= 00000000
     737  1.5 0x000000a8             s4 <= 00000000
     738  1.5 0x000000ac             s5 <= 00000000
     739  1.5 0x000000b0             fp <= 00000000
     741  1.5 0x000000b4             fp <= 00000000
     743  1.5 0x000000b8             s3 <= 00000000
     745  1.5 0x000000bc             s6 <= 00000000
     747  1.5 0x000000c0             s6 <= 00000000
     751  1.6 0x000000c4             s3 <= 00000000
     752  1.6 0x000000c8             fp <= 00000000
     754  1.6 0x000000cc             fp <= 00000000
     756  1.6 0x000000d0             fp <= 00000000
     758  1.6 0x000000d4             s3 <= 00000000
     760  1.6 0x000000d8             fp <= 00000000
     762  1.6 0x000000dc             fp <= 00000000
     764  1.6 0x000000e0             fp <= 00000000
     768  1.6 0x000000e4             s3 <= 00000000
     769  1.6 0x000000e8             s4 <= 00000000
     773  1.6 0x000000ec             s1 <= 00000000
     774  1.6 0x000000f0             s2 <= 00000000
     775  1.6 0x000000f4             s3 <= 00000000
     776  1.6 0x000000f8             s4 <= 00000000
     778  1.6 0x000000fc             s1 <= 00000000
     780  1.6 0x00000100             s2 <= 00000000
     781  1.6 0x00000104             s3 <= 00000000
     782  1.6 0x00000108             s5 <= 00000000
     783  1.6 0x0000010c             t0 <= 00000000
     786  1.6 0x00000110             s1 <= 00000000
     787  1.6 0x00000114             s2 <= 00000000
     788  1.6 0x00000118             s3 <= 00000000
     789  1.6 0x0000011c             s5 <= 00000000
     790  1.6 0x00000120             t0 <= 00000000
     791  1.6 0x00000124             s1 <= 00000000
     793  1.6 0x00000128             s2 <= 00000000
     794  1.6 0x0000012c             s3 <= 00000000
     795  1.6 0x00000130             t1 <= 00000006
     797  1.6 0x00000134               
     798  1.6 0x00000048             fp <= 00000000
     799  1.6 0x0000004c             s1 <= 00000000
     800  1.6 0x00000050             s2 <= 00000000
     801  1.6 0x00000054             s3 <= 00000000
     802  1.5 0x00000058             s4 <= 00000000
     803  1.5 0x0000005c             s5 <= 00000000
     804  1.5 0x00000060             fp <= 00000000
     808  1.6 0x00000064             s2 <= 00000000
     809  1.6 0x00000068             s3 <= 00000000
     810  1.5 0x0000006c             s4 <= 00000000
     811  1.5 0x00000070             s5 <= 00000000
     812  1.5 0x00000074             fp <= 00000000
     814  1.5 0x00000078             s2 <= 00000000
     816  1.5 0x0000007c             s3 <= 00000000
     817  1.5 0x00000080             s4 <= 00000000
     818  1.5 0x00000084             s5 <= 00000000
     819  1.5 0x00000088             fp <= 00000000
     823  1.5 0x0000008c             s2 <= 00000000
     824  1.5 0x00000090             s3 <= 00000000
     825  1.5 0x00000094             s4 <= 00000000
     826  1.5 0x00000098             s5 <= 00000000
     827  1.5 0x0000009c             fp <= 00000000
     829  1.5 0x000000a0             s2 <= 00000000
     831  1.5 0x000000a4             s3 <= 00000000
     832  1.5 0x000000a8             s4 <= 00000000
     833  1.5 0x000000ac             s5 <= 00000000
     834  1.5 0x000000b0             fp <= 00000000
     836  1.5 0x000000b4             fp <= 00000000
     838  1.5 0x000000b8             s3 <= 00000000
     840  1.5 0x000000bc             s6 <= 00000000
     842  1.5 0x000000c0             s6 <= 00000000
     846  1.6 0x000000c4             s3 <= 00000000
     847  1.5 0x000000c8             fp <= 00000000
     849  1.6 0x000000cc             fp <= 00000000
     851  1.6 0x000000d0             fp <= 00000000
     853  1.6 0x000000d4             s3 <= 00000000
     855  1.6 0x000000d8             fp <= 00000000
     857  1.6 0x000000dc             fp <= 00000000
     859  1.6 0x000000e0             fp <= 00000000
     863  1.6 0x000000e4             s3 <= 00000000
     864  1.6 0x000000e8             s4 <= 00000000
     868  1.6 0x000000ec             s1 <= 00000000
     869  1.6 0x000000f0             s2 <= 00000000
     870  1.6 0x000000f4             s3 <= 00000000
     871  1.6 0x000000f8             s4 <= 00000000
     873  1.6 0x000000fc             s1 <= 00000000
     875  1.6 0x00000100             s2 <= 00000000
     876  1.6 0x00000104             s3 <= 00000000
     877  1.6 0x00000108             s5 <= 00000000
     878  1.6 0x0000010c             t0 <= 00000000
     881  1.6 0x00000110             s1 <= 00000000
     882  1.6 0x00000114             s2 <= 00000000
     883  1.6 0x00000118             s3 <= 00000000
     884  1.6 0x0000011c             s5 <= 00000000
     885  1.6 0x00000120             t0 <= 00000000
     886  1.6 0x00000124             s1 <= 00000000
     888  1.6 0x00000128             s2 <= 00000000
     889  1.6 0x0000012c             s3 <= 00000000
     890  1.6 0x00000130             t1 <= 00000007
     892  1.6 0x00000134               
     893  1.6 0x00000048             fp <= 00000000
     894  1.6 0x0000004c             s1 <= 00000000
     895  1.5 0x00000050             s2 <= 00000000
     896  1.5 0x00000054             s3 <= 00000000
     897  1.5 0x00000058             s4 <= 00000000
     898  1.5 0x0000005c             s5 <= 00000000
     899  1.5 0x00000060             fp <= 00000000
     903  1.5 0x00000064             s2 <= 00000000
     904  1.5 0x00000068             s3 <= 00000000
     905  1.5 0x0000006c             s4 <= 00000000
     906  1.5 0x00000070             s5 <= 00000000
     907  1.5 0x00000074             fp <= 00000000
     909  1.5 0x00000078             s2 <= 00000000
     911  1.5 0x0000007c             s3 <= 00000000
     912  1.5 0x00000080             s4 <= 00000000
     913  1.5 0x00000084             s5 <= 00000000
     914  1.5 0x00000088             fp <= 00000000
     918  1.5 0x0000008c             s2 <= 00000000
     919  1.5 0x00000090             s3 <= 00000000
     920  1.5 0x00000094             s4 <= 00000000
     921  1.5 0x00000098             s5 <= 00000000
     922  1.5 0x0000009c             fp <= 00000000
     924  1.5 0x000000a0             s2 <= 00000000
     926  1.5 0x000000a4             s3 <= 00000000
     927  1.5 0x000000a8             s4 <= 00000000
     928  1.5 0x000000ac             s5 <= 00000000
     929  1.5 0x000000b0             fp <= 00000000
     931  1.5 0x000000b4             fp <= 00000000
     933  1.5 0x000000b8             s3 <= 00000000
     935  1.5 0x000000bc             s6 <= 00000000
     937  1.5 0x000000c0             s6 <= 00000000
     941  1.5 0x000000c4             s3 <= 00000000
     942  1.5 0x000000c8             fp <= 00000000
     944  1.5 0x000000cc             fp <= 00000000
     946  1.5 0x000000d0             fp <= 00000000
     948  1.5 0x000000d4             s3 <= 00000000
     950  1.6 0x000000d8             fp <= 00000000
     952  1.6 0x000000dc             fp <= 00000000
     954  1.6 0x000000e0             fp <= 00000000
     958  1.6 0x000000e4             s3 <= 00000000
     959  1.6 0x000000e8             s4 <= 00000000
     963  1.6 0x000000ec             s1 <= 00000000
     964  1.6 0x000000f0             s2 <= 00000000
     965  1.6 0x000000f4             s3 <= 00000000
     966  1.6 0x000000f8             s4 <= 00000000
     968  1.6 0x000000fc             s1 <= 00000000
     970  1.6 0x00000100             s2 <= 00000000
     971  1.6 0x00000104             s3 <= 00000000
     972  1.6 0x00000108             s5 <= 00000000
     973  1.6 0x0000010c             t0 <= 00000000
     976  1.6 0x00000110             s1 <= 00000000
     977  1.6 0x00000114             s2 <= 00000000
     978  1.6 0x00000118             s3 <= 00000000
     979  1.6 0x0000011c             s5 <= 00000000
     980  1.6 0x00000120             t0 <= 00000000
     981  1.6 0x00000124             s1 <= 00000000
     983  1.6 0x00000128             s2 <= 00000000
     984  1.6 0x0000012c             s3 <= 00000000
     985  1.6 0x00000130             t1 <= 00000008
     987  1.6 0x00000134               
     988  1.5 0x00000048             fp <= 00000000
     989  1.5 0x0000004c             s1 <= 00000000
     990  1.5 0x00000050             s2 <= 00000000
     991  1.5 0x00000054             s3 <= 00000000
     992  1.5 0x00000058             s4 <= 00000000
     993  1.5 0x0000005c             s5 <= 00000000
     994  1.5 0x00000060             fp <= 00000000
     998  1.5 0x00000064             s2 <= 00000000
     999  1.5 0x00000068             s3 <= 00000000
    1000  1.5 0x0000006c             s4 <= 00000000
    1001  1.5 0x00000070             s5 <= 00000000
    1002  1.5 0x00000074             fp <= 00000000
    1004  1.5 0x00000078             s2 <= 00000000
    1006  1.5 0x0000007c             s3 <= 00000000
    1007  1.5 0x00000080             s4 <= 00000000
    1008  1.5 0x00000084             s5 <= 00000000
    1009  1.5 0x00000088             fp <= 00000000
    1013  1.5 0x0000008c             s2 <= 00000000
    1014  1.5 0x00000090             s3 <= 00000000
    1015  1.5 0x00000094             s4 <= 00000000
    1016  1.5 0x00000098             s5 <= 00000000
    1017  1.5 0x0000009c             fp <= 00000000
    1019  1.5 0x000000a0             s2 <= 00000000
    1021  1.5 0x000000a4             s3 <= 00000000
    1022  1.5 0x000000a8             s4 <= 00000000
    1023  1.5 0x000000ac             s5 <= 00000000
    1024  1.5 0x000000b0             fp <= 00000000
    1026  1.5 0x000000b4             fp <= 00000000
    1028  1.5 0x000000b8             s3 <= 00000000
    1030  1.5 0x000000bc             s6 <= 00000000
    1032  1.5 0x000000c0             s6 <= 00000000
    1036  1.5 0x000000c4             s3 <= 00000000
    1037  1.5 0x000000c8             fp <= 00000000
    1039  1.5 0x000000cc             fp <= 00000000
    1041  1.5 0x000000d0             fp <= 00000000
    1043  1.5 0x000000d4             s3 <= 00000000
    1045  1.5 0x000000d8             fp <= 00000000
    1047  1.5 0x000000dc             fp <= 00000000
    1049  1.6 0x000000e0             fp <= 00000000
    1053  1.6 0x000000e4             s3 <= 00000000
    1054  1.6 0x000000e8             s4 <= 00000000
    1058  1.6 0x000000ec             s1 <= 00000000
    1059  1.6 0x000000f0             s2 <= 00000000
    1060  1.6 0x000000f4             s3 <= 00000000
    1061  1.6 0x000000f8             s4 <= 00000000
    1063  1.6 0x000000fc             s1 <= 00000000
    1065  1.6 0x00000100             s2 <= 00000000
    1066  1.6 0x00000104             s3 <= 00000000
    1067  1.6 0x00000108             s5 <= 00000000
    1068  1.6 0x0000010c             t0 <= 00000000
    1071  1.6 0x00000110             s1 <= 00000000
    1072  1.6 0x00000114             s2 <= 00000000
    1073  1.6 0x00000118             s3 <= 00000000
    1074  1.6 0x0000011c             s5 <= 00000000
    1075  1.6 0x00000120             t0 <= 00000000
    1076  1.5 0x00000124             s1 <= 00000000
    1078  1.6 0x00000128             s2 <= 00000000
    1079  1.5 0x0000012c             s3 <= 00000000
    1080  1.5 0x00000130             t1 <= 00000009
    1082  1.5 0x00000134               
    1083  1.5 0x00000048             fp <= 00000000
    1084  1.5 0x0000004c             s1 <= 00000000
    1085  1.5 0x00000050             s2 <= 00000000
    1086  1.5 0x00000054             s3 <= 00000000
    1087  1.5 0x00000058             s4 <= 00000000
    1088  1.5 0x0000005c             s5 <= 00000000
    1089  1.5 0x00000060             fp <= 00000000
    1093  1.5 0x00000064             s2 <= 00000000
    1094  1.5 0x00000068             s3 <= 00000000
    1095  1.5 0x0000006c             s4 <= 00000000
    1096  1.5 0x00000070             s5 <= 00000000
    1097  1.5 0x00000074             fp <= 00000000
    1099  1.5 0x00000078             s2 <= 00000000
    1101  1.5 0x0000007c             s3 <= 00000000
    1102  1.5 0x00000080             s4 <= 00000000
    1103  1.5 0x00000084             s5 <= 00000000
    1104  1.5 0x00000088             fp <= 00000000
    1108  1.5 0x0000008c             s2 <= 00000000
    1109  1.5 0x00000090             s3 <= 00000000
    1110  1.5 0x00000094             s4 <= 00000000
    1111  1.5 0x00000098             s5 <= 00000000
    1112  1.5 0x0000009c             fp <= 00000000
    1114  1.5 0x000000a0             s2 <= 00000000
    1116  1.5 0x000000a4             s3 <= 00000000
    1117  1.5 0x000000a8             s4 <= 00000000
    1118  1.5 0x000000ac             s5 <= 00000000
    1119  1.5 0x000000b0             fp <= 00000000
    1121  1.5 0x000000b4             fp <= 00000000
    1123  1.5 0x000000b8             s3 <= 00000000
    1125  1.5 0x000000bc             s6 <= 00000000
    1127  1.5 0x000000c0             s6 <= 00000000
    1131  1.5 0x000000c4             s3 <= 00000000
    1132  1.5 0x000000c8             fp <= 00000000
    1134  1.5 0x000000cc             fp <= 00000000
    1136  1.5 0x000000d0             fp <= 00000000
    1138  1.5 0x000000d4             s3 <= 00000000
    1140  1.5 0x000000d8             fp <= 00000000
    1142  1.5 0x000000dc             fp <= 00000000
    1144  1.5 0x000000e0             fp <= 00000000
    1148  1.6 0x000000e4             s3 <= 00000000
    1149  1.6 0x000000e8             s4 <= 00000000
    1153  1.6 0x000000ec             s1 <= 00000000
    1154  1.6 0x000000f0             s2 <= 00000000
    1155  1.6 0x000000f4             s3 <= 00000000
    1156  1.6 0x000000f8             s4 <= 00000000
    1158  1.6 0x000000fc             s1 <= 00000000
    1160  1.6 0x00000100             s2 <= 00000000
    1161  1.6 0x00000104             s3 <= 00000000
    1162  1.6 0x00000108             s5 <= 00000000
    1163  1.6 0x0000010c             t0 <= 00000000
    1166  1.6 0x00000110             s1 <= 00000000
    1167  1.6 0x00000114             s2 <= 00000000
    1168  1.6 0x00000118             s3 <= 00000000
    1169  1.6 0x0000011c             s5 <= 00000000
    1170  1.5 0x00000120             t0 <= 00000000
    1171  1.5 0x00000124             s1 <= 00000000
    1173  1.5 0x00000128             s2 <= 00000000
    1174  1.5 0x0000012c             s3 <= 00000000
    1175  1.5 0x00000130             t1 <= 0000000a
    1177  1.5 0x00000134               
    1182  1.6 0x00000138             sp <= 00002ffc
    1183  1.6 0x0000013c               
    1188  1.6 0x00000010               
$finish called at time : 23308666 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 10883.230 ; gain = 0.000 ; free physical = 3159 ; free virtual = 18822
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 10883.230 ; gain = 0.000 ; free physical = 3159 ; free virtual = 18822
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 10883.230 ; gain = 0.000 ; free physical = 3159 ; free virtual = 18822
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 10926.250 ; gain = 0.000 ; free physical = 3173 ; free virtual = 18829
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     201 10.0 0x00000004             sp <= 00003000
     202  5.5 0x00000008             sp <= 00002ffc
     203  4.0 0x0000000c             ra <= 00000010
     208  4.5 0x00000014             sp <= 00002fd4
     210  4.0 0x00000018             a5 <= 00002fd4
     211  3.5 0x0000001c             a4 <= 0000038f
     212  3.1 0x00000020               mem[00000fd4] <= 00000000
     213  2.8 0x00000024             a1 <= 0000000a
     214  2.6 0x00000028             t1 <= 00000000
     215  2.5 0x0000002c             fp <= 000004d2
     216  2.3 0x00000030             s1 <= 00000224
     217  2.2 0x00000034             s2 <= 00001000
     219  2.2 0x00000038             s2 <= 00000911
     220  2.1 0x0000003c             s3 <= 000003b4
     221  2.0 0x00000040             s4 <= 00000306
     222  2.0 0x00000044             s5 <= 000001b0
     223  1.8 0x00000048             fp <= 00136864
     224  1.8 0x0000004c             s1 <= 002192f4
     225  1.8 0x00000050             s2 <= 000b3238
     226  1.7 0x00000054             s3 <= 00051a20
     227  1.7 0x00000058             s4 <= 00000000
     228  1.6 0x0000005c             s5 <= 00000000
     229  1.6 0x00000060             fp <= 0034fb58
     233  1.7 0x00000064             s2 <= ffd636e0
     234  1.7 0x00000068             s3 <= 0031e178
     235  1.7 0x0000006c             s4 <= 0034fb58
     236  1.6 0x00000070             s5 <= ffcb04a8
     237  1.6 0x00000074             fp <= 00568e4c
     239  1.6 0x00000078             s2 <= 0080576c
     240  1.6 0x0000007c             s3 <= 00676f34
     241  1.6 0x00000080             s4 <= 008b89a4
     242  1.6 0x00000084             s5 <= 008b89a4
     243  1.5 0x00000088             fp <= 00000000
     247  1.6 0x0000008c             s2 <= 0080576c
     248  1.6 0x00000090             s3 <= 00676f34
     249  1.6 0x00000094             s4 <= 008b89a4
     250  1.6 0x00000098             s5 <= 008b89a4
     251  1.5 0x0000009c             fp <= 00000000
     253  1.6 0x000000a0             s2 <= ff7fa894
     254  1.5 0x000000a4             s3 <= 00676f34
     255  1.5 0x000000a8             s4 <= 008b89a4
     256  1.5 0x000000ac             s5 <= ff74765c
     257  1.5 0x000000b0             fp <= 002192f4
     259  1.5 0x000000b4             fp <= 00a1ea60
     260  1.5 0x000000b8             s3 <= 0046fdc0
[        260] Error: wrong result written. Expected to write 0x00c68554, but wrote 0x0046fdc0
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 6200332 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 10926.250 ; gain = 0.000 ; free physical = 3109 ; free virtual = 18769
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 22 21:24:41 2019...
