.ALIASES
V_V3            V3(+=0 -=N05979 ) CN @TEST123.SCHEMATIC1(sch_1):INS5917@SOURCE.VDC.Normal(chips)
Q_Q4            Q4(c=N05673 b=N05593 e=N05491 ) CN @TEST123.SCHEMATIC1(sch_1):INS5547@BREAKOUT.QbreakP.Normal(chips)
Q_Q2            Q2(c=N05491 b=N05471 e=N07661 ) CN @TEST123.SCHEMATIC1(sch_1):INS5433@BREAKOUT.QbreakP.Normal(chips)
Q_Q5            Q5(c=N05677 b=N06063 e=N05491 ) CN @TEST123.SCHEMATIC1(sch_1):INS5565@BREAKOUT.QbreakP.Normal(chips)
V_V2            V2(+=N05393 -=0 ) CN @TEST123.SCHEMATIC1(sch_1):INS5497@SOURCE.VDC.Normal(chips)
Q_Q3            Q3(c=N05495 b=N05471 e=N07657 ) CN @TEST123.SCHEMATIC1(sch_1):INS5451@BREAKOUT.QbreakP.Normal(chips)
Q_Q6            Q6(c=N05673 b=N05673 e=N058292 ) CN @TEST123.SCHEMATIC1(sch_1):INS5817@BREAKOUT.QbreakN.Normal(chips)
R_R5            R5(1=N05979 2=N058292 ) CN @TEST123.SCHEMATIC1(sch_1):INS5937@ANALOG.R.Normal(chips)
R_R10           R10(1=N056251 2=N10364 ) CN @TEST123.SCHEMATIC1(sch_1):INS5615@ANALOG.R.Normal(chips)
R_R11           R11(1=N06063 2=N10364 ) CN @TEST123.SCHEMATIC1(sch_1):INS6029@ANALOG.R.Normal(chips)
R_RL            RL(1=N38727 2=N08450 ) CN @TEST123.SCHEMATIC1(sch_1):INS5901@ANALOG.R.Normal(chips)
R_R6            R6(1=N05979 2=N058472 ) CN @TEST123.SCHEMATIC1(sch_1):INS5953@ANALOG.R.Normal(chips)
R_R12           R12(1=0 2=N06063 ) CN @TEST123.SCHEMATIC1(sch_1):INS6085@ANALOG.R.Normal(chips)
Q_Q8            Q8(c=N05495 b=N05677 e=N55066 ) CN @TEST123.SCHEMATIC1(sch_1):INS5783@BREAKOUT.QbreakN.Normal(chips)
Q_Q7            Q7(c=N05677 b=N05673 e=N058472 ) CN @TEST123.SCHEMATIC1(sch_1):INS5835@BREAKOUT.QbreakN.Normal(chips)
R_R7            R7(1=N05593 2=N10360 ) CN @TEST123.SCHEMATIC1(sch_1):INS5997@ANALOG.R.Normal(chips)
C_C1            C1(1=0 2=N05593 ) CN @TEST123.SCHEMATIC1(sch_1):INS6045@ANALOG.C.Normal(chips)
R_R2            R2(1=N07661 2=N05393 ) CN @TEST123.SCHEMATIC1(sch_1):INS7583@ANALOG.R.Normal(chips)
R_R3            R3(1=N07657 2=N05393 ) CN @TEST123.SCHEMATIC1(sch_1):INS7625@ANALOG.R.Normal(chips)
X_POT1          POT1(1=0 T=N08450 2=N31671 ) CN @TEST123.SCHEMATIC1(sch_1):INS9724@BREAKOUT.POT.Normal(chips)
X_POT2          POT2(1=N10360 T=N10364 2=N10364 ) CN @TEST123.SCHEMATIC1(sch_1):INS10338@BREAKOUT.POT.Normal(chips)
R_R9            R9(1=N106561 2=N05393 ) CN @TEST123.SCHEMATIC1(sch_1):INS10646@ANALOG.R.Normal(chips)
R_R1            R1(1=N219601 2=N05393 ) CN @TEST123.SCHEMATIC1(sch_1):INS21950@ANALOG.R.Normal(chips)
Q_Q1            Q1(c=N05471 b=N05471 e=N219601 ) CN @TEST123.SCHEMATIC1(sch_1):INS22007@BREAKOUT.QbreakP.Normal(chips)
R_R4            R4(1=N05979 2=N05471 ) CN @TEST123.SCHEMATIC1(sch_1):INS22075@ANALOG.R.Normal(chips)
R_R8            R8(1=N10360 2=N10364 ) CN @TEST123.SCHEMATIC1(sch_1):INS22797@ANALOG.R.Normal(chips)
R_R13           R13(1=N315341 2=N056251 ) CN @TEST123.SCHEMATIC1(sch_1):INS31524@ANALOG.R.Normal(chips)
Q_Q9            Q9(c=N05393 b=N05495 e=N10364 ) CN @TEST123.SCHEMATIC1(sch_1):INS32790@BREAKOUT.QbreakN.Normal(chips)
Q_Q10           Q10(c=N05979 b=N05495 e=N10364 ) CN @TEST123.SCHEMATIC1(sch_1):INS32870@BREAKOUT.QbreakP.Normal(chips)
X_D2            D2(1=N41215 2=0 ) CN @TEST123.SCHEMATIC1(sch_1):INS33234@LED.LED.Normal(chips)
R_RL1           RL1(1=0 2=N38727 ) CN @TEST123.SCHEMATIC1(sch_1):INS38705@ANALOG.R.Normal(chips)
R_R15           R15(1=N31671 2=N315341 ) CN @TEST123.SCHEMATIC1(sch_1):INS41063@ANALOG.R.Normal(chips)
R_R14           R14(1=N41215 2=N106561 ) CN @TEST123.SCHEMATIC1(sch_1):INS41193@ANALOG.R.Normal(chips)
R_R17           R17(1=N504841 2=N50470 ) CN @TEST123.SCHEMATIC1(sch_1):INS50474@ANALOG.R.Normal(chips)
X_D3            D3(1=0 2=N504841 ) CN @TEST123.SCHEMATIC1(sch_1):INS50494@LED.LED.Normal(chips)
R_R16           R16(1=N50470 2=N05979 ) CN @TEST123.SCHEMATIC1(sch_1):INS50448@ANALOG.R.Normal(chips)
Q_Q11           Q11(c=N55066 b=N55066 e=N05979 ) CN @TEST123.SCHEMATIC1(sch_1):INS55022@BREAKOUT.QbreakN.Normal(chips)
.ENDALIASES
