<dec f='llvm/build/include/llvm/IR/IntrinsicsARM.h' l='87' type='1928'/>
<use f='llvm/build/tools/clang/include/clang/Basic/arm_mve_builtin_cg.inc' l='7632' u='r' c='_ZN5clang7CodeGen15CodeGenFunction21EmitARMMVEBuiltinExprEjPKNS_8CallExprENS0_15ReturnValueSlotEN4llvm6Triple8ArchTypeE'/>
<use f='llvm/build/tools/clang/include/clang/Basic/arm_mve_builtin_cg.inc' l='7637' u='r' c='_ZN5clang7CodeGen15CodeGenFunction21EmitARMMVEBuiltinExprEjPKNS_8CallExprENS0_15ReturnValueSlotEN4llvm6Triple8ArchTypeE'/>
<use f='llvm/build/tools/clang/include/clang/Basic/arm_mve_builtin_cg.inc' l='11114' u='r' c='_ZN5clang7CodeGen15CodeGenFunction21EmitARMMVEBuiltinExprEjPKNS_8CallExprENS0_15ReturnValueSlotEN4llvm6Triple8ArchTypeE'/>
<use f='llvm/build/tools/clang/include/clang/Basic/arm_mve_builtin_cg.inc' l='11119' u='r' c='_ZN5clang7CodeGen15CodeGenFunction21EmitARMMVEBuiltinExprEjPKNS_8CallExprENS0_15ReturnValueSlotEN4llvm6Triple8ArchTypeE'/>
<doc f='llvm/build/include/llvm/IR/IntrinsicsARM.h' l='87'>// llvm.arm.mve.addlv</doc>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='15448' c='_ZNK4llvm17ARMTargetLowering23PerformIntrinsicCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='15453' u='r' c='_ZNK4llvm17ARMTargetLowering23PerformIntrinsicCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
