<?xml version="1.0" encoding="UTF-8"?>
<jvgen name="highpass" family="Cyclone III" style="SUPERSET"
    fixed-name="false" temporary="false">
    <instance version="13.0" decorated-name="highpass_GN">
        <port name="Clock" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="Input1" dir="Input"
            vhdl-type="std_logic_vector(10-1 downto 0)" width="10" lowerbound="0"/>
        <port name="Output" dir="Output"
            vhdl-type="std_logic_vector(10-1 downto 0)" width="10" lowerbound="0"/>
        <port name="aclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="highpass_GN.vhd"/>
        <generated-file file-type="VHDL" filename="highpass_GN_highpass_IIR3.vhd"/>
        <instantiates-child childname="alt_dspbuilder_clock" decorated-name="alt_dspbuilder_clock_GNF343OQUJ"/>
        <instantiates-child childname="alt_dspbuilder_parallel_adder" decorated-name="alt_dspbuilder_parallel_adder_GNP4SQ3NQE"/>
        <instantiates-child childname="alt_dspbuilder_gnd" decorated-name="alt_dspbuilder_gnd_GN"/>
        <instantiates-child childname="alt_dspbuilder_vcc" decorated-name="alt_dspbuilder_vcc_GN"/>
        <instantiates-child childname="alt_dspbuilder_port" decorated-name="alt_dspbuilder_port_GNSSYS4J5R"/>
        <instantiates-child childname="alt_dspbuilder_constant" decorated-name="alt_dspbuilder_constant_GNNWA6ZQVU"/>
        <instantiates-child childname="alt_dspbuilder_parallel_adder" decorated-name="alt_dspbuilder_parallel_adder_GNPUE44HJS"/>
        <instantiates-child childname="alt_dspbuilder_cast" decorated-name="alt_dspbuilder_cast_GNAMS3PPNH"/>
        <instantiates-child childname="alt_dspbuilder_cast" decorated-name="alt_dspbuilder_cast_GN5D52DF5S"/>
        <instantiates-child childname="alt_dspbuilder_cast" decorated-name="alt_dspbuilder_cast_GN3TEBP4UY"/>
        <instantiates-child childname="alt_dspbuilder_clock" decorated-name="alt_dspbuilder_clock_GNQFU4PUDH"/>
        <instantiates-child childname="alt_dspbuilder_cast" decorated-name="alt_dspbuilder_cast_GNEBGJHTWJ"/>
        <instantiates-child childname="alt_dspbuilder_parallel_adder" decorated-name="alt_dspbuilder_parallel_adder_GNZVU6W3GJ"/>
        <instantiates-child childname="alt_dspbuilder_cast" decorated-name="alt_dspbuilder_cast_GNDTOV7QCB"/>
        <instantiates-child childname="alt_dspbuilder_parallel_adder" decorated-name="alt_dspbuilder_parallel_adder_GNYLHLSTWT"/>
        <instantiates-child childname="alt_dspbuilder_parallel_adder" decorated-name="alt_dspbuilder_parallel_adder_GNJ3ZMS76T"/>
        <instantiates-child childname="alt_dspbuilder_cast" decorated-name="alt_dspbuilder_cast_GNOFRRSKIV"/>
        <instantiates-child childname="alt_dspbuilder_parallel_adder" decorated-name="alt_dspbuilder_parallel_adder_GNGJR2XP4L"/>
        <instantiates-child childname="alt_dspbuilder_delay" decorated-name="alt_dspbuilder_delay_GN6XVZIBTQ"/>
        <instantiates-child childname="alt_dspbuilder_port" decorated-name="alt_dspbuilder_port_GN4K6H3QBP"/>
        <instantiates-child childname="alt_dspbuilder_cast" decorated-name="alt_dspbuilder_cast_GN7WBBLJKE"/>
        <instantiates-child childname="alt_dspbuilder_gain" decorated-name="alt_dspbuilder_gain_GNCI3342DY"/>
        <instantiates-child childname="alt_dspbuilder_gain" decorated-name="alt_dspbuilder_gain_GNMRB5XVOB"/>
        <instantiates-child childname="alt_dspbuilder_gain" decorated-name="alt_dspbuilder_gain_GNUJGFBGSX"/>
        <instantiates-child childname="alt_dspbuilder_gain" decorated-name="alt_dspbuilder_gain_GNFOWS4RDG"/>
        <instantiates-child childname="alt_dspbuilder_delay" decorated-name="alt_dspbuilder_delay_GNQC3GUCBB"/>
        <instantiates-child childname="alt_dspbuilder_gain" decorated-name="alt_dspbuilder_gain_GNE3RREYS2"/>
        <instantiates-child childname="alt_dspbuilder_gain" decorated-name="alt_dspbuilder_gain_GNJPYLDCII"/>
        <instantiates-child childname="alt_dspbuilder_gain" decorated-name="alt_dspbuilder_gain_GNXKPNYAGB"/>
        <instantiates-child childname="alt_dspbuilder_gain" decorated-name="alt_dspbuilder_gain_GN6OYXVZ5V"/>
        <instantiates-child childname="alt_dspbuilder_cast" decorated-name="alt_dspbuilder_cast_GNYUH6P3MU"/>
        <instantiates-child childname="alt_dspbuilder_cast" decorated-name="alt_dspbuilder_cast_GNOHFS3CO5"/>
        <instantiates-child childname="alt_dspbuilder_cast" decorated-name="alt_dspbuilder_cast_GNUPPLBZZU"/>
        <instantiates-child childname="alt_dspbuilder_cast" decorated-name="alt_dspbuilder_cast_GNXL4CPEZ2"/>
        <instantiates-child childname="alt_dspbuilder_cast" decorated-name="alt_dspbuilder_cast_GNRUKYXBW3"/>
        <instantiates-child childname="alt_dspbuilder_cast" decorated-name="alt_dspbuilder_cast_GN55ECKRET"/>
        <instantiates-child childname="alt_dspbuilder_cast" decorated-name="alt_dspbuilder_cast_GNRMFM2JWT"/>
        <instantiates-child childname="alt_dspbuilder_cast" decorated-name="alt_dspbuilder_cast_GN5NV6C7GX"/>
    </instance>
    <source-file
        name="F:\matlab\DSPbuilder\HighPass(1Mfc-100fs)\highpass.mdl" stamp="1482834533314"/>
    <source-file
        name="F:\matlab\DSPbuilder\HighPass(1Mfc-100fs)\highpass.mdlxml" stamp="1482834704316"/>
    <supersetport name="Input1" dir="Input"
        vhdl-type="std_logic_vector(10-1 downto 0)" lowerbound="0"/>
    <supersetport name="Output" dir="Output"
        vhdl-type="std_logic_vector(10-1 downto 0)" lowerbound="0"/>
    <supersetport name="Clock" dir="Input" vhdl-type="std_logic" lowerbound="0"/>
    <supersetport name="aclr" dir="Input" vhdl-type="std_logic" lowerbound="0"/>
</jvgen>
