set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {dc_scheme.vo dc_scheme_v.sdo}}
	{{"Fast Model"} {dc_scheme_fast.vo dc_scheme_v_fast.sdo}}
}
