{"auto_keywords": [{"score": 0.00481495049065317, "phrase": "power_wall"}, {"score": 0.004672444473700524, "phrase": "dim_cores_and"}, {"score": 0.004205940624913343, "phrase": "analytical_model"}, {"score": 0.00396050388346298, "phrase": "performance_limits"}, {"score": 0.003673675864705682, "phrase": "near-threshold_voltage"}, {"score": 0.003113441660343867, "phrase": "\"dim_cores"}, {"score": 0.0028877818105020434, "phrase": "fixed-logic_accelerators"}, {"score": 0.0025989960809479104, "phrase": "fixed_logic"}, {"score": 0.0025219085140220773, "phrase": "overwhelming_coverage"}, {"score": 0.0022022878843247257, "phrase": "dedicated_accelerator"}, {"score": 0.0021049977753042253, "phrase": "reconfigurable_equivalent"}], "paper_keywords": [""], "paper_abstract": "The authors present an analytical model to quantify the performance limits of many-core, heterogeneous systems operating at near-threshold voltage. Reconfigurable logic that supports various accelerators is more beneficial than \"dim cores\" or dedicated, fixed-logic accelerators, unless the kernel targeted by fixed logic has overwhelming coverage across applications, or the speedup of the dedicated accelerator over the reconfigurable equivalent is significant.", "paper_title": "IMPLICATIONS OF THE POWER WALL: DIM CORES AND RECONFIGURABLE LOGIC", "paper_id": "WOS:000325311200006"}