Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Thu Nov 30 14:30:05 2017
| Host         : DESKTOP-N2UMQR8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file openmips_min_sopc_timing_summary_routed.rpt -warn_on_violation -rpx openmips_min_sopc_timing_summary_routed.rpx
| Design       : openmips_min_sopc
| Device       : 7a100t-fgg676
| Speed File   : -2L  PRODUCTION 1.19 2017-08-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 235 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu0/ex0/stallreq_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu0/ex_mem0/mem_excepttype_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu0/ex_mem0/mem_excepttype_reg[11]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_aluop_reg[0]/Q (HIGH)

 There are 133 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_aluop_reg[1]/Q (HIGH)

 There are 133 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_aluop_reg[2]/Q (HIGH)

 There are 133 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_aluop_reg[3]/Q (HIGH)

 There are 133 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_aluop_reg[4]/Q (HIGH)

 There are 133 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_aluop_reg[5]/Q (HIGH)

 There are 133 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_aluop_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_alusel_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_alusel_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_alusel_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[17]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[18]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[26]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[27]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[28]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[5]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 296 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.374        0.000                      0                 2368        0.073        0.000                      0                 2368        8.870        0.000                       0                   906  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 9.374        0.000                      0                 2368        0.073        0.000                      0                 2368        8.870        0.000                       0                   906  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        9.374ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.374ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_aluop_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/pc_rom0/pc_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        10.591ns  (logic 2.608ns (24.624%)  route 7.983ns (75.376%))
  Logic Levels:           13  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.616ns = ( 24.616 - 20.000 ) 
    Source Clock Delay      (SCD):    4.900ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         1.373     4.900    cpu0/id_ex0/CLK
    SLICE_X56Y94         FDRE                                         r  cpu0/id_ex0/ex_aluop_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDRE (Prop_fdre_C_Q)         0.433     5.333 f  cpu0/id_ex0/ex_aluop_reg[5]/Q
                         net (fo=23, routed)          1.844     7.177    cpu0/id_ex0/ex_aluop_i[5]
    SLICE_X40Y88         LUT3 (Prop_lut3_I2_O)        0.121     7.298 r  cpu0/id_ex0/ovassert_reg_i_13/O
                         net (fo=3, routed)           0.376     7.674    cpu0/id_ex0/ovassert_reg_i_13_n_4
    SLICE_X42Y87         LUT6 (Prop_lut6_I1_O)        0.268     7.942 r  cpu0/id_ex0/ovassert_reg_i_4/O
                         net (fo=32, routed)          1.030     8.972    cpu0/id_ex0/ovassert_reg_i_4_n_4
    SLICE_X42Y82         LUT4 (Prop_lut4_I2_O)        0.105     9.077 r  cpu0/id_ex0/wdata_o_reg[19]_i_13/O
                         net (fo=1, routed)           0.000     9.077    cpu0/id_ex0/wdata_o_reg[19]_i_13_n_4
    SLICE_X42Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.521 r  cpu0/id_ex0/wdata_o_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.521    cpu0/id_ex0/wdata_o_reg[19]_i_6_n_4
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.621 r  cpu0/id_ex0/wdata_o_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.621    cpu0/id_ex0/wdata_o_reg[23]_i_5_n_4
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.721 r  cpu0/id_ex0/wdata_o_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.721    cpu0/id_ex0/wdata_o_reg[27]_i_5_n_4
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.983 r  cpu0/id_ex0/ovassert_reg_i_2/O[3]
                         net (fo=3, routed)           0.692    10.675    cpu0/id_ex0/ex0/p_0_in6_in
    SLICE_X42Y87         LUT6 (Prop_lut6_I0_O)        0.250    10.925 f  cpu0/id_ex0/ovassert_reg_i_1/O
                         net (fo=6, routed)           1.012    11.937    cpu0/id_ex0/ovassert0
    SLICE_X53Y95         LUT6 (Prop_lut6_I3_O)        0.105    12.042 r  cpu0/id_ex0/ex_reg1[31]_i_4/O
                         net (fo=34, routed)          1.044    13.085    cpu0/id_ex0/ex_reg1[31]_i_4_n_4
    SLICE_X45Y92         LUT6 (Prop_lut6_I1_O)        0.105    13.190 r  cpu0/id_ex0/pc[31]_i_16/O
                         net (fo=2, routed)           0.626    13.816    cpu0/if_id0/mem_wdata_reg[31]_0
    SLICE_X54Y92         LUT5 (Prop_lut5_I1_O)        0.105    13.921 f  cpu0/if_id0/pc[31]_i_9/O
                         net (fo=1, routed)           0.429    14.350    cpu0/if_id0/pc[31]_i_9_n_4
    SLICE_X58Y89         LUT6 (Prop_lut6_I4_O)        0.105    14.455 r  cpu0/if_id0/pc[31]_i_4/O
                         net (fo=32, routed)          0.931    15.387    cpu0/if_id0/id_branch_flag_o
    SLICE_X57Y91         LUT4 (Prop_lut4_I1_O)        0.105    15.492 r  cpu0/if_id0/pc[26]_i_1/O
                         net (fo=1, routed)           0.000    15.492    cpu0/pc_rom0/D[26]
    SLICE_X57Y91         FDRE                                         r  cpu0/pc_rom0/pc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    D18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         1.261    24.616    cpu0/pc_rom0/CLK
    SLICE_X57Y91         FDRE                                         r  cpu0/pc_rom0/pc_reg[26]/C
                         clock pessimism              0.255    24.871    
                         clock uncertainty           -0.035    24.836    
    SLICE_X57Y91         FDRE (Setup_fdre_C_D)        0.030    24.866    cpu0/pc_rom0/pc_reg[26]
  -------------------------------------------------------------------
                         required time                         24.866    
                         arrival time                         -15.492    
  -------------------------------------------------------------------
                         slack                                  9.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/regfile0/register_reg_r2_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.472%)  route 0.092ns (39.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.565     1.699    cpu0/mem_wb0/CLK
    SLICE_X47Y90         FDRE                                         r  cpu0/mem_wb0/wb_wdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.141     1.840 r  cpu0/mem_wb0/wb_wdata_reg[12]/Q
                         net (fo=6, routed)           0.092     1.933    cpu0/regfile0/register_reg_r2_0_31_12_17/DIA0
    SLICE_X46Y90         RAMD32                                       r  cpu0/regfile0/register_reg_r2_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.836     2.225    cpu0/regfile0/register_reg_r2_0_31_12_17/WCLK
    SLICE_X46Y90         RAMD32                                       r  cpu0/regfile0/register_reg_r2_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.512     1.712    
    SLICE_X46Y90         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.859    cpu0/regfile0/register_reg_r2_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X46Y96    cpu0/regfile0/register_reg_r1_0_31_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X50Y90    cpu0/regfile0/register_reg_r1_0_31_0_5/RAMA/CLK



