Analysis & Synthesis report for topLevel
Wed Dec 03 19:37:24 2014
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |topLevel|Controller:Controller|state
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated
 17. Parameter Settings for User Entity Instance: topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: slowCLK:slowCLK
 19. Parameter Settings for Inferred Entity Instance: ALU:ALU|lpm_mult:Mult0
 20. altsyncram Parameter Settings by Entity Instance
 21. lpm_mult Parameter Settings by Entity Instance
 22. Port Connectivity Checks: "topRAM:RAM|RAM:RAM"
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Dec 03 19:37:24 2014      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; topLevel                                   ;
; Top-level Entity Name              ; topLevel                                   ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; 470                                        ;
;     Total combinational functions  ; 396                                        ;
;     Dedicated logic registers      ; 167                                        ;
; Total registers                    ; 167                                        ;
; Total pins                         ; 46                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 2,048                                      ;
; Embedded Multiplier 9-bit elements ; 1                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; topLevel           ; topLevel           ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                           ;
+--------------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                           ; Library ;
+--------------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------+---------+
; ../EEL4712 Labs Final/Lab 2 Final/HoltzmanS.Lab2.Part2/decoder.vhd ; yes             ; User VHDL File                         ; C:/Users/Shaun/Desktop/EEL4712 Labs Final/Lab 2 Final/HoltzmanS.Lab2.Part2/decoder.vhd ;         ;
; RAM.vhd                                                            ; yes             ; User Wizard-Generated File             ; C:/Users/Shaun/Desktop/Lab 8/RAM.vhd                                                   ;         ;
; dataRegister.vhd                                                   ; yes             ; User VHDL File                         ; C:/Users/Shaun/Desktop/Lab 8/dataRegister.vhd                                          ;         ;
; instructionRegister.vhd                                            ; yes             ; User VHDL File                         ; C:/Users/Shaun/Desktop/Lab 8/instructionRegister.vhd                                   ;         ;
; AR_H.vhd                                                           ; yes             ; User VHDL File                         ; C:/Users/Shaun/Desktop/Lab 8/AR_H.vhd                                                  ;         ;
; AR_L.vhd                                                           ; yes             ; User VHDL File                         ; C:/Users/Shaun/Desktop/Lab 8/AR_L.vhd                                                  ;         ;
; Decode.vhd                                                         ; yes             ; User VHDL File                         ; C:/Users/Shaun/Desktop/Lab 8/Decode.vhd                                                ;         ;
; triStateBuffer.vhd                                                 ; yes             ; User VHDL File                         ; C:/Users/Shaun/Desktop/Lab 8/triStateBuffer.vhd                                        ;         ;
; topRAM.vhd                                                         ; yes             ; User VHDL File                         ; C:/Users/Shaun/Desktop/Lab 8/topRAM.vhd                                                ;         ;
; Controller.vhd                                                     ; yes             ; User VHDL File                         ; C:/Users/Shaun/Desktop/Lab 8/Controller.vhd                                            ;         ;
; topLevel.vhd                                                       ; yes             ; User VHDL File                         ; C:/Users/Shaun/Desktop/Lab 8/topLevel.vhd                                              ;         ;
; pixelCLK.vhd                                                       ; yes             ; User VHDL File                         ; C:/Users/Shaun/Desktop/Lab 8/pixelCLK.vhd                                              ;         ;
; PC.vhd                                                             ; yes             ; User VHDL File                         ; C:/Users/Shaun/Desktop/Lab 8/PC.vhd                                                    ;         ;
; addressMUX.vhd                                                     ; yes             ; User VHDL File                         ; C:/Users/Shaun/Desktop/Lab 8/addressMUX.vhd                                            ;         ;
; accumulatorRegister.vhd                                            ; yes             ; User VHDL File                         ; C:/Users/Shaun/Desktop/Lab 8/accumulatorRegister.vhd                                   ;         ;
; ALU.vhd                                                            ; yes             ; User VHDL File                         ; C:/Users/Shaun/Desktop/Lab 8/ALU.vhd                                                   ;         ;
; ALUregister.vhd                                                    ; yes             ; User VHDL File                         ; C:/Users/Shaun/Desktop/Lab 8/ALUregister.vhd                                           ;         ;
; statusRegister.vhd                                                 ; yes             ; User VHDL File                         ; C:/Users/Shaun/Desktop/Lab 8/statusRegister.vhd                                        ;         ;
; inputPort.vhd                                                      ; yes             ; User VHDL File                         ; C:/Users/Shaun/Desktop/Lab 8/inputPort.vhd                                             ;         ;
; outputPort.vhd                                                     ; yes             ; User VHDL File                         ; C:/Users/Shaun/Desktop/Lab 8/outputPort.vhd                                            ;         ;
; indexReg.vhd                                                       ; yes             ; User VHDL File                         ; C:/Users/Shaun/Desktop/Lab 8/indexReg.vhd                                              ;         ;
; SP_L.vhd                                                           ; yes             ; User VHDL File                         ; C:/Users/Shaun/Desktop/Lab 8/SP_L.vhd                                                  ;         ;
; SP_H.vhd                                                           ; yes             ; User VHDL File                         ; C:/Users/Shaun/Desktop/Lab 8/SP_H.vhd                                                  ;         ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                          ;         ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                   ;         ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                             ;         ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                          ;         ;
; aglobal131.inc                                                     ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                          ;         ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                           ;         ;
; altrom.inc                                                         ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                              ;         ;
; altram.inc                                                         ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altram.inc                              ;         ;
; altdpram.inc                                                       ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                            ;         ;
; db/altsyncram_6lv3.tdf                                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/Shaun/Desktop/Lab 8/db/altsyncram_6lv3.tdf                                    ;         ;
; ../../Small8Tests/MULTinstructiontest.mif                          ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Shaun/Desktop/Small8Tests/MULTinstructiontest.mif                             ;         ;
; db/decode_ira.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Shaun/Desktop/Lab 8/db/decode_ira.tdf                                         ;         ;
; db/mux_2mb.tdf                                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/Shaun/Desktop/Lab 8/db/mux_2mb.tdf                                            ;         ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf                            ;         ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc                         ;         ;
; multcore.inc                                                       ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/multcore.inc                            ;         ;
; bypassff.inc                                                       ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                            ;         ;
; altshift.inc                                                       ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altshift.inc                            ;         ;
; db/mult_19t.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Shaun/Desktop/Lab 8/db/mult_19t.tdf                                           ;         ;
+--------------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                         ;
+---------------------------------------------+-----------------------+
; Resource                                    ; Usage                 ;
+---------------------------------------------+-----------------------+
; Estimated Total logic elements              ; 470                   ;
;                                             ;                       ;
; Total combinational functions               ; 396                   ;
; Logic element usage by number of LUT inputs ;                       ;
;     -- 4 input functions                    ; 233                   ;
;     -- 3 input functions                    ; 88                    ;
;     -- <=2 input functions                  ; 75                    ;
;                                             ;                       ;
; Logic elements by mode                      ;                       ;
;     -- normal mode                          ; 350                   ;
;     -- arithmetic mode                      ; 46                    ;
;                                             ;                       ;
; Total registers                             ; 167                   ;
;     -- Dedicated logic registers            ; 167                   ;
;     -- I/O registers                        ; 0                     ;
;                                             ;                       ;
; I/O pins                                    ; 46                    ;
; Total memory bits                           ; 2048                  ;
; Embedded Multiplier 9-bit elements          ; 1                     ;
; Maximum fan-out node                        ; slowCLK:slowCLK|onoff ;
; Maximum fan-out                             ; 164                   ;
; Total fan-out                               ; 2091                  ;
; Average fan-out                             ; 3.14                  ;
+---------------------------------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                   ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                         ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------+--------------+
; |topLevel                                    ; 396 (73)          ; 167 (0)      ; 2048        ; 1            ; 1       ; 0         ; 46   ; 0            ; |topLevel                                                                                   ; work         ;
;    |ALU:ALU|                                 ; 51 (51)           ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |topLevel|ALU:ALU                                                                           ; work         ;
;       |lpm_mult:Mult0|                       ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |topLevel|ALU:ALU|lpm_mult:Mult0                                                            ; work         ;
;          |mult_19t:auto_generated|           ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |topLevel|ALU:ALU|lpm_mult:Mult0|mult_19t:auto_generated                                    ; work         ;
;    |ALUregister:tempALUreg2|                 ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|ALUregister:tempALUreg2                                                           ; work         ;
;    |ALUregister:tempALUreg|                  ; 3 (3)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|ALUregister:tempALUreg                                                            ; work         ;
;    |AR_H:AddressRegisterHigh|                ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|AR_H:AddressRegisterHigh                                                          ; work         ;
;    |AR_L:AddressRegisterLow|                 ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|AR_L:AddressRegisterLow                                                           ; work         ;
;    |Controller:Controller|                   ; 105 (105)         ; 40 (40)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|Controller:Controller                                                             ; work         ;
;    |Decode:EnableDecoder|                    ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|Decode:EnableDecoder                                                              ; work         ;
;    |PC:ProgramCounter|                       ; 34 (34)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|PC:ProgramCounter                                                                 ; work         ;
;    |SP_H:StackPointerH|                      ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|SP_H:StackPointerH                                                                ; work         ;
;    |SP_L:StackPointerL|                      ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|SP_L:StackPointerL                                                                ; work         ;
;    |accumulatorRegister:A|                   ; 3 (3)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|accumulatorRegister:A                                                             ; work         ;
;    |addressMUX:SelectAddress|                ; 46 (46)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|addressMUX:SelectAddress                                                          ; work         ;
;    |dataRegister:D|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|dataRegister:D                                                                    ; work         ;
;    |decoder:DecoderHigh1|                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|decoder:DecoderHigh1                                                              ; work         ;
;    |decoder:DecoderHigh3|                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|decoder:DecoderHigh3                                                              ; work         ;
;    |decoder:DecoderLow0|                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|decoder:DecoderLow0                                                               ; work         ;
;    |decoder:DecoderLow2|                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|decoder:DecoderLow2                                                               ; work         ;
;    |indexReg:indexRegister|                  ; 34 (34)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|indexReg:indexRegister                                                            ; work         ;
;    |instructionRegister:IR|                  ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|instructionRegister:IR                                                            ; work         ;
;    |outputPort:OUT0|                         ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|outputPort:OUT0                                                                   ; work         ;
;    |outputPort:OUT1|                         ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|outputPort:OUT1                                                                   ; work         ;
;    |slowCLK:slowCLK|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|slowCLK:slowCLK                                                                   ; work         ;
;    |statusRegister:Flags|                    ; 4 (4)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|statusRegister:Flags                                                              ; work         ;
;    |topRAM:RAM|                              ; 1 (0)             ; 2 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|topRAM:RAM                                                                        ; work         ;
;       |RAM:RAM|                              ; 1 (0)             ; 2 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|topRAM:RAM|RAM:RAM                                                                ; work         ;
;          |altsyncram:altsyncram_component|   ; 1 (0)             ; 2 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_6lv3:auto_generated| ; 1 (1)             ; 2 (2)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevel|topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+-------------------------------------------+
; Name                                                                                         ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                       ;
+----------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+-------------------------------------------+
; topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 65536        ; 8            ; --           ; --           ; 524288 ; ../../Small8Tests/MULTinstructiontest.mif ;
+----------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+-------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 1           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                               ;
+--------+--------------+---------+--------------+--------------+------------------------------+--------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance              ; IP Include File                      ;
+--------+--------------+---------+--------------+--------------+------------------------------+--------------------------------------+
; Altera ; RAM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |topLevel|topRAM:RAM|RAM:RAM ; C:/Users/Shaun/Desktop/Lab 8/RAM.vhd ;
+--------+--------------+---------+--------------+--------------+------------------------------+--------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |topLevel|Controller:Controller|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+------------+--------------------+--------------+--------------+----------------------+------------+------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+--------------+--------------+---------------+---------------+---------------+---------------+---------------+---------------+-------------+-------------+-------------+------------+--------------+-------------+------------------+
; Name                 ; state.TEST ; state.LOADFLAGS_SZ ; state.PCINC1 ; state.PCINC0 ; state.LOADFLAGS_SZCV ; state.RET1 ; state.RET0 ; state.CALL5 ; state.CALL4 ; state.CALL3 ; state.CALL2 ; state.CALL1 ; state.CALL0 ; state.MULT2 ; state.MULT1 ; state.MULT0 ; state.LDAD ; state.LDAA_X ; state.LDXI1 ; state.LDXI0 ; state.DECA1 ; state.DECA0 ; state.RORC1 ; state.RORC0 ; state.STAA2 ; state.STAA1 ; state.STAA0 ; state.ADCRD1 ; state.ADCRD0 ; state.BRANCH3 ; state.BRANCH2 ; state.BRANCH1 ; state.BRANCH0 ; state.ANDR_D1 ; state.ANDR_D0 ; state.LDAA2 ; state.LDAA1 ; state.LDAA0 ; state.LDAI ; state.DECODE ; state.FETCH ; state.INITIALIZE ;
+----------------------+------------+--------------------+--------------+--------------+----------------------+------------+------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+--------------+--------------+---------------+---------------+---------------+---------------+---------------+---------------+-------------+-------------+-------------+------------+--------------+-------------+------------------+
; state.INITIALIZE     ; 0          ; 0                  ; 0            ; 0            ; 0                    ; 0          ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 0                ;
; state.FETCH          ; 0          ; 0                  ; 0            ; 0            ; 0                    ; 0          ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0           ; 0           ; 0           ; 0          ; 0            ; 1           ; 1                ;
; state.DECODE         ; 0          ; 0                  ; 0            ; 0            ; 0                    ; 0          ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0           ; 0           ; 0           ; 0          ; 1            ; 0           ; 1                ;
; state.LDAI           ; 0          ; 0                  ; 0            ; 0            ; 0                    ; 0          ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0           ; 0           ; 0           ; 1          ; 0            ; 0           ; 1                ;
; state.LDAA0          ; 0          ; 0                  ; 0            ; 0            ; 0                    ; 0          ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0           ; 0           ; 1           ; 0          ; 0            ; 0           ; 1                ;
; state.LDAA1          ; 0          ; 0                  ; 0            ; 0            ; 0                    ; 0          ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0           ; 1           ; 0           ; 0          ; 0            ; 0           ; 1                ;
; state.LDAA2          ; 0          ; 0                  ; 0            ; 0            ; 0                    ; 0          ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1           ; 0           ; 0           ; 0          ; 0            ; 0           ; 1                ;
; state.ANDR_D0        ; 0          ; 0                  ; 0            ; 0            ; 0                    ; 0          ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 1                ;
; state.ANDR_D1        ; 0          ; 0                  ; 0            ; 0            ; 0                    ; 0          ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 1                ;
; state.BRANCH0        ; 0          ; 0                  ; 0            ; 0            ; 0                    ; 0          ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 1                ;
; state.BRANCH1        ; 0          ; 0                  ; 0            ; 0            ; 0                    ; 0          ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 1                ;
; state.BRANCH2        ; 0          ; 0                  ; 0            ; 0            ; 0                    ; 0          ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 1                ;
; state.BRANCH3        ; 0          ; 0                  ; 0            ; 0            ; 0                    ; 0          ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 1                ;
; state.ADCRD0         ; 0          ; 0                  ; 0            ; 0            ; 0                    ; 0          ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 1            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 1                ;
; state.ADCRD1         ; 0          ; 0                  ; 0            ; 0            ; 0                    ; 0          ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1            ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 1                ;
; state.STAA0          ; 0          ; 0                  ; 0            ; 0            ; 0                    ; 0          ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0            ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 1                ;
; state.STAA1          ; 0          ; 0                  ; 0            ; 0            ; 0                    ; 0          ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 1                ;
; state.STAA2          ; 0          ; 0                  ; 0            ; 0            ; 0                    ; 0          ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 1                ;
; state.RORC0          ; 0          ; 0                  ; 0            ; 0            ; 0                    ; 0          ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 1                ;
; state.RORC1          ; 0          ; 0                  ; 0            ; 0            ; 0                    ; 0          ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 1                ;
; state.DECA0          ; 0          ; 0                  ; 0            ; 0            ; 0                    ; 0          ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 1                ;
; state.DECA1          ; 0          ; 0                  ; 0            ; 0            ; 0                    ; 0          ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 1                ;
; state.LDXI0          ; 0          ; 0                  ; 0            ; 0            ; 0                    ; 0          ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 1                ;
; state.LDXI1          ; 0          ; 0                  ; 0            ; 0            ; 0                    ; 0          ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0            ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 1                ;
; state.LDAA_X         ; 0          ; 0                  ; 0            ; 0            ; 0                    ; 0          ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 1                ;
; state.LDAD           ; 0          ; 0                  ; 0            ; 0            ; 0                    ; 0          ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 1                ;
; state.MULT0          ; 0          ; 0                  ; 0            ; 0            ; 0                    ; 0          ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 1                ;
; state.MULT1          ; 0          ; 0                  ; 0            ; 0            ; 0                    ; 0          ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 1                ;
; state.MULT2          ; 0          ; 0                  ; 0            ; 0            ; 0                    ; 0          ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 1                ;
; state.CALL0          ; 0          ; 0                  ; 0            ; 0            ; 0                    ; 0          ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 1                ;
; state.CALL1          ; 0          ; 0                  ; 0            ; 0            ; 0                    ; 0          ; 0          ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 1                ;
; state.CALL2          ; 0          ; 0                  ; 0            ; 0            ; 0                    ; 0          ; 0          ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 1                ;
; state.CALL3          ; 0          ; 0                  ; 0            ; 0            ; 0                    ; 0          ; 0          ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 1                ;
; state.CALL4          ; 0          ; 0                  ; 0            ; 0            ; 0                    ; 0          ; 0          ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 1                ;
; state.CALL5          ; 0          ; 0                  ; 0            ; 0            ; 0                    ; 0          ; 0          ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 1                ;
; state.RET0           ; 0          ; 0                  ; 0            ; 0            ; 0                    ; 0          ; 1          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 1                ;
; state.RET1           ; 0          ; 0                  ; 0            ; 0            ; 0                    ; 1          ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 1                ;
; state.LOADFLAGS_SZCV ; 0          ; 0                  ; 0            ; 0            ; 1                    ; 0          ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 1                ;
; state.PCINC0         ; 0          ; 0                  ; 0            ; 1            ; 0                    ; 0          ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 1                ;
; state.PCINC1         ; 0          ; 0                  ; 1            ; 0            ; 0                    ; 0          ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 1                ;
; state.LOADFLAGS_SZ   ; 0          ; 1                  ; 0            ; 0            ; 0                    ; 0          ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 1                ;
; state.TEST           ; 1          ; 0                  ; 0            ; 0            ; 0                    ; 0          ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0           ; 0           ; 0           ; 0          ; 0            ; 0           ; 1                ;
+----------------------+------------+--------------------+--------------+--------------+----------------------+------------+------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+--------------+--------------+---------------+---------------+---------------+---------------+---------------+---------------+-------------+-------------+-------------+------------+--------------+-------------+------------------+


+-----------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                             ;
+-----------------------------------------------------+----------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal              ; Free of Timing Hazards ;
+-----------------------------------------------------+----------------------------------+------------------------+
; Controller:Controller|nextState.FETCH_1024          ; Controller:Controller|Selector49 ; yes                    ;
; Controller:Controller|nextState.LDAI_1002           ; Controller:Controller|Mux4       ; yes                    ;
; Controller:Controller|nextState.LDAA0_995           ; Controller:Controller|Mux4       ; yes                    ;
; Controller:Controller|nextState.LDAA1_988           ; Controller:Controller|Selector49 ; yes                    ;
; Controller:Controller|nextState.LDAA2_977           ; Controller:Controller|Selector49 ; yes                    ;
; Controller:Controller|nextState.BRANCH0_948         ; Controller:Controller|Mux4       ; yes                    ;
; Controller:Controller|nextState.BRANCH1_941         ; Controller:Controller|Selector49 ; yes                    ;
; Controller:Controller|nextState.STAA0_890           ; Controller:Controller|Mux4       ; yes                    ;
; Controller:Controller|nextState.STAA1_883           ; Controller:Controller|Selector49 ; yes                    ;
; Controller:Controller|nextState.LDXI0_825           ; Controller:Controller|Mux4       ; yes                    ;
; Controller:Controller|nextState.LDXI1_818           ; Controller:Controller|Selector49 ; yes                    ;
; Controller:Controller|nextState.LDAA_X_807          ; Controller:Controller|Mux4       ; yes                    ;
; Controller:Controller|nextState.CALL0_764           ; Controller:Controller|Mux4       ; yes                    ;
; Controller:Controller|nextState.CALL1_757           ; Controller:Controller|Selector49 ; yes                    ;
; Controller:Controller|nextState.STAA2_872           ; Controller:Controller|Selector49 ; yes                    ;
; Controller:Controller|nextState.DECODE_1013         ; Controller:Controller|Selector49 ; yes                    ;
; Controller:Controller|nextState.LDAD_800            ; Controller:Controller|Mux4       ; yes                    ;
; Controller:Controller|nextState.ANDR_D1_959         ; Controller:Controller|Selector49 ; yes                    ;
; Controller:Controller|nextState.ADCRD1_901          ; Controller:Controller|Selector49 ; yes                    ;
; Controller:Controller|nextState.RORC1_854           ; Controller:Controller|Selector49 ; yes                    ;
; Controller:Controller|nextState.DECA1_836           ; Controller:Controller|Selector49 ; yes                    ;
; Controller:Controller|nextState.MULT1_786           ; Controller:Controller|Selector49 ; yes                    ;
; Controller:Controller|nextState.MULT2_775           ; Controller:Controller|Selector49 ; yes                    ;
; Controller:Controller|nextState.RET0_702            ; Controller:Controller|Mux4       ; yes                    ;
; Controller:Controller|nextState.RET1_695            ; Controller:Controller|Selector49 ; yes                    ;
; Controller:Controller|nextState.BRANCH3_919         ; Controller:Controller|Selector49 ; yes                    ;
; Controller:Controller|nextState.CALL5_713           ; Controller:Controller|Selector49 ; yes                    ;
; Controller:Controller|nextState.BRANCH2_930         ; Controller:Controller|Selector49 ; yes                    ;
; Controller:Controller|nextState.CALL4_724           ; Controller:Controller|Selector49 ; yes                    ;
; Controller:Controller|nextState.PCINC0_677          ; Controller:Controller|Mux4       ; yes                    ;
; Controller:Controller|nextState.PCINC1_670          ; Controller:Controller|Selector49 ; yes                    ;
; Controller:Controller|nextState.ANDR_D0_966         ; Controller:Controller|Mux4       ; yes                    ;
; Controller:Controller|nextState.RORC0_861           ; Controller:Controller|Mux4       ; yes                    ;
; Controller:Controller|nextState.MULT0_793           ; Controller:Controller|Mux4       ; yes                    ;
; Controller:Controller|nextState.DECA0_843           ; Controller:Controller|Mux4       ; yes                    ;
; Controller:Controller|nextState.ADCRD0_908          ; Controller:Controller|Mux4       ; yes                    ;
; Controller:Controller|nextState.CALL3_735           ; Controller:Controller|Selector49 ; yes                    ;
; Controller:Controller|nextState.CALL2_746           ; Controller:Controller|Selector49 ; yes                    ;
; Controller:Controller|nextState.LOADFLAGS_SZ_659    ; Controller:Controller|Selector49 ; yes                    ;
; Number of user-specified and inferred latches = 39  ;                                  ;                        ;
+-----------------------------------------------------+----------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                             ;
+-------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                         ; Reason for Removal                     ;
+-------------------------------------------------------------------------------------------------------+----------------------------------------+
; topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|address_reg_a[0..2] ; Stuck at GND due to stuck port data_in ;
; Controller:Controller|state.LOADFLAGS_SZCV                                                            ; Lost fanout                            ;
; Controller:Controller|state.TEST                                                                      ; Lost fanout                            ;
; slowCLK:slowCLK|count[1]                                                                              ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 6                                                                 ;                                        ;
+-------------------------------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 167   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 101   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 122   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |topLevel|PC:ProgramCounter|tempCount[8]      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |topLevel|indexReg:indexRegister|tempCount[8] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |topLevel|PC:ProgramCounter|tempCount[7]      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |topLevel|indexReg:indexRegister|tempCount[5] ;
; 16:1               ; 8 bits    ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |topLevel|ALUregister:tempALUreg|Data[3]      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |topLevel|addressMUX:SelectAddress|ADDR[10]   ;
; 16:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |topLevel|decoder:DecoderHigh3|y[4]           ;
; 16:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |topLevel|decoder:DecoderLow2|y[3]            ;
; 16:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |topLevel|decoder:DecoderHigh1|y[3]           ;
; 16:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |topLevel|decoder:DecoderLow0|y[3]            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |topLevel|dataBus[1]                          ;
; 18:1               ; 2 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; No         ; |topLevel|Controller:Controller|Mux11         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------------+----------------+
; Parameter Name                     ; Value                                     ; Type           ;
+------------------------------------+-------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                               ; Untyped        ;
; WIDTH_A                            ; 8                                         ; Signed Integer ;
; WIDTHAD_A                          ; 16                                        ; Signed Integer ;
; NUMWORDS_A                         ; 65536                                     ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                              ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped        ;
; WIDTH_B                            ; 1                                         ; Signed Integer ;
; WIDTHAD_B                          ; 1                                         ; Signed Integer ;
; NUMWORDS_B                         ; 0                                         ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                    ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                    ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                         ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped        ;
; BYTE_SIZE                          ; 8                                         ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                      ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped        ;
; INIT_FILE                          ; ../../Small8Tests/MULTinstructiontest.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                         ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                    ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                    ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                    ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Signed Integer ;
; DEVICE_FAMILY                      ; Cyclone III                               ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_6lv3                           ; Untyped        ;
+------------------------------------+-------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slowCLK:slowCLK ;
+----------------+----------+----------------------------------+
; Parameter Name ; Value    ; Type                             ;
+----------------+----------+----------------------------------+
; clk_in_freq    ; 50000000 ; Signed Integer                   ;
; clk_out_freq   ; 25000000 ; Signed Integer                   ;
+----------------+----------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALU:ALU|lpm_mult:Mult0            ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8           ; Untyped             ;
; LPM_WIDTHB                                     ; 8           ; Untyped             ;
; LPM_WIDTHP                                     ; 16          ; Untyped             ;
; LPM_WIDTHR                                     ; 16          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_19t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                               ;
+-------------------------------------------+----------------------------------------------------+
; Name                                      ; Value                                              ;
+-------------------------------------------+----------------------------------------------------+
; Number of entity instances                ; 1                                                  ;
; Entity Instance                           ; topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                        ;
;     -- WIDTH_A                            ; 8                                                  ;
;     -- NUMWORDS_A                         ; 65536                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 0                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
+-------------------------------------------+----------------------------------------------------+


+----------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                 ;
+---------------------------------------+------------------------+
; Name                                  ; Value                  ;
+---------------------------------------+------------------------+
; Number of entity instances            ; 1                      ;
; Entity Instance                       ; ALU:ALU|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                      ;
;     -- LPM_WIDTHB                     ; 8                      ;
;     -- LPM_WIDTHP                     ; 16                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                     ;
;     -- USE_EAB                        ; OFF                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                     ;
+---------------------------------------+------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "topRAM:RAM|RAM:RAM"   ;
+----------------+-------+----------+--------------+
; Port           ; Type  ; Severity ; Details      ;
+----------------+-------+----------+--------------+
; address[15..8] ; Input ; Info     ; Stuck at GND ;
+----------------+-------+----------+--------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Wed Dec 03 19:37:20 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off topLevel -c topLevel
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file /users/shaun/desktop/eel4712 labs final/lab 2 final/holtzmans.lab2.part2/decoder.vhd
    Info (12022): Found design unit 1: decoder-Behavior
    Info (12023): Found entity 1: decoder
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: ram-SYN
    Info (12023): Found entity 1: RAM
Info (12021): Found 2 design units, including 1 entities, in source file dataregister.vhd
    Info (12022): Found design unit 1: dataRegister-STR
    Info (12023): Found entity 1: dataRegister
Info (12021): Found 2 design units, including 1 entities, in source file instructionregister.vhd
    Info (12022): Found design unit 1: instructionRegister-STR
    Info (12023): Found entity 1: instructionRegister
Info (12021): Found 2 design units, including 1 entities, in source file ar_h.vhd
    Info (12022): Found design unit 1: AR_H-STR
    Info (12023): Found entity 1: AR_H
Info (12021): Found 2 design units, including 1 entities, in source file ar_l.vhd
    Info (12022): Found design unit 1: AR_L-STR
    Info (12023): Found entity 1: AR_L
Info (12021): Found 2 design units, including 1 entities, in source file decode.vhd
    Info (12022): Found design unit 1: Decode-STR
    Info (12023): Found entity 1: Decode
Info (12021): Found 2 design units, including 1 entities, in source file tristatebuffer.vhd
    Info (12022): Found design unit 1: triStateBuffer-STR
    Info (12023): Found entity 1: triStateBuffer
Info (12021): Found 2 design units, including 1 entities, in source file topram.vhd
    Info (12022): Found design unit 1: topRAM-STR
    Info (12023): Found entity 1: topRAM
Info (12021): Found 2 design units, including 1 entities, in source file controller.vhd
    Info (12022): Found design unit 1: Controller-STR
    Info (12023): Found entity 1: Controller
Info (12021): Found 2 design units, including 1 entities, in source file toplevel.vhd
    Info (12022): Found design unit 1: topLevel-STR
    Info (12023): Found entity 1: topLevel
Info (12021): Found 2 design units, including 1 entities, in source file toplevel_tb.vhd
    Info (12022): Found design unit 1: toplevel_tb-TB
    Info (12023): Found entity 1: topLevel_tb
Info (12021): Found 2 design units, including 1 entities, in source file pixelclk.vhd
    Info (12022): Found design unit 1: slowCLK-behavior
    Info (12023): Found entity 1: slowCLK
Info (12021): Found 2 design units, including 1 entities, in source file pc.vhd
    Info (12022): Found design unit 1: PC-STR
    Info (12023): Found entity 1: PC
Info (12021): Found 2 design units, including 1 entities, in source file addressmux.vhd
    Info (12022): Found design unit 1: addressMUX-BHV
    Info (12023): Found entity 1: addressMUX
Info (12021): Found 2 design units, including 1 entities, in source file accumulatorregister.vhd
    Info (12022): Found design unit 1: accumulatorRegister-STR
    Info (12023): Found entity 1: accumulatorRegister
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-STR
    Info (12023): Found entity 1: ALU
Info (12021): Found 2 design units, including 1 entities, in source file aluregister.vhd
    Info (12022): Found design unit 1: ALUregister-STR
    Info (12023): Found entity 1: ALUregister
Info (12021): Found 2 design units, including 1 entities, in source file statusregister.vhd
    Info (12022): Found design unit 1: statusRegister-STR
    Info (12023): Found entity 1: statusRegister
Info (12021): Found 2 design units, including 1 entities, in source file inputport.vhd
    Info (12022): Found design unit 1: inputPort-STR
    Info (12023): Found entity 1: inputPort
Info (12021): Found 2 design units, including 1 entities, in source file outputport.vhd
    Info (12022): Found design unit 1: outputPort-STR
    Info (12023): Found entity 1: outputPort
Info (12021): Found 2 design units, including 1 entities, in source file indexreg.vhd
    Info (12022): Found design unit 1: indexReg-STR
    Info (12023): Found entity 1: indexReg
Info (12021): Found 2 design units, including 1 entities, in source file sp_l.vhd
    Info (12022): Found design unit 1: SP_L-STR
    Info (12023): Found entity 1: SP_L
Info (12021): Found 2 design units, including 1 entities, in source file sp_h.vhd
    Info (12022): Found design unit 1: SP_H-STR
    Info (12023): Found entity 1: SP_H
Info (12127): Elaborating entity "topLevel" for the top level hierarchy
Info (12128): Elaborating entity "decoder" for hierarchy "decoder:DecoderHigh3"
Info (12128): Elaborating entity "inputPort" for hierarchy "inputPort:IN1"
Info (12128): Elaborating entity "outputPort" for hierarchy "outputPort:OUT1"
Info (12128): Elaborating entity "instructionRegister" for hierarchy "instructionRegister:IR"
Info (12128): Elaborating entity "accumulatorRegister" for hierarchy "accumulatorRegister:A"
Info (12128): Elaborating entity "statusRegister" for hierarchy "statusRegister:Flags"
Info (12128): Elaborating entity "dataRegister" for hierarchy "dataRegister:D"
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ALU"
Warning (10492): VHDL Process Statement warning at ALU.vhd(52): signal "tempA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(52): signal "tempD" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(52): signal "tempCIN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(58): signal "tempA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(58): signal "tempD" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(72): signal "tempA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "ALUregister" for hierarchy "ALUregister:tempALUreg"
Info (12128): Elaborating entity "Controller" for hierarchy "Controller:Controller"
Warning (10036): Verilog HDL or VHDL warning at Controller.vhd(59): object "theSTate" assigned a value but never read
Warning (10492): VHDL Process Statement warning at Controller.vhd(143): signal "Z" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Controller.vhd(156): signal "C" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Controller.vhd(168): signal "Z" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Controller.vhd(187): signal "S" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at Controller.vhd(76): inferring latch(es) for signal or variable "nextState", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "nextState.TEST" at Controller.vhd(76)
Info (10041): Inferred latch for "nextState.LOADFLAGS_SZ" at Controller.vhd(76)
Info (10041): Inferred latch for "nextState.PCINC1" at Controller.vhd(76)
Info (10041): Inferred latch for "nextState.PCINC0" at Controller.vhd(76)
Info (10041): Inferred latch for "nextState.LOADFLAGS_SZCV" at Controller.vhd(76)
Info (10041): Inferred latch for "nextState.RET1" at Controller.vhd(76)
Info (10041): Inferred latch for "nextState.RET0" at Controller.vhd(76)
Info (10041): Inferred latch for "nextState.CALL5" at Controller.vhd(76)
Info (10041): Inferred latch for "nextState.CALL4" at Controller.vhd(76)
Info (10041): Inferred latch for "nextState.CALL3" at Controller.vhd(76)
Info (10041): Inferred latch for "nextState.CALL2" at Controller.vhd(76)
Info (10041): Inferred latch for "nextState.CALL1" at Controller.vhd(76)
Info (10041): Inferred latch for "nextState.CALL0" at Controller.vhd(76)
Info (10041): Inferred latch for "nextState.MULT2" at Controller.vhd(76)
Info (10041): Inferred latch for "nextState.MULT1" at Controller.vhd(76)
Info (10041): Inferred latch for "nextState.MULT0" at Controller.vhd(76)
Info (10041): Inferred latch for "nextState.LDAD" at Controller.vhd(76)
Info (10041): Inferred latch for "nextState.LDAA_X" at Controller.vhd(76)
Info (10041): Inferred latch for "nextState.LDXI1" at Controller.vhd(76)
Info (10041): Inferred latch for "nextState.LDXI0" at Controller.vhd(76)
Info (10041): Inferred latch for "nextState.DECA1" at Controller.vhd(76)
Info (10041): Inferred latch for "nextState.DECA0" at Controller.vhd(76)
Info (10041): Inferred latch for "nextState.RORC1" at Controller.vhd(76)
Info (10041): Inferred latch for "nextState.RORC0" at Controller.vhd(76)
Info (10041): Inferred latch for "nextState.STAA2" at Controller.vhd(76)
Info (10041): Inferred latch for "nextState.STAA1" at Controller.vhd(76)
Info (10041): Inferred latch for "nextState.STAA0" at Controller.vhd(76)
Info (10041): Inferred latch for "nextState.ADCRD1" at Controller.vhd(76)
Info (10041): Inferred latch for "nextState.ADCRD0" at Controller.vhd(76)
Info (10041): Inferred latch for "nextState.BRANCH3" at Controller.vhd(76)
Info (10041): Inferred latch for "nextState.BRANCH2" at Controller.vhd(76)
Info (10041): Inferred latch for "nextState.BRANCH1" at Controller.vhd(76)
Info (10041): Inferred latch for "nextState.BRANCH0" at Controller.vhd(76)
Info (10041): Inferred latch for "nextState.ANDR_D1" at Controller.vhd(76)
Info (10041): Inferred latch for "nextState.ANDR_D0" at Controller.vhd(76)
Info (10041): Inferred latch for "nextState.LDAA2" at Controller.vhd(76)
Info (10041): Inferred latch for "nextState.LDAA1" at Controller.vhd(76)
Info (10041): Inferred latch for "nextState.LDAA0" at Controller.vhd(76)
Info (10041): Inferred latch for "nextState.LDAI" at Controller.vhd(76)
Info (10041): Inferred latch for "nextState.DECODE" at Controller.vhd(76)
Info (10041): Inferred latch for "nextState.FETCH" at Controller.vhd(76)
Info (10041): Inferred latch for "nextState.INITIALIZE" at Controller.vhd(76)
Info (12128): Elaborating entity "indexReg" for hierarchy "indexReg:indexRegister"
Info (12128): Elaborating entity "PC" for hierarchy "PC:ProgramCounter"
Info (12128): Elaborating entity "SP_H" for hierarchy "SP_H:StackPointerH"
Info (12128): Elaborating entity "SP_L" for hierarchy "SP_L:StackPointerL"
Info (12128): Elaborating entity "AR_H" for hierarchy "AR_H:AddressRegisterHigh"
Info (12128): Elaborating entity "AR_L" for hierarchy "AR_L:AddressRegisterLow"
Info (12128): Elaborating entity "Decode" for hierarchy "Decode:EnableDecoder"
Info (12128): Elaborating entity "addressMUX" for hierarchy "addressMUX:SelectAddress"
Info (10041): Inferred latch for "ADDR[0]" at addressMUX.vhd(16)
Info (10041): Inferred latch for "ADDR[1]" at addressMUX.vhd(16)
Info (10041): Inferred latch for "ADDR[2]" at addressMUX.vhd(16)
Info (10041): Inferred latch for "ADDR[3]" at addressMUX.vhd(16)
Info (10041): Inferred latch for "ADDR[4]" at addressMUX.vhd(16)
Info (10041): Inferred latch for "ADDR[5]" at addressMUX.vhd(16)
Info (10041): Inferred latch for "ADDR[6]" at addressMUX.vhd(16)
Info (10041): Inferred latch for "ADDR[7]" at addressMUX.vhd(16)
Info (10041): Inferred latch for "ADDR[8]" at addressMUX.vhd(16)
Info (10041): Inferred latch for "ADDR[9]" at addressMUX.vhd(16)
Info (10041): Inferred latch for "ADDR[10]" at addressMUX.vhd(16)
Info (10041): Inferred latch for "ADDR[11]" at addressMUX.vhd(16)
Info (10041): Inferred latch for "ADDR[12]" at addressMUX.vhd(16)
Info (10041): Inferred latch for "ADDR[13]" at addressMUX.vhd(16)
Info (10041): Inferred latch for "ADDR[14]" at addressMUX.vhd(16)
Info (10041): Inferred latch for "ADDR[15]" at addressMUX.vhd(16)
Info (12128): Elaborating entity "topRAM" for hierarchy "topRAM:RAM"
Info (12128): Elaborating entity "RAM" for hierarchy "topRAM:RAM|RAM:RAM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../../Small8Tests/MULTinstructiontest.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6lv3.tdf
    Info (12023): Found entity 1: altsyncram_6lv3
Info (12128): Elaborating entity "altsyncram_6lv3" for hierarchy "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated"
Warning (113031): 2 out of 256 addresses are reinitialized. The latest initialized data will replace the existing data. There are 2 warnings found, and 2 warnings are reported.
    Warning (113030): Memory Initialization File address 20 is reinitialized
    Warning (113030): Memory Initialization File address 21 is reinitialized
Critical Warning (127005): Memory depth (65536) in the design file differs from memory depth (256) in the Memory Initialization File "C:/Users/Shaun/Desktop/Small8Tests/MULTinstructiontest.mif" -- setting initial value for remaining addresses to 0
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_ira.tdf
    Info (12023): Found entity 1: decode_ira
Info (12128): Elaborating entity "decode_ira" for hierarchy "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|decode_ira:decode3"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_2mb.tdf
    Info (12023): Found entity 1: mux_2mb
Info (12128): Elaborating entity "mux_2mb" for hierarchy "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|mux_2mb:mux2"
Info (12128): Elaborating entity "triStateBuffer" for hierarchy "topRAM:RAM|triStateBuffer:triState"
Info (12128): Elaborating entity "slowCLK" for hierarchy "slowCLK:slowCLK"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|ram_block1a8"
        Warning (14320): Synthesized away node "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|ram_block1a9"
        Warning (14320): Synthesized away node "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|ram_block1a10"
        Warning (14320): Synthesized away node "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|ram_block1a11"
        Warning (14320): Synthesized away node "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|ram_block1a12"
        Warning (14320): Synthesized away node "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|ram_block1a13"
        Warning (14320): Synthesized away node "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|ram_block1a14"
        Warning (14320): Synthesized away node "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|ram_block1a15"
        Warning (14320): Synthesized away node "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|ram_block1a16"
        Warning (14320): Synthesized away node "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|ram_block1a17"
        Warning (14320): Synthesized away node "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|ram_block1a18"
        Warning (14320): Synthesized away node "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|ram_block1a19"
        Warning (14320): Synthesized away node "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|ram_block1a20"
        Warning (14320): Synthesized away node "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|ram_block1a21"
        Warning (14320): Synthesized away node "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|ram_block1a22"
        Warning (14320): Synthesized away node "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|ram_block1a23"
        Warning (14320): Synthesized away node "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|ram_block1a24"
        Warning (14320): Synthesized away node "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|ram_block1a25"
        Warning (14320): Synthesized away node "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|ram_block1a26"
        Warning (14320): Synthesized away node "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|ram_block1a27"
        Warning (14320): Synthesized away node "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|ram_block1a28"
        Warning (14320): Synthesized away node "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|ram_block1a29"
        Warning (14320): Synthesized away node "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|ram_block1a30"
        Warning (14320): Synthesized away node "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|ram_block1a31"
        Warning (14320): Synthesized away node "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|ram_block1a32"
        Warning (14320): Synthesized away node "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|ram_block1a33"
        Warning (14320): Synthesized away node "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|ram_block1a34"
        Warning (14320): Synthesized away node "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|ram_block1a35"
        Warning (14320): Synthesized away node "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|ram_block1a36"
        Warning (14320): Synthesized away node "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|ram_block1a37"
        Warning (14320): Synthesized away node "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|ram_block1a38"
        Warning (14320): Synthesized away node "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|ram_block1a39"
        Warning (14320): Synthesized away node "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|ram_block1a40"
        Warning (14320): Synthesized away node "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|ram_block1a41"
        Warning (14320): Synthesized away node "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|ram_block1a42"
        Warning (14320): Synthesized away node "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|ram_block1a43"
        Warning (14320): Synthesized away node "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|ram_block1a44"
        Warning (14320): Synthesized away node "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|ram_block1a45"
        Warning (14320): Synthesized away node "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|ram_block1a46"
        Warning (14320): Synthesized away node "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|ram_block1a47"
        Warning (14320): Synthesized away node "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|ram_block1a48"
        Warning (14320): Synthesized away node "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|ram_block1a49"
        Warning (14320): Synthesized away node "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|ram_block1a50"
        Warning (14320): Synthesized away node "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|ram_block1a51"
        Warning (14320): Synthesized away node "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|ram_block1a52"
        Warning (14320): Synthesized away node "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|ram_block1a53"
        Warning (14320): Synthesized away node "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|ram_block1a54"
        Warning (14320): Synthesized away node "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|ram_block1a55"
        Warning (14320): Synthesized away node "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|ram_block1a56"
        Warning (14320): Synthesized away node "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|ram_block1a57"
        Warning (14320): Synthesized away node "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|ram_block1a58"
        Warning (14320): Synthesized away node "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|ram_block1a59"
        Warning (14320): Synthesized away node "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|ram_block1a60"
        Warning (14320): Synthesized away node "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|ram_block1a61"
        Warning (14320): Synthesized away node "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|ram_block1a62"
        Warning (14320): Synthesized away node "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|ram_block1a63"
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13048): Converted tri-state node "dataBus[7]" into a selector
    Warning (13048): Converted tri-state node "dataBus[6]" into a selector
    Warning (13048): Converted tri-state node "dataBus[5]" into a selector
    Warning (13048): Converted tri-state node "dataBus[4]" into a selector
    Warning (13048): Converted tri-state node "dataBus[3]" into a selector
    Warning (13048): Converted tri-state node "dataBus[2]" into a selector
    Warning (13048): Converted tri-state node "dataBus[1]" into a selector
    Warning (13048): Converted tri-state node "dataBus[0]" into a selector
Warning (14026): LATCH primitive "addressMUX:SelectAddress|ADDR[0]" is permanently enabled
Warning (14026): LATCH primitive "addressMUX:SelectAddress|ADDR[15]" is permanently enabled
Warning (14026): LATCH primitive "addressMUX:SelectAddress|ADDR[14]" is permanently enabled
Warning (14026): LATCH primitive "addressMUX:SelectAddress|ADDR[13]" is permanently enabled
Warning (14026): LATCH primitive "addressMUX:SelectAddress|ADDR[12]" is permanently enabled
Warning (14026): LATCH primitive "addressMUX:SelectAddress|ADDR[11]" is permanently enabled
Warning (14026): LATCH primitive "addressMUX:SelectAddress|ADDR[10]" is permanently enabled
Warning (14026): LATCH primitive "addressMUX:SelectAddress|ADDR[9]" is permanently enabled
Warning (14026): LATCH primitive "addressMUX:SelectAddress|ADDR[8]" is permanently enabled
Warning (14026): LATCH primitive "addressMUX:SelectAddress|ADDR[7]" is permanently enabled
Warning (14026): LATCH primitive "addressMUX:SelectAddress|ADDR[6]" is permanently enabled
Warning (14026): LATCH primitive "addressMUX:SelectAddress|ADDR[5]" is permanently enabled
Warning (14026): LATCH primitive "addressMUX:SelectAddress|ADDR[4]" is permanently enabled
Warning (14026): LATCH primitive "addressMUX:SelectAddress|ADDR[3]" is permanently enabled
Warning (14026): LATCH primitive "addressMUX:SelectAddress|ADDR[1]" is permanently enabled
Warning (14026): LATCH primitive "addressMUX:SelectAddress|ADDR[2]" is permanently enabled
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ALU:ALU|Mult0"
Info (12130): Elaborated megafunction instantiation "ALU:ALU|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "ALU:ALU|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_19t.tdf
    Info (12023): Found entity 1: mult_19t
Warning (13012): Latch Controller:Controller|nextState.FETCH_1024 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructionRegister:IR|Data[6]
Warning (13012): Latch Controller:Controller|nextState.LDAI_1002 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructionRegister:IR|Data[4]
Warning (13012): Latch Controller:Controller|nextState.LDAA0_995 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructionRegister:IR|Data[6]
Warning (13012): Latch Controller:Controller|nextState.BRANCH0_948 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructionRegister:IR|Data[7]
Warning (13012): Latch Controller:Controller|nextState.STAA0_890 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructionRegister:IR|Data[4]
Warning (13012): Latch Controller:Controller|nextState.LDXI0_825 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructionRegister:IR|Data[4]
Warning (13012): Latch Controller:Controller|nextState.LDAA_X_807 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructionRegister:IR|Data[6]
Warning (13012): Latch Controller:Controller|nextState.CALL0_764 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructionRegister:IR|Data[6]
Warning (13012): Latch Controller:Controller|nextState.LDAD_800 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructionRegister:IR|Data[7]
Warning (13012): Latch Controller:Controller|nextState.RET0_702 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructionRegister:IR|Data[4]
Warning (13012): Latch Controller:Controller|nextState.PCINC0_677 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructionRegister:IR|Data[7]
Warning (13012): Latch Controller:Controller|nextState.ANDR_D0_966 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructionRegister:IR|Data[5]
Warning (13012): Latch Controller:Controller|nextState.RORC0_861 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructionRegister:IR|Data[4]
Warning (13012): Latch Controller:Controller|nextState.MULT0_793 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructionRegister:IR|Data[5]
Warning (13012): Latch Controller:Controller|nextState.DECA0_843 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructionRegister:IR|Data[4]
Warning (13012): Latch Controller:Controller|nextState.ADCRD0_908 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructionRegister:IR|Data[7]
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 5 MSB VCC or GND address nodes from RAM block "topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|ALTSYNCRAM"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 574 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 28 output pins
    Info (21061): Implemented 519 logic cells
    Info (21064): Implemented 8 RAM segments
    Info (21062): Implemented 1 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 131 warnings
    Info: Peak virtual memory: 531 megabytes
    Info: Processing ended: Wed Dec 03 19:37:24 2014
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


