============================================================
   Tang Dynasty, V5.0.30786
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = D:/English/TD5.0/bin/td.exe
   Run by =     luowei
   Run Date =   Wed Feb 23 13:16:49 2022

   Run on =     LAPTOP-90DN52SL
============================================================
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
GUI-8003 ERROR: al_ip/clk_vga_sim.v is missing!
GUI-8003 ERROR: al_ip/FIFO_sim.v is missing!
GUI-8003 ERROR: al_ip/img_rom_sim.v is missing!
GUI-8003 ERROR: al_ip/muddr_sim.v is missing!
GUI-8003 ERROR: al_ip/sin_rom_sim.v is missing!
GUI-8003 ERROR: al_ip/clk_vga_sim.v is missing!
GUI-8003 ERROR: al_ip/FIFO_sim.v is missing!
GUI-8003 ERROR: al_ip/img_rom_sim.v is missing!
GUI-8003 ERROR: al_ip/muddr_sim.v is missing!
GUI-8003 ERROR: al_ip/sin_rom_sim.v is missing!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-5007 WARNING: overwrite current module 'clk_vga' in al_ip/clk_vga.v(22)
HDL-1007 : previous definition of design element 'clk_vga' is here in clk_vga.v(22)
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/PLL_sim.v
HDL-5007 WARNING: overwrite current module 'PLL' in al_ip/PLL_sim.v(5)
HDL-1007 : previous definition of design element 'PLL' is here in al_ip/PLL.v(23)
HDL-1007 : analyze verilog file al_ip/sin_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-5007 WARNING: overwrite current module 'clk_vga' in al_ip/clk_vga.v(22)
HDL-1007 : previous definition of design element 'clk_vga' is here in clk_vga.v(22)
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/PLL_sim.v
HDL-5007 WARNING: overwrite current module 'PLL' in al_ip/PLL_sim.v(5)
HDL-1007 : previous definition of design element 'PLL' is here in al_ip/PLL.v(23)
HDL-1007 : analyze verilog file al_ip/sin_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module pic_disp_rom in pic_disp_rom.v(23)
HDL-1007 : elaborate module muddr in al_ip/muddr.v(14)
HDL-1007 : elaborate module EG_LOGIC_MULT(INPUT_WIDTH_A=8,INPUT_WIDTH_B=8,OUTPUT_WIDTH=16,INPUTFORMAT="UNSIGNED",INPUTREGA="DISABLE",INPUTREGB="DISABLE",OUTPUTREG="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(214)
HDL-1007 : elaborate module img in al_ip/img_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="SP",REGMODE_A="OUTREG",INIT_FILE="../../../mif_coe/pic.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-5007 WARNING: actual bit length 11 differs from formal bit length 12 for port 'pixel_xpos' in top.v(74)
HDL-5007 WARNING: actual bit length 11 differs from formal bit length 12 for port 'pixel_ypos' in top.v(75)
HDL-5007 WARNING: port 'extlock' remains unconnected for this instance in ADDA.v(20)
HDL-5007 WARNING: port 'empty_flag' remains unconnected for this instance in ADDA.v(30)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-5007 WARNING: port 'jrstn' remains unconnected for this instance in al_ip/PLL_sim.v(25)
HDL-5007 WARNING: port 'jtdo' is not connected on this instance in al_ip/PLL_sim.v(25)
HDL-5007 WARNING: port 'psdone' remains unconnected for this instance in al_ip/PLL_sim.v(31)
HDL-1007 : elaborate module PLL in al_ip/PLL_sim.v(5)
HDL-1007 : elaborate module EG_PHY_GCLK in D:/English/TD5.0/arch/eagle_macro.v(600)
HDL-1007 : elaborate module EG_PHY_CONFIG in D:/English/TD5.0/arch/eagle_macro.v(625)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-5007 WARNING: input port 'jtdo[1]' is not connected on this instance in al_ip/PLL_sim.v(30)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/sin_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../sine_10b_1024.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment clk_50m  LOCATION = R7;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = A9;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "pic_disp_rom"
SYN-1012 : SanityCheck: Model "muddr"
SYN-1012 : SanityCheck: Model "img"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 13 instances.
SYN-1033 : Infer 1 multiplier IP
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model muddr
SYN-1011 : Flatten model img
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1124/256 useful/useless nets, 617/81 useful/useless insts
SYN-1015 : Optimize round 1, 265 better
SYN-1014 : Optimize round 2
SYN-1032 : 1123/1 useful/useless nets, 616/1 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 62 better
SYN-1014 : Optimize round 2
SYN-1032 : 662/12 useful/useless nets, 363/0 useful/useless insts
SYN-1019 : Optimized 144 mux instances.
SYN-1016 : Merged 7 instances.
SYN-1015 : Optimize round 2, 158 better
SYN-1014 : Optimize round 3
SYN-1032 : 370/150 useful/useless nets, 203/6 useful/useless insts
SYN-1019 : Optimized 24 mux instances.
SYN-1015 : Optimize round 3, 35 better
SYN-1014 : Optimize round 4
SYN-1032 : 322/24 useful/useless nets, 177/2 useful/useless insts
SYN-1015 : Optimize round 4, 2 better
SYN-1014 : Optimize round 5
SYN-1015 : Optimize round 5, 0 better
SYN-1032 : 735/2 useful/useless nets, 384/2 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              221
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     16
  #bufif1                   0
  #MX21                   136
  #FADD                     0
  #DFF                     63
  #LATCH                    0
#MACRO_ADD                 39
#MACRO_EQ                   5
#MACRO_MUX                100

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |158    |63     |47     |
|  u_ADDA        |ADDA        |2      |36     |5      |
|    PLL_inst    |PLL         |0      |0      |0      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |146    |3      |26     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 779/2 useful/useless nets, 428/2 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 779/1 useful/useless nets, 428/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 779/1 useful/useless nets, 428/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/TD\vga_wave\sine_10b_1024.mif"
SYN-8441 ERROR: Unable to open "E:/TD\vga_wave\sine_10b_1024.mif"
SYN-8418 ERROR: Error in parsing file. Fail in opening init file
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 28 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 834/2 useful/useless nets, 483/2 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 834/1 useful/useless nets, 483/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 834/1 useful/useless nets, 483/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/TD\vga_wave\sine_10b_1024.mif"
SYN-8441 ERROR: Unable to open "E:/TD\vga_wave\sine_10b_1024.mif"
SYN-8418 ERROR: Error in parsing file. Fail in opening init file
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 2 macro adder
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-5007 WARNING: overwrite current module 'clk_vga' in al_ip/clk_vga.v(22)
HDL-1007 : previous definition of design element 'clk_vga' is here in clk_vga.v(22)
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/PLL_sim.v
HDL-5007 WARNING: overwrite current module 'PLL' in al_ip/PLL_sim.v(5)
HDL-1007 : previous definition of design element 'PLL' is here in al_ip/PLL.v(23)
HDL-1007 : analyze verilog file al_ip/sin_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-5007 WARNING: overwrite current module 'clk_vga' in al_ip/clk_vga.v(22)
HDL-1007 : previous definition of design element 'clk_vga' is here in clk_vga.v(22)
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/PLL_sim.v
HDL-5007 WARNING: overwrite current module 'PLL' in al_ip/PLL_sim.v(5)
HDL-1007 : previous definition of design element 'PLL' is here in al_ip/PLL.v(23)
HDL-1007 : analyze verilog file al_ip/sin_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module pic_disp_rom in pic_disp_rom.v(23)
HDL-1007 : elaborate module muddr in al_ip/muddr.v(14)
HDL-1007 : elaborate module EG_LOGIC_MULT(INPUT_WIDTH_A=8,INPUT_WIDTH_B=8,OUTPUT_WIDTH=16,INPUTFORMAT="UNSIGNED",INPUTREGA="DISABLE",INPUTREGB="DISABLE",OUTPUTREG="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(214)
HDL-1007 : elaborate module img in al_ip/img_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="SP",REGMODE_A="OUTREG",INIT_FILE="../../../mif_coe/pic.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-5007 WARNING: actual bit length 11 differs from formal bit length 12 for port 'pixel_xpos' in top.v(74)
HDL-5007 WARNING: actual bit length 11 differs from formal bit length 12 for port 'pixel_ypos' in top.v(75)
HDL-5007 WARNING: port 'extlock' remains unconnected for this instance in ADDA.v(20)
HDL-5007 WARNING: port 'empty_flag' remains unconnected for this instance in ADDA.v(30)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-5007 WARNING: port 'jrstn' remains unconnected for this instance in al_ip/PLL_sim.v(25)
HDL-5007 WARNING: port 'jtdo' is not connected on this instance in al_ip/PLL_sim.v(25)
HDL-5007 WARNING: port 'psdone' remains unconnected for this instance in al_ip/PLL_sim.v(31)
HDL-1007 : elaborate module PLL in al_ip/PLL_sim.v(5)
HDL-1007 : elaborate module EG_PHY_GCLK in D:/English/TD5.0/arch/eagle_macro.v(600)
HDL-1007 : elaborate module EG_PHY_CONFIG in D:/English/TD5.0/arch/eagle_macro.v(625)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-5007 WARNING: input port 'jtdo[1]' is not connected on this instance in al_ip/PLL_sim.v(30)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/sin_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment clk_50m  LOCATION = R7;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = A9;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "pic_disp_rom"
SYN-1012 : SanityCheck: Model "muddr"
SYN-1012 : SanityCheck: Model "img"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 13 instances.
SYN-1033 : Infer 1 multiplier IP
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model muddr
SYN-1011 : Flatten model img
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1124/256 useful/useless nets, 617/81 useful/useless insts
SYN-1015 : Optimize round 1, 265 better
SYN-1014 : Optimize round 2
SYN-1032 : 1123/1 useful/useless nets, 616/1 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 62 better
SYN-1014 : Optimize round 2
SYN-1032 : 662/12 useful/useless nets, 363/0 useful/useless insts
SYN-1019 : Optimized 144 mux instances.
SYN-1016 : Merged 7 instances.
SYN-1015 : Optimize round 2, 158 better
SYN-1014 : Optimize round 3
SYN-1032 : 370/150 useful/useless nets, 203/6 useful/useless insts
SYN-1019 : Optimized 24 mux instances.
SYN-1015 : Optimize round 3, 35 better
SYN-1014 : Optimize round 4
SYN-1032 : 322/24 useful/useless nets, 177/2 useful/useless insts
SYN-1015 : Optimize round 4, 2 better
SYN-1014 : Optimize round 5
SYN-1015 : Optimize round 5, 0 better
SYN-1032 : 735/2 useful/useless nets, 384/2 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              221
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     16
  #bufif1                   0
  #MX21                   136
  #FADD                     0
  #DFF                     63
  #LATCH                    0
#MACRO_ADD                 39
#MACRO_EQ                   5
#MACRO_MUX                100

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |158    |63     |47     |
|  u_ADDA        |ADDA        |2      |36     |5      |
|    PLL_inst    |PLL         |0      |0      |0      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |146    |3      |26     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 779/2 useful/useless nets, 428/2 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 779/1 useful/useless nets, 428/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 779/1 useful/useless nets, 428/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 251/1 useful/useless nets, 182/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7/1 useful/useless nets, 4/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 7/1 useful/useless nets, 4/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1019 : Optimized 66 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1032 : 414/72 useful/useless nets, 335/0 useful/useless insts
SYN-1032 : 1160/2 useful/useless nets, 874/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 472.97 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 473.03 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 72 (2.71), #lev = 2 (1.69)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 72 (2.71), #lev = 2 (1.69)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 473.07 sec
SYN-3001 : Mapper mapped 105 instances into 74 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (3.61), #lev = 3 (1.95)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (3.33), #lev = 4 (2.44)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 473.12 sec
SYN-3001 : Mapper mapped 116 instances into 71 LUTs, name keeping = 88%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               624
  #lut4                   145
  #lut5                    51
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             428

Utilization Statistics
#lut                      624   out of  19600    3.18%
#reg                       63   out of  19600    0.32%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |196    |428    |63     |3      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|    PLL_inst    |PLL         |0      |0      |0      |0      |0      |
|  u_cam_vga_out |Driver      |74     |176    |24     |0      |0      |
|  u_lcd_display |lcd_display |71     |214    |3      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "PLL" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 3 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 180 adder to BLE ...
SYN-4008 : Packed 180 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (27 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 484 instances
RUN-1001 : 183 luts, 55 seqs, 160 mslices, 32 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 628 nets
RUN-1001 : 459 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 56 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 482 instances, 183 luts, 55 seqs, 192 slices, 33 macros(192 instances: 160 mslices 32 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 145879
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 482.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 105687, overlap = 4.5
PHY-3002 : Step(2): len = 88921.2, overlap = 6.75
PHY-3002 : Step(3): len = 64506.9, overlap = 6.75
PHY-3002 : Step(4): len = 62508.2, overlap = 6.75
PHY-3002 : Step(5): len = 42713.2, overlap = 4.5
PHY-3002 : Step(6): len = 40102.9, overlap = 4.5
PHY-3002 : Step(7): len = 37110.2, overlap = 6.75
PHY-3002 : Step(8): len = 31593.9, overlap = 6.75
PHY-3002 : Step(9): len = 31131, overlap = 6.75
PHY-3002 : Step(10): len = 25946.2, overlap = 5.5
PHY-3002 : Step(11): len = 25376, overlap = 8.75
PHY-3002 : Step(12): len = 25629.5, overlap = 8
PHY-3002 : Step(13): len = 22137.4, overlap = 9.5625
PHY-3002 : Step(14): len = 21262, overlap = 10.0625
PHY-3002 : Step(15): len = 20286.2, overlap = 9.375
PHY-3002 : Step(16): len = 18311.6, overlap = 7.5
PHY-3002 : Step(17): len = 18411, overlap = 7.9375
PHY-3002 : Step(18): len = 18388.3, overlap = 11.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.96102e-05
PHY-3002 : Step(19): len = 18246, overlap = 12.25
PHY-3002 : Step(20): len = 18080.2, overlap = 9.9375
PHY-3002 : Step(21): len = 17963.7, overlap = 10.1875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.92204e-05
PHY-3002 : Step(22): len = 17677.3, overlap = 10.25
PHY-3002 : Step(23): len = 17627.2, overlap = 11
PHY-3002 : Step(24): len = 17398.8, overlap = 11.1875
PHY-3002 : Step(25): len = 17331.7, overlap = 9.1875
PHY-3002 : Step(26): len = 17343.3, overlap = 9.1875
PHY-3002 : Step(27): len = 17399.1, overlap = 9.1875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000158441
PHY-3002 : Step(28): len = 17411.4, overlap = 9.1875
PHY-3002 : Step(29): len = 17407.6, overlap = 9.1875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007467s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (418.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.99232e-06
PHY-3002 : Step(30): len = 17569.8, overlap = 24.2813
PHY-3002 : Step(31): len = 17569.8, overlap = 24.2813
PHY-3002 : Step(32): len = 17406.6, overlap = 24.875
PHY-3002 : Step(33): len = 17456.5, overlap = 24.9375
PHY-3002 : Step(34): len = 17358.9, overlap = 24.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.99846e-05
PHY-3002 : Step(35): len = 17106.8, overlap = 24.2188
PHY-3002 : Step(36): len = 17249.2, overlap = 23.8438
PHY-3002 : Step(37): len = 17380, overlap = 23.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.99693e-05
PHY-3002 : Step(38): len = 17642.4, overlap = 21.4375
PHY-3002 : Step(39): len = 17642.4, overlap = 21.4375
PHY-3002 : Step(40): len = 17438.9, overlap = 21.8125
PHY-3002 : Step(41): len = 17438.9, overlap = 21.8125
PHY-3002 : Step(42): len = 17461.4, overlap = 21.9063
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.03976e-05
PHY-3002 : Step(43): len = 18910.7, overlap = 34
PHY-3002 : Step(44): len = 19007.3, overlap = 33.625
PHY-3002 : Step(45): len = 18704.9, overlap = 32.5625
PHY-3002 : Step(46): len = 18861.9, overlap = 32.5313
PHY-3002 : Step(47): len = 19059.5, overlap = 34.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.07951e-05
PHY-3002 : Step(48): len = 18855.4, overlap = 29.6563
PHY-3002 : Step(49): len = 18855.4, overlap = 29.6563
PHY-3002 : Step(50): len = 18960.5, overlap = 28.0938
PHY-3002 : Step(51): len = 18960.5, overlap = 28.0938
PHY-3002 : Step(52): len = 18771, overlap = 24.375
PHY-3002 : Step(53): len = 18771, overlap = 24.375
PHY-3002 : Step(54): len = 18772.4, overlap = 25.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.15903e-05
PHY-3002 : Step(55): len = 19062.5, overlap = 21.8125
PHY-3002 : Step(56): len = 19120.6, overlap = 21.8125
PHY-3002 : Step(57): len = 19195.2, overlap = 21.9375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 58.06 peak overflow 3.41
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 26880, over cnt = 22(0%), over = 32, worst = 2
PHY-1002 : len = 27192, over cnt = 8(0%), over = 12, worst = 2
PHY-1002 : len = 27280, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 27328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.033971s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (184.0%)

PHY-1001 : Congestion index: top1 = 13.13, top5 = 3.75, top10 = 1.25, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.091750s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (153.3%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 2080, tnet num: 626, tinst num: 482, tnode num: 2288, tedge num: 3238.
TMR-2508 : Levelizing timing graph completed, there are 89 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.222162s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (98.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.341658s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (114.3%)

OPT-1001 : End physical optimization;  0.348205s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (148.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 183 LUT to BLE ...
SYN-4008 : Packed 183 LUT and 54 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 129 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 184/430 primitive instances ...
PHY-3001 : End packing;  0.025174s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (124.1%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 345 instances
RUN-1001 : 160 mslices, 131 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 575 nets
RUN-1001 : 407 nets have 2 pins
RUN-1001 : 95 nets have [3 - 5] pins
RUN-1001 : 57 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 343 instances, 291 slices, 33 macros(192 instances: 160 mslices 32 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 19204, Over = 23.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.75759e-05
PHY-3002 : Step(58): len = 18575, overlap = 22.25
PHY-3002 : Step(59): len = 18565.5, overlap = 22
PHY-3002 : Step(60): len = 18373.3, overlap = 23
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.51518e-05
PHY-3002 : Step(61): len = 18570.9, overlap = 21.25
PHY-3002 : Step(62): len = 18679.3, overlap = 18.5
PHY-3002 : Step(63): len = 18773.3, overlap = 17.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000110304
PHY-3002 : Step(64): len = 19155.2, overlap = 17.25
PHY-3002 : Step(65): len = 19155.2, overlap = 17.25
PHY-3002 : Step(66): len = 19143.8, overlap = 17.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.026428s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (177.4%)

PHY-3001 : Trial Legalized: Len = 23025
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00326334
PHY-3002 : Step(67): len = 21516.3, overlap = 2.75
PHY-3002 : Step(68): len = 21236.7, overlap = 2.75
PHY-3002 : Step(69): len = 21228.5, overlap = 2.75
PHY-3002 : Step(70): len = 20791.7, overlap = 3.75
PHY-3002 : Step(71): len = 20296.4, overlap = 4.25
PHY-3002 : Step(72): len = 20296.4, overlap = 4.25
PHY-3002 : Step(73): len = 20302.8, overlap = 4.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005778s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 21518, Over = 0
PHY-3001 : End spreading;  0.002673s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 21518, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 35208, over cnt = 11(0%), over = 14, worst = 2
PHY-1002 : len = 35320, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 35288, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 35304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.034180s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (91.4%)

PHY-1001 : Congestion index: top1 = 16.88, top5 = 5.00, top10 = 1.25, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.110292s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (99.2%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1920, tnet num: 573, tinst num: 343, tnode num: 2075, tedge num: 3053.
TMR-2508 : Levelizing timing graph completed, there are 87 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.226474s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (110.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.371151s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (105.2%)

OPT-1001 : End physical optimization;  0.377313s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (103.5%)

RUN-1003 : finish command "place" in  2.120543s wall, 3.156250s user + 1.000000s system = 4.156250s CPU (196.0%)

RUN-1004 : used memory is 212 MB, reserved memory is 162 MB, peak memory is 225 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      567   out of  19600    2.89%
#reg                       63   out of  19600    0.32%
#le                       568
  #lut only               505   out of    568   88.91%
  #reg only                 1   out of    568    0.18%
  #lut&reg                 62   out of    568   10.92%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |568   |375    |192    |63     |3      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 345 instances
RUN-1001 : 160 mslices, 131 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 575 nets
RUN-1001 : 407 nets have 2 pins
RUN-1001 : 95 nets have [3 - 5] pins
RUN-1001 : 57 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 35208, over cnt = 11(0%), over = 14, worst = 2
PHY-1002 : len = 35320, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 35304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.031058s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (100.6%)

PHY-1001 : Congestion index: top1 = 16.88, top5 = 5.00, top10 = 1.25, top15 = 1.25.
PHY-1001 : End global routing;  0.105597s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (88.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7960, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.136953s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (102.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7960, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000021s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 64% nets.
PHY-1002 : len = 47240, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.491515s wall, 0.703125s user + 0.031250s system = 0.734375s CPU (149.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 47240, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 47240
PHY-1001 : End DR Iter 1; 0.005515s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  5.332680s wall, 5.375000s user + 0.218750s system = 5.593750s CPU (104.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  5.543820s wall, 5.562500s user + 0.218750s system = 5.781250s CPU (104.3%)

RUN-1004 : used memory is 321 MB, reserved memory is 278 MB, peak memory is 724 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      567   out of  19600    2.89%
#reg                       63   out of  19600    0.32%
#le                       568
  #lut only               505   out of    568   88.91%
  #reg only                 1   out of    568    0.18%
  #lut&reg                 62   out of    568   10.92%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       4   out of     16   25.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |568   |375    |192    |63     |3      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       363   
    #2         2        46   
    #3         3        25   
    #4         4        23   
    #5        5-10      57   
    #6       11-50      11   
  Average     2.39           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 345
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 575, pip num: 3848
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 707 valid insts, and 14293 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  1.943543s wall, 9.609375s user + 0.015625s system = 9.625000s CPU (495.2%)

RUN-1004 : used memory is 315 MB, reserved memory is 269 MB, peak memory is 724 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.372681s wall, 1.343750s user + 0.046875s system = 1.390625s CPU (101.3%)

RUN-1004 : used memory is 484 MB, reserved memory is 479 MB, peak memory is 724 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.411686s wall, 0.593750s user + 0.171875s system = 0.765625s CPU (10.3%)

RUN-1004 : used memory is 509 MB, reserved memory is 506 MB, peak memory is 724 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.141818s wall, 2.046875s user + 0.250000s system = 2.296875s CPU (25.1%)

RUN-1004 : used memory is 379 MB, reserved memory is 371 MB, peak memory is 724 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-5007 WARNING: overwrite current module 'clk_vga' in al_ip/clk_vga.v(22)
HDL-1007 : previous definition of design element 'clk_vga' is here in clk_vga.v(22)
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/PLL_sim.v
HDL-5007 WARNING: overwrite current module 'PLL' in al_ip/PLL_sim.v(5)
HDL-1007 : previous definition of design element 'PLL' is here in al_ip/PLL.v(23)
HDL-1007 : analyze verilog file al_ip/sin_rom.v
HDL-1007 : analyze verilog file lcd_display.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-5007 WARNING: overwrite current module 'clk_vga' in al_ip/clk_vga.v(22)
HDL-1007 : previous definition of design element 'clk_vga' is here in clk_vga.v(22)
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/PLL_sim.v
HDL-5007 WARNING: overwrite current module 'PLL' in al_ip/PLL_sim.v(5)
HDL-1007 : previous definition of design element 'PLL' is here in al_ip/PLL.v(23)
HDL-1007 : analyze verilog file al_ip/sin_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'data' remains unconnected for this instance in top.v(69)
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module pic_disp_rom in pic_disp_rom.v(23)
HDL-1007 : elaborate module muddr in al_ip/muddr.v(14)
HDL-1007 : elaborate module EG_LOGIC_MULT(INPUT_WIDTH_A=8,INPUT_WIDTH_B=8,OUTPUT_WIDTH=16,INPUTFORMAT="UNSIGNED",INPUTREGA="DISABLE",INPUTREGB="DISABLE",OUTPUTREG="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(214)
HDL-1007 : elaborate module img in al_ip/img_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="SP",REGMODE_A="OUTREG",INIT_FILE="../../../mif_coe/pic.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-5007 WARNING: port 'extlock' remains unconnected for this instance in ADDA.v(20)
HDL-5007 WARNING: port 'empty_flag' remains unconnected for this instance in ADDA.v(30)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-5007 WARNING: port 'jrstn' remains unconnected for this instance in al_ip/PLL_sim.v(25)
HDL-5007 WARNING: port 'jtdo' is not connected on this instance in al_ip/PLL_sim.v(25)
HDL-5007 WARNING: port 'psdone' remains unconnected for this instance in al_ip/PLL_sim.v(31)
HDL-1007 : elaborate module PLL in al_ip/PLL_sim.v(5)
HDL-1007 : elaborate module EG_PHY_GCLK in D:/English/TD5.0/arch/eagle_macro.v(600)
HDL-1007 : elaborate module EG_PHY_CONFIG in D:/English/TD5.0/arch/eagle_macro.v(625)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-5007 WARNING: input port 'jtdo[1]' is not connected on this instance in al_ip/PLL_sim.v(30)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/sin_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-5007 WARNING: input port 'data[9]' remains unconnected for this instance in top.v(69)
HDL-5007 WARNING: input port 'data[0]' is not connected on this instance in top.v(69)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "pic_disp_rom"
SYN-1012 : SanityCheck: Model "muddr"
SYN-1012 : SanityCheck: Model "img"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1033 : Infer 1 multiplier IP
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model muddr
SYN-1011 : Flatten model img
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 1 instances.
SYN-5011 WARNING: Undriven pin: model "top" / inst "u_lcd_display" in top.v(69) / pin "data[9]"
SYN-5011 WARNING: Undriven pin: model "top" / inst "u_lcd_display" in top.v(69) / pin "data[8]"
SYN-5011 WARNING: Undriven pin: model "top" / inst "u_lcd_display" in top.v(69) / pin "data[7]"
SYN-5011 WARNING: Undriven pin: model "top" / inst "u_lcd_display" in top.v(69) / pin "data[6]"
SYN-5011 WARNING: Undriven pin: model "top" / inst "u_lcd_display" in top.v(69) / pin "data[5]"
SYN-5011 WARNING: Undriven pin: model "top" / inst "u_lcd_display" in top.v(69) / pin "data[4]"
SYN-5011 WARNING: Undriven pin: model "top" / inst "u_lcd_display" in top.v(69) / pin "data[3]"
SYN-5011 WARNING: Undriven pin: model "top" / inst "u_lcd_display" in top.v(69) / pin "data[2]"
SYN-5011 WARNING: Undriven pin: model "top" / inst "u_lcd_display" in top.v(69) / pin "data[1]"
SYN-5011 WARNING: Undriven pin: model "top" / inst "u_lcd_display" in top.v(69) / pin "data[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1032 : 944/295 useful/useless nets, 520/86 useful/useless insts
SYN-1015 : Optimize round 1, 309 better
SYN-1014 : Optimize round 2
SYN-1032 : 943/1 useful/useless nets, 519/1 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 481/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 241/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1032 : 648/2 useful/useless nets, 341/2 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              180
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     14
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                     64
  #LATCH                    0
#MACRO_ADD                 35
#MACRO_EQ                   6
#MACRO_MUX                101

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |116    |64     |44     |
|  u_ADDA        |ADDA        |2      |36     |5      |
|    PLL_inst    |PLL         |0      |0      |0      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 692/2 useful/useless nets, 385/2 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 692/1 useful/useless nets, 385/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 692/1 useful/useless nets, 385/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 251/1 useful/useless nets, 182/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7/1 useful/useless nets, 4/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 7/1 useful/useless nets, 4/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 22 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 304/58 useful/useless nets, 249/0 useful/useless insts
SYN-1032 : 1040/4 useful/useless nets, 782/4 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 1827.78 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 1827.89 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 1827.97 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 49 (3.41), #lev = 3 (1.88)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (3.49), #lev = 3 (1.88)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 1828.06 sec
SYN-3001 : Mapper mapped 107 instances into 47 LUTs, name keeping = 87%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               516
  #lut4                   121
  #lut5                    49
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             346

Utilization Statistics
#lut                      516   out of  19600    2.63%
#reg                       64   out of  19600    0.33%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |170    |346    |64     |3      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|    PLL_inst    |PLL         |0      |0      |0      |0      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |47     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "PLL" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.582165s wall, 1.640625s user + 0.078125s system = 1.718750s CPU (108.6%)

RUN-1004 : used memory is 393 MB, reserved memory is 385 MB, peak memory is 724 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 17 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 426 instances
RUN-1001 : 158 luts, 56 seqs, 136 mslices, 22 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 542 nets
RUN-1001 : 402 nets have 2 pins
RUN-1001 : 73 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 424 instances, 158 luts, 56 seqs, 158 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 118119
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 424.
PHY-3001 : End clustering;  0.000047s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(74): len = 86164, overlap = 4.5
PHY-3002 : Step(75): len = 74483.2, overlap = 4.5
PHY-3002 : Step(76): len = 53395.7, overlap = 6.75
PHY-3002 : Step(77): len = 51720.6, overlap = 6.75
PHY-3002 : Step(78): len = 33197.9, overlap = 4.5
PHY-3002 : Step(79): len = 30433.2, overlap = 6.75
PHY-3002 : Step(80): len = 29335, overlap = 4.5
PHY-3002 : Step(81): len = 24046.5, overlap = 6.75
PHY-3002 : Step(82): len = 23070.6, overlap = 6.75
PHY-3002 : Step(83): len = 20594, overlap = 4.5
PHY-3002 : Step(84): len = 20112.2, overlap = 6.75
PHY-3002 : Step(85): len = 19719.6, overlap = 9.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000148472
PHY-3002 : Step(86): len = 19462.2, overlap = 6.9375
PHY-3002 : Step(87): len = 19396.9, overlap = 6.9375
PHY-3002 : Step(88): len = 19382.1, overlap = 6.9375
PHY-3002 : Step(89): len = 19046.8, overlap = 10
PHY-3002 : Step(90): len = 19040.2, overlap = 10
PHY-3002 : Step(91): len = 18886.6, overlap = 7.75
PHY-3002 : Step(92): len = 18822.6, overlap = 7.75
PHY-3002 : Step(93): len = 18772.3, overlap = 8.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000296944
PHY-3002 : Step(94): len = 18872.4, overlap = 8.875
PHY-3002 : Step(95): len = 18881.2, overlap = 6.5625
PHY-3002 : Step(96): len = 18915.9, overlap = 8.8125
PHY-3002 : Step(97): len = 18774.4, overlap = 8.9375
PHY-3002 : Step(98): len = 18747.9, overlap = 8.875
PHY-3002 : Step(99): len = 18445.1, overlap = 11.5
PHY-3002 : Step(100): len = 18336, overlap = 11.5
PHY-3002 : Step(101): len = 18052.8, overlap = 9.25
PHY-3002 : Step(102): len = 18110.4, overlap = 6.5625
PHY-3002 : Step(103): len = 17682.8, overlap = 8.75
PHY-3002 : Step(104): len = 17557.6, overlap = 8.5
PHY-3002 : Step(105): len = 17162.8, overlap = 9.375
PHY-3002 : Step(106): len = 17036, overlap = 7.5625
PHY-3002 : Step(107): len = 17034, overlap = 7.8125
PHY-3002 : Step(108): len = 16889.5, overlap = 10.1875
PHY-3002 : Step(109): len = 16804.9, overlap = 10.3125
PHY-3002 : Step(110): len = 16744.3, overlap = 10.3125
PHY-3002 : Step(111): len = 16744.3, overlap = 10.3125
PHY-3002 : Step(112): len = 16668.4, overlap = 10.4375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000593889
PHY-3002 : Step(113): len = 16804, overlap = 10.5
PHY-3002 : Step(114): len = 16827.7, overlap = 8.3125
PHY-3002 : Step(115): len = 16825.5, overlap = 8.3125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00118778
PHY-3002 : Step(116): len = 16840.3, overlap = 8.25
PHY-3002 : Step(117): len = 16840.9, overlap = 8.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015567s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (200.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.1519e-06
PHY-3002 : Step(118): len = 17398.1, overlap = 15.3125
PHY-3002 : Step(119): len = 17424.9, overlap = 14.75
PHY-3002 : Step(120): len = 17188.8, overlap = 14.5938
PHY-3002 : Step(121): len = 17188.8, overlap = 14.5938
PHY-3002 : Step(122): len = 16896.8, overlap = 14.9375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.63038e-05
PHY-3002 : Step(123): len = 17028.4, overlap = 14.4688
PHY-3002 : Step(124): len = 17028.4, overlap = 14.4688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.26076e-05
PHY-3002 : Step(125): len = 17084, overlap = 13.8125
PHY-3002 : Step(126): len = 17084, overlap = 13.8125
PHY-3002 : Step(127): len = 17118.8, overlap = 13.9375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.71584e-05
PHY-3002 : Step(128): len = 17439.3, overlap = 39.3125
PHY-3002 : Step(129): len = 17439.3, overlap = 39.3125
PHY-3002 : Step(130): len = 17660.2, overlap = 31.875
PHY-3002 : Step(131): len = 17660.2, overlap = 31.875
PHY-3002 : Step(132): len = 17607.2, overlap = 32.3438
PHY-3002 : Step(133): len = 17607.2, overlap = 32.3438
PHY-3002 : Step(134): len = 17783.6, overlap = 32.25
PHY-3002 : Step(135): len = 17783.6, overlap = 32.25
PHY-3002 : Step(136): len = 17710.8, overlap = 30.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.43168e-05
PHY-3002 : Step(137): len = 18314.5, overlap = 29.8438
PHY-3002 : Step(138): len = 18314.5, overlap = 29.8438
PHY-3002 : Step(139): len = 18141.2, overlap = 28.5313
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.86335e-05
PHY-3002 : Step(140): len = 18399.1, overlap = 27.9688
PHY-3002 : Step(141): len = 18399.1, overlap = 27.9688
PHY-3002 : Step(142): len = 18421.2, overlap = 28.1563
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000137267
PHY-3002 : Step(143): len = 18609.1, overlap = 27.9063
PHY-3002 : Step(144): len = 18609.1, overlap = 27.9063
PHY-3002 : Step(145): len = 18647.3, overlap = 21.5
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 41.63 peak overflow 2.03
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 25568, over cnt = 24(0%), over = 34, worst = 2
PHY-1002 : len = 25800, over cnt = 14(0%), over = 18, worst = 2
PHY-1002 : len = 25888, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 25888, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 25880, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.059682s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (261.8%)

PHY-1001 : Congestion index: top1 = 12.50, top5 = 2.50, top10 = 1.25, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.196905s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (142.8%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1823, tnet num: 540, tinst num: 424, tnode num: 2034, tedge num: 2824.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.421694s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (103.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.659042s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (116.2%)

OPT-1001 : End physical optimization;  0.669122s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (116.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 158 LUT to BLE ...
SYN-4008 : Packed 158 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 103 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 159/371 primitive instances ...
PHY-3001 : End packing;  0.039148s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (119.7%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 300 instances
RUN-1001 : 136 mslices, 110 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 487 nets
RUN-1001 : 347 nets have 2 pins
RUN-1001 : 73 nets have [3 - 5] pins
RUN-1001 : 51 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 298 instances, 246 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 18677.4, Over = 22
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.36906e-05
PHY-3002 : Step(146): len = 18092.2, overlap = 24.25
PHY-3002 : Step(147): len = 18092.2, overlap = 24.25
PHY-3002 : Step(148): len = 17981, overlap = 24.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.73813e-05
PHY-3002 : Step(149): len = 18206.1, overlap = 25.25
PHY-3002 : Step(150): len = 18254.4, overlap = 25.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.47626e-05
PHY-3002 : Step(151): len = 18648.9, overlap = 23.5
PHY-3002 : Step(152): len = 18648.9, overlap = 23.5
PHY-3002 : Step(153): len = 18534.2, overlap = 23.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.065153s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (167.9%)

PHY-3001 : Trial Legalized: Len = 22182.4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(154): len = 19673.1, overlap = 4.75
PHY-3002 : Step(155): len = 19346.4, overlap = 5.5
PHY-3002 : Step(156): len = 19270, overlap = 5
PHY-3002 : Step(157): len = 19029.9, overlap = 5.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.97332e-05
PHY-3002 : Step(158): len = 18985.6, overlap = 5
PHY-3002 : Step(159): len = 19007.5, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009897s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 20888.4, Over = 0
PHY-3001 : End spreading;  0.003998s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (390.8%)

PHY-3001 : Final: Len = 20888.4, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 33552, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 33544, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 33560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.047973s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (228.0%)

PHY-1001 : Congestion index: top1 = 15.63, top5 = 3.75, top10 = 1.25, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.162939s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (153.4%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1662, tnet num: 485, tinst num: 298, tnode num: 1822, tedge num: 2635.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.373030s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (100.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.588987s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (114.1%)

OPT-1001 : End physical optimization;  0.598599s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (112.2%)

RUN-1003 : finish command "place" in  5.076315s wall, 7.359375s user + 1.953125s system = 9.312500s CPU (183.4%)

RUN-1004 : used memory is 407 MB, reserved memory is 401 MB, peak memory is 724 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      474   out of  19600    2.42%
#reg                       64   out of  19600    0.33%
#le                       475
  #lut only               411   out of    475   86.53%
  #reg only                 1   out of    475    0.21%
  #lut&reg                 63   out of    475   13.26%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |475   |316    |158    |64     |3      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 300 instances
RUN-1001 : 136 mslices, 110 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 487 nets
RUN-1001 : 347 nets have 2 pins
RUN-1001 : 73 nets have [3 - 5] pins
RUN-1001 : 51 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 33552, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 33544, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 33560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.052385s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (119.3%)

PHY-1001 : Congestion index: top1 = 15.63, top5 = 3.75, top10 = 1.25, top15 = 1.25.
PHY-1001 : End global routing;  0.169737s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (110.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.204829s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (99.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000025s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 63% nets.
PHY-1002 : len = 44752, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.943330s wall, 1.234375s user + 0.031250s system = 1.265625s CPU (134.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 44736, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 44736
PHY-1001 : End DR Iter 1; 0.008793s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (177.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.996147s wall, 3.156250s user + 0.187500s system = 3.343750s CPU (111.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.337889s wall, 3.500000s user + 0.203125s system = 3.703125s CPU (110.9%)

RUN-1004 : used memory is 403 MB, reserved memory is 392 MB, peak memory is 815 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      474   out of  19600    2.42%
#reg                       64   out of  19600    0.33%
#le                       475
  #lut only               411   out of    475   86.53%
  #reg only                 1   out of    475    0.21%
  #lut&reg                 63   out of    475   13.26%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       4   out of     16   25.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |475   |316    |158    |64     |3      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       303   
    #2         2        33   
    #3         3        17   
    #4         4        22   
    #5        5-10      51   
    #6       11-50      11   
  Average     2.48           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 300
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 487, pip num: 3397
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 694 valid insts, and 12212 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  3.005169s wall, 15.046875s user + 0.046875s system = 15.093750s CPU (502.3%)

RUN-1004 : used memory is 413 MB, reserved memory is 405 MB, peak memory is 815 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-5007 WARNING: overwrite current module 'clk_vga' in al_ip/clk_vga.v(22)
HDL-1007 : previous definition of design element 'clk_vga' is here in clk_vga.v(22)
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/PLL_sim.v
HDL-5007 WARNING: overwrite current module 'PLL' in al_ip/PLL_sim.v(5)
HDL-1007 : previous definition of design element 'PLL' is here in al_ip/PLL.v(23)
HDL-1007 : analyze verilog file al_ip/sin_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-5007 WARNING: overwrite current module 'clk_vga' in al_ip/clk_vga.v(22)
HDL-1007 : previous definition of design element 'clk_vga' is here in clk_vga.v(22)
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/PLL_sim.v
HDL-5007 WARNING: overwrite current module 'PLL' in al_ip/PLL_sim.v(5)
HDL-1007 : previous definition of design element 'PLL' is here in al_ip/PLL.v(23)
HDL-1007 : analyze verilog file al_ip/sin_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module pic_disp_rom in pic_disp_rom.v(23)
HDL-1007 : elaborate module muddr in al_ip/muddr.v(14)
HDL-1007 : elaborate module EG_LOGIC_MULT(INPUT_WIDTH_A=8,INPUT_WIDTH_B=8,OUTPUT_WIDTH=16,INPUTFORMAT="UNSIGNED",INPUTREGA="DISABLE",INPUTREGB="DISABLE",OUTPUTREG="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(214)
HDL-1007 : elaborate module img in al_ip/img_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="SP",REGMODE_A="OUTREG",INIT_FILE="../../../mif_coe/pic.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-5007 WARNING: port 'extlock' remains unconnected for this instance in ADDA.v(20)
HDL-5007 WARNING: port 'empty_flag' remains unconnected for this instance in ADDA.v(30)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-5007 WARNING: port 'jrstn' remains unconnected for this instance in al_ip/PLL_sim.v(25)
HDL-5007 WARNING: port 'jtdo' is not connected on this instance in al_ip/PLL_sim.v(25)
HDL-5007 WARNING: port 'psdone' remains unconnected for this instance in al_ip/PLL_sim.v(31)
HDL-1007 : elaborate module PLL in al_ip/PLL_sim.v(5)
HDL-1007 : elaborate module EG_PHY_GCLK in D:/English/TD5.0/arch/eagle_macro.v(600)
HDL-1007 : elaborate module EG_PHY_CONFIG in D:/English/TD5.0/arch/eagle_macro.v(625)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-5007 WARNING: input port 'jtdo[1]' is not connected on this instance in al_ip/PLL_sim.v(30)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/sin_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "pic_disp_rom"
SYN-1012 : SanityCheck: Model "muddr"
SYN-1012 : SanityCheck: Model "img"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1033 : Infer 1 multiplier IP
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model muddr
SYN-1011 : Flatten model img
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 944/295 useful/useless nets, 520/86 useful/useless insts
SYN-1015 : Optimize round 1, 309 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 481/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 241/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1032 : 649/1 useful/useless nets, 342/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              180
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     14
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                     64
  #LATCH                    0
#MACRO_ADD                 35
#MACRO_EQ                   6
#MACRO_MUX                101

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |116    |64     |44     |
|  u_ADDA        |ADDA        |2      |36     |5      |
|    PLL_inst    |PLL         |0      |0      |0      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 693/1 useful/useless nets, 386/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 251/1 useful/useless nets, 182/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7/1 useful/useless nets, 4/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 7/1 useful/useless nets, 4/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 22 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 308/58 useful/useless nets, 253/0 useful/useless insts
SYN-1032 : 1045/4 useful/useless nets, 787/4 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 1913.40 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 1913.46 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 1913.50 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 50 (3.44), #lev = 3 (1.88)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 49 (3.47), #lev = 3 (1.85)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 1913.56 sec
SYN-3001 : Mapper mapped 111 instances into 49 LUTs, name keeping = 81%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               518
  #lut4                   123
  #lut5                    49
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             346

Utilization Statistics
#lut                      518   out of  19600    2.64%
#reg                       64   out of  19600    0.33%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |172    |346    |64     |3      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|    PLL_inst    |PLL         |0      |0      |0      |0      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |49     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "PLL" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 428 instances
RUN-1001 : 160 luts, 56 seqs, 136 mslices, 22 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 544 nets
RUN-1001 : 402 nets have 2 pins
RUN-1001 : 73 nets have [3 - 5] pins
RUN-1001 : 52 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 426 instances, 160 luts, 56 seqs, 158 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 120320
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 426.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(160): len = 87166.4, overlap = 4.5
PHY-3002 : Step(161): len = 74124.1, overlap = 6.75
PHY-3002 : Step(162): len = 54014.9, overlap = 6.75
PHY-3002 : Step(163): len = 51940.6, overlap = 6.75
PHY-3002 : Step(164): len = 33551.2, overlap = 4.5
PHY-3002 : Step(165): len = 30757.9, overlap = 6.75
PHY-3002 : Step(166): len = 29105.1, overlap = 4.5
PHY-3002 : Step(167): len = 24181.6, overlap = 6.75
PHY-3002 : Step(168): len = 23262.9, overlap = 6.75
PHY-3002 : Step(169): len = 20878.5, overlap = 4.5
PHY-3002 : Step(170): len = 20530.8, overlap = 6.75
PHY-3002 : Step(171): len = 19985.3, overlap = 4.75
PHY-3002 : Step(172): len = 19530.8, overlap = 8.75
PHY-3002 : Step(173): len = 19265.4, overlap = 9
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.32643e-05
PHY-3002 : Step(174): len = 19037.9, overlap = 6.75
PHY-3002 : Step(175): len = 18872.3, overlap = 6.75
PHY-3002 : Step(176): len = 18189.1, overlap = 6.75
PHY-3002 : Step(177): len = 18117.1, overlap = 6.75
PHY-3002 : Step(178): len = 17576.6, overlap = 6.75
PHY-3002 : Step(179): len = 17717.2, overlap = 6.75
PHY-3002 : Step(180): len = 17391.2, overlap = 6.75
PHY-3002 : Step(181): len = 17374.2, overlap = 6.75
PHY-3002 : Step(182): len = 17334.6, overlap = 6.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000166529
PHY-3002 : Step(183): len = 17146.2, overlap = 6.75
PHY-3002 : Step(184): len = 17146.2, overlap = 6.75
PHY-3002 : Step(185): len = 17112.5, overlap = 6.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000333057
PHY-3002 : Step(186): len = 17103.7, overlap = 6.75
PHY-3002 : Step(187): len = 17098.7, overlap = 6.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008956s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (348.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000253029
PHY-3002 : Step(188): len = 17664.8, overlap = 13.9688
PHY-3002 : Step(189): len = 17751.2, overlap = 13.9688
PHY-3002 : Step(190): len = 17034.4, overlap = 18.5938
PHY-3002 : Step(191): len = 17067.9, overlap = 19.0313
PHY-3002 : Step(192): len = 17072, overlap = 18.375
PHY-3002 : Step(193): len = 17005.3, overlap = 17.5625
PHY-3002 : Step(194): len = 16751.7, overlap = 16.6563
PHY-3002 : Step(195): len = 16866.1, overlap = 16.2188
PHY-3002 : Step(196): len = 16979.5, overlap = 14.2188
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.0319e-05
PHY-3002 : Step(197): len = 17591, overlap = 29.25
PHY-3002 : Step(198): len = 17907.6, overlap = 26
PHY-3002 : Step(199): len = 18032.2, overlap = 14.375
PHY-3002 : Step(200): len = 17904.6, overlap = 13.9688
PHY-3002 : Step(201): len = 17985.6, overlap = 16.2813
PHY-3002 : Step(202): len = 17967.7, overlap = 20.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000140638
PHY-3002 : Step(203): len = 17629.9, overlap = 16.5313
PHY-3002 : Step(204): len = 17631.2, overlap = 13.4688
PHY-3002 : Step(205): len = 17633.9, overlap = 14.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000281276
PHY-3002 : Step(206): len = 17667.2, overlap = 14.5313
PHY-3002 : Step(207): len = 17688.2, overlap = 14.5313
PHY-3002 : Step(208): len = 17744.2, overlap = 14.2188
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 42.06 peak overflow 2.75
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 26248, over cnt = 39(0%), over = 60, worst = 2
PHY-1002 : len = 26680, over cnt = 14(0%), over = 20, worst = 2
PHY-1002 : len = 26736, over cnt = 8(0%), over = 11, worst = 2
PHY-1002 : len = 26816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.033414s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (93.5%)

PHY-1001 : Congestion index: top1 = 13.75, top5 = 3.13, top10 = 1.25, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.097948s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (95.7%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1831, tnet num: 542, tinst num: 426, tnode num: 2042, tedge num: 2836.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.219921s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (99.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.345887s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (99.4%)

OPT-1001 : End physical optimization;  0.352894s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (101.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 160 LUT to BLE ...
SYN-4008 : Packed 160 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 105 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 161/373 primitive instances ...
PHY-3001 : End packing;  0.026338s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (178.0%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 300 instances
RUN-1001 : 136 mslices, 110 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 489 nets
RUN-1001 : 347 nets have 2 pins
RUN-1001 : 73 nets have [3 - 5] pins
RUN-1001 : 53 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 298 instances, 246 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 17700.8, Over = 18.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.31522e-05
PHY-3002 : Step(209): len = 17283.2, overlap = 16.75
PHY-3002 : Step(210): len = 17283.2, overlap = 16.75
PHY-3002 : Step(211): len = 17154.1, overlap = 19.5
PHY-3002 : Step(212): len = 17154.1, overlap = 19.5
PHY-3002 : Step(213): len = 17025, overlap = 19.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000186304
PHY-3002 : Step(214): len = 17262.6, overlap = 18.25
PHY-3002 : Step(215): len = 17262.6, overlap = 18.25
PHY-3002 : Step(216): len = 17224.7, overlap = 18.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000372609
PHY-3002 : Step(217): len = 17416.6, overlap = 16.25
PHY-3002 : Step(218): len = 17458.1, overlap = 16
PHY-3002 : Step(219): len = 17523.8, overlap = 16
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.032606s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (143.8%)

PHY-3001 : Trial Legalized: Len = 20733.8
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(220): len = 18483.9, overlap = 5
PHY-3002 : Step(221): len = 18237.5, overlap = 6.5
PHY-3002 : Step(222): len = 18151.9, overlap = 7.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000307351
PHY-3002 : Step(223): len = 18118.8, overlap = 7.5
PHY-3002 : Step(224): len = 18140.2, overlap = 7.25
PHY-3002 : Step(225): len = 18141.5, overlap = 7.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000614702
PHY-3002 : Step(226): len = 17992.7, overlap = 7.5
PHY-3002 : Step(227): len = 17992.7, overlap = 7.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005979s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 19583.8, Over = 0
PHY-3001 : End spreading;  0.002723s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 19583.8, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 30928, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 30944, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 30912, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 30920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.035154s wall, 0.062500s user + 0.062500s system = 0.125000s CPU (355.6%)

PHY-1001 : Congestion index: top1 = 14.38, top5 = 3.75, top10 = 1.25, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.110379s wall, 0.140625s user + 0.078125s system = 0.218750s CPU (198.2%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1666, tnet num: 487, tinst num: 298, tnode num: 1822, tedge num: 2641.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.248339s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (107.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.389187s wall, 0.437500s user + 0.078125s system = 0.515625s CPU (132.5%)

OPT-1001 : End physical optimization;  0.396202s wall, 0.437500s user + 0.078125s system = 0.515625s CPU (130.1%)

RUN-1003 : finish command "place" in  2.461891s wall, 3.656250s user + 0.890625s system = 4.546875s CPU (184.7%)

RUN-1004 : used memory is 416 MB, reserved memory is 411 MB, peak memory is 815 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      476   out of  19600    2.43%
#reg                       64   out of  19600    0.33%
#le                       477
  #lut only               413   out of    477   86.58%
  #reg only                 1   out of    477    0.21%
  #lut&reg                 63   out of    477   13.21%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |477   |318    |158    |64     |3      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 300 instances
RUN-1001 : 136 mslices, 110 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 489 nets
RUN-1001 : 347 nets have 2 pins
RUN-1001 : 73 nets have [3 - 5] pins
RUN-1001 : 53 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 30928, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 30944, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 30912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.031022s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (100.7%)

PHY-1001 : Congestion index: top1 = 14.38, top5 = 3.13, top10 = 1.25, top15 = 1.25.
PHY-1001 : End global routing;  0.104078s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (90.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.136447s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (103.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 63% nets.
PHY-1002 : len = 43280, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.461181s wall, 0.718750s user + 0.046875s system = 0.765625s CPU (166.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 43296, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 43296
PHY-1001 : End DR Iter 1; 0.006153s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (254.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.731618s wall, 1.906250s user + 0.140625s system = 2.046875s CPU (118.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.935911s wall, 2.109375s user + 0.140625s system = 2.250000s CPU (116.2%)

RUN-1004 : used memory is 424 MB, reserved memory is 421 MB, peak memory is 825 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      476   out of  19600    2.43%
#reg                       64   out of  19600    0.33%
#le                       477
  #lut only               413   out of    477   86.58%
  #reg only                 1   out of    477    0.21%
  #lut&reg                 63   out of    477   13.21%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       4   out of     16   25.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |477   |318    |158    |64     |3      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       303   
    #2         2        38   
    #3         3        15   
    #4         4        19   
    #5        5-10      53   
    #6       11-50      11   
  Average     2.48           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 300
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 489, pip num: 3409
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 669 valid insts, and 12282 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  1.835595s wall, 8.796875s user + 0.078125s system = 8.875000s CPU (483.5%)

RUN-1004 : used memory is 428 MB, reserved memory is 421 MB, peak memory is 825 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.529147s wall, 1.484375s user + 0.046875s system = 1.531250s CPU (100.1%)

RUN-1004 : used memory is 548 MB, reserved memory is 545 MB, peak memory is 825 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.271559s wall, 0.468750s user + 0.218750s system = 0.687500s CPU (9.5%)

RUN-1004 : used memory is 577 MB, reserved memory is 576 MB, peak memory is 825 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.189061s wall, 2.093750s user + 0.281250s system = 2.375000s CPU (25.8%)

RUN-1004 : used memory is 456 MB, reserved memory is 446 MB, peak memory is 825 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-5007 WARNING: overwrite current module 'clk_vga' in al_ip/clk_vga.v(22)
HDL-1007 : previous definition of design element 'clk_vga' is here in clk_vga.v(22)
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/PLL_sim.v
HDL-5007 WARNING: overwrite current module 'PLL' in al_ip/PLL_sim.v(5)
HDL-1007 : previous definition of design element 'PLL' is here in al_ip/PLL.v(23)
HDL-1007 : analyze verilog file al_ip/sin_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-5007 WARNING: overwrite current module 'clk_vga' in al_ip/clk_vga.v(22)
HDL-1007 : previous definition of design element 'clk_vga' is here in clk_vga.v(22)
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/PLL_sim.v
HDL-5007 WARNING: overwrite current module 'PLL' in al_ip/PLL_sim.v(5)
HDL-1007 : previous definition of design element 'PLL' is here in al_ip/PLL.v(23)
HDL-1007 : analyze verilog file al_ip/sin_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module pic_disp_rom in pic_disp_rom.v(23)
HDL-1007 : elaborate module muddr in al_ip/muddr.v(14)
HDL-1007 : elaborate module EG_LOGIC_MULT(INPUT_WIDTH_A=8,INPUT_WIDTH_B=8,OUTPUT_WIDTH=16,INPUTFORMAT="UNSIGNED",INPUTREGA="DISABLE",INPUTREGB="DISABLE",OUTPUTREG="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(214)
HDL-1007 : elaborate module img in al_ip/img_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="SP",REGMODE_A="OUTREG",INIT_FILE="../../../mif_coe/pic.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-5007 WARNING: port 'extlock' remains unconnected for this instance in ADDA.v(20)
HDL-5007 WARNING: port 'empty_flag' remains unconnected for this instance in ADDA.v(30)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-5007 WARNING: port 'jrstn' remains unconnected for this instance in al_ip/PLL_sim.v(25)
HDL-5007 WARNING: port 'jtdo' is not connected on this instance in al_ip/PLL_sim.v(25)
HDL-5007 WARNING: port 'psdone' remains unconnected for this instance in al_ip/PLL_sim.v(31)
HDL-1007 : elaborate module PLL in al_ip/PLL_sim.v(5)
HDL-1007 : elaborate module EG_PHY_GCLK in D:/English/TD5.0/arch/eagle_macro.v(600)
HDL-1007 : elaborate module EG_PHY_CONFIG in D:/English/TD5.0/arch/eagle_macro.v(625)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-5007 WARNING: input port 'jtdo[1]' is not connected on this instance in al_ip/PLL_sim.v(30)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/sin_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "pic_disp_rom"
SYN-1012 : SanityCheck: Model "muddr"
SYN-1012 : SanityCheck: Model "img"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1033 : Infer 1 multiplier IP
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model muddr
SYN-1011 : Flatten model img
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 944/295 useful/useless nets, 520/86 useful/useless insts
SYN-1015 : Optimize round 1, 309 better
SYN-1014 : Optimize round 2
SYN-1032 : 943/1 useful/useless nets, 519/1 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 490/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 250/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1032 : 657/2 useful/useless nets, 341/2 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              180
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     14
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                     64
  #LATCH                    0
#MACRO_ADD                 35
#MACRO_EQ                   6
#MACRO_MUX                101

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |116    |64     |44     |
|  u_ADDA        |ADDA        |2      |36     |5      |
|    PLL_inst    |PLL         |0      |0      |0      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 701/2 useful/useless nets, 385/2 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 701/1 useful/useless nets, 385/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 701/1 useful/useless nets, 385/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 251/1 useful/useless nets, 182/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7/1 useful/useless nets, 4/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 7/1 useful/useless nets, 4/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 322/58 useful/useless nets, 258/0 useful/useless insts
SYN-1032 : 1058/4 useful/useless nets, 791/4 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 2088.07 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 2088.12 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 2088.16 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 53 (3.26), #lev = 4 (2.29)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 52 (3.37), #lev = 4 (2.05)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 2088.22 sec
SYN-3001 : Mapper mapped 116 instances into 52 LUTs, name keeping = 80%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               521
  #lut4                   125
  #lut5                    50
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             346

Utilization Statistics
#lut                      521   out of  19600    2.66%
#reg                       64   out of  19600    0.33%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |175    |346    |64     |3      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|    PLL_inst    |PLL         |0      |0      |0      |0      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |52     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "PLL" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 17 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 431 instances
RUN-1001 : 163 luts, 56 seqs, 136 mslices, 22 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 547 nets
RUN-1001 : 399 nets have 2 pins
RUN-1001 : 85 nets have [3 - 5] pins
RUN-1001 : 46 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 429 instances, 163 luts, 56 seqs, 158 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 122312
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 429.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(228): len = 88208.7, overlap = 6.75
PHY-3002 : Step(229): len = 79901, overlap = 4.5
PHY-3002 : Step(230): len = 53698.1, overlap = 4.5
PHY-3002 : Step(231): len = 50832.1, overlap = 6.75
PHY-3002 : Step(232): len = 34176.9, overlap = 4.5
PHY-3002 : Step(233): len = 30937, overlap = 6.75
PHY-3002 : Step(234): len = 28430, overlap = 6.75
PHY-3002 : Step(235): len = 24448, overlap = 8.25
PHY-3002 : Step(236): len = 23223.3, overlap = 7.75
PHY-3002 : Step(237): len = 20945.8, overlap = 6.25
PHY-3002 : Step(238): len = 20669.7, overlap = 6.75
PHY-3002 : Step(239): len = 19785, overlap = 9.5
PHY-3002 : Step(240): len = 19508.6, overlap = 10.5
PHY-3002 : Step(241): len = 19536.9, overlap = 9.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000205491
PHY-3002 : Step(242): len = 19851.5, overlap = 9.25
PHY-3002 : Step(243): len = 20169.4, overlap = 7
PHY-3002 : Step(244): len = 19093.8, overlap = 7
PHY-3002 : Step(245): len = 19024.5, overlap = 7
PHY-3002 : Step(246): len = 18702.6, overlap = 9.25
PHY-3002 : Step(247): len = 18674.7, overlap = 9.25
PHY-3002 : Step(248): len = 18565.5, overlap = 9.5
PHY-3002 : Step(249): len = 18506.6, overlap = 9.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000410982
PHY-3002 : Step(250): len = 18463.8, overlap = 9.5
PHY-3002 : Step(251): len = 18410.7, overlap = 9.5
PHY-3002 : Step(252): len = 18410.7, overlap = 9.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000821964
PHY-3002 : Step(253): len = 18396.6, overlap = 9.5
PHY-3002 : Step(254): len = 18396.6, overlap = 9.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009168s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.98236e-05
PHY-3002 : Step(255): len = 18294.5, overlap = 8.65625
PHY-3002 : Step(256): len = 18256.4, overlap = 8.9375
PHY-3002 : Step(257): len = 18342.3, overlap = 8.90625
PHY-3002 : Step(258): len = 18384.3, overlap = 9.90625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000139647
PHY-3002 : Step(259): len = 17740.7, overlap = 12.0313
PHY-3002 : Step(260): len = 17770.9, overlap = 14.9375
PHY-3002 : Step(261): len = 17851.1, overlap = 13.6563
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000279294
PHY-3002 : Step(262): len = 17807.6, overlap = 10.8438
PHY-3002 : Step(263): len = 17711.1, overlap = 11.1563
PHY-3002 : Step(264): len = 17433.6, overlap = 16.7813
PHY-3002 : Step(265): len = 17390.4, overlap = 16.6563
PHY-3002 : Step(266): len = 17390.4, overlap = 16.6563
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.01346e-05
PHY-3002 : Step(267): len = 17959.8, overlap = 32.8125
PHY-3002 : Step(268): len = 17959.8, overlap = 32.8125
PHY-3002 : Step(269): len = 18059.5, overlap = 33.1875
PHY-3002 : Step(270): len = 18059.5, overlap = 33.1875
PHY-3002 : Step(271): len = 17991.4, overlap = 32.375
PHY-3002 : Step(272): len = 17991.4, overlap = 32.375
PHY-3002 : Step(273): len = 17982.1, overlap = 29.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.02692e-05
PHY-3002 : Step(274): len = 18537.3, overlap = 24.2813
PHY-3002 : Step(275): len = 18537.3, overlap = 24.2813
PHY-3002 : Step(276): len = 18386.9, overlap = 24.6563
PHY-3002 : Step(277): len = 18420.5, overlap = 23.125
PHY-3002 : Step(278): len = 18513.6, overlap = 22.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.05383e-05
PHY-3002 : Step(279): len = 18584.4, overlap = 19
PHY-3002 : Step(280): len = 18616.6, overlap = 18.5625
PHY-3002 : Step(281): len = 18721.9, overlap = 18.3438
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 41.03 peak overflow 1.94
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 25928, over cnt = 32(0%), over = 47, worst = 2
PHY-1002 : len = 26352, over cnt = 12(0%), over = 15, worst = 2
PHY-1002 : len = 26400, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 26440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.034168s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (503.0%)

PHY-1001 : Congestion index: top1 = 12.50, top5 = 3.75, top10 = 1.25, top15 = 1.32.
PHY-1001 : End incremental global routing;  0.098848s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (221.3%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1839, tnet num: 545, tinst num: 429, tnode num: 2050, tedge num: 2846.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.224652s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (111.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.348569s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (139.0%)

OPT-1001 : End physical optimization;  0.355533s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (136.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 163 LUT to BLE ...
SYN-4008 : Packed 163 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 108 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 164/376 primitive instances ...
PHY-3001 : End packing;  0.023417s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (200.2%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 302 instances
RUN-1001 : 136 mslices, 112 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 492 nets
RUN-1001 : 344 nets have 2 pins
RUN-1001 : 85 nets have [3 - 5] pins
RUN-1001 : 47 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 300 instances, 248 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 18623.4, Over = 17.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.30391e-05
PHY-3002 : Step(282): len = 18188.3, overlap = 19
PHY-3002 : Step(283): len = 18188.3, overlap = 19
PHY-3002 : Step(284): len = 18110.7, overlap = 18.75
PHY-3002 : Step(285): len = 18110.7, overlap = 18.75
PHY-3002 : Step(286): len = 17989.2, overlap = 19.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.60783e-05
PHY-3002 : Step(287): len = 18382.2, overlap = 17
PHY-3002 : Step(288): len = 18382.2, overlap = 17
PHY-3002 : Step(289): len = 18209.5, overlap = 18.25
PHY-3002 : Step(290): len = 18209.5, overlap = 18.25
PHY-3002 : Step(291): len = 18244.8, overlap = 17.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000172157
PHY-3002 : Step(292): len = 18499.5, overlap = 18
PHY-3002 : Step(293): len = 18499.5, overlap = 18
PHY-3002 : Step(294): len = 18432.7, overlap = 18.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.037310s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (125.6%)

PHY-3001 : Trial Legalized: Len = 21511.4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(295): len = 19599.1, overlap = 4.5
PHY-3002 : Step(296): len = 19494.9, overlap = 5.5
PHY-3002 : Step(297): len = 19261.4, overlap = 8
PHY-3002 : Step(298): len = 19133.3, overlap = 7.75
PHY-3002 : Step(299): len = 19133, overlap = 7.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.334e-05
PHY-3002 : Step(300): len = 19095.1, overlap = 7.75
PHY-3002 : Step(301): len = 19095.1, overlap = 7.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00016668
PHY-3002 : Step(302): len = 19125.2, overlap = 7.75
PHY-3002 : Step(303): len = 19125.2, overlap = 7.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007263s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (215.1%)

PHY-3001 : Legalized: Len = 20417.4, Over = 0
PHY-3001 : End spreading;  0.003167s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 20417.4, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 31816, over cnt = 1(0%), over = 2, worst = 2
PHY-1002 : len = 31832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027905s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (56.0%)

PHY-1001 : Congestion index: top1 = 15.00, top5 = 3.75, top10 = 1.25, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.108109s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (130.1%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1678, tnet num: 490, tinst num: 300, tnode num: 1838, tedge num: 2657.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.230162s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (95.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.374426s wall, 0.375000s user + 0.031250s system = 0.406250s CPU (108.5%)

OPT-1001 : End physical optimization;  0.381393s wall, 0.421875s user + 0.031250s system = 0.453125s CPU (118.8%)

RUN-1003 : finish command "place" in  2.633901s wall, 3.828125s user + 1.218750s system = 5.046875s CPU (191.6%)

RUN-1004 : used memory is 426 MB, reserved memory is 421 MB, peak memory is 825 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      479   out of  19600    2.44%
#reg                       64   out of  19600    0.33%
#le                       480
  #lut only               416   out of    480   86.67%
  #reg only                 1   out of    480    0.21%
  #lut&reg                 63   out of    480   13.13%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |480   |321    |158    |64     |3      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 302 instances
RUN-1001 : 136 mslices, 112 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 492 nets
RUN-1001 : 344 nets have 2 pins
RUN-1001 : 85 nets have [3 - 5] pins
RUN-1001 : 47 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 31816, over cnt = 1(0%), over = 2, worst = 2
PHY-1002 : len = 31832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024848s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (62.9%)

PHY-1001 : Congestion index: top1 = 15.00, top5 = 3.75, top10 = 1.25, top15 = 1.25.
PHY-1001 : End global routing;  0.095546s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (114.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.145978s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (96.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000028s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 63% nets.
PHY-1002 : len = 44320, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.509002s wall, 0.640625s user + 0.015625s system = 0.656250s CPU (128.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 44320, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 44320
PHY-1001 : End DR Iter 1; 0.006826s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.832977s wall, 1.812500s user + 0.187500s system = 2.000000s CPU (109.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.031365s wall, 2.031250s user + 0.203125s system = 2.234375s CPU (110.0%)

RUN-1004 : used memory is 427 MB, reserved memory is 419 MB, peak memory is 832 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      479   out of  19600    2.44%
#reg                       64   out of  19600    0.33%
#le                       480
  #lut only               416   out of    480   86.67%
  #reg only                 1   out of    480    0.21%
  #lut&reg                 63   out of    480   13.13%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       4   out of     16   25.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |480   |321    |158    |64     |3      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       300   
    #2         2        39   
    #3         3        21   
    #4         4        24   
    #5        5-10      47   
    #6       11-50      11   
  Average     2.48           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 302
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 492, pip num: 3442
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 681 valid insts, and 12374 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  2.008800s wall, 9.296875s user + 0.062500s system = 9.359375s CPU (465.9%)

RUN-1004 : used memory is 429 MB, reserved memory is 418 MB, peak memory is 832 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.369746s wall, 1.312500s user + 0.031250s system = 1.343750s CPU (98.1%)

RUN-1004 : used memory is 552 MB, reserved memory is 553 MB, peak memory is 832 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.308838s wall, 0.406250s user + 0.265625s system = 0.671875s CPU (9.2%)

RUN-1004 : used memory is 580 MB, reserved memory is 582 MB, peak memory is 832 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.046204s wall, 1.859375s user + 0.328125s system = 2.187500s CPU (24.2%)

RUN-1004 : used memory is 460 MB, reserved memory is 454 MB, peak memory is 832 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file clk_vga.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file al_ip/img_rom.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-5007 WARNING: overwrite current module 'clk_vga' in al_ip/clk_vga.v(22)
HDL-1007 : previous definition of design element 'clk_vga' is here in clk_vga.v(22)
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/PLL_sim.v
HDL-5007 WARNING: overwrite current module 'PLL' in al_ip/PLL_sim.v(5)
HDL-1007 : previous definition of design element 'PLL' is here in al_ip/PLL.v(23)
HDL-1007 : analyze verilog file al_ip/sin_rom.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/PLL_sim.v
HDL-5007 WARNING: overwrite current module 'PLL' in al_ip/PLL_sim.v(5)
HDL-1007 : previous definition of design element 'PLL' is here in al_ip/PLL.v(23)
Oops! 'Signal Segmentation Violation' raised. The backtrace:
[bt] (4)_chkstk
[bt] (5)RtlRaiseException
[bt] (6)KiUserExceptionDispatcher
[bt] (7)QListData::size

