\hypertarget{group___i2_c___s_t_a_r_t___s_t_o_p___m_o_d_e}{}\doxysection{I2C Start or Stop Mode}
\label{group___i2_c___s_t_a_r_t___s_t_o_p___m_o_d_e}\index{I2C Start or Stop Mode@{I2C Start or Stop Mode}}
Collaboration diagram for I2C Start or Stop Mode\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___i2_c___s_t_a_r_t___s_t_o_p___m_o_d_e}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___i2_c___s_t_a_r_t___s_t_o_p___m_o_d_e_ga72be0683a5cddcd2eb8d09034becf0f8}{I2\+C\+\_\+\+N\+O\+\_\+\+S\+T\+A\+R\+T\+S\+T\+OP}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___i2_c___s_t_a_r_t___s_t_o_p___m_o_d_e_gabd6e763d5c32da220e64aa6e726ebad8}{I2\+C\+\_\+\+G\+E\+N\+E\+R\+A\+T\+E\+\_\+\+S\+T\+OP}}~(uint32\+\_\+t)(0x80000000U $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37007be453dd8a637be2d793d3b5f2a2}{I2\+C\+\_\+\+C\+R2\+\_\+\+S\+T\+OP}})
\item 
\#define \mbox{\hyperlink{group___i2_c___s_t_a_r_t___s_t_o_p___m_o_d_e_ga3ec0ba1daf9639ed559f829a5b95549b}{I2\+C\+\_\+\+G\+E\+N\+E\+R\+A\+T\+E\+\_\+\+S\+T\+A\+R\+T\+\_\+\+R\+E\+AD}}~(uint32\+\_\+t)(0x80000000U $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ac78b87a12a9eaf564f5a3f99928478}{I2\+C\+\_\+\+C\+R2\+\_\+\+S\+T\+A\+RT}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga268ec714bbe4a75ea098c0e230a87697}{I2\+C\+\_\+\+C\+R2\+\_\+\+R\+D\+\_\+\+W\+RN}})
\item 
\#define \mbox{\hyperlink{group___i2_c___s_t_a_r_t___s_t_o_p___m_o_d_e_ga727eba0ee24dbd8b0f5110f242712ea1}{I2\+C\+\_\+\+G\+E\+N\+E\+R\+A\+T\+E\+\_\+\+S\+T\+A\+R\+T\+\_\+\+W\+R\+I\+TE}}~(uint32\+\_\+t)(0x80000000U $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ac78b87a12a9eaf564f5a3f99928478}{I2\+C\+\_\+\+C\+R2\+\_\+\+S\+T\+A\+RT}})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___i2_c___s_t_a_r_t___s_t_o_p___m_o_d_e_ga3ec0ba1daf9639ed559f829a5b95549b}\label{group___i2_c___s_t_a_r_t___s_t_o_p___m_o_d_e_ga3ec0ba1daf9639ed559f829a5b95549b}} 
\index{I2C Start or Stop Mode@{I2C Start or Stop Mode}!I2C\_GENERATE\_START\_READ@{I2C\_GENERATE\_START\_READ}}
\index{I2C\_GENERATE\_START\_READ@{I2C\_GENERATE\_START\_READ}!I2C Start or Stop Mode@{I2C Start or Stop Mode}}
\doxysubsubsection{\texorpdfstring{I2C\_GENERATE\_START\_READ}{I2C\_GENERATE\_START\_READ}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+G\+E\+N\+E\+R\+A\+T\+E\+\_\+\+S\+T\+A\+R\+T\+\_\+\+R\+E\+AD~(uint32\+\_\+t)(0x80000000U $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ac78b87a12a9eaf564f5a3f99928478}{I2\+C\+\_\+\+C\+R2\+\_\+\+S\+T\+A\+RT}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga268ec714bbe4a75ea098c0e230a87697}{I2\+C\+\_\+\+C\+R2\+\_\+\+R\+D\+\_\+\+W\+RN}})}

\mbox{\Hypertarget{group___i2_c___s_t_a_r_t___s_t_o_p___m_o_d_e_ga727eba0ee24dbd8b0f5110f242712ea1}\label{group___i2_c___s_t_a_r_t___s_t_o_p___m_o_d_e_ga727eba0ee24dbd8b0f5110f242712ea1}} 
\index{I2C Start or Stop Mode@{I2C Start or Stop Mode}!I2C\_GENERATE\_START\_WRITE@{I2C\_GENERATE\_START\_WRITE}}
\index{I2C\_GENERATE\_START\_WRITE@{I2C\_GENERATE\_START\_WRITE}!I2C Start or Stop Mode@{I2C Start or Stop Mode}}
\doxysubsubsection{\texorpdfstring{I2C\_GENERATE\_START\_WRITE}{I2C\_GENERATE\_START\_WRITE}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+G\+E\+N\+E\+R\+A\+T\+E\+\_\+\+S\+T\+A\+R\+T\+\_\+\+W\+R\+I\+TE~(uint32\+\_\+t)(0x80000000U $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ac78b87a12a9eaf564f5a3f99928478}{I2\+C\+\_\+\+C\+R2\+\_\+\+S\+T\+A\+RT}})}

\mbox{\Hypertarget{group___i2_c___s_t_a_r_t___s_t_o_p___m_o_d_e_gabd6e763d5c32da220e64aa6e726ebad8}\label{group___i2_c___s_t_a_r_t___s_t_o_p___m_o_d_e_gabd6e763d5c32da220e64aa6e726ebad8}} 
\index{I2C Start or Stop Mode@{I2C Start or Stop Mode}!I2C\_GENERATE\_STOP@{I2C\_GENERATE\_STOP}}
\index{I2C\_GENERATE\_STOP@{I2C\_GENERATE\_STOP}!I2C Start or Stop Mode@{I2C Start or Stop Mode}}
\doxysubsubsection{\texorpdfstring{I2C\_GENERATE\_STOP}{I2C\_GENERATE\_STOP}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+G\+E\+N\+E\+R\+A\+T\+E\+\_\+\+S\+T\+OP~(uint32\+\_\+t)(0x80000000U $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37007be453dd8a637be2d793d3b5f2a2}{I2\+C\+\_\+\+C\+R2\+\_\+\+S\+T\+OP}})}

\mbox{\Hypertarget{group___i2_c___s_t_a_r_t___s_t_o_p___m_o_d_e_ga72be0683a5cddcd2eb8d09034becf0f8}\label{group___i2_c___s_t_a_r_t___s_t_o_p___m_o_d_e_ga72be0683a5cddcd2eb8d09034becf0f8}} 
\index{I2C Start or Stop Mode@{I2C Start or Stop Mode}!I2C\_NO\_STARTSTOP@{I2C\_NO\_STARTSTOP}}
\index{I2C\_NO\_STARTSTOP@{I2C\_NO\_STARTSTOP}!I2C Start or Stop Mode@{I2C Start or Stop Mode}}
\doxysubsubsection{\texorpdfstring{I2C\_NO\_STARTSTOP}{I2C\_NO\_STARTSTOP}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+N\+O\+\_\+\+S\+T\+A\+R\+T\+S\+T\+OP~(0x00000000U)}

