$date
	Sat Nov 29 17:50:42 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module z_core_decoder_tb $end
$var wire 5 ! rs2 [4:0] $end
$var wire 5 " rs1 [4:0] $end
$var wire 5 # rd [4:0] $end
$var wire 7 $ op [6:0] $end
$var wire 7 % funct7 [6:0] $end
$var wire 3 & funct3 [2:0] $end
$var wire 32 ' Uimm [31:0] $end
$var wire 32 ( Simm [31:0] $end
$var wire 32 ) Jimm [31:0] $end
$var wire 32 * Iimm [31:0] $end
$var wire 32 + Bimm [31:0] $end
$var reg 32 , inst [31:0] $end
$scope module dec $end
$var wire 32 - inst [31:0] $end
$var wire 5 . rs2 [4:0] $end
$var wire 5 / rs1 [4:0] $end
$var wire 5 0 rd [4:0] $end
$var wire 7 1 op [6:0] $end
$var wire 7 2 funct7 [6:0] $end
$var wire 3 3 funct3 [2:0] $end
$var wire 32 4 Uimm [31:0] $end
$var wire 32 5 Simm [31:0] $end
$var wire 32 6 Jimm [31:0] $end
$var wire 32 7 Iimm [31:0] $end
$var wire 32 8 Bimm [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10000 8
b10 7
b1000000000000010 6
b10000 5
b1000001000000000000000 4
b0 3
b0 2
b100011 1
b10000 0
b1 /
b10 .
b1000001000100000100011 -
b1000001000100000100011 ,
b10000 +
b10 *
b1000000000000010 )
b10000 (
b1000001000000000000000 '
b0 &
b0 %
b100011 $
b10000 #
b1 "
b10 !
$end
#10
b10011 $
b10011 1
b0 "
b0 /
b11 !
b11 .
b10 #
b10 0
b11 *
b11 7
b10 (
b10 5
b10 +
b10 8
b1100000000000000000000 '
b1100000000000000000000 4
b100000000010 )
b100000000010 6
b1100000000000100010011 ,
b1100000000000100010011 -
#20
