{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708396537501 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708396537501 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 19 23:35:37 2024 " "Processing started: Mon Feb 19 23:35:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708396537501 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708396537501 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto -c projeto " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto -c projeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708396537502 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1708396537795 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1708396537795 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "pc.v " "Can't analyze file -- file pc.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1708396543390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file i_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 i_mem " "Found entity 1: i_mem" {  } { { "i_mem.v" "" { Text "C:/Users/Caio/Documents/Giovanni-LN-Projeto-02_Implementacao_de_MIPS-subconjunto_da_ISA_em_Verilog/projetinho/i_mem.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708396543392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708396543392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto " "Found entity 1: projeto" {  } { { "projeto.v" "" { Text "C:/Users/Caio/Documents/Giovanni-LN-Projeto-02_Implementacao_de_MIPS-subconjunto_da_ISA_em_Verilog/projetinho/projeto.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708396543394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708396543394 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "dmem.v(27) " "Verilog HDL warning at dmem.v(27): extended using \"x\" or \"z\"" {  } { { "dmem.v" "" { Text "C:/Users/Caio/Documents/Giovanni-LN-Projeto-02_Implementacao_de_MIPS-subconjunto_da_ISA_em_Verilog/projetinho/dmem.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1708396543395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/Users/Caio/Documents/Giovanni-LN-Projeto-02_Implementacao_de_MIPS-subconjunto_da_ISA_em_Verilog/projetinho/dmem.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708396543395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708396543395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/Caio/Documents/Giovanni-LN-Projeto-02_Implementacao_de_MIPS-subconjunto_da_ISA_em_Verilog/projetinho/regfile.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708396543397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708396543397 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 ula.v(111) " "Verilog HDL Expression warning at ula.v(111): truncated literal to match 5 bits" {  } { { "ula.v" "" { Text "C:/Users/Caio/Documents/Giovanni-LN-Projeto-02_Implementacao_de_MIPS-subconjunto_da_ISA_em_Verilog/projetinho/ula.v" 111 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1708396543398 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 ula.v(114) " "Verilog HDL Expression warning at ula.v(114): truncated literal to match 5 bits" {  } { { "ula.v" "" { Text "C:/Users/Caio/Documents/Giovanni-LN-Projeto-02_Implementacao_de_MIPS-subconjunto_da_ISA_em_Verilog/projetinho/ula.v" 114 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1708396543398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.v" "" { Text "C:/Users/Caio/Documents/Giovanni-LN-Projeto-02_Implementacao_de_MIPS-subconjunto_da_ISA_em_Verilog/projetinho/ula.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708396543398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708396543398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladorpc.v 1 1 " "Found 1 design units, including 1 entities, in source file controladorpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 controladorpc " "Found entity 1: controladorpc" {  } { { "controladorpc.v" "" { Text "C:/Users/Caio/Documents/Giovanni-LN-Projeto-02_Implementacao_de_MIPS-subconjunto_da_ISA_em_Verilog/projetinho/controladorpc.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708396543400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708396543400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlejr.v 1 1 " "Found 1 design units, including 1 entities, in source file controlejr.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlejr " "Found entity 1: controlejr" {  } { { "controlejr.v" "" { Text "C:/Users/Caio/Documents/Giovanni-LN-Projeto-02_Implementacao_de_MIPS-subconjunto_da_ISA_em_Verilog/projetinho/controlejr.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708396543401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708396543401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux5 " "Found entity 1: mux5" {  } { { "mux5.v" "" { Text "C:/Users/Caio/Documents/Giovanni-LN-Projeto-02_Implementacao_de_MIPS-subconjunto_da_ISA_em_Verilog/projetinho/mux5.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708396543402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708396543402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux32 " "Found entity 1: mux32" {  } { { "mux32.v" "" { Text "C:/Users/Caio/Documents/Giovanni-LN-Projeto-02_Implementacao_de_MIPS-subconjunto_da_ISA_em_Verilog/projetinho/mux32.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708396543404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708396543404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_32 " "Found entity 1: mux2_32" {  } { { "mux2_32.v" "" { Text "C:/Users/Caio/Documents/Giovanni-LN-Projeto-02_Implementacao_de_MIPS-subconjunto_da_ISA_em_Verilog/projetinho/mux2_32.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708396543405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708396543405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_final.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_final.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_final " "Found entity 1: mux_final" {  } { { "mux_final.v" "" { Text "C:/Users/Caio/Documents/Giovanni-LN-Projeto-02_Implementacao_de_MIPS-subconjunto_da_ISA_em_Verilog/projetinho/mux_final.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708396543406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708396543406 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "32soma.v " "Can't analyze file -- file 32soma.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1708396543409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma32.v 1 1 " "Found 1 design units, including 1 entities, in source file soma32.v" { { "Info" "ISGN_ENTITY_NAME" "1 soma32 " "Found entity 1: soma32" {  } { { "soma32.v" "" { Text "C:/Users/Caio/Documents/Giovanni-LN-Projeto-02_Implementacao_de_MIPS-subconjunto_da_ISA_em_Verilog/projetinho/soma32.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708396543410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708396543410 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 control.v(170) " "Verilog HDL Expression warning at control.v(170): truncated literal to match 2 bits" {  } { { "control.v" "" { Text "C:/Users/Caio/Documents/Giovanni-LN-Projeto-02_Implementacao_de_MIPS-subconjunto_da_ISA_em_Verilog/projetinho/control.v" 170 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1708396543411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 controL " "Found entity 1: controL" {  } { { "control.v" "" { Text "C:/Users/Caio/Documents/Giovanni-LN-Projeto-02_Implementacao_de_MIPS-subconjunto_da_ISA_em_Verilog/projetinho/control.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708396543412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708396543412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladorula.v 1 1 " "Found 1 design units, including 1 entities, in source file controladorula.v" { { "Info" "ISGN_ENTITY_NAME" "1 controladorula " "Found entity 1: controladorula" {  } { { "controladorula.v" "" { Text "C:/Users/Caio/Documents/Giovanni-LN-Projeto-02_Implementacao_de_MIPS-subconjunto_da_ISA_em_Verilog/projetinho/controladorula.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708396543413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708396543413 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projeto " "Elaborating entity \"projeto\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1708396543434 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1708396543735 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Caio/Documents/Giovanni-LN-Projeto-02_Implementacao_de_MIPS-subconjunto_da_ISA_em_Verilog/projetinho/output_files/projeto.map.smsg " "Generated suppressed messages file C:/Users/Caio/Documents/Giovanni-LN-Projeto-02_Implementacao_de_MIPS-subconjunto_da_ISA_em_Verilog/projetinho/output_files/projeto.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708396543863 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1708396543925 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708396543925 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "97 " "Implemented 97 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1708396543947 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1708396543947 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1708396543947 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1708396543947 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708396543959 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 19 23:35:43 2024 " "Processing ended: Mon Feb 19 23:35:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708396543959 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708396543959 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708396543959 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708396543959 ""}
