<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx_gserx_lanex_rx_ctle_ctrl::cvmx_gserx_lanex_rx_ctle_ctrl_s Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
    </ul>
  </div>
  <div class="navpath"><a class="el" href="unioncvmx__gserx__lanex__rx__ctle__ctrl.html">cvmx_gserx_lanex_rx_ctle_ctrl</a>::<a class="el" href="structcvmx__gserx__lanex__rx__ctle__ctrl_1_1cvmx__gserx__lanex__rx__ctle__ctrl__s.html">cvmx_gserx_lanex_rx_ctle_ctrl_s</a>
  </div>
</div>
<div class="contents">
<h1>cvmx_gserx_lanex_rx_ctle_ctrl::cvmx_gserx_lanex_rx_ctle_ctrl_s Struct Reference</h1><!-- doxytag: class="cvmx_gserx_lanex_rx_ctle_ctrl::cvmx_gserx_lanex_rx_ctle_ctrl_s" -->
<p><code>#include &lt;<a class="el" href="cvmx-gserx-defs_8h_source.html">cvmx-gserx-defs.h</a>&gt;</code></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__gserx__lanex__rx__ctle__ctrl_1_1cvmx__gserx__lanex__rx__ctle__ctrl__s.html#af68c0857715f4e680dd2b1a362a1f881">pcs_sds_rx_ctle_pole_step</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__gserx__lanex__rx__ctle__ctrl_1_1cvmx__gserx__lanex__rx__ctle__ctrl__s.html#a1842ada1aa06211300f0c133748a017a">pcs_sds_rx_ctle_pole_min</a>: 2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__gserx__lanex__rx__ctle__ctrl_1_1cvmx__gserx__lanex__rx__ctle__ctrl__s.html#a33e8c240a9114e26911dd06e2fb674d6">pcs_sds_rx_ctle_pole_max</a>: 2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__gserx__lanex__rx__ctle__ctrl_1_1cvmx__gserx__lanex__rx__ctle__ctrl__s.html#a3aefcc763f314e373bc8080558f09c17">rx_ctle_pole_ovrrd_val</a>: 4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__gserx__lanex__rx__ctle__ctrl_1_1cvmx__gserx__lanex__rx__ctle__ctrl__s.html#afd6f436cdb9fdb194a58786814e612b2">rx_ctle_pole_ovrrd_en</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__gserx__lanex__rx__ctle__ctrl_1_1cvmx__gserx__lanex__rx__ctle__ctrl__s.html#a17289ef65483a3d08c7c25dcc39a4a23">pcs_sds_rx_ctle_zero</a>: 4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__gserx__lanex__rx__ctle__ctrl_1_1cvmx__gserx__lanex__rx__ctle__ctrl__s.html#a29981ed9732522d64b2ed9011b0fe5c1">pcs_sds_rx_ctle_bias_ctrl</a>: 2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__gserx__lanex__rx__ctle__ctrl_1_1cvmx__gserx__lanex__rx__ctle__ctrl__s.html#a1682d1d6a1f0b661c726dd7493b43a57">reserved_16_63</a>: 48</td></tr>
</table>
<hr/><h2>Field Documentation</h2>
<a class="anchor" id="a29981ed9732522d64b2ed9011b0fe5c1"></a><!-- doxytag: member="cvmx_gserx_lanex_rx_ctle_ctrl::cvmx_gserx_lanex_rx_ctle_ctrl_s::pcs_sds_rx_ctle_bias_ctrl" ref="a29981ed9732522d64b2ed9011b0fe5c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__gserx__lanex__rx__ctle__ctrl_1_1cvmx__gserx__lanex__rx__ctle__ctrl__s.html#a29981ed9732522d64b2ed9011b0fe5c1">cvmx_gserx_lanex_rx_ctle_ctrl::cvmx_gserx_lanex_rx_ctle_ctrl_s::pcs_sds_rx_ctle_bias_ctrl</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a33e8c240a9114e26911dd06e2fb674d6"></a><!-- doxytag: member="cvmx_gserx_lanex_rx_ctle_ctrl::cvmx_gserx_lanex_rx_ctle_ctrl_s::pcs_sds_rx_ctle_pole_max" ref="a33e8c240a9114e26911dd06e2fb674d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__gserx__lanex__rx__ctle__ctrl_1_1cvmx__gserx__lanex__rx__ctle__ctrl__s.html#a33e8c240a9114e26911dd06e2fb674d6">cvmx_gserx_lanex_rx_ctle_ctrl::cvmx_gserx_lanex_rx_ctle_ctrl_s::pcs_sds_rx_ctle_pole_max</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1842ada1aa06211300f0c133748a017a"></a><!-- doxytag: member="cvmx_gserx_lanex_rx_ctle_ctrl::cvmx_gserx_lanex_rx_ctle_ctrl_s::pcs_sds_rx_ctle_pole_min" ref="a1842ada1aa06211300f0c133748a017a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__gserx__lanex__rx__ctle__ctrl_1_1cvmx__gserx__lanex__rx__ctle__ctrl__s.html#a1842ada1aa06211300f0c133748a017a">cvmx_gserx_lanex_rx_ctle_ctrl::cvmx_gserx_lanex_rx_ctle_ctrl_s::pcs_sds_rx_ctle_pole_min</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af68c0857715f4e680dd2b1a362a1f881"></a><!-- doxytag: member="cvmx_gserx_lanex_rx_ctle_ctrl::cvmx_gserx_lanex_rx_ctle_ctrl_s::pcs_sds_rx_ctle_pole_step" ref="af68c0857715f4e680dd2b1a362a1f881" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__gserx__lanex__rx__ctle__ctrl_1_1cvmx__gserx__lanex__rx__ctle__ctrl__s.html#af68c0857715f4e680dd2b1a362a1f881">cvmx_gserx_lanex_rx_ctle_ctrl::cvmx_gserx_lanex_rx_ctle_ctrl_s::pcs_sds_rx_ctle_pole_step</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a17289ef65483a3d08c7c25dcc39a4a23"></a><!-- doxytag: member="cvmx_gserx_lanex_rx_ctle_ctrl::cvmx_gserx_lanex_rx_ctle_ctrl_s::pcs_sds_rx_ctle_zero" ref="a17289ef65483a3d08c7c25dcc39a4a23" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__gserx__lanex__rx__ctle__ctrl_1_1cvmx__gserx__lanex__rx__ctle__ctrl__s.html#a17289ef65483a3d08c7c25dcc39a4a23">cvmx_gserx_lanex_rx_ctle_ctrl::cvmx_gserx_lanex_rx_ctle_ctrl_s::pcs_sds_rx_ctle_zero</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1682d1d6a1f0b661c726dd7493b43a57"></a><!-- doxytag: member="cvmx_gserx_lanex_rx_ctle_ctrl::cvmx_gserx_lanex_rx_ctle_ctrl_s::reserved_16_63" ref="a1682d1d6a1f0b661c726dd7493b43a57" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__gserx__lanex__rx__ctle__ctrl_1_1cvmx__gserx__lanex__rx__ctle__ctrl__s.html#a1682d1d6a1f0b661c726dd7493b43a57">cvmx_gserx_lanex_rx_ctle_ctrl::cvmx_gserx_lanex_rx_ctle_ctrl_s::reserved_16_63</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="afd6f436cdb9fdb194a58786814e612b2"></a><!-- doxytag: member="cvmx_gserx_lanex_rx_ctle_ctrl::cvmx_gserx_lanex_rx_ctle_ctrl_s::rx_ctle_pole_ovrrd_en" ref="afd6f436cdb9fdb194a58786814e612b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__gserx__lanex__rx__ctle__ctrl_1_1cvmx__gserx__lanex__rx__ctle__ctrl__s.html#afd6f436cdb9fdb194a58786814e612b2">cvmx_gserx_lanex_rx_ctle_ctrl::cvmx_gserx_lanex_rx_ctle_ctrl_s::rx_ctle_pole_ovrrd_en</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3aefcc763f314e373bc8080558f09c17"></a><!-- doxytag: member="cvmx_gserx_lanex_rx_ctle_ctrl::cvmx_gserx_lanex_rx_ctle_ctrl_s::rx_ctle_pole_ovrrd_val" ref="a3aefcc763f314e373bc8080558f09c17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__gserx__lanex__rx__ctle__ctrl_1_1cvmx__gserx__lanex__rx__ctle__ctrl__s.html#a3aefcc763f314e373bc8080558f09c17">cvmx_gserx_lanex_rx_ctle_ctrl::cvmx_gserx_lanex_rx_ctle_ctrl_s::rx_ctle_pole_ovrrd_val</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="cvmx-gserx-defs_8h_source.html">cvmx-gserx-defs.h</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
