//! Automatically rewritten from C Header to Rust Module
//! Source: sound/soc/codecs/cs35l35.h
#![no_std]
#![allow(non_camel_case_types)]
#![allow(non_snake_case)]
#![allow(non_upper_case_globals)]
#![allow(dead_code)]
#![allow(unused_variables)]
#![allow(unused_mut)]

use core::ffi::*;

// --- Linux Kernel Primitives Prelude ---
pub type uid_t = u32;
pub type gid_t = u32;
pub type uid16_t = u16;
pub type gid16_t = u16;
pub type pid_t = i32;
pub type mode_t = u32;
pub type umode_t = u16;
pub type nlink_t = u32;
pub type off_t = i64;
pub type loff_t = i64;
pub type dev_t = u32;
pub type ino_t = u64;
pub type size_t = usize;
pub type ssize_t = isize;
pub type uintptr_t = usize;
pub type intptr_t = isize;
pub type ptrdiff_t = isize;
pub type clockid_t = i32;
pub type timer_t = i32;
pub type time64_t = i64;
pub type atomic_t = core::sync::atomic::AtomicI32;
pub type atomic64_t = core::sync::atomic::AtomicI64;
// ---------------------------------------


// SPDX-License-Identifier: GPL-2.0-only
//
// cs35l35.h -- CS35L35 ALSA SoC audio driver
//
// Copyright 2016 Cirrus Logic, Inc.
//
// Author: Brian Austin <brian.austin@cirrus.com>
//
pub const CS35L35_FIRSTREG: c_uint = 0x01;
pub const CS35L35_LASTREG: c_uint = 0x7E;
pub const CS35L35_CHIP_ID: c_uint = 0x00035A35;
pub const CS35L35_DEVID_AB: c_uint = 0x01	/* Device ID A & B [RO] */;
pub const CS35L35_DEVID_CD: c_uint = 0x02    /* Device ID C & D [RO] */;
pub const CS35L35_DEVID_E: c_uint = 0x03    /* Device ID E [RO] */;
pub const CS35L35_FAB_ID: c_uint = 0x04	/* Fab ID [RO] */;
pub const CS35L35_REV_ID: c_uint = 0x05	/* Revision ID [RO] */;
pub const CS35L35_PWRCTL1: c_uint = 0x06    /* Power Ctl 1 */;
pub const CS35L35_PWRCTL2: c_uint = 0x07    /* Power Ctl 2 */;
pub const CS35L35_PWRCTL3: c_uint = 0x08	/* Power Ctl 3 */;
pub const CS35L35_CLK_CTL1: c_uint = 0x0A	/* Clocking Ctl 1 */;
pub const CS35L35_CLK_CTL2: c_uint = 0x0B	/* Clocking Ctl 2 */;
pub const CS35L35_CLK_CTL3: c_uint = 0x0C	/* Clocking Ctl 3 */;
pub const CS35L35_SP_FMT_CTL1: c_uint = 0x0D	/* Serial Port Format CTL1 */;
pub const CS35L35_SP_FMT_CTL2: c_uint = 0x0E	/* Serial Port Format CTL2 */;
pub const CS35L35_SP_FMT_CTL3: c_uint = 0x0F	/* Serial Port Format CTL3 */;
pub const CS35L35_MAG_COMP_CTL: c_uint = 0x13	/* Magnitude Comp CTL */;
pub const CS35L35_AMP_INP_DRV_CTL: c_uint = 0x14	/* Amp Input Drive Ctl */;
pub const CS35L35_AMP_DIG_VOL_CTL: c_uint = 0x15	/* Amplifier Dig Volume Ctl */;
pub const CS35L35_AMP_DIG_VOL: c_uint = 0x16	/* Amplifier Dig Volume */;
pub const CS35L35_ADV_DIG_VOL: c_uint = 0x17	/* Advisory Digital Volume */;
pub const CS35L35_PROTECT_CTL: c_uint = 0x18	/* Amp Gain - Prot Ctl Param */;
pub const CS35L35_AMP_GAIN_AUD_CTL: c_uint = 0x19	/* Amp Serial Port Gain Ctl */;
pub const CS35L35_AMP_GAIN_PDM_CTL: c_uint = 0x1A	/* Amplifier Gain PDM Ctl */;
pub const CS35L35_AMP_GAIN_ADV_CTL: c_uint = 0x1B	/* Amplifier Gain Ctl */;
pub const CS35L35_GPI_CTL: c_uint = 0x1C	/* GPI Ctl */;
pub const CS35L35_BST_CVTR_V_CTL: c_uint = 0x1D	/* Boost Conv Voltage Ctl */;
pub const CS35L35_BST_PEAK_I: c_uint = 0x1E	/* Boost Conv Peak Current */;
pub const CS35L35_BST_RAMP_CTL: c_uint = 0x20	/* Boost Conv Soft Ramp Ctl */;
pub const CS35L35_BST_CONV_COEF_1: c_uint = 0x21	/* Boost Conv Coefficients 1 */;
pub const CS35L35_BST_CONV_COEF_2: c_uint = 0x22	/* Boost Conv Coefficients 2 */;
pub const CS35L35_BST_CONV_SLOPE_COMP: c_uint = 0x23	/* Boost Conv Slope Comp */;
pub const CS35L35_BST_CONV_SW_FREQ: c_uint = 0x24	/* Boost Conv L BST SW Freq */;
pub const CS35L35_CLASS_H_CTL: c_uint = 0x30	/* CLS H Control */;
pub const CS35L35_CLASS_H_HEADRM_CTL: c_uint = 0x31	/* CLS H Headroom Ctl */;
pub const CS35L35_CLASS_H_RELEASE_RATE: c_uint = 0x32	/* CLS H Release Rate */;
pub const CS35L35_CLASS_H_FET_DRIVE_CTL: c_uint = 0x33	/* CLS H Weak FET Drive Ctl */;
pub const CS35L35_CLASS_H_VP_CTL: c_uint = 0x34	/* CLS H VP Ctl */;
pub const CS35L35_CLASS_H_STATUS: c_uint = 0x38	/* CLS H Status */;
pub const CS35L35_VPBR_CTL: c_uint = 0x3A	/* VPBR Ctl */;
pub const CS35L35_VPBR_VOL_CTL: c_uint = 0x3B	/* VPBR Volume Ctl */;
pub const CS35L35_VPBR_TIMING_CTL: c_uint = 0x3C	/* VPBR Timing Ctl */;
pub const CS35L35_VPBR_MODE_VOL_CTL: c_uint = 0x3D	/* VPBR Mode/Attack Vol Ctl */;
pub const CS35L35_VPBR_ATTEN_STATUS: c_uint = 0x4B	/* VPBR Attenuation Status */;
pub const CS35L35_SPKR_MON_CTL: c_uint = 0x4E	/* Speaker Monitoring Ctl */;
pub const CS35L35_IMON_SCALE_CTL: c_uint = 0x51	/* IMON Scale Ctl */;
pub const CS35L35_AUDIN_RXLOC_CTL: c_uint = 0x52	/* Audio Input RX Loc Ctl */;
pub const CS35L35_ADVIN_RXLOC_CTL: c_uint = 0x53	/* Advisory Input RX Loc Ctl */;
pub const CS35L35_VMON_TXLOC_CTL: c_uint = 0x54	/* VMON TX Loc Ctl */;
pub const CS35L35_IMON_TXLOC_CTL: c_uint = 0x55	/* IMON TX Loc Ctl */;
pub const CS35L35_VPMON_TXLOC_CTL: c_uint = 0x56	/* VPMON TX Loc Ctl */;
pub const CS35L35_VBSTMON_TXLOC_CTL: c_uint = 0x57	/* VBSTMON TX Loc Ctl */;
pub const CS35L35_VPBR_STATUS_TXLOC_CTL: c_uint = 0x58	/* VPBR Status TX Loc Ctl */;
pub const CS35L35_ZERO_FILL_LOC_CTL: c_uint = 0x59	/* Zero Fill Loc Ctl */;
pub const CS35L35_AUDIN_DEPTH_CTL: c_uint = 0x5A	/* Audio Input Depth Ctl */;
pub const CS35L35_SPKMON_DEPTH_CTL: c_uint = 0x5B	/* SPK Mon Output Depth Ctl */;
pub const CS35L35_SUPMON_DEPTH_CTL: c_uint = 0x5C	/* Supply Mon Out Depth Ctl */;
pub const CS35L35_ZEROFILL_DEPTH_CTL: c_uint = 0x5D	/* Zero Fill Mon Output Ctl */;
pub const CS35L35_MULT_DEV_SYNCH1: c_uint = 0x62	/* Multidevice Synch */;
pub const CS35L35_MULT_DEV_SYNCH2: c_uint = 0x63	/* Multidevice Synch 2 */;
pub const CS35L35_PROT_RELEASE_CTL: c_uint = 0x64	/* Protection Release Ctl */;
pub const CS35L35_DIAG_MODE_REG_LOCK: c_uint = 0x68	/* Diagnostic Mode Reg Lock */;
pub const CS35L35_DIAG_MODE_CTL_1: c_uint = 0x69	/* Diagnostic Mode Ctl 1 */;
pub const CS35L35_DIAG_MODE_CTL_2: c_uint = 0x6A	/* Diagnostic Mode Ctl 2 */;
pub const CS35L35_INT_MASK_1: c_uint = 0x70	/* Interrupt Mask 1 */;
pub const CS35L35_INT_MASK_2: c_uint = 0x71	/* Interrupt Mask 2 */;
pub const CS35L35_INT_MASK_3: c_uint = 0x72	/* Interrupt Mask 3 */;
pub const CS35L35_INT_MASK_4: c_uint = 0x73	/* Interrupt Mask 4 */;
pub const CS35L35_INT_STATUS_1: c_uint = 0x74	/* Interrupt Status 1 */;
pub const CS35L35_INT_STATUS_2: c_uint = 0x75	/* Interrupt Status 2 */;
pub const CS35L35_INT_STATUS_3: c_uint = 0x76	/* Interrupt Status 3 */;
pub const CS35L35_INT_STATUS_4: c_uint = 0x77	/* Interrupt Status 4 */;
pub const CS35L35_PLL_STATUS: c_uint = 0x78	/* PLL Status */;
pub const CS35L35_OTP_TRIM_STATUS: c_uint = 0x7E	/* OTP Trim Status */;
pub const CS35L35_MAX_REGISTER: c_uint = 0x7F;
// CS35L35_PWRCTL1
pub const CS35L35_SFT_RST: c_uint = 0x80;
pub const CS35L35_DISCHG_FLT: c_uint = 0x02;
pub const CS35L35_PDN_ALL: c_uint = 0x01;
// CS35L35_PWRCTL2
pub const CS35L35_PDN_VMON: c_uint = 0x80;
pub const CS35L35_PDN_IMON: c_uint = 0x40;
pub const CS35L35_PDN_CLASSH: c_uint = 0x20;
pub const CS35L35_PDN_VPBR: c_uint = 0x10;
pub const CS35L35_PDN_BST: c_uint = 0x04;
pub const CS35L35_PDN_AMP: c_uint = 0x01;
// CS35L35_PWRCTL3
pub const CS35L35_PDN_VBSTMON_OUT: c_uint = 0x10;
pub const CS35L35_PDN_VMON_OUT: c_uint = 0x08;
pub const CS35L35_AUDIN_DEPTH_MASK: c_uint = 0x03;
pub const CS35L35_AUDIN_DEPTH_SHIFT: c_int = 0;
pub const CS35L35_ADVIN_DEPTH_MASK: c_uint = 0x0C;
pub const CS35L35_ADVIN_DEPTH_SHIFT: c_int = 2;
pub const CS35L35_SDIN_DEPTH_8: c_uint = 0x01;
pub const CS35L35_SDIN_DEPTH_16: c_uint = 0x02;
pub const CS35L35_SDIN_DEPTH_24: c_uint = 0x03;
pub const CS35L35_SDOUT_DEPTH_8: c_uint = 0x01;
pub const CS35L35_SDOUT_DEPTH_12: c_uint = 0x02;
pub const CS35L35_SDOUT_DEPTH_16: c_uint = 0x03;
pub const CS35L35_AUD_IN_LR_MASK: c_uint = 0x80;
pub const CS35L35_AUD_IN_LR_SHIFT: c_int = 7;
pub const CS35L35_ADV_IN_LR_MASK: c_uint = 0x80;
pub const CS35L35_ADV_IN_LR_SHIFT: c_int = 7;
pub const CS35L35_AUD_IN_LOC_MASK: c_uint = 0x0F;
pub const CS35L35_AUD_IN_LOC_SHIFT: c_int = 0;
pub const CS35L35_ADV_IN_LOC_MASK: c_uint = 0x0F;
pub const CS35L35_ADV_IN_LOC_SHIFT: c_int = 0;
pub const CS35L35_IMON_DEPTH_MASK: c_uint = 0x03;
pub const CS35L35_IMON_DEPTH_SHIFT: c_int = 0;
pub const CS35L35_VMON_DEPTH_MASK: c_uint = 0x0C;
pub const CS35L35_VMON_DEPTH_SHIFT: c_int = 2;
pub const CS35L35_VBSTMON_DEPTH_MASK: c_uint = 0x03;
pub const CS35L35_VBSTMON_DEPTH_SHIFT: c_int = 0;
pub const CS35L35_VPMON_DEPTH_MASK: c_uint = 0x0C;
pub const CS35L35_VPMON_DEPTH_SHIFT: c_int = 2;
pub const CS35L35_VPBRSTAT_DEPTH_MASK: c_uint = 0x30;
pub const CS35L35_VPBRSTAT_DEPTH_SHIFT: c_int = 4;
pub const CS35L35_ZEROFILL_DEPTH_MASK: c_uint = 0x03;
pub const CS35L35_ZEROFILL_DEPTH_SHIFT: c_uint = 0x00;
pub const CS35L35_MON_TXLOC_MASK: c_uint = 0x3F;
pub const CS35L35_MON_TXLOC_SHIFT: c_int = 0;
pub const CS35L35_MON_FRM_MASK: c_uint = 0x80;
pub const CS35L35_MON_FRM_SHIFT: c_int = 7;
pub const CS35L35_IMON_SCALE_MASK: c_uint = 0xF8;
pub const CS35L35_IMON_SCALE_SHIFT: c_int = 3;
pub const CS35L35_MS_MASK: c_uint = 0x80;
pub const CS35L35_MS_SHIFT: c_int = 7;
pub const CS35L35_SPMODE_MASK: c_uint = 0x40;
pub const CS35L35_SP_DRV_MASK: c_uint = 0x10;
pub const CS35L35_SP_DRV_SHIFT: c_int = 4;
pub const CS35L35_CLK_CTL2_MASK: c_uint = 0xFF;
pub const CS35L35_PDM_MODE_MASK: c_uint = 0x40;
pub const CS35L35_PDM_MODE_SHIFT: c_int = 6;
pub const CS35L35_CLK_SOURCE_MASK: c_uint = 0x03;
pub const CS35L35_CLK_SOURCE_SHIFT: c_int = 0;
pub const CS35L35_CLK_SOURCE_MCLK: c_int = 0;
pub const CS35L35_CLK_SOURCE_SCLK: c_int = 1;
pub const CS35L35_CLK_SOURCE_PDM: c_int = 2;
pub const CS35L35_SP_SCLKS_MASK: c_uint = 0x0F;
pub const CS35L35_SP_SCLKS_SHIFT: c_uint = 0x00;
pub const CS35L35_SP_SCLKS_16FS: c_uint = 0x03;
pub const CS35L35_SP_SCLKS_32FS: c_uint = 0x07;
pub const CS35L35_SP_SCLKS_48FS: c_uint = 0x0B;
pub const CS35L35_SP_SCLKS_64FS: c_uint = 0x0F;
pub const CS35L35_SP_RATE_MASK: c_uint = 0xC0;
pub const CS35L35_SP_RATE_SHIFT: c_int = 6;
pub const CS35L35_PDN_BST_MASK: c_uint = 0x06;
pub const CS35L35_PDN_BST_FETON_SHIFT: c_int = 1;
pub const CS35L35_PDN_BST_FETOFF_SHIFT: c_int = 2;
pub const CS35L35_PWR2_PDN_MASK: c_uint = 0xE0;
pub const CS35L35_PWR3_PDN_MASK: c_uint = 0x1E;
pub const CS35L35_PDN_ALL_MASK: c_uint = 0x01;
pub const CS35L35_DISCHG_FILT_MASK: c_uint = 0x02;
pub const CS35L35_DISCHG_FILT_SHIFT: c_int = 1;
pub const CS35L35_MCLK_DIS_MASK: c_uint = 0x04;
pub const CS35L35_MCLK_DIS_SHIFT: c_int = 2;
pub const CS35L35_BST_CTL_MASK: c_uint = 0x7F;
pub const CS35L35_BST_CTL_SHIFT: c_int = 0;
pub const CS35L35_BST_IPK_MASK: c_uint = 0x1F;
pub const CS35L35_BST_IPK_SHIFT: c_int = 0;
pub const CS35L35_AMP_MUTE_MASK: c_uint = 0x20;
pub const CS35L35_AMP_MUTE_SHIFT: c_int = 5;
pub const CS35L35_AMP_GAIN_ZC_MASK: c_uint = 0x10;
pub const CS35L35_AMP_GAIN_ZC_SHIFT: c_int = 4;
pub const CS35L35_AMP_DIGSFT_MASK: c_uint = 0x02;
pub const CS35L35_AMP_DIGSFT_SHIFT: c_int = 1;
// CS35L35_SP_FMT_CTL3
pub const CS35L35_SP_I2S_DRV_MASK: c_uint = 0x03;
pub const CS35L35_SP_I2S_DRV_SHIFT: c_int = 0;
// Boost Converter Config
pub const CS35L35_BST_CONV_COEFF_MASK: c_uint = 0xFF;
pub const CS35L35_BST_CONV_SLOPE_MASK: c_uint = 0xFF;
pub const CS35L35_BST_CONV_LBST_MASK: c_uint = 0x03;
pub const CS35L35_BST_CONV_SWFREQ_MASK: c_uint = 0xF0;
// Class H Algorithm Control
pub const CS35L35_CH_STEREO_MASK: c_uint = 0x40;
pub const CS35L35_CH_STEREO_SHIFT: c_int = 6;
pub const CS35L35_CH_BST_OVR_MASK: c_uint = 0x04;
pub const CS35L35_CH_BST_OVR_SHIFT: c_int = 2;
pub const CS35L35_CH_BST_LIM_MASK: c_uint = 0x08;
pub const CS35L35_CH_BST_LIM_SHIFT: c_int = 3;
pub const CS35L35_CH_MEM_DEPTH_MASK: c_uint = 0x01;
pub const CS35L35_CH_MEM_DEPTH_SHIFT: c_int = 0;
pub const CS35L35_CH_HDRM_CTL_MASK: c_uint = 0x3F;
pub const CS35L35_CH_HDRM_CTL_SHIFT: c_int = 0;
pub const CS35L35_CH_REL_RATE_MASK: c_uint = 0xFF;
pub const CS35L35_CH_REL_RATE_SHIFT: c_int = 0;
pub const CS35L35_CH_WKFET_DIS_MASK: c_uint = 0x80;
pub const CS35L35_CH_WKFET_DIS_SHIFT: c_int = 7;
pub const CS35L35_CH_WKFET_DEL_MASK: c_uint = 0x70;
pub const CS35L35_CH_WKFET_DEL_SHIFT: c_int = 4;
pub const CS35L35_CH_WKFET_THLD_MASK: c_uint = 0x0F;
pub const CS35L35_CH_WKFET_THLD_SHIFT: c_int = 0;
pub const CS35L35_CH_VP_AUTO_MASK: c_uint = 0x80;
pub const CS35L35_CH_VP_AUTO_SHIFT: c_int = 7;
pub const CS35L35_CH_VP_RATE_MASK: c_uint = 0x60;
pub const CS35L35_CH_VP_RATE_SHIFT: c_int = 5;
pub const CS35L35_CH_VP_MAN_MASK: c_uint = 0x1F;
pub const CS35L35_CH_VP_MAN_SHIFT: c_int = 0;
// CS35L35_PROT_RELEASE_CTL
pub const CS35L35_CAL_ERR_RLS: c_uint = 0x80;
pub const CS35L35_SHORT_RLS: c_uint = 0x04;
pub const CS35L35_OTW_RLS: c_uint = 0x02;
pub const CS35L35_OTE_RLS: c_uint = 0x01;
// INT Mask Registers
pub const CS35L35_INT1_CRIT_MASK: c_uint = 0x38;
pub const CS35L35_INT2_CRIT_MASK: c_uint = 0xEF;
pub const CS35L35_INT3_CRIT_MASK: c_uint = 0xEE;
pub const CS35L35_INT4_CRIT_MASK: c_uint = 0xFF;
// PDN DONE Masks
pub const CS35L35_M_PDN_DONE_SHIFT: c_int = 4;
pub const CS35L35_M_PDN_DONE_MASK: c_uint = 0x10;
// CS35L35_INT_1
pub const CS35L35_CAL_ERR: c_uint = 0x80;
pub const CS35L35_OTP_ERR: c_uint = 0x40;
pub const CS35L35_LRCLK_ERR: c_uint = 0x20;
pub const CS35L35_SPCLK_ERR: c_uint = 0x10;
pub const CS35L35_MCLK_ERR: c_uint = 0x08;
pub const CS35L35_AMP_SHORT: c_uint = 0x04;
pub const CS35L35_OTW: c_uint = 0x02;
pub const CS35L35_OTE: c_uint = 0x01;
// CS35L35_INT_2
pub const CS35L35_PDN_DONE: c_uint = 0x10;
pub const CS35L35_VPBR_ERR: c_uint = 0x02;
pub const CS35L35_VPBR_CLR: c_uint = 0x01;
// CS35L35_INT_3
pub const CS35L35_BST_HIGH: c_uint = 0x10;
pub const CS35L35_BST_HIGH_FLAG: c_uint = 0x08;
pub const CS35L35_BST_IPK_FLAG: c_uint = 0x04;
pub const CS35L35_LBST_SHORT: c_uint = 0x01;
// CS35L35_INT_4
pub const CS35L35_VMON_OVFL: c_uint = 0x08;
pub const CS35L35_IMON_OVFL: c_uint = 0x04;

#[repr(C)]
#[derive(Copy, Clone)]
pub struct cs35l35_private {
    pub dev: *mut device,
    pub pdata: cs35l35_platform_data,
    pub regmap: *mut regmap,
    pub supplies: [regulator_bulk_data; 2],
    pub num_supplies: c_int,
    pub sysclk: c_int,
    pub sclk: c_int,
    pub pdm_mode: bool,
    pub i2s_mode: bool,
    pub clock_consumer: bool,
// GPIO for /RST
    pub reset_gpio: *mut gpio_desc,
    pub pdn_done: completion,
}
