# 
# Synthesis run script generated by Vivado
# 

debug::add_scope template.lib 1
set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
create_project -in_memory -part xc7z020clg484-1

set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
set_property webtalk.parent_dir /afs/ece.cmu.edu/usr/ryanovsk/Private/18545/GBA/lab2/lab2.cache/wt [current_project]
set_property parent.project_path /afs/ece.cmu.edu/usr/ryanovsk/Private/18545/GBA/lab2/lab2.xpr [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
add_files /afs/ece.cmu.edu/usr/ryanovsk/Private/18545/GBA/lab2/lab2.srcs/sources_1/bd/clock_generator/clock_generator.bd
set_property used_in_implementation false [get_files -all /afs/ece.cmu.edu/usr/ryanovsk/Private/18545/GBA/lab2/lab2.srcs/sources_1/bd/clock_generator/ip/clock_generator_clk_wiz_0_0/clock_generator_clk_wiz_0_0_board.xdc]
set_property used_in_implementation false [get_files -all /afs/ece.cmu.edu/usr/ryanovsk/Private/18545/GBA/lab2/lab2.srcs/sources_1/bd/clock_generator/ip/clock_generator_clk_wiz_0_0/clock_generator_clk_wiz_0_0.xdc]
set_property used_in_implementation false [get_files -all /afs/ece.cmu.edu/usr/ryanovsk/Private/18545/GBA/lab2/lab2.srcs/sources_1/bd/clock_generator/ip/clock_generator_clk_wiz_0_0/clock_generator_clk_wiz_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /afs/ece.cmu.edu/usr/ryanovsk/Private/18545/GBA/lab2/lab2.srcs/sources_1/bd/clock_generator/clock_generator_ooc.xdc]
set_property is_locked true [get_files /afs/ece.cmu.edu/usr/ryanovsk/Private/18545/GBA/lab2/lab2.srcs/sources_1/bd/clock_generator/clock_generator.bd]

read_verilog -library xil_defaultlib -sv {
  /afs/ece.cmu.edu/usr/ryanovsk/Private/18545/GBA/4channel/frequency_timer.sv
  /afs/ece.cmu.edu/usr/ryanovsk/Private/18545/GBA/4channel/wave_channel.sv
  /afs/ece.cmu.edu/usr/ryanovsk/Private/18545/GBA/4channel/noise_channel.sv
  /afs/ece.cmu.edu/usr/ryanovsk/Private/18545/GBA/4channel/volume_envelope.sv
  /afs/ece.cmu.edu/usr/ryanovsk/Private/18545/GBA/4channel/square_wave.sv
  /afs/ece.cmu.edu/usr/ryanovsk/Private/18545/GBA/4channel/length_counter.sv
  /afs/ece.cmu.edu/usr/ryanovsk/Private/18545/GBA/4channel/frequency_sweep.sv
  /afs/ece.cmu.edu/usr/ryanovsk/Private/18545/GBA/4channel/clock_divider.sv
  /afs/ece.cmu.edu/usr/ryanovsk/Private/18545/GBA/4channel/sound_channel.sv
  /afs/ece.cmu.edu/usr/ryanovsk/Private/18545/GBA/4channel/audio_testbench.sv
}
read_vhdl -library xil_defaultlib {
  /afs/ece.cmu.edu/usr/ryanovsk/Private/18545/GBA/zedboard_audio-master/hdl/i3c2.vhd
  /afs/ece.cmu.edu/usr/ryanovsk/Private/18545/GBA/zedboard_audio-master/hdl/adau1761_configuraiton_data.vhd
  /afs/ece.cmu.edu/usr/ryanovsk/Private/18545/GBA/zedboard_audio-master/hdl/i2s_data_interface.vhd
  /afs/ece.cmu.edu/usr/ryanovsk/Private/18545/GBA/zedboard_audio-master/hdl/i2c.vhd
  /afs/ece.cmu.edu/usr/ryanovsk/Private/18545/GBA/zedboard_audio-master/hdl/ADAU1761_interface.vhd
  /afs/ece.cmu.edu/usr/ryanovsk/Private/18545/GBA/zedboard_audio-master/hdl/clocking.vhd
  /afs/ece.cmu.edu/usr/ryanovsk/Private/18545/GBA/zedboard_audio-master/hdl/adau1761_izedboard.vhd
  /afs/ece.cmu.edu/usr/ryanovsk/Private/18545/GBA/zedboard_audio-master/hdl/audio_top.vhd
}
read_xdc /afs/ece.cmu.edu/usr/ryanovsk/Private/18545/GBA/zedboard_audio-master/constraints/zed_audio.xdc
set_property used_in_implementation false [get_files /afs/ece.cmu.edu/usr/ryanovsk/Private/18545/GBA/zedboard_audio-master/constraints/zed_audio.xdc]

read_xdc dont_touch.xdc
set_property used_in_implementation false [get_files dont_touch.xdc]
synth_design -top audio_testbench_sv -part xc7z020clg484-1
write_checkpoint -noxdef audio_testbench_sv.dcp
catch { report_utilization -file audio_testbench_sv_utilization_synth.rpt -pb audio_testbench_sv_utilization_synth.pb }
