#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Apr 16 17:49:58 2025
# Process ID: 160432
# Current directory: /home/johncrespo/FPGA/RISC_V_SC
# Command line: vivado
# Log file: /home/johncrespo/FPGA/RISC_V_SC/vivado.log
# Journal file: /home/johncrespo/FPGA/RISC_V_SC/vivado.jou
# Running On: fedora, OS: Linux, CPU Frequency: 3000.042 MHz, CPU Physical cores: 4, Host memory: 7951 MB
#-----------------------------------------------------------
start_gui
open_project /home/johncrespo/FPGA/UART_FPGA/UART_vivado/UART_vivado.xpr
open_project /home/johncrespo/FPGA/RISC_V_SC/fpga/RISC_V_SC.xpr
update_compile_order -fileset sources_1
set_property source_mgmt_mode DisplayOnly [current_project]
add_files -norecurse /home/johncrespo/FPGA/RISC_V_SC/src/CONTROL_UNIT/ALU_controller.sv
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
export_ip_user_files -of_objects  [get_files /home/johncrespo/FPGA/RISC_V_SC/src/CONTROL_UNIT/ALU_controller.sv] -no_script -reset -force -quiet
remove_files  /home/johncrespo/FPGA/RISC_V_SC/src/CONTROL_UNIT/ALU_controller.sv
add_files -norecurse /home/johncrespo/FPGA/RISC_V_SC/src/CONTROL_UNIT/ALU_controller.sv
launch_simulation
export_ip_user_files -of_objects  [get_files /home/johncrespo/FPGA/RISC_V_SC/src/CONTROL_UNIT/ALU_controller.v] -no_script -reset -force -quiet
remove_files  /home/johncrespo/FPGA/RISC_V_SC/src/CONTROL_UNIT/ALU_controller.v
remove_files  /home/johncrespo/FPGA/RISC_V_SC/src/CONTROL_UNIT/ALU_controller.v
launch_simulation
