<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.9.2" xml:lang="en-US">
  <compounddef id="msi_8h" kind="file" language="C++">
    <compoundname>msi.h</compoundname>
    <includes local="no">kernel.h</includes>
    <includes refid="include_2zephyr_2types_8h" local="no">zephyr/types.h</includes>
    <includes refid="stdbool_8h" local="no">stdbool.h</includes>
    <includes refid="drivers_2pcie_2pcie_8h" local="no">drivers/pcie/pcie.h</includes>
    <includedby refid="drivers_2interrupt__controller_2intel__vtd_8h" local="no">include/drivers/interrupt_controller/intel_vtd.h</includedby>
    <incdepgraph>
      <node id="1">
        <label>include/drivers/pcie/msi.h</label>
        <link refid="msi_8h"/>
        <childnode refid="2" relation="include">
        </childnode>
        <childnode refid="3" relation="include">
        </childnode>
        <childnode refid="6" relation="include">
        </childnode>
        <childnode refid="7" relation="include">
        </childnode>
      </node>
      <node id="7">
        <label>drivers/pcie/pcie.h</label>
        <link refid="drivers_2pcie_2pcie_8h"/>
        <childnode refid="4" relation="include">
        </childnode>
        <childnode refid="8" relation="include">
        </childnode>
        <childnode refid="3" relation="include">
        </childnode>
      </node>
      <node id="8">
        <label>dt-bindings/pcie/pcie.h</label>
        <link refid="dt-bindings_2pcie_2pcie_8h"/>
      </node>
      <node id="3">
        <label>zephyr/types.h</label>
        <link refid="include_2zephyr_2types_8h"/>
        <childnode refid="4" relation="include">
        </childnode>
        <childnode refid="5" relation="include">
        </childnode>
      </node>
      <node id="6">
        <label>stdbool.h</label>
        <link refid="stdbool_8h"/>
      </node>
      <node id="5">
        <label>stdint.h</label>
        <link refid="stdint_8h"/>
      </node>
      <node id="2">
        <label>kernel.h</label>
      </node>
      <node id="4">
        <label>stddef.h</label>
      </node>
    </incdepgraph>
    <invincdepgraph>
      <node id="2">
        <label>include/drivers/interrupt_controller/intel_vtd.h</label>
        <link refid="drivers_2interrupt__controller_2intel__vtd_8h"/>
      </node>
      <node id="1">
        <label>include/drivers/pcie/msi.h</label>
        <link refid="msi_8h"/>
        <childnode refid="2" relation="include">
        </childnode>
      </node>
    </invincdepgraph>
    <innerclass refid="structmsix__vector" prot="public">msix_vector</innerclass>
    <innerclass refid="structmsi__vector" prot="public">msi_vector</innerclass>
      <sectiondef kind="define">
      <memberdef kind="define" id="msi_8h_1a6363ff201cdaf89434be7f7976218132" prot="public" static="no">
        <name>PCIE_MSI_MCR</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/drivers/pcie/msi.h" line="127" column="9" bodyfile="include/drivers/pcie/msi.h" bodystart="127" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="msi_8h_1a6d4aa888ca0930998d49abfc21dfc4a0" prot="public" static="no">
        <name>PCIE_MSI_MCR_EN</name>
        <initializer>0x00010000U  /* enable MSI */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/drivers/pcie/msi.h" line="129" column="9" bodyfile="include/drivers/pcie/msi.h" bodystart="129" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="msi_8h_1a273df548ce103502c69a2aaf32940270" prot="public" static="no">
        <name>PCIE_MSI_MCR_MMC</name>
        <initializer>0x000E0000U  /* Multi Messages Capable mask */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/drivers/pcie/msi.h" line="130" column="9" bodyfile="include/drivers/pcie/msi.h" bodystart="130" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="msi_8h_1ab0b4bed4d96cc135c38e1762922a6dfc" prot="public" static="no">
        <name>PCIE_MSI_MCR_MMC_SHIFT</name>
        <initializer>17</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/drivers/pcie/msi.h" line="131" column="9" bodyfile="include/drivers/pcie/msi.h" bodystart="131" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="msi_8h_1ae34c85b4346402d14ab7ade656f7874f" prot="public" static="no">
        <name>PCIE_MSI_MCR_MME</name>
        <initializer>0x00700000U  /* mask of # of enabled IRQs */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/drivers/pcie/msi.h" line="132" column="9" bodyfile="include/drivers/pcie/msi.h" bodystart="132" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="msi_8h_1a933abb134aec549761f835f84c0caf53" prot="public" static="no">
        <name>PCIE_MSI_MCR_MME_SHIFT</name>
        <initializer>20</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/drivers/pcie/msi.h" line="133" column="9" bodyfile="include/drivers/pcie/msi.h" bodystart="133" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="msi_8h_1a8496d1040f5f0388130f3550f27dbf67" prot="public" static="no">
        <name>PCIE_MSI_MCR_64</name>
        <initializer>0x00800000U  /* 64-bit MSI */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/drivers/pcie/msi.h" line="134" column="9" bodyfile="include/drivers/pcie/msi.h" bodystart="134" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="msi_8h_1af5b03bc395082366b0f4d8a6860753a3" prot="public" static="no">
        <name>PCIE_MSI_MAP0</name>
        <initializer>1U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/drivers/pcie/msi.h" line="141" column="9" bodyfile="include/drivers/pcie/msi.h" bodystart="141" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="msi_8h_1a7dc1045e58e9e99029d2876adf373f61" prot="public" static="no">
        <name>PCIE_MSI_MAP1_64</name>
        <initializer>2U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/drivers/pcie/msi.h" line="142" column="9" bodyfile="include/drivers/pcie/msi.h" bodystart="142" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="msi_8h_1a72a3907f5cfba38103db25a8065efe5d" prot="public" static="no">
        <name>PCIE_MSI_MDR_32</name>
        <initializer>2U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/drivers/pcie/msi.h" line="143" column="9" bodyfile="include/drivers/pcie/msi.h" bodystart="143" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="msi_8h_1a599d70864c7a8a8d12c56c302f963c75" prot="public" static="no">
        <name>PCIE_MSI_MDR_64</name>
        <initializer>3U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/drivers/pcie/msi.h" line="144" column="9" bodyfile="include/drivers/pcie/msi.h" bodystart="144" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="msi_8h_1a3f684fa1e9eaf5aad844b7f5c5232adb" prot="public" static="no">
        <name>PCIE_MSIX_MCR</name>
        <initializer>0U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/drivers/pcie/msi.h" line="151" column="9" bodyfile="include/drivers/pcie/msi.h" bodystart="151" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="msi_8h_1af309bab15a0118cbc39b3a52354a8067" prot="public" static="no">
        <name>PCIE_MSIX_MCR_EN</name>
        <initializer>0x80000000U /* Enable MSI-X */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/drivers/pcie/msi.h" line="153" column="9" bodyfile="include/drivers/pcie/msi.h" bodystart="153" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="msi_8h_1a7186a5d811ab5f486c7eddbb0b2ecffe" prot="public" static="no">
        <name>PCIE_MSIX_MCR_FMASK</name>
        <initializer>0x40000000U /* Function Mask */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/drivers/pcie/msi.h" line="154" column="9" bodyfile="include/drivers/pcie/msi.h" bodystart="154" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="msi_8h_1a20e8351fd64d8308ff0c94ba02e7c688" prot="public" static="no">
        <name>PCIE_MSIX_MCR_TSIZE</name>
        <initializer>0x07FF0000U /* Table size mask */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/drivers/pcie/msi.h" line="155" column="9" bodyfile="include/drivers/pcie/msi.h" bodystart="155" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="msi_8h_1abb2e51e10229fe1b5953548a96892005" prot="public" static="no">
        <name>PCIE_MSIX_MCR_TSIZE_SHIFT</name>
        <initializer>16</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/drivers/pcie/msi.h" line="156" column="9" bodyfile="include/drivers/pcie/msi.h" bodystart="156" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="msi_8h_1a0a403e859ea16d24267fed463c214e22" prot="public" static="no">
        <name>PCIE_MSIR_TABLE_ENTRY_SIZE</name>
        <initializer>16</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/drivers/pcie/msi.h" line="157" column="9" bodyfile="include/drivers/pcie/msi.h" bodystart="157" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="msi_8h_1a701825e23994bdf4da4a86b8776c3248" prot="public" static="no">
        <name>PCIE_MSIX_TR</name>
        <initializer>1U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/drivers/pcie/msi.h" line="159" column="9" bodyfile="include/drivers/pcie/msi.h" bodystart="159" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="msi_8h_1a13e9132823fa2361ab25e53c75aa8896" prot="public" static="no">
        <name>PCIE_MSIX_TR_BIR</name>
        <initializer>0x00000007U /* Table BIR mask */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/drivers/pcie/msi.h" line="160" column="9" bodyfile="include/drivers/pcie/msi.h" bodystart="160" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="msi_8h_1a44875f9af4865a82438a6a4ec714c6a9" prot="public" static="no">
        <name>PCIE_MSIX_TR_OFFSET</name>
        <initializer>0xFFFFFFF8U /* Offset mask */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/drivers/pcie/msi.h" line="161" column="9" bodyfile="include/drivers/pcie/msi.h" bodystart="161" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="msi_8h_1a6e74db681568d7103100036233e3467d" prot="public" static="no">
        <name>PCIE_MSIX_PBA</name>
        <initializer>2U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/drivers/pcie/msi.h" line="163" column="9" bodyfile="include/drivers/pcie/msi.h" bodystart="163" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="msi_8h_1ae259720d8a4af8b2aba0625b41d21d40" prot="public" static="no">
        <name>PCIE_MSIX_PBA_BIR</name>
        <initializer>0x00000007U /* PBA BIR mask */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/drivers/pcie/msi.h" line="164" column="9" bodyfile="include/drivers/pcie/msi.h" bodystart="164" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="msi_8h_1a388b54bd3c60cb46940e1b1defc42dad" prot="public" static="no">
        <name>PCIE_MSIX_PBA_OFFSET</name>
        <initializer>0xFFFFFFF8U /* Offset mask */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/drivers/pcie/msi.h" line="165" column="9" bodyfile="include/drivers/pcie/msi.h" bodystart="165" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="msi_8h_1a33adc70c295b3ba887529fc8f73f6cb4" prot="public" static="no">
        <name>PCIE_VTBL_MA</name>
        <initializer>0U /* Msg Address offset */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/drivers/pcie/msi.h" line="167" column="9" bodyfile="include/drivers/pcie/msi.h" bodystart="167" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="msi_8h_1a5711b93de9c485b321a9dcd01ac53b05" prot="public" static="no">
        <name>PCIE_VTBL_MUA</name>
        <initializer>4U /* Msg Upper Address offset */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/drivers/pcie/msi.h" line="168" column="9" bodyfile="include/drivers/pcie/msi.h" bodystart="168" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="msi_8h_1af35ee6cb30ff29ae0f6804f3328a1d1d" prot="public" static="no">
        <name>PCIE_VTBL_MD</name>
        <initializer>8U /* Msg Data offset */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/drivers/pcie/msi.h" line="169" column="9" bodyfile="include/drivers/pcie/msi.h" bodystart="169" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="msi_8h_1ae354a23e4f62342cfd4e2572068b51a3" prot="public" static="no">
        <name>PCIE_VTBL_VCTRL</name>
        <initializer>12U /* Vector control offset */</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/drivers/pcie/msi.h" line="170" column="9" bodyfile="include/drivers/pcie/msi.h" bodystart="170" bodyend="-1"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="typedef">
      <memberdef kind="typedef" id="msi_8h_1a9ede6a7a472ee62f0975256a1b5f1231" prot="public" static="no">
        <type>struct <ref refid="structmsi__vector" kindref="compound">msi_vector</ref></type>
        <definition>typedef struct msi_vector msi_vector_t</definition>
        <argsstring></argsstring>
        <name>msi_vector_t</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/drivers/pcie/msi.h" line="36" column="25" bodyfile="include/drivers/pcie/msi.h" bodystart="36" bodyend="-1"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="func">
      <memberdef kind="function" id="msi_8h_1a2cdf2a32cb4c6e4d68290a1e9020f4ee" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type><ref refid="stdint_8h_1a0a8582351ac627ee8bde2973c825e47f" kindref="member">uint32_t</ref></type>
        <definition>uint32_t pcie_msi_map</definition>
        <argsstring>(unsigned int irq, msi_vector_t *vector, uint8_t n_vector)</argsstring>
        <name>pcie_msi_map</name>
        <param>
          <type><ref refid="lib_2libc_2minimal_2include_2sys_2types_8h_1a4089fb16419d359081465355db05f846" kindref="member">unsigned</ref> int</type>
          <declname>irq</declname>
        </param>
        <param>
          <type><ref refid="msi_8h_1a9ede6a7a472ee62f0975256a1b5f1231" kindref="member">msi_vector_t</ref> *</type>
          <declname>vector</declname>
        </param>
        <param>
          <type><ref refid="stdint_8h_1a3cb4a16b0e8d6af0af86d4fd6ba5fd9d" kindref="member">uint8_t</ref></type>
          <declname>n_vector</declname>
        </param>
        <briefdescription>
<para>Compute the target address for an MSI posted write. </para>
        </briefdescription>
        <detaileddescription>
<para>This function is exported by the arch, board or SoC code.</para>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>irq</parametername>
</parameternamelist>
<parameterdescription>
<para>The IRQ we wish to trigger via MSI. </para>
</parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>vector</parametername>
</parameternamelist>
<parameterdescription>
<para>The vector for which you want the address (or NULL) </para>
</parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>n_vector</parametername>
</parameternamelist>
<parameterdescription>
<para>the size of the vector array </para>
</parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="return"><para>A (32-bit) value for the MSI MAP register. </para>
</simplesect>
</para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/drivers/pcie/msi.h" line="84" column="17" declfile="include/drivers/pcie/msi.h" declline="84" declcolumn="17"/>
      </memberdef>
      <memberdef kind="function" id="msi_8h_1ae89ee2177016ab1df94c7f453eb5c25d" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type><ref refid="stdint_8h_1a5debae8b2a1ec20a6694c0c443ee399e" kindref="member">uint16_t</ref></type>
        <definition>uint16_t pcie_msi_mdr</definition>
        <argsstring>(unsigned int irq, msi_vector_t *vector)</argsstring>
        <name>pcie_msi_mdr</name>
        <param>
          <type><ref refid="lib_2libc_2minimal_2include_2sys_2types_8h_1a4089fb16419d359081465355db05f846" kindref="member">unsigned</ref> int</type>
          <declname>irq</declname>
        </param>
        <param>
          <type><ref refid="msi_8h_1a9ede6a7a472ee62f0975256a1b5f1231" kindref="member">msi_vector_t</ref> *</type>
          <declname>vector</declname>
        </param>
        <briefdescription>
<para>Compute the data for an MSI posted write. </para>
        </briefdescription>
        <detaileddescription>
<para>This function is exported by the arch, board or SoC code.</para>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>irq</parametername>
</parameternamelist>
<parameterdescription>
<para>The IRQ we wish to trigger via MSI. </para>
</parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>vector</parametername>
</parameternamelist>
<parameterdescription>
<para>The vector for which you want the data (or NULL) </para>
</parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="return"><para>A (16-bit) value for MSI MDR register. </para>
</simplesect>
</para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/drivers/pcie/msi.h" line="97" column="17" declfile="include/drivers/pcie/msi.h" declline="97" declcolumn="17"/>
      </memberdef>
      <memberdef kind="function" id="msi_8h_1a57226ef41cee2008a2c92098dd52af6b" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type><ref refid="stdbool_8h_1abb452686968e48b67397da5f97445f5b" kindref="member">bool</ref></type>
        <definition>bool pcie_msi_enable</definition>
        <argsstring>(pcie_bdf_t bdf, msi_vector_t *vectors, uint8_t n_vector, unsigned int irq)</argsstring>
        <name>pcie_msi_enable</name>
        <param>
          <type><ref refid="drivers_2pcie_2pcie_8h_1a84bb3c734945ebaee0e9801495eebe90" kindref="member">pcie_bdf_t</ref></type>
          <declname>bdf</declname>
        </param>
        <param>
          <type><ref refid="msi_8h_1a9ede6a7a472ee62f0975256a1b5f1231" kindref="member">msi_vector_t</ref> *</type>
          <declname>vectors</declname>
        </param>
        <param>
          <type><ref refid="stdint_8h_1a3cb4a16b0e8d6af0af86d4fd6ba5fd9d" kindref="member">uint8_t</ref></type>
          <declname>n_vector</declname>
        </param>
        <param>
          <type><ref refid="lib_2libc_2minimal_2include_2sys_2types_8h_1a4089fb16419d359081465355db05f846" kindref="member">unsigned</ref> int</type>
          <declname>irq</declname>
        </param>
        <briefdescription>
<para>Configure the given PCI endpoint to generate MSIs. </para>
        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>bdf</parametername>
</parameternamelist>
<parameterdescription>
<para>the target PCI endpoint </para>
</parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>vectors</parametername>
</parameternamelist>
<parameterdescription>
<para>an array of allocated vector(s) </para>
</parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>n_vector</parametername>
</parameternamelist>
<parameterdescription>
<para>the size of the vector array </para>
</parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>irq</parametername>
</parameternamelist>
<parameterdescription>
<para>The IRQ we wish to trigger via MSI. </para>
</parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="return"><para>true if the endpoint supports MSI, false otherwise. </para>
</simplesect>
</para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/drivers/pcie/msi.h" line="109" column="13" declfile="include/drivers/pcie/msi.h" declline="109" declcolumn="13"/>
      </memberdef>
      <memberdef kind="function" id="msi_8h_1ac16ef7e19d7584aa2fc3a839b1b8fb01" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type><ref refid="stdbool_8h_1abb452686968e48b67397da5f97445f5b" kindref="member">bool</ref></type>
        <definition>bool pcie_is_msi</definition>
        <argsstring>(pcie_bdf_t bdf)</argsstring>
        <name>pcie_is_msi</name>
        <param>
          <type><ref refid="drivers_2pcie_2pcie_8h_1a84bb3c734945ebaee0e9801495eebe90" kindref="member">pcie_bdf_t</ref></type>
          <declname>bdf</declname>
        </param>
        <briefdescription>
<para>Check if the given PCI endpoint supports MSI/MSI-X. </para>
        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>bdf</parametername>
</parameternamelist>
<parameterdescription>
<para>the target PCI endpoint </para>
</parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="return"><para>true if the endpoint support MSI/MSI-X </para>
</simplesect>
</para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/drivers/pcie/msi.h" line="120" column="13" declfile="include/drivers/pcie/msi.h" declline="120" declcolumn="13"/>
      </memberdef>
      </sectiondef>
    <briefdescription>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <programlisting>
<codeline lineno="1"><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2"><highlight class="comment"><sp/>*<sp/>Copyright<sp/>(c)<sp/>2019<sp/>Intel<sp/>Corporation</highlight></codeline>
<codeline lineno="3"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="4"><highlight class="comment"><sp/>*<sp/>SPDX-License-Identifier:<sp/>Apache-2.0</highlight></codeline>
<codeline lineno="5"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="6"><highlight class="normal"></highlight></codeline>
<codeline lineno="7"><highlight class="normal"></highlight><highlight class="preprocessor">#ifndef<sp/>ZEPHYR_INCLUDE_DRIVERS_PCIE_MSI_H_</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="8"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ZEPHYR_INCLUDE_DRIVERS_PCIE_MSI_H_</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="9"><highlight class="normal"></highlight></codeline>
<codeline lineno="10"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&lt;kernel.h&gt;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="11"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&lt;<ref refid="include_2zephyr_2types_8h" kindref="compound">zephyr/types.h</ref>&gt;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="12"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&lt;<ref refid="stdbool_8h" kindref="compound">stdbool.h</ref>&gt;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="13"><highlight class="normal"></highlight></codeline>
<codeline lineno="14"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&lt;<ref refid="drivers_2pcie_2pcie_8h" kindref="compound">drivers/pcie/pcie.h</ref>&gt;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="15"><highlight class="normal"></highlight></codeline>
<codeline lineno="16"><highlight class="normal"></highlight><highlight class="preprocessor">#ifdef<sp/>__cplusplus</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="17"><highlight class="normal"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/></highlight><highlight class="stringliteral">&quot;C&quot;</highlight><highlight class="normal"><sp/>{</highlight></codeline>
<codeline lineno="18"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="19"><highlight class="normal"></highlight></codeline>
<codeline lineno="20" refid="structmsix__vector" refkind="compound"><highlight class="normal"></highlight><highlight class="keyword">struct<sp/></highlight><highlight class="normal"><ref refid="structmsix__vector" kindref="compound">msix_vector</ref><sp/>{</highlight></codeline>
<codeline lineno="21" refid="structmsix__vector_1a2c09a989a9ed99536d85c0e800283743" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="stdint_8h_1a0a8582351ac627ee8bde2973c825e47f" kindref="member">uint32_t</ref><sp/><ref refid="structmsix__vector_1a2c09a989a9ed99536d85c0e800283743" kindref="member">msg_addr</ref>;</highlight></codeline>
<codeline lineno="22" refid="structmsix__vector_1a908e2d095b43713f0b9682716cd4ae85" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="stdint_8h_1a0a8582351ac627ee8bde2973c825e47f" kindref="member">uint32_t</ref><sp/><ref refid="structmsix__vector_1a908e2d095b43713f0b9682716cd4ae85" kindref="member">msg_up_addr</ref>;</highlight></codeline>
<codeline lineno="23" refid="structmsix__vector_1acd899f1dc388ef49f38d593083e0042d" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="stdint_8h_1a0a8582351ac627ee8bde2973c825e47f" kindref="member">uint32_t</ref><sp/><ref refid="structmsix__vector_1acd899f1dc388ef49f38d593083e0042d" kindref="member">msg_data</ref>;</highlight></codeline>
<codeline lineno="24" refid="structmsix__vector_1ac4d0f7192cc8bcaffd4fac75589ca298" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="stdint_8h_1a0a8582351ac627ee8bde2973c825e47f" kindref="member">uint32_t</ref><sp/><ref refid="structmsix__vector_1ac4d0f7192cc8bcaffd4fac75589ca298" kindref="member">vector_ctrl</ref>;</highlight></codeline>
<codeline lineno="25"><highlight class="normal">};</highlight></codeline>
<codeline lineno="26"><highlight class="normal"></highlight></codeline>
<codeline lineno="27" refid="structmsi__vector" refkind="compound"><highlight class="normal"></highlight><highlight class="keyword">struct<sp/></highlight><highlight class="normal"><ref refid="structmsi__vector" kindref="compound">msi_vector</ref><sp/>{</highlight></codeline>
<codeline lineno="28" refid="structmsi__vector_1a643d712565f3464874efaab81b25b68a" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="drivers_2pcie_2pcie_8h_1a84bb3c734945ebaee0e9801495eebe90" kindref="member">pcie_bdf_t</ref><sp/><ref refid="structmsi__vector_1a643d712565f3464874efaab81b25b68a" kindref="member">bdf</ref>;</highlight></codeline>
<codeline lineno="29" refid="structmsi__vector_1aec3f368bdbe75d9e53d6bc9b0f6a18a7" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>arch_msi_vector_t<sp/><ref refid="structmsi__vector_1aec3f368bdbe75d9e53d6bc9b0f6a18a7" kindref="member">arch</ref>;</highlight></codeline>
<codeline lineno="30"><highlight class="normal"></highlight><highlight class="preprocessor">#ifdef<sp/>CONFIG_PCIE_MSI_X</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="31"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keyword">struct<sp/></highlight><highlight class="normal"><ref refid="structmsix__vector" kindref="compound">msix_vector</ref><sp/>*<ref refid="structmsix__vector" kindref="compound">msix_vector</ref>;</highlight></codeline>
<codeline lineno="32"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">bool</highlight><highlight class="normal"><sp/>msix;</highlight></codeline>
<codeline lineno="33"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>CONFIG_PCIE_MSI_X<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="34"><highlight class="normal">};</highlight></codeline>
<codeline lineno="35"><highlight class="normal"></highlight></codeline>
<codeline lineno="36" refid="msi_8h_1a9ede6a7a472ee62f0975256a1b5f1231" refkind="member"><highlight class="normal"></highlight><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">struct<sp/></highlight><highlight class="normal"><ref refid="structmsi__vector" kindref="compound">msi_vector</ref><sp/><ref refid="structmsi__vector" kindref="compound">msi_vector_t</ref>;</highlight></codeline>
<codeline lineno="37"><highlight class="normal"></highlight></codeline>
<codeline lineno="38"><highlight class="normal"></highlight><highlight class="preprocessor">#ifdef<sp/>CONFIG_PCIE_MSI_MULTI_VECTOR</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="39"><highlight class="normal"></highlight></codeline>
<codeline lineno="50"><highlight class="normal"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/><ref refid="stdint_8h_1a3cb4a16b0e8d6af0af86d4fd6ba5fd9d" kindref="member">uint8_t</ref><sp/>pcie_msi_vectors_allocate(<ref refid="drivers_2pcie_2pcie_8h_1a84bb3c734945ebaee0e9801495eebe90" kindref="member">pcie_bdf_t</ref><sp/><ref refid="structmsi__vector_1a643d712565f3464874efaab81b25b68a" kindref="member">bdf</ref>,</highlight></codeline>
<codeline lineno="51"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">unsigned</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">int</highlight><highlight class="normal"><sp/>priority,</highlight></codeline>
<codeline lineno="52"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="structmsi__vector" kindref="compound">msi_vector_t</ref><sp/>*vectors,</highlight></codeline>
<codeline lineno="53"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="stdint_8h_1a3cb4a16b0e8d6af0af86d4fd6ba5fd9d" kindref="member">uint8_t</ref><sp/>n_vector);</highlight></codeline>
<codeline lineno="54"><highlight class="normal"></highlight></codeline>
<codeline lineno="66"><highlight class="normal"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">bool</highlight><highlight class="normal"><sp/>pcie_msi_vector_connect(<ref refid="drivers_2pcie_2pcie_8h_1a84bb3c734945ebaee0e9801495eebe90" kindref="member">pcie_bdf_t</ref><sp/><ref refid="structmsi__vector_1a643d712565f3464874efaab81b25b68a" kindref="member">bdf</ref>,</highlight></codeline>
<codeline lineno="67"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="structmsi__vector" kindref="compound">msi_vector_t</ref><sp/>*vector,</highlight></codeline>
<codeline lineno="68"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>(*routine)(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>*parameter),</highlight></codeline>
<codeline lineno="69"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>*parameter,</highlight></codeline>
<codeline lineno="70"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="stdint_8h_1a0a8582351ac627ee8bde2973c825e47f" kindref="member">uint32_t</ref><sp/><ref refid="http__parser_8h_1ab6b306ef981f5e21bb41ea2c2dbe8cd9" kindref="member">flags</ref>);</highlight></codeline>
<codeline lineno="71"><highlight class="normal"></highlight></codeline>
<codeline lineno="72"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>CONFIG_PCIE_MSI_MULTI_VECTOR<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="73"><highlight class="normal"></highlight></codeline>
<codeline lineno="84" refid="msi_8h_1a2cdf2a32cb4c6e4d68290a1e9020f4ee" refkind="member"><highlight class="normal"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/><ref refid="stdint_8h_1a0a8582351ac627ee8bde2973c825e47f" kindref="member">uint32_t</ref><sp/><ref refid="msi_8h_1a2cdf2a32cb4c6e4d68290a1e9020f4ee" kindref="member">pcie_msi_map</ref>(</highlight><highlight class="keywordtype">unsigned</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">int</highlight><highlight class="normal"><sp/>irq,</highlight></codeline>
<codeline lineno="85"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="structmsi__vector" kindref="compound">msi_vector_t</ref><sp/>*vector,</highlight></codeline>
<codeline lineno="86"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="stdint_8h_1a3cb4a16b0e8d6af0af86d4fd6ba5fd9d" kindref="member">uint8_t</ref><sp/>n_vector);</highlight></codeline>
<codeline lineno="87"><highlight class="normal"></highlight></codeline>
<codeline lineno="97" refid="msi_8h_1ae89ee2177016ab1df94c7f453eb5c25d" refkind="member"><highlight class="normal"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/><ref refid="stdint_8h_1a5debae8b2a1ec20a6694c0c443ee399e" kindref="member">uint16_t</ref><sp/><ref refid="msi_8h_1ae89ee2177016ab1df94c7f453eb5c25d" kindref="member">pcie_msi_mdr</ref>(</highlight><highlight class="keywordtype">unsigned</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">int</highlight><highlight class="normal"><sp/>irq,</highlight></codeline>
<codeline lineno="98"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="structmsi__vector" kindref="compound">msi_vector_t</ref><sp/>*vector);</highlight></codeline>
<codeline lineno="99"><highlight class="normal"></highlight></codeline>
<codeline lineno="109" refid="msi_8h_1a57226ef41cee2008a2c92098dd52af6b" refkind="member"><highlight class="normal"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">bool</highlight><highlight class="normal"><sp/><ref refid="msi_8h_1a57226ef41cee2008a2c92098dd52af6b" kindref="member">pcie_msi_enable</ref>(<ref refid="drivers_2pcie_2pcie_8h_1a84bb3c734945ebaee0e9801495eebe90" kindref="member">pcie_bdf_t</ref><sp/><ref refid="structmsi__vector_1a643d712565f3464874efaab81b25b68a" kindref="member">bdf</ref>,</highlight></codeline>
<codeline lineno="110"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="structmsi__vector" kindref="compound">msi_vector_t</ref><sp/>*vectors,</highlight></codeline>
<codeline lineno="111"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="stdint_8h_1a3cb4a16b0e8d6af0af86d4fd6ba5fd9d" kindref="member">uint8_t</ref><sp/>n_vector,</highlight></codeline>
<codeline lineno="112"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">unsigned</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">int</highlight><highlight class="normal"><sp/>irq);</highlight></codeline>
<codeline lineno="113"><highlight class="normal"></highlight></codeline>
<codeline lineno="120" refid="msi_8h_1ac16ef7e19d7584aa2fc3a839b1b8fb01" refkind="member"><highlight class="normal"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">bool</highlight><highlight class="normal"><sp/><ref refid="msi_8h_1ac16ef7e19d7584aa2fc3a839b1b8fb01" kindref="member">pcie_is_msi</ref>(<ref refid="drivers_2pcie_2pcie_8h_1a84bb3c734945ebaee0e9801495eebe90" kindref="member">pcie_bdf_t</ref><sp/><ref refid="structmsi__vector_1a643d712565f3464874efaab81b25b68a" kindref="member">bdf</ref>);</highlight></codeline>
<codeline lineno="121"><highlight class="normal"></highlight></codeline>
<codeline lineno="122"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="123"><highlight class="comment"><sp/>*<sp/>The<sp/>first<sp/>word<sp/>of<sp/>the<sp/>MSI<sp/>capability<sp/>is<sp/>shared<sp/>with<sp/>the</highlight></codeline>
<codeline lineno="124"><highlight class="comment"><sp/>*<sp/>capability<sp/>ID<sp/>and<sp/>list<sp/>link.<sp/><sp/>The<sp/>high<sp/>16<sp/>bits<sp/>are<sp/>the<sp/>MCR.</highlight></codeline>
<codeline lineno="125"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="126"><highlight class="normal"></highlight></codeline>
<codeline lineno="127" refid="msi_8h_1a6363ff201cdaf89434be7f7976218132" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PCIE_MSI_MCR<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="128"><highlight class="normal"></highlight></codeline>
<codeline lineno="129" refid="msi_8h_1a6d4aa888ca0930998d49abfc21dfc4a0" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PCIE_MSI_MCR_EN<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00010000U<sp/><sp/></highlight><highlight class="comment">/*<sp/>enable<sp/>MSI<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="130" refid="msi_8h_1a273df548ce103502c69a2aaf32940270" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PCIE_MSI_MCR_MMC<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x000E0000U<sp/><sp/></highlight><highlight class="comment">/*<sp/>Multi<sp/>Messages<sp/>Capable<sp/>mask<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="131" refid="msi_8h_1ab0b4bed4d96cc135c38e1762922a6dfc" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PCIE_MSI_MCR_MMC_SHIFT<sp/><sp/>17</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="132" refid="msi_8h_1ae34c85b4346402d14ab7ade656f7874f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PCIE_MSI_MCR_MME<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00700000U<sp/><sp/></highlight><highlight class="comment">/*<sp/>mask<sp/>of<sp/>#<sp/>of<sp/>enabled<sp/>IRQs<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="133" refid="msi_8h_1a933abb134aec549761f835f84c0caf53" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PCIE_MSI_MCR_MME_SHIFT<sp/><sp/>20</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="134" refid="msi_8h_1a8496d1040f5f0388130f3550f27dbf67" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PCIE_MSI_MCR_64<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00800000U<sp/><sp/></highlight><highlight class="comment">/*<sp/>64-bit<sp/>MSI<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="135"><highlight class="normal"></highlight></codeline>
<codeline lineno="136"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="137"><highlight class="comment"><sp/>*<sp/>The<sp/>MAP<sp/>follows<sp/>the<sp/>MCR.<sp/>If<sp/>PCIE_MSI_MCR_64,<sp/>then<sp/>the<sp/>MAP</highlight></codeline>
<codeline lineno="138"><highlight class="comment"><sp/>*<sp/>is<sp/>two<sp/>words<sp/>long.<sp/>The<sp/>MDR<sp/>follows<sp/>immediately<sp/>after<sp/>the<sp/>MAP.</highlight></codeline>
<codeline lineno="139"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="140"><highlight class="normal"></highlight></codeline>
<codeline lineno="141" refid="msi_8h_1af5b03bc395082366b0f4d8a6860753a3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PCIE_MSI_MAP0<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>1U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="142" refid="msi_8h_1a7dc1045e58e9e99029d2876adf373f61" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PCIE_MSI_MAP1_64<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>2U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="143" refid="msi_8h_1a72a3907f5cfba38103db25a8065efe5d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PCIE_MSI_MDR_32<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>2U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="144" refid="msi_8h_1a599d70864c7a8a8d12c56c302f963c75" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PCIE_MSI_MDR_64<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>3U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="145"><highlight class="normal"></highlight></codeline>
<codeline lineno="146"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="147"><highlight class="comment"><sp/>*<sp/>As<sp/>for<sp/>MSI,<sp/>he<sp/>first<sp/>word<sp/>of<sp/>the<sp/>MSI-X<sp/>capability<sp/>is<sp/>shared</highlight></codeline>
<codeline lineno="148"><highlight class="comment"><sp/>*<sp/>with<sp/>the<sp/>capability<sp/>ID<sp/>and<sp/>list<sp/>link.<sp/><sp/>The<sp/>high<sp/>16<sp/>bits<sp/>are<sp/>the<sp/>MCR.</highlight></codeline>
<codeline lineno="149"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="150"><highlight class="normal"></highlight></codeline>
<codeline lineno="151" refid="msi_8h_1a3f684fa1e9eaf5aad844b7f5c5232adb" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PCIE_MSIX_MCR<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="152"><highlight class="normal"></highlight></codeline>
<codeline lineno="153" refid="msi_8h_1af309bab15a0118cbc39b3a52354a8067" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PCIE_MSIX_MCR_EN<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x80000000U<sp/></highlight><highlight class="comment">/*<sp/>Enable<sp/>MSI-X<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="154" refid="msi_8h_1a7186a5d811ab5f486c7eddbb0b2ecffe" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PCIE_MSIX_MCR_FMASK<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x40000000U<sp/></highlight><highlight class="comment">/*<sp/>Function<sp/>Mask<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="155" refid="msi_8h_1a20e8351fd64d8308ff0c94ba02e7c688" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PCIE_MSIX_MCR_TSIZE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x07FF0000U<sp/></highlight><highlight class="comment">/*<sp/>Table<sp/>size<sp/>mask<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="156" refid="msi_8h_1abb2e51e10229fe1b5953548a96892005" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PCIE_MSIX_MCR_TSIZE_SHIFT<sp/><sp/><sp/><sp/><sp/><sp/><sp/>16</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="157" refid="msi_8h_1a0a403e859ea16d24267fed463c214e22" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PCIE_MSIR_TABLE_ENTRY_SIZE<sp/><sp/><sp/><sp/><sp/><sp/>16</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="158"><highlight class="normal"></highlight></codeline>
<codeline lineno="159" refid="msi_8h_1a701825e23994bdf4da4a86b8776c3248" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PCIE_MSIX_TR<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>1U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="160" refid="msi_8h_1a13e9132823fa2361ab25e53c75aa8896" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PCIE_MSIX_TR_BIR<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000007U<sp/></highlight><highlight class="comment">/*<sp/>Table<sp/>BIR<sp/>mask<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="161" refid="msi_8h_1a44875f9af4865a82438a6a4ec714c6a9" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PCIE_MSIX_TR_OFFSET<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0xFFFFFFF8U<sp/></highlight><highlight class="comment">/*<sp/>Offset<sp/>mask<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="162"><highlight class="normal"></highlight></codeline>
<codeline lineno="163" refid="msi_8h_1a6e74db681568d7103100036233e3467d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PCIE_MSIX_PBA<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>2U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="164" refid="msi_8h_1ae259720d8a4af8b2aba0625b41d21d40" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PCIE_MSIX_PBA_BIR<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x00000007U<sp/></highlight><highlight class="comment">/*<sp/>PBA<sp/>BIR<sp/>mask<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="165" refid="msi_8h_1a388b54bd3c60cb46940e1b1defc42dad" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PCIE_MSIX_PBA_OFFSET<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0xFFFFFFF8U<sp/></highlight><highlight class="comment">/*<sp/>Offset<sp/>mask<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="166"><highlight class="normal"></highlight></codeline>
<codeline lineno="167" refid="msi_8h_1a33adc70c295b3ba887529fc8f73f6cb4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PCIE_VTBL_MA<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U<sp/></highlight><highlight class="comment">/*<sp/>Msg<sp/>Address<sp/>offset<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="168" refid="msi_8h_1a5711b93de9c485b321a9dcd01ac53b05" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PCIE_VTBL_MUA<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>4U<sp/></highlight><highlight class="comment">/*<sp/>Msg<sp/>Upper<sp/>Address<sp/>offset<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="169" refid="msi_8h_1af35ee6cb30ff29ae0f6804f3328a1d1d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PCIE_VTBL_MD<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>8U<sp/></highlight><highlight class="comment">/*<sp/>Msg<sp/>Data<sp/>offset<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="170" refid="msi_8h_1ae354a23e4f62342cfd4e2572068b51a3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>PCIE_VTBL_VCTRL<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>12U<sp/></highlight><highlight class="comment">/*<sp/>Vector<sp/>control<sp/>offset<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="171"><highlight class="normal"></highlight></codeline>
<codeline lineno="172"><highlight class="normal"></highlight><highlight class="preprocessor">#ifdef<sp/>__cplusplus</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="173"><highlight class="normal">}</highlight></codeline>
<codeline lineno="174"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="175"><highlight class="normal"></highlight></codeline>
<codeline lineno="176"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>ZEPHYR_INCLUDE_DRIVERS_PCIE_MSI_H_<sp/>*/</highlight><highlight class="preprocessor"></highlight></codeline>
    </programlisting>
    <location file="include/drivers/pcie/msi.h"/>
  </compounddef>
</doxygen>
