#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Mar 21 13:55:37 2019
# Process ID: 17684
# Current directory: C:/Users/11918/OneDrive/COA/COA2_FPGA/POC/project_poc
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14460 C:\Users\11918\OneDrive\COA\COA2_FPGA\POC\project_poc\project_poc.xpr
# Log file: C:/Users/11918/OneDrive/COA/COA2_FPGA/POC/project_poc/vivado.log
# Journal file: C:/Users/11918/OneDrive/COA/COA2_FPGA/POC/project_poc\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/11918/OneDrive/COA/COA2_FPGA/POC/project_poc/project_poc.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 757.074 ; gain = 34.270
launch_runs synth_1 -jobs 8
[Thu Mar 21 13:56:05 2019] Launched synth_1...
Run output will be captured here: C:/Users/11918/OneDrive/COA/COA2_FPGA/POC/project_poc/project_poc.runs/synth_1/runme.log
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/11918/OneDrive/COA/COA2_FPGA/POC/project_poc/project_poc.ip_user_files/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/11918/OneDrive/COA/COA2_FPGA/POC/project_poc/project_poc.ip_user_files/Nexys4DDR_Master.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/11918/OneDrive/COA/COA2_FPGA/POC/project_poc/project_poc.ip_user_files/Nexys4DDR_Master.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Users/11918/OneDrive/COA/COA2_FPGA/POC/project_poc/project_poc.ip_user_files/Nexys4DDR_Master.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports CLK100MHZ]'. [C:/Users/11918/OneDrive/COA/COA2_FPGA/POC/project_poc/project_poc.ip_user_files/Nexys4DDR_Master.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'SW'. [C:/Users/11918/OneDrive/COA/COA2_FPGA/POC/project_poc/project_poc.ip_user_files/Nexys4DDR_Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/11918/OneDrive/COA/COA2_FPGA/POC/project_poc/project_poc.ip_user_files/Nexys4DDR_Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'md[0]'. [C:/Users/11918/OneDrive/COA/COA2_FPGA/POC/project_poc/project_poc.ip_user_files/Nexys4DDR_Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/11918/OneDrive/COA/COA2_FPGA/POC/project_poc/project_poc.ip_user_files/Nexys4DDR_Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'md[1]'. [C:/Users/11918/OneDrive/COA/COA2_FPGA/POC/project_poc/project_poc.ip_user_files/Nexys4DDR_Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/11918/OneDrive/COA/COA2_FPGA/POC/project_poc/project_poc.ip_user_files/Nexys4DDR_Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Clkout'. [C:/Users/11918/OneDrive/COA/COA2_FPGA/POC/project_poc/project_poc.ip_user_files/Nexys4DDR_Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/11918/OneDrive/COA/COA2_FPGA/POC/project_poc/project_poc.ip_user_files/Nexys4DDR_Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/Users/11918/OneDrive/COA/COA2_FPGA/POC/project_poc/project_poc.ip_user_files/Nexys4DDR_Master.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/11918/OneDrive/COA/COA2_FPGA/POC/project_poc/project_poc.ip_user_files/Nexys4DDR_Master.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'r[0]'. [C:/Users/11918/OneDrive/COA/COA2_FPGA/POC/project_poc/project_poc.ip_user_files/Nexys4DDR_Master.xdc:156]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/11918/OneDrive/COA/COA2_FPGA/POC/project_poc/project_poc.ip_user_files/Nexys4DDR_Master.xdc:156]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'r[1]'. [C:/Users/11918/OneDrive/COA/COA2_FPGA/POC/project_poc/project_poc.ip_user_files/Nexys4DDR_Master.xdc:157]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/11918/OneDrive/COA/COA2_FPGA/POC/project_poc/project_poc.ip_user_files/Nexys4DDR_Master.xdc:157]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'r[2]'. [C:/Users/11918/OneDrive/COA/COA2_FPGA/POC/project_poc/project_poc.ip_user_files/Nexys4DDR_Master.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/11918/OneDrive/COA/COA2_FPGA/POC/project_poc/project_poc.ip_user_files/Nexys4DDR_Master.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'r[3]'. [C:/Users/11918/OneDrive/COA/COA2_FPGA/POC/project_poc/project_poc.ip_user_files/Nexys4DDR_Master.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/11918/OneDrive/COA/COA2_FPGA/POC/project_poc/project_poc.ip_user_files/Nexys4DDR_Master.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'g[0]'. [C:/Users/11918/OneDrive/COA/COA2_FPGA/POC/project_poc/project_poc.ip_user_files/Nexys4DDR_Master.xdc:161]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/11918/OneDrive/COA/COA2_FPGA/POC/project_poc/project_poc.ip_user_files/Nexys4DDR_Master.xdc:161]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'g[1]'. [C:/Users/11918/OneDrive/COA/COA2_FPGA/POC/project_poc/project_poc.ip_user_files/Nexys4DDR_Master.xdc:162]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/11918/OneDrive/COA/COA2_FPGA/POC/project_poc/project_poc.ip_user_files/Nexys4DDR_Master.xdc:162]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'g[2]'. [C:/Users/11918/OneDrive/COA/COA2_FPGA/POC/project_poc/project_poc.ip_user_files/Nexys4DDR_Master.xdc:163]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/11918/OneDrive/COA/COA2_FPGA/POC/project_poc/project_poc.ip_user_files/Nexys4DDR_Master.xdc:163]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'g[3]'. [C:/Users/11918/OneDrive/COA/COA2_FPGA/POC/project_poc/project_poc.ip_user_files/Nexys4DDR_Master.xdc:164]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/11918/OneDrive/COA/COA2_FPGA/POC/project_poc/project_poc.ip_user_files/Nexys4DDR_Master.xdc:164]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[0]'. [C:/Users/11918/OneDrive/COA/COA2_FPGA/POC/project_poc/project_poc.ip_user_files/Nexys4DDR_Master.xdc:166]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/11918/OneDrive/COA/COA2_FPGA/POC/project_poc/project_poc.ip_user_files/Nexys4DDR_Master.xdc:166]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[1]'. [C:/Users/11918/OneDrive/COA/COA2_FPGA/POC/project_poc/project_poc.ip_user_files/Nexys4DDR_Master.xdc:167]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/11918/OneDrive/COA/COA2_FPGA/POC/project_poc/project_poc.ip_user_files/Nexys4DDR_Master.xdc:167]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[2]'. [C:/Users/11918/OneDrive/COA/COA2_FPGA/POC/project_poc/project_poc.ip_user_files/Nexys4DDR_Master.xdc:168]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/11918/OneDrive/COA/COA2_FPGA/POC/project_poc/project_poc.ip_user_files/Nexys4DDR_Master.xdc:168]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[3]'. [C:/Users/11918/OneDrive/COA/COA2_FPGA/POC/project_poc/project_poc.ip_user_files/Nexys4DDR_Master.xdc:169]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/11918/OneDrive/COA/COA2_FPGA/POC/project_poc/project_poc.ip_user_files/Nexys4DDR_Master.xdc:169]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hs'. [C:/Users/11918/OneDrive/COA/COA2_FPGA/POC/project_poc/project_poc.ip_user_files/Nexys4DDR_Master.xdc:171]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/11918/OneDrive/COA/COA2_FPGA/POC/project_poc/project_poc.ip_user_files/Nexys4DDR_Master.xdc:171]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vs'. [C:/Users/11918/OneDrive/COA/COA2_FPGA/POC/project_poc/project_poc.ip_user_files/Nexys4DDR_Master.xdc:172]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/11918/OneDrive/COA/COA2_FPGA/POC/project_poc/project_poc.ip_user_files/Nexys4DDR_Master.xdc:172]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/11918/OneDrive/COA/COA2_FPGA/POC/project_poc/project_poc.ip_user_files/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1187.766 ; gain = 415.930
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
reset_project
close_design
reset_project
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 21 14:03:03 2019...
