

================================================================
== Vivado HLS Report for 'single_pool_calculat'
================================================================
* Date:           Sun Dec  6 12:04:49 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lab2_fpga_lql
* Solution:       solution2_pipeline
* Product family: artix7
* Target device:  xc7a12ti-csg325-1L


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.972|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    4|    4|    4|    4| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.15>
ST_1 : Operation 6 [2/2] (2.15ns)   --->   "%cal_pool_load = load i32* getelementptr inbounds ([2 x [2 x i32]]* @cal_pool, i64 0, i64 0, i64 0), align 16" [conv.cpp:48]   --->   Operation 6 'load' 'cal_pool_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 0> <Depth = 2> <RAM>
ST_1 : Operation 7 [2/2] (2.15ns)   --->   "%cal_pool_load_1 = load i32* getelementptr inbounds ([2 x [2 x i32]]* @cal_pool, i64 0, i64 0, i64 1), align 4" [conv.cpp:48]   --->   Operation 7 'load' 'cal_pool_load_1' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 0> <Depth = 2> <RAM>

State 2 <SV = 1> <Delay = 6.47>
ST_2 : Operation 8 [1/2] (2.15ns)   --->   "%cal_pool_load = load i32* getelementptr inbounds ([2 x [2 x i32]]* @cal_pool, i64 0, i64 0, i64 0), align 16" [conv.cpp:48]   --->   Operation 8 'load' 'cal_pool_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 0> <Depth = 2> <RAM>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i32 %cal_pool_load to i31" [conv.cpp:48]   --->   Operation 9 'trunc' 'trunc_ln48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %cal_pool_load, i32 31)" [conv.cpp:48]   --->   Operation 10 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.94ns)   --->   "%select_ln48 = select i1 %tmp, i31 0, i31 %trunc_ln48" [conv.cpp:48]   --->   Operation 11 'select' 'select_ln48' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i31 %select_ln48 to i32" [conv.cpp:48]   --->   Operation 12 'zext' 'zext_ln48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/2] (2.15ns)   --->   "%cal_pool_load_1 = load i32* getelementptr inbounds ([2 x [2 x i32]]* @cal_pool, i64 0, i64 0, i64 1), align 4" [conv.cpp:48]   --->   Operation 13 'load' 'cal_pool_load_1' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 0> <Depth = 2> <RAM>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln48_1 = trunc i32 %cal_pool_load_1 to i31" [conv.cpp:48]   --->   Operation 14 'trunc' 'trunc_ln48_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (2.43ns)   --->   "%icmp_ln48 = icmp sgt i32 %zext_ln48, %cal_pool_load_1" [conv.cpp:48]   --->   Operation 15 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.94ns)   --->   "%select_ln48_1 = select i1 %icmp_ln48, i31 %select_ln48, i31 %trunc_ln48_1" [conv.cpp:48]   --->   Operation 16 'select' 'select_ln48_1' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 17 [2/2] (2.15ns)   --->   "%cal_pool_load_2 = load i32* getelementptr inbounds ([2 x [2 x i32]]* @cal_pool, i64 0, i64 1, i64 0), align 8" [conv.cpp:48]   --->   Operation 17 'load' 'cal_pool_load_2' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 0> <Depth = 2> <RAM>
ST_2 : Operation 18 [2/2] (2.15ns)   --->   "%cal_pool_load_3 = load i32* getelementptr inbounds ([2 x [2 x i32]]* @cal_pool, i64 0, i64 1, i64 1), align 4" [conv.cpp:48]   --->   Operation 18 'load' 'cal_pool_load_3' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 0> <Depth = 2> <RAM>

State 3 <SV = 2> <Delay = 7.97>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln48_1 = zext i31 %select_ln48_1 to i32" [conv.cpp:48]   --->   Operation 19 'zext' 'zext_ln48_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/2] (2.15ns)   --->   "%cal_pool_load_2 = load i32* getelementptr inbounds ([2 x [2 x i32]]* @cal_pool, i64 0, i64 1, i64 0), align 8" [conv.cpp:48]   --->   Operation 20 'load' 'cal_pool_load_2' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 0> <Depth = 2> <RAM>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln48_2 = trunc i32 %cal_pool_load_2 to i31" [conv.cpp:48]   --->   Operation 21 'trunc' 'trunc_ln48_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (2.43ns)   --->   "%icmp_ln48_1 = icmp sgt i32 %zext_ln48_1, %cal_pool_load_2" [conv.cpp:48]   --->   Operation 22 'icmp' 'icmp_ln48_1' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.94ns)   --->   "%select_ln48_2 = select i1 %icmp_ln48_1, i31 %select_ln48_1, i31 %trunc_ln48_2" [conv.cpp:48]   --->   Operation 23 'select' 'select_ln48_2' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln48_2 = zext i31 %select_ln48_2 to i32" [conv.cpp:48]   --->   Operation 24 'zext' 'zext_ln48_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/2] (2.15ns)   --->   "%cal_pool_load_3 = load i32* getelementptr inbounds ([2 x [2 x i32]]* @cal_pool, i64 0, i64 1, i64 1), align 4" [conv.cpp:48]   --->   Operation 25 'load' 'cal_pool_load_3' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 0> <Depth = 2> <RAM>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln48_3 = trunc i32 %cal_pool_load_3 to i31" [conv.cpp:48]   --->   Operation 26 'trunc' 'trunc_ln48_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (2.43ns)   --->   "%icmp_ln48_2 = icmp sgt i32 %zext_ln48_2, %cal_pool_load_3" [conv.cpp:48]   --->   Operation 27 'icmp' 'icmp_ln48_2' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [2/2] (2.15ns)   --->   "%cal_pool_load_4 = load i32* getelementptr inbounds ([2 x [2 x i32]]* @cal_pool, i64 1, i64 0, i64 0), align 16" [conv.cpp:48]   --->   Operation 28 'load' 'cal_pool_load_4' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 0> <Depth = 2> <RAM>
ST_3 : Operation 29 [2/2] (2.15ns)   --->   "%cal_pool_load_5 = load i32* getelementptr ([2 x [2 x i32]]* @cal_pool, i64 1, i64 0, i64 1), align 4" [conv.cpp:48]   --->   Operation 29 'load' 'cal_pool_load_5' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 0> <Depth = 2> <RAM>

State 4 <SV = 3> <Delay = 7.97>
ST_4 : Operation 30 [1/1] (0.94ns)   --->   "%select_ln48_3 = select i1 %icmp_ln48_2, i31 %select_ln48_2, i31 %trunc_ln48_3" [conv.cpp:48]   --->   Operation 30 'select' 'select_ln48_3' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln48_3 = zext i31 %select_ln48_3 to i32" [conv.cpp:48]   --->   Operation 31 'zext' 'zext_ln48_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/2] (2.15ns)   --->   "%cal_pool_load_4 = load i32* getelementptr inbounds ([2 x [2 x i32]]* @cal_pool, i64 1, i64 0, i64 0), align 16" [conv.cpp:48]   --->   Operation 32 'load' 'cal_pool_load_4' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 0> <Depth = 2> <RAM>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln48_4 = trunc i32 %cal_pool_load_4 to i31" [conv.cpp:48]   --->   Operation 33 'trunc' 'trunc_ln48_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (2.43ns)   --->   "%icmp_ln48_3 = icmp sgt i32 %zext_ln48_3, %cal_pool_load_4" [conv.cpp:48]   --->   Operation 34 'icmp' 'icmp_ln48_3' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.94ns)   --->   "%select_ln48_4 = select i1 %icmp_ln48_3, i31 %select_ln48_3, i31 %trunc_ln48_4" [conv.cpp:48]   --->   Operation 35 'select' 'select_ln48_4' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln48_4 = zext i31 %select_ln48_4 to i32" [conv.cpp:48]   --->   Operation 36 'zext' 'zext_ln48_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/2] (2.15ns)   --->   "%cal_pool_load_5 = load i32* getelementptr ([2 x [2 x i32]]* @cal_pool, i64 1, i64 0, i64 1), align 4" [conv.cpp:48]   --->   Operation 37 'load' 'cal_pool_load_5' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 0> <Depth = 2> <RAM>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln48_5 = trunc i32 %cal_pool_load_5 to i31" [conv.cpp:48]   --->   Operation 38 'trunc' 'trunc_ln48_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (2.43ns)   --->   "%icmp_ln48_4 = icmp sgt i32 %zext_ln48_4, %cal_pool_load_5" [conv.cpp:48]   --->   Operation 39 'icmp' 'icmp_ln48_4' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [2/2] (2.15ns)   --->   "%cal_pool_load_6 = load i32* getelementptr ([2 x [2 x i32]]* @cal_pool, i64 1, i64 1, i64 0), align 8" [conv.cpp:48]   --->   Operation 40 'load' 'cal_pool_load_6' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 0> <Depth = 2> <RAM>

State 5 <SV = 4> <Delay = 5.53>
ST_5 : Operation 41 [1/1] (0.94ns)   --->   "%select_ln48_5 = select i1 %icmp_ln48_4, i31 %select_ln48_4, i31 %trunc_ln48_5" [conv.cpp:48]   --->   Operation 41 'select' 'select_ln48_5' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln48_5 = zext i31 %select_ln48_5 to i32" [conv.cpp:48]   --->   Operation 42 'zext' 'zext_ln48_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/2] (2.15ns)   --->   "%cal_pool_load_6 = load i32* getelementptr ([2 x [2 x i32]]* @cal_pool, i64 1, i64 1, i64 0), align 8" [conv.cpp:48]   --->   Operation 43 'load' 'cal_pool_load_6' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 0> <Depth = 2> <RAM>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln48_6 = trunc i32 %cal_pool_load_6 to i31" [conv.cpp:48]   --->   Operation 44 'trunc' 'trunc_ln48_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (2.43ns)   --->   "%icmp_ln48_5 = icmp sgt i32 %zext_ln48_5, %cal_pool_load_6" [conv.cpp:48]   --->   Operation 45 'icmp' 'icmp_ln48_5' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.94ns)   --->   "%select_ln48_6 = select i1 %icmp_ln48_5, i31 %select_ln48_5, i31 %trunc_ln48_6" [conv.cpp:48]   --->   Operation 46 'select' 'select_ln48_6' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "ret i31 %select_ln48_6" [conv.cpp:51]   --->   Operation 47 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cal_pool]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cal_pool_load   (load     ) [ 000000]
trunc_ln48      (trunc    ) [ 000000]
tmp             (bitselect) [ 000000]
select_ln48     (select   ) [ 000000]
zext_ln48       (zext     ) [ 000000]
cal_pool_load_1 (load     ) [ 000000]
trunc_ln48_1    (trunc    ) [ 000000]
icmp_ln48       (icmp     ) [ 000000]
select_ln48_1   (select   ) [ 000100]
zext_ln48_1     (zext     ) [ 000000]
cal_pool_load_2 (load     ) [ 000000]
trunc_ln48_2    (trunc    ) [ 000000]
icmp_ln48_1     (icmp     ) [ 000000]
select_ln48_2   (select   ) [ 000010]
zext_ln48_2     (zext     ) [ 000000]
cal_pool_load_3 (load     ) [ 000000]
trunc_ln48_3    (trunc    ) [ 000010]
icmp_ln48_2     (icmp     ) [ 000010]
select_ln48_3   (select   ) [ 000000]
zext_ln48_3     (zext     ) [ 000000]
cal_pool_load_4 (load     ) [ 000000]
trunc_ln48_4    (trunc    ) [ 000000]
icmp_ln48_3     (icmp     ) [ 000000]
select_ln48_4   (select   ) [ 010001]
zext_ln48_4     (zext     ) [ 000000]
cal_pool_load_5 (load     ) [ 000000]
trunc_ln48_5    (trunc    ) [ 010001]
icmp_ln48_4     (icmp     ) [ 010001]
select_ln48_5   (select   ) [ 000000]
zext_ln48_5     (zext     ) [ 000000]
cal_pool_load_6 (load     ) [ 000000]
trunc_ln48_6    (trunc    ) [ 000000]
icmp_ln48_5     (icmp     ) [ 000000]
select_ln48_6   (select   ) [ 000000]
ret_ln51        (ret      ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cal_pool">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cal_pool"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1004" name="grp_access_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="32" slack="0"/>
<pin id="24" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="25" dir="0" index="2" bw="0" slack="0"/>
<pin id="28" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="29" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="30" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="26" dir="1" index="3" bw="32" slack="0"/>
<pin id="31" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cal_pool_load/1 cal_pool_load_1/1 cal_pool_load_2/2 cal_pool_load_3/2 cal_pool_load_4/3 cal_pool_load_5/3 cal_pool_load_6/4 "/>
</bind>
</comp>

<comp id="38" class="1004" name="trunc_ln48_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln48/2 "/>
</bind>
</comp>

<comp id="42" class="1004" name="tmp_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="0" index="2" bw="6" slack="0"/>
<pin id="46" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="50" class="1004" name="select_ln48_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="31" slack="0"/>
<pin id="54" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln48/2 "/>
</bind>
</comp>

<comp id="58" class="1004" name="zext_ln48_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="31" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/2 "/>
</bind>
</comp>

<comp id="62" class="1004" name="trunc_ln48_1_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln48_1/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="icmp_ln48_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="31" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="select_ln48_1_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="31" slack="0"/>
<pin id="75" dir="0" index="2" bw="31" slack="0"/>
<pin id="76" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln48_1/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="zext_ln48_1_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="31" slack="1"/>
<pin id="82" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_1/3 "/>
</bind>
</comp>

<comp id="83" class="1004" name="trunc_ln48_2_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln48_2/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="icmp_ln48_1_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="31" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="0"/>
<pin id="90" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48_1/3 "/>
</bind>
</comp>

<comp id="93" class="1004" name="select_ln48_2_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="0"/>
<pin id="95" dir="0" index="1" bw="31" slack="1"/>
<pin id="96" dir="0" index="2" bw="31" slack="0"/>
<pin id="97" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln48_2/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="zext_ln48_2_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="31" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_2/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="trunc_ln48_3_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln48_3/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="icmp_ln48_2_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="31" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48_2/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="select_ln48_3_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="1"/>
<pin id="116" dir="0" index="1" bw="31" slack="1"/>
<pin id="117" dir="0" index="2" bw="31" slack="1"/>
<pin id="118" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln48_3/4 "/>
</bind>
</comp>

<comp id="119" class="1004" name="zext_ln48_3_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="31" slack="0"/>
<pin id="121" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_3/4 "/>
</bind>
</comp>

<comp id="123" class="1004" name="trunc_ln48_4_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln48_4/4 "/>
</bind>
</comp>

<comp id="127" class="1004" name="icmp_ln48_3_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="31" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48_3/4 "/>
</bind>
</comp>

<comp id="133" class="1004" name="select_ln48_4_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="31" slack="0"/>
<pin id="136" dir="0" index="2" bw="31" slack="0"/>
<pin id="137" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln48_4/4 "/>
</bind>
</comp>

<comp id="141" class="1004" name="zext_ln48_4_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="31" slack="0"/>
<pin id="143" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_4/4 "/>
</bind>
</comp>

<comp id="145" class="1004" name="trunc_ln48_5_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln48_5/4 "/>
</bind>
</comp>

<comp id="149" class="1004" name="icmp_ln48_4_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="31" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48_4/4 "/>
</bind>
</comp>

<comp id="155" class="1004" name="select_ln48_5_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="1"/>
<pin id="157" dir="0" index="1" bw="31" slack="1"/>
<pin id="158" dir="0" index="2" bw="31" slack="1"/>
<pin id="159" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln48_5/5 "/>
</bind>
</comp>

<comp id="160" class="1004" name="zext_ln48_5_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="31" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_5/5 "/>
</bind>
</comp>

<comp id="164" class="1004" name="trunc_ln48_6_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln48_6/5 "/>
</bind>
</comp>

<comp id="168" class="1004" name="icmp_ln48_5_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="31" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48_5/5 "/>
</bind>
</comp>

<comp id="174" class="1004" name="select_ln48_6_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="31" slack="0"/>
<pin id="177" dir="0" index="2" bw="31" slack="0"/>
<pin id="178" dir="1" index="3" bw="31" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln48_6/5 "/>
</bind>
</comp>

<comp id="182" class="1005" name="select_ln48_1_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="31" slack="1"/>
<pin id="184" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="select_ln48_1 "/>
</bind>
</comp>

<comp id="188" class="1005" name="select_ln48_2_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="31" slack="1"/>
<pin id="190" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="select_ln48_2 "/>
</bind>
</comp>

<comp id="193" class="1005" name="trunc_ln48_3_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="31" slack="1"/>
<pin id="195" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln48_3 "/>
</bind>
</comp>

<comp id="198" class="1005" name="icmp_ln48_2_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln48_2 "/>
</bind>
</comp>

<comp id="203" class="1005" name="select_ln48_4_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="31" slack="1"/>
<pin id="205" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="select_ln48_4 "/>
</bind>
</comp>

<comp id="208" class="1005" name="trunc_ln48_5_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="31" slack="1"/>
<pin id="210" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln48_5 "/>
</bind>
</comp>

<comp id="213" class="1005" name="icmp_ln48_4_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln48_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="27"><net_src comp="2" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="32"><net_src comp="4" pin="0"/><net_sink comp="22" pin=2"/></net>

<net id="33"><net_src comp="12" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="34"><net_src comp="14" pin="0"/><net_sink comp="22" pin=2"/></net>

<net id="35"><net_src comp="16" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="36"><net_src comp="18" pin="0"/><net_sink comp="22" pin=2"/></net>

<net id="37"><net_src comp="20" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="41"><net_src comp="22" pin="3"/><net_sink comp="38" pin=0"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="22" pin="3"/><net_sink comp="42" pin=1"/></net>

<net id="49"><net_src comp="8" pin="0"/><net_sink comp="42" pin=2"/></net>

<net id="55"><net_src comp="42" pin="3"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="10" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="57"><net_src comp="38" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="61"><net_src comp="50" pin="3"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="22" pin="7"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="58" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="22" pin="7"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="66" pin="2"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="50" pin="3"/><net_sink comp="72" pin=1"/></net>

<net id="79"><net_src comp="62" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="86"><net_src comp="22" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="91"><net_src comp="80" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="92"><net_src comp="22" pin="3"/><net_sink comp="87" pin=1"/></net>

<net id="98"><net_src comp="87" pin="2"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="83" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="103"><net_src comp="93" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="22" pin="7"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="100" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="22" pin="7"/><net_sink comp="108" pin=1"/></net>

<net id="122"><net_src comp="114" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="126"><net_src comp="22" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="131"><net_src comp="119" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="22" pin="3"/><net_sink comp="127" pin=1"/></net>

<net id="138"><net_src comp="127" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="114" pin="3"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="123" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="144"><net_src comp="133" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="22" pin="7"/><net_sink comp="145" pin=0"/></net>

<net id="153"><net_src comp="141" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="22" pin="7"/><net_sink comp="149" pin=1"/></net>

<net id="163"><net_src comp="155" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="22" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="160" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="22" pin="3"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="168" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="155" pin="3"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="164" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="185"><net_src comp="72" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="187"><net_src comp="182" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="191"><net_src comp="93" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="196"><net_src comp="104" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="201"><net_src comp="108" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="206"><net_src comp="133" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="211"><net_src comp="145" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="216"><net_src comp="149" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="155" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: single_pool_calculat : cal_pool | {1 2 3 4 5 }
  - Chain level:
	State 1
	State 2
		trunc_ln48 : 1
		tmp : 1
		select_ln48 : 2
		zext_ln48 : 3
		trunc_ln48_1 : 1
		icmp_ln48 : 4
		select_ln48_1 : 5
	State 3
		trunc_ln48_2 : 1
		icmp_ln48_1 : 1
		select_ln48_2 : 2
		zext_ln48_2 : 3
		trunc_ln48_3 : 1
		icmp_ln48_2 : 4
	State 4
		zext_ln48_3 : 1
		trunc_ln48_4 : 1
		icmp_ln48_3 : 2
		select_ln48_4 : 3
		zext_ln48_4 : 4
		trunc_ln48_5 : 1
		icmp_ln48_4 : 5
	State 5
		zext_ln48_5 : 1
		trunc_ln48_6 : 1
		icmp_ln48_5 : 2
		select_ln48_6 : 3
		ret_ln51 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |   select_ln48_fu_50  |    0    |    31   |
|          |  select_ln48_1_fu_72 |    0    |    31   |
|          |  select_ln48_2_fu_93 |    0    |    31   |
|  select  | select_ln48_3_fu_114 |    0    |    31   |
|          | select_ln48_4_fu_133 |    0    |    31   |
|          | select_ln48_5_fu_155 |    0    |    31   |
|          | select_ln48_6_fu_174 |    0    |    31   |
|----------|----------------------|---------|---------|
|          |    icmp_ln48_fu_66   |    0    |    18   |
|          |   icmp_ln48_1_fu_87  |    0    |    18   |
|   icmp   |  icmp_ln48_2_fu_108  |    0    |    18   |
|          |  icmp_ln48_3_fu_127  |    0    |    18   |
|          |  icmp_ln48_4_fu_149  |    0    |    18   |
|          |  icmp_ln48_5_fu_168  |    0    |    18   |
|----------|----------------------|---------|---------|
|          |   trunc_ln48_fu_38   |    0    |    0    |
|          |  trunc_ln48_1_fu_62  |    0    |    0    |
|          |  trunc_ln48_2_fu_83  |    0    |    0    |
|   trunc  |  trunc_ln48_3_fu_104 |    0    |    0    |
|          |  trunc_ln48_4_fu_123 |    0    |    0    |
|          |  trunc_ln48_5_fu_145 |    0    |    0    |
|          |  trunc_ln48_6_fu_164 |    0    |    0    |
|----------|----------------------|---------|---------|
| bitselect|       tmp_fu_42      |    0    |    0    |
|----------|----------------------|---------|---------|
|          |    zext_ln48_fu_58   |    0    |    0    |
|          |   zext_ln48_1_fu_80  |    0    |    0    |
|   zext   |  zext_ln48_2_fu_100  |    0    |    0    |
|          |  zext_ln48_3_fu_119  |    0    |    0    |
|          |  zext_ln48_4_fu_141  |    0    |    0    |
|          |  zext_ln48_5_fu_160  |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   325   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| icmp_ln48_2_reg_198 |    1   |
| icmp_ln48_4_reg_213 |    1   |
|select_ln48_1_reg_182|   31   |
|select_ln48_2_reg_188|   31   |
|select_ln48_4_reg_203|   31   |
| trunc_ln48_3_reg_193|   31   |
| trunc_ln48_5_reg_208|   31   |
+---------------------+--------+
|        Total        |   157  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_22 |  p0  |   4  |  32  |   128  ||    9    |
| grp_access_fu_22 |  p2  |   3  |   0  |    0   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   128  || 3.46225 ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   325  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |    9   |
|  Register |    -   |   157  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   157  |   334  |
+-----------+--------+--------+--------+
