--- simple_counter_from_uhdm.il	2025-08-17 09:06:19.058814596 -0700
+++ simple_counter_from_verilog.il	2025-08-17 09:06:19.126796594 -0700
@@ -1,16 +1,18 @@
 # Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
-autoidx 8
+autoidx 9
 attribute \top 1
 attribute \src "dut.sv:2.1-16.10"
 module \simple_counter
-  wire width 8 $0\count
+  attribute \src "dut.sv:8.5-14.8"
+  wire width 8 $0\count[7:0]
   attribute \src "dut.sv:3.18-3.21"
   wire input 1 \clk
   attribute \src "dut.sv:5.24-5.29"
   wire width 8 output 3 \count
   attribute \src "dut.sv:4.18-4.23"
   wire input 2 \rst_n
-  cell $add $auto$expression.cpp:308:import_operation$1
+  attribute \src "dut.sv:12.22-12.34"
+  cell $add $add$dut.sv:12$3
     parameter \A_SIGNED 0
     parameter \A_WIDTH 8
     parameter \B_SIGNED 0
@@ -18,19 +20,18 @@
     parameter \Y_WIDTH 8
     connect \A \count
     connect \B 1'1
-    connect \Y $0\count
+    connect \Y $0\count[7:0]
   end
-  attribute \"has_async_reset" 1
   attribute \always_ff 1
   attribute \src "dut.sv:8.5-14.8"
-  cell $adff $procdff$7
+  cell $adff $procdff$8
     parameter \ARST_POLARITY 0
     parameter \ARST_VALUE 8'00000000
     parameter \CLK_POLARITY 1'1
     parameter \WIDTH 8
     connect \ARST \rst_n
     connect \CLK \clk
-    connect \D $0\count
+    connect \D $0\count[7:0]
     connect \Q \count
   end
 end
