# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do full_adder_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {full_adder.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:51:19 on Nov 05,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." full_adder.vo 
# -- Compiling module full_adder
# -- Compiling module hard_block
# 
# Top level modules:
# 	full_adder
# End time: 21:51:19 on Nov 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Week\ 10/full_adder {C:/intelFPGA_lite/18.1/Week 10/full_adder/full_adder_testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:51:19 on Nov 05,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Week 10/full_adder" C:/intelFPGA_lite/18.1/Week 10/full_adder/full_adder_testbench.v 
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 21:51:19 on Nov 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs="+acc"  full_adder_testbench
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=""+acc"" full_adder_testbench 
# Start time: 21:51:19 on Nov 05,2020
# Loading work.full_adder_testbench
# Loading work.full_adder
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'full_adder_testbench' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /full_adder_testbench/fa File: full_adder.vo
# Loading work.hard_block
# Loading fiftyfivenm_ver.fiftyfivenm_lcell_comb
# Loading fiftyfivenm_ver.fiftyfivenm_io_obuf
# Loading fiftyfivenm_ver.fiftyfivenm_io_ibuf
# Loading fiftyfivenm_ver.fiftyfivenm_unvm
# Loading fiftyfivenm_ver.fiftyfivenm_adcblock
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./full_adder_run_msim_gate_verilog.do PAUSED at line 12
vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=\"+acc\" work.full_adder_testbench
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=""+acc"" work.full_adder_testbench 
# Start time: 21:51:19 on Nov 05,2020
# Loading work.full_adder_testbench
# Loading work.full_adder
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'full_adder_testbench' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /full_adder_testbench/fa File: full_adder.vo
# Loading work.hard_block
# Loading fiftyfivenm_ver.fiftyfivenm_lcell_comb
# Loading fiftyfivenm_ver.fiftyfivenm_io_obuf
# Loading fiftyfivenm_ver.fiftyfivenm_io_ibuf
# Loading fiftyfivenm_ver.fiftyfivenm_unvm
# Loading fiftyfivenm_ver.fiftyfivenm_adcblock
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./full_adder_run_msim_gate_verilog.do PAUSED at line 12
# End time: 21:52:45 on Nov 05,2020, Elapsed time: 0:01:26
# Errors: 2, Warnings: 0
