project_ray_tile_capacity(
  ARCH artix7
  TILE DSP_L
  SITE_TYPES DSP48E1/DSP48E1 DSP48E1/DSP48E1 TIEOFF/TIEOFF
  )
