
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
  **** SW Build 3779808 on Feb 17 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/new/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/new/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'zqy' on host 'hacchead' (Linux_x86_64 version 5.15.0-134-generic) on Fri May 02 20:26:05 CST 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench-trim'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project trmm 
INFO: [HLS 200-10] Creating and opening project '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench-trim/trmm'.
INFO: [HLS 200-1510] Running: add_files /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench-trim/trmm_fast.c 
INFO: [HLS 200-10] Adding design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench-trim/trmm_fast.c' to the project
INFO: [HLS 200-1510] Running: set_top trmm 
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench-trim/trmm/solution1'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: csynth_design 
Running Dispatch Server on port: 44185
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.05 seconds. Elapsed time: 10.1 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench-trim/trmm_fast.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.37 seconds. CPU system time: 0.97 seconds. Elapsed time: 3.84 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.46 seconds. CPU system time: 1.02 seconds. Elapsed time: 6.5 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.199 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench-trim/trmm_fast.c:7) in function 'trmm' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_7_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench-trim/trmm_fast.c:7) in function 'trmm' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_9_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench-trim/trmm_fast.c:8) in function 'trmm' completely with a factor of 60.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench-trim/trmm_fast.c:7:30) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench-trim/trmm_fast.c:7:21) in function 'trmm'... converting 119 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.224 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_6_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench-trim/trmm_fast.c:6:28) in function 'trmm'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.224 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'trmm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'trmm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_6_1_VITIS_LOOP_7_2'.
WARNING: [HLS 200-880] The II Violation in module 'trmm' (loop 'VITIS_LOOP_6_1_VITIS_LOOP_7_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 80, offset = 1) between 'store' operation ('B_addr_write_ln14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench-trim/trmm_fast.c:14) of variable 'bitcast_ln14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench-trim/trmm_fast.c:14 on array 'B' and 'load' operation ('B_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench-trim/trmm_fast.c:11) on array 'B'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'trmm' (loop 'VITIS_LOOP_6_1_VITIS_LOOP_7_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 80, offset = 1) between 'store' operation ('B_addr_write_ln14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench-trim/trmm_fast.c:14) of variable 'bitcast_ln14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench-trim/trmm_fast.c:14 on array 'B' and 'load' operation ('B_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench-trim/trmm_fast.c:11) on array 'B'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'trmm' (loop 'VITIS_LOOP_6_1_VITIS_LOOP_7_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 80, offset = 1) between 'store' operation ('B_addr_write_ln14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench-trim/trmm_fast.c:14) of variable 'bitcast_ln14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench-trim/trmm_fast.c:14 on array 'B' and 'load' operation ('B_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench-trim/trmm_fast.c:11) on array 'B'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-885] The II Violation in module 'trmm' (loop 'VITIS_LOOP_6_1_VITIS_LOOP_7_2'): Unable to schedule 'load' operation ('B_load_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench-trim/trmm_fast.c:11) on array 'B' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'B'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'trmm' (loop 'VITIS_LOOP_6_1_VITIS_LOOP_7_2'): Unable to schedule 'load' operation ('B_load_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench-trim/trmm_fast.c:11) on array 'B' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'B'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'trmm' (loop 'VITIS_LOOP_6_1_VITIS_LOOP_7_2'): Unable to schedule 'load' operation ('B_load_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench-trim/trmm_fast.c:11) on array 'B' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'B'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'trmm' (loop 'VITIS_LOOP_6_1_VITIS_LOOP_7_2'): Unable to schedule 'load' operation ('B_load_57', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench-trim/trmm_fast.c:11) on array 'B' due to limited memory ports (II = 29). Please consider using a memory core with more ports or partitioning the array 'B'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'trmm' (loop 'VITIS_LOOP_6_1_VITIS_LOOP_7_2'): Unable to schedule 'load' operation ('B_load_59', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench-trim/trmm_fast.c:11) on array 'B' due to limited memory ports (II = 30). Please consider using a memory core with more ports or partitioning the array 'B'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 31, Depth = 342, loop 'VITIS_LOOP_6_1_VITIS_LOOP_7_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.8 seconds. CPU system time: 0.11 seconds. Elapsed time: 6.5 seconds; current allocated memory: 1.229 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.73 seconds. CPU system time: 0 seconds. Elapsed time: 3.77 seconds; current allocated memory: 1.229 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'trmm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'trmm/alpha' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trmm/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trmm/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'trmm' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'trmm' pipeline 'VITIS_LOOP_6_1_VITIS_LOOP_7_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'trmm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.94 seconds; current allocated memory: 1.241 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5.73 seconds. CPU system time: 0.08 seconds. Elapsed time: 10.11 seconds; current allocated memory: 1.260 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.52 seconds; current allocated memory: 1.265 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for trmm.
INFO: [VLOG 209-307] Generating Verilog RTL for trmm.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 255.58 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 20.41 seconds. CPU system time: 2.26 seconds. Elapsed time: 38.91 seconds; current allocated memory: 70.273 MB.
INFO: [HLS 200-112] Total CPU user time: 23.87 seconds. Total CPU system time: 3.49 seconds. Total elapsed time: 55.35 seconds; peak allocated memory: 1.265 GB.
INFO: [Common 17-206] Exiting vitis_hls at Fri May  2 20:27:00 2025...
