<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2681740-A1" country="EP" doc-number="2681740" kind="A1" date="20140108" family-id="45932289" file-reference-id="311174" date-produced="20180822" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="146586066" ucid="EP-2681740-A1"><document-id><country>EP</country><doc-number>2681740</doc-number><kind>A1</kind><date>20140108</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-12712598-A" is-representative="NO"><document-id mxw-id="PAPP154848258" load-source="docdb" format="epo"><country>EP</country><doc-number>12712598</doc-number><kind>A</kind><date>20120305</date><lang>EN</lang></document-id><document-id mxw-id="PAPP209887895" load-source="docdb" format="original"><country>EP</country><doc-number>12712598.7</doc-number><date>20120305</date><lang>EN</lang></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC140550461" ucid="EP-2012053757-W" linkage-type="W" load-source="docdb"><document-id format="epo"><country>EP</country><doc-number>2012053757</doc-number><kind>W</kind><date>20120305</date></document-id></priority-claim><priority-claim mxw-id="PPC140556598" ucid="US-201161449425-P" load-source="docdb"><document-id format="epo"><country>US</country><doc-number>201161449425</doc-number><kind>P</kind><date>20110304</date></document-id></priority-claim></priority-claims><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL-1925902154" load-source="docdb">G11C  11/419       20060101ALI20160613BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1925903141" load-source="docdb">G11C   7/18        20060101AFI20160613BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1925903236" load-source="docdb">G11C  11/412       20060101ALI20160613BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL-2091445296" load-source="docdb" scheme="CPC">G11C  11/412       20130101 LI20150218BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2091452001" load-source="docdb" scheme="CPC">G11C   7/18        20130101 LI20150218BHEP        </classification-cpc><classification-cpc mxw-id="PCL2060961912" load-source="docdb" scheme="CPC">G11C  11/419       20130101 FI20140314BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT132362831" lang="DE" load-source="patent-office">LOKALE SCHREIB- UND LESEHILFSSCHALTUNG FÜR EINE SPEICHERVORRICHTUNG</invention-title><invention-title mxw-id="PT132362832" lang="EN" load-source="patent-office">LOCAL WRITE AND READ ASSIST CIRCUITRY FOR MEMORY DEVICE</invention-title><invention-title mxw-id="PT132362833" lang="FR" load-source="patent-office">CIRCUIT LOCAL D'ASSISTANCE À L'ÉCRITURE ET À LA LECTURE POUR DISPOSITIF DE MÉMOIRE</invention-title></technical-data><parties><applicants><applicant mxw-id="PPAR919513048" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>STICHTING IMEC NEDERLAND</last-name><address><country>NL</country></address></addressbook></applicant><applicant mxw-id="PPAR919519625" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>STICHTING IMEC NEDERLAND</last-name></addressbook></applicant><applicant mxw-id="PPAR919008062" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Stichting IMEC Nederland</last-name><iid>101266267</iid><address><street>High Tech Campus 31</street><city>5656 AE Eindhoven</city><country>NL</country></address></addressbook></applicant><applicant mxw-id="PPAR919540055" load-source="docdb" sequence="2" format="epo"><addressbook><last-name>UNIV LEUVEN KATH</last-name><address><country>BE</country></address></addressbook></applicant><applicant mxw-id="PPAR919543095" load-source="docdb" sequence="2" format="intermediate"><addressbook><last-name>KATHOLIEKE UNIVERSITEIT LEUVEN</last-name></addressbook></applicant><applicant mxw-id="PPAR919006889" load-source="patent-office" sequence="2" format="original"><addressbook><last-name>Katholieke Universiteit Leuven</last-name><iid>101013819</iid><address><street>K.U. Leuven R&amp;D Minderbroedersstraat 8A - bus 5105</street><city>3000 Leuven</city><country>BE</country></address></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR919543732" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>SHARMA VIBHU</last-name><address><country>BE</country></address></addressbook></inventor><inventor mxw-id="PPAR919528170" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>SHARMA, VIBHU</last-name></addressbook></inventor><inventor mxw-id="PPAR919018388" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>SHARMA, VIBHU</last-name><address><street>IP department Kapeldreef 75</street><city>3001 Leuven</city><country>BE</country></address></addressbook></inventor><inventor mxw-id="PPAR919506701" load-source="docdb" sequence="2" format="epo"><addressbook><last-name>COSEMANS STEFAN</last-name><address><country>BE</country></address></addressbook></inventor><inventor mxw-id="PPAR919539208" load-source="docdb" sequence="2" format="intermediate"><addressbook><last-name>COSEMANS, STEFAN</last-name></addressbook></inventor><inventor mxw-id="PPAR919006855" load-source="patent-office" sequence="2" format="original"><addressbook><last-name>COSEMANS, STEFAN</last-name><address><street>IP department Kapeldreef 75</street><city>3001 Leuven</city><country>BE</country></address></addressbook></inventor><inventor mxw-id="PPAR919545455" load-source="docdb" sequence="3" format="epo"><addressbook><last-name>DEHAENE WIM</last-name><address><country>BE</country></address></addressbook></inventor><inventor mxw-id="PPAR919523096" load-source="docdb" sequence="3" format="intermediate"><addressbook><last-name>DEHAENE, WIM</last-name></addressbook></inventor><inventor mxw-id="PPAR919005756" load-source="patent-office" sequence="3" format="original"><addressbook><last-name>DEHAENE, WIM</last-name><address><street>IP department Kapeldreef 75</street><city>3001 Leuven</city><country>BE</country></address></addressbook></inventor><inventor mxw-id="PPAR919538509" load-source="docdb" sequence="4" format="epo"><addressbook><last-name>CATTHOOR FRANCKY</last-name><address><country>BE</country></address></addressbook></inventor><inventor mxw-id="PPAR919510596" load-source="docdb" sequence="4" format="intermediate"><addressbook><last-name>CATTHOOR, FRANCKY</last-name></addressbook></inventor><inventor mxw-id="PPAR919013623" load-source="patent-office" sequence="4" format="original"><addressbook><last-name>CATTHOOR, FRANCKY</last-name><address><street>IP department Kapeldreef 75</street><city>3001 Leuven</city><country>BE</country></address></addressbook></inventor><inventor mxw-id="PPAR919519766" load-source="docdb" sequence="5" format="epo"><addressbook><last-name>ASHOUEI MARYAM</last-name><address><country>BE</country></address></addressbook></inventor><inventor mxw-id="PPAR919539837" load-source="docdb" sequence="5" format="intermediate"><addressbook><last-name>Ashouei, Maryam</last-name></addressbook></inventor><inventor mxw-id="PPAR919009129" load-source="patent-office" sequence="5" format="original"><addressbook><last-name>Ashouei, Maryam</last-name><address><street>IP department Kapeldreef 75</street><city>3001 Leuven</city><country>BE</country></address></addressbook></inventor><inventor mxw-id="PPAR919513468" load-source="docdb" sequence="6" format="epo"><addressbook><last-name>HUISKEN JOS</last-name><address><country>BE</country></address></addressbook></inventor><inventor mxw-id="PPAR919539452" load-source="docdb" sequence="6" format="intermediate"><addressbook><last-name>Huisken, Jos</last-name></addressbook></inventor><inventor mxw-id="PPAR919007252" load-source="patent-office" sequence="6" format="original"><addressbook><last-name>Huisken, Jos</last-name><address><street>IP department Kapeldreef 75</street><city>3001 Leuven</city><country>BE</country></address></addressbook></inventor></inventors><agents><agent mxw-id="PPAR919008609" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Sarlet, Steven Renaat Irène</last-name><suffix>et al</suffix><iid>100058161</iid><address><street>Gevers Intellectual Property House Holidaystraat 5</street><city>1831 Diegem</city><country>BE</country></address></addressbook></agent></agents></parties><international-convention-data><pct-or-regional-filing-data ucid="EP-2012053757-W"><document-id><country>EP</country><doc-number>2012053757</doc-number><kind>W</kind><date>20120305</date><lang>EN</lang></document-id></pct-or-regional-filing-data><pct-or-regional-publishing-data ucid="WO-2012119988-A1"><document-id><country>WO</country><doc-number>2012119988</doc-number><kind>A1</kind><date>20120913</date><lang>EN</lang></document-id></pct-or-regional-publishing-data><designated-states><ep-contracting-states><country mxw-id="DS549756543" load-source="docdb">AL</country><country mxw-id="DS549913118" load-source="docdb">AT</country><country mxw-id="DS549756544" load-source="docdb">BE</country><country mxw-id="DS549830820" load-source="docdb">BG</country><country mxw-id="DS549832534" load-source="docdb">CH</country><country mxw-id="DS549763429" load-source="docdb">CY</country><country mxw-id="DS549913119" load-source="docdb">CZ</country><country mxw-id="DS549756553" load-source="docdb">DE</country><country mxw-id="DS549763430" load-source="docdb">DK</country><country mxw-id="DS549763431" load-source="docdb">EE</country><country mxw-id="DS549844194" load-source="docdb">ES</country><country mxw-id="DS549830821" load-source="docdb">FI</country><country mxw-id="DS549830826" load-source="docdb">FR</country><country mxw-id="DS549756554" load-source="docdb">GB</country><country mxw-id="DS549763432" load-source="docdb">GR</country><country mxw-id="DS549756555" load-source="docdb">HR</country><country mxw-id="DS549913120" load-source="docdb">HU</country><country mxw-id="DS549832535" load-source="docdb">IE</country><country mxw-id="DS549763449" load-source="docdb">IS</country><country mxw-id="DS549830827" load-source="docdb">IT</country><country mxw-id="DS549763450" load-source="docdb">LI</country><country mxw-id="DS549755806" load-source="docdb">LT</country><country mxw-id="DS549913121" load-source="docdb">LU</country><country mxw-id="DS549755807" load-source="docdb">LV</country><country mxw-id="DS549755808" load-source="docdb">MC</country><country mxw-id="DS549833674" load-source="docdb">MK</country><country mxw-id="DS549833675" load-source="docdb">MT</country><country mxw-id="DS549913122" load-source="docdb">NL</country><country mxw-id="DS549756556" load-source="docdb">NO</country><country mxw-id="DS549763451" load-source="docdb">PL</country><country mxw-id="DS549755813" load-source="docdb">PT</country><country mxw-id="DS549913123" load-source="docdb">RO</country><country mxw-id="DS549755814" load-source="docdb">RS</country><country mxw-id="DS549763452" load-source="docdb">SE</country><country mxw-id="DS549755815" load-source="docdb">SI</country><country mxw-id="DS549756561" load-source="docdb">SK</country><country mxw-id="DS549763465" load-source="docdb">SM</country><country mxw-id="DS549833676" load-source="docdb">TR</country></ep-contracting-states></designated-states></international-convention-data><office-specific-data><eptags><ep-no-a-document-published>*</ep-no-a-document-published></eptags></office-specific-data></bibliographic-data><abstract mxw-id="PA100072052" ref-ucid="WO-2012119988-A1" lang="EN" load-source="patent-office"><p num="0000">Memory device having complementary global and local bit-lines, the complementary local bit-lines being connectable to the complementary global bit-lines by means of a local write receiver which is configured for creating a full voltage swing on the complementary local bit lines from a reduced voltage swing on the complementary global bit lines. The local write receiver comprises a connection mechanism for connecting the local to the global bit-lines and a pair of cross-coupled inverters directly connected to the complementary local bit lines for converting the reduced voltage swing to the full voltage swing on the complementary local bit lines.</p></abstract><abstract mxw-id="PA100340092" ref-ucid="WO-2012119988-A1" lang="EN" source="national office" load-source="docdb"><p>Memory device having complementary global and local bit-lines, the complementary local bit-lines being connectable to the complementary global bit-lines by means of a local write receiver which is configured for creating a full voltage swing on the complementary local bit lines from a reduced voltage swing on the complementary global bit lines. The local write receiver comprises a connection mechanism for connecting the local to the global bit-lines and a pair of cross-coupled inverters directly connected to the complementary local bit lines for converting the reduced voltage swing to the full voltage swing on the complementary local bit lines.</p></abstract><abstract mxw-id="PA100072053" ref-ucid="WO-2012119988-A1" lang="FR" load-source="patent-office"><p num="0000">La présente invention concerne un dispositif de mémoire comprenant des lignes de bit globales et locales complémentaires, les lignes de bit locales complémentaires étant connectables aux lignes de bit globales complémentaires au moyen d'un récepteur local d'écriture qui est configuré pour créer une excursion de tension maximale sur les lignes de bit locales complémentaires à partir d'une excursion de tension réduite sur les lignes de bit globales complémentaires. Le récepteur d'écriture local comporte un mécanisme de connexion pour connecter les lignes de bit locales aux lignes de bit globales et une paire d'inverseurs à couplage croisé connectée directement aux lignes de bit locales complémentaires pour convertir l'excursion de tension réduite en l'excursion de tension maximale sur les lignes de bit locales complémentaires.</p></abstract><abstract mxw-id="PA100340093" ref-ucid="WO-2012119988-A1" lang="FR" source="national office" load-source="docdb"><p>La présente invention concerne un dispositif de mémoire comprenant des lignes de bit globales et locales complémentaires, les lignes de bit locales complémentaires étant connectables aux lignes de bit globales complémentaires au moyen d'un récepteur local d'écriture qui est configuré pour créer une excursion de tension maximale sur les lignes de bit locales complémentaires à partir d'une excursion de tension réduite sur les lignes de bit globales complémentaires. Le récepteur d'écriture local comporte un mécanisme de connexion pour connecter les lignes de bit locales aux lignes de bit globales et une paire d'inverseurs à couplage croisé connectée directement aux lignes de bit locales complémentaires pour convertir l'excursion de tension réduite en l'excursion de tension maximale sur les lignes de bit locales complémentaires.</p></abstract><description mxw-id="PDES51373751" ref-ucid="WO-2012119988-A1" lang="EN" load-source="patent-office"><!-- EPO <DP n="2"/>--><p id="p0001" num="0001"> Local write and read assist circuitry for memory device </p><p id="p0002" num="0002">Technical field </p><p id="p0003" num="0003"> The present disclosure relates to memory devices, e.g. static random access memory devices, in particular local write and read assist circuitry for memory device, and to electronic devices comprising these memory devices.. </p><p id="p0004" num="0004"> The present disclosure further relates to a method for writing a cell of a memory device, e.g. a static random access memory device. </p><p id="p0005" num="0005">Background art </p><p id="p0006" num="0006"> In static random access memory (SRAM) it is desirable to save power. Low voltage operation is thus preferred. Although this reduces the power consumption, this can lead to a number of issues with for example process variability resilience, cell stability, read current, write margin. </p><p id="p0007" num="0007"> It is known to save energy consumption during write operations by using a reduced voltage swing on the global bit lines and only a full voltage swing on the local bit lines. In order to convert the reduced voltage swing on the global to the full voltage swing on the local bit lines, which is needed to preserve the write margin, conventionally a strobed local write receiver (sense amplifier) is used. However, this approach has been found to have some disadvantages, in particular complex timing and associated power consumption. </p><p id="p0008" num="0008">Definitions </p><p id="p0009" num="0009"> As used herein, with "local column" is intended to mean a segment or part of a memory block, e.g. a segment or part of a column of a memory matrix. </p><p id="p0010" num="0010"> As used herein, with "full voltage swing" on complementary lines, e.g. local bit lines, is intended to mean a voltage difference substantially equal to the difference between a supply voltage level and a ground voltage level, e.g. a voltage difference of 1 .0 to 1 .2 V. </p><p id="p0011" num="0011"> As used herein, with "reduced voltage swing" or "low voltage swing" on complementary lines, e.g. global bit lines, is intended to mean a voltage difference smaller, preferably significantly smaller than the full voltage swing, e.g. a voltage difference of less than half the supply voltage, e.g. a voltage difference of 0.1 to 0.2 V. 
<!-- EPO <DP n="3"/>-->
 As used herein, lower case "b" after an uppercase abbreviation is the abbreviation of "bar" and is used to denote a complementary line or signal. </p><p id="p0012" num="0012">Summary of the disclosure </p><p id="p0013" num="0013"> It is a first aim of the present disclosure to provide a memory device and/or a method for writing a cell of a memory device, with which power consumption during write operations can be further reduced. </p><p id="p0014" num="0014"> This aim is achieved according to the disclosure with a memory device and writing method according to the independent claims. </p><p id="p0015" num="0015"> It is a second aim of the present disclosure to provide a memory device with improved process variability resilience. </p><p id="p0016" num="0016"> It is a third aim of the present disclosure to provide a litho friendly local assist circuitry for a memory device. </p><p id="p0017" num="0017"> In a first aspect, this disclosure provides a memory device having hierarchical bit-lines, in particular complementary global and local bit-lines, the complementary local bit-lines being connectable to the complementary global bit- lines by means of a write assist circuit, in particular a local write receiver which is configured for creating a full voltage swing on the complementary local bit lines from a reduced voltage swing on the complementary global bit lines. The local write receiver comprises: </p><p id="p0018" num="0018"> a connection mechanism for connecting the complementary local bit lines to the complementary global bit lines and thereby passing on said reduced voltage swing; </p><p id="p0019" num="0019"> and a pair of cross-coupled inverters directly connected to the complementary local bit lines for converting said reduced voltage swing, passed on by said connection mechanism, to said full voltage swing on said complementary local bit lines. </p><p id="p0020" num="0020"> The disclosure is applicable to any memory device of the type having hierarchical bit-lines with complementary global bit-lines on which a reduced voltage swing is used to save energy consumption, to be converted to a full voltage swing on complementary local bit-lines. One example of such a type of memory device is static random access memory (SRAM). Another example of such a type of memory device is embedded dynamic random access memory</p><p id="p0021" num="0021">(eDRAM). 
<!-- EPO <DP n="4"/>-->
 The use of the pair of cross-coupled inverters in the local write receiver enables low energy write operations. The complex timing of the prior art can be resolved since only one enable signal, to write enable the column, can be used. Furthermore the transistor count can be reduced with respect to the conventional strobed local write receiver. The reduced timing complexity and the reduced transistor count can both have a positive effect on the power consumption during write operations. Furthermore, it has been found that in memory devices according to this disclosure, one can enable supply voltage scaling, i.e. operation at a reduced supply voltage with respect to prior art devices, which can further reduce power consumption. </p><p id="p0022" num="0022"> In the case of SRAM, the first aspect of the disclosure can be worded as follows, though it should be noted that this disclosure is not restricted thereto: a static random access memory (SRAM) device comprising at least one local column of memory cells, each local column comprising: </p><p id="p0023" num="0023"> complementary local bit lines between which a plurality of said memory cells are connected, each cell comprising a pair of first cross-coupled inverters connectable via first access transistors to said complementary local bit lines for writing the cell, the gates of the first access transistors of each cell being connected to a word line for addressing the cell; </p><p id="p0024" num="0024"> a local write receiver via which said complementary local bit lines are connectable to complementary global bit lines, said local write receiver being configured for creating a full voltage swing on said complementary local bit lines from a reduced voltage swing on said complementary global bit lines, the local write receiver comprising: </p><p id="p0025" num="0025"> second access transistors (forming the connection mechanism described above) for connecting said complementary local bit lines to said complementary global bit lines and thereby passing on said reduced voltage swing, the gates of the second access transistors being connected to a local column write enable line for receiving a local column write enable signal; </p><p id="p0026" num="0026"> and a pair of second cross-coupled inverters directly connected to said complementary local bit lines for converting said reduced voltage swing, passed on by said second access transistors, to said full voltage swing on said complementary local bit lines. 
<!-- EPO <DP n="5"/>-->
 In embodiments according to the disclosure, the second cross-coupled inverters may be upsized with respect to the first cross-coupled inverters. For example, the transistors of the second cross-coupled inverters may be twice the size of the transistors of the first cross-coupled inverters. This can help to ensure that a full voltage swing can be achieved on the local bit lines. </p><p id="p0027" num="0027"> In embodiments according to the disclosure, the SRAM device may comprise a timing signal generator provided for generating a pulsed signal as said column write enable signal. The pulsed signal can isolate the nodes of the second cross-coupled inverters from the global bit lines, which may be highly capacitive. </p><p id="p0028" num="0028"> In embodiments according to a second aspect of the disclosure, which may be combined with the other aspects described herein but may also exist independently therefrom, the second cross-coupled inverters of the local write receiver, and possibly also the first cross-coupled inverters of the cells, may have connections to left and right ground rails for receiving left and right VSS biases. A VSS biasing circuit may be provided, configured for applying said left and right VSS biases to said left and right ground rails, wherein the VSS biasing circuit may be provided for establishing a predetermined, data dependent voltage difference between the left and right VSS biases. This approach, herein called "differential VSS bias" (DVSS), can mitigate the impact of increased device parameter variations, i.e. can enable to use smaller transistors without risking malfunction as a result of manufacturing process variations. In addition, in the case of SRAM, DVSS bias application, as it is data dependent, can increase the write margin and thus ensure write-ability for the addressed SRAM cell. This can further enable operation at lower supply voltage and hence further reduce power consumption. </p><p id="p0029" num="0029"> In embodiments according to the disclosure, the complementary local and global bit lines may be combined read and write bit lines, i.e. read and write operations are performed using the same bit lines, as is common in e.g. 6T SRAM devices. </p><p id="p0030" num="0030"> In other embodiments according to the disclosure, the device may comprise separate local and global read and write bit lines, i.e. read and write operations are performed using dedicated bit lines, as is common in e.g. 8T SRAM devices. 
<!-- EPO <DP n="6"/>-->
 In embodiments according to a third aspect of the disclosure, which may be combined with the other aspects described herein but may also exist independently therefrom, the pair of first cross-coupled inverters of each memory cell is connectable via a cell read buffer to a local read bit line and the local read bit line is connectable via a local read buffer to a global read bit line, wherein the local read buffer comprises two stacked NMOS transistors. So when combined with the second cross-coupled inverters as local write receiver, a structure is achieved in which the read and write assist circuitry of the local column resembles an SRAM cell structure, e.g. an 8T SRAM cell structure. The advantage is that the design rules for SRAM cells can be applied instead of design rules for logic gates, the latter requiring more area, so that area can be saved and a litho friendly structure can be achieved. </p><p id="p0031" num="0031"> In other embodiments according to the disclosure, the two stacked NMOS transistors of the local read buffer may be upsized with respect to the NMOS transistors in the cell read buffers, which may in turn be two stacked NMOS transistors. </p><p id="p0032" num="0032"> In other embodiments according to the disclosure, the two stacked NMOS transistors of the local read buffer may be configured for reduced threshold voltage operation with respect to the NMOS transistors in the cell read buffers. </p><p id="p0033" num="0033">Brief description of the drawings </p><p id="p0034" num="0034"> The disclosure will be further elucidated by means of the following description and the appended figures. </p><p id="p0035" num="0035"> Figure 1 shows a schematic view of conventional local assist circuitry for an 8T SRAM device. </p><p id="p0036" num="0036"> Figure 2 shows a schematic view of a preferred embodiment of write assist circuitry according to this disclosure, in particular a non-strobed local write receiver with differential VSS biasing. </p><p id="p0037" num="0037"> Figure 3 shows a write operation according to a preferred embodiment of this disclosure. </p><p id="p0038" num="0038"> Figure 4 shows a preferred embodiment of low swing write drivers for an SRAM device according to this disclosure. </p><p id="p0039" num="0039"> Figure 5 shows a preferred embodiment of a VSS biasing circuit for an SRAM device according to this disclosure. 
<!-- EPO <DP n="7"/>-->
 Figure 6a-b explains how differential VSS biasing can reduce mismatch offset of the local write receiver and simultaneously improve the write margin for an SRAM cell. </p><p id="p0040" num="0040"> Figure 7 shows a schematic view of a preferred embodiment of read assist circuitry according to this disclosure, in particular an upsized two stack low voltage threshold NMOS read buffer with a structure similar to that of the 8T SRAM cell read buffer. </p><p id="p0041" num="0041"> Figure 8 shows a read operation according to a preferred embodiment of this disclosure. </p><p id="p0042" num="0042">Detailed description of the disclosure </p><p id="p0043" num="0043"> The present disclosure will be described with respect to particular embodiments and with reference to certain drawings but the disclosure is not limited thereto but only by the claims. The drawings described are only schematic and are non-limiting. In the drawings, the size of some of the elements may be exaggerated and not drawn on scale for illustrative purposes. The dimensions and the relative dimensions do not necessarily correspond to actual reductions to practice of the disclosure. </p><p id="p0044" num="0044"> Furthermore, the terms first, second, third and the like in the description and in the claims, are used for distinguishing between similar elements and not necessarily for describing a sequential or chronological order. The terms are interchangeable under appropriate circumstances and the embodiments of the disclosure can operate in other sequences than described or illustrated herein. </p><p id="p0045" num="0045"> Moreover, the terms top, bottom, over, under and the like in the description and the claims are used for descriptive purposes and not necessarily for describing relative positions. The terms so used are interchangeable under appropriate circumstances and the embodiments of the disclosure described herein can operate in other orientations than described or illustrated herein. </p><p id="p0046" num="0046"> Furthermore, the various embodiments, although referred to as "preferred" are to be construed as exemplary manners in which the disclosure may be implemented rather than as limiting the scope of the disclosure. </p><p id="p0047" num="0047"> The term "comprising", used in the claims, should not be interpreted as being restricted to the elements or steps listed thereafter; it does not exclude other elements or steps. It needs to be interpreted as specifying the presence of 
<!-- EPO <DP n="8"/>-->
 the stated features, integers, steps or components as referred to, but does not preclude the presence or addition of one or more other features, integers, steps or components, or groups thereof. Thus, the scope of the expression "a device comprising A and B" should not be limited to devices consisting only of components A and B, rather with respect to the present disclosure, the only enumerated components of the device are A and B, and further the claim should be interpreted as including equivalents of those components. </p><p id="p0048" num="0048">I. Introduction </p><p id="p0049" num="0049"> In general, SRAM devices as known in the art may experience the following advantages and disadvantages. </p><p id="p0050" num="0050"> Read-decoupled 8T SRAM cells offer a higher degree of variability resilience compared to 6T SRAM cells, but at the expense of an increased area overhead. The 8T SRAM cell area overhead may tail off with technology scaling, advanced technology nodes of 32 nm may witness 8T SRAM cell area comparable to the 6T SRAM cell. The desire for scaled operating voltages and use of low power technologies for low power designs may require the use of upsized READ stack transistors. Therefore, comparison of the 8T SRAM cell at the constant value of read current could result in an increased size of READ stack transistors, thereby dwindling the scaling of the 8T SRAM cell. Secondly the write margin (WM) improvement with read-decoupled 8T SRAM cells at scaled voltage levels is not that significant, compared to the read stability. Thirdly the low swing bit-line (global write bit lines) reduces the READ energy consumption but the WRITE energy consumption is not optimized as the WRITE operation requires full voltage swing on the local write bit-lines of an accessed SRAM cell. Therefore WRITE energy consumption is more critical than the READ energy consumption and is a vital issue for realizing ultra low energy SRAMs. The key for reducing WRITE energy lies in reducing the voltage swing on the bit- lines. Half swing during the WRITE operation reduces the WRITE energy consumption theoretically by 75%. Further reduction of the voltage swing on the highly capacitive bit-lines is limited by the degraded WM for the scaled technologies at the lower voltages. A new SRAM cell design - a sense amplifying cell SRAM (SAC-SRAM) - has been recently proposed which can achieve a 90% reduction in WRITE energy consumption but the area overhead is very high. In 
<!-- EPO <DP n="9"/>-->
 addition to the area overhead of SAC-SRAM, the GND connection via NMOS transistor degrades the read static noise margin (SNM) and reduces the cell read current. The conventional hierarchical bit-lines with local sense amplifiers achieve low energy WRITE operation (Figure 1 ). The low swing data information on the highly capacitive global bit-lines is first transferred onto the short local bit-lines by access transistors. Then the local sense amplifier resolves this low swing information to a full voltage level (swing) on the low capacitive local bit-lines. The low swing data information on high capacitive global bit-lines and full swing voltage signal on the low capacitive local bit-lines reduces the energy consumption of the WRITE operation. The presence of local sense amplifier as a local write assist in memory requires complex memory matrix optimization and also the area overhead is high. The area penalty can be limited by sharing the local write receiver and reusing the logic circuit used for the READ operation. However the complex memory matrix optimization, the increasing mismatch offset of the local write receiver and the increased timing complexity are left unaddressed. The size of the transistors in the local sense amplifier acting as a local write receiver is dictated by the mismatch offset voltage and the speed requirement. The minimum value of low swing data information for the global bit- lines that can be resolved reliably to the full swing voltage levels on short local bit-lines is limited by the mismatch offset of the local write receiver. The conventional way of reducing the mismatch offset requires the upsizing of the local write receiver transistors. This directly translates into increased energy consumption and the area penalty of the local write receiver. Secondly, the traditional strobed local write receiver requires several critical timing signals that must be applied in a sequential order with sufficient margins. First, the low swing data is transferred from the global bit-lines onto the local bit-lines, then the local write receiver is triggered only when the low swing voltage is more than the mismatch offset of the local write receiver. This requires an expensive timing circuitry and also introduces significant timing margins thereby increasing the access time. </p><p id="p0051" num="0051"> Below, preferred embodiments of the present disclosure are presented - in particular SRAM devices although this disclosure is not restricted thereto - which introduce various circuit techniques to address some or all above mentioned issues: 
<!-- EPO <DP n="10"/>-->
 1 ) a novel low-swing write mechanism enables low energy WRITE operation: a) non-strobed local write receiver (NS-LWR) can solve the issues associated with existing state of the art strobed local write receivers (LWR) </p><p id="p0052" num="0052"> b) differential VSS (DVSS) bias on the NS-LWR for offset mitigation compounds into dual action for improving write margin (WM) of the accessed SRAM cells. </p><p id="p0053" num="0053"> 2) a local read buffer can compensate degraded read current (l<sub>read</sub>) and achieve high performance. </p><p id="p0054" num="0054"> 3) an 8T SRAM cell type structure of the local assist circuitry (NS-LWR, WR</p><p id="p0055" num="0055">MUX and local read buffer) can result in litho friendly implementation thereby reducing the area overhead compared to the conventional local assist circuitry. II. Novel Low-swing Write Mechanism </p><p id="p0056" num="0056"> A. Architecture </p><p id="p0057" num="0057"> In our architecture (see Figure 2) we propose to replace the strobed local write receiver with a "non-strobed local write receiver", NS-LWR 102, comprising two cross coupled inverters 105, which may reduce the timing complexity associated with strobe signal generation of a conventional local write receiver. The WL_WR write activation signal for the access transistors 106 of this NS-LWR not only transfers the low swing information onto the local bit-lines but also serves the purpose of triggering the regenerative action of the two cross coupled inverters 105. The WL_WR signal may be pulsed in order to isolate the nodes of the cross coupled pair from the highly capacitive global bit-lines, which are in this case global write bit-lines GWBL, GWBLb. This architecture may also implement the DVSS biasing technique, which allows the independent tuning of the GND connection of the cross coupled inverters 103 of the SRAM cells 101 and those 105 of the NS-LWR. The SRAM cells 101 and NS-LWR 102 have connections to left and right vertical GND rails, i.e. VSSL and VSSR,. The data dependent bias application on VSSL and VSSR for the offset cancellation of the local write receiver 102 can also improve write-ability of the accessed SRAM cells 101 as discussed in II.C below. 
<!-- EPO <DP n="11"/>-->
 B. Operation </p><p id="p0058" num="0058"> The WRITE operation is described below with reference to Figure 3. </p><p id="p0059" num="0059"> Low swing write drivers 1 10-1 13 (see Figure 4) may be used to transfer the data input information (complementary data input signals DO, DOb in Figure 3 correspond to single data input signal Din_i and the inverted Din_i by the inverter in Figure 4) as low swing signals on the global write bit-lines pair GWBL and GWBLb. Then the pulsed WL_WR signal activates the access transistors 106 of the activated local column, transferring low swing data information from the highly capacitive global write bit-lines onto the local write bit-lines pair LWBL and LWBLb. The regenerative action of the two cross coupled inverters 105 of the NS-LWR 102 converts this low swing data information to the full voltage swing on the short local write bit-lines, so the accessed SRAM cell 101 sees full swing on the local bit-lines. Finally the write word line WWL activation signal operates the cell access transistors 104 to complete the WRITE operation, flipping the internal nodes Q0, QOb (nodes "L" and "H" in Fig. 6b) of the accessed SRAM cell. </p><p id="p0060" num="0060"> For use with scaled VDD levels DVSS biasing may be applied by means of a VSS biasing circuit 1 15 (Figure 5). For low voltage levels an external SRAM macro pin (S_ signal) and the data input signal Dinj are combined by means of logic to put data dependent bias on the GND lines, connecting VSSL and VSSR to +Δ / and -AV respectively. </p><p id="p0061" num="0061">C. Variability Resilience </p><p id="p0062" num="0062"> Process variations can easily lead to write failures either due to sensing failure of the local write receiver or because of the degraded write-ability of the accessed SRAM cell. If MUP of the cross coupled inverter pair 105 of the local write receiver 102 becomes strong and MUPb becomes weak (Figure 6a) due to process variations, then the risk of sensing failure increases (for writing "0"). Similarly, if MUP of the SRAM cell 101 becomes stronger and Mpass becomes weaker (Figure 6b), then the discharge of the node "H" becomes more difficult and the write-ability of the SRAM cell decreases. </p><p id="p0063" num="0063"> The impact of transistor sizing in improving write-ability can be very prominent at the high supply voltage levels but at the low supply voltage levels the impact of transistor sizing can be very limited in advanced CMOS technologies. Therefore, a write assist scheme is preferred to ensure SRAM cell 
<!-- EPO <DP n="12"/>-->
 write-ability at the scaled supply voltage levels. There are number of write assist techniques available to solve the degraded write-ability viz. boosted WL and lowering Cell VDD. Functional effectiveness is the most important parameter in the evaluation of the applied write assist technique. But at the same time the added power consumption and area overhead is an equally important parameter. Increased process variations for advance sub-nanometric nodes often make it necessary to use more than one assist technique, in order to preserve the functionality of the SRAM cell. Use of more than one assist technique not only increases the design complexity but also results in an increased area and power consumption overhead. </p><p id="p0064" num="0064"> In preferred embodiments of this disclosure, the DVSS bias enabled NS- LWR provides a combined solution for realizing variability resilience low energy WRITE operation (Figure 6a). The application of DVSS bias connects VSSL to +Δν, so MUP becomes weak and connection of VSSR to -Δν increases the strength of MUPb. Thus, the mismatch offset is reduced and the sensing failure is avoided. DVSS biasing of 0.1 V reduces the sigma V offset by 25%, based on the importance sampling simulations at VDD of 0.55 V. The DVSS bias also generates two write assist techniques viz. selective VSS raising and Negative BL mechanism for the accessed SRAM cell 101 (Figure 6b). The +Δν positive VSS bias applied to VSSL weakens MUP of "H" side of the SRAM cell thereby improving write-ability of the accessed SRAM cell. The -Δν negative VSS bias applied on VSSR has two advantages. First, it makes the rise time faster during the WRITE operation thereby improving the write access time, -0.1 V of DVSS bias results in 24% improvement for the slow NMOS and slow PMOS process corner. Second, it pulls the bit-line below GND level (-Δν) and generates the negative bit-line for the accessed SRAM cell 101 without any extra added cost. It has been found that the selective VSS raising and Negative BL mechanism can increase the SRAM cell write-ability and reduce the probability of write failure for the worst corner (slow NMOS and fast PMOS) by a factor of 10<sup>3</sup> x at the scaled VDD levels. </p><p id="p0065" num="0065">III. Local Read Buffer 
<!-- EPO <DP n="13"/>-->
 The access speed is dominantly dependent on the rate at which the accessed SRAM cell discharges the bit-line. The read current Iread is severely impacted by the increased process variations with technology scaling. In the conventional high performance SRAMs, memory cells are placed in local hierarchy with connection to short local bit-lines (Figure 1 ). The small sized SRAM cell has to discharge only a small capacitance. The local read bit line LRBL swing is then transferred onto global bit-lines through a static or dynamic local read buffer. The presence of the logic gates not only increases area but also results in complex memory matrix optimization. </p><p id="p0066" num="0066"> In preferred embodiments of this disclosure, the problem is remedied by inserting a read buffer 200 similar to the 8T SRAM cell read buffer 203 (Figure 7). The local read buffer 200 comprises two stacked upsized low voltage threshold (LVT) NMOS transistors 201 , 202 and delivers more current compared to the minimum sized high VT (HVT) read buffer 203 of an accessed SRAM cell 101 and improves the access speed. The upsized two stack LVT NMOS transistor 200 along with the write assist circuitry, i.e. 105, 106, used during WRITE offers a higher degree of flexibility in memory matrix optimization as discussed in section IV, resulting in area reduction compared to conventional assist circuits. </p><p id="p0067" num="0067"> The sources of the 8T SRAM cell read buffers 203 and local read buffer 200 (upsized LVT transistors) are both connected to VSSRD, which is preferably kept floating for all non-accessed matrix columns. The floating VSSRD and low swing pre charge voltage for GRBL can minimize the leakage power. </p><p id="p0068" num="0068"> The READ operation is as follows (Figure 8). The local read bit-line LRBL is precharged to Vdd, i.e. PRE. The matrix column for an accessed SRAM cell 101 is activated by connecting its VSSRD port to GND. An 8T SRAM cell 101 is asserted by activating its cell read buffer 203, by means of the RWL_0 signal. The asserted 8T SRAM cell 101 discharges the local read bit-line LRBL depending on the stored data information. Then the local read buffer 200 is activated by WL_RD signal. The local read buffer 200 transfers the information from LRBL to GRBL to be sensed by the global sense amplifiers. </p><p id="p0069" num="0069">IV. Local Assist Circuit Layout </p><p id="p0070" num="0070"> The physical regularity of SRAM layout enables the use of litho optimized specialized DRC design rules. The advantage of ultra regular layout of SRAM 
<!-- EPO <DP n="14"/>-->
 matrix in achieving area reduction is quite obvious. However, achieving the same benefit from the logic circuit is difficult because the logic circuit layout tends to be irregular. As a result the conventional logic circuit based local assist techniques complicate the litho optimization of the memory matrix. </p><p id="p0071" num="0071"> The local assist circuitry as proposed in preferred embodiments of this disclosure, consisting of NS-LWR 105, access transistors 106 and local read buffers 200 are easy to map onto regular design fabric, similar to SRAM cells. The components of the local assist circuitry consisting of two cross coupled inverters 105 of the local write receiver, two NMOS access transistors 106 and the two stack NMOS transistor 200 of the local read buffer resembles an 8T SRAM cell. Further, the additional NMOS pre charge transistor for the local read bit line can be implemented in the local read buffer region. Hence, the proposed local assist circuitry can facilitate shape-level regularity requirements to take advantage from the litho optimization. Enforcing shape-level regularity for litho optimization is a difficult task with the existing conventional local assist techniques. Therefore the 8T SRAM cell type implementation of the proposed local assist circuitry can offer enhanced flexibility for embedding the logic circuit into the memory matrix at a reduced area cost. V. Simulation Results </p><p id="p0072" num="0072"> A. Write Margin Improvement of SRAM Cell </p><p id="p0073" num="0073"> As mentioned above, DVSS bias applied generates selective VSS raising and a negative bit-line mechanism. VSS raising weakens the MUP and the negative bit line increases the strength of the Mpass gate thereby improving the write ability. It has been found that a data dependent ± 0.1 V DVSS bias can result in a 2.5x improvement in the write trip point for the worst slow NMOS and fast PMOS corner. </p><p id="p0074" num="0074">B. Energy Consumption </p><p id="p0075" num="0075"> It has been found that the energy consumption can be 10x less compared to the conventional full swing bit-lines. In conventional SRAM designs highly capacitive non hierarchical bit-lines with all the SRAM cells connected (512 cells) are switched full swing whereas in the design of this disclosure full swing voltage levels are used only for the local bit-lines connected to e.g. 16 cells and there are 
<!-- EPO <DP n="15"/>-->
 e.g. 32 such local blocks connected to low swing highly capacitive global bit-lines. The NS-LWR 102 used in local hierarchy for the amplification of low swing data input information can reduce the timing complexity associated with the existing state of the art LWR. Secondly the litho friendly SRAM cell type layout can enable compact layout, thereby reducing bit-line wire capacitances. This can directly lead to a reduction in energy consumption. It has been found that the energy consumption per bit of the design of this disclosure for the column height of 512 cells with 32 local blocks (16 cells per local block) can be 40% less compared to the existing state of the art similar sized LWR for the fast NMOS and fast PMOS process corner. </p><p id="p0076" num="0076">C. Access Time for READ Operation </p><p id="p0077" num="0077"> Upsized LVT read buffer 200 in the local hierarchy delivers more current compared to the HVT small sized read buffer of 8T SRAM cell. It has been found that this can result in on average a 6.5 x improvement in READ access speed for the worst slow NMOS and slow PMOS process corner. </p><p id="p0078" num="0078">D. AREA Reduction </p><p id="p0079" num="0079"> Considering the best effort layout of the strobed LWR and of the non- strobed LWR integrated in a local bit slice with 16 SRAM cells per local bit-line, it has been found that the area overhead of the solution of this disclosure can be only 9% compared to 38% with the existing solutions. Firstly, the non-strobed LWR can reduce the transistor count compared to the conventional strobed LWR. Secondly DVSS bias applied for the offset mitigation can further relax the transistor sizing requirement compared to the conventional LWR. Thirdly the SRAM cell type structure of the non-strobed LWR 105 and associated access transistors 106 and the local read buffer 200 enables compact pitch matched layout. It has been found that, as a result, the design according to this disclosure can achieve a 31 % reduction in the area overhead compared with the conventional local assist circuitry. </p><p id="p0080" num="0080">VI. Conclusion. </p><p id="p0081" num="0081"> The local assist circuit techniques proposed in this disclosure can solve the issues of increased mismatch offset and degraded write-ability associated 
<!-- EPO <DP n="16"/>-->
 with the increased device variations at the scaled voltage levels for the advance sub-nanometric technologies and can achieve an ultra low energy operation. NS- LWR can reduce the transistor count and timing complexity associated with the conventional strobed LWR. DVSS bias application can mitigate the impact of mismatch offset, therefore the probability of sensing failure can be much reduced. Reduced timing complexity and transistor sizes can reduce the energy consumption of NS-LWR compared to the conventional LWR. The WRITE energy consumption improvement can be 10x compared to the conventional full swing bit-lines and 40% less compared to the existing state of the art techniques. DVSS bias applied on NS-LWR can result in negative bit-line on the VSS side of local bit-line and selective VSS raising. Therefore the actual cell to be written can experience two write margin improvement techniques together, namely VSS raising and Negative BL at the only cost of DVSS bias applied to the NS-LWR. The upsized LVT local read buffer can reduce the READ access time by 6.5x and the use of low swing GRBL and floating VSSRD can reduce the leakage. The area overhead of this solution can be only 9% compared to 38% with the existing solutions. The physical regularity in the layout of the local assist circuitry can permit the litho optimization thereby eliminating the memory matrix sub array design complexity associated with the placement of logic circuits. Thus the proposed circuit techniques can promise a strong area-energy-performance optimization compared to existing solutions. 
</p></description><claims mxw-id="PCLM44998359" ref-ucid="WO-2012119988-A1" lang="EN" load-source="patent-office"><claim-statement><!-- EPO <DP n="17"/>-->Claims </claim-statement><claim id="clm-0001" num="1"><claim-text> 1 . Memory device comprising at least one local column (100) of memory cells, each local column comprising: </claim-text><claim-text> complementary local bit lines (LWBL, LWBLb) between which a plurality of said memory cells (101 ) are connected, each cell being connected to a word line (WWL) for addressing the cell; </claim-text><claim-text> a local write receiver (102) via which said complementary local bit lines are connectable to complementary global bit lines (GWBL, GWBLb), said local write receiver being configured for creating a full voltage swing on said complementary local bit lines from a reduced voltage swing on said complementary global bit lines; </claim-text><claim-text>characterised in that the local write receiver (102) comprises: </claim-text><claim-text> a connection mechanism (106) provided for connecting said complementary local bit lines to said complementary global bit lines and thereby passing on said reduced voltage swing; </claim-text><claim-text> and a pair of cross-coupled inverters (105) directly connected to said complementary local bit lines and provided for converting said reduced voltage swing, passed on by said connection mechanism, to said full voltage swing on said complementary local bit lines. </claim-text></claim><claim id="clm-0002" num="2"><claim-text> 2. Memory device according to claim 1 , being a static random access memory device, wherein: </claim-text><claim-text> the cross-coupled inverters (105) of the local write receiver (102) are second cross-coupled inverters; </claim-text><claim-text> each cell comprises a pair of first cross-coupled inverters (103) connectable via first access transistors (104) to said complementary local bit lines for writing the cell, the gates of the first access transistors of each cell being connected to the word line (WWL) for addressing the cell; </claim-text><claim-text> the connection mechanism comprises second access transistors (106), the gates of the second access transistors being connected to a local column write enable line (WL_WR) for receiving a local column write enable signal. </claim-text></claim><claim id="clm-0003" num="3"><claim-text> 3. Memory device according to claim 2, wherein said second cross- coupled inverters (105) are upsized with respect to said first cross-coupled inverters (103). <!-- EPO <DP n="18"/>--> </claim-text></claim><claim id="clm-0004" num="4"><claim-text>4. Memory device according to claim 2 or 3, comprising a timing signal generator provided for generating a pulsed signal as said column write enable signal. </claim-text></claim><claim id="clm-0005" num="5"><claim-text> 5. Memory device according to any one of the claims 1 -4, wherein said cross-coupled inverters (105) of said local write receiver (102) have connections to left and right ground rails (VSSL, VSSR) for receiving left and right VSS biases. </claim-text></claim><claim id="clm-0006" num="6"><claim-text> 6. Memory device according to claim 5, further comprising a VSS biasing circuit (1 15) configured for applying said left and right VSS biases to said left and right ground rails (VSSL, VSSR), wherein the VSS biasing circuit is provided for establishing a predetermined, data dependent voltage difference between the left and right VSS biases. </claim-text></claim><claim id="clm-0007" num="7"><claim-text> 7. Memory device according to claim 6, wherein said voltage difference is in the range of 0.05V - 0.20V, preferably about 0.10V. </claim-text></claim><claim id="clm-0008" num="8"><claim-text> 8. Memory device according to claim 2 in combination with claim 5, 6 or</claim-text><claim-text>7, wherein said first cross-coupled inverters (103) also have connections to said left and right ground rails (VSSL, VSSR) for receiving said left and right VSS biases. </claim-text></claim><claim id="clm-0009" num="9"><claim-text> 9. Memory device according to any one of the preceding claims, comprising reduced swing write drivers for transferring data input information</claim-text><claim-text>(Din_i) as reduced swing signals on the complementary global bit lines (GWBL, GWBLb). </claim-text></claim><claim id="clm-0010" num="10"><claim-text> 10. Memory device according to any one of the claims 1 -9, wherein said complementary local and global bit lines are write bit lines, wherein the device comprises separate local and global read bit lines (LRBL, GRBL) for read operations, and wherein each memory cell (101 ) is connectable via a cell read buffer (203) to the local read bit line (LRBL) and the local read bit line is connectable via a local read buffer (200) to the global read bit line (GRBL). </claim-text></claim><claim id="clm-0011" num="11"><claim-text> 1 1 . Memory device according to claim 10, wherein the local read buffer (200) comprises two stacked NMOS transistors (201 , 202). </claim-text></claim><claim id="clm-0012" num="12"><claim-text> 12. Memory device according to claim 1 1 , wherein the two stacked NMOS transistors of the local read buffer (200) are upsized with respect to NMOS transistors in the cell read buffers (203). <!-- EPO <DP n="19"/>--> </claim-text></claim><claim id="clm-0013" num="13"><claim-text>13. Memory device according to claim 1 1 or 12, wherein the two stacked NMOS transistors of the local read buffer (200) are configured for reduced threshold voltage operation with respect to NMOS transistors in the cell read buffers (203). </claim-text></claim><claim id="clm-0014" num="14"><claim-text> 14. Memory device according to claim 1 , being an embedded dynamic random access memory device. </claim-text></claim><claim id="clm-0015" num="15"><claim-text> 15. Electronic device comprising a memory device according to any one of the preceding claims. </claim-text></claim><claim id="clm-0016" num="16"><claim-text> 16. Method for writing a memory cell (101 ) of a local column (100) of a memory device, comprising the steps of: </claim-text><claim-text> applying a reduced voltage swing to complementary global bit lines (GWBL, GWBLb) of the device; </claim-text><claim-text> connecting complementary local bit lines (LWBL, LWBLb) of the local column, between which the memory cell (101 ) is connected, to the complementary global bit lines by means of a local write receiver (102) ; </claim-text><claim-text> creating by means of said local write receiver (102) a full voltage swing on said complementary local bit lines from a reduced voltage swing on said complementary global bit lines; </claim-text><claim-text> write enabling the local column (100); and </claim-text><claim-text> addressing the cell by means of a word line (WWL) to which the cell is connected; </claim-text><claim-text>characterised in that the step of creating the full voltage swing from the reduced voltage swing is performed by a pair of cross-coupled inverters (105) directly connected to said complementary local bit lines. </claim-text></claim><claim id="clm-0017" num="17"><claim-text> 17. Method according to claim 16, wherein the memory device is a static random access memory device and wherein the step of addressing the cell comprises connecting a pair of first cross-coupled inverters (103) of the cell (101 ) to the complementary local bit lines by means of first access transistors (104), the gates of which are connected to the word line (WWL). </claim-text></claim><claim id="clm-0018" num="18"><claim-text> 18. Method according to claim 16 or 17, wherein the step of write enabling the local column (100) comprises applying a pulsed signal to a local column write enable line (WL_WR) to which the gates of second access transistors (106) of the local write receiver are connected. <!-- EPO <DP n="20"/>--> </claim-text></claim><claim id="clm-0019" num="19"><claim-text>19. Method according to claim 16, 17 or 18, further comprising the step of applying left and right VSS biases with a predetermined, data dependent voltage difference between the left and right VSS biases to the cross-coupled inverters (105) of the local write receiver (102). </claim-text></claim><claim id="clm-0020" num="20"><claim-text> 20. Method according to claim 16, wherein the memory device is an embedded dynamic random access memory device. </claim-text></claim></claims><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
