// Seed: 958296490
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  logic [7:0][1 'h0] id_8;
  id_9(
      .id_0(id_4), .id_1(id_3 & id_4), .id_2(-1'd0), .id_3(id_6)
  );
endmodule
module module_1;
  reg id_1;
  assign id_2 = 1 & -1'b0 == 1;
  always if (-1 - 1 < id_2) if (id_1) id_1 <= -1'b0;
  tri0 id_3, id_4, id_5;
  wire id_6;
  assign id_4 = 1;
  wire \id_7 ;
  wire id_8, id_9, id_10;
  always $display(1);
  module_0 modCall_1 (
      id_10,
      id_5,
      id_4,
      id_9,
      id_4,
      id_5,
      id_6
  );
  wire id_11;
  wire id_12;
endmodule
