Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Sep 19 14:30:57 2019
| Host         : turing running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.946        0.000                      0                   17        0.259        0.000                      0                   17        4.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.946        0.000                      0                   17        0.259        0.000                      0                   17        4.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.946ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.946ns  (required time - arrival time)
  Source:                 xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_gen_loop[0].pwm/pwm_q_reg_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.127ns  (logic 1.888ns (45.747%)  route 2.239ns (54.253%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.534     5.118    xadc_wiz_0/clk
    XADC_X0Y0            XADC                                         r  xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[11])
                                                      1.214     6.332 r  xadc_wiz_0/inst/DO[11]
                         net (fo=2, routed)           1.125     7.457    xadc_wiz_0/XADC_out[11]
    SLICE_X28Y75         LUT4 (Prop_lut4_I2_O)        0.124     7.581 r  xadc_wiz_0/pwm_q0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.581    pwm_gen_loop[0].pwm/S[1]
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.131 r  pwm_gen_loop[0].pwm/pwm_q0_carry/CO[3]
                         net (fo=8, routed)           1.114     9.245    pwm_gen_loop[0].pwm/pwm_d
    SLICE_X28Y70         FDRE                                         r  pwm_gen_loop[0].pwm/pwm_q_reg_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.426    14.830    pwm_gen_loop[0].pwm/clk
    SLICE_X28Y70         FDRE                                         r  pwm_gen_loop[0].pwm/pwm_q_reg_lopt_replica_7/C
                         clock pessimism              0.258    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X28Y70         FDRE (Setup_fdre_C_D)        0.138    15.191    pwm_gen_loop[0].pwm/pwm_q_reg_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                  5.946    

Slack (MET) :             5.949ns  (required time - arrival time)
  Source:                 xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_gen_loop[0].pwm/pwm_q_reg_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 1.888ns (45.779%)  route 2.236ns (54.220%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.534     5.118    xadc_wiz_0/clk
    XADC_X0Y0            XADC                                         r  xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[11])
                                                      1.214     6.332 r  xadc_wiz_0/inst/DO[11]
                         net (fo=2, routed)           1.125     7.457    xadc_wiz_0/XADC_out[11]
    SLICE_X28Y75         LUT4 (Prop_lut4_I2_O)        0.124     7.581 r  xadc_wiz_0/pwm_q0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.581    pwm_gen_loop[0].pwm/S[1]
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.131 r  pwm_gen_loop[0].pwm/pwm_q0_carry/CO[3]
                         net (fo=8, routed)           1.111     9.242    pwm_gen_loop[0].pwm/pwm_d
    SLICE_X29Y70         FDRE                                         r  pwm_gen_loop[0].pwm/pwm_q_reg_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.426    14.830    pwm_gen_loop[0].pwm/clk
    SLICE_X29Y70         FDRE                                         r  pwm_gen_loop[0].pwm/pwm_q_reg_lopt_replica_3/C
                         clock pessimism              0.258    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X29Y70         FDRE (Setup_fdre_C_D)        0.138    15.191    pwm_gen_loop[0].pwm/pwm_q_reg_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -9.242    
  -------------------------------------------------------------------
                         slack                                  5.949    

Slack (MET) :             5.949ns  (required time - arrival time)
  Source:                 xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_gen_loop[0].pwm/pwm_q_reg_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 1.888ns (45.779%)  route 2.236ns (54.220%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.534     5.118    xadc_wiz_0/clk
    XADC_X0Y0            XADC                                         r  xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[11])
                                                      1.214     6.332 r  xadc_wiz_0/inst/DO[11]
                         net (fo=2, routed)           1.125     7.457    xadc_wiz_0/XADC_out[11]
    SLICE_X28Y75         LUT4 (Prop_lut4_I2_O)        0.124     7.581 r  xadc_wiz_0/pwm_q0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.581    pwm_gen_loop[0].pwm/S[1]
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.131 r  pwm_gen_loop[0].pwm/pwm_q0_carry/CO[3]
                         net (fo=8, routed)           1.111     9.242    pwm_gen_loop[0].pwm/pwm_d
    SLICE_X28Y70         FDRE                                         r  pwm_gen_loop[0].pwm/pwm_q_reg_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.426    14.830    pwm_gen_loop[0].pwm/clk
    SLICE_X28Y70         FDRE                                         r  pwm_gen_loop[0].pwm/pwm_q_reg_lopt_replica_6/C
                         clock pessimism              0.258    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X28Y70         FDRE (Setup_fdre_C_D)        0.138    15.191    pwm_gen_loop[0].pwm/pwm_q_reg_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -9.242    
  -------------------------------------------------------------------
                         slack                                  5.949    

Slack (MET) :             5.955ns  (required time - arrival time)
  Source:                 xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_gen_loop[0].pwm/pwm_q_reg_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.117ns  (logic 1.888ns (45.854%)  route 2.229ns (54.146%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.534     5.118    xadc_wiz_0/clk
    XADC_X0Y0            XADC                                         r  xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[11])
                                                      1.214     6.332 r  xadc_wiz_0/inst/DO[11]
                         net (fo=2, routed)           1.125     7.457    xadc_wiz_0/XADC_out[11]
    SLICE_X28Y75         LUT4 (Prop_lut4_I2_O)        0.124     7.581 r  xadc_wiz_0/pwm_q0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.581    pwm_gen_loop[0].pwm/S[1]
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.131 r  pwm_gen_loop[0].pwm/pwm_q0_carry/CO[3]
                         net (fo=8, routed)           1.104     9.235    pwm_gen_loop[0].pwm/pwm_d
    SLICE_X28Y70         FDRE                                         r  pwm_gen_loop[0].pwm/pwm_q_reg_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.426    14.830    pwm_gen_loop[0].pwm/clk
    SLICE_X28Y70         FDRE                                         r  pwm_gen_loop[0].pwm/pwm_q_reg_lopt_replica_4/C
                         clock pessimism              0.258    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X28Y70         FDRE (Setup_fdre_C_D)        0.138    15.191    pwm_gen_loop[0].pwm/pwm_q_reg_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                  5.955    

Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_gen_loop[0].pwm/pwm_q_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 1.888ns (45.919%)  route 2.224ns (54.081%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.534     5.118    xadc_wiz_0/clk
    XADC_X0Y0            XADC                                         r  xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[11])
                                                      1.214     6.332 r  xadc_wiz_0/inst/DO[11]
                         net (fo=2, routed)           1.125     7.457    xadc_wiz_0/XADC_out[11]
    SLICE_X28Y75         LUT4 (Prop_lut4_I2_O)        0.124     7.581 r  xadc_wiz_0/pwm_q0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.581    pwm_gen_loop[0].pwm/S[1]
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.131 r  pwm_gen_loop[0].pwm/pwm_q0_carry/CO[3]
                         net (fo=8, routed)           1.098     9.230    pwm_gen_loop[0].pwm/pwm_d
    SLICE_X29Y70         FDRE                                         r  pwm_gen_loop[0].pwm/pwm_q_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.426    14.830    pwm_gen_loop[0].pwm/clk
    SLICE_X29Y70         FDRE                                         r  pwm_gen_loop[0].pwm/pwm_q_reg_lopt_replica/C
                         clock pessimism              0.258    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X29Y70         FDRE (Setup_fdre_C_D)        0.138    15.191    pwm_gen_loop[0].pwm/pwm_q_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                  5.961    

Slack (MET) :             6.156ns  (required time - arrival time)
  Source:                 xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_gen_loop[0].pwm/pwm_q_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.916ns  (logic 1.888ns (48.206%)  route 2.028ns (51.794%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.534     5.118    xadc_wiz_0/clk
    XADC_X0Y0            XADC                                         r  xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[11])
                                                      1.214     6.332 r  xadc_wiz_0/inst/DO[11]
                         net (fo=2, routed)           1.125     7.457    xadc_wiz_0/XADC_out[11]
    SLICE_X28Y75         LUT4 (Prop_lut4_I2_O)        0.124     7.581 r  xadc_wiz_0/pwm_q0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.581    pwm_gen_loop[0].pwm/S[1]
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.131 r  pwm_gen_loop[0].pwm/pwm_q0_carry/CO[3]
                         net (fo=8, routed)           0.903     9.034    pwm_gen_loop[0].pwm/pwm_d
    SLICE_X29Y70         FDRE                                         r  pwm_gen_loop[0].pwm/pwm_q_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.426    14.830    pwm_gen_loop[0].pwm/clk
    SLICE_X29Y70         FDRE                                         r  pwm_gen_loop[0].pwm/pwm_q_reg_lopt_replica_2/C
                         clock pessimism              0.258    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X29Y70         FDRE (Setup_fdre_C_D)        0.138    15.191    pwm_gen_loop[0].pwm/pwm_q_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  6.156    

Slack (MET) :             6.156ns  (required time - arrival time)
  Source:                 xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_gen_loop[0].pwm/pwm_q_reg_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.916ns  (logic 1.888ns (48.206%)  route 2.028ns (51.794%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.534     5.118    xadc_wiz_0/clk
    XADC_X0Y0            XADC                                         r  xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[11])
                                                      1.214     6.332 r  xadc_wiz_0/inst/DO[11]
                         net (fo=2, routed)           1.125     7.457    xadc_wiz_0/XADC_out[11]
    SLICE_X28Y75         LUT4 (Prop_lut4_I2_O)        0.124     7.581 r  xadc_wiz_0/pwm_q0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.581    pwm_gen_loop[0].pwm/S[1]
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.131 r  pwm_gen_loop[0].pwm/pwm_q0_carry/CO[3]
                         net (fo=8, routed)           0.903     9.034    pwm_gen_loop[0].pwm/pwm_d
    SLICE_X28Y70         FDRE                                         r  pwm_gen_loop[0].pwm/pwm_q_reg_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.426    14.830    pwm_gen_loop[0].pwm/clk
    SLICE_X28Y70         FDRE                                         r  pwm_gen_loop[0].pwm/pwm_q_reg_lopt_replica_5/C
                         clock pessimism              0.258    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X28Y70         FDRE (Setup_fdre_C_D)        0.138    15.191    pwm_gen_loop[0].pwm/pwm_q_reg_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  6.156    

Slack (MET) :             6.770ns  (required time - arrival time)
  Source:                 xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_wiz_0/inst/DEN
                            (rising edge-triggered cell XADC clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 1.527ns (65.073%)  route 0.820ns (34.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.534     5.118    xadc_wiz_0/clk
    XADC_X0Y0            XADC                                         r  xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_EOC)    1.527     6.645 r  xadc_wiz_0/inst/EOC
                         net (fo=1, routed)           0.820     7.465    xadc_wiz_0/enable
    XADC_X0Y0            XADC                                         r  xadc_wiz_0/inst/DEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.420    14.824    xadc_wiz_0/clk
    XADC_X0Y0            XADC                                         r  xadc_wiz_0/inst/DCLK
                         clock pessimism              0.294    15.118    
                         clock uncertainty           -0.035    15.083    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DEN)
                                                     -0.848    14.235    xadc_wiz_0/inst
  -------------------------------------------------------------------
                         required time                         14.235    
                         arrival time                          -7.465    
  -------------------------------------------------------------------
                         slack                                  6.770    

Slack (MET) :             7.067ns  (required time - arrival time)
  Source:                 xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_gen_loop[0].pwm/pwm_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 1.888ns (62.658%)  route 1.125ns (37.342%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.534     5.118    xadc_wiz_0/clk
    XADC_X0Y0            XADC                                         r  xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[11])
                                                      1.214     6.332 r  xadc_wiz_0/inst/DO[11]
                         net (fo=2, routed)           1.125     7.457    xadc_wiz_0/XADC_out[11]
    SLICE_X28Y75         LUT4 (Prop_lut4_I2_O)        0.124     7.581 r  xadc_wiz_0/pwm_q0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.581    pwm_gen_loop[0].pwm/S[1]
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.131 r  pwm_gen_loop[0].pwm/pwm_q0_carry/CO[3]
                         net (fo=8, routed)           0.000     8.131    pwm_gen_loop[0].pwm/pwm_d
    SLICE_X28Y75         FDRE                                         r  pwm_gen_loop[0].pwm/pwm_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.420    14.824    pwm_gen_loop[0].pwm/clk
    SLICE_X28Y75         FDRE                                         r  pwm_gen_loop[0].pwm/pwm_q_reg/C
                         clock pessimism              0.272    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X28Y75         FDRE (Setup_fdre_C_D)        0.138    15.199    pwm_gen_loop[0].pwm/pwm_q_reg
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                          -8.131    
  -------------------------------------------------------------------
                         slack                                  7.067    

Slack (MET) :             7.947ns  (required time - arrival time)
  Source:                 pwm_gen_loop[0].pwm/ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_gen_loop[0].pwm/ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.013ns  (logic 0.704ns (34.977%)  route 1.309ns (65.023%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.534     5.118    pwm_gen_loop[0].pwm/clk
    SLICE_X29Y74         FDRE                                         r  pwm_gen_loop[0].pwm/ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456     5.574 r  pwm_gen_loop[0].pwm/ctr_q_reg[0]/Q
                         net (fo=9, routed)           0.902     6.476    pwm_gen_loop[0].pwm/Q[0]
    SLICE_X29Y75         LUT6 (Prop_lut6_I3_O)        0.124     6.600 r  pwm_gen_loop[0].pwm/ctr_q[7]_i_3/O
                         net (fo=2, routed)           0.407     7.007    pwm_gen_loop[0].pwm/ctr_q[7]_i_3_n_0
    SLICE_X29Y75         LUT2 (Prop_lut2_I0_O)        0.124     7.131 r  pwm_gen_loop[0].pwm/ctr_q[6]_i_1/O
                         net (fo=1, routed)           0.000     7.131    pwm_gen_loop[0].pwm/ctr_d[6]
    SLICE_X29Y75         FDRE                                         r  pwm_gen_loop[0].pwm/ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.420    14.824    pwm_gen_loop[0].pwm/clk
    SLICE_X29Y75         FDRE                                         r  pwm_gen_loop[0].pwm/ctr_q_reg[6]/C
                         clock pessimism              0.258    15.082    
                         clock uncertainty           -0.035    15.047    
    SLICE_X29Y75         FDRE (Setup_fdre_C_D)        0.031    15.078    pwm_gen_loop[0].pwm/ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                          -7.131    
  -------------------------------------------------------------------
                         slack                                  7.947    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 pwm_gen_loop[0].pwm/ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_gen_loop[0].pwm/ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.938%)  route 0.165ns (47.062%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.548     1.492    pwm_gen_loop[0].pwm/clk
    SLICE_X29Y75         FDRE                                         r  pwm_gen_loop[0].pwm/ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  pwm_gen_loop[0].pwm/ctr_q_reg[3]/Q
                         net (fo=6, routed)           0.165     1.798    pwm_gen_loop[0].pwm/Q[3]
    SLICE_X29Y75         LUT6 (Prop_lut6_I0_O)        0.045     1.843 r  pwm_gen_loop[0].pwm/ctr_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.843    pwm_gen_loop[0].pwm/ctr_d[5]
    SLICE_X29Y75         FDRE                                         r  pwm_gen_loop[0].pwm/ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.815     2.004    pwm_gen_loop[0].pwm/clk
    SLICE_X29Y75         FDRE                                         r  pwm_gen_loop[0].pwm/ctr_q_reg[5]/C
                         clock pessimism             -0.513     1.492    
    SLICE_X29Y75         FDRE (Hold_fdre_C_D)         0.092     1.584    pwm_gen_loop[0].pwm/ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 pwm_gen_loop[0].pwm/ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_gen_loop[0].pwm/pwm_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.309ns (73.747%)  route 0.110ns (26.253%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.548     1.492    pwm_gen_loop[0].pwm/clk
    SLICE_X29Y75         FDRE                                         r  pwm_gen_loop[0].pwm/ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.141     1.633 f  pwm_gen_loop[0].pwm/ctr_q_reg[3]/Q
                         net (fo=6, routed)           0.110     1.743    xadc_wiz_0/Q[3]
    SLICE_X28Y75         LUT4 (Prop_lut4_I2_O)        0.049     1.792 r  xadc_wiz_0/pwm_q0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.792    pwm_gen_loop[0].pwm/DI[1]
    SLICE_X28Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     1.911 r  pwm_gen_loop[0].pwm/pwm_q0_carry/CO[3]
                         net (fo=8, routed)           0.000     1.911    pwm_gen_loop[0].pwm/pwm_d
    SLICE_X28Y75         FDRE                                         r  pwm_gen_loop[0].pwm/pwm_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.815     2.004    pwm_gen_loop[0].pwm/clk
    SLICE_X28Y75         FDRE                                         r  pwm_gen_loop[0].pwm/pwm_q_reg/C
                         clock pessimism             -0.500     1.505    
    SLICE_X28Y75         FDRE (Hold_fdre_C_D)         0.130     1.635    pwm_gen_loop[0].pwm/pwm_q_reg
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 pwm_gen_loop[0].pwm/ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_gen_loop[0].pwm/ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.230ns (56.718%)  route 0.176ns (43.282%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.548     1.492    pwm_gen_loop[0].pwm/clk
    SLICE_X29Y74         FDRE                                         r  pwm_gen_loop[0].pwm/ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.128     1.620 r  pwm_gen_loop[0].pwm/ctr_q_reg[2]/Q
                         net (fo=7, routed)           0.176     1.795    pwm_gen_loop[0].pwm/Q[2]
    SLICE_X29Y74         LUT3 (Prop_lut3_I2_O)        0.102     1.897 r  pwm_gen_loop[0].pwm/ctr_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.897    pwm_gen_loop[0].pwm/ctr_d[2]
    SLICE_X29Y74         FDRE                                         r  pwm_gen_loop[0].pwm/ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.815     2.004    pwm_gen_loop[0].pwm/clk
    SLICE_X29Y74         FDRE                                         r  pwm_gen_loop[0].pwm/ctr_q_reg[2]/C
                         clock pessimism             -0.513     1.492    
    SLICE_X29Y74         FDRE (Hold_fdre_C_D)         0.107     1.599    pwm_gen_loop[0].pwm/ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 pwm_gen_loop[0].pwm/ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_gen_loop[0].pwm/ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.184ns (44.444%)  route 0.230ns (55.556%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.548     1.492    pwm_gen_loop[0].pwm/clk
    SLICE_X29Y75         FDRE                                         r  pwm_gen_loop[0].pwm/ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  pwm_gen_loop[0].pwm/ctr_q_reg[6]/Q
                         net (fo=4, routed)           0.230     1.863    pwm_gen_loop[0].pwm/Q[6]
    SLICE_X29Y75         LUT3 (Prop_lut3_I1_O)        0.043     1.906 r  pwm_gen_loop[0].pwm/ctr_q[7]_i_2/O
                         net (fo=1, routed)           0.000     1.906    pwm_gen_loop[0].pwm/ctr_d[7]
    SLICE_X29Y75         FDRE                                         r  pwm_gen_loop[0].pwm/ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.815     2.004    pwm_gen_loop[0].pwm/clk
    SLICE_X29Y75         FDRE                                         r  pwm_gen_loop[0].pwm/ctr_q_reg[7]/C
                         clock pessimism             -0.513     1.492    
    SLICE_X29Y75         FDRE (Hold_fdre_C_D)         0.107     1.599    pwm_gen_loop[0].pwm/ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 pwm_gen_loop[0].pwm/ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_gen_loop[0].pwm/ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.187ns (41.814%)  route 0.260ns (58.186%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.548     1.492    pwm_gen_loop[0].pwm/clk
    SLICE_X29Y74         FDRE                                         r  pwm_gen_loop[0].pwm/ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  pwm_gen_loop[0].pwm/ctr_q_reg[0]/Q
                         net (fo=9, routed)           0.260     1.893    pwm_gen_loop[0].pwm/Q[0]
    SLICE_X29Y75         LUT5 (Prop_lut5_I1_O)        0.046     1.939 r  pwm_gen_loop[0].pwm/ctr_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.939    pwm_gen_loop[0].pwm/ctr_d[4]
    SLICE_X29Y75         FDRE                                         r  pwm_gen_loop[0].pwm/ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.815     2.004    pwm_gen_loop[0].pwm/clk
    SLICE_X29Y75         FDRE                                         r  pwm_gen_loop[0].pwm/ctr_q_reg[4]/C
                         clock pessimism             -0.480     1.525    
    SLICE_X29Y75         FDRE (Hold_fdre_C_D)         0.107     1.632    pwm_gen_loop[0].pwm/ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 pwm_gen_loop[0].pwm/ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_gen_loop[0].pwm/ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.186ns (41.684%)  route 0.260ns (58.316%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.548     1.492    pwm_gen_loop[0].pwm/clk
    SLICE_X29Y74         FDRE                                         r  pwm_gen_loop[0].pwm/ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  pwm_gen_loop[0].pwm/ctr_q_reg[0]/Q
                         net (fo=9, routed)           0.260     1.893    pwm_gen_loop[0].pwm/Q[0]
    SLICE_X29Y75         LUT4 (Prop_lut4_I1_O)        0.045     1.938 r  pwm_gen_loop[0].pwm/ctr_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.938    pwm_gen_loop[0].pwm/ctr_d[3]
    SLICE_X29Y75         FDRE                                         r  pwm_gen_loop[0].pwm/ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.815     2.004    pwm_gen_loop[0].pwm/clk
    SLICE_X29Y75         FDRE                                         r  pwm_gen_loop[0].pwm/ctr_q_reg[3]/C
                         clock pessimism             -0.480     1.525    
    SLICE_X29Y75         FDRE (Hold_fdre_C_D)         0.091     1.616    pwm_gen_loop[0].pwm/ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 pwm_gen_loop[0].pwm/ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_gen_loop[0].pwm/ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.711%)  route 0.230ns (55.289%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.548     1.492    pwm_gen_loop[0].pwm/clk
    SLICE_X29Y75         FDRE                                         r  pwm_gen_loop[0].pwm/ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  pwm_gen_loop[0].pwm/ctr_q_reg[6]/Q
                         net (fo=4, routed)           0.230     1.863    pwm_gen_loop[0].pwm/Q[6]
    SLICE_X29Y75         LUT2 (Prop_lut2_I1_O)        0.045     1.908 r  pwm_gen_loop[0].pwm/ctr_q[6]_i_1/O
                         net (fo=1, routed)           0.000     1.908    pwm_gen_loop[0].pwm/ctr_d[6]
    SLICE_X29Y75         FDRE                                         r  pwm_gen_loop[0].pwm/ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.815     2.004    pwm_gen_loop[0].pwm/clk
    SLICE_X29Y75         FDRE                                         r  pwm_gen_loop[0].pwm/ctr_q_reg[6]/C
                         clock pessimism             -0.513     1.492    
    SLICE_X29Y75         FDRE (Hold_fdre_C_D)         0.092     1.584    pwm_gen_loop[0].pwm/ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 pwm_gen_loop[0].pwm/ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_gen_loop[0].pwm/ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.423%)  route 0.242ns (56.577%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.548     1.492    pwm_gen_loop[0].pwm/clk
    SLICE_X29Y74         FDRE                                         r  pwm_gen_loop[0].pwm/ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.141     1.633 f  pwm_gen_loop[0].pwm/ctr_q_reg[0]/Q
                         net (fo=9, routed)           0.242     1.875    pwm_gen_loop[0].pwm/Q[0]
    SLICE_X29Y74         LUT1 (Prop_lut1_I0_O)        0.045     1.920 r  pwm_gen_loop[0].pwm/ctr_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.920    pwm_gen_loop[0].pwm/ctr_q[0]_i_1_n_0
    SLICE_X29Y74         FDRE                                         r  pwm_gen_loop[0].pwm/ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.815     2.004    pwm_gen_loop[0].pwm/clk
    SLICE_X29Y74         FDRE                                         r  pwm_gen_loop[0].pwm/ctr_q_reg[0]/C
                         clock pessimism             -0.513     1.492    
    SLICE_X29Y74         FDRE (Hold_fdre_C_D)         0.092     1.584    pwm_gen_loop[0].pwm/ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 pwm_gen_loop[0].pwm/ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_gen_loop[0].pwm/ctr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.423%)  route 0.242ns (56.577%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.548     1.492    pwm_gen_loop[0].pwm/clk
    SLICE_X29Y74         FDRE                                         r  pwm_gen_loop[0].pwm/ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  pwm_gen_loop[0].pwm/ctr_q_reg[0]/Q
                         net (fo=9, routed)           0.242     1.875    pwm_gen_loop[0].pwm/Q[0]
    SLICE_X29Y74         LUT2 (Prop_lut2_I0_O)        0.045     1.920 r  pwm_gen_loop[0].pwm/ctr_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.920    pwm_gen_loop[0].pwm/ctr_d[1]
    SLICE_X29Y74         FDRE                                         r  pwm_gen_loop[0].pwm/ctr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.815     2.004    pwm_gen_loop[0].pwm/clk
    SLICE_X29Y74         FDRE                                         r  pwm_gen_loop[0].pwm/ctr_q_reg[1]/C
                         clock pessimism             -0.513     1.492    
    SLICE_X29Y74         FDRE (Hold_fdre_C_D)         0.091     1.583    pwm_gen_loop[0].pwm/ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 pwm_gen_loop[0].pwm/ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_gen_loop[0].pwm/pwm_q_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.309ns (39.448%)  route 0.474ns (60.552%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.548     1.492    pwm_gen_loop[0].pwm/clk
    SLICE_X29Y75         FDRE                                         r  pwm_gen_loop[0].pwm/ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.141     1.633 f  pwm_gen_loop[0].pwm/ctr_q_reg[3]/Q
                         net (fo=6, routed)           0.110     1.743    xadc_wiz_0/Q[3]
    SLICE_X28Y75         LUT4 (Prop_lut4_I2_O)        0.049     1.792 r  xadc_wiz_0/pwm_q0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.792    pwm_gen_loop[0].pwm/DI[1]
    SLICE_X28Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     1.911 r  pwm_gen_loop[0].pwm/pwm_q0_carry/CO[3]
                         net (fo=8, routed)           0.364     2.275    pwm_gen_loop[0].pwm/pwm_d
    SLICE_X29Y70         FDRE                                         r  pwm_gen_loop[0].pwm/pwm_q_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.820     2.009    pwm_gen_loop[0].pwm/clk
    SLICE_X29Y70         FDRE                                         r  pwm_gen_loop[0].pwm/pwm_q_reg_lopt_replica_2/C
                         clock pessimism             -0.480     1.530    
    SLICE_X29Y70         FDRE (Hold_fdre_C_D)         0.130     1.660    pwm_gen_loop[0].pwm/pwm_q_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.615    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      xadc_wiz_0/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X29Y74   pwm_gen_loop[0].pwm/ctr_q_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X29Y74   pwm_gen_loop[0].pwm/ctr_q_reg[1]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X29Y74   pwm_gen_loop[0].pwm/ctr_q_reg[2]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X29Y75   pwm_gen_loop[0].pwm/ctr_q_reg[3]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X29Y75   pwm_gen_loop[0].pwm/ctr_q_reg[4]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X29Y75   pwm_gen_loop[0].pwm/ctr_q_reg[5]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X29Y75   pwm_gen_loop[0].pwm/ctr_q_reg[6]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X29Y75   pwm_gen_loop[0].pwm/ctr_q_reg[7]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y70   pwm_gen_loop[0].pwm/pwm_q_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y70   pwm_gen_loop[0].pwm/pwm_q_reg_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y70   pwm_gen_loop[0].pwm/pwm_q_reg_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y70   pwm_gen_loop[0].pwm/pwm_q_reg_lopt_replica_4/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y70   pwm_gen_loop[0].pwm/pwm_q_reg_lopt_replica_5/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y70   pwm_gen_loop[0].pwm/pwm_q_reg_lopt_replica_6/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y70   pwm_gen_loop[0].pwm/pwm_q_reg_lopt_replica_7/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y74   pwm_gen_loop[0].pwm/ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y74   pwm_gen_loop[0].pwm/ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y74   pwm_gen_loop[0].pwm/ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y74   pwm_gen_loop[0].pwm/ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y74   pwm_gen_loop[0].pwm/ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y74   pwm_gen_loop[0].pwm/ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y75   pwm_gen_loop[0].pwm/ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y75   pwm_gen_loop[0].pwm/ctr_q_reg[4]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y75   pwm_gen_loop[0].pwm/ctr_q_reg[5]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y75   pwm_gen_loop[0].pwm/ctr_q_reg[6]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y75   pwm_gen_loop[0].pwm/ctr_q_reg[7]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y75   pwm_gen_loop[0].pwm/pwm_q_reg/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y70   pwm_gen_loop[0].pwm/pwm_q_reg_lopt_replica/C



