// This file is automatically generated, DO NOT EDIT!
// ==================================================

wire is_ADD       = ((`INSTRUCTION[31:2] & 30'h3f801c1f) == 30'h0000000c);
wire is_ADDI      = ((`INSTRUCTION[15:2] & 14'h1c1f    ) == 14'h0004    );
wire is_AND       = ((`INSTRUCTION[31:2] & 30'h3f801c1f) == 30'h00001c0c);
wire is_ANDI      = ((`INSTRUCTION[15:2] & 14'h1c1f    ) == 14'h1c04    );
wire is_AUIPC     = ((`INSTRUCTION[ 7:2] &  6'h1f      ) ==  6'h05      );
wire is_BEQ       = ((`INSTRUCTION[15:2] & 14'h1c1f    ) == 14'h0018    );
wire is_BGE       = ((`INSTRUCTION[15:2] & 14'h1c1f    ) == 14'h1418    );
wire is_BGEU      = ((`INSTRUCTION[15:2] & 14'h1c1f    ) == 14'h1c18    );
wire is_BLT       = ((`INSTRUCTION[15:2] & 14'h1c1f    ) == 14'h1018    );
wire is_BLTU      = ((`INSTRUCTION[15:2] & 14'h1c1f    ) == 14'h1818    );
wire is_BNE       = ((`INSTRUCTION[15:2] & 14'h1c1f    ) == 14'h0418    );
wire is_CSRRC     = ((`INSTRUCTION[15:2] & 14'h1c1f    ) == 14'h0c1c    );
wire is_CSRRS     = ((`INSTRUCTION[15:2] & 14'h1c1f    ) == 14'h081c    );
wire is_CSRRW     = ((`INSTRUCTION[15:2] & 14'h1c1f    ) == 14'h041c    );
wire is_DIV       = ((`INSTRUCTION[31:2] & 30'h3f801c1f) == 30'h0080100c);
wire is_DIVU      = ((`INSTRUCTION[31:2] & 30'h3f801c1f) == 30'h0080140c);
wire is_EBREAK    = ((`INSTRUCTION[31:2] & 30'h3fffffff) == 30'h0004001c);
wire is_ECALL     = ((`INSTRUCTION[31:2] & 30'h3fffffff) == 30'h0000001c);
wire is_FADD      = ((`INSTRUCTION[31:2] & 30'h3f80001f) == 30'h00000014);
wire is_FCVT_W_S  = ((`INSTRUCTION[31:2] & 30'h3ffc001f) == 30'h30000014);
wire is_FCVT_WU_S = ((`INSTRUCTION[31:2] & 30'h3ffc001f) == 30'h30040014);
wire is_FCVT_S_W  = ((`INSTRUCTION[31:2] & 30'h3ffc001f) == 30'h34000014);
wire is_FCVT_S_WU = ((`INSTRUCTION[31:2] & 30'h3ffc001f) == 30'h34040014);
wire is_FDIV      = ((`INSTRUCTION[31:2] & 30'h3f80001f) == 30'h06000014);
wire is_FENCE     = ((`INSTRUCTION[15:2] & 14'h1c1f    ) == 14'h0003    );
wire is_FEQ       = ((`INSTRUCTION[31:2] & 30'h3f801c1f) == 30'h28000814);
wire is_FLE       = ((`INSTRUCTION[31:2] & 30'h3f801c1f) == 30'h28000014);
wire is_FLT       = ((`INSTRUCTION[31:2] & 30'h3f801c1f) == 30'h28000414);
wire is_FMADD     = ((`INSTRUCTION[31:2] & 30'h0180001f) == 30'h00000010);
wire is_FMSUB     = ((`INSTRUCTION[31:2] & 30'h0180001f) == 30'h00000011);
wire is_FNMADD    = ((`INSTRUCTION[31:2] & 30'h0180001f) == 30'h00000013);
wire is_FNMSUB    = ((`INSTRUCTION[31:2] & 30'h0180001f) == 30'h00000012);
wire is_FMIN      = ((`INSTRUCTION[31:2] & 30'h3f801c1f) == 30'h0a000014);
wire is_FMAX      = ((`INSTRUCTION[31:2] & 30'h3f801c1f) == 30'h0a000414);
wire is_FMUL      = ((`INSTRUCTION[31:2] & 30'h3f80001f) == 30'h04000014);
wire is_FSGNJ     = ((`INSTRUCTION[31:2] & 30'h3f801c1f) == 30'h08000014);
wire is_FSGNJN    = ((`INSTRUCTION[31:2] & 30'h3f801c1f) == 30'h08000414);
wire is_FSGNJX    = ((`INSTRUCTION[31:2] & 30'h3f801c1f) == 30'h08000814);
wire is_FSUB      = ((`INSTRUCTION[31:2] & 30'h3f80001f) == 30'h02000014);
wire is_JAL       = ((`INSTRUCTION[ 7:2] &  6'h1f      ) ==  6'h1b      );
wire is_JALR      = ((`INSTRUCTION[15:2] & 14'h1c1f    ) == 14'h0019    );
wire is_LB        = ((`INSTRUCTION[15:2] & 14'h1c1f    ) == 14'h0000    );
wire is_LBU       = ((`INSTRUCTION[15:2] & 14'h1c1f    ) == 14'h1000    );
wire is_LH        = ((`INSTRUCTION[15:2] & 14'h1c1f    ) == 14'h0400    );
wire is_LHU       = ((`INSTRUCTION[15:2] & 14'h1c1f    ) == 14'h1400    );
wire is_LUI       = ((`INSTRUCTION[ 7:2] &  6'h1f      ) ==  6'h0d      );
wire is_LW        = ((`INSTRUCTION[15:2] & 14'h1c1f    ) == 14'h0800    );
wire is_MUL       = ((`INSTRUCTION[31:2] & 30'h3f801c1f) == 30'h0080000c);
wire is_MULH      = ((`INSTRUCTION[31:2] & 30'h3f801c1f) == 30'h0080040c);
wire is_MULHU     = ((`INSTRUCTION[31:2] & 30'h3f801c1f) == 30'h00800c0c);
wire is_MULHSU    = ((`INSTRUCTION[31:2] & 30'h3f801c1f) == 30'h0080080c);
wire is_MRET      = ((`INSTRUCTION[31:2] & 30'h3fffffff) == 30'h0c08001c);
wire is_OR        = ((`INSTRUCTION[31:2] & 30'h3f801c1f) == 30'h0000180c);
wire is_ORI       = ((`INSTRUCTION[15:2] & 14'h1c1f    ) == 14'h1804    );
wire is_REM       = ((`INSTRUCTION[31:2] & 30'h3f801c1f) == 30'h0080180c);
wire is_REMU      = ((`INSTRUCTION[31:2] & 30'h3f801c1f) == 30'h00801c0c);
wire is_SB        = ((`INSTRUCTION[15:2] & 14'h1c1f    ) == 14'h0008    );
wire is_SH        = ((`INSTRUCTION[15:2] & 14'h1c1f    ) == 14'h0408    );
wire is_SLL       = ((`INSTRUCTION[31:2] & 30'h3f801c1f) == 30'h0000040c);
wire is_SLLI      = ((`INSTRUCTION[31:2] & 30'h3f001c1f) == 30'h00000404);
wire is_SLT       = ((`INSTRUCTION[31:2] & 30'h3f801c1f) == 30'h0000080c);
wire is_SLTI      = ((`INSTRUCTION[15:2] & 14'h1c1f    ) == 14'h0804    );
wire is_SLTIU     = ((`INSTRUCTION[15:2] & 14'h1c1f    ) == 14'h0c04    );
wire is_SLTU      = ((`INSTRUCTION[31:2] & 30'h3f801c1f) == 30'h00000c0c);
wire is_SRA       = ((`INSTRUCTION[31:2] & 30'h3f801c1f) == 30'h1000140c);
wire is_SRAI      = ((`INSTRUCTION[31:2] & 30'h3f001c1f) == 30'h10001404);
wire is_SRL       = ((`INSTRUCTION[31:2] & 30'h3f801c1f) == 30'h0000140c);
wire is_SRLI      = ((`INSTRUCTION[31:2] & 30'h3f001c1f) == 30'h00001404);
wire is_SUB       = ((`INSTRUCTION[31:2] & 30'h3f801c1f) == 30'h1000000c);
wire is_SW        = ((`INSTRUCTION[15:2] & 14'h1c1f    ) == 14'h0808    );
wire is_WFI       = ((`INSTRUCTION[31:2] & 30'h3fffffff) == 30'h0414001c);
wire is_XOR       = ((`INSTRUCTION[31:2] & 30'h3f801c1f) == 30'h0000100c);
wire is_XORI      = ((`INSTRUCTION[15:2] & 14'h1c1f    ) == 14'h1004    );

wire is_B = is_BEQ | is_BGE | is_BGEU | is_BLT | is_BLTU | is_BNE;
wire is_I = is_ADDI | is_ANDI | is_FENCE | is_JALR | is_LB | is_LBU | is_LH | is_LHU | is_LW | is_ORI | is_SLTI | is_SLTIU | is_XORI;
wire is_J = is_JAL;
wire is_R = is_ADD | is_AND | is_DIV | is_DIVU | is_FADD | is_FCVT_W_S | is_FCVT_WU_S | is_FCVT_S_W | is_FCVT_S_WU | is_FDIV | is_FEQ | is_FLE | is_FLT | is_FMIN | is_FMAX | is_FMUL | is_FSGNJ | is_FSGNJN | is_FSGNJX | is_FSUB | is_MUL | is_MULH | is_MULHU | is_MULHSU | is_OR | is_REM | is_REMU | is_SLL | is_SLLI | is_SLT | is_SLTU | is_SRA | is_SRAI | is_SRL | is_SRLI | is_SUB | is_XOR;
wire is_R4 = is_FMADD | is_FMSUB | is_FNMADD | is_FNMSUB;
wire is_S = is_SB | is_SH | is_SW;
wire is_U = is_AUIPC | is_LUI;
wire is_CSR = is_CSRRC | is_CSRRS | is_CSRRW | is_MRET;

wire is_ARITHMETIC = is_ADD | is_ADDI | is_AND | is_ANDI | is_AUIPC | is_LUI | is_OR | is_ORI | is_SUB | is_XOR | is_XORI;
wire is_SHIFT = is_SLL | is_SLLI | is_SRA | is_SRAI | is_SRL | is_SRLI;
wire is_COMPARE = is_SLT | is_SLTI | is_SLTIU | is_SLTU;
wire is_COMPLEX = is_CSRRC | is_CSRRS | is_CSRRW | is_DIV | is_DIVU | is_EBREAK | is_ECALL | is_FENCE | is_MUL | is_MULH | is_MULHU | is_MULHSU | is_MRET | is_REM | is_REMU | is_WFI;
wire is_JUMP = is_JAL | is_JALR;
wire is_JUMP_CONDITIONAL = is_BEQ | is_BGE | is_BGEU | is_BLT | is_BLTU | is_BNE;
wire is_MEMORY = is_LB | is_LBU | is_LH | is_LHU | is_LW | is_SB | is_SH | is_SW;
wire is_FPU = is_FADD | is_FCVT_W_S | is_FCVT_WU_S | is_FCVT_S_W | is_FCVT_S_WU | is_FDIV | is_FEQ | is_FLE | is_FLT | is_FMADD | is_FMSUB | is_FNMADD | is_FNMSUB | is_FMIN | is_FMAX | is_FMUL | is_FSGNJ | is_FSGNJN | is_FSGNJX | is_FSUB;
wire is_FPU_MEMORY = 1'b0;

wire RD_bank =
	is_FADD      ? 1'd1 :
	is_FCVT_S_W  ? 1'd1 :
	is_FCVT_S_WU ? 1'd1 :
	is_FDIV      ? 1'd1 :
	is_FMADD     ? 1'd1 :
	is_FMSUB     ? 1'd1 :
	is_FNMADD    ? 1'd1 :
	is_FNMSUB    ? 1'd1 :
	is_FMIN      ? 1'd1 :
	is_FMAX      ? 1'd1 :
	is_FMUL      ? 1'd1 :
	is_FSGNJ     ? 1'd1 :
	is_FSGNJN    ? 1'd1 :
	is_FSGNJX    ? 1'd1 :
	is_FSUB      ? 1'd1 :
	1'b0;

wire RS1_bank =
	is_FADD      ? 1'd1 :
	is_FCVT_W_S  ? 1'd1 :
	is_FCVT_WU_S ? 1'd1 :
	is_FDIV      ? 1'd1 :
	is_FEQ       ? 1'd1 :
	is_FLE       ? 1'd1 :
	is_FLT       ? 1'd1 :
	is_FMADD     ? 1'd1 :
	is_FMSUB     ? 1'd1 :
	is_FNMADD    ? 1'd1 :
	is_FNMSUB    ? 1'd1 :
	is_FMIN      ? 1'd1 :
	is_FMAX      ? 1'd1 :
	is_FMUL      ? 1'd1 :
	is_FSGNJ     ? 1'd1 :
	is_FSGNJN    ? 1'd1 :
	is_FSGNJX    ? 1'd1 :
	is_FSUB      ? 1'd1 :
	1'b0;

wire RS2_bank =
	is_FADD      ? 1'd1 :
	is_FDIV      ? 1'd1 :
	is_FEQ       ? 1'd1 :
	is_FLE       ? 1'd1 :
	is_FLT       ? 1'd1 :
	is_FMADD     ? 1'd1 :
	is_FMSUB     ? 1'd1 :
	is_FNMADD    ? 1'd1 :
	is_FNMSUB    ? 1'd1 :
	is_FMIN      ? 1'd1 :
	is_FMAX      ? 1'd1 :
	is_FMUL      ? 1'd1 :
	is_FSGNJ     ? 1'd1 :
	is_FSGNJN    ? 1'd1 :
	is_FSGNJX    ? 1'd1 :
	is_FSUB      ? 1'd1 :
	1'b0;

wire RS3_bank =
	is_FMADD     ? 1'd1 :
	is_FMSUB     ? 1'd1 :
	is_FNMADD    ? 1'd1 :
	is_FNMSUB    ? 1'd1 :
	1'b0;

