

================================================================
== Vitis HLS Report for 'PixelStream2AXIBursts_Pipeline_pixels2bytes'
================================================================
* Date:           Mon Nov  4 21:37:29 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Filter2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.587 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        4|    65540|  13.332 ns|  0.218 ms|    4|  65540|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- pixels2bytes  |        2|    65538|        34|         32|         32|  0 ~ 2048|       yes|
        +----------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 32, depth = 34


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 1
  Pipeline-0 : II = 32, D = 34, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 37 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%pixel_1 = alloca i32 1"   --->   Operation 38 'alloca' 'pixel_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%cmp17_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_i"   --->   Operation 39 'read' 'cmp17_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln86_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %sext_ln86"   --->   Operation 40 'read' 'sext_ln86_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%cmp17_1_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_1_i"   --->   Operation 41 'read' 'cmp17_1_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%cmp17_2_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_2_i"   --->   Operation 42 'read' 'cmp17_2_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%cmp17_3_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_3_i"   --->   Operation 43 'read' 'cmp17_3_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%cmp17_4_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_4_i"   --->   Operation 44 'read' 'cmp17_4_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%cmp17_5_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_5_i"   --->   Operation 45 'read' 'cmp17_5_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%cmp17_6_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_6_i"   --->   Operation 46 'read' 'cmp17_6_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%cmp17_7_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_7_i"   --->   Operation 47 'read' 'cmp17_7_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%cmp17_8_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_8_i"   --->   Operation 48 'read' 'cmp17_8_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%cmp17_9_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_9_i"   --->   Operation 49 'read' 'cmp17_9_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%cmp17_10_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_10_i"   --->   Operation 50 'read' 'cmp17_10_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%cmp17_11_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_11_i"   --->   Operation 51 'read' 'cmp17_11_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%cmp17_12_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_12_i"   --->   Operation 52 'read' 'cmp17_12_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%cmp17_13_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_13_i"   --->   Operation 53 'read' 'cmp17_13_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%cmp17_14_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_14_i"   --->   Operation 54 'read' 'cmp17_14_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%cmp17_15_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_15_i"   --->   Operation 55 'read' 'cmp17_15_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%cmp17_16_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_16_i"   --->   Operation 56 'read' 'cmp17_16_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%cmp17_17_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_17_i"   --->   Operation 57 'read' 'cmp17_17_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%cmp17_18_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_18_i"   --->   Operation 58 'read' 'cmp17_18_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%cmp17_19_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_19_i"   --->   Operation 59 'read' 'cmp17_19_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%cmp17_20_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_20_i"   --->   Operation 60 'read' 'cmp17_20_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%cmp17_21_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_21_i"   --->   Operation 61 'read' 'cmp17_21_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%cmp17_22_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_22_i"   --->   Operation 62 'read' 'cmp17_22_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%cmp17_23_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_23_i"   --->   Operation 63 'read' 'cmp17_23_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%cmp17_24_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_24_i"   --->   Operation 64 'read' 'cmp17_24_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%cmp17_25_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_25_i"   --->   Operation 65 'read' 'cmp17_25_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%cmp17_26_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_26_i"   --->   Operation 66 'read' 'cmp17_26_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%cmp17_27_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_27_i"   --->   Operation 67 'read' 'cmp17_27_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%cmp17_28_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_28_i"   --->   Operation 68 'read' 'cmp17_28_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%cmp17_29_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_29_i"   --->   Operation 69 'read' 'cmp17_29_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%cmp17_30_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp17_30_i"   --->   Operation 70 'read' 'cmp17_30_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%icmp_ln80_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln80"   --->   Operation 71 'read' 'icmp_ln80_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%loopWidth_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %loopWidth"   --->   Operation 72 'read' 'loopWidth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%pixel_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pixel"   --->   Operation 73 'read' 'pixel_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln86_cast = sext i12 %sext_ln86_read"   --->   Operation 74 'sext' 'sext_ln86_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %dst_pixels, void @empty_6, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 %pixel_read, i8 %pixel_1"   --->   Operation 76 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 77 [1/1] (0.38ns)   --->   "%store_ln0 = store i12 0, i12 %x"   --->   Operation 77 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body14.i"   --->   Operation 78 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%x_1 = load i12 %x" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:91->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 79 'load' 'x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.62ns)   --->   "%icmp_ln91 = icmp_eq  i12 %x_1, i12 %loopWidth_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:91->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 80 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %for.body14.split.i, void %bytes2aximm.loopexit.i.exitStub" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:91->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 81 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln91_1 = zext i12 %x_1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:91->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 82 'zext' 'zext_ln91_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.62ns)   --->   "%cmp16_i = icmp_slt  i13 %zext_ln91_1, i13 %sext_ln86_cast" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:91->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 83 'icmp' 'cmp16_i' <Predicate = (!icmp_ln91)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.12ns)   --->   "%or_ln96 = or i1 %cmp16_i, i1 %cmp17_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 84 'or' 'or_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.21>
ST_2 : Operation 85 [1/1] (1.21ns)   --->   "%pixel_4 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 85 'read' 'pixel_4' <Predicate = (!icmp_ln91 & or_ln96)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_2 : Operation 86 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 86 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96)> <Delay = 0.38>
ST_2 : Operation 87 [1/1] (0.12ns)   --->   "%or_ln96_1 = or i1 %cmp16_i, i1 %cmp17_1_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 87 'or' 'or_ln96_1' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%pixel_2 = load i8 %pixel_1"   --->   Operation 88 'load' 'pixel_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 2048, i64 0"   --->   Operation 89 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.74ns)   --->   "%add_ln91 = add i12 %x_1, i12 1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:91->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 90 'add' 'add_ln91' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96, void %for.inc.i, void %if.then.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 91 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_3 : Operation 92 [1/1] (1.21ns)   --->   "%pixel_6 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 92 'read' 'pixel_6' <Predicate = (!icmp_ln91 & or_ln96_1)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_3 : Operation 93 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.1.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 93 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_1)> <Delay = 0.38>
ST_3 : Operation 94 [1/1] (0.12ns)   --->   "%or_ln96_2 = or i1 %cmp16_i, i1 %cmp17_2_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 94 'or' 'or_ln96_2' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.38ns)   --->   "%store_ln91 = store i12 %add_ln91, i12 %x" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:91->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 95 'store' 'store_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %pixel_2, i8 %pixel_1_out"   --->   Operation 256 'store' 'store_ln0' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 257 'ret' 'ret_ln0' <Predicate = (icmp_ln91)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.21>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%pixel_3 = phi i8 %pixel_4, void %if.then.i, i8 %pixel_2, void %for.body14.split.i"   --->   Operation 96 'phi' 'pixel_3' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_1, void %for.inc.1.i, void %if.then.1.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 97 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_4 : Operation 98 [1/1] (1.21ns)   --->   "%pixel_8 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 98 'read' 'pixel_8' <Predicate = (!icmp_ln91 & or_ln96_2)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_4 : Operation 99 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.2.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 99 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_2)> <Delay = 0.38>
ST_4 : Operation 100 [1/1] (0.12ns)   --->   "%or_ln96_3 = or i1 %cmp16_i, i1 %cmp17_3_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 100 'or' 'or_ln96_3' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.21>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%pixel_5 = phi i8 %pixel_6, void %if.then.1.i, i8 %pixel_3, void %for.inc.i"   --->   Operation 101 'phi' 'pixel_5' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_2, void %for.inc.2.i, void %if.then.2.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 102 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_5 : Operation 103 [1/1] (1.21ns)   --->   "%pixel_10 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 103 'read' 'pixel_10' <Predicate = (!icmp_ln91 & or_ln96_3)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_5 : Operation 104 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.3.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 104 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_3)> <Delay = 0.38>
ST_5 : Operation 105 [1/1] (0.12ns)   --->   "%or_ln96_4 = or i1 %cmp16_i, i1 %cmp17_4_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 105 'or' 'or_ln96_4' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.21>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%pixel_7 = phi i8 %pixel_8, void %if.then.2.i, i8 %pixel_5, void %for.inc.1.i"   --->   Operation 106 'phi' 'pixel_7' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_3, void %for.inc.3.i, void %if.then.3.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 107 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_6 : Operation 108 [1/1] (1.21ns)   --->   "%pixel_12 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 108 'read' 'pixel_12' <Predicate = (!icmp_ln91 & or_ln96_4)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_6 : Operation 109 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.4.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 109 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_4)> <Delay = 0.38>
ST_6 : Operation 110 [1/1] (0.12ns)   --->   "%or_ln96_5 = or i1 %cmp16_i, i1 %cmp17_5_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 110 'or' 'or_ln96_5' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.21>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%pixel_9 = phi i8 %pixel_10, void %if.then.3.i, i8 %pixel_7, void %for.inc.2.i"   --->   Operation 111 'phi' 'pixel_9' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_4, void %for.inc.4.i, void %if.then.4.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 112 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_7 : Operation 113 [1/1] (1.21ns)   --->   "%pixel_14 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 113 'read' 'pixel_14' <Predicate = (!icmp_ln91 & or_ln96_5)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_7 : Operation 114 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.5.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 114 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_5)> <Delay = 0.38>
ST_7 : Operation 115 [1/1] (0.12ns)   --->   "%or_ln96_6 = or i1 %cmp16_i, i1 %cmp17_6_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 115 'or' 'or_ln96_6' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.21>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%pixel_11 = phi i8 %pixel_12, void %if.then.4.i, i8 %pixel_9, void %for.inc.3.i"   --->   Operation 116 'phi' 'pixel_11' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_5, void %for.inc.5.i, void %if.then.5.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 117 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_8 : Operation 118 [1/1] (1.21ns)   --->   "%pixel_16 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 118 'read' 'pixel_16' <Predicate = (!icmp_ln91 & or_ln96_6)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_8 : Operation 119 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.6.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 119 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_6)> <Delay = 0.38>
ST_8 : Operation 120 [1/1] (0.12ns)   --->   "%or_ln96_7 = or i1 %cmp16_i, i1 %cmp17_7_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 120 'or' 'or_ln96_7' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.21>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%pixel_13 = phi i8 %pixel_14, void %if.then.5.i, i8 %pixel_11, void %for.inc.4.i"   --->   Operation 121 'phi' 'pixel_13' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_6, void %for.inc.6.i, void %if.then.6.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 122 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_9 : Operation 123 [1/1] (1.21ns)   --->   "%pixel_18 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 123 'read' 'pixel_18' <Predicate = (!icmp_ln91 & or_ln96_7)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_9 : Operation 124 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.7.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 124 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_7)> <Delay = 0.38>
ST_9 : Operation 125 [1/1] (0.12ns)   --->   "%or_ln96_8 = or i1 %cmp16_i, i1 %cmp17_8_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 125 'or' 'or_ln96_8' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.21>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%pixel_15 = phi i8 %pixel_16, void %if.then.6.i, i8 %pixel_13, void %for.inc.5.i"   --->   Operation 126 'phi' 'pixel_15' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_7, void %for.inc.7.i, void %if.then.7.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 127 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_10 : Operation 128 [1/1] (1.21ns)   --->   "%pixel_20 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 128 'read' 'pixel_20' <Predicate = (!icmp_ln91 & or_ln96_8)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_10 : Operation 129 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.8.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 129 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_8)> <Delay = 0.38>
ST_10 : Operation 130 [1/1] (0.12ns)   --->   "%or_ln96_9 = or i1 %cmp16_i, i1 %cmp17_9_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 130 'or' 'or_ln96_9' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.21>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%pixel_17 = phi i8 %pixel_18, void %if.then.7.i, i8 %pixel_15, void %for.inc.6.i"   --->   Operation 131 'phi' 'pixel_17' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_8, void %for.inc.8.i, void %if.then.8.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 132 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_11 : Operation 133 [1/1] (1.21ns)   --->   "%pixel_22 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 133 'read' 'pixel_22' <Predicate = (!icmp_ln91 & or_ln96_9)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_11 : Operation 134 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.9.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 134 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_9)> <Delay = 0.38>
ST_11 : Operation 135 [1/1] (0.12ns)   --->   "%or_ln96_10 = or i1 %cmp16_i, i1 %cmp17_10_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 135 'or' 'or_ln96_10' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.21>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%pixel_19 = phi i8 %pixel_20, void %if.then.8.i, i8 %pixel_17, void %for.inc.7.i"   --->   Operation 136 'phi' 'pixel_19' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_9, void %for.inc.9.i, void %if.then.9.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 137 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_12 : Operation 138 [1/1] (1.21ns)   --->   "%pixel_24 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 138 'read' 'pixel_24' <Predicate = (!icmp_ln91 & or_ln96_10)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_12 : Operation 139 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.10.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 139 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_10)> <Delay = 0.38>
ST_12 : Operation 140 [1/1] (0.12ns)   --->   "%or_ln96_11 = or i1 %cmp16_i, i1 %cmp17_11_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 140 'or' 'or_ln96_11' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.21>
ST_13 : Operation 141 [1/1] (0.00ns)   --->   "%pixel_21 = phi i8 %pixel_22, void %if.then.9.i, i8 %pixel_19, void %for.inc.8.i"   --->   Operation 141 'phi' 'pixel_21' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_13 : Operation 142 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_10, void %for.inc.10.i, void %if.then.10.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 142 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_13 : Operation 143 [1/1] (1.21ns)   --->   "%pixel_26 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 143 'read' 'pixel_26' <Predicate = (!icmp_ln91 & or_ln96_11)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_13 : Operation 144 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.11.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 144 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_11)> <Delay = 0.38>
ST_13 : Operation 145 [1/1] (0.12ns)   --->   "%or_ln96_12 = or i1 %cmp16_i, i1 %cmp17_12_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 145 'or' 'or_ln96_12' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.21>
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "%pixel_23 = phi i8 %pixel_24, void %if.then.10.i, i8 %pixel_21, void %for.inc.9.i"   --->   Operation 146 'phi' 'pixel_23' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_14 : Operation 147 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_11, void %for.inc.11.i, void %if.then.11.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 147 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_14 : Operation 148 [1/1] (1.21ns)   --->   "%pixel_28 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 148 'read' 'pixel_28' <Predicate = (!icmp_ln91 & or_ln96_12)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_14 : Operation 149 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.12.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 149 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_12)> <Delay = 0.38>
ST_14 : Operation 150 [1/1] (0.12ns)   --->   "%or_ln96_13 = or i1 %cmp16_i, i1 %cmp17_13_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 150 'or' 'or_ln96_13' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.21>
ST_15 : Operation 151 [1/1] (0.00ns)   --->   "%pixel_25 = phi i8 %pixel_26, void %if.then.11.i, i8 %pixel_23, void %for.inc.10.i"   --->   Operation 151 'phi' 'pixel_25' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_15 : Operation 152 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_12, void %for.inc.12.i, void %if.then.12.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 152 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_15 : Operation 153 [1/1] (1.21ns)   --->   "%pixel_30 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 153 'read' 'pixel_30' <Predicate = (!icmp_ln91 & or_ln96_13)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_15 : Operation 154 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.13.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 154 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_13)> <Delay = 0.38>
ST_15 : Operation 155 [1/1] (0.12ns)   --->   "%or_ln96_14 = or i1 %cmp16_i, i1 %cmp17_14_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 155 'or' 'or_ln96_14' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.21>
ST_16 : Operation 156 [1/1] (0.00ns)   --->   "%pixel_27 = phi i8 %pixel_28, void %if.then.12.i, i8 %pixel_25, void %for.inc.11.i"   --->   Operation 156 'phi' 'pixel_27' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_16 : Operation 157 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_13, void %for.inc.13.i, void %if.then.13.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 157 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_16 : Operation 158 [1/1] (1.21ns)   --->   "%pixel_32 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 158 'read' 'pixel_32' <Predicate = (!icmp_ln91 & or_ln96_14)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_16 : Operation 159 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.14.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 159 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_14)> <Delay = 0.38>
ST_16 : Operation 160 [1/1] (0.12ns)   --->   "%or_ln96_15 = or i1 %cmp16_i, i1 %cmp17_15_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 160 'or' 'or_ln96_15' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.21>
ST_17 : Operation 161 [1/1] (0.00ns)   --->   "%pixel_29 = phi i8 %pixel_30, void %if.then.13.i, i8 %pixel_27, void %for.inc.12.i"   --->   Operation 161 'phi' 'pixel_29' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_17 : Operation 162 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_14, void %for.inc.14.i, void %if.then.14.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 162 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_17 : Operation 163 [1/1] (1.21ns)   --->   "%pixel_34 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 163 'read' 'pixel_34' <Predicate = (!icmp_ln91 & or_ln96_15)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_17 : Operation 164 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.15.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 164 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_15)> <Delay = 0.38>
ST_17 : Operation 165 [1/1] (0.12ns)   --->   "%or_ln96_16 = or i1 %cmp16_i, i1 %cmp17_16_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 165 'or' 'or_ln96_16' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.21>
ST_18 : Operation 166 [1/1] (0.00ns)   --->   "%pixel_31 = phi i8 %pixel_32, void %if.then.14.i, i8 %pixel_29, void %for.inc.13.i"   --->   Operation 166 'phi' 'pixel_31' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_18 : Operation 167 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_15, void %for.inc.15.i, void %if.then.15.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 167 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_18 : Operation 168 [1/1] (1.21ns)   --->   "%pixel_36 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 168 'read' 'pixel_36' <Predicate = (!icmp_ln91 & or_ln96_16)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_18 : Operation 169 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.16.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 169 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_16)> <Delay = 0.38>
ST_18 : Operation 170 [1/1] (0.12ns)   --->   "%or_ln96_17 = or i1 %cmp16_i, i1 %cmp17_17_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 170 'or' 'or_ln96_17' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.21>
ST_19 : Operation 171 [1/1] (0.00ns)   --->   "%pixel_33 = phi i8 %pixel_34, void %if.then.15.i, i8 %pixel_31, void %for.inc.14.i"   --->   Operation 171 'phi' 'pixel_33' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_19 : Operation 172 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_16, void %for.inc.16.i, void %if.then.16.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 172 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_19 : Operation 173 [1/1] (1.21ns)   --->   "%pixel_38 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 173 'read' 'pixel_38' <Predicate = (!icmp_ln91 & or_ln96_17)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_19 : Operation 174 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.17.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 174 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_17)> <Delay = 0.38>
ST_19 : Operation 175 [1/1] (0.12ns)   --->   "%or_ln96_18 = or i1 %cmp16_i, i1 %cmp17_18_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 175 'or' 'or_ln96_18' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.21>
ST_20 : Operation 176 [1/1] (0.00ns)   --->   "%pixel_35 = phi i8 %pixel_36, void %if.then.16.i, i8 %pixel_33, void %for.inc.15.i"   --->   Operation 176 'phi' 'pixel_35' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_20 : Operation 177 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_17, void %for.inc.17.i, void %if.then.17.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 177 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_20 : Operation 178 [1/1] (1.21ns)   --->   "%pixel_40 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 178 'read' 'pixel_40' <Predicate = (!icmp_ln91 & or_ln96_18)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_20 : Operation 179 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.18.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 179 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_18)> <Delay = 0.38>
ST_20 : Operation 180 [1/1] (0.12ns)   --->   "%or_ln96_19 = or i1 %cmp16_i, i1 %cmp17_19_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 180 'or' 'or_ln96_19' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.21>
ST_21 : Operation 181 [1/1] (0.00ns)   --->   "%pixel_37 = phi i8 %pixel_38, void %if.then.17.i, i8 %pixel_35, void %for.inc.16.i"   --->   Operation 181 'phi' 'pixel_37' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_21 : Operation 182 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_18, void %for.inc.18.i, void %if.then.18.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 182 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_21 : Operation 183 [1/1] (1.21ns)   --->   "%pixel_42 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 183 'read' 'pixel_42' <Predicate = (!icmp_ln91 & or_ln96_19)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_21 : Operation 184 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.19.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 184 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_19)> <Delay = 0.38>
ST_21 : Operation 185 [1/1] (0.12ns)   --->   "%or_ln96_20 = or i1 %cmp16_i, i1 %cmp17_20_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 185 'or' 'or_ln96_20' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 186 [1/1] (0.12ns)   --->   "%or_ln96_21 = or i1 %cmp16_i, i1 %cmp17_21_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 186 'or' 'or_ln96_21' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 187 [1/1] (0.12ns)   --->   "%or_ln96_22 = or i1 %cmp16_i, i1 %cmp17_22_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 187 'or' 'or_ln96_22' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 188 [1/1] (0.12ns)   --->   "%or_ln96_23 = or i1 %cmp16_i, i1 %cmp17_23_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 188 'or' 'or_ln96_23' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 189 [1/1] (0.12ns)   --->   "%or_ln96_24 = or i1 %cmp16_i, i1 %cmp17_24_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 189 'or' 'or_ln96_24' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 190 [1/1] (0.12ns)   --->   "%or_ln96_25 = or i1 %cmp16_i, i1 %cmp17_25_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 190 'or' 'or_ln96_25' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 191 [1/1] (0.12ns)   --->   "%or_ln96_26 = or i1 %cmp16_i, i1 %cmp17_26_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 191 'or' 'or_ln96_26' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 192 [1/1] (0.12ns)   --->   "%or_ln96_27 = or i1 %cmp16_i, i1 %cmp17_27_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 192 'or' 'or_ln96_27' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 193 [1/1] (0.12ns)   --->   "%or_ln96_28 = or i1 %cmp16_i, i1 %cmp17_28_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 193 'or' 'or_ln96_28' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 194 [1/1] (0.12ns)   --->   "%or_ln96_29 = or i1 %cmp16_i, i1 %cmp17_29_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 194 'or' 'or_ln96_29' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 195 [1/1] (0.12ns)   --->   "%or_ln96_30 = or i1 %cmp16_i, i1 %cmp17_30_i_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 195 'or' 'or_ln96_30' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 196 [1/1] (0.12ns)   --->   "%or_ln96_31 = or i1 %cmp16_i, i1 %icmp_ln80_read" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 196 'or' 'or_ln96_31' <Predicate = (!icmp_ln91)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.21>
ST_22 : Operation 197 [1/1] (0.00ns)   --->   "%pixel_39 = phi i8 %pixel_40, void %if.then.18.i, i8 %pixel_37, void %for.inc.17.i"   --->   Operation 197 'phi' 'pixel_39' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_22 : Operation 198 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_19, void %for.inc.19.i, void %if.then.19.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 198 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_22 : Operation 199 [1/1] (1.21ns)   --->   "%pixel_44 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 199 'read' 'pixel_44' <Predicate = (!icmp_ln91 & or_ln96_20)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_22 : Operation 200 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.20.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 200 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_20)> <Delay = 0.38>

State 23 <SV = 22> <Delay = 1.21>
ST_23 : Operation 201 [1/1] (0.00ns)   --->   "%pixel_41 = phi i8 %pixel_42, void %if.then.19.i, i8 %pixel_39, void %for.inc.18.i"   --->   Operation 201 'phi' 'pixel_41' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_23 : Operation 202 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_20, void %for.inc.20.i, void %if.then.20.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 202 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_23 : Operation 203 [1/1] (1.21ns)   --->   "%pixel_46 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 203 'read' 'pixel_46' <Predicate = (!icmp_ln91 & or_ln96_21)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_23 : Operation 204 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.21.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 204 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_21)> <Delay = 0.38>

State 24 <SV = 23> <Delay = 1.21>
ST_24 : Operation 205 [1/1] (0.00ns)   --->   "%pixel_43 = phi i8 %pixel_44, void %if.then.20.i, i8 %pixel_41, void %for.inc.19.i"   --->   Operation 205 'phi' 'pixel_43' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_24 : Operation 206 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_21, void %for.inc.21.i, void %if.then.21.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 206 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_24 : Operation 207 [1/1] (1.21ns)   --->   "%pixel_48 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 207 'read' 'pixel_48' <Predicate = (!icmp_ln91 & or_ln96_22)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_24 : Operation 208 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.22.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 208 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_22)> <Delay = 0.38>

State 25 <SV = 24> <Delay = 1.21>
ST_25 : Operation 209 [1/1] (0.00ns)   --->   "%pixel_45 = phi i8 %pixel_46, void %if.then.21.i, i8 %pixel_43, void %for.inc.20.i"   --->   Operation 209 'phi' 'pixel_45' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_25 : Operation 210 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_22, void %for.inc.22.i, void %if.then.22.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 210 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_25 : Operation 211 [1/1] (1.21ns)   --->   "%pixel_50 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 211 'read' 'pixel_50' <Predicate = (!icmp_ln91 & or_ln96_23)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_25 : Operation 212 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.23.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 212 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_23)> <Delay = 0.38>

State 26 <SV = 25> <Delay = 1.21>
ST_26 : Operation 213 [1/1] (0.00ns)   --->   "%pixel_47 = phi i8 %pixel_48, void %if.then.22.i, i8 %pixel_45, void %for.inc.21.i"   --->   Operation 213 'phi' 'pixel_47' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_26 : Operation 214 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_23, void %for.inc.23.i, void %if.then.23.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 214 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_26 : Operation 215 [1/1] (1.21ns)   --->   "%pixel_52 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 215 'read' 'pixel_52' <Predicate = (!icmp_ln91 & or_ln96_24)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_26 : Operation 216 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.24.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 216 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_24)> <Delay = 0.38>

State 27 <SV = 26> <Delay = 1.21>
ST_27 : Operation 217 [1/1] (0.00ns)   --->   "%pixel_49 = phi i8 %pixel_50, void %if.then.23.i, i8 %pixel_47, void %for.inc.22.i"   --->   Operation 217 'phi' 'pixel_49' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_27 : Operation 218 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_24, void %for.inc.24.i, void %if.then.24.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 218 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_27 : Operation 219 [1/1] (1.21ns)   --->   "%pixel_54 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 219 'read' 'pixel_54' <Predicate = (!icmp_ln91 & or_ln96_25)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_27 : Operation 220 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.25.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 220 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_25)> <Delay = 0.38>

State 28 <SV = 27> <Delay = 1.21>
ST_28 : Operation 221 [1/1] (0.00ns)   --->   "%pixel_51 = phi i8 %pixel_52, void %if.then.24.i, i8 %pixel_49, void %for.inc.23.i"   --->   Operation 221 'phi' 'pixel_51' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_28 : Operation 222 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_25, void %for.inc.25.i, void %if.then.25.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 222 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_28 : Operation 223 [1/1] (1.21ns)   --->   "%pixel_56 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 223 'read' 'pixel_56' <Predicate = (!icmp_ln91 & or_ln96_26)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_28 : Operation 224 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.26.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 224 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_26)> <Delay = 0.38>

State 29 <SV = 28> <Delay = 1.21>
ST_29 : Operation 225 [1/1] (0.00ns)   --->   "%pixel_53 = phi i8 %pixel_54, void %if.then.25.i, i8 %pixel_51, void %for.inc.24.i"   --->   Operation 225 'phi' 'pixel_53' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_29 : Operation 226 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_26, void %for.inc.26.i, void %if.then.26.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 226 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_29 : Operation 227 [1/1] (1.21ns)   --->   "%pixel_58 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 227 'read' 'pixel_58' <Predicate = (!icmp_ln91 & or_ln96_27)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_29 : Operation 228 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.27.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 228 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_27)> <Delay = 0.38>

State 30 <SV = 29> <Delay = 1.21>
ST_30 : Operation 229 [1/1] (0.00ns)   --->   "%pixel_55 = phi i8 %pixel_56, void %if.then.26.i, i8 %pixel_53, void %for.inc.25.i"   --->   Operation 229 'phi' 'pixel_55' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_30 : Operation 230 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_27, void %for.inc.27.i, void %if.then.27.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 230 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_30 : Operation 231 [1/1] (1.21ns)   --->   "%pixel_60 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 231 'read' 'pixel_60' <Predicate = (!icmp_ln91 & or_ln96_28)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_30 : Operation 232 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.28.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 232 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_28)> <Delay = 0.38>

State 31 <SV = 30> <Delay = 1.21>
ST_31 : Operation 233 [1/1] (0.00ns)   --->   "%pixel_57 = phi i8 %pixel_58, void %if.then.27.i, i8 %pixel_55, void %for.inc.26.i"   --->   Operation 233 'phi' 'pixel_57' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_31 : Operation 234 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_28, void %for.inc.28.i, void %if.then.28.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 234 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_31 : Operation 235 [1/1] (1.21ns)   --->   "%pixel_62 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 235 'read' 'pixel_62' <Predicate = (!icmp_ln91 & or_ln96_29)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_31 : Operation 236 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.29.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 236 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_29)> <Delay = 0.38>

State 32 <SV = 31> <Delay = 1.21>
ST_32 : Operation 237 [1/1] (0.00ns)   --->   "%pixel_59 = phi i8 %pixel_60, void %if.then.28.i, i8 %pixel_57, void %for.inc.27.i"   --->   Operation 237 'phi' 'pixel_59' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_32 : Operation 238 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_29, void %for.inc.29.i, void %if.then.29.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 238 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_32 : Operation 239 [1/1] (1.21ns)   --->   "%pixel_64 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 239 'read' 'pixel_64' <Predicate = (!icmp_ln91 & or_ln96_30)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_32 : Operation 240 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.30.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 240 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_30)> <Delay = 0.38>

State 33 <SV = 32> <Delay = 1.21>
ST_33 : Operation 241 [1/1] (0.00ns)   --->   "%pixel_61 = phi i8 %pixel_62, void %if.then.29.i, i8 %pixel_59, void %for.inc.28.i"   --->   Operation 241 'phi' 'pixel_61' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_33 : Operation 242 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_30, void %for.inc.30.i, void %if.then.30.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 242 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_33 : Operation 243 [1/1] (1.21ns)   --->   "%pixel_66 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %dst_pixels" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 243 'read' 'pixel_66' <Predicate = (!icmp_ln91 & or_ln96_31)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_33 : Operation 244 [1/1] (0.38ns)   --->   "%br_ln96 = br void %for.inc.31.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 244 'br' 'br_ln96' <Predicate = (!icmp_ln91 & or_ln96_31)> <Delay = 0.38>

State 34 <SV = 33> <Delay = 1.58>
ST_34 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i12 %x_1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:91->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 245 'zext' 'zext_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_34 : Operation 246 [1/1] (0.00ns)   --->   "%specpipeline_ln93 = specpipeline void @_ssdm_op_SpecPipeline, i32 32, i32 0, i32 0, i32 0, void @empty_21" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:93->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 246 'specpipeline' 'specpipeline_ln93' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_34 : Operation 247 [1/1] (0.00ns)   --->   "%specloopname_ln82 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:82->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 247 'specloopname' 'specloopname_ln82' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_34 : Operation 248 [1/1] (0.00ns)   --->   "%pixel_63 = phi i8 %pixel_64, void %if.then.30.i, i8 %pixel_61, void %for.inc.29.i"   --->   Operation 248 'phi' 'pixel_63' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_34 : Operation 249 [1/1] (0.38ns)   --->   "%br_ln96 = br i1 %or_ln96_31, void %for.inc.31.i, void %if.then.31.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 249 'br' 'br_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_34 : Operation 250 [1/1] (0.00ns)   --->   "%pixel_65 = phi i8 %pixel_66, void %if.then.31.i, i8 %pixel_63, void %for.inc.30.i"   --->   Operation 250 'phi' 'pixel_65' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 251 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %pixel_65, i8 %pixel_63, i8 %pixel_61, i8 %pixel_59, i8 %pixel_57, i8 %pixel_55, i8 %pixel_53, i8 %pixel_51, i8 %pixel_49, i8 %pixel_47, i8 %pixel_45, i8 %pixel_43, i8 %pixel_41, i8 %pixel_39, i8 %pixel_37, i8 %pixel_35, i8 %pixel_33, i8 %pixel_31, i8 %pixel_29, i8 %pixel_27, i8 %pixel_25, i8 %pixel_23, i8 %pixel_21, i8 %pixel_19, i8 %pixel_17, i8 %pixel_15, i8 %pixel_13, i8 %pixel_11, i8 %pixel_9, i8 %pixel_7, i8 %pixel_5, i8 %pixel_3"   --->   Operation 251 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 252 [1/1] (0.00ns)   --->   "%buff_V_addr = getelementptr i256 %buff_V, i64 0, i64 %zext_ln91" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:99->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 252 'getelementptr' 'buff_V_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 253 [1/1] (1.20ns)   --->   "%store_ln99 = store i256 %p_Result_s, i6 %buff_V_addr" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:99->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 253 'store' 'store_ln99' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 60> <RAM>
ST_34 : Operation 254 [1/1] (0.38ns)   --->   "%store_ln91 = store i8 %pixel_65, i8 %pixel_1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:91->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 254 'store' 'store_ln91' <Predicate = true> <Delay = 0.38>
ST_34 : Operation 255 [1/1] (0.00ns)   --->   "%br_ln91 = br void %for.body14.i" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:91->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 255 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.751ns
The critical path consists of the following:
	'alloca' operation ('x') [39]  (0 ns)
	'load' operation ('x', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:91->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) on local variable 'x' [82]  (0 ns)
	'icmp' operation ('cmp16_i', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:91->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) [93]  (0.629 ns)
	'or' operation ('or_ln96', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) [94]  (0.122 ns)

 <State 2>: 1.22ns
The critical path consists of the following:
	fifo read operation ('pixel', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) on port 'dst_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) [97]  (1.22 ns)

 <State 3>: 1.22ns
The critical path consists of the following:
	fifo read operation ('pixel', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) on port 'dst_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) [104]  (1.22 ns)

 <State 4>: 1.22ns
The critical path consists of the following:
	fifo read operation ('pixel', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) on port 'dst_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) [111]  (1.22 ns)

 <State 5>: 1.22ns
The critical path consists of the following:
	fifo read operation ('pixel', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) on port 'dst_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) [118]  (1.22 ns)

 <State 6>: 1.22ns
The critical path consists of the following:
	fifo read operation ('pixel', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) on port 'dst_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) [125]  (1.22 ns)

 <State 7>: 1.22ns
The critical path consists of the following:
	fifo read operation ('pixel', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) on port 'dst_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) [132]  (1.22 ns)

 <State 8>: 1.22ns
The critical path consists of the following:
	fifo read operation ('pixel', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) on port 'dst_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) [139]  (1.22 ns)

 <State 9>: 1.22ns
The critical path consists of the following:
	fifo read operation ('pixel', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) on port 'dst_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) [146]  (1.22 ns)

 <State 10>: 1.22ns
The critical path consists of the following:
	fifo read operation ('pixel', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) on port 'dst_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) [153]  (1.22 ns)

 <State 11>: 1.22ns
The critical path consists of the following:
	fifo read operation ('pixel', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) on port 'dst_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) [160]  (1.22 ns)

 <State 12>: 1.22ns
The critical path consists of the following:
	fifo read operation ('pixel', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) on port 'dst_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) [167]  (1.22 ns)

 <State 13>: 1.22ns
The critical path consists of the following:
	fifo read operation ('pixel', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) on port 'dst_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) [174]  (1.22 ns)

 <State 14>: 1.22ns
The critical path consists of the following:
	fifo read operation ('pixel', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) on port 'dst_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) [181]  (1.22 ns)

 <State 15>: 1.22ns
The critical path consists of the following:
	fifo read operation ('pixel', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) on port 'dst_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) [188]  (1.22 ns)

 <State 16>: 1.22ns
The critical path consists of the following:
	fifo read operation ('pixel', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) on port 'dst_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) [195]  (1.22 ns)

 <State 17>: 1.22ns
The critical path consists of the following:
	fifo read operation ('pixel', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) on port 'dst_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) [202]  (1.22 ns)

 <State 18>: 1.22ns
The critical path consists of the following:
	fifo read operation ('pixel', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) on port 'dst_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) [209]  (1.22 ns)

 <State 19>: 1.22ns
The critical path consists of the following:
	fifo read operation ('pixel', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) on port 'dst_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) [216]  (1.22 ns)

 <State 20>: 1.22ns
The critical path consists of the following:
	fifo read operation ('pixel', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) on port 'dst_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) [223]  (1.22 ns)

 <State 21>: 1.22ns
The critical path consists of the following:
	fifo read operation ('pixel', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) on port 'dst_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) [230]  (1.22 ns)

 <State 22>: 1.22ns
The critical path consists of the following:
	fifo read operation ('pixel', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) on port 'dst_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) [237]  (1.22 ns)

 <State 23>: 1.22ns
The critical path consists of the following:
	fifo read operation ('pixel', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) on port 'dst_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) [244]  (1.22 ns)

 <State 24>: 1.22ns
The critical path consists of the following:
	fifo read operation ('pixel', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) on port 'dst_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) [251]  (1.22 ns)

 <State 25>: 1.22ns
The critical path consists of the following:
	fifo read operation ('pixel', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) on port 'dst_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) [258]  (1.22 ns)

 <State 26>: 1.22ns
The critical path consists of the following:
	fifo read operation ('pixel', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) on port 'dst_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) [265]  (1.22 ns)

 <State 27>: 1.22ns
The critical path consists of the following:
	fifo read operation ('pixel', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) on port 'dst_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) [272]  (1.22 ns)

 <State 28>: 1.22ns
The critical path consists of the following:
	fifo read operation ('pixel', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) on port 'dst_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) [279]  (1.22 ns)

 <State 29>: 1.22ns
The critical path consists of the following:
	fifo read operation ('pixel', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) on port 'dst_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) [286]  (1.22 ns)

 <State 30>: 1.22ns
The critical path consists of the following:
	fifo read operation ('pixel', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) on port 'dst_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) [293]  (1.22 ns)

 <State 31>: 1.22ns
The critical path consists of the following:
	fifo read operation ('pixel', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) on port 'dst_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) [300]  (1.22 ns)

 <State 32>: 1.22ns
The critical path consists of the following:
	fifo read operation ('pixel', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) on port 'dst_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) [307]  (1.22 ns)

 <State 33>: 1.22ns
The critical path consists of the following:
	fifo read operation ('pixel', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) on port 'dst_pixels' (/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) [314]  (1.22 ns)

 <State 34>: 1.59ns
The critical path consists of the following:
	'phi' operation ('pixel') with incoming values : ('pixel') ('pixel', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) [310]  (0 ns)
	multiplexor before 'phi' operation ('pixel') with incoming values : ('pixel') ('pixel', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) [317]  (0.387 ns)
	'phi' operation ('pixel') with incoming values : ('pixel') ('pixel', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:96->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) [317]  (0 ns)
	'store' operation ('store_ln99', /home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/axi2stream.cpp:99->/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96) of variable '__Result__' on array 'buff_V' [320]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
