module top_module(
    input clk,
    input areset,    // Asynchronous reset to state B
    input in,
    output reg out);//  

    parameter A=0, B=1; 
    reg state, next_state;

    always @(*) begin    // This is a combinational always block
        case(state)
           B:next_state=in?B:A;
           A:next_state=in?A:B;
         default:next_state=B;
        endcase
    end         // State transition logic

    always @(posedge clk, posedge areset) begin    // This is a sequential always block
        if(areset)
            state<=B;
        else 
            state<=next_state;// State flip-flops with asynchronous reset
    end

    // Output logic
    assign out = (state == B);

endmodule
