{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 16 23:44:31 2019 " "Info: Processing started: Sat Mar 16 23:44:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off final_eight_adc -c final_eight_adc " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off final_eight_adc -c final_eight_adc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "final_eight_adc EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"final_eight_adc\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PRAGYA/Desktop/8 adc/" 0 { } { { 0 { 0 ""} 0 1807 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PRAGYA/Desktop/8 adc/" 0 { } { { 0 { 0 ""} 0 1808 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PRAGYA/Desktop/8 adc/" 0 { } { { 0 { 0 ""} 0 1809 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk2 (placed in PIN D12 (CLK10, LVDSCLK5n, Input)) " "Info: Automatically promoted node clk2 (placed in PIN D12 (CLK10, LVDSCLK5n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_eight_adc:inst1\|m\[2\] " "Info: Destination node final_eight_adc:inst1\|m\[2\]" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 156 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { final_eight_adc:inst1|m[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PRAGYA/Desktop/8 adc/" 0 { } { { 0 { 0 ""} 0 494 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk2 } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk2" } } } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/8 adc/Block1.bdf" { { 56 8 176 72 "clk2" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PRAGYA/Desktop/8 adc/" 0 { } { { 0 { 0 ""} 0 835 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final_eight_adc:inst1\|m\[2\]  " "Info: Automatically promoted node final_eight_adc:inst1\|m\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "final_eight_adc:inst1\|m\[2\]~0 " "Info: Destination node final_eight_adc:inst1\|m\[2\]~0" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 156 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { final_eight_adc:inst1|m[2]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PRAGYA/Desktop/8 adc/" 0 { } { { 0 { 0 ""} 0 1028 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCK " "Info: Destination node SCK" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { SCK } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCK" } } } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/8 adc/Block1.bdf" { { 88 344 520 104 "SCK" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PRAGYA/Desktop/8 adc/" 0 { } { { 0 { 0 ""} 0 845 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCK1 " "Info: Destination node SCK1" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { SCK1 } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCK1" } } } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/8 adc/Block1.bdf" { { 136 344 520 152 "SCK1" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCK1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PRAGYA/Desktop/8 adc/" 0 { } { { 0 { 0 ""} 0 848 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCK2 " "Info: Destination node SCK2" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { SCK2 } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCK2" } } } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/8 adc/Block1.bdf" { { 184 344 520 200 "SCK2" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCK2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PRAGYA/Desktop/8 adc/" 0 { } { { 0 { 0 ""} 0 851 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCK3 " "Info: Destination node SCK3" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { SCK3 } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCK3" } } } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/8 adc/Block1.bdf" { { 232 344 520 248 "SCK3" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCK3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PRAGYA/Desktop/8 adc/" 0 { } { { 0 { 0 ""} 0 854 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCK4 " "Info: Destination node SCK4" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { SCK4 } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCK4" } } } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/8 adc/Block1.bdf" { { 280 344 520 296 "SCK4" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCK4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PRAGYA/Desktop/8 adc/" 0 { } { { 0 { 0 ""} 0 857 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCK5 " "Info: Destination node SCK5" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { SCK5 } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCK5" } } } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/8 adc/Block1.bdf" { { 328 344 520 344 "SCK5" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCK5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PRAGYA/Desktop/8 adc/" 0 { } { { 0 { 0 ""} 0 860 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCK6 " "Info: Destination node SCK6" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { SCK6 } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCK6" } } } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/8 adc/Block1.bdf" { { 376 344 520 392 "SCK6" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCK6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PRAGYA/Desktop/8 adc/" 0 { } { { 0 { 0 ""} 0 863 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCK7 " "Info: Destination node SCK7" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { SCK7 } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCK7" } } } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/8 adc/Block1.bdf" { { 424 344 520 440 "SCK7" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCK7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PRAGYA/Desktop/8 adc/" 0 { } { { 0 { 0 ""} 0 866 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 156 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { final_eight_adc:inst1|m[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PRAGYA/Desktop/8 adc/" 0 { } { { 0 { 0 ""} 0 494 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "20.612 ns register register " "Info: Estimated most critical path is register to register delay of 20.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns final_eight_adc:inst1\|x\[1\] 1 REG LAB_X25_Y20 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X25_Y20; Fanout = 23; REG Node = 'final_eight_adc:inst1\|x\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { final_eight_adc:inst1|x[1] } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 291 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.178 ns) 1.347 ns final_eight_adc:inst1\|TxD_data~27 2 COMB LAB_X26_Y18 120 " "Info: 2: + IC(1.169 ns) + CELL(0.178 ns) = 1.347 ns; Loc. = LAB_X26_Y18; Fanout = 120; COMB Node = 'final_eight_adc:inst1\|TxD_data~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.347 ns" { final_eight_adc:inst1|x[1] final_eight_adc:inst1|TxD_data~27 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.275 ns) + CELL(0.322 ns) 2.944 ns final_eight_adc:inst1\|TxD_data~108 3 COMB LAB_X30_Y20 1 " "Info: 3: + IC(1.275 ns) + CELL(0.322 ns) = 2.944 ns; Loc. = LAB_X30_Y20; Fanout = 1; COMB Node = 'final_eight_adc:inst1\|TxD_data~108'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { final_eight_adc:inst1|TxD_data~27 final_eight_adc:inst1|TxD_data~108 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.945 ns) + CELL(0.319 ns) 4.208 ns final_eight_adc:inst1\|TxD_data~109 4 COMB LAB_X29_Y17 1 " "Info: 4: + IC(0.945 ns) + CELL(0.319 ns) = 4.208 ns; Loc. = LAB_X29_Y17; Fanout = 1; COMB Node = 'final_eight_adc:inst1\|TxD_data~109'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { final_eight_adc:inst1|TxD_data~108 final_eight_adc:inst1|TxD_data~109 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.521 ns) 5.766 ns final_eight_adc:inst1\|TxD_data~116 5 COMB LAB_X27_Y18 1 " "Info: 5: + IC(1.037 ns) + CELL(0.521 ns) = 5.766 ns; Loc. = LAB_X27_Y18; Fanout = 1; COMB Node = 'final_eight_adc:inst1\|TxD_data~116'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { final_eight_adc:inst1|TxD_data~109 final_eight_adc:inst1|TxD_data~116 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.319 ns) 6.439 ns final_eight_adc:inst1\|TxD_data~117 6 COMB LAB_X27_Y18 1 " "Info: 6: + IC(0.354 ns) + CELL(0.319 ns) = 6.439 ns; Loc. = LAB_X27_Y18; Fanout = 1; COMB Node = 'final_eight_adc:inst1\|TxD_data~117'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { final_eight_adc:inst1|TxD_data~116 final_eight_adc:inst1|TxD_data~117 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 7.115 ns final_eight_adc:inst1\|TxD_data~118 7 COMB LAB_X27_Y18 1 " "Info: 7: + IC(0.498 ns) + CELL(0.178 ns) = 7.115 ns; Loc. = LAB_X27_Y18; Fanout = 1; COMB Node = 'final_eight_adc:inst1\|TxD_data~118'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { final_eight_adc:inst1|TxD_data~117 final_eight_adc:inst1|TxD_data~118 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.319 ns) 7.788 ns final_eight_adc:inst1\|TxD_data~119 8 COMB LAB_X27_Y18 1 " "Info: 8: + IC(0.354 ns) + CELL(0.319 ns) = 7.788 ns; Loc. = LAB_X27_Y18; Fanout = 1; COMB Node = 'final_eight_adc:inst1\|TxD_data~119'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { final_eight_adc:inst1|TxD_data~118 final_eight_adc:inst1|TxD_data~119 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 8.464 ns final_eight_adc:inst1\|TxD_data~120 9 COMB LAB_X27_Y18 1 " "Info: 9: + IC(0.498 ns) + CELL(0.178 ns) = 8.464 ns; Loc. = LAB_X27_Y18; Fanout = 1; COMB Node = 'final_eight_adc:inst1\|TxD_data~120'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { final_eight_adc:inst1|TxD_data~119 final_eight_adc:inst1|TxD_data~120 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.319 ns) 9.137 ns final_eight_adc:inst1\|TxD_data~121 10 COMB LAB_X27_Y18 1 " "Info: 10: + IC(0.354 ns) + CELL(0.319 ns) = 9.137 ns; Loc. = LAB_X27_Y18; Fanout = 1; COMB Node = 'final_eight_adc:inst1\|TxD_data~121'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { final_eight_adc:inst1|TxD_data~120 final_eight_adc:inst1|TxD_data~121 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 9.813 ns final_eight_adc:inst1\|TxD_data~122 11 COMB LAB_X27_Y18 1 " "Info: 11: + IC(0.498 ns) + CELL(0.178 ns) = 9.813 ns; Loc. = LAB_X27_Y18; Fanout = 1; COMB Node = 'final_eight_adc:inst1\|TxD_data~122'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { final_eight_adc:inst1|TxD_data~121 final_eight_adc:inst1|TxD_data~122 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.319 ns) 10.486 ns final_eight_adc:inst1\|TxD_data~123 12 COMB LAB_X27_Y18 1 " "Info: 12: + IC(0.354 ns) + CELL(0.319 ns) = 10.486 ns; Loc. = LAB_X27_Y18; Fanout = 1; COMB Node = 'final_eight_adc:inst1\|TxD_data~123'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { final_eight_adc:inst1|TxD_data~122 final_eight_adc:inst1|TxD_data~123 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.178 ns) 12.046 ns final_eight_adc:inst1\|TxD_data~124 13 COMB LAB_X30_Y17 1 " "Info: 13: + IC(1.382 ns) + CELL(0.178 ns) = 12.046 ns; Loc. = LAB_X30_Y17; Fanout = 1; COMB Node = 'final_eight_adc:inst1\|TxD_data~124'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { final_eight_adc:inst1|TxD_data~123 final_eight_adc:inst1|TxD_data~124 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.319 ns) 12.719 ns final_eight_adc:inst1\|TxD_data~125 14 COMB LAB_X30_Y17 1 " "Info: 14: + IC(0.354 ns) + CELL(0.319 ns) = 12.719 ns; Loc. = LAB_X30_Y17; Fanout = 1; COMB Node = 'final_eight_adc:inst1\|TxD_data~125'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { final_eight_adc:inst1|TxD_data~124 final_eight_adc:inst1|TxD_data~125 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 13.395 ns final_eight_adc:inst1\|TxD_data~126 15 COMB LAB_X30_Y17 1 " "Info: 15: + IC(0.498 ns) + CELL(0.178 ns) = 13.395 ns; Loc. = LAB_X30_Y17; Fanout = 1; COMB Node = 'final_eight_adc:inst1\|TxD_data~126'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { final_eight_adc:inst1|TxD_data~125 final_eight_adc:inst1|TxD_data~126 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.319 ns) 14.068 ns final_eight_adc:inst1\|TxD_data~127 16 COMB LAB_X30_Y17 1 " "Info: 16: + IC(0.354 ns) + CELL(0.319 ns) = 14.068 ns; Loc. = LAB_X30_Y17; Fanout = 1; COMB Node = 'final_eight_adc:inst1\|TxD_data~127'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { final_eight_adc:inst1|TxD_data~126 final_eight_adc:inst1|TxD_data~127 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 14.744 ns final_eight_adc:inst1\|TxD_data~128 17 COMB LAB_X30_Y17 1 " "Info: 17: + IC(0.498 ns) + CELL(0.178 ns) = 14.744 ns; Loc. = LAB_X30_Y17; Fanout = 1; COMB Node = 'final_eight_adc:inst1\|TxD_data~128'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { final_eight_adc:inst1|TxD_data~127 final_eight_adc:inst1|TxD_data~128 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.319 ns) 15.417 ns final_eight_adc:inst1\|TxD_data~129 18 COMB LAB_X30_Y17 1 " "Info: 18: + IC(0.354 ns) + CELL(0.319 ns) = 15.417 ns; Loc. = LAB_X30_Y17; Fanout = 1; COMB Node = 'final_eight_adc:inst1\|TxD_data~129'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { final_eight_adc:inst1|TxD_data~128 final_eight_adc:inst1|TxD_data~129 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 16.093 ns final_eight_adc:inst1\|TxD_data~130 19 COMB LAB_X30_Y17 1 " "Info: 19: + IC(0.498 ns) + CELL(0.178 ns) = 16.093 ns; Loc. = LAB_X30_Y17; Fanout = 1; COMB Node = 'final_eight_adc:inst1\|TxD_data~130'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { final_eight_adc:inst1|TxD_data~129 final_eight_adc:inst1|TxD_data~130 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.319 ns) 16.766 ns final_eight_adc:inst1\|TxD_data~131 20 COMB LAB_X30_Y17 1 " "Info: 20: + IC(0.354 ns) + CELL(0.319 ns) = 16.766 ns; Loc. = LAB_X30_Y17; Fanout = 1; COMB Node = 'final_eight_adc:inst1\|TxD_data~131'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { final_eight_adc:inst1|TxD_data~130 final_eight_adc:inst1|TxD_data~131 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 17.442 ns final_eight_adc:inst1\|TxD_data~132 21 COMB LAB_X30_Y17 1 " "Info: 21: + IC(0.498 ns) + CELL(0.178 ns) = 17.442 ns; Loc. = LAB_X30_Y17; Fanout = 1; COMB Node = 'final_eight_adc:inst1\|TxD_data~132'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { final_eight_adc:inst1|TxD_data~131 final_eight_adc:inst1|TxD_data~132 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.319 ns) 18.115 ns final_eight_adc:inst1\|TxD_data~133 22 COMB LAB_X30_Y17 1 " "Info: 22: + IC(0.354 ns) + CELL(0.319 ns) = 18.115 ns; Loc. = LAB_X30_Y17; Fanout = 1; COMB Node = 'final_eight_adc:inst1\|TxD_data~133'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { final_eight_adc:inst1|TxD_data~132 final_eight_adc:inst1|TxD_data~133 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.544 ns) 19.331 ns final_eight_adc:inst1\|TxD_shift\[1\]~1 23 COMB LAB_X27_Y17 2 " "Info: 23: + IC(0.672 ns) + CELL(0.544 ns) = 19.331 ns; Loc. = LAB_X27_Y17; Fanout = 2; COMB Node = 'final_eight_adc:inst1\|TxD_shift\[1\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.216 ns" { final_eight_adc:inst1|TxD_data~133 final_eight_adc:inst1|TxD_shift[1]~1 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 341 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.185 ns) + CELL(0.096 ns) 20.612 ns final_eight_adc:inst1\|TxD_data\[1\] 24 REG LAB_X27_Y18 1 " "Info: 24: + IC(1.185 ns) + CELL(0.096 ns) = 20.612 ns; Loc. = LAB_X27_Y18; Fanout = 1; REG Node = 'final_eight_adc:inst1\|TxD_data\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { final_eight_adc:inst1|TxD_shift[1]~1 final_eight_adc:inst1|TxD_data[1] } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 341 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.275 ns ( 30.44 % ) " "Info: Total cell delay = 6.275 ns ( 30.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.337 ns ( 69.56 % ) " "Info: Total interconnect delay = 14.337 ns ( 69.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "20.612 ns" { final_eight_adc:inst1|x[1] final_eight_adc:inst1|TxD_data~27 final_eight_adc:inst1|TxD_data~108 final_eight_adc:inst1|TxD_data~109 final_eight_adc:inst1|TxD_data~116 final_eight_adc:inst1|TxD_data~117 final_eight_adc:inst1|TxD_data~118 final_eight_adc:inst1|TxD_data~119 final_eight_adc:inst1|TxD_data~120 final_eight_adc:inst1|TxD_data~121 final_eight_adc:inst1|TxD_data~122 final_eight_adc:inst1|TxD_data~123 final_eight_adc:inst1|TxD_data~124 final_eight_adc:inst1|TxD_data~125 final_eight_adc:inst1|TxD_data~126 final_eight_adc:inst1|TxD_data~127 final_eight_adc:inst1|TxD_data~128 final_eight_adc:inst1|TxD_data~129 final_eight_adc:inst1|TxD_data~130 final_eight_adc:inst1|TxD_data~131 final_eight_adc:inst1|TxD_data~132 final_eight_adc:inst1|TxD_data~133 final_eight_adc:inst1|TxD_shift[1]~1 final_eight_adc:inst1|TxD_data[1] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X25_Y14 X37_Y27 " "Info: Peak interconnect usage is 5% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "26 " "Warning: Found 26 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tick 0 " "Info: Pin \"tick\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TxD 0 " "Info: Pin \"TxD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SCK 0 " "Info: Pin \"SCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS1 0 " "Info: Pin \"SS1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MOSI 0 " "Info: Pin \"MOSI\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SCK1 0 " "Info: Pin \"SCK1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS2 0 " "Info: Pin \"SS2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MOSI1 0 " "Info: Pin \"MOSI1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SCK2 0 " "Info: Pin \"SCK2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS3 0 " "Info: Pin \"SS3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MOSI2 0 " "Info: Pin \"MOSI2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SCK3 0 " "Info: Pin \"SCK3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS4 0 " "Info: Pin \"SS4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MOSI3 0 " "Info: Pin \"MOSI3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SCK4 0 " "Info: Pin \"SCK4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS5 0 " "Info: Pin \"SS5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MOSI4 0 " "Info: Pin \"MOSI4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SCK5 0 " "Info: Pin \"SCK5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS6 0 " "Info: Pin \"SS6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MOSI5 0 " "Info: Pin \"MOSI5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SCK6 0 " "Info: Pin \"SCK6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS7 0 " "Info: Pin \"SS7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MOSI6 0 " "Info: Pin \"MOSI6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SCK7 0 " "Info: Pin \"SCK7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS8 0 " "Info: Pin \"SS8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MOSI7 0 " "Info: Pin \"MOSI7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Info: Peak virtual memory: 225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 16 23:44:43 2019 " "Info: Processing ended: Sat Mar 16 23:44:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Info: Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
