
Bachelor-thesis-LoRa-Board.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d008  08000138  08000138  00001138  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003fc  0800d140  0800d140  0000e140  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d53c  0800d53c  0000f01c  2**0
                  CONTENTS
  4 .ARM          00000008  0800d53c  0800d53c  0000e53c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d544  0800d544  0000f01c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d544  0800d544  0000e544  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d548  0800d548  0000e548  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000001c  20000000  0800d54c  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006d4  2000001c  0800d568  0000f01c  2**2
                  ALLOC
 10 ._user_heap_stack 00000a00  200006f0  0800d568  0000f6f0  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  0000f01c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000258e7  00000000  00000000  0000f046  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006461  00000000  00000000  0003492d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000022a8  00000000  00000000  0003ad90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001a28  00000000  00000000  0003d038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023d92  00000000  00000000  0003ea60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00028fc4  00000000  00000000  000627f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c6406  00000000  00000000  0008b7b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00151bbc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008d78  00000000  00000000  00151c00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  0015a978  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000138 <__do_global_dtors_aux>:
 8000138:	b510      	push	{r4, lr}
 800013a:	4c05      	ldr	r4, [pc, #20]	@ (8000150 <__do_global_dtors_aux+0x18>)
 800013c:	7823      	ldrb	r3, [r4, #0]
 800013e:	b933      	cbnz	r3, 800014e <__do_global_dtors_aux+0x16>
 8000140:	4b04      	ldr	r3, [pc, #16]	@ (8000154 <__do_global_dtors_aux+0x1c>)
 8000142:	b113      	cbz	r3, 800014a <__do_global_dtors_aux+0x12>
 8000144:	4804      	ldr	r0, [pc, #16]	@ (8000158 <__do_global_dtors_aux+0x20>)
 8000146:	f3af 8000 	nop.w
 800014a:	2301      	movs	r3, #1
 800014c:	7023      	strb	r3, [r4, #0]
 800014e:	bd10      	pop	{r4, pc}
 8000150:	2000001c 	.word	0x2000001c
 8000154:	00000000 	.word	0x00000000
 8000158:	0800d128 	.word	0x0800d128

0800015c <frame_dummy>:
 800015c:	b508      	push	{r3, lr}
 800015e:	4b03      	ldr	r3, [pc, #12]	@ (800016c <frame_dummy+0x10>)
 8000160:	b11b      	cbz	r3, 800016a <frame_dummy+0xe>
 8000162:	4903      	ldr	r1, [pc, #12]	@ (8000170 <frame_dummy+0x14>)
 8000164:	4803      	ldr	r0, [pc, #12]	@ (8000174 <frame_dummy+0x18>)
 8000166:	f3af 8000 	nop.w
 800016a:	bd08      	pop	{r3, pc}
 800016c:	00000000 	.word	0x00000000
 8000170:	20000020 	.word	0x20000020
 8000174:	0800d128 	.word	0x0800d128

08000178 <strlen>:
 8000178:	4603      	mov	r3, r0
 800017a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800017e:	2a00      	cmp	r2, #0
 8000180:	d1fb      	bne.n	800017a <strlen+0x2>
 8000182:	1a18      	subs	r0, r3, r0
 8000184:	3801      	subs	r0, #1
 8000186:	4770      	bx	lr

08000188 <__aeabi_frsub>:
 8000188:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 800018c:	e002      	b.n	8000194 <__addsf3>
 800018e:	bf00      	nop

08000190 <__aeabi_fsub>:
 8000190:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000194 <__addsf3>:
 8000194:	0042      	lsls	r2, r0, #1
 8000196:	bf1f      	itttt	ne
 8000198:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 800019c:	ea92 0f03 	teqne	r2, r3
 80001a0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80001a4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80001a8:	d06a      	beq.n	8000280 <__addsf3+0xec>
 80001aa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80001ae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80001b2:	bfc1      	itttt	gt
 80001b4:	18d2      	addgt	r2, r2, r3
 80001b6:	4041      	eorgt	r1, r0
 80001b8:	4048      	eorgt	r0, r1
 80001ba:	4041      	eorgt	r1, r0
 80001bc:	bfb8      	it	lt
 80001be:	425b      	neglt	r3, r3
 80001c0:	2b19      	cmp	r3, #25
 80001c2:	bf88      	it	hi
 80001c4:	4770      	bxhi	lr
 80001c6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80001ca:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80001ce:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 80001d2:	bf18      	it	ne
 80001d4:	4240      	negne	r0, r0
 80001d6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001da:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80001de:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80001e2:	bf18      	it	ne
 80001e4:	4249      	negne	r1, r1
 80001e6:	ea92 0f03 	teq	r2, r3
 80001ea:	d03f      	beq.n	800026c <__addsf3+0xd8>
 80001ec:	f1a2 0201 	sub.w	r2, r2, #1
 80001f0:	fa41 fc03 	asr.w	ip, r1, r3
 80001f4:	eb10 000c 	adds.w	r0, r0, ip
 80001f8:	f1c3 0320 	rsb	r3, r3, #32
 80001fc:	fa01 f103 	lsl.w	r1, r1, r3
 8000200:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000204:	d502      	bpl.n	800020c <__addsf3+0x78>
 8000206:	4249      	negs	r1, r1
 8000208:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 800020c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000210:	d313      	bcc.n	800023a <__addsf3+0xa6>
 8000212:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000216:	d306      	bcc.n	8000226 <__addsf3+0x92>
 8000218:	0840      	lsrs	r0, r0, #1
 800021a:	ea4f 0131 	mov.w	r1, r1, rrx
 800021e:	f102 0201 	add.w	r2, r2, #1
 8000222:	2afe      	cmp	r2, #254	@ 0xfe
 8000224:	d251      	bcs.n	80002ca <__addsf3+0x136>
 8000226:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 800022a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800022e:	bf08      	it	eq
 8000230:	f020 0001 	biceq.w	r0, r0, #1
 8000234:	ea40 0003 	orr.w	r0, r0, r3
 8000238:	4770      	bx	lr
 800023a:	0049      	lsls	r1, r1, #1
 800023c:	eb40 0000 	adc.w	r0, r0, r0
 8000240:	3a01      	subs	r2, #1
 8000242:	bf28      	it	cs
 8000244:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000248:	d2ed      	bcs.n	8000226 <__addsf3+0x92>
 800024a:	fab0 fc80 	clz	ip, r0
 800024e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000252:	ebb2 020c 	subs.w	r2, r2, ip
 8000256:	fa00 f00c 	lsl.w	r0, r0, ip
 800025a:	bfaa      	itet	ge
 800025c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000260:	4252      	neglt	r2, r2
 8000262:	4318      	orrge	r0, r3
 8000264:	bfbc      	itt	lt
 8000266:	40d0      	lsrlt	r0, r2
 8000268:	4318      	orrlt	r0, r3
 800026a:	4770      	bx	lr
 800026c:	f092 0f00 	teq	r2, #0
 8000270:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000274:	bf06      	itte	eq
 8000276:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 800027a:	3201      	addeq	r2, #1
 800027c:	3b01      	subne	r3, #1
 800027e:	e7b5      	b.n	80001ec <__addsf3+0x58>
 8000280:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000284:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000288:	bf18      	it	ne
 800028a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800028e:	d021      	beq.n	80002d4 <__addsf3+0x140>
 8000290:	ea92 0f03 	teq	r2, r3
 8000294:	d004      	beq.n	80002a0 <__addsf3+0x10c>
 8000296:	f092 0f00 	teq	r2, #0
 800029a:	bf08      	it	eq
 800029c:	4608      	moveq	r0, r1
 800029e:	4770      	bx	lr
 80002a0:	ea90 0f01 	teq	r0, r1
 80002a4:	bf1c      	itt	ne
 80002a6:	2000      	movne	r0, #0
 80002a8:	4770      	bxne	lr
 80002aa:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 80002ae:	d104      	bne.n	80002ba <__addsf3+0x126>
 80002b0:	0040      	lsls	r0, r0, #1
 80002b2:	bf28      	it	cs
 80002b4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 80002b8:	4770      	bx	lr
 80002ba:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 80002be:	bf3c      	itt	cc
 80002c0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 80002c4:	4770      	bxcc	lr
 80002c6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80002ca:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 80002ce:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80002d2:	4770      	bx	lr
 80002d4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80002d8:	bf16      	itet	ne
 80002da:	4608      	movne	r0, r1
 80002dc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002e0:	4601      	movne	r1, r0
 80002e2:	0242      	lsls	r2, r0, #9
 80002e4:	bf06      	itte	eq
 80002e6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002ea:	ea90 0f01 	teqeq	r0, r1
 80002ee:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80002f2:	4770      	bx	lr

080002f4 <__aeabi_ui2f>:
 80002f4:	f04f 0300 	mov.w	r3, #0
 80002f8:	e004      	b.n	8000304 <__aeabi_i2f+0x8>
 80002fa:	bf00      	nop

080002fc <__aeabi_i2f>:
 80002fc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000300:	bf48      	it	mi
 8000302:	4240      	negmi	r0, r0
 8000304:	ea5f 0c00 	movs.w	ip, r0
 8000308:	bf08      	it	eq
 800030a:	4770      	bxeq	lr
 800030c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000310:	4601      	mov	r1, r0
 8000312:	f04f 0000 	mov.w	r0, #0
 8000316:	e01c      	b.n	8000352 <__aeabi_l2f+0x2a>

08000318 <__aeabi_ul2f>:
 8000318:	ea50 0201 	orrs.w	r2, r0, r1
 800031c:	bf08      	it	eq
 800031e:	4770      	bxeq	lr
 8000320:	f04f 0300 	mov.w	r3, #0
 8000324:	e00a      	b.n	800033c <__aeabi_l2f+0x14>
 8000326:	bf00      	nop

08000328 <__aeabi_l2f>:
 8000328:	ea50 0201 	orrs.w	r2, r0, r1
 800032c:	bf08      	it	eq
 800032e:	4770      	bxeq	lr
 8000330:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000334:	d502      	bpl.n	800033c <__aeabi_l2f+0x14>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	ea5f 0c01 	movs.w	ip, r1
 8000340:	bf02      	ittt	eq
 8000342:	4684      	moveq	ip, r0
 8000344:	4601      	moveq	r1, r0
 8000346:	2000      	moveq	r0, #0
 8000348:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 800034c:	bf08      	it	eq
 800034e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000352:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000356:	fabc f28c 	clz	r2, ip
 800035a:	3a08      	subs	r2, #8
 800035c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000360:	db10      	blt.n	8000384 <__aeabi_l2f+0x5c>
 8000362:	fa01 fc02 	lsl.w	ip, r1, r2
 8000366:	4463      	add	r3, ip
 8000368:	fa00 fc02 	lsl.w	ip, r0, r2
 800036c:	f1c2 0220 	rsb	r2, r2, #32
 8000370:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000374:	fa20 f202 	lsr.w	r2, r0, r2
 8000378:	eb43 0002 	adc.w	r0, r3, r2
 800037c:	bf08      	it	eq
 800037e:	f020 0001 	biceq.w	r0, r0, #1
 8000382:	4770      	bx	lr
 8000384:	f102 0220 	add.w	r2, r2, #32
 8000388:	fa01 fc02 	lsl.w	ip, r1, r2
 800038c:	f1c2 0220 	rsb	r2, r2, #32
 8000390:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000394:	fa21 f202 	lsr.w	r2, r1, r2
 8000398:	eb43 0002 	adc.w	r0, r3, r2
 800039c:	bf08      	it	eq
 800039e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80003a2:	4770      	bx	lr

080003a4 <__aeabi_fmul>:
 80003a4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80003a8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80003ac:	bf1e      	ittt	ne
 80003ae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80003b2:	ea92 0f0c 	teqne	r2, ip
 80003b6:	ea93 0f0c 	teqne	r3, ip
 80003ba:	d06f      	beq.n	800049c <__aeabi_fmul+0xf8>
 80003bc:	441a      	add	r2, r3
 80003be:	ea80 0c01 	eor.w	ip, r0, r1
 80003c2:	0240      	lsls	r0, r0, #9
 80003c4:	bf18      	it	ne
 80003c6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80003ca:	d01e      	beq.n	800040a <__aeabi_fmul+0x66>
 80003cc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80003d0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80003d4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80003d8:	fba0 3101 	umull	r3, r1, r0, r1
 80003dc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80003e0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80003e4:	bf3e      	ittt	cc
 80003e6:	0049      	lslcc	r1, r1, #1
 80003e8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003ec:	005b      	lslcc	r3, r3, #1
 80003ee:	ea40 0001 	orr.w	r0, r0, r1
 80003f2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80003f6:	2afd      	cmp	r2, #253	@ 0xfd
 80003f8:	d81d      	bhi.n	8000436 <__aeabi_fmul+0x92>
 80003fa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80003fe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000402:	bf08      	it	eq
 8000404:	f020 0001 	biceq.w	r0, r0, #1
 8000408:	4770      	bx	lr
 800040a:	f090 0f00 	teq	r0, #0
 800040e:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000412:	bf08      	it	eq
 8000414:	0249      	lsleq	r1, r1, #9
 8000416:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800041a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 800041e:	3a7f      	subs	r2, #127	@ 0x7f
 8000420:	bfc2      	ittt	gt
 8000422:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000426:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800042a:	4770      	bxgt	lr
 800042c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000430:	f04f 0300 	mov.w	r3, #0
 8000434:	3a01      	subs	r2, #1
 8000436:	dc5d      	bgt.n	80004f4 <__aeabi_fmul+0x150>
 8000438:	f112 0f19 	cmn.w	r2, #25
 800043c:	bfdc      	itt	le
 800043e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000442:	4770      	bxle	lr
 8000444:	f1c2 0200 	rsb	r2, r2, #0
 8000448:	0041      	lsls	r1, r0, #1
 800044a:	fa21 f102 	lsr.w	r1, r1, r2
 800044e:	f1c2 0220 	rsb	r2, r2, #32
 8000452:	fa00 fc02 	lsl.w	ip, r0, r2
 8000456:	ea5f 0031 	movs.w	r0, r1, rrx
 800045a:	f140 0000 	adc.w	r0, r0, #0
 800045e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000462:	bf08      	it	eq
 8000464:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000468:	4770      	bx	lr
 800046a:	f092 0f00 	teq	r2, #0
 800046e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000472:	bf02      	ittt	eq
 8000474:	0040      	lsleq	r0, r0, #1
 8000476:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800047a:	3a01      	subeq	r2, #1
 800047c:	d0f9      	beq.n	8000472 <__aeabi_fmul+0xce>
 800047e:	ea40 000c 	orr.w	r0, r0, ip
 8000482:	f093 0f00 	teq	r3, #0
 8000486:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800048a:	bf02      	ittt	eq
 800048c:	0049      	lsleq	r1, r1, #1
 800048e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000492:	3b01      	subeq	r3, #1
 8000494:	d0f9      	beq.n	800048a <__aeabi_fmul+0xe6>
 8000496:	ea41 010c 	orr.w	r1, r1, ip
 800049a:	e78f      	b.n	80003bc <__aeabi_fmul+0x18>
 800049c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80004a0:	ea92 0f0c 	teq	r2, ip
 80004a4:	bf18      	it	ne
 80004a6:	ea93 0f0c 	teqne	r3, ip
 80004aa:	d00a      	beq.n	80004c2 <__aeabi_fmul+0x11e>
 80004ac:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80004b0:	bf18      	it	ne
 80004b2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80004b6:	d1d8      	bne.n	800046a <__aeabi_fmul+0xc6>
 80004b8:	ea80 0001 	eor.w	r0, r0, r1
 80004bc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004c0:	4770      	bx	lr
 80004c2:	f090 0f00 	teq	r0, #0
 80004c6:	bf17      	itett	ne
 80004c8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 80004cc:	4608      	moveq	r0, r1
 80004ce:	f091 0f00 	teqne	r1, #0
 80004d2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 80004d6:	d014      	beq.n	8000502 <__aeabi_fmul+0x15e>
 80004d8:	ea92 0f0c 	teq	r2, ip
 80004dc:	d101      	bne.n	80004e2 <__aeabi_fmul+0x13e>
 80004de:	0242      	lsls	r2, r0, #9
 80004e0:	d10f      	bne.n	8000502 <__aeabi_fmul+0x15e>
 80004e2:	ea93 0f0c 	teq	r3, ip
 80004e6:	d103      	bne.n	80004f0 <__aeabi_fmul+0x14c>
 80004e8:	024b      	lsls	r3, r1, #9
 80004ea:	bf18      	it	ne
 80004ec:	4608      	movne	r0, r1
 80004ee:	d108      	bne.n	8000502 <__aeabi_fmul+0x15e>
 80004f0:	ea80 0001 	eor.w	r0, r0, r1
 80004f4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004f8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004fc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000500:	4770      	bx	lr
 8000502:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000506:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 800050a:	4770      	bx	lr

0800050c <__aeabi_fdiv>:
 800050c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000510:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000514:	bf1e      	ittt	ne
 8000516:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800051a:	ea92 0f0c 	teqne	r2, ip
 800051e:	ea93 0f0c 	teqne	r3, ip
 8000522:	d069      	beq.n	80005f8 <__aeabi_fdiv+0xec>
 8000524:	eba2 0203 	sub.w	r2, r2, r3
 8000528:	ea80 0c01 	eor.w	ip, r0, r1
 800052c:	0249      	lsls	r1, r1, #9
 800052e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000532:	d037      	beq.n	80005a4 <__aeabi_fdiv+0x98>
 8000534:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000538:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 800053c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000540:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000544:	428b      	cmp	r3, r1
 8000546:	bf38      	it	cc
 8000548:	005b      	lslcc	r3, r3, #1
 800054a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 800054e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000552:	428b      	cmp	r3, r1
 8000554:	bf24      	itt	cs
 8000556:	1a5b      	subcs	r3, r3, r1
 8000558:	ea40 000c 	orrcs.w	r0, r0, ip
 800055c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000560:	bf24      	itt	cs
 8000562:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000566:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800056a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 800056e:	bf24      	itt	cs
 8000570:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000574:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000578:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 800057c:	bf24      	itt	cs
 800057e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000582:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000586:	011b      	lsls	r3, r3, #4
 8000588:	bf18      	it	ne
 800058a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 800058e:	d1e0      	bne.n	8000552 <__aeabi_fdiv+0x46>
 8000590:	2afd      	cmp	r2, #253	@ 0xfd
 8000592:	f63f af50 	bhi.w	8000436 <__aeabi_fmul+0x92>
 8000596:	428b      	cmp	r3, r1
 8000598:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800059c:	bf08      	it	eq
 800059e:	f020 0001 	biceq.w	r0, r0, #1
 80005a2:	4770      	bx	lr
 80005a4:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80005a8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80005ac:	327f      	adds	r2, #127	@ 0x7f
 80005ae:	bfc2      	ittt	gt
 80005b0:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80005b4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80005b8:	4770      	bxgt	lr
 80005ba:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80005be:	f04f 0300 	mov.w	r3, #0
 80005c2:	3a01      	subs	r2, #1
 80005c4:	e737      	b.n	8000436 <__aeabi_fmul+0x92>
 80005c6:	f092 0f00 	teq	r2, #0
 80005ca:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 80005ce:	bf02      	ittt	eq
 80005d0:	0040      	lsleq	r0, r0, #1
 80005d2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 80005d6:	3a01      	subeq	r2, #1
 80005d8:	d0f9      	beq.n	80005ce <__aeabi_fdiv+0xc2>
 80005da:	ea40 000c 	orr.w	r0, r0, ip
 80005de:	f093 0f00 	teq	r3, #0
 80005e2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80005e6:	bf02      	ittt	eq
 80005e8:	0049      	lsleq	r1, r1, #1
 80005ea:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80005ee:	3b01      	subeq	r3, #1
 80005f0:	d0f9      	beq.n	80005e6 <__aeabi_fdiv+0xda>
 80005f2:	ea41 010c 	orr.w	r1, r1, ip
 80005f6:	e795      	b.n	8000524 <__aeabi_fdiv+0x18>
 80005f8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005fc:	ea92 0f0c 	teq	r2, ip
 8000600:	d108      	bne.n	8000614 <__aeabi_fdiv+0x108>
 8000602:	0242      	lsls	r2, r0, #9
 8000604:	f47f af7d 	bne.w	8000502 <__aeabi_fmul+0x15e>
 8000608:	ea93 0f0c 	teq	r3, ip
 800060c:	f47f af70 	bne.w	80004f0 <__aeabi_fmul+0x14c>
 8000610:	4608      	mov	r0, r1
 8000612:	e776      	b.n	8000502 <__aeabi_fmul+0x15e>
 8000614:	ea93 0f0c 	teq	r3, ip
 8000618:	d104      	bne.n	8000624 <__aeabi_fdiv+0x118>
 800061a:	024b      	lsls	r3, r1, #9
 800061c:	f43f af4c 	beq.w	80004b8 <__aeabi_fmul+0x114>
 8000620:	4608      	mov	r0, r1
 8000622:	e76e      	b.n	8000502 <__aeabi_fmul+0x15e>
 8000624:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000628:	bf18      	it	ne
 800062a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800062e:	d1ca      	bne.n	80005c6 <__aeabi_fdiv+0xba>
 8000630:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000634:	f47f af5c 	bne.w	80004f0 <__aeabi_fmul+0x14c>
 8000638:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 800063c:	f47f af3c 	bne.w	80004b8 <__aeabi_fmul+0x114>
 8000640:	e75f      	b.n	8000502 <__aeabi_fmul+0x15e>
 8000642:	bf00      	nop

08000644 <__aeabi_uldivmod>:
 8000644:	b953      	cbnz	r3, 800065c <__aeabi_uldivmod+0x18>
 8000646:	b94a      	cbnz	r2, 800065c <__aeabi_uldivmod+0x18>
 8000648:	2900      	cmp	r1, #0
 800064a:	bf08      	it	eq
 800064c:	2800      	cmpeq	r0, #0
 800064e:	bf1c      	itt	ne
 8000650:	f04f 31ff 	movne.w	r1, #4294967295
 8000654:	f04f 30ff 	movne.w	r0, #4294967295
 8000658:	f000 b96a 	b.w	8000930 <__aeabi_idiv0>
 800065c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000660:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000664:	f000 f806 	bl	8000674 <__udivmoddi4>
 8000668:	f8dd e004 	ldr.w	lr, [sp, #4]
 800066c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000670:	b004      	add	sp, #16
 8000672:	4770      	bx	lr

08000674 <__udivmoddi4>:
 8000674:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000678:	9d08      	ldr	r5, [sp, #32]
 800067a:	460c      	mov	r4, r1
 800067c:	2b00      	cmp	r3, #0
 800067e:	d14e      	bne.n	800071e <__udivmoddi4+0xaa>
 8000680:	4694      	mov	ip, r2
 8000682:	458c      	cmp	ip, r1
 8000684:	4686      	mov	lr, r0
 8000686:	fab2 f282 	clz	r2, r2
 800068a:	d962      	bls.n	8000752 <__udivmoddi4+0xde>
 800068c:	b14a      	cbz	r2, 80006a2 <__udivmoddi4+0x2e>
 800068e:	f1c2 0320 	rsb	r3, r2, #32
 8000692:	4091      	lsls	r1, r2
 8000694:	fa20 f303 	lsr.w	r3, r0, r3
 8000698:	fa0c fc02 	lsl.w	ip, ip, r2
 800069c:	4319      	orrs	r1, r3
 800069e:	fa00 fe02 	lsl.w	lr, r0, r2
 80006a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80006a6:	fa1f f68c 	uxth.w	r6, ip
 80006aa:	fbb1 f4f7 	udiv	r4, r1, r7
 80006ae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80006b2:	fb07 1114 	mls	r1, r7, r4, r1
 80006b6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80006ba:	fb04 f106 	mul.w	r1, r4, r6
 80006be:	4299      	cmp	r1, r3
 80006c0:	d90a      	bls.n	80006d8 <__udivmoddi4+0x64>
 80006c2:	eb1c 0303 	adds.w	r3, ip, r3
 80006c6:	f104 30ff 	add.w	r0, r4, #4294967295
 80006ca:	f080 8112 	bcs.w	80008f2 <__udivmoddi4+0x27e>
 80006ce:	4299      	cmp	r1, r3
 80006d0:	f240 810f 	bls.w	80008f2 <__udivmoddi4+0x27e>
 80006d4:	3c02      	subs	r4, #2
 80006d6:	4463      	add	r3, ip
 80006d8:	1a59      	subs	r1, r3, r1
 80006da:	fa1f f38e 	uxth.w	r3, lr
 80006de:	fbb1 f0f7 	udiv	r0, r1, r7
 80006e2:	fb07 1110 	mls	r1, r7, r0, r1
 80006e6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80006ea:	fb00 f606 	mul.w	r6, r0, r6
 80006ee:	429e      	cmp	r6, r3
 80006f0:	d90a      	bls.n	8000708 <__udivmoddi4+0x94>
 80006f2:	eb1c 0303 	adds.w	r3, ip, r3
 80006f6:	f100 31ff 	add.w	r1, r0, #4294967295
 80006fa:	f080 80fc 	bcs.w	80008f6 <__udivmoddi4+0x282>
 80006fe:	429e      	cmp	r6, r3
 8000700:	f240 80f9 	bls.w	80008f6 <__udivmoddi4+0x282>
 8000704:	4463      	add	r3, ip
 8000706:	3802      	subs	r0, #2
 8000708:	1b9b      	subs	r3, r3, r6
 800070a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800070e:	2100      	movs	r1, #0
 8000710:	b11d      	cbz	r5, 800071a <__udivmoddi4+0xa6>
 8000712:	40d3      	lsrs	r3, r2
 8000714:	2200      	movs	r2, #0
 8000716:	e9c5 3200 	strd	r3, r2, [r5]
 800071a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800071e:	428b      	cmp	r3, r1
 8000720:	d905      	bls.n	800072e <__udivmoddi4+0xba>
 8000722:	b10d      	cbz	r5, 8000728 <__udivmoddi4+0xb4>
 8000724:	e9c5 0100 	strd	r0, r1, [r5]
 8000728:	2100      	movs	r1, #0
 800072a:	4608      	mov	r0, r1
 800072c:	e7f5      	b.n	800071a <__udivmoddi4+0xa6>
 800072e:	fab3 f183 	clz	r1, r3
 8000732:	2900      	cmp	r1, #0
 8000734:	d146      	bne.n	80007c4 <__udivmoddi4+0x150>
 8000736:	42a3      	cmp	r3, r4
 8000738:	d302      	bcc.n	8000740 <__udivmoddi4+0xcc>
 800073a:	4290      	cmp	r0, r2
 800073c:	f0c0 80f0 	bcc.w	8000920 <__udivmoddi4+0x2ac>
 8000740:	1a86      	subs	r6, r0, r2
 8000742:	eb64 0303 	sbc.w	r3, r4, r3
 8000746:	2001      	movs	r0, #1
 8000748:	2d00      	cmp	r5, #0
 800074a:	d0e6      	beq.n	800071a <__udivmoddi4+0xa6>
 800074c:	e9c5 6300 	strd	r6, r3, [r5]
 8000750:	e7e3      	b.n	800071a <__udivmoddi4+0xa6>
 8000752:	2a00      	cmp	r2, #0
 8000754:	f040 8090 	bne.w	8000878 <__udivmoddi4+0x204>
 8000758:	eba1 040c 	sub.w	r4, r1, ip
 800075c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000760:	fa1f f78c 	uxth.w	r7, ip
 8000764:	2101      	movs	r1, #1
 8000766:	fbb4 f6f8 	udiv	r6, r4, r8
 800076a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800076e:	fb08 4416 	mls	r4, r8, r6, r4
 8000772:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000776:	fb07 f006 	mul.w	r0, r7, r6
 800077a:	4298      	cmp	r0, r3
 800077c:	d908      	bls.n	8000790 <__udivmoddi4+0x11c>
 800077e:	eb1c 0303 	adds.w	r3, ip, r3
 8000782:	f106 34ff 	add.w	r4, r6, #4294967295
 8000786:	d202      	bcs.n	800078e <__udivmoddi4+0x11a>
 8000788:	4298      	cmp	r0, r3
 800078a:	f200 80cd 	bhi.w	8000928 <__udivmoddi4+0x2b4>
 800078e:	4626      	mov	r6, r4
 8000790:	1a1c      	subs	r4, r3, r0
 8000792:	fa1f f38e 	uxth.w	r3, lr
 8000796:	fbb4 f0f8 	udiv	r0, r4, r8
 800079a:	fb08 4410 	mls	r4, r8, r0, r4
 800079e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80007a2:	fb00 f707 	mul.w	r7, r0, r7
 80007a6:	429f      	cmp	r7, r3
 80007a8:	d908      	bls.n	80007bc <__udivmoddi4+0x148>
 80007aa:	eb1c 0303 	adds.w	r3, ip, r3
 80007ae:	f100 34ff 	add.w	r4, r0, #4294967295
 80007b2:	d202      	bcs.n	80007ba <__udivmoddi4+0x146>
 80007b4:	429f      	cmp	r7, r3
 80007b6:	f200 80b0 	bhi.w	800091a <__udivmoddi4+0x2a6>
 80007ba:	4620      	mov	r0, r4
 80007bc:	1bdb      	subs	r3, r3, r7
 80007be:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80007c2:	e7a5      	b.n	8000710 <__udivmoddi4+0x9c>
 80007c4:	f1c1 0620 	rsb	r6, r1, #32
 80007c8:	408b      	lsls	r3, r1
 80007ca:	fa22 f706 	lsr.w	r7, r2, r6
 80007ce:	431f      	orrs	r7, r3
 80007d0:	fa20 fc06 	lsr.w	ip, r0, r6
 80007d4:	fa04 f301 	lsl.w	r3, r4, r1
 80007d8:	ea43 030c 	orr.w	r3, r3, ip
 80007dc:	40f4      	lsrs	r4, r6
 80007de:	fa00 f801 	lsl.w	r8, r0, r1
 80007e2:	0c38      	lsrs	r0, r7, #16
 80007e4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80007e8:	fbb4 fef0 	udiv	lr, r4, r0
 80007ec:	fa1f fc87 	uxth.w	ip, r7
 80007f0:	fb00 441e 	mls	r4, r0, lr, r4
 80007f4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80007f8:	fb0e f90c 	mul.w	r9, lr, ip
 80007fc:	45a1      	cmp	r9, r4
 80007fe:	fa02 f201 	lsl.w	r2, r2, r1
 8000802:	d90a      	bls.n	800081a <__udivmoddi4+0x1a6>
 8000804:	193c      	adds	r4, r7, r4
 8000806:	f10e 3aff 	add.w	sl, lr, #4294967295
 800080a:	f080 8084 	bcs.w	8000916 <__udivmoddi4+0x2a2>
 800080e:	45a1      	cmp	r9, r4
 8000810:	f240 8081 	bls.w	8000916 <__udivmoddi4+0x2a2>
 8000814:	f1ae 0e02 	sub.w	lr, lr, #2
 8000818:	443c      	add	r4, r7
 800081a:	eba4 0409 	sub.w	r4, r4, r9
 800081e:	fa1f f983 	uxth.w	r9, r3
 8000822:	fbb4 f3f0 	udiv	r3, r4, r0
 8000826:	fb00 4413 	mls	r4, r0, r3, r4
 800082a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800082e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000832:	45a4      	cmp	ip, r4
 8000834:	d907      	bls.n	8000846 <__udivmoddi4+0x1d2>
 8000836:	193c      	adds	r4, r7, r4
 8000838:	f103 30ff 	add.w	r0, r3, #4294967295
 800083c:	d267      	bcs.n	800090e <__udivmoddi4+0x29a>
 800083e:	45a4      	cmp	ip, r4
 8000840:	d965      	bls.n	800090e <__udivmoddi4+0x29a>
 8000842:	3b02      	subs	r3, #2
 8000844:	443c      	add	r4, r7
 8000846:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800084a:	fba0 9302 	umull	r9, r3, r0, r2
 800084e:	eba4 040c 	sub.w	r4, r4, ip
 8000852:	429c      	cmp	r4, r3
 8000854:	46ce      	mov	lr, r9
 8000856:	469c      	mov	ip, r3
 8000858:	d351      	bcc.n	80008fe <__udivmoddi4+0x28a>
 800085a:	d04e      	beq.n	80008fa <__udivmoddi4+0x286>
 800085c:	b155      	cbz	r5, 8000874 <__udivmoddi4+0x200>
 800085e:	ebb8 030e 	subs.w	r3, r8, lr
 8000862:	eb64 040c 	sbc.w	r4, r4, ip
 8000866:	fa04 f606 	lsl.w	r6, r4, r6
 800086a:	40cb      	lsrs	r3, r1
 800086c:	431e      	orrs	r6, r3
 800086e:	40cc      	lsrs	r4, r1
 8000870:	e9c5 6400 	strd	r6, r4, [r5]
 8000874:	2100      	movs	r1, #0
 8000876:	e750      	b.n	800071a <__udivmoddi4+0xa6>
 8000878:	f1c2 0320 	rsb	r3, r2, #32
 800087c:	fa20 f103 	lsr.w	r1, r0, r3
 8000880:	fa0c fc02 	lsl.w	ip, ip, r2
 8000884:	fa24 f303 	lsr.w	r3, r4, r3
 8000888:	4094      	lsls	r4, r2
 800088a:	430c      	orrs	r4, r1
 800088c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000890:	fa00 fe02 	lsl.w	lr, r0, r2
 8000894:	fa1f f78c 	uxth.w	r7, ip
 8000898:	fbb3 f0f8 	udiv	r0, r3, r8
 800089c:	fb08 3110 	mls	r1, r8, r0, r3
 80008a0:	0c23      	lsrs	r3, r4, #16
 80008a2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80008a6:	fb00 f107 	mul.w	r1, r0, r7
 80008aa:	4299      	cmp	r1, r3
 80008ac:	d908      	bls.n	80008c0 <__udivmoddi4+0x24c>
 80008ae:	eb1c 0303 	adds.w	r3, ip, r3
 80008b2:	f100 36ff 	add.w	r6, r0, #4294967295
 80008b6:	d22c      	bcs.n	8000912 <__udivmoddi4+0x29e>
 80008b8:	4299      	cmp	r1, r3
 80008ba:	d92a      	bls.n	8000912 <__udivmoddi4+0x29e>
 80008bc:	3802      	subs	r0, #2
 80008be:	4463      	add	r3, ip
 80008c0:	1a5b      	subs	r3, r3, r1
 80008c2:	b2a4      	uxth	r4, r4
 80008c4:	fbb3 f1f8 	udiv	r1, r3, r8
 80008c8:	fb08 3311 	mls	r3, r8, r1, r3
 80008cc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80008d0:	fb01 f307 	mul.w	r3, r1, r7
 80008d4:	42a3      	cmp	r3, r4
 80008d6:	d908      	bls.n	80008ea <__udivmoddi4+0x276>
 80008d8:	eb1c 0404 	adds.w	r4, ip, r4
 80008dc:	f101 36ff 	add.w	r6, r1, #4294967295
 80008e0:	d213      	bcs.n	800090a <__udivmoddi4+0x296>
 80008e2:	42a3      	cmp	r3, r4
 80008e4:	d911      	bls.n	800090a <__udivmoddi4+0x296>
 80008e6:	3902      	subs	r1, #2
 80008e8:	4464      	add	r4, ip
 80008ea:	1ae4      	subs	r4, r4, r3
 80008ec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80008f0:	e739      	b.n	8000766 <__udivmoddi4+0xf2>
 80008f2:	4604      	mov	r4, r0
 80008f4:	e6f0      	b.n	80006d8 <__udivmoddi4+0x64>
 80008f6:	4608      	mov	r0, r1
 80008f8:	e706      	b.n	8000708 <__udivmoddi4+0x94>
 80008fa:	45c8      	cmp	r8, r9
 80008fc:	d2ae      	bcs.n	800085c <__udivmoddi4+0x1e8>
 80008fe:	ebb9 0e02 	subs.w	lr, r9, r2
 8000902:	eb63 0c07 	sbc.w	ip, r3, r7
 8000906:	3801      	subs	r0, #1
 8000908:	e7a8      	b.n	800085c <__udivmoddi4+0x1e8>
 800090a:	4631      	mov	r1, r6
 800090c:	e7ed      	b.n	80008ea <__udivmoddi4+0x276>
 800090e:	4603      	mov	r3, r0
 8000910:	e799      	b.n	8000846 <__udivmoddi4+0x1d2>
 8000912:	4630      	mov	r0, r6
 8000914:	e7d4      	b.n	80008c0 <__udivmoddi4+0x24c>
 8000916:	46d6      	mov	lr, sl
 8000918:	e77f      	b.n	800081a <__udivmoddi4+0x1a6>
 800091a:	4463      	add	r3, ip
 800091c:	3802      	subs	r0, #2
 800091e:	e74d      	b.n	80007bc <__udivmoddi4+0x148>
 8000920:	4606      	mov	r6, r0
 8000922:	4623      	mov	r3, r4
 8000924:	4608      	mov	r0, r1
 8000926:	e70f      	b.n	8000748 <__udivmoddi4+0xd4>
 8000928:	3e02      	subs	r6, #2
 800092a:	4463      	add	r3, ip
 800092c:	e730      	b.n	8000790 <__udivmoddi4+0x11c>
 800092e:	bf00      	nop

08000930 <__aeabi_idiv0>:
 8000930:	4770      	bx	lr
 8000932:	bf00      	nop

08000934 <LL_AHB1_GRP1_EnableClock>:
  *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
  *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000934:	b480      	push	{r7}
 8000936:	b085      	sub	sp, #20
 8000938:	af00      	add	r7, sp, #0
 800093a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 800093c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000940:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8000942:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	4313      	orrs	r3, r2
 800094a:	648b      	str	r3, [r1, #72]	@ 0x48
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800094c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000950:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	4013      	ands	r3, r2
 8000956:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000958:	68fb      	ldr	r3, [r7, #12]
}
 800095a:	bf00      	nop
 800095c:	3714      	adds	r7, #20
 800095e:	46bd      	mov	sp, r7
 8000960:	bc80      	pop	{r7}
 8000962:	4770      	bx	lr

08000964 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000968:	2004      	movs	r0, #4
 800096a:	f7ff ffe3 	bl	8000934 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 800096e:	2001      	movs	r0, #1
 8000970:	f7ff ffe0 	bl	8000934 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 2, 0);
 8000974:	2200      	movs	r2, #0
 8000976:	2102      	movs	r1, #2
 8000978:	200f      	movs	r0, #15
 800097a:	f001 fb52 	bl	8002022 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 800097e:	200f      	movs	r0, #15
 8000980:	f001 fb69 	bl	8002056 <HAL_NVIC_EnableIRQ>

}
 8000984:	bf00      	nop
 8000986:	bd80      	pop	{r7, pc}

08000988 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000988:	b480      	push	{r7}
 800098a:	b085      	sub	sp, #20
 800098c:	af00      	add	r7, sp, #0
 800098e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000990:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000994:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000996:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	4313      	orrs	r3, r2
 800099e:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80009a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80009a4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	4013      	ands	r3, r2
 80009aa:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80009ac:	68fb      	ldr	r3, [r7, #12]
}
 80009ae:	bf00      	nop
 80009b0:	3714      	adds	r7, #20
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bc80      	pop	{r7}
 80009b6:	4770      	bx	lr

080009b8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b086      	sub	sp, #24
 80009bc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009be:	1d3b      	adds	r3, r7, #4
 80009c0:	2200      	movs	r2, #0
 80009c2:	601a      	str	r2, [r3, #0]
 80009c4:	605a      	str	r2, [r3, #4]
 80009c6:	609a      	str	r2, [r3, #8]
 80009c8:	60da      	str	r2, [r3, #12]
 80009ca:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009cc:	2001      	movs	r0, #1
 80009ce:	f7ff ffdb 	bl	8000988 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009d2:	2002      	movs	r0, #2
 80009d4:	f7ff ffd8 	bl	8000988 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009d8:	2004      	movs	r0, #4
 80009da:	f7ff ffd5 	bl	8000988 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED1_Pin|LED2_Pin|GPIO_PIN_14|PROB2_Pin
 80009de:	2200      	movs	r2, #0
 80009e0:	f44f 417a 	mov.w	r1, #64000	@ 0xfa00
 80009e4:	4830      	ldr	r0, [pc, #192]	@ (8000aa8 <MX_GPIO_Init+0xf0>)
 80009e6:	f002 f999 	bl	8002d1c <HAL_GPIO_WritePin>
                          |PROB1_Pin|LED3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin;
 80009ea:	f44f 430a 	mov.w	r3, #35328	@ 0x8a00
 80009ee:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009f0:	2301      	movs	r3, #1
 80009f2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f4:	2300      	movs	r3, #0
 80009f6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80009f8:	2302      	movs	r3, #2
 80009fa:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009fc:	1d3b      	adds	r3, r7, #4
 80009fe:	4619      	mov	r1, r3
 8000a00:	4829      	ldr	r0, [pc, #164]	@ (8000aa8 <MX_GPIO_Init+0xf0>)
 8000a02:	f001 ff5d 	bl	80028c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8000a06:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000a0a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a0c:	2301      	movs	r3, #1
 8000a0e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a10:	2300      	movs	r3, #0
 8000a12:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a14:	2300      	movs	r3, #0
 8000a16:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a18:	1d3b      	adds	r3, r7, #4
 8000a1a:	4619      	mov	r1, r3
 8000a1c:	4822      	ldr	r0, [pc, #136]	@ (8000aa8 <MX_GPIO_Init+0xf0>)
 8000a1e:	f001 ff4f 	bl	80028c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = BUT1_Pin|BUT2_Pin;
 8000a22:	2303      	movs	r3, #3
 8000a24:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a26:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000a2a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a2c:	2301      	movs	r3, #1
 8000a2e:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a30:	1d3b      	adds	r3, r7, #4
 8000a32:	4619      	mov	r1, r3
 8000a34:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a38:	f001 ff42 	bl	80028c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = PROB2_Pin|PROB1_Pin;
 8000a3c:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000a40:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a42:	2301      	movs	r3, #1
 8000a44:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a46:	2300      	movs	r3, #0
 8000a48:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a4a:	2303      	movs	r3, #3
 8000a4c:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a4e:	1d3b      	adds	r3, r7, #4
 8000a50:	4619      	mov	r1, r3
 8000a52:	4815      	ldr	r0, [pc, #84]	@ (8000aa8 <MX_GPIO_Init+0xf0>)
 8000a54:	f001 ff34 	bl	80028c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUT3_Pin;
 8000a58:	2340      	movs	r3, #64	@ 0x40
 8000a5a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a5c:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000a60:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a62:	2301      	movs	r3, #1
 8000a64:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(BUT3_GPIO_Port, &GPIO_InitStruct);
 8000a66:	1d3b      	adds	r3, r7, #4
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4810      	ldr	r0, [pc, #64]	@ (8000aac <MX_GPIO_Init+0xf4>)
 8000a6c:	f001 ff28 	bl	80028c0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8000a70:	2200      	movs	r2, #0
 8000a72:	2100      	movs	r1, #0
 8000a74:	2006      	movs	r0, #6
 8000a76:	f001 fad4 	bl	8002022 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000a7a:	2006      	movs	r0, #6
 8000a7c:	f001 faeb 	bl	8002056 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8000a80:	2200      	movs	r2, #0
 8000a82:	2100      	movs	r1, #0
 8000a84:	2007      	movs	r0, #7
 8000a86:	f001 facc 	bl	8002022 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000a8a:	2007      	movs	r0, #7
 8000a8c:	f001 fae3 	bl	8002056 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000a90:	2200      	movs	r2, #0
 8000a92:	2100      	movs	r1, #0
 8000a94:	2016      	movs	r0, #22
 8000a96:	f001 fac4 	bl	8002022 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000a9a:	2016      	movs	r0, #22
 8000a9c:	f001 fadb 	bl	8002056 <HAL_NVIC_EnableIRQ>

}
 8000aa0:	bf00      	nop
 8000aa2:	3718      	adds	r7, #24
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	bd80      	pop	{r7, pc}
 8000aa8:	48000400 	.word	0x48000400
 8000aac:	48000800 	.word	0x48000800

08000ab0 <LL_AHB2_GRP1_EnableClock>:
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	b085      	sub	sp, #20
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000ab8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000abc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000abe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	4313      	orrs	r3, r2
 8000ac6:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000ac8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000acc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	4013      	ands	r3, r2
 8000ad2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000ad4:	68fb      	ldr	r3, [r7, #12]
}
 8000ad6:	bf00      	nop
 8000ad8:	3714      	adds	r7, #20
 8000ada:	46bd      	mov	sp, r7
 8000adc:	bc80      	pop	{r7}
 8000ade:	4770      	bx	lr

08000ae0 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_DAC
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	b085      	sub	sp, #20
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8000ae8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000aec:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000aee:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	4313      	orrs	r3, r2
 8000af6:	658b      	str	r3, [r1, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8000af8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000afc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	4013      	ands	r3, r2
 8000b02:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000b04:	68fb      	ldr	r3, [r7, #12]
}
 8000b06:	bf00      	nop
 8000b08:	3714      	adds	r7, #20
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bc80      	pop	{r7}
 8000b0e:	4770      	bx	lr

08000b10 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000b14:	4b1b      	ldr	r3, [pc, #108]	@ (8000b84 <MX_I2C2_Init+0x74>)
 8000b16:	4a1c      	ldr	r2, [pc, #112]	@ (8000b88 <MX_I2C2_Init+0x78>)
 8000b18:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00000E14;
 8000b1a:	4b1a      	ldr	r3, [pc, #104]	@ (8000b84 <MX_I2C2_Init+0x74>)
 8000b1c:	f640 6214 	movw	r2, #3604	@ 0xe14
 8000b20:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000b22:	4b18      	ldr	r3, [pc, #96]	@ (8000b84 <MX_I2C2_Init+0x74>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b28:	4b16      	ldr	r3, [pc, #88]	@ (8000b84 <MX_I2C2_Init+0x74>)
 8000b2a:	2201      	movs	r2, #1
 8000b2c:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b2e:	4b15      	ldr	r3, [pc, #84]	@ (8000b84 <MX_I2C2_Init+0x74>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000b34:	4b13      	ldr	r3, [pc, #76]	@ (8000b84 <MX_I2C2_Init+0x74>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000b3a:	4b12      	ldr	r3, [pc, #72]	@ (8000b84 <MX_I2C2_Init+0x74>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b40:	4b10      	ldr	r3, [pc, #64]	@ (8000b84 <MX_I2C2_Init+0x74>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b46:	4b0f      	ldr	r3, [pc, #60]	@ (8000b84 <MX_I2C2_Init+0x74>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000b4c:	480d      	ldr	r0, [pc, #52]	@ (8000b84 <MX_I2C2_Init+0x74>)
 8000b4e:	f002 f91f 	bl	8002d90 <HAL_I2C_Init>
 8000b52:	4603      	mov	r3, r0
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d001      	beq.n	8000b5c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000b58:	f000 f8da 	bl	8000d10 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000b5c:	2100      	movs	r1, #0
 8000b5e:	4809      	ldr	r0, [pc, #36]	@ (8000b84 <MX_I2C2_Init+0x74>)
 8000b60:	f002 fe78 	bl	8003854 <HAL_I2CEx_ConfigAnalogFilter>
 8000b64:	4603      	mov	r3, r0
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d001      	beq.n	8000b6e <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 8000b6a:	f000 f8d1 	bl	8000d10 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000b6e:	2100      	movs	r1, #0
 8000b70:	4804      	ldr	r0, [pc, #16]	@ (8000b84 <MX_I2C2_Init+0x74>)
 8000b72:	f002 feb9 	bl	80038e8 <HAL_I2CEx_ConfigDigitalFilter>
 8000b76:	4603      	mov	r3, r0
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d001      	beq.n	8000b80 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 8000b7c:	f000 f8c8 	bl	8000d10 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000b80:	bf00      	nop
 8000b82:	bd80      	pop	{r7, pc}
 8000b84:	20000038 	.word	0x20000038
 8000b88:	40005800 	.word	0x40005800

08000b8c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b096      	sub	sp, #88	@ 0x58
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b94:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000b98:	2200      	movs	r2, #0
 8000b9a:	601a      	str	r2, [r3, #0]
 8000b9c:	605a      	str	r2, [r3, #4]
 8000b9e:	609a      	str	r2, [r3, #8]
 8000ba0:	60da      	str	r2, [r3, #12]
 8000ba2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000ba4:	f107 030c 	add.w	r3, r7, #12
 8000ba8:	2238      	movs	r2, #56	@ 0x38
 8000baa:	2100      	movs	r1, #0
 8000bac:	4618      	mov	r0, r3
 8000bae:	f00c fa8f 	bl	800d0d0 <memset>
  if(i2cHandle->Instance==I2C2)
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	4a17      	ldr	r2, [pc, #92]	@ (8000c14 <HAL_I2C_MspInit+0x88>)
 8000bb8:	4293      	cmp	r3, r2
 8000bba:	d127      	bne.n	8000c0c <HAL_I2C_MspInit+0x80>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8000bbc:	2380      	movs	r3, #128	@ 0x80
 8000bbe:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8000bc0:	f44f 2340 	mov.w	r3, #786432	@ 0xc0000
 8000bc4:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000bc6:	f107 030c 	add.w	r3, r7, #12
 8000bca:	4618      	mov	r0, r3
 8000bcc:	f004 f9a8 	bl	8004f20 <HAL_RCCEx_PeriphCLKConfig>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d001      	beq.n	8000bda <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8000bd6:	f000 f89b 	bl	8000d10 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bda:	2001      	movs	r0, #1
 8000bdc:	f7ff ff68 	bl	8000ab0 <LL_AHB2_GRP1_EnableClock>
    /**I2C2 GPIO Configuration
    PA12     ------> I2C2_SCL
    PA15     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_11;
 8000be0:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000be4:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000be6:	2312      	movs	r3, #18
 8000be8:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000bea:	2301      	movs	r3, #1
 8000bec:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000bf2:	2304      	movs	r3, #4
 8000bf4:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bf6:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000bfa:	4619      	mov	r1, r3
 8000bfc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c00:	f001 fe5e 	bl	80028c0 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000c04:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
 8000c08:	f7ff ff6a 	bl	8000ae0 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8000c0c:	bf00      	nop
 8000c0e:	3758      	adds	r7, #88	@ 0x58
 8000c10:	46bd      	mov	sp, r7
 8000c12:	bd80      	pop	{r7, pc}
 8000c14:	40005800 	.word	0x40005800

08000c18 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	b083      	sub	sp, #12
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8000c20:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000c24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000c28:	f023 0218 	bic.w	r2, r3, #24
 8000c2c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	4313      	orrs	r3, r2
 8000c34:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8000c38:	bf00      	nop
 8000c3a:	370c      	adds	r7, #12
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bc80      	pop	{r7}
 8000c40:	4770      	bx	lr

08000c42 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c42:	b580      	push	{r7, lr}
 8000c44:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c46:	f001 f8c5 	bl	8001dd4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c4a:	f000 f809 	bl	8000c60 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c4e:	f7ff feb3 	bl	80009b8 <MX_GPIO_Init>
  MX_SubGHz_Phy_Init();
 8000c52:	f00a fe0a 	bl	800b86a <MX_SubGHz_Phy_Init>
  MX_I2C2_Init();
 8000c56:	f7ff ff5b 	bl	8000b10 <MX_I2C2_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_SubGHz_Phy_Process();
 8000c5a:	f00a fe0e 	bl	800b87a <MX_SubGHz_Phy_Process>
 8000c5e:	e7fc      	b.n	8000c5a <main+0x18>

08000c60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b09a      	sub	sp, #104	@ 0x68
 8000c64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c66:	f107 0320 	add.w	r3, r7, #32
 8000c6a:	2248      	movs	r2, #72	@ 0x48
 8000c6c:	2100      	movs	r1, #0
 8000c6e:	4618      	mov	r0, r3
 8000c70:	f00c fa2e 	bl	800d0d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c74:	1d3b      	adds	r3, r7, #4
 8000c76:	2200      	movs	r2, #0
 8000c78:	601a      	str	r2, [r3, #0]
 8000c7a:	605a      	str	r2, [r3, #4]
 8000c7c:	609a      	str	r2, [r3, #8]
 8000c7e:	60da      	str	r2, [r3, #12]
 8000c80:	611a      	str	r2, [r3, #16]
 8000c82:	615a      	str	r2, [r3, #20]
 8000c84:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000c86:	f002 fe7b 	bl	8003980 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000c8a:	2000      	movs	r0, #0
 8000c8c:	f7ff ffc4 	bl	8000c18 <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c90:	4b1e      	ldr	r3, [pc, #120]	@ (8000d0c <SystemClock_Config+0xac>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000c98:	4a1c      	ldr	r2, [pc, #112]	@ (8000d0c <SystemClock_Config+0xac>)
 8000c9a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000c9e:	6013      	str	r3, [r2, #0]
 8000ca0:	4b1a      	ldr	r3, [pc, #104]	@ (8000d0c <SystemClock_Config+0xac>)
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000ca8:	603b      	str	r3, [r7, #0]
 8000caa:	683b      	ldr	r3, [r7, #0]

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000cac:	2324      	movs	r3, #36	@ 0x24
 8000cae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000cb0:	2381      	movs	r3, #129	@ 0x81
 8000cb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000cb4:	2301      	movs	r3, #1
 8000cb6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000cb8:	2300      	movs	r3, #0
 8000cba:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8000cbc:	23b0      	movs	r3, #176	@ 0xb0
 8000cbe:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cc4:	f107 0320 	add.w	r3, r7, #32
 8000cc8:	4618      	mov	r0, r3
 8000cca:	f003 f9cd 	bl	8004068 <HAL_RCC_OscConfig>
 8000cce:	4603      	mov	r3, r0
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d001      	beq.n	8000cd8 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000cd4:	f000 f81c 	bl	8000d10 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 8000cd8:	234f      	movs	r3, #79	@ 0x4f
 8000cda:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 8000cec:	2300      	movs	r3, #0
 8000cee:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000cf0:	1d3b      	adds	r3, r7, #4
 8000cf2:	2102      	movs	r1, #2
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	f003 fd53 	bl	80047a0 <HAL_RCC_ClockConfig>
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d001      	beq.n	8000d04 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8000d00:	f000 f806 	bl	8000d10 <Error_Handler>
  }
}
 8000d04:	bf00      	nop
 8000d06:	3768      	adds	r7, #104	@ 0x68
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	bd80      	pop	{r7, pc}
 8000d0c:	58000400 	.word	0x58000400

08000d10 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d10:	b480      	push	{r7}
 8000d12:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d14:	b672      	cpsid	i
}
 8000d16:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d18:	bf00      	nop
 8000d1a:	e7fd      	b.n	8000d18 <Error_Handler+0x8>

08000d1c <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8000d20:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000d24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000d28:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000d2c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000d30:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8000d34:	bf00      	nop
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bc80      	pop	{r7}
 8000d3a:	4770      	bx	lr

08000d3c <LL_APB1_GRP1_EnableClock>:
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	b085      	sub	sp, #20
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8000d44:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000d48:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000d4a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	4313      	orrs	r3, r2
 8000d52:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8000d54:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000d58:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	4013      	ands	r3, r2
 8000d5e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000d60:	68fb      	ldr	r3, [r7, #12]
}
 8000d62:	bf00      	nop
 8000d64:	3714      	adds	r7, #20
 8000d66:	46bd      	mov	sp, r7
 8000d68:	bc80      	pop	{r7}
 8000d6a:	4770      	bx	lr

08000d6c <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b08c      	sub	sp, #48	@ 0x30
 8000d70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_AlarmTypeDef sAlarm = {0};
 8000d72:	1d3b      	adds	r3, r7, #4
 8000d74:	222c      	movs	r2, #44	@ 0x2c
 8000d76:	2100      	movs	r1, #0
 8000d78:	4618      	mov	r0, r3
 8000d7a:	f00c f9a9 	bl	800d0d0 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000d7e:	4b22      	ldr	r3, [pc, #136]	@ (8000e08 <MX_RTC_Init+0x9c>)
 8000d80:	4a22      	ldr	r2, [pc, #136]	@ (8000e0c <MX_RTC_Init+0xa0>)
 8000d82:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_PREDIV_A;
 8000d84:	4b20      	ldr	r3, [pc, #128]	@ (8000e08 <MX_RTC_Init+0x9c>)
 8000d86:	221f      	movs	r2, #31
 8000d88:	609a      	str	r2, [r3, #8]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000d8a:	4b1f      	ldr	r3, [pc, #124]	@ (8000e08 <MX_RTC_Init+0x9c>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000d90:	4b1d      	ldr	r3, [pc, #116]	@ (8000e08 <MX_RTC_Init+0x9c>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000d96:	4b1c      	ldr	r3, [pc, #112]	@ (8000e08 <MX_RTC_Init+0x9c>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000d9c:	4b1a      	ldr	r3, [pc, #104]	@ (8000e08 <MX_RTC_Init+0x9c>)
 8000d9e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000da2:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8000da4:	4b18      	ldr	r3, [pc, #96]	@ (8000e08 <MX_RTC_Init+0x9c>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_ONLY;
 8000daa:	4b17      	ldr	r3, [pc, #92]	@ (8000e08 <MX_RTC_Init+0x9c>)
 8000dac:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000db0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000db2:	4815      	ldr	r0, [pc, #84]	@ (8000e08 <MX_RTC_Init+0x9c>)
 8000db4:	f004 f9ce 	bl	8005154 <HAL_RTC_Init>
 8000db8:	4603      	mov	r3, r0
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d001      	beq.n	8000dc2 <MX_RTC_Init+0x56>
  {
    Error_Handler();
 8000dbe:	f7ff ffa7 	bl	8000d10 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  if (HAL_RTCEx_SetSSRU_IT(&hrtc) != HAL_OK)
 8000dc2:	4811      	ldr	r0, [pc, #68]	@ (8000e08 <MX_RTC_Init+0x9c>)
 8000dc4:	f004 fcbc 	bl	8005740 <HAL_RTCEx_SetSSRU_IT>
 8000dc8:	4603      	mov	r3, r0
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d001      	beq.n	8000dd2 <MX_RTC_Init+0x66>
  {
    Error_Handler();
 8000dce:	f7ff ff9f 	bl	8000d10 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8000dda:	2300      	movs	r3, #0
 8000ddc:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8000dde:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000de2:	61fb      	str	r3, [r7, #28]
  sAlarm.Alarm = RTC_ALARM_A;
 8000de4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000de8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, 0) != HAL_OK)
 8000dea:	1d3b      	adds	r3, r7, #4
 8000dec:	2200      	movs	r2, #0
 8000dee:	4619      	mov	r1, r3
 8000df0:	4805      	ldr	r0, [pc, #20]	@ (8000e08 <MX_RTC_Init+0x9c>)
 8000df2:	f004 fa29 	bl	8005248 <HAL_RTC_SetAlarm_IT>
 8000df6:	4603      	mov	r3, r0
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d001      	beq.n	8000e00 <MX_RTC_Init+0x94>
  {
    Error_Handler();
 8000dfc:	f7ff ff88 	bl	8000d10 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000e00:	bf00      	nop
 8000e02:	3730      	adds	r7, #48	@ 0x30
 8000e04:	46bd      	mov	sp, r7
 8000e06:	bd80      	pop	{r7, pc}
 8000e08:	20000084 	.word	0x20000084
 8000e0c:	40002800 	.word	0x40002800

08000e10 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b090      	sub	sp, #64	@ 0x40
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e18:	f107 0308 	add.w	r3, r7, #8
 8000e1c:	2238      	movs	r2, #56	@ 0x38
 8000e1e:	2100      	movs	r1, #0
 8000e20:	4618      	mov	r0, r3
 8000e22:	f00c f955 	bl	800d0d0 <memset>
  if(rtcHandle->Instance==RTC)
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	4a16      	ldr	r2, [pc, #88]	@ (8000e84 <HAL_RTC_MspInit+0x74>)
 8000e2c:	4293      	cmp	r3, r2
 8000e2e:	d125      	bne.n	8000e7c <HAL_RTC_MspInit+0x6c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000e30:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000e34:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000e36:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000e3a:	63fb      	str	r3, [r7, #60]	@ 0x3c

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e3c:	f107 0308 	add.w	r3, r7, #8
 8000e40:	4618      	mov	r0, r3
 8000e42:	f004 f86d 	bl	8004f20 <HAL_RCCEx_PeriphCLKConfig>
 8000e46:	4603      	mov	r3, r0
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d001      	beq.n	8000e50 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8000e4c:	f7ff ff60 	bl	8000d10 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000e50:	f7ff ff64 	bl	8000d1c <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8000e54:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8000e58:	f7ff ff70 	bl	8000d3c <LL_APB1_GRP1_EnableClock>

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(TAMP_STAMP_LSECSS_SSRU_IRQn, 0, 0);
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	2100      	movs	r1, #0
 8000e60:	2002      	movs	r0, #2
 8000e62:	f001 f8de 	bl	8002022 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TAMP_STAMP_LSECSS_SSRU_IRQn);
 8000e66:	2002      	movs	r0, #2
 8000e68:	f001 f8f5 	bl	8002056 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	2100      	movs	r1, #0
 8000e70:	202a      	movs	r0, #42	@ 0x2a
 8000e72:	f001 f8d6 	bl	8002022 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8000e76:	202a      	movs	r0, #42	@ 0x2a
 8000e78:	f001 f8ed 	bl	8002056 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8000e7c:	bf00      	nop
 8000e7e:	3740      	adds	r7, #64	@ 0x40
 8000e80:	46bd      	mov	sp, r7
 8000e82:	bd80      	pop	{r7, pc}
 8000e84:	40002800 	.word	0x40002800

08000e88 <LL_PWR_ClearFlag_C1STOP_C1STB>:
  * @brief  Clear standby and stop flags for CPU1
  * @rmtoll EXTSCR       C1CSSF        LL_PWR_ClearFlag_C1STOP_C1STB
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_C1STOP_C1STB(void)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->EXTSCR, PWR_EXTSCR_C1CSSF);
 8000e8c:	4b03      	ldr	r3, [pc, #12]	@ (8000e9c <LL_PWR_ClearFlag_C1STOP_C1STB+0x14>)
 8000e8e:	2201      	movs	r2, #1
 8000e90:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8000e94:	bf00      	nop
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bc80      	pop	{r7}
 8000e9a:	4770      	bx	lr
 8000e9c:	58000400 	.word	0x58000400

08000ea0 <PWR_EnterOffMode>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void PWR_EnterOffMode(void)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterOffMode_1 */

  /* USER CODE END EnterOffMode_1 */
}
 8000ea4:	bf00      	nop
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	bc80      	pop	{r7}
 8000eaa:	4770      	bx	lr

08000eac <PWR_ExitOffMode>:

void PWR_ExitOffMode(void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitOffMode_1 */

  /* USER CODE END ExitOffMode_1 */
}
 8000eb0:	bf00      	nop
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bc80      	pop	{r7}
 8000eb6:	4770      	bx	lr

08000eb8 <PWR_EnterStopMode>:

void PWR_EnterStopMode(void)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterStopMode_1 */

  /* USER CODE END EnterStopMode_1 */
  HAL_SuspendTick();
 8000ebc:	f000 ffaa 	bl	8001e14 <HAL_SuspendTick>
  /* Clear Status Flag before entering STOP/STANDBY Mode */
  LL_PWR_ClearFlag_C1STOP_C1STB();
 8000ec0:	f7ff ffe2 	bl	8000e88 <LL_PWR_ClearFlag_C1STOP_C1STB>

  /* USER CODE BEGIN EnterStopMode_2 */

  /* USER CODE END EnterStopMode_2 */
  HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
 8000ec4:	2001      	movs	r0, #1
 8000ec6:	f002 fded 	bl	8003aa4 <HAL_PWREx_EnterSTOP2Mode>
  /* USER CODE BEGIN EnterStopMode_3 */

  /* USER CODE END EnterStopMode_3 */
}
 8000eca:	bf00      	nop
 8000ecc:	bd80      	pop	{r7, pc}

08000ece <PWR_ExitStopMode>:

void PWR_ExitStopMode(void)
{
 8000ece:	b580      	push	{r7, lr}
 8000ed0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitStopMode_1 */

  /* USER CODE END ExitStopMode_1 */
  /* Resume sysTick : work around for debugger problem in dual core */
  HAL_ResumeTick();
 8000ed2:	f000 ffad 	bl	8001e30 <HAL_ResumeTick>
    ADC interface
    DAC interface USARTx, TIMx, i2Cx, SPIx
    SRAM ctrls, DMAx, DMAMux, AES, RNG, HSEM  */

  /* Resume not retained USARTx and DMA */
  vcom_Resume();
 8000ed6:	f000 fdf9 	bl	8001acc <vcom_Resume>
  /* USER CODE BEGIN ExitStopMode_2 */

  /* USER CODE END ExitStopMode_2 */
}
 8000eda:	bf00      	nop
 8000edc:	bd80      	pop	{r7, pc}

08000ede <PWR_EnterSleepMode>:

void PWR_EnterSleepMode(void)
{
 8000ede:	b580      	push	{r7, lr}
 8000ee0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterSleepMode_1 */

  /* USER CODE END EnterSleepMode_1 */
  /* Suspend sysTick */
  HAL_SuspendTick();
 8000ee2:	f000 ff97 	bl	8001e14 <HAL_SuspendTick>
  /* USER CODE BEGIN EnterSleepMode_2 */

  /* USER CODE END EnterSleepMode_2 */
  HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8000ee6:	2101      	movs	r1, #1
 8000ee8:	2000      	movs	r0, #0
 8000eea:	f002 fd57 	bl	800399c <HAL_PWR_EnterSLEEPMode>
  /* USER CODE BEGIN EnterSleepMode_3 */

  /* USER CODE END EnterSleepMode_3 */
}
 8000eee:	bf00      	nop
 8000ef0:	bd80      	pop	{r7, pc}

08000ef2 <PWR_ExitSleepMode>:

void PWR_ExitSleepMode(void)
{
 8000ef2:	b580      	push	{r7, lr}
 8000ef4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitSleepMode_1 */

  /* USER CODE END ExitSleepMode_1 */
  /* Resume sysTick */
  HAL_ResumeTick();
 8000ef6:	f000 ff9b 	bl	8001e30 <HAL_ResumeTick>

  /* USER CODE BEGIN ExitSleepMode_2 */

  /* USER CODE END ExitSleepMode_2 */
}
 8000efa:	bf00      	nop
 8000efc:	bd80      	pop	{r7, pc}

08000efe <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000efe:	b480      	push	{r7}
 8000f00:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f02:	bf00      	nop
 8000f04:	46bd      	mov	sp, r7
 8000f06:	bc80      	pop	{r7}
 8000f08:	4770      	bx	lr

08000f0a <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f0a:	b480      	push	{r7}
 8000f0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f0e:	bf00      	nop
 8000f10:	e7fd      	b.n	8000f0e <NMI_Handler+0x4>

08000f12 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f12:	b480      	push	{r7}
 8000f14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f16:	bf00      	nop
 8000f18:	e7fd      	b.n	8000f16 <HardFault_Handler+0x4>

08000f1a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f1a:	b480      	push	{r7}
 8000f1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f1e:	bf00      	nop
 8000f20:	e7fd      	b.n	8000f1e <MemManage_Handler+0x4>

08000f22 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f22:	b480      	push	{r7}
 8000f24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f26:	bf00      	nop
 8000f28:	e7fd      	b.n	8000f26 <BusFault_Handler+0x4>

08000f2a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f2a:	b480      	push	{r7}
 8000f2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f2e:	bf00      	nop
 8000f30:	e7fd      	b.n	8000f2e <UsageFault_Handler+0x4>

08000f32 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f32:	b480      	push	{r7}
 8000f34:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f36:	bf00      	nop
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bc80      	pop	{r7}
 8000f3c:	4770      	bx	lr

08000f3e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f3e:	b480      	push	{r7}
 8000f40:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f42:	bf00      	nop
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bc80      	pop	{r7}
 8000f48:	4770      	bx	lr

08000f4a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f4a:	b480      	push	{r7}
 8000f4c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f4e:	bf00      	nop
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bc80      	pop	{r7}
 8000f54:	4770      	bx	lr

08000f56 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f56:	b480      	push	{r7}
 8000f58:	af00      	add	r7, sp, #0

  /* USER CODE END SysTick_IRQn 0 */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f5a:	bf00      	nop
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bc80      	pop	{r7}
 8000f60:	4770      	bx	lr
	...

08000f64 <TAMP_STAMP_LSECSS_SSRU_IRQHandler>:

/**
  * @brief This function handles RTC Tamper, RTC TimeStamp, LSECSS and RTC SSRU Interrupts.
  */
void TAMP_STAMP_LSECSS_SSRU_IRQHandler(void)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 0 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 0 */
  HAL_RTCEx_SSRUIRQHandler(&hrtc);
 8000f68:	4802      	ldr	r0, [pc, #8]	@ (8000f74 <TAMP_STAMP_LSECSS_SSRU_IRQHandler+0x10>)
 8000f6a:	f004 fc25 	bl	80057b8 <HAL_RTCEx_SSRUIRQHandler>
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 1 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 1 */
}
 8000f6e:	bf00      	nop
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	bf00      	nop
 8000f74:	20000084 	.word	0x20000084

08000f78 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI Line 0 Interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUT1_Pin);
 8000f7c:	2001      	movs	r0, #1
 8000f7e:	f001 fee5 	bl	8002d4c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8000f82:	bf00      	nop
 8000f84:	bd80      	pop	{r7, pc}

08000f86 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI Line 1 Interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8000f86:	b580      	push	{r7, lr}
 8000f88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUT2_Pin);
 8000f8a:	2002      	movs	r0, #2
 8000f8c:	f001 fede 	bl	8002d4c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8000f90:	bf00      	nop
 8000f92:	bd80      	pop	{r7, pc}

08000f94 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 5 Interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8000f98:	4802      	ldr	r0, [pc, #8]	@ (8000fa4 <DMA1_Channel5_IRQHandler+0x10>)
 8000f9a:	f001 faf3 	bl	8002584 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8000f9e:	bf00      	nop
 8000fa0:	bd80      	pop	{r7, pc}
 8000fa2:	bf00      	nop
 8000fa4:	20000160 	.word	0x20000160

08000fa8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI Lines [9:5] Interrupt.
  */
void EXTI9_5_IRQHandler(void)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUT3_Pin);
 8000fac:	2040      	movs	r0, #64	@ 0x40
 8000fae:	f001 fecd 	bl	8002d4c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8000fb2:	bf00      	nop
 8000fb4:	bd80      	pop	{r7, pc}
	...

08000fb8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 Interrupt.
  */
void USART2_IRQHandler(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000fbc:	4802      	ldr	r0, [pc, #8]	@ (8000fc8 <USART2_IRQHandler+0x10>)
 8000fbe:	f005 fa53 	bl	8006468 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000fc2:	bf00      	nop
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	200000d0 	.word	0x200000d0

08000fcc <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC Alarms (A and B) Interrupt.
  */
void RTC_Alarm_IRQHandler(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8000fd0:	4802      	ldr	r0, [pc, #8]	@ (8000fdc <RTC_Alarm_IRQHandler+0x10>)
 8000fd2:	f004 faa1 	bl	8005518 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8000fd6:	bf00      	nop
 8000fd8:	bd80      	pop	{r7, pc}
 8000fda:	bf00      	nop
 8000fdc:	20000084 	.word	0x20000084

08000fe0 <SUBGHZ_Radio_IRQHandler>:

/**
  * @brief This function handles SUBGHZ Radio Interrupt.
  */
void SUBGHZ_Radio_IRQHandler(void)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */
  HAL_SUBGHZ_IRQHandler(&hsubghz);
 8000fe4:	4802      	ldr	r0, [pc, #8]	@ (8000ff0 <SUBGHZ_Radio_IRQHandler+0x10>)
 8000fe6:	f004 ff4f 	bl	8005e88 <HAL_SUBGHZ_IRQHandler>
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 1 */

  /* USER CODE END SUBGHZ_Radio_IRQn 1 */
}
 8000fea:	bf00      	nop
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	200000bc 	.word	0x200000bc

08000ff4 <LL_APB3_GRP1_EnableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	b085      	sub	sp, #20
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 8000ffc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001000:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001002:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	4313      	orrs	r3, r2
 800100a:	664b      	str	r3, [r1, #100]	@ 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 800100c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001010:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	4013      	ands	r3, r2
 8001016:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001018:	68fb      	ldr	r3, [r7, #12]
}
 800101a:	bf00      	nop
 800101c:	3714      	adds	r7, #20
 800101e:	46bd      	mov	sp, r7
 8001020:	bc80      	pop	{r7}
 8001022:	4770      	bx	lr

08001024 <MX_SUBGHZ_Init>:

SUBGHZ_HandleTypeDef hsubghz;

/* SUBGHZ init function */
void MX_SUBGHZ_Init(void)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	af00      	add	r7, sp, #0
  /* USER CODE END SUBGHZ_Init 0 */

  /* USER CODE BEGIN SUBGHZ_Init 1 */

  /* USER CODE END SUBGHZ_Init 1 */
  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 8001028:	4b06      	ldr	r3, [pc, #24]	@ (8001044 <MX_SUBGHZ_Init+0x20>)
 800102a:	2208      	movs	r2, #8
 800102c:	601a      	str	r2, [r3, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 800102e:	4805      	ldr	r0, [pc, #20]	@ (8001044 <MX_SUBGHZ_Init+0x20>)
 8001030:	f004 fcae 	bl	8005990 <HAL_SUBGHZ_Init>
 8001034:	4603      	mov	r3, r0
 8001036:	2b00      	cmp	r3, #0
 8001038:	d001      	beq.n	800103e <MX_SUBGHZ_Init+0x1a>
  {
    Error_Handler();
 800103a:	f7ff fe69 	bl	8000d10 <Error_Handler>
  }
  /* USER CODE BEGIN SUBGHZ_Init 2 */

  /* USER CODE END SUBGHZ_Init 2 */

}
 800103e:	bf00      	nop
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	200000bc 	.word	0x200000bc

08001048 <HAL_SUBGHZ_MspInit>:

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b082      	sub	sp, #8
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN SUBGHZ_MspInit 0 */

  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 8001050:	2001      	movs	r0, #1
 8001052:	f7ff ffcf 	bl	8000ff4 <LL_APB3_GRP1_EnableClock>

    /* SUBGHZ interrupt Init */
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 0, 0);
 8001056:	2200      	movs	r2, #0
 8001058:	2100      	movs	r1, #0
 800105a:	2032      	movs	r0, #50	@ 0x32
 800105c:	f000 ffe1 	bl	8002022 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 8001060:	2032      	movs	r0, #50	@ 0x32
 8001062:	f000 fff8 	bl	8002056 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 8001066:	bf00      	nop
 8001068:	3708      	adds	r7, #8
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}

0800106e <LL_RCC_SetClkAfterWakeFromStop>:
{
 800106e:	b480      	push	{r7}
 8001070:	b083      	sub	sp, #12
 8001072:	af00      	add	r7, sp, #0
 8001074:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8001076:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800107a:	689b      	ldr	r3, [r3, #8]
 800107c:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8001080:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	4313      	orrs	r3, r2
 8001088:	608b      	str	r3, [r1, #8]
}
 800108a:	bf00      	nop
 800108c:	370c      	adds	r7, #12
 800108e:	46bd      	mov	sp, r7
 8001090:	bc80      	pop	{r7}
 8001092:	4770      	bx	lr

08001094 <SystemApp_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
void SystemApp_Init(void)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SystemApp_Init_1 */

  /* USER CODE END SystemApp_Init_1 */

  /* Ensure that MSI is wake-up system clock */
  __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(RCC_STOP_WAKEUPCLOCK_MSI);
 8001098:	2000      	movs	r0, #0
 800109a:	f7ff ffe8 	bl	800106e <LL_RCC_SetClkAfterWakeFromStop>

  /*Initialize timer and RTC*/
  UTIL_TIMER_Init();
 800109e:	f00b faf3 	bl	800c688 <UTIL_TIMER_Init>
  SYS_TimerInitialisedFlag = 1;
 80010a2:	4b0c      	ldr	r3, [pc, #48]	@ (80010d4 <SystemApp_Init+0x40>)
 80010a4:	2201      	movs	r2, #1
 80010a6:	701a      	strb	r2, [r3, #0]
  /* Initializes the SW probes pins and the monitor RF pins via Alternate Function */
  DBG_Init();
 80010a8:	f000 f8a6 	bl	80011f8 <DBG_Init>

  /*Initialize the terminal */
  UTIL_ADV_TRACE_Init();
 80010ac:	f00b fd7c 	bl	800cba8 <UTIL_ADV_TRACE_Init>
  UTIL_ADV_TRACE_RegisterTimeStampFunction(TimestampNow);
 80010b0:	4809      	ldr	r0, [pc, #36]	@ (80010d8 <SystemApp_Init+0x44>)
 80010b2:	f00b fe15 	bl	800cce0 <UTIL_ADV_TRACE_RegisterTimeStampFunction>

  /*Set verbose LEVEL*/
  UTIL_ADV_TRACE_SetVerboseLevel(VERBOSE_LEVEL);
 80010b6:	2002      	movs	r0, #2
 80010b8:	f00b fe20 	bl	800ccfc <UTIL_ADV_TRACE_SetVerboseLevel>

  /*Init low power manager*/
  UTIL_LPM_Init();
 80010bc:	f00a fdec 	bl	800bc98 <UTIL_LPM_Init>
  /* Disable Stand-by mode */
  UTIL_LPM_SetOffMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 80010c0:	2101      	movs	r1, #1
 80010c2:	2001      	movs	r0, #1
 80010c4:	f00a fe28 	bl	800bd18 <UTIL_LPM_SetOffMode>

#if defined (LOW_POWER_DISABLE) && (LOW_POWER_DISABLE == 1)
  /* Disable Stop Mode */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 80010c8:	2101      	movs	r1, #1
 80010ca:	2001      	movs	r0, #1
 80010cc:	f00a fdf4 	bl	800bcb8 <UTIL_LPM_SetStopMode>
#endif /* LOW_POWER_DISABLE */

  /* USER CODE BEGIN SystemApp_Init_2 */

  /* USER CODE END SystemApp_Init_2 */
}
 80010d0:	bf00      	nop
 80010d2:	bd80      	pop	{r7, pc}
 80010d4:	200000c8 	.word	0x200000c8
 80010d8:	080010e9 	.word	0x080010e9

080010dc <UTIL_SEQ_Idle>:

/**
  * @brief redefines __weak function in stm32_seq.c such to enter low power
  */
void UTIL_SEQ_Idle(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_SEQ_Idle_1 */

  /* USER CODE END UTIL_SEQ_Idle_1 */
  UTIL_LPM_EnterLowPower();
 80010e0:	f00a fe4a 	bl	800bd78 <UTIL_LPM_EnterLowPower>
  /* USER CODE BEGIN UTIL_SEQ_Idle_2 */

  /* USER CODE END UTIL_SEQ_Idle_2 */
}
 80010e4:	bf00      	nop
 80010e6:	bd80      	pop	{r7, pc}

080010e8 <TimestampNow>:
/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/

static void TimestampNow(uint8_t *buff, uint16_t *size)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b086      	sub	sp, #24
 80010ec:	af02      	add	r7, sp, #8
 80010ee:	6078      	str	r0, [r7, #4]
 80010f0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN TimestampNow_1 */

  /* USER CODE END TimestampNow_1 */
  SysTime_t curtime = SysTimeGet();
 80010f2:	f107 0308 	add.w	r3, r7, #8
 80010f6:	4618      	mov	r0, r3
 80010f8:	f00a fee8 	bl	800becc <SysTimeGet>
  tiny_snprintf_like((char *)buff, MAX_TS_SIZE, "%ds%03d:", curtime.Seconds, curtime.SubSeconds);
 80010fc:	68bb      	ldr	r3, [r7, #8]
 80010fe:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001102:	9200      	str	r2, [sp, #0]
 8001104:	4a07      	ldr	r2, [pc, #28]	@ (8001124 <TimestampNow+0x3c>)
 8001106:	2110      	movs	r1, #16
 8001108:	6878      	ldr	r0, [r7, #4]
 800110a:	f000 f81d 	bl	8001148 <tiny_snprintf_like>
  *size = strlen((char *)buff);
 800110e:	6878      	ldr	r0, [r7, #4]
 8001110:	f7ff f832 	bl	8000178 <strlen>
 8001114:	4603      	mov	r3, r0
 8001116:	b29a      	uxth	r2, r3
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN TimestampNow_2 */

  /* USER CODE END TimestampNow_2 */
}
 800111c:	bf00      	nop
 800111e:	3710      	adds	r7, #16
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}
 8001124:	0800d140 	.word	0x0800d140

08001128 <UTIL_ADV_TRACE_PreSendHook>:

/* Disable StopMode when traces need to be printed */
void UTIL_ADV_TRACE_PreSendHook(void)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_1 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_DISABLE);
 800112c:	2101      	movs	r1, #1
 800112e:	2002      	movs	r0, #2
 8001130:	f00a fdc2 	bl	800bcb8 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_2 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_2 */
}
 8001134:	bf00      	nop
 8001136:	bd80      	pop	{r7, pc}

08001138 <UTIL_ADV_TRACE_PostSendHook>:
/* Re-enable StopMode when traces have been printed */
void UTIL_ADV_TRACE_PostSendHook(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_1 */

  /* USER CODE END UTIL_LPM_SetStopMode_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_ENABLE);
 800113c:	2100      	movs	r1, #0
 800113e:	2002      	movs	r0, #2
 8001140:	f00a fdba 	bl	800bcb8 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_2 */

  /* USER CODE END UTIL_LPM_SetStopMode_2 */
}
 8001144:	bf00      	nop
 8001146:	bd80      	pop	{r7, pc}

08001148 <tiny_snprintf_like>:

static void tiny_snprintf_like(char *buf, uint32_t maxsize, const char *strFormat, ...)
{
 8001148:	b40c      	push	{r2, r3}
 800114a:	b580      	push	{r7, lr}
 800114c:	b084      	sub	sp, #16
 800114e:	af00      	add	r7, sp, #0
 8001150:	6078      	str	r0, [r7, #4]
 8001152:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN tiny_snprintf_like_1 */

  /* USER CODE END tiny_snprintf_like_1 */
  va_list vaArgs;
  va_start(vaArgs, strFormat);
 8001154:	f107 031c 	add.w	r3, r7, #28
 8001158:	60fb      	str	r3, [r7, #12]
  UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 800115a:	6839      	ldr	r1, [r7, #0]
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	69ba      	ldr	r2, [r7, #24]
 8001160:	6878      	ldr	r0, [r7, #4]
 8001162:	f00a ffff 	bl	800c164 <tiny_vsnprintf_like>
  va_end(vaArgs);
  /* USER CODE BEGIN tiny_snprintf_like_2 */

  /* USER CODE END tiny_snprintf_like_2 */
}
 8001166:	bf00      	nop
 8001168:	3710      	adds	r7, #16
 800116a:	46bd      	mov	sp, r7
 800116c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001170:	b002      	add	sp, #8
 8001172:	4770      	bx	lr

08001174 <HAL_InitTick>:

/**
  * @note This function overwrites the __weak one from HAL
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001174:	b480      	push	{r7}
 8001176:	b083      	sub	sp, #12
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
  /*Don't enable SysTick if TIMER_IF is based on other counters (e.g. RTC) */
  /* USER CODE BEGIN HAL_InitTick_1 */

  /* USER CODE END HAL_InitTick_1 */
  return HAL_OK;
 800117c:	2300      	movs	r3, #0
  /* USER CODE BEGIN HAL_InitTick_2 */

  /* USER CODE END HAL_InitTick_2 */
}
 800117e:	4618      	mov	r0, r3
 8001180:	370c      	adds	r7, #12
 8001182:	46bd      	mov	sp, r7
 8001184:	bc80      	pop	{r7}
 8001186:	4770      	bx	lr

08001188 <HAL_GetTick>:

/**
  * @note This function overwrites the __weak one from HAL
  */
uint32_t HAL_GetTick(void)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b082      	sub	sp, #8
 800118c:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 800118e:	2300      	movs	r3, #0
 8001190:	607b      	str	r3, [r7, #4]
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_GetTick_1 */

  /* USER CODE END HAL_GetTick_1 */
  if (SYS_TimerInitialisedFlag == 0)
 8001192:	4b06      	ldr	r3, [pc, #24]	@ (80011ac <HAL_GetTick+0x24>)
 8001194:	781b      	ldrb	r3, [r3, #0]
 8001196:	2b00      	cmp	r3, #0
 8001198:	d002      	beq.n	80011a0 <HAL_GetTick+0x18>

    /* USER CODE END HAL_GetTick_EarlyCall */
  }
  else
  {
    ret = TIMER_IF_GetTimerValue();
 800119a:	f000 f92d 	bl	80013f8 <TIMER_IF_GetTimerValue>
 800119e:	6078      	str	r0, [r7, #4]
  }
  /* USER CODE BEGIN HAL_GetTick_2 */

  /* USER CODE END HAL_GetTick_2 */
  return ret;
 80011a0:	687b      	ldr	r3, [r7, #4]
}
 80011a2:	4618      	mov	r0, r3
 80011a4:	3708      	adds	r7, #8
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	200000c8 	.word	0x200000c8

080011b0 <HAL_Delay>:

/**
  * @note This function overwrites the __weak one from HAL
  */
void HAL_Delay(__IO uint32_t Delay)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b082      	sub	sp, #8
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_Delay_1 */

  /* USER CODE END HAL_Delay_1 */
  TIMER_IF_DelayMs(Delay);
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	4618      	mov	r0, r3
 80011bc:	f000 f9a3 	bl	8001506 <TIMER_IF_DelayMs>
  /* USER CODE BEGIN HAL_Delay_2 */

  /* USER CODE END HAL_Delay_2 */
}
 80011c0:	bf00      	nop
 80011c2:	3708      	adds	r7, #8
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bd80      	pop	{r7, pc}

080011c8 <LL_AHB2_GRP1_EnableClock>:
{
 80011c8:	b480      	push	{r7}
 80011ca:	b085      	sub	sp, #20
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80011d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80011d4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80011d6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	4313      	orrs	r3, r2
 80011de:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80011e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80011e4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	4013      	ands	r3, r2
 80011ea:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80011ec:	68fb      	ldr	r3, [r7, #12]
}
 80011ee:	bf00      	nop
 80011f0:	3714      	adds	r7, #20
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bc80      	pop	{r7}
 80011f6:	4770      	bx	lr

080011f8 <DBG_Init>:

/**
  * @brief Initializes the SW probes pins and the monitor RF pins via Alternate Function
  */
void DBG_Init(void)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b086      	sub	sp, #24
 80011fc:	af00      	add	r7, sp, #0

  /* USER CODE END DBG_Init_1 */

  /* SW probes */
#if defined (DEBUGGER_ENABLED) && ( DEBUGGER_ENABLED == 0 )
  HAL_DBGMCU_DisableDBGSleepMode();
 80011fe:	f000 fe25 	bl	8001e4c <HAL_DBGMCU_DisableDBGSleepMode>
  HAL_DBGMCU_DisableDBGStopMode();
 8001202:	f000 fe29 	bl	8001e58 <HAL_DBGMCU_DisableDBGStopMode>
  HAL_DBGMCU_DisableDBGStandbyMode();
 8001206:	f000 fe2d 	bl	8001e64 <HAL_DBGMCU_DisableDBGStandbyMode>
  HAL_DBGMCU_EnableDBGStandbyMode();
#elif !defined (DEBUGGER_ENABLED)
#error "DEBUGGER_ENABLED not defined or out of range <0,1>"
#endif /* DEBUGGER_OFF */

  GPIO_InitTypeDef  GPIO_InitStruct = {0};
 800120a:	1d3b      	adds	r3, r7, #4
 800120c:	2200      	movs	r2, #0
 800120e:	601a      	str	r2, [r3, #0]
 8001210:	605a      	str	r2, [r3, #4]
 8001212:	609a      	str	r2, [r3, #8]
 8001214:	60da      	str	r2, [r3, #12]
 8001216:	611a      	str	r2, [r3, #16]

  /* Configure the GPIO pin */
  GPIO_InitStruct.Mode   = GPIO_MODE_OUTPUT_PP;
 8001218:	2301      	movs	r3, #1
 800121a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull   = GPIO_NOPULL;
 800121c:	2300      	movs	r3, #0
 800121e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed  = GPIO_SPEED_FREQ_VERY_HIGH;
 8001220:	2303      	movs	r3, #3
 8001222:	613b      	str	r3, [r7, #16]

  /* Enable the GPIO Clock */
  PROBE_LINE1_CLK_ENABLE();
 8001224:	2002      	movs	r0, #2
 8001226:	f7ff ffcf 	bl	80011c8 <LL_AHB2_GRP1_EnableClock>
  PROBE_LINE2_CLK_ENABLE();
 800122a:	2002      	movs	r0, #2
 800122c:	f7ff ffcc 	bl	80011c8 <LL_AHB2_GRP1_EnableClock>

  GPIO_InitStruct.Pin    = PROBE_LINE1_PIN;
 8001230:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001234:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(PROBE_LINE1_PORT, &GPIO_InitStruct);
 8001236:	1d3b      	adds	r3, r7, #4
 8001238:	4619      	mov	r1, r3
 800123a:	480d      	ldr	r0, [pc, #52]	@ (8001270 <DBG_Init+0x78>)
 800123c:	f001 fb40 	bl	80028c0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin    = PROBE_LINE2_PIN;
 8001240:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001244:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(PROBE_LINE2_PORT, &GPIO_InitStruct);
 8001246:	1d3b      	adds	r3, r7, #4
 8001248:	4619      	mov	r1, r3
 800124a:	4809      	ldr	r0, [pc, #36]	@ (8001270 <DBG_Init+0x78>)
 800124c:	f001 fb38 	bl	80028c0 <HAL_GPIO_Init>

  /* Reset probe Pins */
  HAL_GPIO_WritePin(PROBE_LINE1_PORT, PROBE_LINE1_PIN, GPIO_PIN_RESET);
 8001250:	2200      	movs	r2, #0
 8001252:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001256:	4806      	ldr	r0, [pc, #24]	@ (8001270 <DBG_Init+0x78>)
 8001258:	f001 fd60 	bl	8002d1c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PROBE_LINE2_PORT, PROBE_LINE2_PIN, GPIO_PIN_RESET);
 800125c:	2200      	movs	r2, #0
 800125e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001262:	4803      	ldr	r0, [pc, #12]	@ (8001270 <DBG_Init+0x78>)
 8001264:	f001 fd5a 	bl	8002d1c <HAL_GPIO_WritePin>
#endif /* DEBUG_RF_BUSY_ENABLED */

  /* USER CODE BEGIN DBG_Init_3 */

  /* USER CODE END DBG_Init_3 */
}
 8001268:	bf00      	nop
 800126a:	3718      	adds	r7, #24
 800126c:	46bd      	mov	sp, r7
 800126e:	bd80      	pop	{r7, pc}
 8001270:	48000400 	.word	0x48000400

08001274 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001274:	b480      	push	{r7}
 8001276:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8001278:	bf00      	nop
 800127a:	46bd      	mov	sp, r7
 800127c:	bc80      	pop	{r7}
 800127e:	4770      	bx	lr

08001280 <LL_RTC_TIME_GetSubSecond>:
  * @param  RTCx RTC Instance
  * @retval If binary mode is none, Value between Min_Data=0x0 and Max_Data=0x7FFF
  *         else Value between Min_Data=0x0 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)
{
 8001280:	b480      	push	{r7}
 8001282:	b083      	sub	sp, #12
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	689b      	ldr	r3, [r3, #8]
}
 800128c:	4618      	mov	r0, r3
 800128e:	370c      	adds	r7, #12
 8001290:	46bd      	mov	sp, r7
 8001292:	bc80      	pop	{r7}
 8001294:	4770      	bx	lr
	...

08001298 <TIMER_IF_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
UTIL_TIMER_Status_t TIMER_IF_Init(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b082      	sub	sp, #8
 800129c:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 800129e:	2300      	movs	r3, #0
 80012a0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_Init */

  /* USER CODE END TIMER_IF_Init */
  if (RTC_Initialized == false)
 80012a2:	4b14      	ldr	r3, [pc, #80]	@ (80012f4 <TIMER_IF_Init+0x5c>)
 80012a4:	781b      	ldrb	r3, [r3, #0]
 80012a6:	f083 0301 	eor.w	r3, r3, #1
 80012aa:	b2db      	uxtb	r3, r3
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d01b      	beq.n	80012e8 <TIMER_IF_Init+0x50>
  {
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 80012b0:	4b11      	ldr	r3, [pc, #68]	@ (80012f8 <TIMER_IF_Init+0x60>)
 80012b2:	f04f 32ff 	mov.w	r2, #4294967295
 80012b6:	631a      	str	r2, [r3, #48]	@ 0x30
    /*Init RTC*/
    MX_RTC_Init();
 80012b8:	f7ff fd58 	bl	8000d6c <MX_RTC_Init>
    /*Stop Timer */
    TIMER_IF_StopTimer();
 80012bc:	f000 f856 	bl	800136c <TIMER_IF_StopTimer>
    /** DeActivate the Alarm A enabled by STM32CubeMX during MX_RTC_Init() */
    HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 80012c0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80012c4:	480c      	ldr	r0, [pc, #48]	@ (80012f8 <TIMER_IF_Init+0x60>)
 80012c6:	f004 f8cb 	bl	8005460 <HAL_RTC_DeactivateAlarm>
    /*overload RTC feature enable*/
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 80012ca:	4b0b      	ldr	r3, [pc, #44]	@ (80012f8 <TIMER_IF_Init+0x60>)
 80012cc:	f04f 32ff 	mov.w	r2, #4294967295
 80012d0:	631a      	str	r2, [r3, #48]	@ 0x30

    /*Enable Direct Read of the calendar registers (not through Shadow) */
    HAL_RTCEx_EnableBypassShadow(&hrtc);
 80012d2:	4809      	ldr	r0, [pc, #36]	@ (80012f8 <TIMER_IF_Init+0x60>)
 80012d4:	f004 fa02 	bl	80056dc <HAL_RTCEx_EnableBypassShadow>
    /*Initialize MSB ticks*/
    TIMER_IF_BkUp_Write_MSBticks(0);
 80012d8:	2000      	movs	r0, #0
 80012da:	f000 f9d3 	bl	8001684 <TIMER_IF_BkUp_Write_MSBticks>

    TIMER_IF_SetTimerContext();
 80012de:	f000 f85f 	bl	80013a0 <TIMER_IF_SetTimerContext>

    /* Register a task to associate to UTIL_TIMER_Irq() interrupt */
    UTIL_TIMER_IRQ_MAP_INIT();

    RTC_Initialized = true;
 80012e2:	4b04      	ldr	r3, [pc, #16]	@ (80012f4 <TIMER_IF_Init+0x5c>)
 80012e4:	2201      	movs	r2, #1
 80012e6:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN TIMER_IF_Init_Last */

  /* USER CODE END TIMER_IF_Init_Last */
  return ret;
 80012e8:	79fb      	ldrb	r3, [r7, #7]
}
 80012ea:	4618      	mov	r0, r3
 80012ec:	3708      	adds	r7, #8
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	bf00      	nop
 80012f4:	200000c9 	.word	0x200000c9
 80012f8:	20000084 	.word	0x20000084

080012fc <TIMER_IF_StartTimer>:

UTIL_TIMER_Status_t TIMER_IF_StartTimer(uint32_t timeout)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b08e      	sub	sp, #56	@ 0x38
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8001304:	2300      	movs	r3, #0
 8001306:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  /* USER CODE BEGIN TIMER_IF_StartTimer */

  /* USER CODE END TIMER_IF_StartTimer */
  RTC_AlarmTypeDef sAlarm = {0};
 800130a:	f107 0308 	add.w	r3, r7, #8
 800130e:	222c      	movs	r2, #44	@ 0x2c
 8001310:	2100      	movs	r1, #0
 8001312:	4618      	mov	r0, r3
 8001314:	f00b fedc 	bl	800d0d0 <memset>
  /*Stop timer if one is already started*/
  TIMER_IF_StopTimer();
 8001318:	f000 f828 	bl	800136c <TIMER_IF_StopTimer>
  timeout += RtcTimerContext;
 800131c:	4b11      	ldr	r3, [pc, #68]	@ (8001364 <TIMER_IF_StartTimer+0x68>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	687a      	ldr	r2, [r7, #4]
 8001322:	4413      	add	r3, r2
 8001324:	607b      	str	r3, [r7, #4]

  TIMER_IF_DBG_PRINTF("Start timer: time=%d, alarm=%d\n\r",  GetTimerTicks(), timeout);
  /* starts timer*/
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8001326:	2300      	movs	r3, #0
 8001328:	627b      	str	r3, [r7, #36]	@ 0x24
  sAlarm.AlarmTime.SubSeconds = UINT32_MAX - timeout;
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	43db      	mvns	r3, r3
 800132e:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001330:	2300      	movs	r3, #0
 8001332:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8001334:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001338:	623b      	str	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 800133a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800133e:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8001340:	f107 0308 	add.w	r3, r7, #8
 8001344:	2201      	movs	r2, #1
 8001346:	4619      	mov	r1, r3
 8001348:	4807      	ldr	r0, [pc, #28]	@ (8001368 <TIMER_IF_StartTimer+0x6c>)
 800134a:	f003 ff7d 	bl	8005248 <HAL_RTC_SetAlarm_IT>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d001      	beq.n	8001358 <TIMER_IF_StartTimer+0x5c>
  {
    Error_Handler();
 8001354:	f7ff fcdc 	bl	8000d10 <Error_Handler>
  }
  /* USER CODE BEGIN TIMER_IF_StartTimer_Last */

  /* USER CODE END TIMER_IF_StartTimer_Last */
  return ret;
 8001358:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 800135c:	4618      	mov	r0, r3
 800135e:	3738      	adds	r7, #56	@ 0x38
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}
 8001364:	200000cc 	.word	0x200000cc
 8001368:	20000084 	.word	0x20000084

0800136c <TIMER_IF_StopTimer>:

UTIL_TIMER_Status_t TIMER_IF_StopTimer(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b082      	sub	sp, #8
 8001370:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8001372:	2300      	movs	r3, #0
 8001374:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_StopTimer */

  /* USER CODE END TIMER_IF_StopTimer */
  /* Clear RTC Alarm Flag */
  __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 8001376:	4b08      	ldr	r3, [pc, #32]	@ (8001398 <TIMER_IF_StopTimer+0x2c>)
 8001378:	2201      	movs	r2, #1
 800137a:	65da      	str	r2, [r3, #92]	@ 0x5c
  /* Disable the Alarm A interrupt */
  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 800137c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001380:	4806      	ldr	r0, [pc, #24]	@ (800139c <TIMER_IF_StopTimer+0x30>)
 8001382:	f004 f86d 	bl	8005460 <HAL_RTC_DeactivateAlarm>
  /*overload RTC feature enable*/
  hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8001386:	4b05      	ldr	r3, [pc, #20]	@ (800139c <TIMER_IF_StopTimer+0x30>)
 8001388:	f04f 32ff 	mov.w	r2, #4294967295
 800138c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* USER CODE BEGIN TIMER_IF_StopTimer_Last */

  /* USER CODE END TIMER_IF_StopTimer_Last */
  return ret;
 800138e:	79fb      	ldrb	r3, [r7, #7]
}
 8001390:	4618      	mov	r0, r3
 8001392:	3708      	adds	r7, #8
 8001394:	46bd      	mov	sp, r7
 8001396:	bd80      	pop	{r7, pc}
 8001398:	40002800 	.word	0x40002800
 800139c:	20000084 	.word	0x20000084

080013a0 <TIMER_IF_SetTimerContext>:

uint32_t TIMER_IF_SetTimerContext(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	af00      	add	r7, sp, #0
  /*store time context*/
  RtcTimerContext = GetTimerTicks();
 80013a4:	f000 f98e 	bl	80016c4 <GetTimerTicks>
 80013a8:	4603      	mov	r3, r0
 80013aa:	4a03      	ldr	r2, [pc, #12]	@ (80013b8 <TIMER_IF_SetTimerContext+0x18>)
 80013ac:	6013      	str	r3, [r2, #0]

  /* USER CODE END TIMER_IF_SetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_SetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 80013ae:	4b02      	ldr	r3, [pc, #8]	@ (80013b8 <TIMER_IF_SetTimerContext+0x18>)
 80013b0:	681b      	ldr	r3, [r3, #0]
}
 80013b2:	4618      	mov	r0, r3
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	bf00      	nop
 80013b8:	200000cc 	.word	0x200000cc

080013bc <TIMER_IF_GetTimerContext>:

uint32_t TIMER_IF_GetTimerContext(void)
{
 80013bc:	b480      	push	{r7}
 80013be:	af00      	add	r7, sp, #0

  /* USER CODE END TIMER_IF_GetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_GetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 80013c0:	4b02      	ldr	r3, [pc, #8]	@ (80013cc <TIMER_IF_GetTimerContext+0x10>)
 80013c2:	681b      	ldr	r3, [r3, #0]
}
 80013c4:	4618      	mov	r0, r3
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bc80      	pop	{r7}
 80013ca:	4770      	bx	lr
 80013cc:	200000cc 	.word	0x200000cc

080013d0 <TIMER_IF_GetTimerElapsedTime>:

uint32_t TIMER_IF_GetTimerElapsedTime(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b082      	sub	sp, #8
 80013d4:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 80013d6:	2300      	movs	r3, #0
 80013d8:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  ret = ((uint32_t)(GetTimerTicks() - RtcTimerContext));
 80013da:	f000 f973 	bl	80016c4 <GetTimerTicks>
 80013de:	4602      	mov	r2, r0
 80013e0:	4b04      	ldr	r3, [pc, #16]	@ (80013f4 <TIMER_IF_GetTimerElapsedTime+0x24>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	1ad3      	subs	r3, r2, r3
 80013e6:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime_Last */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime_Last */
  return ret;
 80013e8:	687b      	ldr	r3, [r7, #4]
}
 80013ea:	4618      	mov	r0, r3
 80013ec:	3708      	adds	r7, #8
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	200000cc 	.word	0x200000cc

080013f8 <TIMER_IF_GetTimerValue>:

uint32_t TIMER_IF_GetTimerValue(void)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b082      	sub	sp, #8
 80013fc:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 80013fe:	2300      	movs	r3, #0
 8001400:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerValue */

  /* USER CODE END TIMER_IF_GetTimerValue */
  if (RTC_Initialized == true)
 8001402:	4b06      	ldr	r3, [pc, #24]	@ (800141c <TIMER_IF_GetTimerValue+0x24>)
 8001404:	781b      	ldrb	r3, [r3, #0]
 8001406:	2b00      	cmp	r3, #0
 8001408:	d002      	beq.n	8001410 <TIMER_IF_GetTimerValue+0x18>
  {
    ret = GetTimerTicks();
 800140a:	f000 f95b 	bl	80016c4 <GetTimerTicks>
 800140e:	6078      	str	r0, [r7, #4]
  }
  /* USER CODE BEGIN TIMER_IF_GetTimerValue_Last */

  /* USER CODE END TIMER_IF_GetTimerValue_Last */
  return ret;
 8001410:	687b      	ldr	r3, [r7, #4]
}
 8001412:	4618      	mov	r0, r3
 8001414:	3708      	adds	r7, #8
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}
 800141a:	bf00      	nop
 800141c:	200000c9 	.word	0x200000c9

08001420 <TIMER_IF_GetMinimumTimeout>:

uint32_t TIMER_IF_GetMinimumTimeout(void)
{
 8001420:	b480      	push	{r7}
 8001422:	b083      	sub	sp, #12
 8001424:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8001426:	2300      	movs	r3, #0
 8001428:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetMinimumTimeout */

  /* USER CODE END TIMER_IF_GetMinimumTimeout */
  ret = (MIN_ALARM_DELAY);
 800142a:	2303      	movs	r3, #3
 800142c:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetMinimumTimeout_Last */

  /* USER CODE END TIMER_IF_GetMinimumTimeout_Last */
  return ret;
 800142e:	687b      	ldr	r3, [r7, #4]
}
 8001430:	4618      	mov	r0, r3
 8001432:	370c      	adds	r7, #12
 8001434:	46bd      	mov	sp, r7
 8001436:	bc80      	pop	{r7}
 8001438:	4770      	bx	lr

0800143a <TIMER_IF_Convert_ms2Tick>:

uint32_t TIMER_IF_Convert_ms2Tick(uint32_t timeMilliSec)
{
 800143a:	b5b0      	push	{r4, r5, r7, lr}
 800143c:	b084      	sub	sp, #16
 800143e:	af00      	add	r7, sp, #0
 8001440:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 8001442:	2100      	movs	r1, #0
 8001444:	60f9      	str	r1, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  ret = ((uint32_t)((((uint64_t) timeMilliSec) << RTC_N_PREDIV_S) / 1000));
 8001446:	6879      	ldr	r1, [r7, #4]
 8001448:	2000      	movs	r0, #0
 800144a:	460a      	mov	r2, r1
 800144c:	4603      	mov	r3, r0
 800144e:	0d95      	lsrs	r5, r2, #22
 8001450:	0294      	lsls	r4, r2, #10
 8001452:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001456:	f04f 0300 	mov.w	r3, #0
 800145a:	4620      	mov	r0, r4
 800145c:	4629      	mov	r1, r5
 800145e:	f7ff f8f1 	bl	8000644 <__aeabi_uldivmod>
 8001462:	4602      	mov	r2, r0
 8001464:	460b      	mov	r3, r1
 8001466:	4613      	mov	r3, r2
 8001468:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick_Last */

  /* USER CODE END TIMER_IF_Convert_ms2Tick_Last */
  return ret;
 800146a:	68fb      	ldr	r3, [r7, #12]
}
 800146c:	4618      	mov	r0, r3
 800146e:	3710      	adds	r7, #16
 8001470:	46bd      	mov	sp, r7
 8001472:	bdb0      	pop	{r4, r5, r7, pc}

08001474 <TIMER_IF_Convert_Tick2ms>:

uint32_t TIMER_IF_Convert_Tick2ms(uint32_t tick)
{
 8001474:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8001478:	b085      	sub	sp, #20
 800147a:	af00      	add	r7, sp, #0
 800147c:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 800147e:	2100      	movs	r1, #0
 8001480:	60f9      	str	r1, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms */

  /* USER CODE END TIMER_IF_Convert_Tick2ms */
  ret = ((uint32_t)((((uint64_t)(tick)) * 1000) >> RTC_N_PREDIV_S));
 8001482:	6879      	ldr	r1, [r7, #4]
 8001484:	2000      	movs	r0, #0
 8001486:	460c      	mov	r4, r1
 8001488:	4605      	mov	r5, r0
 800148a:	4620      	mov	r0, r4
 800148c:	4629      	mov	r1, r5
 800148e:	f04f 0a00 	mov.w	sl, #0
 8001492:	f04f 0b00 	mov.w	fp, #0
 8001496:	ea4f 1b41 	mov.w	fp, r1, lsl #5
 800149a:	ea4b 6bd0 	orr.w	fp, fp, r0, lsr #27
 800149e:	ea4f 1a40 	mov.w	sl, r0, lsl #5
 80014a2:	4650      	mov	r0, sl
 80014a4:	4659      	mov	r1, fp
 80014a6:	1b02      	subs	r2, r0, r4
 80014a8:	eb61 0305 	sbc.w	r3, r1, r5
 80014ac:	f04f 0000 	mov.w	r0, #0
 80014b0:	f04f 0100 	mov.w	r1, #0
 80014b4:	0099      	lsls	r1, r3, #2
 80014b6:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 80014ba:	0090      	lsls	r0, r2, #2
 80014bc:	4602      	mov	r2, r0
 80014be:	460b      	mov	r3, r1
 80014c0:	eb12 0804 	adds.w	r8, r2, r4
 80014c4:	eb43 0905 	adc.w	r9, r3, r5
 80014c8:	f04f 0200 	mov.w	r2, #0
 80014cc:	f04f 0300 	mov.w	r3, #0
 80014d0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80014d4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80014d8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80014dc:	4690      	mov	r8, r2
 80014de:	4699      	mov	r9, r3
 80014e0:	4640      	mov	r0, r8
 80014e2:	4649      	mov	r1, r9
 80014e4:	f04f 0200 	mov.w	r2, #0
 80014e8:	f04f 0300 	mov.w	r3, #0
 80014ec:	0a82      	lsrs	r2, r0, #10
 80014ee:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 80014f2:	0a8b      	lsrs	r3, r1, #10
 80014f4:	4613      	mov	r3, r2
 80014f6:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms_Last */

  /* USER CODE END TIMER_IF_Convert_Tick2ms_Last */
  return ret;
 80014f8:	68fb      	ldr	r3, [r7, #12]
}
 80014fa:	4618      	mov	r0, r3
 80014fc:	3714      	adds	r7, #20
 80014fe:	46bd      	mov	sp, r7
 8001500:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8001504:	4770      	bx	lr

08001506 <TIMER_IF_DelayMs>:

void TIMER_IF_DelayMs(uint32_t delay)
{
 8001506:	b580      	push	{r7, lr}
 8001508:	b084      	sub	sp, #16
 800150a:	af00      	add	r7, sp, #0
 800150c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_DelayMs */

  /* USER CODE END TIMER_IF_DelayMs */
  uint32_t delayTicks = TIMER_IF_Convert_ms2Tick(delay);
 800150e:	6878      	ldr	r0, [r7, #4]
 8001510:	f7ff ff93 	bl	800143a <TIMER_IF_Convert_ms2Tick>
 8001514:	60f8      	str	r0, [r7, #12]
  uint32_t timeout = GetTimerTicks();
 8001516:	f000 f8d5 	bl	80016c4 <GetTimerTicks>
 800151a:	60b8      	str	r0, [r7, #8]

  /* Wait delay ms */
  while (((GetTimerTicks() - timeout)) < delayTicks)
 800151c:	e000      	b.n	8001520 <TIMER_IF_DelayMs+0x1a>
  {
    __NOP();
 800151e:	bf00      	nop
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8001520:	f000 f8d0 	bl	80016c4 <GetTimerTicks>
 8001524:	4602      	mov	r2, r0
 8001526:	68bb      	ldr	r3, [r7, #8]
 8001528:	1ad3      	subs	r3, r2, r3
 800152a:	68fa      	ldr	r2, [r7, #12]
 800152c:	429a      	cmp	r2, r3
 800152e:	d8f6      	bhi.n	800151e <TIMER_IF_DelayMs+0x18>
  }
  /* USER CODE BEGIN TIMER_IF_DelayMs_Last */

  /* USER CODE END TIMER_IF_DelayMs_Last */
}
 8001530:	bf00      	nop
 8001532:	bf00      	nop
 8001534:	3710      	adds	r7, #16
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}

0800153a <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 800153a:	b580      	push	{r7, lr}
 800153c:	b082      	sub	sp, #8
 800153e:	af00      	add	r7, sp, #0
 8001540:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback */

  /* USER CODE END HAL_RTC_AlarmAEventCallback */
  UTIL_TIMER_IRQ_MAP_PROCESS();
 8001542:	f00b f9ef 	bl	800c924 <UTIL_TIMER_IRQ_Handler>
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback_Last */

  /* USER CODE END HAL_RTC_AlarmAEventCallback_Last */
}
 8001546:	bf00      	nop
 8001548:	3708      	adds	r7, #8
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}

0800154e <HAL_RTCEx_SSRUEventCallback>:

void HAL_RTCEx_SSRUEventCallback(RTC_HandleTypeDef *hrtc)
{
 800154e:	b580      	push	{r7, lr}
 8001550:	b084      	sub	sp, #16
 8001552:	af00      	add	r7, sp, #0
 8001554:	6078      	str	r0, [r7, #4]

  /* USER CODE END HAL_RTCEx_SSRUEventCallback */
  /*called every 48 days with 1024 ticks per seconds*/
  TIMER_IF_DBG_PRINTF(">>Handler SSRUnderflow at %d\n\r", GetTimerTicks());
  /*Increment MSBticks*/
  uint32_t MSB_ticks = TIMER_IF_BkUp_Read_MSBticks();
 8001556:	f000 f8a5 	bl	80016a4 <TIMER_IF_BkUp_Read_MSBticks>
 800155a:	60f8      	str	r0, [r7, #12]
  TIMER_IF_BkUp_Write_MSBticks(MSB_ticks + 1);
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	3301      	adds	r3, #1
 8001560:	4618      	mov	r0, r3
 8001562:	f000 f88f 	bl	8001684 <TIMER_IF_BkUp_Write_MSBticks>
  /* USER CODE BEGIN HAL_RTCEx_SSRUEventCallback_Last */

  /* USER CODE END HAL_RTCEx_SSRUEventCallback_Last */
}
 8001566:	bf00      	nop
 8001568:	3710      	adds	r7, #16
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}

0800156e <TIMER_IF_GetTime>:

uint32_t TIMER_IF_GetTime(uint16_t *mSeconds)
{
 800156e:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001572:	b08c      	sub	sp, #48	@ 0x30
 8001574:	af00      	add	r7, sp, #0
 8001576:	6178      	str	r0, [r7, #20]
  uint32_t seconds = 0;
 8001578:	2300      	movs	r3, #0
 800157a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* USER CODE BEGIN TIMER_IF_GetTime */

  /* USER CODE END TIMER_IF_GetTime */
  uint64_t ticks;
  uint32_t timerValueLsb = GetTimerTicks();
 800157c:	f000 f8a2 	bl	80016c4 <GetTimerTicks>
 8001580:	62b8      	str	r0, [r7, #40]	@ 0x28
  uint32_t timerValueMSB = TIMER_IF_BkUp_Read_MSBticks();
 8001582:	f000 f88f 	bl	80016a4 <TIMER_IF_BkUp_Read_MSBticks>
 8001586:	6278      	str	r0, [r7, #36]	@ 0x24

  ticks = (((uint64_t) timerValueMSB) << 32) + timerValueLsb;
 8001588:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800158a:	2200      	movs	r2, #0
 800158c:	60bb      	str	r3, [r7, #8]
 800158e:	60fa      	str	r2, [r7, #12]
 8001590:	f04f 0200 	mov.w	r2, #0
 8001594:	f04f 0300 	mov.w	r3, #0
 8001598:	68b9      	ldr	r1, [r7, #8]
 800159a:	000b      	movs	r3, r1
 800159c:	2200      	movs	r2, #0
 800159e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80015a0:	2000      	movs	r0, #0
 80015a2:	460c      	mov	r4, r1
 80015a4:	4605      	mov	r5, r0
 80015a6:	eb12 0804 	adds.w	r8, r2, r4
 80015aa:	eb43 0905 	adc.w	r9, r3, r5
 80015ae:	e9c7 8906 	strd	r8, r9, [r7, #24]

  seconds = (uint32_t)(ticks >> RTC_N_PREDIV_S);
 80015b2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80015b6:	f04f 0200 	mov.w	r2, #0
 80015ba:	f04f 0300 	mov.w	r3, #0
 80015be:	0a82      	lsrs	r2, r0, #10
 80015c0:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 80015c4:	0a8b      	lsrs	r3, r1, #10
 80015c6:	4613      	mov	r3, r2
 80015c8:	62fb      	str	r3, [r7, #44]	@ 0x2c

  ticks = (uint32_t) ticks & RTC_PREDIV_S;
 80015ca:	69bb      	ldr	r3, [r7, #24]
 80015cc:	2200      	movs	r2, #0
 80015ce:	603b      	str	r3, [r7, #0]
 80015d0:	607a      	str	r2, [r7, #4]
 80015d2:	683b      	ldr	r3, [r7, #0]
 80015d4:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 80015d8:	f04f 0b00 	mov.w	fp, #0
 80015dc:	e9c7 ab06 	strd	sl, fp, [r7, #24]

  *mSeconds = TIMER_IF_Convert_Tick2ms(ticks);
 80015e0:	69bb      	ldr	r3, [r7, #24]
 80015e2:	4618      	mov	r0, r3
 80015e4:	f7ff ff46 	bl	8001474 <TIMER_IF_Convert_Tick2ms>
 80015e8:	4603      	mov	r3, r0
 80015ea:	b29a      	uxth	r2, r3
 80015ec:	697b      	ldr	r3, [r7, #20]
 80015ee:	801a      	strh	r2, [r3, #0]

  /* USER CODE BEGIN TIMER_IF_GetTime_Last */

  /* USER CODE END TIMER_IF_GetTime_Last */
  return seconds;
 80015f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80015f2:	4618      	mov	r0, r3
 80015f4:	3730      	adds	r7, #48	@ 0x30
 80015f6:	46bd      	mov	sp, r7
 80015f8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080015fc <TIMER_IF_BkUp_Write_Seconds>:

void TIMER_IF_BkUp_Write_Seconds(uint32_t Seconds)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b082      	sub	sp, #8
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SECONDS, Seconds);
 8001604:	687a      	ldr	r2, [r7, #4]
 8001606:	2100      	movs	r1, #0
 8001608:	4803      	ldr	r0, [pc, #12]	@ (8001618 <TIMER_IF_BkUp_Write_Seconds+0x1c>)
 800160a:	f004 f8f9 	bl	8005800 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds_Last */
}
 800160e:	bf00      	nop
 8001610:	3708      	adds	r7, #8
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop
 8001618:	20000084 	.word	0x20000084

0800161c <TIMER_IF_BkUp_Write_SubSeconds>:

void TIMER_IF_BkUp_Write_SubSeconds(uint32_t SubSeconds)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b082      	sub	sp, #8
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SUBSECONDS, SubSeconds);
 8001624:	687a      	ldr	r2, [r7, #4]
 8001626:	2101      	movs	r1, #1
 8001628:	4803      	ldr	r0, [pc, #12]	@ (8001638 <TIMER_IF_BkUp_Write_SubSeconds+0x1c>)
 800162a:	f004 f8e9 	bl	8005800 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds_Last */
}
 800162e:	bf00      	nop
 8001630:	3708      	adds	r7, #8
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}
 8001636:	bf00      	nop
 8001638:	20000084 	.word	0x20000084

0800163c <TIMER_IF_BkUp_Read_Seconds>:

uint32_t TIMER_IF_BkUp_Read_Seconds(void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b082      	sub	sp, #8
 8001640:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8001642:	2300      	movs	r3, #0
 8001644:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds */
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SECONDS);
 8001646:	2100      	movs	r1, #0
 8001648:	4804      	ldr	r0, [pc, #16]	@ (800165c <TIMER_IF_BkUp_Read_Seconds+0x20>)
 800164a:	f004 f8f1 	bl	8005830 <HAL_RTCEx_BKUPRead>
 800164e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds_Last */
  return ret;
 8001650:	687b      	ldr	r3, [r7, #4]
}
 8001652:	4618      	mov	r0, r3
 8001654:	3708      	adds	r7, #8
 8001656:	46bd      	mov	sp, r7
 8001658:	bd80      	pop	{r7, pc}
 800165a:	bf00      	nop
 800165c:	20000084 	.word	0x20000084

08001660 <TIMER_IF_BkUp_Read_SubSeconds>:

uint32_t TIMER_IF_BkUp_Read_SubSeconds(void)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b082      	sub	sp, #8
 8001664:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8001666:	2300      	movs	r3, #0
 8001668:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds */
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SUBSECONDS);
 800166a:	2101      	movs	r1, #1
 800166c:	4804      	ldr	r0, [pc, #16]	@ (8001680 <TIMER_IF_BkUp_Read_SubSeconds+0x20>)
 800166e:	f004 f8df 	bl	8005830 <HAL_RTCEx_BKUPRead>
 8001672:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds_Last */
  return ret;
 8001674:	687b      	ldr	r3, [r7, #4]
}
 8001676:	4618      	mov	r0, r3
 8001678:	3708      	adds	r7, #8
 800167a:	46bd      	mov	sp, r7
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	20000084 	.word	0x20000084

08001684 <TIMER_IF_BkUp_Write_MSBticks>:

/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/
static void TIMER_IF_BkUp_Write_MSBticks(uint32_t MSBticks)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b082      	sub	sp, #8
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_MSBTICKS, MSBticks);
 800168c:	687a      	ldr	r2, [r7, #4]
 800168e:	2102      	movs	r1, #2
 8001690:	4803      	ldr	r0, [pc, #12]	@ (80016a0 <TIMER_IF_BkUp_Write_MSBticks+0x1c>)
 8001692:	f004 f8b5 	bl	8005800 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks_Last */
}
 8001696:	bf00      	nop
 8001698:	3708      	adds	r7, #8
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	20000084 	.word	0x20000084

080016a4 <TIMER_IF_BkUp_Read_MSBticks>:

static uint32_t TIMER_IF_BkUp_Read_MSBticks(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b082      	sub	sp, #8
 80016a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks */
  uint32_t MSBticks;
  MSBticks = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_MSBTICKS);
 80016aa:	2102      	movs	r1, #2
 80016ac:	4804      	ldr	r0, [pc, #16]	@ (80016c0 <TIMER_IF_BkUp_Read_MSBticks+0x1c>)
 80016ae:	f004 f8bf 	bl	8005830 <HAL_RTCEx_BKUPRead>
 80016b2:	6078      	str	r0, [r7, #4]
  return MSBticks;
 80016b4:	687b      	ldr	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks_Last */
}
 80016b6:	4618      	mov	r0, r3
 80016b8:	3708      	adds	r7, #8
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	20000084 	.word	0x20000084

080016c4 <GetTimerTicks>:

static inline uint32_t GetTimerTicks(void)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b082      	sub	sp, #8
 80016c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GetTimerTicks */

  /* USER CODE END GetTimerTicks */
  uint32_t ssr = LL_RTC_TIME_GetSubSecond(RTC);
 80016ca:	480b      	ldr	r0, [pc, #44]	@ (80016f8 <GetTimerTicks+0x34>)
 80016cc:	f7ff fdd8 	bl	8001280 <LL_RTC_TIME_GetSubSecond>
 80016d0:	6078      	str	r0, [r7, #4]
  /* read twice to make sure value it valid*/
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 80016d2:	e003      	b.n	80016dc <GetTimerTicks+0x18>
  {
    ssr = LL_RTC_TIME_GetSubSecond(RTC);
 80016d4:	4808      	ldr	r0, [pc, #32]	@ (80016f8 <GetTimerTicks+0x34>)
 80016d6:	f7ff fdd3 	bl	8001280 <LL_RTC_TIME_GetSubSecond>
 80016da:	6078      	str	r0, [r7, #4]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 80016dc:	4806      	ldr	r0, [pc, #24]	@ (80016f8 <GetTimerTicks+0x34>)
 80016de:	f7ff fdcf 	bl	8001280 <LL_RTC_TIME_GetSubSecond>
 80016e2:	4602      	mov	r2, r0
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	4293      	cmp	r3, r2
 80016e8:	d1f4      	bne.n	80016d4 <GetTimerTicks+0x10>
  }
  return UINT32_MAX - ssr;
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	43db      	mvns	r3, r3
  /* USER CODE BEGIN GetTimerTicks_Last */

  /* USER CODE END GetTimerTicks_Last */
}
 80016ee:	4618      	mov	r0, r3
 80016f0:	3708      	adds	r7, #8
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	bf00      	nop
 80016f8:	40002800 	.word	0x40002800

080016fc <LL_AHB2_GRP1_EnableClock>:
{
 80016fc:	b480      	push	{r7}
 80016fe:	b085      	sub	sp, #20
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001704:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001708:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800170a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	4313      	orrs	r3, r2
 8001712:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001714:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001718:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	4013      	ands	r3, r2
 800171e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001720:	68fb      	ldr	r3, [r7, #12]
}
 8001722:	bf00      	nop
 8001724:	3714      	adds	r7, #20
 8001726:	46bd      	mov	sp, r7
 8001728:	bc80      	pop	{r7}
 800172a:	4770      	bx	lr

0800172c <LL_APB1_GRP1_EnableClock>:
{
 800172c:	b480      	push	{r7}
 800172e:	b085      	sub	sp, #20
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001734:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001738:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800173a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	4313      	orrs	r3, r2
 8001742:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001744:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001748:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	4013      	ands	r3, r2
 800174e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001750:	68fb      	ldr	r3, [r7, #12]
}
 8001752:	bf00      	nop
 8001754:	3714      	adds	r7, #20
 8001756:	46bd      	mov	sp, r7
 8001758:	bc80      	pop	{r7}
 800175a:	4770      	bx	lr

0800175c <LL_APB1_GRP1_DisableClock>:
{
 800175c:	b480      	push	{r7}
 800175e:	b083      	sub	sp, #12
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 8001764:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001768:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	43db      	mvns	r3, r3
 800176e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001772:	4013      	ands	r3, r2
 8001774:	658b      	str	r3, [r1, #88]	@ 0x58
}
 8001776:	bf00      	nop
 8001778:	370c      	adds	r7, #12
 800177a:	46bd      	mov	sp, r7
 800177c:	bc80      	pop	{r7}
 800177e:	4770      	bx	lr

08001780 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001784:	4b22      	ldr	r3, [pc, #136]	@ (8001810 <MX_USART2_UART_Init+0x90>)
 8001786:	4a23      	ldr	r2, [pc, #140]	@ (8001814 <MX_USART2_UART_Init+0x94>)
 8001788:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800178a:	4b21      	ldr	r3, [pc, #132]	@ (8001810 <MX_USART2_UART_Init+0x90>)
 800178c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001790:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001792:	4b1f      	ldr	r3, [pc, #124]	@ (8001810 <MX_USART2_UART_Init+0x90>)
 8001794:	2200      	movs	r2, #0
 8001796:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001798:	4b1d      	ldr	r3, [pc, #116]	@ (8001810 <MX_USART2_UART_Init+0x90>)
 800179a:	2200      	movs	r2, #0
 800179c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800179e:	4b1c      	ldr	r3, [pc, #112]	@ (8001810 <MX_USART2_UART_Init+0x90>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80017a4:	4b1a      	ldr	r3, [pc, #104]	@ (8001810 <MX_USART2_UART_Init+0x90>)
 80017a6:	220c      	movs	r2, #12
 80017a8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017aa:	4b19      	ldr	r3, [pc, #100]	@ (8001810 <MX_USART2_UART_Init+0x90>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80017b0:	4b17      	ldr	r3, [pc, #92]	@ (8001810 <MX_USART2_UART_Init+0x90>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80017b6:	4b16      	ldr	r3, [pc, #88]	@ (8001810 <MX_USART2_UART_Init+0x90>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80017bc:	4b14      	ldr	r3, [pc, #80]	@ (8001810 <MX_USART2_UART_Init+0x90>)
 80017be:	2200      	movs	r2, #0
 80017c0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80017c2:	4b13      	ldr	r3, [pc, #76]	@ (8001810 <MX_USART2_UART_Init+0x90>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80017c8:	4811      	ldr	r0, [pc, #68]	@ (8001810 <MX_USART2_UART_Init+0x90>)
 80017ca:	f004 fd14 	bl	80061f6 <HAL_UART_Init>
 80017ce:	4603      	mov	r3, r0
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d001      	beq.n	80017d8 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80017d4:	f7ff fa9c 	bl	8000d10 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80017d8:	2100      	movs	r1, #0
 80017da:	480d      	ldr	r0, [pc, #52]	@ (8001810 <MX_USART2_UART_Init+0x90>)
 80017dc:	f006 fd8b 	bl	80082f6 <HAL_UARTEx_SetTxFifoThreshold>
 80017e0:	4603      	mov	r3, r0
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d001      	beq.n	80017ea <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80017e6:	f7ff fa93 	bl	8000d10 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80017ea:	2100      	movs	r1, #0
 80017ec:	4808      	ldr	r0, [pc, #32]	@ (8001810 <MX_USART2_UART_Init+0x90>)
 80017ee:	f006 fdc0 	bl	8008372 <HAL_UARTEx_SetRxFifoThreshold>
 80017f2:	4603      	mov	r3, r0
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d001      	beq.n	80017fc <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80017f8:	f7ff fa8a 	bl	8000d10 <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart2) != HAL_OK)
 80017fc:	4804      	ldr	r0, [pc, #16]	@ (8001810 <MX_USART2_UART_Init+0x90>)
 80017fe:	f006 fd3f 	bl	8008280 <HAL_UARTEx_EnableFifoMode>
 8001802:	4603      	mov	r3, r0
 8001804:	2b00      	cmp	r3, #0
 8001806:	d001      	beq.n	800180c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001808:	f7ff fa82 	bl	8000d10 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800180c:	bf00      	nop
 800180e:	bd80      	pop	{r7, pc}
 8001810:	200000d0 	.word	0x200000d0
 8001814:	40004400 	.word	0x40004400

08001818 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b096      	sub	sp, #88	@ 0x58
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001820:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001824:	2200      	movs	r2, #0
 8001826:	601a      	str	r2, [r3, #0]
 8001828:	605a      	str	r2, [r3, #4]
 800182a:	609a      	str	r2, [r3, #8]
 800182c:	60da      	str	r2, [r3, #12]
 800182e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001830:	f107 030c 	add.w	r3, r7, #12
 8001834:	2238      	movs	r2, #56	@ 0x38
 8001836:	2100      	movs	r1, #0
 8001838:	4618      	mov	r0, r3
 800183a:	f00b fc49 	bl	800d0d0 <memset>
  if(uartHandle->Instance==USART2)
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	4a33      	ldr	r2, [pc, #204]	@ (8001910 <HAL_UART_MspInit+0xf8>)
 8001844:	4293      	cmp	r3, r2
 8001846:	d15f      	bne.n	8001908 <HAL_UART_MspInit+0xf0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001848:	2302      	movs	r3, #2
 800184a:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 800184c:	4b31      	ldr	r3, [pc, #196]	@ (8001914 <HAL_UART_MspInit+0xfc>)
 800184e:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001850:	f107 030c 	add.w	r3, r7, #12
 8001854:	4618      	mov	r0, r3
 8001856:	f003 fb63 	bl	8004f20 <HAL_RCCEx_PeriphCLKConfig>
 800185a:	4603      	mov	r3, r0
 800185c:	2b00      	cmp	r3, #0
 800185e:	d001      	beq.n	8001864 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001860:	f7ff fa56 	bl	8000d10 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001864:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8001868:	f7ff ff60 	bl	800172c <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800186c:	2001      	movs	r0, #1
 800186e:	f7ff ff45 	bl	80016fc <LL_AHB2_GRP1_EnableClock>
    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = USARTx_RX_Pin|USARTx_TX_Pin;
 8001872:	230c      	movs	r3, #12
 8001874:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001876:	2302      	movs	r3, #2
 8001878:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800187a:	2300      	movs	r3, #0
 800187c:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800187e:	2303      	movs	r3, #3
 8001880:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001882:	2307      	movs	r3, #7
 8001884:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001886:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800188a:	4619      	mov	r1, r3
 800188c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001890:	f001 f816 	bl	80028c0 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel5;
 8001894:	4b20      	ldr	r3, [pc, #128]	@ (8001918 <HAL_UART_MspInit+0x100>)
 8001896:	4a21      	ldr	r2, [pc, #132]	@ (800191c <HAL_UART_MspInit+0x104>)
 8001898:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 800189a:	4b1f      	ldr	r3, [pc, #124]	@ (8001918 <HAL_UART_MspInit+0x100>)
 800189c:	2214      	movs	r2, #20
 800189e:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80018a0:	4b1d      	ldr	r3, [pc, #116]	@ (8001918 <HAL_UART_MspInit+0x100>)
 80018a2:	2210      	movs	r2, #16
 80018a4:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80018a6:	4b1c      	ldr	r3, [pc, #112]	@ (8001918 <HAL_UART_MspInit+0x100>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80018ac:	4b1a      	ldr	r3, [pc, #104]	@ (8001918 <HAL_UART_MspInit+0x100>)
 80018ae:	2280      	movs	r2, #128	@ 0x80
 80018b0:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80018b2:	4b19      	ldr	r3, [pc, #100]	@ (8001918 <HAL_UART_MspInit+0x100>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80018b8:	4b17      	ldr	r3, [pc, #92]	@ (8001918 <HAL_UART_MspInit+0x100>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80018be:	4b16      	ldr	r3, [pc, #88]	@ (8001918 <HAL_UART_MspInit+0x100>)
 80018c0:	2200      	movs	r2, #0
 80018c2:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80018c4:	4b14      	ldr	r3, [pc, #80]	@ (8001918 <HAL_UART_MspInit+0x100>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80018ca:	4813      	ldr	r0, [pc, #76]	@ (8001918 <HAL_UART_MspInit+0x100>)
 80018cc:	f000 fbe0 	bl	8002090 <HAL_DMA_Init>
 80018d0:	4603      	mov	r3, r0
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d001      	beq.n	80018da <HAL_UART_MspInit+0xc2>
    {
      Error_Handler();
 80018d6:	f7ff fa1b 	bl	8000d10 <Error_Handler>
    }

    if (HAL_DMA_ConfigChannelAttributes(&hdma_usart2_tx, DMA_CHANNEL_NPRIV) != HAL_OK)
 80018da:	2110      	movs	r1, #16
 80018dc:	480e      	ldr	r0, [pc, #56]	@ (8001918 <HAL_UART_MspInit+0x100>)
 80018de:	f000 ff17 	bl	8002710 <HAL_DMA_ConfigChannelAttributes>
 80018e2:	4603      	mov	r3, r0
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d001      	beq.n	80018ec <HAL_UART_MspInit+0xd4>
    {
      Error_Handler();
 80018e8:	f7ff fa12 	bl	8000d10 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	4a0a      	ldr	r2, [pc, #40]	@ (8001918 <HAL_UART_MspInit+0x100>)
 80018f0:	679a      	str	r2, [r3, #120]	@ 0x78
 80018f2:	4a09      	ldr	r2, [pc, #36]	@ (8001918 <HAL_UART_MspInit+0x100>)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 80018f8:	2200      	movs	r2, #0
 80018fa:	2102      	movs	r1, #2
 80018fc:	2025      	movs	r0, #37	@ 0x25
 80018fe:	f000 fb90 	bl	8002022 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001902:	2025      	movs	r0, #37	@ 0x25
 8001904:	f000 fba7 	bl	8002056 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001908:	bf00      	nop
 800190a:	3758      	adds	r7, #88	@ 0x58
 800190c:	46bd      	mov	sp, r7
 800190e:	bd80      	pop	{r7, pc}
 8001910:	40004400 	.word	0x40004400
 8001914:	000c0004 	.word	0x000c0004
 8001918:	20000160 	.word	0x20000160
 800191c:	40020058 	.word	0x40020058

08001920 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b082      	sub	sp, #8
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART2)
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	4a0b      	ldr	r2, [pc, #44]	@ (800195c <HAL_UART_MspDeInit+0x3c>)
 800192e:	4293      	cmp	r3, r2
 8001930:	d110      	bne.n	8001954 <HAL_UART_MspDeInit+0x34>
  {
  /* USER CODE BEGIN USART2_MspDeInit 0 */

  /* USER CODE END USART2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 8001932:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8001936:	f7ff ff11 	bl	800175c <LL_APB1_GRP1_DisableClock>

    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    HAL_GPIO_DeInit(GPIOA, USARTx_RX_Pin|USARTx_TX_Pin);
 800193a:	210c      	movs	r1, #12
 800193c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001940:	f001 f91e 	bl	8002b80 <HAL_GPIO_DeInit>

    /* USART2 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001948:	4618      	mov	r0, r3
 800194a:	f000 fc49 	bl	80021e0 <HAL_DMA_DeInit>

    /* USART2 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 800194e:	2025      	movs	r0, #37	@ 0x25
 8001950:	f000 fb8f 	bl	8002072 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
}
 8001954:	bf00      	nop
 8001956:	3708      	adds	r7, #8
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}
 800195c:	40004400 	.word	0x40004400

08001960 <LL_APB1_GRP1_ForceReset>:
{
 8001960:	b480      	push	{r7}
 8001962:	b083      	sub	sp, #12
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR1, Periphs);
 8001968:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800196c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800196e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	4313      	orrs	r3, r2
 8001976:	638b      	str	r3, [r1, #56]	@ 0x38
}
 8001978:	bf00      	nop
 800197a:	370c      	adds	r7, #12
 800197c:	46bd      	mov	sp, r7
 800197e:	bc80      	pop	{r7}
 8001980:	4770      	bx	lr

08001982 <LL_APB1_GRP1_ReleaseReset>:
{
 8001982:	b480      	push	{r7}
 8001984:	b083      	sub	sp, #12
 8001986:	af00      	add	r7, sp, #0
 8001988:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR1, Periphs);
 800198a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800198e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	43db      	mvns	r3, r3
 8001994:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001998:	4013      	ands	r3, r2
 800199a:	638b      	str	r3, [r1, #56]	@ 0x38
}
 800199c:	bf00      	nop
 800199e:	370c      	adds	r7, #12
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bc80      	pop	{r7}
 80019a4:	4770      	bx	lr
	...

080019a8 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 80019a8:	b480      	push	{r7}
 80019aa:	b083      	sub	sp, #12
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80019b0:	4b06      	ldr	r3, [pc, #24]	@ (80019cc <LL_EXTI_EnableIT_0_31+0x24>)
 80019b2:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80019b6:	4905      	ldr	r1, [pc, #20]	@ (80019cc <LL_EXTI_EnableIT_0_31+0x24>)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	4313      	orrs	r3, r2
 80019bc:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 80019c0:	bf00      	nop
 80019c2:	370c      	adds	r7, #12
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bc80      	pop	{r7}
 80019c8:	4770      	bx	lr
 80019ca:	bf00      	nop
 80019cc:	58000800 	.word	0x58000800

080019d0 <vcom_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

UTIL_ADV_TRACE_Status_t vcom_Init(void (*cb)(void *))
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b082      	sub	sp, #8
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vcom_Init_1 */

  /* USER CODE END vcom_Init_1 */
  TxCpltCallback = cb;
 80019d8:	4a07      	ldr	r2, [pc, #28]	@ (80019f8 <vcom_Init+0x28>)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6013      	str	r3, [r2, #0]
  MX_DMA_Init();
 80019de:	f7fe ffc1 	bl	8000964 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80019e2:	f7ff fecd 	bl	8001780 <MX_USART2_UART_Init>
  LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_27);
 80019e6:	f04f 6000 	mov.w	r0, #134217728	@ 0x8000000
 80019ea:	f7ff ffdd 	bl	80019a8 <LL_EXTI_EnableIT_0_31>
  return UTIL_ADV_TRACE_OK;
 80019ee:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Init_2 */

  /* USER CODE END vcom_Init_2 */
}
 80019f0:	4618      	mov	r0, r3
 80019f2:	3708      	adds	r7, #8
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}
 80019f8:	200001c4 	.word	0x200001c4

080019fc <vcom_DeInit>:

UTIL_ADV_TRACE_Status_t vcom_DeInit(void)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_DeInit_1 */

  /* USER CODE END vcom_DeInit_1 */
  /* ##-1- Reset peripherals ################################################## */
  __HAL_RCC_USART2_FORCE_RESET();
 8001a00:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8001a04:	f7ff ffac 	bl	8001960 <LL_APB1_GRP1_ForceReset>
  __HAL_RCC_USART2_RELEASE_RESET();
 8001a08:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8001a0c:	f7ff ffb9 	bl	8001982 <LL_APB1_GRP1_ReleaseReset>

  /* ##-2- MspDeInit ################################################## */
  HAL_UART_MspDeInit(&huart2);
 8001a10:	4804      	ldr	r0, [pc, #16]	@ (8001a24 <vcom_DeInit+0x28>)
 8001a12:	f7ff ff85 	bl	8001920 <HAL_UART_MspDeInit>

  /* ##-3- Disable the NVIC for DMA ########################################### */
  /* USER CODE BEGIN 1 */
  HAL_NVIC_DisableIRQ(DMA1_Channel5_IRQn);
 8001a16:	200f      	movs	r0, #15
 8001a18:	f000 fb2b 	bl	8002072 <HAL_NVIC_DisableIRQ>

  return UTIL_ADV_TRACE_OK;
 8001a1c:	2300      	movs	r3, #0
  /* USER CODE END 1 */
  /* USER CODE BEGIN vcom_DeInit_2 */

  /* USER CODE END vcom_DeInit_2 */
}
 8001a1e:	4618      	mov	r0, r3
 8001a20:	bd80      	pop	{r7, pc}
 8001a22:	bf00      	nop
 8001a24:	200000d0 	.word	0x200000d0

08001a28 <vcom_Trace_DMA>:

  /* USER CODE END vcom_Trace_2 */
}

UTIL_ADV_TRACE_Status_t vcom_Trace_DMA(uint8_t *p_data, uint16_t size)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b082      	sub	sp, #8
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
 8001a30:	460b      	mov	r3, r1
 8001a32:	807b      	strh	r3, [r7, #2]
  /* USER CODE BEGIN vcom_Trace_DMA_1 */

  /* USER CODE END vcom_Trace_DMA_1 */
  HAL_UART_Transmit_DMA(&huart2, p_data, size);
 8001a34:	887b      	ldrh	r3, [r7, #2]
 8001a36:	461a      	mov	r2, r3
 8001a38:	6879      	ldr	r1, [r7, #4]
 8001a3a:	4804      	ldr	r0, [pc, #16]	@ (8001a4c <vcom_Trace_DMA+0x24>)
 8001a3c:	f004 fc82 	bl	8006344 <HAL_UART_Transmit_DMA>
  return UTIL_ADV_TRACE_OK;
 8001a40:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Trace_DMA_2 */

  /* USER CODE END vcom_Trace_DMA_2 */
}
 8001a42:	4618      	mov	r0, r3
 8001a44:	3708      	adds	r7, #8
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}
 8001a4a:	bf00      	nop
 8001a4c:	200000d0 	.word	0x200000d0

08001a50 <vcom_ReceiveInit>:

UTIL_ADV_TRACE_Status_t vcom_ReceiveInit(void (*RxCb)(uint8_t *rxChar, uint16_t size, uint8_t error))
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b084      	sub	sp, #16
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]

  /* USER CODE END vcom_ReceiveInit_1 */
  UART_WakeUpTypeDef WakeUpSelection;

  /*record call back*/
  RxCpltCallback = RxCb;
 8001a58:	4a19      	ldr	r2, [pc, #100]	@ (8001ac0 <vcom_ReceiveInit+0x70>)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	6013      	str	r3, [r2, #0]

  /*Set wakeUp event on start bit*/
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 8001a5e:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001a62:	60bb      	str	r3, [r7, #8]

  HAL_UARTEx_StopModeWakeUpSourceConfig(&huart2, WakeUpSelection);
 8001a64:	f107 0308 	add.w	r3, r7, #8
 8001a68:	e893 0006 	ldmia.w	r3, {r1, r2}
 8001a6c:	4815      	ldr	r0, [pc, #84]	@ (8001ac4 <vcom_ReceiveInit+0x74>)
 8001a6e:	f006 fb7a 	bl	8008166 <HAL_UARTEx_StopModeWakeUpSourceConfig>

  /* Make sure that no UART transfer is on-going */
  while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_BUSY) == SET);
 8001a72:	bf00      	nop
 8001a74:	4b13      	ldr	r3, [pc, #76]	@ (8001ac4 <vcom_ReceiveInit+0x74>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	69db      	ldr	r3, [r3, #28]
 8001a7a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a7e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a82:	d0f7      	beq.n	8001a74 <vcom_ReceiveInit+0x24>

  /* Make sure that UART is ready to receive)   */
  while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_REACK) == RESET);
 8001a84:	bf00      	nop
 8001a86:	4b0f      	ldr	r3, [pc, #60]	@ (8001ac4 <vcom_ReceiveInit+0x74>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	69db      	ldr	r3, [r3, #28]
 8001a8c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a90:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001a94:	d1f7      	bne.n	8001a86 <vcom_ReceiveInit+0x36>

  /* Enable USART interrupt */
  __HAL_UART_ENABLE_IT(&huart2, UART_IT_WUF);
 8001a96:	4b0b      	ldr	r3, [pc, #44]	@ (8001ac4 <vcom_ReceiveInit+0x74>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	689a      	ldr	r2, [r3, #8]
 8001a9c:	4b09      	ldr	r3, [pc, #36]	@ (8001ac4 <vcom_ReceiveInit+0x74>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8001aa4:	609a      	str	r2, [r3, #8]

  /*Enable wakeup from stop mode*/
  HAL_UARTEx_EnableStopMode(&huart2);
 8001aa6:	4807      	ldr	r0, [pc, #28]	@ (8001ac4 <vcom_ReceiveInit+0x74>)
 8001aa8:	f006 fbb8 	bl	800821c <HAL_UARTEx_EnableStopMode>

  /*Start LPUART receive on IT*/
  HAL_UART_Receive_IT(&huart2, &charRx, 1);
 8001aac:	2201      	movs	r2, #1
 8001aae:	4906      	ldr	r1, [pc, #24]	@ (8001ac8 <vcom_ReceiveInit+0x78>)
 8001ab0:	4804      	ldr	r0, [pc, #16]	@ (8001ac4 <vcom_ReceiveInit+0x74>)
 8001ab2:	f004 fbf1 	bl	8006298 <HAL_UART_Receive_IT>

  return UTIL_ADV_TRACE_OK;
 8001ab6:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_ReceiveInit_2 */

  /* USER CODE END vcom_ReceiveInit_2 */
}
 8001ab8:	4618      	mov	r0, r3
 8001aba:	3710      	adds	r7, #16
 8001abc:	46bd      	mov	sp, r7
 8001abe:	bd80      	pop	{r7, pc}
 8001ac0:	200001c8 	.word	0x200001c8
 8001ac4:	200000d0 	.word	0x200000d0
 8001ac8:	200001c0 	.word	0x200001c0

08001acc <vcom_Resume>:

void vcom_Resume(void)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_Resume_1 */

  /* USER CODE END vcom_Resume_1 */
  /*to re-enable lost UART settings*/
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001ad0:	4808      	ldr	r0, [pc, #32]	@ (8001af4 <vcom_Resume+0x28>)
 8001ad2:	f004 fb90 	bl	80061f6 <HAL_UART_Init>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d001      	beq.n	8001ae0 <vcom_Resume+0x14>
  {
    Error_Handler();
 8001adc:	f7ff f918 	bl	8000d10 <Error_Handler>
  }

  /*to re-enable lost DMA settings*/
  if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001ae0:	4805      	ldr	r0, [pc, #20]	@ (8001af8 <vcom_Resume+0x2c>)
 8001ae2:	f000 fad5 	bl	8002090 <HAL_DMA_Init>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d001      	beq.n	8001af0 <vcom_Resume+0x24>
  {
    Error_Handler();
 8001aec:	f7ff f910 	bl	8000d10 <Error_Handler>
  }
  /* USER CODE BEGIN vcom_Resume_2 */

  /* USER CODE END vcom_Resume_2 */
}
 8001af0:	bf00      	nop
 8001af2:	bd80      	pop	{r7, pc}
 8001af4:	200000d0 	.word	0x200000d0
 8001af8:	20000160 	.word	0x20000160

08001afc <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b082      	sub	sp, #8
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_1 */

  /* USER CODE END HAL_UART_TxCpltCallback_1 */
  /* buffer transmission complete*/
  if (huart->Instance == USART2)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4a05      	ldr	r2, [pc, #20]	@ (8001b20 <HAL_UART_TxCpltCallback+0x24>)
 8001b0a:	4293      	cmp	r3, r2
 8001b0c:	d103      	bne.n	8001b16 <HAL_UART_TxCpltCallback+0x1a>
  {
    TxCpltCallback(NULL);
 8001b0e:	4b05      	ldr	r3, [pc, #20]	@ (8001b24 <HAL_UART_TxCpltCallback+0x28>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	2000      	movs	r0, #0
 8001b14:	4798      	blx	r3
  }
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_2 */

  /* USER CODE END HAL_UART_TxCpltCallback_2 */
}
 8001b16:	bf00      	nop
 8001b18:	3708      	adds	r7, #8
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bd80      	pop	{r7, pc}
 8001b1e:	bf00      	nop
 8001b20:	40004400 	.word	0x40004400
 8001b24:	200001c4 	.word	0x200001c4

08001b28 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b082      	sub	sp, #8
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_1 */

  /* USER CODE END HAL_UART_RxCpltCallback_1 */
  if (huart->Instance == USART2)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4a0d      	ldr	r2, [pc, #52]	@ (8001b6c <HAL_UART_RxCpltCallback+0x44>)
 8001b36:	4293      	cmp	r3, r2
 8001b38:	d113      	bne.n	8001b62 <HAL_UART_RxCpltCallback+0x3a>
  {
    if ((NULL != RxCpltCallback) && (HAL_UART_ERROR_NONE == huart->ErrorCode))
 8001b3a:	4b0d      	ldr	r3, [pc, #52]	@ (8001b70 <HAL_UART_RxCpltCallback+0x48>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d00a      	beq.n	8001b58 <HAL_UART_RxCpltCallback+0x30>
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d105      	bne.n	8001b58 <HAL_UART_RxCpltCallback+0x30>
    {
      RxCpltCallback(&charRx, 1, 0);
 8001b4c:	4b08      	ldr	r3, [pc, #32]	@ (8001b70 <HAL_UART_RxCpltCallback+0x48>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	2200      	movs	r2, #0
 8001b52:	2101      	movs	r1, #1
 8001b54:	4807      	ldr	r0, [pc, #28]	@ (8001b74 <HAL_UART_RxCpltCallback+0x4c>)
 8001b56:	4798      	blx	r3
    }
    HAL_UART_Receive_IT(huart, &charRx, 1);
 8001b58:	2201      	movs	r2, #1
 8001b5a:	4906      	ldr	r1, [pc, #24]	@ (8001b74 <HAL_UART_RxCpltCallback+0x4c>)
 8001b5c:	6878      	ldr	r0, [r7, #4]
 8001b5e:	f004 fb9b 	bl	8006298 <HAL_UART_Receive_IT>
  }
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_2 */

  /* USER CODE END HAL_UART_RxCpltCallback_2 */
}
 8001b62:	bf00      	nop
 8001b64:	3708      	adds	r7, #8
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	40004400 	.word	0x40004400
 8001b70:	200001c8 	.word	0x200001c8
 8001b74:	200001c0 	.word	0x200001c0

08001b78 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001b78:	480d      	ldr	r0, [pc, #52]	@ (8001bb0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001b7a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001b7c:	f7ff fb7a 	bl	8001274 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b80:	480c      	ldr	r0, [pc, #48]	@ (8001bb4 <LoopForever+0x6>)
  ldr r1, =_edata
 8001b82:	490d      	ldr	r1, [pc, #52]	@ (8001bb8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001b84:	4a0d      	ldr	r2, [pc, #52]	@ (8001bbc <LoopForever+0xe>)
  movs r3, #0
 8001b86:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b88:	e002      	b.n	8001b90 <LoopCopyDataInit>

08001b8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b8e:	3304      	adds	r3, #4

08001b90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b94:	d3f9      	bcc.n	8001b8a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b96:	4a0a      	ldr	r2, [pc, #40]	@ (8001bc0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001b98:	4c0a      	ldr	r4, [pc, #40]	@ (8001bc4 <LoopForever+0x16>)
  movs r3, #0
 8001b9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b9c:	e001      	b.n	8001ba2 <LoopFillZerobss>

08001b9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ba0:	3204      	adds	r2, #4

08001ba2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ba2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ba4:	d3fb      	bcc.n	8001b9e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001ba6:	f00b fa9b 	bl	800d0e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001baa:	f7ff f84a 	bl	8000c42 <main>

08001bae <LoopForever>:

LoopForever:
    b LoopForever
 8001bae:	e7fe      	b.n	8001bae <LoopForever>
  ldr   r0, =_estack
 8001bb0:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001bb4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001bb8:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 8001bbc:	0800d54c 	.word	0x0800d54c
  ldr r2, =_sbss
 8001bc0:	2000001c 	.word	0x2000001c
  ldr r4, =_ebss
 8001bc4:	200006f0 	.word	0x200006f0

08001bc8 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001bc8:	e7fe      	b.n	8001bc8 <ADC_IRQHandler>

08001bca <LL_AHB2_GRP1_EnableClock>:
{
 8001bca:	b480      	push	{r7}
 8001bcc:	b085      	sub	sp, #20
 8001bce:	af00      	add	r7, sp, #0
 8001bd0:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001bd2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001bd6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001bd8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	4313      	orrs	r3, r2
 8001be0:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001be2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001be6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	4013      	ands	r3, r2
 8001bec:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001bee:	68fb      	ldr	r3, [r7, #12]
}
 8001bf0:	bf00      	nop
 8001bf2:	3714      	adds	r7, #20
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bc80      	pop	{r7}
 8001bf8:	4770      	bx	lr
	...

08001bfc <BSP_RADIO_Init>:
/**
  * @brief  Init Radio Switch 
  * @retval BSP status
  */
int32_t BSP_RADIO_Init(void)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b086      	sub	sp, #24
 8001c00:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpio_init_structure = {0};
 8001c02:	1d3b      	adds	r3, r7, #4
 8001c04:	2200      	movs	r2, #0
 8001c06:	601a      	str	r2, [r3, #0]
 8001c08:	605a      	str	r2, [r3, #4]
 8001c0a:	609a      	str	r2, [r3, #8]
 8001c0c:	60da      	str	r2, [r3, #12]
 8001c0e:	611a      	str	r2, [r3, #16]
  
  /* Enable the Radio Switch Clock */
  RF_SW_CTRL3_GPIO_CLK_ENABLE();
 8001c10:	2004      	movs	r0, #4
 8001c12:	f7ff ffda 	bl	8001bca <LL_AHB2_GRP1_EnableClock>
  
  /* Configure the Radio Switch pin */
  gpio_init_structure.Pin   = RF_SW_CTRL1_PIN;
 8001c16:	2310      	movs	r3, #16
 8001c18:	607b      	str	r3, [r7, #4]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c22:	2303      	movs	r3, #3
 8001c24:	613b      	str	r3, [r7, #16]
  
  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 8001c26:	1d3b      	adds	r3, r7, #4
 8001c28:	4619      	mov	r1, r3
 8001c2a:	4812      	ldr	r0, [pc, #72]	@ (8001c74 <BSP_RADIO_Init+0x78>)
 8001c2c:	f000 fe48 	bl	80028c0 <HAL_GPIO_Init>
  
  gpio_init_structure.Pin = RF_SW_CTRL2_PIN;
 8001c30:	2320      	movs	r3, #32
 8001c32:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 8001c34:	1d3b      	adds	r3, r7, #4
 8001c36:	4619      	mov	r1, r3
 8001c38:	480e      	ldr	r0, [pc, #56]	@ (8001c74 <BSP_RADIO_Init+0x78>)
 8001c3a:	f000 fe41 	bl	80028c0 <HAL_GPIO_Init>
  
  gpio_init_structure.Pin = RF_SW_CTRL3_PIN;
 8001c3e:	2308      	movs	r3, #8
 8001c40:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL3_GPIO_PORT, &gpio_init_structure);
 8001c42:	1d3b      	adds	r3, r7, #4
 8001c44:	4619      	mov	r1, r3
 8001c46:	480b      	ldr	r0, [pc, #44]	@ (8001c74 <BSP_RADIO_Init+0x78>)
 8001c48:	f000 fe3a 	bl	80028c0 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	2120      	movs	r1, #32
 8001c50:	4808      	ldr	r0, [pc, #32]	@ (8001c74 <BSP_RADIO_Init+0x78>)
 8001c52:	f001 f863 	bl	8002d1c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 8001c56:	2200      	movs	r2, #0
 8001c58:	2110      	movs	r1, #16
 8001c5a:	4806      	ldr	r0, [pc, #24]	@ (8001c74 <BSP_RADIO_Init+0x78>)
 8001c5c:	f001 f85e 	bl	8002d1c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET); 
 8001c60:	2200      	movs	r2, #0
 8001c62:	2108      	movs	r1, #8
 8001c64:	4803      	ldr	r0, [pc, #12]	@ (8001c74 <BSP_RADIO_Init+0x78>)
 8001c66:	f001 f859 	bl	8002d1c <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8001c6a:	2300      	movs	r3, #0
}
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	3718      	adds	r7, #24
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bd80      	pop	{r7, pc}
 8001c74:	48000800 	.word	0x48000800

08001c78 <BSP_RADIO_ConfigRFSwitch>:
  *           @arg RADIO_SWITCH_RFO_LP
  *           @arg RADIO_SWITCH_RFO_HP
  * @retval BSP status
  */
int32_t BSP_RADIO_ConfigRFSwitch(BSP_RADIO_Switch_TypeDef Config)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b082      	sub	sp, #8
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	4603      	mov	r3, r0
 8001c80:	71fb      	strb	r3, [r7, #7]
  switch (Config)
 8001c82:	79fb      	ldrb	r3, [r7, #7]
 8001c84:	2b03      	cmp	r3, #3
 8001c86:	d84b      	bhi.n	8001d20 <BSP_RADIO_ConfigRFSwitch+0xa8>
 8001c88:	a201      	add	r2, pc, #4	@ (adr r2, 8001c90 <BSP_RADIO_ConfigRFSwitch+0x18>)
 8001c8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c8e:	bf00      	nop
 8001c90:	08001ca1 	.word	0x08001ca1
 8001c94:	08001cc1 	.word	0x08001cc1
 8001c98:	08001ce1 	.word	0x08001ce1
 8001c9c:	08001d01 	.word	0x08001d01
  {
    case RADIO_SWITCH_OFF:
    {
      /* Turn off switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET);
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	2108      	movs	r1, #8
 8001ca4:	4821      	ldr	r0, [pc, #132]	@ (8001d2c <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8001ca6:	f001 f839 	bl	8002d1c <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 8001caa:	2200      	movs	r2, #0
 8001cac:	2110      	movs	r1, #16
 8001cae:	481f      	ldr	r0, [pc, #124]	@ (8001d2c <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8001cb0:	f001 f834 	bl	8002d1c <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	2120      	movs	r1, #32
 8001cb8:	481c      	ldr	r0, [pc, #112]	@ (8001d2c <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8001cba:	f001 f82f 	bl	8002d1c <HAL_GPIO_WritePin>
      break;      
 8001cbe:	e030      	b.n	8001d22 <BSP_RADIO_ConfigRFSwitch+0xaa>
    }
    case RADIO_SWITCH_RX:
    {
      /*Turns On in Rx Mode the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 8001cc0:	2201      	movs	r2, #1
 8001cc2:	2108      	movs	r1, #8
 8001cc4:	4819      	ldr	r0, [pc, #100]	@ (8001d2c <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8001cc6:	f001 f829 	bl	8002d1c <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 8001cca:	2201      	movs	r2, #1
 8001ccc:	2110      	movs	r1, #16
 8001cce:	4817      	ldr	r0, [pc, #92]	@ (8001d2c <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8001cd0:	f001 f824 	bl	8002d1c <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	2120      	movs	r1, #32
 8001cd8:	4814      	ldr	r0, [pc, #80]	@ (8001d2c <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8001cda:	f001 f81f 	bl	8002d1c <HAL_GPIO_WritePin>
      break;
 8001cde:	e020      	b.n	8001d22 <BSP_RADIO_ConfigRFSwitch+0xaa>
    }
    case RADIO_SWITCH_RFO_LP:
    {
      /*Turns On in Tx Low Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 8001ce0:	2201      	movs	r2, #1
 8001ce2:	2108      	movs	r1, #8
 8001ce4:	4811      	ldr	r0, [pc, #68]	@ (8001d2c <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8001ce6:	f001 f819 	bl	8002d1c <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 8001cea:	2201      	movs	r2, #1
 8001cec:	2110      	movs	r1, #16
 8001cee:	480f      	ldr	r0, [pc, #60]	@ (8001d2c <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8001cf0:	f001 f814 	bl	8002d1c <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 8001cf4:	2201      	movs	r2, #1
 8001cf6:	2120      	movs	r1, #32
 8001cf8:	480c      	ldr	r0, [pc, #48]	@ (8001d2c <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8001cfa:	f001 f80f 	bl	8002d1c <HAL_GPIO_WritePin>
      break;
 8001cfe:	e010      	b.n	8001d22 <BSP_RADIO_ConfigRFSwitch+0xaa>
    }
    case RADIO_SWITCH_RFO_HP:
    {
      /*Turns On in Tx High Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 8001d00:	2201      	movs	r2, #1
 8001d02:	2108      	movs	r1, #8
 8001d04:	4809      	ldr	r0, [pc, #36]	@ (8001d2c <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8001d06:	f001 f809 	bl	8002d1c <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	2110      	movs	r1, #16
 8001d0e:	4807      	ldr	r0, [pc, #28]	@ (8001d2c <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8001d10:	f001 f804 	bl	8002d1c <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 8001d14:	2201      	movs	r2, #1
 8001d16:	2120      	movs	r1, #32
 8001d18:	4804      	ldr	r0, [pc, #16]	@ (8001d2c <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8001d1a:	f000 ffff 	bl	8002d1c <HAL_GPIO_WritePin>
      break;
 8001d1e:	e000      	b.n	8001d22 <BSP_RADIO_ConfigRFSwitch+0xaa>
    }
    default:
      break;    
 8001d20:	bf00      	nop
  }  

  return BSP_ERROR_NONE;
 8001d22:	2300      	movs	r3, #0
}
 8001d24:	4618      	mov	r0, r3
 8001d26:	3708      	adds	r7, #8
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bd80      	pop	{r7, pc}
 8001d2c:	48000800 	.word	0x48000800

08001d30 <BSP_RADIO_GetTxConfig>:
  *  RADIO_CONF_RFO_LP_HP
  *  RADIO_CONF_RFO_LP
  *  RADIO_CONF_RFO_HP
  */
int32_t BSP_RADIO_GetTxConfig(void)
{
 8001d30:	b480      	push	{r7}
 8001d32:	af00      	add	r7, sp, #0
  return RADIO_CONF_RFO_LP_HP;
 8001d34:	2300      	movs	r3, #0
}
 8001d36:	4618      	mov	r0, r3
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bc80      	pop	{r7}
 8001d3c:	4770      	bx	lr

08001d3e <BSP_RADIO_IsTCXO>:
  * @retval
  *  RADIO_CONF_TCXO_NOT_SUPPORTED
  *  RADIO_CONF_TCXO_SUPPORTED
  */
int32_t BSP_RADIO_IsTCXO(void)
{
 8001d3e:	b480      	push	{r7}
 8001d40:	af00      	add	r7, sp, #0
  return RADIO_CONF_TCXO_SUPPORTED;
 8001d42:	2301      	movs	r3, #1
}
 8001d44:	4618      	mov	r0, r3
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bc80      	pop	{r7}
 8001d4a:	4770      	bx	lr

08001d4c <BSP_RADIO_IsDCDC>:
  * @retval
  *  RADIO_CONF_DCDC_NOT_SUPPORTED
  *  RADIO_CONF_DCDC_SUPPORTED  
  */
int32_t BSP_RADIO_IsDCDC(void)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	af00      	add	r7, sp, #0
  return RADIO_CONF_DCDC_SUPPORTED;
 8001d50:	2301      	movs	r3, #1
}
 8001d52:	4618      	mov	r0, r3
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bc80      	pop	{r7}
 8001d58:	4770      	bx	lr

08001d5a <BSP_RADIO_GetRFOMaxPowerConfig>:
  * @retval
  *    RADIO_CONF_RFO_LP_MAX_15_dBm for LP mode
  *    RADIO_CONF_RFO_HP_MAX_22_dBm for HP mode
  */
int32_t BSP_RADIO_GetRFOMaxPowerConfig(BSP_RADIO_RFOMaxPowerConfig_TypeDef Config)
{
 8001d5a:	b480      	push	{r7}
 8001d5c:	b085      	sub	sp, #20
 8001d5e:	af00      	add	r7, sp, #0
 8001d60:	4603      	mov	r3, r0
 8001d62:	71fb      	strb	r3, [r7, #7]
  int32_t ret;

  if(Config == RADIO_RFO_LP_MAXPOWER)
 8001d64:	79fb      	ldrb	r3, [r7, #7]
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d102      	bne.n	8001d70 <BSP_RADIO_GetRFOMaxPowerConfig+0x16>
  {
    ret = RADIO_CONF_RFO_LP_MAX_15_dBm;
 8001d6a:	230f      	movs	r3, #15
 8001d6c:	60fb      	str	r3, [r7, #12]
 8001d6e:	e001      	b.n	8001d74 <BSP_RADIO_GetRFOMaxPowerConfig+0x1a>
  }
  else
  {
    ret = RADIO_CONF_RFO_HP_MAX_22_dBm;
 8001d70:	2316      	movs	r3, #22
 8001d72:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8001d74:	68fb      	ldr	r3, [r7, #12]
}
 8001d76:	4618      	mov	r0, r3
 8001d78:	3714      	adds	r7, #20
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bc80      	pop	{r7}
 8001d7e:	4770      	bx	lr

08001d80 <LL_DBGMCU_DisableDBGSleepMode>:
  * @brief  Disable the CPU1 Debug Module during SLEEP mode
  * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_DisableDBGSleepMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_DisableDBGSleepMode(void)
{
 8001d80:	b480      	push	{r7}
 8001d82:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8001d84:	4b04      	ldr	r3, [pc, #16]	@ (8001d98 <LL_DBGMCU_DisableDBGSleepMode+0x18>)
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	4a03      	ldr	r2, [pc, #12]	@ (8001d98 <LL_DBGMCU_DisableDBGSleepMode+0x18>)
 8001d8a:	f023 0301 	bic.w	r3, r3, #1
 8001d8e:	6053      	str	r3, [r2, #4]
}
 8001d90:	bf00      	nop
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bc80      	pop	{r7}
 8001d96:	4770      	bx	lr
 8001d98:	e0042000 	.word	0xe0042000

08001d9c <LL_DBGMCU_DisableDBGStopMode>:
  * @brief  Disable the Debug Module during STOP mode
  * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_DisableDBGStopMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_DisableDBGStopMode(void)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8001da0:	4b04      	ldr	r3, [pc, #16]	@ (8001db4 <LL_DBGMCU_DisableDBGStopMode+0x18>)
 8001da2:	685b      	ldr	r3, [r3, #4]
 8001da4:	4a03      	ldr	r2, [pc, #12]	@ (8001db4 <LL_DBGMCU_DisableDBGStopMode+0x18>)
 8001da6:	f023 0302 	bic.w	r3, r3, #2
 8001daa:	6053      	str	r3, [r2, #4]
}
 8001dac:	bf00      	nop
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bc80      	pop	{r7}
 8001db2:	4770      	bx	lr
 8001db4:	e0042000 	.word	0xe0042000

08001db8 <LL_DBGMCU_DisableDBGStandbyMode>:
  * @brief  Disable the Debug Module during STANDBY mode
  * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_DisableDBGStandbyMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_DisableDBGStandbyMode(void)
{
 8001db8:	b480      	push	{r7}
 8001dba:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 8001dbc:	4b04      	ldr	r3, [pc, #16]	@ (8001dd0 <LL_DBGMCU_DisableDBGStandbyMode+0x18>)
 8001dbe:	685b      	ldr	r3, [r3, #4]
 8001dc0:	4a03      	ldr	r2, [pc, #12]	@ (8001dd0 <LL_DBGMCU_DisableDBGStandbyMode+0x18>)
 8001dc2:	f023 0304 	bic.w	r3, r3, #4
 8001dc6:	6053      	str	r3, [r2, #4]
}
 8001dc8:	bf00      	nop
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bc80      	pop	{r7}
 8001dce:	4770      	bx	lr
 8001dd0:	e0042000 	.word	0xe0042000

08001dd4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b082      	sub	sp, #8
 8001dd8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001dde:	2003      	movs	r0, #3
 8001de0:	f000 f914 	bl	800200c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8001de4:	f002 febe 	bl	8004b64 <HAL_RCC_GetHCLKFreq>
 8001de8:	4603      	mov	r3, r0
 8001dea:	4a09      	ldr	r2, [pc, #36]	@ (8001e10 <HAL_Init+0x3c>)
 8001dec:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001dee:	200f      	movs	r0, #15
 8001df0:	f7ff f9c0 	bl	8001174 <HAL_InitTick>
 8001df4:	4603      	mov	r3, r0
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d002      	beq.n	8001e00 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	71fb      	strb	r3, [r7, #7]
 8001dfe:	e001      	b.n	8001e04 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001e00:	f7ff f87d 	bl	8000efe <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001e04:	79fb      	ldrb	r3, [r7, #7]
}
 8001e06:	4618      	mov	r0, r3
 8001e08:	3708      	adds	r7, #8
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}
 8001e0e:	bf00      	nop
 8001e10:	20000000 	.word	0x20000000

08001e14 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8001e14:	b480      	push	{r7}
 8001e16:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8001e18:	4b04      	ldr	r3, [pc, #16]	@ (8001e2c <HAL_SuspendTick+0x18>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4a03      	ldr	r2, [pc, #12]	@ (8001e2c <HAL_SuspendTick+0x18>)
 8001e1e:	f023 0302 	bic.w	r3, r3, #2
 8001e22:	6013      	str	r3, [r2, #0]
}
 8001e24:	bf00      	nop
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bc80      	pop	{r7}
 8001e2a:	4770      	bx	lr
 8001e2c:	e000e010 	.word	0xe000e010

08001e30 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8001e30:	b480      	push	{r7}
 8001e32:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8001e34:	4b04      	ldr	r3, [pc, #16]	@ (8001e48 <HAL_ResumeTick+0x18>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	4a03      	ldr	r2, [pc, #12]	@ (8001e48 <HAL_ResumeTick+0x18>)
 8001e3a:	f043 0302 	orr.w	r3, r3, #2
 8001e3e:	6013      	str	r3, [r2, #0]
}
 8001e40:	bf00      	nop
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bc80      	pop	{r7}
 8001e46:	4770      	bx	lr
 8001e48:	e000e010 	.word	0xe000e010

08001e4c <HAL_DBGMCU_DisableDBGSleepMode>:
/**
  * @brief  Disable the CPU1 Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGSleepMode(void)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGSleepMode();
 8001e50:	f7ff ff96 	bl	8001d80 <LL_DBGMCU_DisableDBGSleepMode>
}
 8001e54:	bf00      	nop
 8001e56:	bd80      	pop	{r7, pc}

08001e58 <HAL_DBGMCU_DisableDBGStopMode>:
/**
  * @brief  Disable the CPU1 Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGStopMode();
 8001e5c:	f7ff ff9e 	bl	8001d9c <LL_DBGMCU_DisableDBGStopMode>
}
 8001e60:	bf00      	nop
 8001e62:	bd80      	pop	{r7, pc}

08001e64 <HAL_DBGMCU_DisableDBGStandbyMode>:
/**
  * @brief  Disable the CPU1 Debug Module during STANDBY mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStandbyMode(void)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGStandbyMode();
 8001e68:	f7ff ffa6 	bl	8001db8 <LL_DBGMCU_DisableDBGStandbyMode>
}
 8001e6c:	bf00      	nop
 8001e6e:	bd80      	pop	{r7, pc}

08001e70 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e70:	b480      	push	{r7}
 8001e72:	b085      	sub	sp, #20
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	f003 0307 	and.w	r3, r3, #7
 8001e7e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e80:	4b0c      	ldr	r3, [pc, #48]	@ (8001eb4 <__NVIC_SetPriorityGrouping+0x44>)
 8001e82:	68db      	ldr	r3, [r3, #12]
 8001e84:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e86:	68ba      	ldr	r2, [r7, #8]
 8001e88:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001e8c:	4013      	ands	r3, r2
 8001e8e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e94:	68bb      	ldr	r3, [r7, #8]
 8001e96:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e98:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001e9c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ea0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ea2:	4a04      	ldr	r2, [pc, #16]	@ (8001eb4 <__NVIC_SetPriorityGrouping+0x44>)
 8001ea4:	68bb      	ldr	r3, [r7, #8]
 8001ea6:	60d3      	str	r3, [r2, #12]
}
 8001ea8:	bf00      	nop
 8001eaa:	3714      	adds	r7, #20
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bc80      	pop	{r7}
 8001eb0:	4770      	bx	lr
 8001eb2:	bf00      	nop
 8001eb4:	e000ed00 	.word	0xe000ed00

08001eb8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ebc:	4b04      	ldr	r3, [pc, #16]	@ (8001ed0 <__NVIC_GetPriorityGrouping+0x18>)
 8001ebe:	68db      	ldr	r3, [r3, #12]
 8001ec0:	0a1b      	lsrs	r3, r3, #8
 8001ec2:	f003 0307 	and.w	r3, r3, #7
}
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bc80      	pop	{r7}
 8001ecc:	4770      	bx	lr
 8001ece:	bf00      	nop
 8001ed0:	e000ed00 	.word	0xe000ed00

08001ed4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	b083      	sub	sp, #12
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	4603      	mov	r3, r0
 8001edc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ede:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	db0b      	blt.n	8001efe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ee6:	79fb      	ldrb	r3, [r7, #7]
 8001ee8:	f003 021f 	and.w	r2, r3, #31
 8001eec:	4906      	ldr	r1, [pc, #24]	@ (8001f08 <__NVIC_EnableIRQ+0x34>)
 8001eee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ef2:	095b      	lsrs	r3, r3, #5
 8001ef4:	2001      	movs	r0, #1
 8001ef6:	fa00 f202 	lsl.w	r2, r0, r2
 8001efa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001efe:	bf00      	nop
 8001f00:	370c      	adds	r7, #12
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bc80      	pop	{r7}
 8001f06:	4770      	bx	lr
 8001f08:	e000e100 	.word	0xe000e100

08001f0c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	b083      	sub	sp, #12
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	4603      	mov	r3, r0
 8001f14:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	db12      	blt.n	8001f44 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f1e:	79fb      	ldrb	r3, [r7, #7]
 8001f20:	f003 021f 	and.w	r2, r3, #31
 8001f24:	490a      	ldr	r1, [pc, #40]	@ (8001f50 <__NVIC_DisableIRQ+0x44>)
 8001f26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f2a:	095b      	lsrs	r3, r3, #5
 8001f2c:	2001      	movs	r0, #1
 8001f2e:	fa00 f202 	lsl.w	r2, r0, r2
 8001f32:	3320      	adds	r3, #32
 8001f34:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001f38:	f3bf 8f4f 	dsb	sy
}
 8001f3c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001f3e:	f3bf 8f6f 	isb	sy
}
 8001f42:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8001f44:	bf00      	nop
 8001f46:	370c      	adds	r7, #12
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	bc80      	pop	{r7}
 8001f4c:	4770      	bx	lr
 8001f4e:	bf00      	nop
 8001f50:	e000e100 	.word	0xe000e100

08001f54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f54:	b480      	push	{r7}
 8001f56:	b083      	sub	sp, #12
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	6039      	str	r1, [r7, #0]
 8001f5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	db0a      	blt.n	8001f7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	b2da      	uxtb	r2, r3
 8001f6c:	490c      	ldr	r1, [pc, #48]	@ (8001fa0 <__NVIC_SetPriority+0x4c>)
 8001f6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f72:	0112      	lsls	r2, r2, #4
 8001f74:	b2d2      	uxtb	r2, r2
 8001f76:	440b      	add	r3, r1
 8001f78:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f7c:	e00a      	b.n	8001f94 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	b2da      	uxtb	r2, r3
 8001f82:	4908      	ldr	r1, [pc, #32]	@ (8001fa4 <__NVIC_SetPriority+0x50>)
 8001f84:	79fb      	ldrb	r3, [r7, #7]
 8001f86:	f003 030f 	and.w	r3, r3, #15
 8001f8a:	3b04      	subs	r3, #4
 8001f8c:	0112      	lsls	r2, r2, #4
 8001f8e:	b2d2      	uxtb	r2, r2
 8001f90:	440b      	add	r3, r1
 8001f92:	761a      	strb	r2, [r3, #24]
}
 8001f94:	bf00      	nop
 8001f96:	370c      	adds	r7, #12
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	bc80      	pop	{r7}
 8001f9c:	4770      	bx	lr
 8001f9e:	bf00      	nop
 8001fa0:	e000e100 	.word	0xe000e100
 8001fa4:	e000ed00 	.word	0xe000ed00

08001fa8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	b089      	sub	sp, #36	@ 0x24
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	60f8      	str	r0, [r7, #12]
 8001fb0:	60b9      	str	r1, [r7, #8]
 8001fb2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	f003 0307 	and.w	r3, r3, #7
 8001fba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001fbc:	69fb      	ldr	r3, [r7, #28]
 8001fbe:	f1c3 0307 	rsb	r3, r3, #7
 8001fc2:	2b04      	cmp	r3, #4
 8001fc4:	bf28      	it	cs
 8001fc6:	2304      	movcs	r3, #4
 8001fc8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001fca:	69fb      	ldr	r3, [r7, #28]
 8001fcc:	3304      	adds	r3, #4
 8001fce:	2b06      	cmp	r3, #6
 8001fd0:	d902      	bls.n	8001fd8 <NVIC_EncodePriority+0x30>
 8001fd2:	69fb      	ldr	r3, [r7, #28]
 8001fd4:	3b03      	subs	r3, #3
 8001fd6:	e000      	b.n	8001fda <NVIC_EncodePriority+0x32>
 8001fd8:	2300      	movs	r3, #0
 8001fda:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fdc:	f04f 32ff 	mov.w	r2, #4294967295
 8001fe0:	69bb      	ldr	r3, [r7, #24]
 8001fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe6:	43da      	mvns	r2, r3
 8001fe8:	68bb      	ldr	r3, [r7, #8]
 8001fea:	401a      	ands	r2, r3
 8001fec:	697b      	ldr	r3, [r7, #20]
 8001fee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ff0:	f04f 31ff 	mov.w	r1, #4294967295
 8001ff4:	697b      	ldr	r3, [r7, #20]
 8001ff6:	fa01 f303 	lsl.w	r3, r1, r3
 8001ffa:	43d9      	mvns	r1, r3
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002000:	4313      	orrs	r3, r2
         );
}
 8002002:	4618      	mov	r0, r3
 8002004:	3724      	adds	r7, #36	@ 0x24
 8002006:	46bd      	mov	sp, r7
 8002008:	bc80      	pop	{r7}
 800200a:	4770      	bx	lr

0800200c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b082      	sub	sp, #8
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002014:	6878      	ldr	r0, [r7, #4]
 8002016:	f7ff ff2b 	bl	8001e70 <__NVIC_SetPriorityGrouping>
}
 800201a:	bf00      	nop
 800201c:	3708      	adds	r7, #8
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}

08002022 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002022:	b580      	push	{r7, lr}
 8002024:	b086      	sub	sp, #24
 8002026:	af00      	add	r7, sp, #0
 8002028:	4603      	mov	r3, r0
 800202a:	60b9      	str	r1, [r7, #8]
 800202c:	607a      	str	r2, [r7, #4]
 800202e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002030:	f7ff ff42 	bl	8001eb8 <__NVIC_GetPriorityGrouping>
 8002034:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002036:	687a      	ldr	r2, [r7, #4]
 8002038:	68b9      	ldr	r1, [r7, #8]
 800203a:	6978      	ldr	r0, [r7, #20]
 800203c:	f7ff ffb4 	bl	8001fa8 <NVIC_EncodePriority>
 8002040:	4602      	mov	r2, r0
 8002042:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002046:	4611      	mov	r1, r2
 8002048:	4618      	mov	r0, r3
 800204a:	f7ff ff83 	bl	8001f54 <__NVIC_SetPriority>
}
 800204e:	bf00      	nop
 8002050:	3718      	adds	r7, #24
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}

08002056 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002056:	b580      	push	{r7, lr}
 8002058:	b082      	sub	sp, #8
 800205a:	af00      	add	r7, sp, #0
 800205c:	4603      	mov	r3, r0
 800205e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002060:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002064:	4618      	mov	r0, r3
 8002066:	f7ff ff35 	bl	8001ed4 <__NVIC_EnableIRQ>
}
 800206a:	bf00      	nop
 800206c:	3708      	adds	r7, #8
 800206e:	46bd      	mov	sp, r7
 8002070:	bd80      	pop	{r7, pc}

08002072 <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002072:	b580      	push	{r7, lr}
 8002074:	b082      	sub	sp, #8
 8002076:	af00      	add	r7, sp, #0
 8002078:	4603      	mov	r3, r0
 800207a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800207c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002080:	4618      	mov	r0, r3
 8002082:	f7ff ff43 	bl	8001f0c <__NVIC_DisableIRQ>
}
 8002086:	bf00      	nop
 8002088:	3708      	adds	r7, #8
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}
	...

08002090 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b082      	sub	sp, #8
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	2b00      	cmp	r3, #0
 800209c:	d101      	bne.n	80020a2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800209e:	2301      	movs	r3, #1
 80020a0:	e08e      	b.n	80021c0 <HAL_DMA_Init+0x130>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	461a      	mov	r2, r3
 80020a8:	4b47      	ldr	r3, [pc, #284]	@ (80021c8 <HAL_DMA_Init+0x138>)
 80020aa:	429a      	cmp	r2, r3
 80020ac:	d80f      	bhi.n	80020ce <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	461a      	mov	r2, r3
 80020b4:	4b45      	ldr	r3, [pc, #276]	@ (80021cc <HAL_DMA_Init+0x13c>)
 80020b6:	4413      	add	r3, r2
 80020b8:	4a45      	ldr	r2, [pc, #276]	@ (80021d0 <HAL_DMA_Init+0x140>)
 80020ba:	fba2 2303 	umull	r2, r3, r2, r3
 80020be:	091b      	lsrs	r3, r3, #4
 80020c0:	009a      	lsls	r2, r3, #2
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	4a42      	ldr	r2, [pc, #264]	@ (80021d4 <HAL_DMA_Init+0x144>)
 80020ca:	641a      	str	r2, [r3, #64]	@ 0x40
 80020cc:	e00e      	b.n	80020ec <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	461a      	mov	r2, r3
 80020d4:	4b40      	ldr	r3, [pc, #256]	@ (80021d8 <HAL_DMA_Init+0x148>)
 80020d6:	4413      	add	r3, r2
 80020d8:	4a3d      	ldr	r2, [pc, #244]	@ (80021d0 <HAL_DMA_Init+0x140>)
 80020da:	fba2 2303 	umull	r2, r3, r2, r3
 80020de:	091b      	lsrs	r3, r3, #4
 80020e0:	009a      	lsls	r2, r3, #2
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	4a3c      	ldr	r2, [pc, #240]	@ (80021dc <HAL_DMA_Init+0x14c>)
 80020ea:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2202      	movs	r2, #2
 80020f0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	687a      	ldr	r2, [r7, #4]
 80020fc:	6812      	ldr	r2, [r2, #0]
 80020fe:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8002102:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002106:	6013      	str	r3, [r2, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	6819      	ldr	r1, [r3, #0]
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	689a      	ldr	r2, [r3, #8]
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	68db      	ldr	r3, [r3, #12]
 8002116:	431a      	orrs	r2, r3
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	691b      	ldr	r3, [r3, #16]
 800211c:	431a      	orrs	r2, r3
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	695b      	ldr	r3, [r3, #20]
 8002122:	431a      	orrs	r2, r3
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	699b      	ldr	r3, [r3, #24]
 8002128:	431a      	orrs	r2, r3
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	69db      	ldr	r3, [r3, #28]
 800212e:	431a      	orrs	r2, r3
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	6a1b      	ldr	r3, [r3, #32]
 8002134:	431a      	orrs	r2, r3
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	430a      	orrs	r2, r1
 800213c:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800213e:	6878      	ldr	r0, [r7, #4]
 8002140:	f000 fb52 	bl	80027e8 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	689b      	ldr	r3, [r3, #8]
 8002148:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800214c:	d102      	bne.n	8002154 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	2200      	movs	r2, #0
 8002152:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	685a      	ldr	r2, [r3, #4]
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800215c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002160:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002166:	687a      	ldr	r2, [r7, #4]
 8002168:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800216a:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	2b00      	cmp	r3, #0
 8002172:	d010      	beq.n	8002196 <HAL_DMA_Init+0x106>
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	685b      	ldr	r3, [r3, #4]
 8002178:	2b04      	cmp	r3, #4
 800217a:	d80c      	bhi.n	8002196 <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800217c:	6878      	ldr	r0, [r7, #4]
 800217e:	f000 fb7b 	bl	8002878 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002186:	2200      	movs	r2, #0
 8002188:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800218e:	687a      	ldr	r2, [r7, #4]
 8002190:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002192:	605a      	str	r2, [r3, #4]
 8002194:	e008      	b.n	80021a8 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	2200      	movs	r2, #0
 800219a:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2200      	movs	r2, #0
 80021a0:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	2200      	movs	r2, #0
 80021a6:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	2200      	movs	r2, #0
 80021ac:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	2201      	movs	r2, #1
 80021b2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	2200      	movs	r2, #0
 80021ba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80021be:	2300      	movs	r3, #0
}
 80021c0:	4618      	mov	r0, r3
 80021c2:	3708      	adds	r7, #8
 80021c4:	46bd      	mov	sp, r7
 80021c6:	bd80      	pop	{r7, pc}
 80021c8:	40020407 	.word	0x40020407
 80021cc:	bffdfff8 	.word	0xbffdfff8
 80021d0:	cccccccd 	.word	0xcccccccd
 80021d4:	40020000 	.word	0x40020000
 80021d8:	bffdfbf8 	.word	0xbffdfbf8
 80021dc:	40020400 	.word	0x40020400

080021e0 <HAL_DMA_DeInit>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b082      	sub	sp, #8
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (NULL == hdma)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d101      	bne.n	80021f2 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80021ee:	2301      	movs	r3, #1
 80021f0:	e07b      	b.n	80022ea <HAL_DMA_DeInit+0x10a>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	681a      	ldr	r2, [r3, #0]
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f022 0201 	bic.w	r2, r2, #1
 8002200:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	461a      	mov	r2, r3
 8002208:	4b3a      	ldr	r3, [pc, #232]	@ (80022f4 <HAL_DMA_DeInit+0x114>)
 800220a:	429a      	cmp	r2, r3
 800220c:	d80f      	bhi.n	800222e <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	461a      	mov	r2, r3
 8002214:	4b38      	ldr	r3, [pc, #224]	@ (80022f8 <HAL_DMA_DeInit+0x118>)
 8002216:	4413      	add	r3, r2
 8002218:	4a38      	ldr	r2, [pc, #224]	@ (80022fc <HAL_DMA_DeInit+0x11c>)
 800221a:	fba2 2303 	umull	r2, r3, r2, r3
 800221e:	091b      	lsrs	r3, r3, #4
 8002220:	009a      	lsls	r2, r3, #2
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	4a35      	ldr	r2, [pc, #212]	@ (8002300 <HAL_DMA_DeInit+0x120>)
 800222a:	641a      	str	r2, [r3, #64]	@ 0x40
 800222c:	e00e      	b.n	800224c <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	461a      	mov	r2, r3
 8002234:	4b33      	ldr	r3, [pc, #204]	@ (8002304 <HAL_DMA_DeInit+0x124>)
 8002236:	4413      	add	r3, r2
 8002238:	4a30      	ldr	r2, [pc, #192]	@ (80022fc <HAL_DMA_DeInit+0x11c>)
 800223a:	fba2 2303 	umull	r2, r3, r2, r3
 800223e:	091b      	lsrs	r3, r3, #4
 8002240:	009a      	lsls	r2, r3, #2
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	4a2f      	ldr	r2, [pc, #188]	@ (8002308 <HAL_DMA_DeInit+0x128>)
 800224a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	2200      	movs	r2, #0
 8002252:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002258:	f003 021c 	and.w	r2, r3, #28
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002260:	2101      	movs	r1, #1
 8002262:	fa01 f202 	lsl.w	r2, r1, r2
 8002266:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002268:	6878      	ldr	r0, [r7, #4]
 800226a:	f000 fabd 	bl	80027e8 <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0U;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002272:	2200      	movs	r2, #0
 8002274:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800227a:	687a      	ldr	r2, [r7, #4]
 800227c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800227e:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	2b00      	cmp	r3, #0
 8002286:	d00f      	beq.n	80022a8 <HAL_DMA_DeInit+0xc8>
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	2b04      	cmp	r3, #4
 800228e:	d80b      	bhi.n	80022a8 <HAL_DMA_DeInit+0xc8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002290:	6878      	ldr	r0, [r7, #4]
 8002292:	f000 faf1 	bl	8002878 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800229a:	2200      	movs	r2, #0
 800229c:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022a2:	687a      	ldr	r2, [r7, #4]
 80022a4:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80022a6:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = 0U;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	2200      	movs	r2, #0
 80022ac:	655a      	str	r2, [r3, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatus = 0U;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	2200      	movs	r2, #0
 80022b2:	659a      	str	r2, [r3, #88]	@ 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2200      	movs	r2, #0
 80022b8:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	2200      	movs	r2, #0
 80022be:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma->XferHalfCpltCallback = NULL;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2200      	movs	r2, #0
 80022c4:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma->XferErrorCallback = NULL;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2200      	movs	r2, #0
 80022ca:	635a      	str	r2, [r3, #52]	@ 0x34
  hdma->XferAbortCallback = NULL;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	2200      	movs	r2, #0
 80022d0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	2200      	movs	r2, #0
 80022d6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2200      	movs	r2, #0
 80022dc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2200      	movs	r2, #0
 80022e4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80022e8:	2300      	movs	r3, #0
}
 80022ea:	4618      	mov	r0, r3
 80022ec:	3708      	adds	r7, #8
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	40020407 	.word	0x40020407
 80022f8:	bffdfff8 	.word	0xbffdfff8
 80022fc:	cccccccd 	.word	0xcccccccd
 8002300:	40020000 	.word	0x40020000
 8002304:	bffdfbf8 	.word	0xbffdfbf8
 8002308:	40020400 	.word	0x40020400

0800230c <HAL_DMA_Start_IT>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b086      	sub	sp, #24
 8002310:	af00      	add	r7, sp, #0
 8002312:	60f8      	str	r0, [r7, #12]
 8002314:	60b9      	str	r1, [r7, #8]
 8002316:	607a      	str	r2, [r7, #4]
 8002318:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800231a:	2300      	movs	r3, #0
 800231c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002324:	2b01      	cmp	r3, #1
 8002326:	d101      	bne.n	800232c <HAL_DMA_Start_IT+0x20>
 8002328:	2302      	movs	r3, #2
 800232a:	e069      	b.n	8002400 <HAL_DMA_Start_IT+0xf4>
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	2201      	movs	r2, #1
 8002330:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (hdma->State == HAL_DMA_STATE_READY)
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800233a:	b2db      	uxtb	r3, r3
 800233c:	2b01      	cmp	r3, #1
 800233e:	d155      	bne.n	80023ec <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	2202      	movs	r2, #2
 8002344:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	2200      	movs	r2, #0
 800234c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	681a      	ldr	r2, [r3, #0]
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f022 0201 	bic.w	r2, r2, #1
 800235c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800235e:	683b      	ldr	r3, [r7, #0]
 8002360:	687a      	ldr	r2, [r7, #4]
 8002362:	68b9      	ldr	r1, [r7, #8]
 8002364:	68f8      	ldr	r0, [r7, #12]
 8002366:	f000 fa02 	bl	800276e <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800236e:	2b00      	cmp	r3, #0
 8002370:	d008      	beq.n	8002384 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	681a      	ldr	r2, [r3, #0]
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f042 020e 	orr.w	r2, r2, #14
 8002380:	601a      	str	r2, [r3, #0]
 8002382:	e00f      	b.n	80023a4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	681a      	ldr	r2, [r3, #0]
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f022 0204 	bic.w	r2, r2, #4
 8002392:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	681a      	ldr	r2, [r3, #0]
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f042 020a 	orr.w	r2, r2, #10
 80023a2:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d007      	beq.n	80023c2 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80023b6:	681a      	ldr	r2, [r3, #0]
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80023bc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80023c0:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d007      	beq.n	80023da <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023ce:	681a      	ldr	r2, [r3, #0]
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023d4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80023d8:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	681a      	ldr	r2, [r3, #0]
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f042 0201 	orr.w	r2, r2, #1
 80023e8:	601a      	str	r2, [r3, #0]
 80023ea:	e008      	b.n	80023fe <HAL_DMA_Start_IT+0xf2>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	2280      	movs	r2, #128	@ 0x80
 80023f0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	2200      	movs	r2, #0
 80023f6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Return error status */
    status = HAL_ERROR;
 80023fa:	2301      	movs	r3, #1
 80023fc:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80023fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8002400:	4618      	mov	r0, r3
 8002402:	3718      	adds	r7, #24
 8002404:	46bd      	mov	sp, r7
 8002406:	bd80      	pop	{r7, pc}

08002408 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002408:	b480      	push	{r7}
 800240a:	b083      	sub	sp, #12
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2b00      	cmp	r3, #0
 8002414:	d101      	bne.n	800241a <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8002416:	2301      	movs	r3, #1
 8002418:	e04f      	b.n	80024ba <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002420:	b2db      	uxtb	r3, r3
 8002422:	2b02      	cmp	r3, #2
 8002424:	d008      	beq.n	8002438 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	2204      	movs	r2, #4
 800242a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2200      	movs	r2, #0
 8002430:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002434:	2301      	movs	r3, #1
 8002436:	e040      	b.n	80024ba <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	681a      	ldr	r2, [r3, #0]
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f022 020e 	bic.w	r2, r2, #14
 8002446:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800244c:	681a      	ldr	r2, [r3, #0]
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002452:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002456:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	681a      	ldr	r2, [r3, #0]
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f022 0201 	bic.w	r2, r2, #1
 8002466:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800246c:	f003 021c 	and.w	r2, r3, #28
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002474:	2101      	movs	r1, #1
 8002476:	fa01 f202 	lsl.w	r2, r1, r2
 800247a:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002480:	687a      	ldr	r2, [r7, #4]
 8002482:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002484:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800248a:	2b00      	cmp	r3, #0
 800248c:	d00c      	beq.n	80024a8 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002492:	681a      	ldr	r2, [r3, #0]
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002498:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800249c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024a2:	687a      	ldr	r2, [r7, #4]
 80024a4:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80024a6:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2201      	movs	r2, #1
 80024ac:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2200      	movs	r2, #0
 80024b4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 80024b8:	2300      	movs	r3, #0
}
 80024ba:	4618      	mov	r0, r3
 80024bc:	370c      	adds	r7, #12
 80024be:	46bd      	mov	sp, r7
 80024c0:	bc80      	pop	{r7}
 80024c2:	4770      	bx	lr

080024c4 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b084      	sub	sp, #16
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80024cc:	2300      	movs	r3, #0
 80024ce:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80024d6:	b2db      	uxtb	r3, r3
 80024d8:	2b02      	cmp	r3, #2
 80024da:	d005      	beq.n	80024e8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2204      	movs	r2, #4
 80024e0:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80024e2:	2301      	movs	r3, #1
 80024e4:	73fb      	strb	r3, [r7, #15]
 80024e6:	e047      	b.n	8002578 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	681a      	ldr	r2, [r3, #0]
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f022 020e 	bic.w	r2, r2, #14
 80024f6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	681a      	ldr	r2, [r3, #0]
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f022 0201 	bic.w	r2, r2, #1
 8002506:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800250c:	681a      	ldr	r2, [r3, #0]
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002512:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002516:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800251c:	f003 021c 	and.w	r2, r3, #28
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002524:	2101      	movs	r1, #1
 8002526:	fa01 f202 	lsl.w	r2, r1, r2
 800252a:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002530:	687a      	ldr	r2, [r7, #4]
 8002532:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002534:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800253a:	2b00      	cmp	r3, #0
 800253c:	d00c      	beq.n	8002558 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002542:	681a      	ldr	r2, [r3, #0]
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002548:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800254c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002552:	687a      	ldr	r2, [r7, #4]
 8002554:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002556:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	2201      	movs	r2, #1
 800255c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2200      	movs	r2, #0
 8002564:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800256c:	2b00      	cmp	r3, #0
 800256e:	d003      	beq.n	8002578 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002574:	6878      	ldr	r0, [r7, #4]
 8002576:	4798      	blx	r3
    }
  }
  return status;
 8002578:	7bfb      	ldrb	r3, [r7, #15]
}
 800257a:	4618      	mov	r0, r3
 800257c:	3710      	adds	r7, #16
 800257e:	46bd      	mov	sp, r7
 8002580:	bd80      	pop	{r7, pc}
	...

08002584 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b084      	sub	sp, #16
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025a0:	f003 031c 	and.w	r3, r3, #28
 80025a4:	2204      	movs	r2, #4
 80025a6:	409a      	lsls	r2, r3
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	4013      	ands	r3, r2
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d027      	beq.n	8002600 <HAL_DMA_IRQHandler+0x7c>
 80025b0:	68bb      	ldr	r3, [r7, #8]
 80025b2:	f003 0304 	and.w	r3, r3, #4
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d022      	beq.n	8002600 <HAL_DMA_IRQHandler+0x7c>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f003 0320 	and.w	r3, r3, #32
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d107      	bne.n	80025d8 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	681a      	ldr	r2, [r3, #0]
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f022 0204 	bic.w	r2, r2, #4
 80025d6:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025dc:	f003 021c 	and.w	r2, r3, #28
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025e4:	2104      	movs	r1, #4
 80025e6:	fa01 f202 	lsl.w	r2, r1, r2
 80025ea:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	f000 8081 	beq.w	80026f8 <HAL_DMA_IRQHandler+0x174>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025fa:	6878      	ldr	r0, [r7, #4]
 80025fc:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 80025fe:	e07b      	b.n	80026f8 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002604:	f003 031c 	and.w	r3, r3, #28
 8002608:	2202      	movs	r2, #2
 800260a:	409a      	lsls	r2, r3
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	4013      	ands	r3, r2
 8002610:	2b00      	cmp	r3, #0
 8002612:	d03d      	beq.n	8002690 <HAL_DMA_IRQHandler+0x10c>
 8002614:	68bb      	ldr	r3, [r7, #8]
 8002616:	f003 0302 	and.w	r3, r3, #2
 800261a:	2b00      	cmp	r3, #0
 800261c:	d038      	beq.n	8002690 <HAL_DMA_IRQHandler+0x10c>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f003 0320 	and.w	r3, r3, #32
 8002628:	2b00      	cmp	r3, #0
 800262a:	d10b      	bne.n	8002644 <HAL_DMA_IRQHandler+0xc0>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	681a      	ldr	r2, [r3, #0]
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f022 020a 	bic.w	r2, r2, #10
 800263a:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2201      	movs	r2, #1
 8002640:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	461a      	mov	r2, r3
 800264a:	4b2e      	ldr	r3, [pc, #184]	@ (8002704 <HAL_DMA_IRQHandler+0x180>)
 800264c:	429a      	cmp	r2, r3
 800264e:	d909      	bls.n	8002664 <HAL_DMA_IRQHandler+0xe0>
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002654:	f003 031c 	and.w	r3, r3, #28
 8002658:	4a2b      	ldr	r2, [pc, #172]	@ (8002708 <HAL_DMA_IRQHandler+0x184>)
 800265a:	2102      	movs	r1, #2
 800265c:	fa01 f303 	lsl.w	r3, r1, r3
 8002660:	6053      	str	r3, [r2, #4]
 8002662:	e008      	b.n	8002676 <HAL_DMA_IRQHandler+0xf2>
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002668:	f003 031c 	and.w	r3, r3, #28
 800266c:	4a27      	ldr	r2, [pc, #156]	@ (800270c <HAL_DMA_IRQHandler+0x188>)
 800266e:	2102      	movs	r1, #2
 8002670:	fa01 f303 	lsl.w	r3, r1, r3
 8002674:	6053      	str	r3, [r2, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	2200      	movs	r2, #0
 800267a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

      if (hdma->XferCpltCallback != NULL)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002682:	2b00      	cmp	r3, #0
 8002684:	d038      	beq.n	80026f8 <HAL_DMA_IRQHandler+0x174>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800268a:	6878      	ldr	r0, [r7, #4]
 800268c:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 800268e:	e033      	b.n	80026f8 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002694:	f003 031c 	and.w	r3, r3, #28
 8002698:	2208      	movs	r2, #8
 800269a:	409a      	lsls	r2, r3
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	4013      	ands	r3, r2
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d02a      	beq.n	80026fa <HAL_DMA_IRQHandler+0x176>
 80026a4:	68bb      	ldr	r3, [r7, #8]
 80026a6:	f003 0308 	and.w	r3, r3, #8
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d025      	beq.n	80026fa <HAL_DMA_IRQHandler+0x176>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	681a      	ldr	r2, [r3, #0]
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f022 020e 	bic.w	r2, r2, #14
 80026bc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026c2:	f003 021c 	and.w	r2, r3, #28
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ca:	2101      	movs	r1, #1
 80026cc:	fa01 f202 	lsl.w	r2, r1, r2
 80026d0:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	2201      	movs	r2, #1
 80026d6:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	2201      	movs	r2, #1
 80026dc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2200      	movs	r2, #0
 80026e4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d004      	beq.n	80026fa <HAL_DMA_IRQHandler+0x176>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026f4:	6878      	ldr	r0, [r7, #4]
 80026f6:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80026f8:	bf00      	nop
 80026fa:	bf00      	nop
}
 80026fc:	3710      	adds	r7, #16
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd80      	pop	{r7, pc}
 8002702:	bf00      	nop
 8002704:	40020080 	.word	0x40020080
 8002708:	40020400 	.word	0x40020400
 800270c:	40020000 	.word	0x40020000

08002710 <HAL_DMA_ConfigChannelAttributes>:
  * @param ChannelAttributes specifies the DMA channel secure/privilege attributes.
  *        This parameter can be a one or a combination of @ref DMA_Channel_Attributes
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *hdma, uint32_t ChannelAttributes)
{
 8002710:	b480      	push	{r7}
 8002712:	b085      	sub	sp, #20
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
 8002718:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800271a:	2300      	movs	r3, #0
 800271c:	72fb      	strb	r3, [r7, #11]
#if defined (CORE_CM0PLUS)
  uint32_t ccr_SECM;
#endif /* CORE_CM0PLUS */

  /* Check the DMA peripheral handle */
  if (hdma == NULL)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	2b00      	cmp	r3, #0
 8002722:	d103      	bne.n	800272c <HAL_DMA_ConfigChannelAttributes+0x1c>
  {
    status = HAL_ERROR;
 8002724:	2301      	movs	r3, #1
 8002726:	72fb      	strb	r3, [r7, #11]
    return status;
 8002728:	7afb      	ldrb	r3, [r7, #11]
 800272a:	e01b      	b.n	8002764 <HAL_DMA_ConfigChannelAttributes+0x54>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Read CCR register */
  ccr = READ_REG(hdma->Instance->CCR);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	60fb      	str	r3, [r7, #12]

  /* Apply any requested privilege/non-privilege attributes */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) != 0U)
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	f003 0310 	and.w	r3, r3, #16
 800273a:	2b00      	cmp	r3, #0
 800273c:	d00d      	beq.n	800275a <HAL_DMA_ConfigChannelAttributes+0x4a>
  {
    if ((ChannelAttributes & DMA_CCR_PRIV) != 0U)
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002744:	2b00      	cmp	r3, #0
 8002746:	d004      	beq.n	8002752 <HAL_DMA_ConfigChannelAttributes+0x42>
    {
      SET_BIT(ccr, DMA_CCR_PRIV);
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800274e:	60fb      	str	r3, [r7, #12]
 8002750:	e003      	b.n	800275a <HAL_DMA_ConfigChannelAttributes+0x4a>
    }
    else
    {
      CLEAR_BIT(ccr, DMA_CCR_PRIV);
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002758:	60fb      	str	r3, [r7, #12]
  }

#endif /* CORE_CM0PLUS */

  /* Update CCR Register: PRIV, SECM, SCEC, DSEC bits */
  WRITE_REG(hdma->Instance->CCR, ccr);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	68fa      	ldr	r2, [r7, #12]
 8002760:	601a      	str	r2, [r3, #0]

  return status;
 8002762:	7afb      	ldrb	r3, [r7, #11]
}
 8002764:	4618      	mov	r0, r3
 8002766:	3714      	adds	r7, #20
 8002768:	46bd      	mov	sp, r7
 800276a:	bc80      	pop	{r7}
 800276c:	4770      	bx	lr

0800276e <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800276e:	b480      	push	{r7}
 8002770:	b085      	sub	sp, #20
 8002772:	af00      	add	r7, sp, #0
 8002774:	60f8      	str	r0, [r7, #12]
 8002776:	60b9      	str	r1, [r7, #8]
 8002778:	607a      	str	r2, [r7, #4]
 800277a:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002780:	68fa      	ldr	r2, [r7, #12]
 8002782:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002784:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800278a:	2b00      	cmp	r3, #0
 800278c:	d004      	beq.n	8002798 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002792:	68fa      	ldr	r2, [r7, #12]
 8002794:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002796:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800279c:	f003 021c 	and.w	r2, r3, #28
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027a4:	2101      	movs	r1, #1
 80027a6:	fa01 f202 	lsl.w	r2, r1, r2
 80027aa:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	683a      	ldr	r2, [r7, #0]
 80027b2:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	689b      	ldr	r3, [r3, #8]
 80027b8:	2b10      	cmp	r3, #16
 80027ba:	d108      	bne.n	80027ce <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	687a      	ldr	r2, [r7, #4]
 80027c2:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	68ba      	ldr	r2, [r7, #8]
 80027ca:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80027cc:	e007      	b.n	80027de <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	68ba      	ldr	r2, [r7, #8]
 80027d4:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	687a      	ldr	r2, [r7, #4]
 80027dc:	60da      	str	r2, [r3, #12]
}
 80027de:	bf00      	nop
 80027e0:	3714      	adds	r7, #20
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bc80      	pop	{r7}
 80027e6:	4770      	bx	lr

080027e8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80027e8:	b480      	push	{r7}
 80027ea:	b085      	sub	sp, #20
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	461a      	mov	r2, r3
 80027f6:	4b1c      	ldr	r3, [pc, #112]	@ (8002868 <DMA_CalcDMAMUXChannelBaseAndMask+0x80>)
 80027f8:	429a      	cmp	r2, r3
 80027fa:	d813      	bhi.n	8002824 <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002800:	089b      	lsrs	r3, r3, #2
 8002802:	009b      	lsls	r3, r3, #2
 8002804:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002808:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 800280c:	687a      	ldr	r2, [r7, #4]
 800280e:	6493      	str	r3, [r2, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	b2db      	uxtb	r3, r3
 8002816:	3b08      	subs	r3, #8
 8002818:	4a14      	ldr	r2, [pc, #80]	@ (800286c <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 800281a:	fba2 2303 	umull	r2, r3, r2, r3
 800281e:	091b      	lsrs	r3, r3, #4
 8002820:	60fb      	str	r3, [r7, #12]
 8002822:	e011      	b.n	8002848 <DMA_CalcDMAMUXChannelBaseAndMask+0x60>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002828:	089b      	lsrs	r3, r3, #2
 800282a:	009a      	lsls	r2, r3, #2
 800282c:	4b10      	ldr	r3, [pc, #64]	@ (8002870 <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 800282e:	4413      	add	r3, r2
 8002830:	687a      	ldr	r2, [r7, #4]
 8002832:	6493      	str	r3, [r2, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	b2db      	uxtb	r3, r3
 800283a:	3b08      	subs	r3, #8
 800283c:	4a0b      	ldr	r2, [pc, #44]	@ (800286c <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 800283e:	fba2 2303 	umull	r2, r3, r2, r3
 8002842:	091b      	lsrs	r3, r3, #4
 8002844:	3307      	adds	r3, #7
 8002846:	60fb      	str	r3, [r7, #12]
  }

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	4a0a      	ldr	r2, [pc, #40]	@ (8002874 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 800284c:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	f003 031f 	and.w	r3, r3, #31
 8002854:	2201      	movs	r2, #1
 8002856:	409a      	lsls	r2, r3
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800285c:	bf00      	nop
 800285e:	3714      	adds	r7, #20
 8002860:	46bd      	mov	sp, r7
 8002862:	bc80      	pop	{r7}
 8002864:	4770      	bx	lr
 8002866:	bf00      	nop
 8002868:	40020407 	.word	0x40020407
 800286c:	cccccccd 	.word	0xcccccccd
 8002870:	4002081c 	.word	0x4002081c
 8002874:	40020880 	.word	0x40020880

08002878 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002878:	b480      	push	{r7}
 800287a:	b085      	sub	sp, #20
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002888:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800288a:	68fa      	ldr	r2, [r7, #12]
 800288c:	4b0a      	ldr	r3, [pc, #40]	@ (80028b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800288e:	4413      	add	r3, r2
 8002890:	009b      	lsls	r3, r3, #2
 8002892:	461a      	mov	r2, r3
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	4a08      	ldr	r2, [pc, #32]	@ (80028bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800289c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	3b01      	subs	r3, #1
 80028a2:	f003 0303 	and.w	r3, r3, #3
 80028a6:	2201      	movs	r2, #1
 80028a8:	409a      	lsls	r2, r3
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80028ae:	bf00      	nop
 80028b0:	3714      	adds	r7, #20
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bc80      	pop	{r7}
 80028b6:	4770      	bx	lr
 80028b8:	1000823f 	.word	0x1000823f
 80028bc:	40020940 	.word	0x40020940

080028c0 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028c0:	b480      	push	{r7}
 80028c2:	b087      	sub	sp, #28
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
 80028c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80028ca:	2300      	movs	r3, #0
 80028cc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80028ce:	e140      	b.n	8002b52 <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	681a      	ldr	r2, [r3, #0]
 80028d4:	2101      	movs	r1, #1
 80028d6:	697b      	ldr	r3, [r7, #20]
 80028d8:	fa01 f303 	lsl.w	r3, r1, r3
 80028dc:	4013      	ands	r3, r2
 80028de:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	f000 8132 	beq.w	8002b4c <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	f003 0303 	and.w	r3, r3, #3
 80028f0:	2b01      	cmp	r3, #1
 80028f2:	d005      	beq.n	8002900 <HAL_GPIO_Init+0x40>
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	685b      	ldr	r3, [r3, #4]
 80028f8:	f003 0303 	and.w	r3, r3, #3
 80028fc:	2b02      	cmp	r3, #2
 80028fe:	d130      	bne.n	8002962 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	689b      	ldr	r3, [r3, #8]
 8002904:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002906:	697b      	ldr	r3, [r7, #20]
 8002908:	005b      	lsls	r3, r3, #1
 800290a:	2203      	movs	r2, #3
 800290c:	fa02 f303 	lsl.w	r3, r2, r3
 8002910:	43db      	mvns	r3, r3
 8002912:	693a      	ldr	r2, [r7, #16]
 8002914:	4013      	ands	r3, r2
 8002916:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	68da      	ldr	r2, [r3, #12]
 800291c:	697b      	ldr	r3, [r7, #20]
 800291e:	005b      	lsls	r3, r3, #1
 8002920:	fa02 f303 	lsl.w	r3, r2, r3
 8002924:	693a      	ldr	r2, [r7, #16]
 8002926:	4313      	orrs	r3, r2
 8002928:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	693a      	ldr	r2, [r7, #16]
 800292e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	685b      	ldr	r3, [r3, #4]
 8002934:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002936:	2201      	movs	r2, #1
 8002938:	697b      	ldr	r3, [r7, #20]
 800293a:	fa02 f303 	lsl.w	r3, r2, r3
 800293e:	43db      	mvns	r3, r3
 8002940:	693a      	ldr	r2, [r7, #16]
 8002942:	4013      	ands	r3, r2
 8002944:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	685b      	ldr	r3, [r3, #4]
 800294a:	091b      	lsrs	r3, r3, #4
 800294c:	f003 0201 	and.w	r2, r3, #1
 8002950:	697b      	ldr	r3, [r7, #20]
 8002952:	fa02 f303 	lsl.w	r3, r2, r3
 8002956:	693a      	ldr	r2, [r7, #16]
 8002958:	4313      	orrs	r3, r2
 800295a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	693a      	ldr	r2, [r7, #16]
 8002960:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	685b      	ldr	r3, [r3, #4]
 8002966:	f003 0303 	and.w	r3, r3, #3
 800296a:	2b03      	cmp	r3, #3
 800296c:	d017      	beq.n	800299e <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	68db      	ldr	r3, [r3, #12]
 8002972:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002974:	697b      	ldr	r3, [r7, #20]
 8002976:	005b      	lsls	r3, r3, #1
 8002978:	2203      	movs	r2, #3
 800297a:	fa02 f303 	lsl.w	r3, r2, r3
 800297e:	43db      	mvns	r3, r3
 8002980:	693a      	ldr	r2, [r7, #16]
 8002982:	4013      	ands	r3, r2
 8002984:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	689a      	ldr	r2, [r3, #8]
 800298a:	697b      	ldr	r3, [r7, #20]
 800298c:	005b      	lsls	r3, r3, #1
 800298e:	fa02 f303 	lsl.w	r3, r2, r3
 8002992:	693a      	ldr	r2, [r7, #16]
 8002994:	4313      	orrs	r3, r2
 8002996:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	693a      	ldr	r2, [r7, #16]
 800299c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800299e:	683b      	ldr	r3, [r7, #0]
 80029a0:	685b      	ldr	r3, [r3, #4]
 80029a2:	f003 0303 	and.w	r3, r3, #3
 80029a6:	2b02      	cmp	r3, #2
 80029a8:	d123      	bne.n	80029f2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80029aa:	697b      	ldr	r3, [r7, #20]
 80029ac:	08da      	lsrs	r2, r3, #3
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	3208      	adds	r2, #8
 80029b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029b6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80029b8:	697b      	ldr	r3, [r7, #20]
 80029ba:	f003 0307 	and.w	r3, r3, #7
 80029be:	009b      	lsls	r3, r3, #2
 80029c0:	220f      	movs	r2, #15
 80029c2:	fa02 f303 	lsl.w	r3, r2, r3
 80029c6:	43db      	mvns	r3, r3
 80029c8:	693a      	ldr	r2, [r7, #16]
 80029ca:	4013      	ands	r3, r2
 80029cc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	691a      	ldr	r2, [r3, #16]
 80029d2:	697b      	ldr	r3, [r7, #20]
 80029d4:	f003 0307 	and.w	r3, r3, #7
 80029d8:	009b      	lsls	r3, r3, #2
 80029da:	fa02 f303 	lsl.w	r3, r2, r3
 80029de:	693a      	ldr	r2, [r7, #16]
 80029e0:	4313      	orrs	r3, r2
 80029e2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80029e4:	697b      	ldr	r3, [r7, #20]
 80029e6:	08da      	lsrs	r2, r3, #3
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	3208      	adds	r2, #8
 80029ec:	6939      	ldr	r1, [r7, #16]
 80029ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80029f8:	697b      	ldr	r3, [r7, #20]
 80029fa:	005b      	lsls	r3, r3, #1
 80029fc:	2203      	movs	r2, #3
 80029fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002a02:	43db      	mvns	r3, r3
 8002a04:	693a      	ldr	r2, [r7, #16]
 8002a06:	4013      	ands	r3, r2
 8002a08:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	685b      	ldr	r3, [r3, #4]
 8002a0e:	f003 0203 	and.w	r2, r3, #3
 8002a12:	697b      	ldr	r3, [r7, #20]
 8002a14:	005b      	lsls	r3, r3, #1
 8002a16:	fa02 f303 	lsl.w	r3, r2, r3
 8002a1a:	693a      	ldr	r2, [r7, #16]
 8002a1c:	4313      	orrs	r3, r2
 8002a1e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	693a      	ldr	r2, [r7, #16]
 8002a24:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	685b      	ldr	r3, [r3, #4]
 8002a2a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	f000 808c 	beq.w	8002b4c <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8002a34:	4a4e      	ldr	r2, [pc, #312]	@ (8002b70 <HAL_GPIO_Init+0x2b0>)
 8002a36:	697b      	ldr	r3, [r7, #20]
 8002a38:	089b      	lsrs	r3, r3, #2
 8002a3a:	3302      	adds	r3, #2
 8002a3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a40:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 8002a42:	697b      	ldr	r3, [r7, #20]
 8002a44:	f003 0303 	and.w	r3, r3, #3
 8002a48:	009b      	lsls	r3, r3, #2
 8002a4a:	2207      	movs	r2, #7
 8002a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a50:	43db      	mvns	r3, r3
 8002a52:	693a      	ldr	r2, [r7, #16]
 8002a54:	4013      	ands	r3, r2
 8002a56:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002a5e:	d00d      	beq.n	8002a7c <HAL_GPIO_Init+0x1bc>
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	4a44      	ldr	r2, [pc, #272]	@ (8002b74 <HAL_GPIO_Init+0x2b4>)
 8002a64:	4293      	cmp	r3, r2
 8002a66:	d007      	beq.n	8002a78 <HAL_GPIO_Init+0x1b8>
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	4a43      	ldr	r2, [pc, #268]	@ (8002b78 <HAL_GPIO_Init+0x2b8>)
 8002a6c:	4293      	cmp	r3, r2
 8002a6e:	d101      	bne.n	8002a74 <HAL_GPIO_Init+0x1b4>
 8002a70:	2302      	movs	r3, #2
 8002a72:	e004      	b.n	8002a7e <HAL_GPIO_Init+0x1be>
 8002a74:	2307      	movs	r3, #7
 8002a76:	e002      	b.n	8002a7e <HAL_GPIO_Init+0x1be>
 8002a78:	2301      	movs	r3, #1
 8002a7a:	e000      	b.n	8002a7e <HAL_GPIO_Init+0x1be>
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	697a      	ldr	r2, [r7, #20]
 8002a80:	f002 0203 	and.w	r2, r2, #3
 8002a84:	0092      	lsls	r2, r2, #2
 8002a86:	4093      	lsls	r3, r2
 8002a88:	693a      	ldr	r2, [r7, #16]
 8002a8a:	4313      	orrs	r3, r2
 8002a8c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002a8e:	4938      	ldr	r1, [pc, #224]	@ (8002b70 <HAL_GPIO_Init+0x2b0>)
 8002a90:	697b      	ldr	r3, [r7, #20]
 8002a92:	089b      	lsrs	r3, r3, #2
 8002a94:	3302      	adds	r3, #2
 8002a96:	693a      	ldr	r2, [r7, #16]
 8002a98:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002a9c:	4b37      	ldr	r3, [pc, #220]	@ (8002b7c <HAL_GPIO_Init+0x2bc>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	43db      	mvns	r3, r3
 8002aa6:	693a      	ldr	r2, [r7, #16]
 8002aa8:	4013      	ands	r3, r2
 8002aaa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	685b      	ldr	r3, [r3, #4]
 8002ab0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d003      	beq.n	8002ac0 <HAL_GPIO_Init+0x200>
        {
          temp |= iocurrent;
 8002ab8:	693a      	ldr	r2, [r7, #16]
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	4313      	orrs	r3, r2
 8002abe:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002ac0:	4a2e      	ldr	r2, [pc, #184]	@ (8002b7c <HAL_GPIO_Init+0x2bc>)
 8002ac2:	693b      	ldr	r3, [r7, #16]
 8002ac4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002ac6:	4b2d      	ldr	r3, [pc, #180]	@ (8002b7c <HAL_GPIO_Init+0x2bc>)
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	43db      	mvns	r3, r3
 8002ad0:	693a      	ldr	r2, [r7, #16]
 8002ad2:	4013      	ands	r3, r2
 8002ad4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002ad6:	683b      	ldr	r3, [r7, #0]
 8002ad8:	685b      	ldr	r3, [r3, #4]
 8002ada:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d003      	beq.n	8002aea <HAL_GPIO_Init+0x22a>
        {
          temp |= iocurrent;
 8002ae2:	693a      	ldr	r2, [r7, #16]
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	4313      	orrs	r3, r2
 8002ae8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002aea:	4a24      	ldr	r2, [pc, #144]	@ (8002b7c <HAL_GPIO_Init+0x2bc>)
 8002aec:	693b      	ldr	r3, [r7, #16]
 8002aee:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 8002af0:	4b22      	ldr	r3, [pc, #136]	@ (8002b7c <HAL_GPIO_Init+0x2bc>)
 8002af2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002af6:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	43db      	mvns	r3, r3
 8002afc:	693a      	ldr	r2, [r7, #16]
 8002afe:	4013      	ands	r3, r2
 8002b00:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	685b      	ldr	r3, [r3, #4]
 8002b06:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d003      	beq.n	8002b16 <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 8002b0e:	693a      	ldr	r2, [r7, #16]
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	4313      	orrs	r3, r2
 8002b14:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 8002b16:	4a19      	ldr	r2, [pc, #100]	@ (8002b7c <HAL_GPIO_Init+0x2bc>)
 8002b18:	693b      	ldr	r3, [r7, #16]
 8002b1a:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 8002b1e:	4b17      	ldr	r3, [pc, #92]	@ (8002b7c <HAL_GPIO_Init+0x2bc>)
 8002b20:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002b24:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	43db      	mvns	r3, r3
 8002b2a:	693a      	ldr	r2, [r7, #16]
 8002b2c:	4013      	ands	r3, r2
 8002b2e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	685b      	ldr	r3, [r3, #4]
 8002b34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d003      	beq.n	8002b44 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8002b3c:	693a      	ldr	r2, [r7, #16]
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	4313      	orrs	r3, r2
 8002b42:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 8002b44:	4a0d      	ldr	r2, [pc, #52]	@ (8002b7c <HAL_GPIO_Init+0x2bc>)
 8002b46:	693b      	ldr	r3, [r7, #16]
 8002b48:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
#endif /* CORE_CM0PLUS */
      }
    }

    position++;
 8002b4c:	697b      	ldr	r3, [r7, #20]
 8002b4e:	3301      	adds	r3, #1
 8002b50:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	681a      	ldr	r2, [r3, #0]
 8002b56:	697b      	ldr	r3, [r7, #20]
 8002b58:	fa22 f303 	lsr.w	r3, r2, r3
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	f47f aeb7 	bne.w	80028d0 <HAL_GPIO_Init+0x10>
  }
}
 8002b62:	bf00      	nop
 8002b64:	bf00      	nop
 8002b66:	371c      	adds	r7, #28
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	bc80      	pop	{r7}
 8002b6c:	4770      	bx	lr
 8002b6e:	bf00      	nop
 8002b70:	40010000 	.word	0x40010000
 8002b74:	48000400 	.word	0x48000400
 8002b78:	48000800 	.word	0x48000800
 8002b7c:	58000800 	.word	0x58000800

08002b80 <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002b80:	b480      	push	{r7}
 8002b82:	b087      	sub	sp, #28
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
 8002b88:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8002b8e:	e0af      	b.n	8002cf0 <HAL_GPIO_DeInit+0x170>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8002b90:	2201      	movs	r2, #1
 8002b92:	697b      	ldr	r3, [r7, #20]
 8002b94:	fa02 f303 	lsl.w	r3, r2, r3
 8002b98:	683a      	ldr	r2, [r7, #0]
 8002b9a:	4013      	ands	r3, r2
 8002b9c:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8002b9e:	693b      	ldr	r3, [r7, #16]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	f000 80a2 	beq.w	8002cea <HAL_GPIO_DeInit+0x16a>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8002ba6:	4a59      	ldr	r2, [pc, #356]	@ (8002d0c <HAL_GPIO_DeInit+0x18c>)
 8002ba8:	697b      	ldr	r3, [r7, #20]
 8002baa:	089b      	lsrs	r3, r3, #2
 8002bac:	3302      	adds	r3, #2
 8002bae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bb2:	60fb      	str	r3, [r7, #12]
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 8002bb4:	697b      	ldr	r3, [r7, #20]
 8002bb6:	f003 0303 	and.w	r3, r3, #3
 8002bba:	009b      	lsls	r3, r3, #2
 8002bbc:	2207      	movs	r2, #7
 8002bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc2:	68fa      	ldr	r2, [r7, #12]
 8002bc4:	4013      	ands	r3, r2
 8002bc6:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002bce:	d00d      	beq.n	8002bec <HAL_GPIO_DeInit+0x6c>
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	4a4f      	ldr	r2, [pc, #316]	@ (8002d10 <HAL_GPIO_DeInit+0x190>)
 8002bd4:	4293      	cmp	r3, r2
 8002bd6:	d007      	beq.n	8002be8 <HAL_GPIO_DeInit+0x68>
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	4a4e      	ldr	r2, [pc, #312]	@ (8002d14 <HAL_GPIO_DeInit+0x194>)
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	d101      	bne.n	8002be4 <HAL_GPIO_DeInit+0x64>
 8002be0:	2302      	movs	r3, #2
 8002be2:	e004      	b.n	8002bee <HAL_GPIO_DeInit+0x6e>
 8002be4:	2307      	movs	r3, #7
 8002be6:	e002      	b.n	8002bee <HAL_GPIO_DeInit+0x6e>
 8002be8:	2301      	movs	r3, #1
 8002bea:	e000      	b.n	8002bee <HAL_GPIO_DeInit+0x6e>
 8002bec:	2300      	movs	r3, #0
 8002bee:	697a      	ldr	r2, [r7, #20]
 8002bf0:	f002 0203 	and.w	r2, r2, #3
 8002bf4:	0092      	lsls	r2, r2, #2
 8002bf6:	4093      	lsls	r3, r2
 8002bf8:	68fa      	ldr	r2, [r7, #12]
 8002bfa:	429a      	cmp	r2, r3
 8002bfc:	d136      	bne.n	8002c6c <HAL_GPIO_DeInit+0xec>
        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 &= ~(iocurrent);
        EXTI->C2EMR1 &= ~(iocurrent);
#else
        EXTI->IMR1 &= ~(iocurrent);
 8002bfe:	4b46      	ldr	r3, [pc, #280]	@ (8002d18 <HAL_GPIO_DeInit+0x198>)
 8002c00:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8002c04:	693b      	ldr	r3, [r7, #16]
 8002c06:	43db      	mvns	r3, r3
 8002c08:	4943      	ldr	r1, [pc, #268]	@ (8002d18 <HAL_GPIO_DeInit+0x198>)
 8002c0a:	4013      	ands	r3, r2
 8002c0c:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8002c10:	4b41      	ldr	r3, [pc, #260]	@ (8002d18 <HAL_GPIO_DeInit+0x198>)
 8002c12:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8002c16:	693b      	ldr	r3, [r7, #16]
 8002c18:	43db      	mvns	r3, r3
 8002c1a:	493f      	ldr	r1, [pc, #252]	@ (8002d18 <HAL_GPIO_DeInit+0x198>)
 8002c1c:	4013      	ands	r3, r2
 8002c1e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8002c22:	4b3d      	ldr	r3, [pc, #244]	@ (8002d18 <HAL_GPIO_DeInit+0x198>)
 8002c24:	681a      	ldr	r2, [r3, #0]
 8002c26:	693b      	ldr	r3, [r7, #16]
 8002c28:	43db      	mvns	r3, r3
 8002c2a:	493b      	ldr	r1, [pc, #236]	@ (8002d18 <HAL_GPIO_DeInit+0x198>)
 8002c2c:	4013      	ands	r3, r2
 8002c2e:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8002c30:	4b39      	ldr	r3, [pc, #228]	@ (8002d18 <HAL_GPIO_DeInit+0x198>)
 8002c32:	685a      	ldr	r2, [r3, #4]
 8002c34:	693b      	ldr	r3, [r7, #16]
 8002c36:	43db      	mvns	r3, r3
 8002c38:	4937      	ldr	r1, [pc, #220]	@ (8002d18 <HAL_GPIO_DeInit+0x198>)
 8002c3a:	4013      	ands	r3, r2
 8002c3c:	604b      	str	r3, [r1, #4]

        /* Clear EXTICR configuration */
        tmp = 0x07uL << (4u * (position & 0x03U));
 8002c3e:	697b      	ldr	r3, [r7, #20]
 8002c40:	f003 0303 	and.w	r3, r3, #3
 8002c44:	009b      	lsls	r3, r3, #2
 8002c46:	2207      	movs	r2, #7
 8002c48:	fa02 f303 	lsl.w	r3, r2, r3
 8002c4c:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8002c4e:	4a2f      	ldr	r2, [pc, #188]	@ (8002d0c <HAL_GPIO_DeInit+0x18c>)
 8002c50:	697b      	ldr	r3, [r7, #20]
 8002c52:	089b      	lsrs	r3, r3, #2
 8002c54:	3302      	adds	r3, #2
 8002c56:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	43da      	mvns	r2, r3
 8002c5e:	482b      	ldr	r0, [pc, #172]	@ (8002d0c <HAL_GPIO_DeInit+0x18c>)
 8002c60:	697b      	ldr	r3, [r7, #20]
 8002c62:	089b      	lsrs	r3, r3, #2
 8002c64:	400a      	ands	r2, r1
 8002c66:	3302      	adds	r3, #2
 8002c68:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681a      	ldr	r2, [r3, #0]
 8002c70:	697b      	ldr	r3, [r7, #20]
 8002c72:	005b      	lsls	r3, r3, #1
 8002c74:	2103      	movs	r1, #3
 8002c76:	fa01 f303 	lsl.w	r3, r1, r3
 8002c7a:	431a      	orrs	r2, r3
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 8002c80:	697b      	ldr	r3, [r7, #20]
 8002c82:	08da      	lsrs	r2, r3, #3
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	3208      	adds	r2, #8
 8002c88:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002c8c:	697b      	ldr	r3, [r7, #20]
 8002c8e:	f003 0307 	and.w	r3, r3, #7
 8002c92:	009b      	lsls	r3, r3, #2
 8002c94:	220f      	movs	r2, #15
 8002c96:	fa02 f303 	lsl.w	r3, r2, r3
 8002c9a:	43db      	mvns	r3, r3
 8002c9c:	697a      	ldr	r2, [r7, #20]
 8002c9e:	08d2      	lsrs	r2, r2, #3
 8002ca0:	4019      	ands	r1, r3
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	3208      	adds	r2, #8
 8002ca6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	689a      	ldr	r2, [r3, #8]
 8002cae:	697b      	ldr	r3, [r7, #20]
 8002cb0:	005b      	lsls	r3, r3, #1
 8002cb2:	2103      	movs	r1, #3
 8002cb4:	fa01 f303 	lsl.w	r3, r1, r3
 8002cb8:	43db      	mvns	r3, r3
 8002cba:	401a      	ands	r2, r3
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	685a      	ldr	r2, [r3, #4]
 8002cc4:	2101      	movs	r1, #1
 8002cc6:	697b      	ldr	r3, [r7, #20]
 8002cc8:	fa01 f303 	lsl.w	r3, r1, r3
 8002ccc:	43db      	mvns	r3, r3
 8002cce:	401a      	ands	r2, r3
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	68da      	ldr	r2, [r3, #12]
 8002cd8:	697b      	ldr	r3, [r7, #20]
 8002cda:	005b      	lsls	r3, r3, #1
 8002cdc:	2103      	movs	r1, #3
 8002cde:	fa01 f303 	lsl.w	r3, r1, r3
 8002ce2:	43db      	mvns	r3, r3
 8002ce4:	401a      	ands	r2, r3
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	60da      	str	r2, [r3, #12]
    }

    position++;
 8002cea:	697b      	ldr	r3, [r7, #20]
 8002cec:	3301      	adds	r3, #1
 8002cee:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8002cf0:	683a      	ldr	r2, [r7, #0]
 8002cf2:	697b      	ldr	r3, [r7, #20]
 8002cf4:	fa22 f303 	lsr.w	r3, r2, r3
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	f47f af49 	bne.w	8002b90 <HAL_GPIO_DeInit+0x10>
  }
}
 8002cfe:	bf00      	nop
 8002d00:	bf00      	nop
 8002d02:	371c      	adds	r7, #28
 8002d04:	46bd      	mov	sp, r7
 8002d06:	bc80      	pop	{r7}
 8002d08:	4770      	bx	lr
 8002d0a:	bf00      	nop
 8002d0c:	40010000 	.word	0x40010000
 8002d10:	48000400 	.word	0x48000400
 8002d14:	48000800 	.word	0x48000800
 8002d18:	58000800 	.word	0x58000800

08002d1c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	b083      	sub	sp, #12
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
 8002d24:	460b      	mov	r3, r1
 8002d26:	807b      	strh	r3, [r7, #2]
 8002d28:	4613      	mov	r3, r2
 8002d2a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002d2c:	787b      	ldrb	r3, [r7, #1]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d003      	beq.n	8002d3a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002d32:	887a      	ldrh	r2, [r7, #2]
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002d38:	e002      	b.n	8002d40 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002d3a:	887a      	ldrh	r2, [r7, #2]
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002d40:	bf00      	nop
 8002d42:	370c      	adds	r7, #12
 8002d44:	46bd      	mov	sp, r7
 8002d46:	bc80      	pop	{r7}
 8002d48:	4770      	bx	lr
	...

08002d4c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b082      	sub	sp, #8
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	4603      	mov	r3, r0
 8002d54:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002d56:	4b08      	ldr	r3, [pc, #32]	@ (8002d78 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002d58:	68da      	ldr	r2, [r3, #12]
 8002d5a:	88fb      	ldrh	r3, [r7, #6]
 8002d5c:	4013      	ands	r3, r2
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d006      	beq.n	8002d70 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002d62:	4a05      	ldr	r2, [pc, #20]	@ (8002d78 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002d64:	88fb      	ldrh	r3, [r7, #6]
 8002d66:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002d68:	88fb      	ldrh	r3, [r7, #6]
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	f000 f806 	bl	8002d7c <HAL_GPIO_EXTI_Callback>
  }
}
 8002d70:	bf00      	nop
 8002d72:	3708      	adds	r7, #8
 8002d74:	46bd      	mov	sp, r7
 8002d76:	bd80      	pop	{r7, pc}
 8002d78:	58000800 	.word	0x58000800

08002d7c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	b083      	sub	sp, #12
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	4603      	mov	r3, r0
 8002d84:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002d86:	bf00      	nop
 8002d88:	370c      	adds	r7, #12
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bc80      	pop	{r7}
 8002d8e:	4770      	bx	lr

08002d90 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b082      	sub	sp, #8
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d101      	bne.n	8002da2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002d9e:	2301      	movs	r3, #1
 8002da0:	e081      	b.n	8002ea6 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002da8:	b2db      	uxtb	r3, r3
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d106      	bne.n	8002dbc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	2200      	movs	r2, #0
 8002db2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002db6:	6878      	ldr	r0, [r7, #4]
 8002db8:	f7fd fee8 	bl	8000b8c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2224      	movs	r2, #36	@ 0x24
 8002dc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	681a      	ldr	r2, [r3, #0]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f022 0201 	bic.w	r2, r2, #1
 8002dd2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	685a      	ldr	r2, [r3, #4]
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002de0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	689a      	ldr	r2, [r3, #8]
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002df0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	68db      	ldr	r3, [r3, #12]
 8002df6:	2b01      	cmp	r3, #1
 8002df8:	d107      	bne.n	8002e0a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	689a      	ldr	r2, [r3, #8]
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002e06:	609a      	str	r2, [r3, #8]
 8002e08:	e006      	b.n	8002e18 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	689a      	ldr	r2, [r3, #8]
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002e16:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	68db      	ldr	r3, [r3, #12]
 8002e1c:	2b02      	cmp	r3, #2
 8002e1e:	d104      	bne.n	8002e2a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002e28:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	685b      	ldr	r3, [r3, #4]
 8002e30:	687a      	ldr	r2, [r7, #4]
 8002e32:	6812      	ldr	r2, [r2, #0]
 8002e34:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002e38:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002e3c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	68da      	ldr	r2, [r3, #12]
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002e4c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	691a      	ldr	r2, [r3, #16]
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	695b      	ldr	r3, [r3, #20]
 8002e56:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	699b      	ldr	r3, [r3, #24]
 8002e5e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	430a      	orrs	r2, r1
 8002e66:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	69d9      	ldr	r1, [r3, #28]
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6a1a      	ldr	r2, [r3, #32]
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	430a      	orrs	r2, r1
 8002e76:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	681a      	ldr	r2, [r3, #0]
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f042 0201 	orr.w	r2, r2, #1
 8002e86:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	2220      	movs	r2, #32
 8002e92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	2200      	movs	r2, #0
 8002e9a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002ea4:	2300      	movs	r3, #0
}
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	3708      	adds	r7, #8
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bd80      	pop	{r7, pc}
	...

08002eb0 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b088      	sub	sp, #32
 8002eb4:	af02      	add	r7, sp, #8
 8002eb6:	60f8      	str	r0, [r7, #12]
 8002eb8:	4608      	mov	r0, r1
 8002eba:	4611      	mov	r1, r2
 8002ebc:	461a      	mov	r2, r3
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	817b      	strh	r3, [r7, #10]
 8002ec2:	460b      	mov	r3, r1
 8002ec4:	813b      	strh	r3, [r7, #8]
 8002ec6:	4613      	mov	r3, r2
 8002ec8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ed0:	b2db      	uxtb	r3, r3
 8002ed2:	2b20      	cmp	r3, #32
 8002ed4:	f040 80f9 	bne.w	80030ca <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002ed8:	6a3b      	ldr	r3, [r7, #32]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d002      	beq.n	8002ee4 <HAL_I2C_Mem_Write+0x34>
 8002ede:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d105      	bne.n	8002ef0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002eea:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002eec:	2301      	movs	r3, #1
 8002eee:	e0ed      	b.n	80030cc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002ef6:	2b01      	cmp	r3, #1
 8002ef8:	d101      	bne.n	8002efe <HAL_I2C_Mem_Write+0x4e>
 8002efa:	2302      	movs	r3, #2
 8002efc:	e0e6      	b.n	80030cc <HAL_I2C_Mem_Write+0x21c>
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	2201      	movs	r2, #1
 8002f02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002f06:	f7fe f93f 	bl	8001188 <HAL_GetTick>
 8002f0a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002f0c:	697b      	ldr	r3, [r7, #20]
 8002f0e:	9300      	str	r3, [sp, #0]
 8002f10:	2319      	movs	r3, #25
 8002f12:	2201      	movs	r2, #1
 8002f14:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002f18:	68f8      	ldr	r0, [r7, #12]
 8002f1a:	f000 fac2 	bl	80034a2 <I2C_WaitOnFlagUntilTimeout>
 8002f1e:	4603      	mov	r3, r0
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d001      	beq.n	8002f28 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002f24:	2301      	movs	r3, #1
 8002f26:	e0d1      	b.n	80030cc <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	2221      	movs	r2, #33	@ 0x21
 8002f2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	2240      	movs	r2, #64	@ 0x40
 8002f34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	6a3a      	ldr	r2, [r7, #32]
 8002f42:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002f48:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002f50:	88f8      	ldrh	r0, [r7, #6]
 8002f52:	893a      	ldrh	r2, [r7, #8]
 8002f54:	8979      	ldrh	r1, [r7, #10]
 8002f56:	697b      	ldr	r3, [r7, #20]
 8002f58:	9301      	str	r3, [sp, #4]
 8002f5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f5c:	9300      	str	r3, [sp, #0]
 8002f5e:	4603      	mov	r3, r0
 8002f60:	68f8      	ldr	r0, [r7, #12]
 8002f62:	f000 f9d3 	bl	800330c <I2C_RequestMemoryWrite>
 8002f66:	4603      	mov	r3, r0
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d005      	beq.n	8002f78 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	2200      	movs	r2, #0
 8002f70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002f74:	2301      	movs	r3, #1
 8002f76:	e0a9      	b.n	80030cc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f7c:	b29b      	uxth	r3, r3
 8002f7e:	2bff      	cmp	r3, #255	@ 0xff
 8002f80:	d90e      	bls.n	8002fa0 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	22ff      	movs	r2, #255	@ 0xff
 8002f86:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f8c:	b2da      	uxtb	r2, r3
 8002f8e:	8979      	ldrh	r1, [r7, #10]
 8002f90:	2300      	movs	r3, #0
 8002f92:	9300      	str	r3, [sp, #0]
 8002f94:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002f98:	68f8      	ldr	r0, [r7, #12]
 8002f9a:	f000 fc2b 	bl	80037f4 <I2C_TransferConfig>
 8002f9e:	e00f      	b.n	8002fc0 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fa4:	b29a      	uxth	r2, r3
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fae:	b2da      	uxtb	r2, r3
 8002fb0:	8979      	ldrh	r1, [r7, #10]
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	9300      	str	r3, [sp, #0]
 8002fb6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002fba:	68f8      	ldr	r0, [r7, #12]
 8002fbc:	f000 fc1a 	bl	80037f4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fc0:	697a      	ldr	r2, [r7, #20]
 8002fc2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002fc4:	68f8      	ldr	r0, [r7, #12]
 8002fc6:	f000 faac 	bl	8003522 <I2C_WaitOnTXISFlagUntilTimeout>
 8002fca:	4603      	mov	r3, r0
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d001      	beq.n	8002fd4 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002fd0:	2301      	movs	r3, #1
 8002fd2:	e07b      	b.n	80030cc <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fd8:	781a      	ldrb	r2, [r3, #0]
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fe4:	1c5a      	adds	r2, r3, #1
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fee:	b29b      	uxth	r3, r3
 8002ff0:	3b01      	subs	r3, #1
 8002ff2:	b29a      	uxth	r2, r3
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ffc:	3b01      	subs	r3, #1
 8002ffe:	b29a      	uxth	r2, r3
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003008:	b29b      	uxth	r3, r3
 800300a:	2b00      	cmp	r3, #0
 800300c:	d034      	beq.n	8003078 <HAL_I2C_Mem_Write+0x1c8>
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003012:	2b00      	cmp	r3, #0
 8003014:	d130      	bne.n	8003078 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003016:	697b      	ldr	r3, [r7, #20]
 8003018:	9300      	str	r3, [sp, #0]
 800301a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800301c:	2200      	movs	r2, #0
 800301e:	2180      	movs	r1, #128	@ 0x80
 8003020:	68f8      	ldr	r0, [r7, #12]
 8003022:	f000 fa3e 	bl	80034a2 <I2C_WaitOnFlagUntilTimeout>
 8003026:	4603      	mov	r3, r0
 8003028:	2b00      	cmp	r3, #0
 800302a:	d001      	beq.n	8003030 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800302c:	2301      	movs	r3, #1
 800302e:	e04d      	b.n	80030cc <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003034:	b29b      	uxth	r3, r3
 8003036:	2bff      	cmp	r3, #255	@ 0xff
 8003038:	d90e      	bls.n	8003058 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	22ff      	movs	r2, #255	@ 0xff
 800303e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003044:	b2da      	uxtb	r2, r3
 8003046:	8979      	ldrh	r1, [r7, #10]
 8003048:	2300      	movs	r3, #0
 800304a:	9300      	str	r3, [sp, #0]
 800304c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003050:	68f8      	ldr	r0, [r7, #12]
 8003052:	f000 fbcf 	bl	80037f4 <I2C_TransferConfig>
 8003056:	e00f      	b.n	8003078 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800305c:	b29a      	uxth	r2, r3
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003066:	b2da      	uxtb	r2, r3
 8003068:	8979      	ldrh	r1, [r7, #10]
 800306a:	2300      	movs	r3, #0
 800306c:	9300      	str	r3, [sp, #0]
 800306e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003072:	68f8      	ldr	r0, [r7, #12]
 8003074:	f000 fbbe 	bl	80037f4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800307c:	b29b      	uxth	r3, r3
 800307e:	2b00      	cmp	r3, #0
 8003080:	d19e      	bne.n	8002fc0 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003082:	697a      	ldr	r2, [r7, #20]
 8003084:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003086:	68f8      	ldr	r0, [r7, #12]
 8003088:	f000 fa8b 	bl	80035a2 <I2C_WaitOnSTOPFlagUntilTimeout>
 800308c:	4603      	mov	r3, r0
 800308e:	2b00      	cmp	r3, #0
 8003090:	d001      	beq.n	8003096 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003092:	2301      	movs	r3, #1
 8003094:	e01a      	b.n	80030cc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	2220      	movs	r2, #32
 800309c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	6859      	ldr	r1, [r3, #4]
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	681a      	ldr	r2, [r3, #0]
 80030a8:	4b0a      	ldr	r3, [pc, #40]	@ (80030d4 <HAL_I2C_Mem_Write+0x224>)
 80030aa:	400b      	ands	r3, r1
 80030ac:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	2220      	movs	r2, #32
 80030b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	2200      	movs	r2, #0
 80030ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	2200      	movs	r2, #0
 80030c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80030c6:	2300      	movs	r3, #0
 80030c8:	e000      	b.n	80030cc <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80030ca:	2302      	movs	r3, #2
  }
}
 80030cc:	4618      	mov	r0, r3
 80030ce:	3718      	adds	r7, #24
 80030d0:	46bd      	mov	sp, r7
 80030d2:	bd80      	pop	{r7, pc}
 80030d4:	fe00e800 	.word	0xfe00e800

080030d8 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b088      	sub	sp, #32
 80030dc:	af02      	add	r7, sp, #8
 80030de:	60f8      	str	r0, [r7, #12]
 80030e0:	4608      	mov	r0, r1
 80030e2:	4611      	mov	r1, r2
 80030e4:	461a      	mov	r2, r3
 80030e6:	4603      	mov	r3, r0
 80030e8:	817b      	strh	r3, [r7, #10]
 80030ea:	460b      	mov	r3, r1
 80030ec:	813b      	strh	r3, [r7, #8]
 80030ee:	4613      	mov	r3, r2
 80030f0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80030f8:	b2db      	uxtb	r3, r3
 80030fa:	2b20      	cmp	r3, #32
 80030fc:	f040 80fd 	bne.w	80032fa <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003100:	6a3b      	ldr	r3, [r7, #32]
 8003102:	2b00      	cmp	r3, #0
 8003104:	d002      	beq.n	800310c <HAL_I2C_Mem_Read+0x34>
 8003106:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003108:	2b00      	cmp	r3, #0
 800310a:	d105      	bne.n	8003118 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003112:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003114:	2301      	movs	r3, #1
 8003116:	e0f1      	b.n	80032fc <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800311e:	2b01      	cmp	r3, #1
 8003120:	d101      	bne.n	8003126 <HAL_I2C_Mem_Read+0x4e>
 8003122:	2302      	movs	r3, #2
 8003124:	e0ea      	b.n	80032fc <HAL_I2C_Mem_Read+0x224>
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	2201      	movs	r2, #1
 800312a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800312e:	f7fe f82b 	bl	8001188 <HAL_GetTick>
 8003132:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003134:	697b      	ldr	r3, [r7, #20]
 8003136:	9300      	str	r3, [sp, #0]
 8003138:	2319      	movs	r3, #25
 800313a:	2201      	movs	r2, #1
 800313c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003140:	68f8      	ldr	r0, [r7, #12]
 8003142:	f000 f9ae 	bl	80034a2 <I2C_WaitOnFlagUntilTimeout>
 8003146:	4603      	mov	r3, r0
 8003148:	2b00      	cmp	r3, #0
 800314a:	d001      	beq.n	8003150 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800314c:	2301      	movs	r3, #1
 800314e:	e0d5      	b.n	80032fc <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	2222      	movs	r2, #34	@ 0x22
 8003154:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	2240      	movs	r2, #64	@ 0x40
 800315c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	2200      	movs	r2, #0
 8003164:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	6a3a      	ldr	r2, [r7, #32]
 800316a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003170:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	2200      	movs	r2, #0
 8003176:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003178:	88f8      	ldrh	r0, [r7, #6]
 800317a:	893a      	ldrh	r2, [r7, #8]
 800317c:	8979      	ldrh	r1, [r7, #10]
 800317e:	697b      	ldr	r3, [r7, #20]
 8003180:	9301      	str	r3, [sp, #4]
 8003182:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003184:	9300      	str	r3, [sp, #0]
 8003186:	4603      	mov	r3, r0
 8003188:	68f8      	ldr	r0, [r7, #12]
 800318a:	f000 f913 	bl	80033b4 <I2C_RequestMemoryRead>
 800318e:	4603      	mov	r3, r0
 8003190:	2b00      	cmp	r3, #0
 8003192:	d005      	beq.n	80031a0 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	2200      	movs	r2, #0
 8003198:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800319c:	2301      	movs	r3, #1
 800319e:	e0ad      	b.n	80032fc <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031a4:	b29b      	uxth	r3, r3
 80031a6:	2bff      	cmp	r3, #255	@ 0xff
 80031a8:	d90e      	bls.n	80031c8 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	22ff      	movs	r2, #255	@ 0xff
 80031ae:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031b4:	b2da      	uxtb	r2, r3
 80031b6:	8979      	ldrh	r1, [r7, #10]
 80031b8:	4b52      	ldr	r3, [pc, #328]	@ (8003304 <HAL_I2C_Mem_Read+0x22c>)
 80031ba:	9300      	str	r3, [sp, #0]
 80031bc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80031c0:	68f8      	ldr	r0, [r7, #12]
 80031c2:	f000 fb17 	bl	80037f4 <I2C_TransferConfig>
 80031c6:	e00f      	b.n	80031e8 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031cc:	b29a      	uxth	r2, r3
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031d6:	b2da      	uxtb	r2, r3
 80031d8:	8979      	ldrh	r1, [r7, #10]
 80031da:	4b4a      	ldr	r3, [pc, #296]	@ (8003304 <HAL_I2C_Mem_Read+0x22c>)
 80031dc:	9300      	str	r3, [sp, #0]
 80031de:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80031e2:	68f8      	ldr	r0, [r7, #12]
 80031e4:	f000 fb06 	bl	80037f4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80031e8:	697b      	ldr	r3, [r7, #20]
 80031ea:	9300      	str	r3, [sp, #0]
 80031ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031ee:	2200      	movs	r2, #0
 80031f0:	2104      	movs	r1, #4
 80031f2:	68f8      	ldr	r0, [r7, #12]
 80031f4:	f000 f955 	bl	80034a2 <I2C_WaitOnFlagUntilTimeout>
 80031f8:	4603      	mov	r3, r0
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d001      	beq.n	8003202 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80031fe:	2301      	movs	r3, #1
 8003200:	e07c      	b.n	80032fc <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800320c:	b2d2      	uxtb	r2, r2
 800320e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003214:	1c5a      	adds	r2, r3, #1
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800321e:	3b01      	subs	r3, #1
 8003220:	b29a      	uxth	r2, r3
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800322a:	b29b      	uxth	r3, r3
 800322c:	3b01      	subs	r3, #1
 800322e:	b29a      	uxth	r2, r3
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003238:	b29b      	uxth	r3, r3
 800323a:	2b00      	cmp	r3, #0
 800323c:	d034      	beq.n	80032a8 <HAL_I2C_Mem_Read+0x1d0>
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003242:	2b00      	cmp	r3, #0
 8003244:	d130      	bne.n	80032a8 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003246:	697b      	ldr	r3, [r7, #20]
 8003248:	9300      	str	r3, [sp, #0]
 800324a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800324c:	2200      	movs	r2, #0
 800324e:	2180      	movs	r1, #128	@ 0x80
 8003250:	68f8      	ldr	r0, [r7, #12]
 8003252:	f000 f926 	bl	80034a2 <I2C_WaitOnFlagUntilTimeout>
 8003256:	4603      	mov	r3, r0
 8003258:	2b00      	cmp	r3, #0
 800325a:	d001      	beq.n	8003260 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800325c:	2301      	movs	r3, #1
 800325e:	e04d      	b.n	80032fc <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003264:	b29b      	uxth	r3, r3
 8003266:	2bff      	cmp	r3, #255	@ 0xff
 8003268:	d90e      	bls.n	8003288 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	22ff      	movs	r2, #255	@ 0xff
 800326e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003274:	b2da      	uxtb	r2, r3
 8003276:	8979      	ldrh	r1, [r7, #10]
 8003278:	2300      	movs	r3, #0
 800327a:	9300      	str	r3, [sp, #0]
 800327c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003280:	68f8      	ldr	r0, [r7, #12]
 8003282:	f000 fab7 	bl	80037f4 <I2C_TransferConfig>
 8003286:	e00f      	b.n	80032a8 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800328c:	b29a      	uxth	r2, r3
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003296:	b2da      	uxtb	r2, r3
 8003298:	8979      	ldrh	r1, [r7, #10]
 800329a:	2300      	movs	r3, #0
 800329c:	9300      	str	r3, [sp, #0]
 800329e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80032a2:	68f8      	ldr	r0, [r7, #12]
 80032a4:	f000 faa6 	bl	80037f4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032ac:	b29b      	uxth	r3, r3
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d19a      	bne.n	80031e8 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032b2:	697a      	ldr	r2, [r7, #20]
 80032b4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80032b6:	68f8      	ldr	r0, [r7, #12]
 80032b8:	f000 f973 	bl	80035a2 <I2C_WaitOnSTOPFlagUntilTimeout>
 80032bc:	4603      	mov	r3, r0
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d001      	beq.n	80032c6 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80032c2:	2301      	movs	r3, #1
 80032c4:	e01a      	b.n	80032fc <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	2220      	movs	r2, #32
 80032cc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	6859      	ldr	r1, [r3, #4]
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681a      	ldr	r2, [r3, #0]
 80032d8:	4b0b      	ldr	r3, [pc, #44]	@ (8003308 <HAL_I2C_Mem_Read+0x230>)
 80032da:	400b      	ands	r3, r1
 80032dc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	2220      	movs	r2, #32
 80032e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	2200      	movs	r2, #0
 80032ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	2200      	movs	r2, #0
 80032f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80032f6:	2300      	movs	r3, #0
 80032f8:	e000      	b.n	80032fc <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80032fa:	2302      	movs	r3, #2
  }
}
 80032fc:	4618      	mov	r0, r3
 80032fe:	3718      	adds	r7, #24
 8003300:	46bd      	mov	sp, r7
 8003302:	bd80      	pop	{r7, pc}
 8003304:	80002400 	.word	0x80002400
 8003308:	fe00e800 	.word	0xfe00e800

0800330c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b086      	sub	sp, #24
 8003310:	af02      	add	r7, sp, #8
 8003312:	60f8      	str	r0, [r7, #12]
 8003314:	4608      	mov	r0, r1
 8003316:	4611      	mov	r1, r2
 8003318:	461a      	mov	r2, r3
 800331a:	4603      	mov	r3, r0
 800331c:	817b      	strh	r3, [r7, #10]
 800331e:	460b      	mov	r3, r1
 8003320:	813b      	strh	r3, [r7, #8]
 8003322:	4613      	mov	r3, r2
 8003324:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003326:	88fb      	ldrh	r3, [r7, #6]
 8003328:	b2da      	uxtb	r2, r3
 800332a:	8979      	ldrh	r1, [r7, #10]
 800332c:	4b20      	ldr	r3, [pc, #128]	@ (80033b0 <I2C_RequestMemoryWrite+0xa4>)
 800332e:	9300      	str	r3, [sp, #0]
 8003330:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003334:	68f8      	ldr	r0, [r7, #12]
 8003336:	f000 fa5d 	bl	80037f4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800333a:	69fa      	ldr	r2, [r7, #28]
 800333c:	69b9      	ldr	r1, [r7, #24]
 800333e:	68f8      	ldr	r0, [r7, #12]
 8003340:	f000 f8ef 	bl	8003522 <I2C_WaitOnTXISFlagUntilTimeout>
 8003344:	4603      	mov	r3, r0
 8003346:	2b00      	cmp	r3, #0
 8003348:	d001      	beq.n	800334e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800334a:	2301      	movs	r3, #1
 800334c:	e02c      	b.n	80033a8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800334e:	88fb      	ldrh	r3, [r7, #6]
 8003350:	2b01      	cmp	r3, #1
 8003352:	d105      	bne.n	8003360 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003354:	893b      	ldrh	r3, [r7, #8]
 8003356:	b2da      	uxtb	r2, r3
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	629a      	str	r2, [r3, #40]	@ 0x28
 800335e:	e015      	b.n	800338c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003360:	893b      	ldrh	r3, [r7, #8]
 8003362:	0a1b      	lsrs	r3, r3, #8
 8003364:	b29b      	uxth	r3, r3
 8003366:	b2da      	uxtb	r2, r3
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800336e:	69fa      	ldr	r2, [r7, #28]
 8003370:	69b9      	ldr	r1, [r7, #24]
 8003372:	68f8      	ldr	r0, [r7, #12]
 8003374:	f000 f8d5 	bl	8003522 <I2C_WaitOnTXISFlagUntilTimeout>
 8003378:	4603      	mov	r3, r0
 800337a:	2b00      	cmp	r3, #0
 800337c:	d001      	beq.n	8003382 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800337e:	2301      	movs	r3, #1
 8003380:	e012      	b.n	80033a8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003382:	893b      	ldrh	r3, [r7, #8]
 8003384:	b2da      	uxtb	r2, r3
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800338c:	69fb      	ldr	r3, [r7, #28]
 800338e:	9300      	str	r3, [sp, #0]
 8003390:	69bb      	ldr	r3, [r7, #24]
 8003392:	2200      	movs	r2, #0
 8003394:	2180      	movs	r1, #128	@ 0x80
 8003396:	68f8      	ldr	r0, [r7, #12]
 8003398:	f000 f883 	bl	80034a2 <I2C_WaitOnFlagUntilTimeout>
 800339c:	4603      	mov	r3, r0
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d001      	beq.n	80033a6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80033a2:	2301      	movs	r3, #1
 80033a4:	e000      	b.n	80033a8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80033a6:	2300      	movs	r3, #0
}
 80033a8:	4618      	mov	r0, r3
 80033aa:	3710      	adds	r7, #16
 80033ac:	46bd      	mov	sp, r7
 80033ae:	bd80      	pop	{r7, pc}
 80033b0:	80002000 	.word	0x80002000

080033b4 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b086      	sub	sp, #24
 80033b8:	af02      	add	r7, sp, #8
 80033ba:	60f8      	str	r0, [r7, #12]
 80033bc:	4608      	mov	r0, r1
 80033be:	4611      	mov	r1, r2
 80033c0:	461a      	mov	r2, r3
 80033c2:	4603      	mov	r3, r0
 80033c4:	817b      	strh	r3, [r7, #10]
 80033c6:	460b      	mov	r3, r1
 80033c8:	813b      	strh	r3, [r7, #8]
 80033ca:	4613      	mov	r3, r2
 80033cc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80033ce:	88fb      	ldrh	r3, [r7, #6]
 80033d0:	b2da      	uxtb	r2, r3
 80033d2:	8979      	ldrh	r1, [r7, #10]
 80033d4:	4b20      	ldr	r3, [pc, #128]	@ (8003458 <I2C_RequestMemoryRead+0xa4>)
 80033d6:	9300      	str	r3, [sp, #0]
 80033d8:	2300      	movs	r3, #0
 80033da:	68f8      	ldr	r0, [r7, #12]
 80033dc:	f000 fa0a 	bl	80037f4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80033e0:	69fa      	ldr	r2, [r7, #28]
 80033e2:	69b9      	ldr	r1, [r7, #24]
 80033e4:	68f8      	ldr	r0, [r7, #12]
 80033e6:	f000 f89c 	bl	8003522 <I2C_WaitOnTXISFlagUntilTimeout>
 80033ea:	4603      	mov	r3, r0
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d001      	beq.n	80033f4 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80033f0:	2301      	movs	r3, #1
 80033f2:	e02c      	b.n	800344e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80033f4:	88fb      	ldrh	r3, [r7, #6]
 80033f6:	2b01      	cmp	r3, #1
 80033f8:	d105      	bne.n	8003406 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80033fa:	893b      	ldrh	r3, [r7, #8]
 80033fc:	b2da      	uxtb	r2, r3
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	629a      	str	r2, [r3, #40]	@ 0x28
 8003404:	e015      	b.n	8003432 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003406:	893b      	ldrh	r3, [r7, #8]
 8003408:	0a1b      	lsrs	r3, r3, #8
 800340a:	b29b      	uxth	r3, r3
 800340c:	b2da      	uxtb	r2, r3
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003414:	69fa      	ldr	r2, [r7, #28]
 8003416:	69b9      	ldr	r1, [r7, #24]
 8003418:	68f8      	ldr	r0, [r7, #12]
 800341a:	f000 f882 	bl	8003522 <I2C_WaitOnTXISFlagUntilTimeout>
 800341e:	4603      	mov	r3, r0
 8003420:	2b00      	cmp	r3, #0
 8003422:	d001      	beq.n	8003428 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8003424:	2301      	movs	r3, #1
 8003426:	e012      	b.n	800344e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003428:	893b      	ldrh	r3, [r7, #8]
 800342a:	b2da      	uxtb	r2, r3
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8003432:	69fb      	ldr	r3, [r7, #28]
 8003434:	9300      	str	r3, [sp, #0]
 8003436:	69bb      	ldr	r3, [r7, #24]
 8003438:	2200      	movs	r2, #0
 800343a:	2140      	movs	r1, #64	@ 0x40
 800343c:	68f8      	ldr	r0, [r7, #12]
 800343e:	f000 f830 	bl	80034a2 <I2C_WaitOnFlagUntilTimeout>
 8003442:	4603      	mov	r3, r0
 8003444:	2b00      	cmp	r3, #0
 8003446:	d001      	beq.n	800344c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003448:	2301      	movs	r3, #1
 800344a:	e000      	b.n	800344e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800344c:	2300      	movs	r3, #0
}
 800344e:	4618      	mov	r0, r3
 8003450:	3710      	adds	r7, #16
 8003452:	46bd      	mov	sp, r7
 8003454:	bd80      	pop	{r7, pc}
 8003456:	bf00      	nop
 8003458:	80002000 	.word	0x80002000

0800345c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800345c:	b480      	push	{r7}
 800345e:	b083      	sub	sp, #12
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	699b      	ldr	r3, [r3, #24]
 800346a:	f003 0302 	and.w	r3, r3, #2
 800346e:	2b02      	cmp	r3, #2
 8003470:	d103      	bne.n	800347a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	2200      	movs	r2, #0
 8003478:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	699b      	ldr	r3, [r3, #24]
 8003480:	f003 0301 	and.w	r3, r3, #1
 8003484:	2b01      	cmp	r3, #1
 8003486:	d007      	beq.n	8003498 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	699a      	ldr	r2, [r3, #24]
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f042 0201 	orr.w	r2, r2, #1
 8003496:	619a      	str	r2, [r3, #24]
  }
}
 8003498:	bf00      	nop
 800349a:	370c      	adds	r7, #12
 800349c:	46bd      	mov	sp, r7
 800349e:	bc80      	pop	{r7}
 80034a0:	4770      	bx	lr

080034a2 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80034a2:	b580      	push	{r7, lr}
 80034a4:	b084      	sub	sp, #16
 80034a6:	af00      	add	r7, sp, #0
 80034a8:	60f8      	str	r0, [r7, #12]
 80034aa:	60b9      	str	r1, [r7, #8]
 80034ac:	603b      	str	r3, [r7, #0]
 80034ae:	4613      	mov	r3, r2
 80034b0:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80034b2:	e022      	b.n	80034fa <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034b4:	683b      	ldr	r3, [r7, #0]
 80034b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034ba:	d01e      	beq.n	80034fa <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034bc:	f7fd fe64 	bl	8001188 <HAL_GetTick>
 80034c0:	4602      	mov	r2, r0
 80034c2:	69bb      	ldr	r3, [r7, #24]
 80034c4:	1ad3      	subs	r3, r2, r3
 80034c6:	683a      	ldr	r2, [r7, #0]
 80034c8:	429a      	cmp	r2, r3
 80034ca:	d302      	bcc.n	80034d2 <I2C_WaitOnFlagUntilTimeout+0x30>
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d113      	bne.n	80034fa <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034d6:	f043 0220 	orr.w	r2, r3, #32
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	2220      	movs	r2, #32
 80034e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	2200      	movs	r2, #0
 80034ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	2200      	movs	r2, #0
 80034f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 80034f6:	2301      	movs	r3, #1
 80034f8:	e00f      	b.n	800351a <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	699a      	ldr	r2, [r3, #24]
 8003500:	68bb      	ldr	r3, [r7, #8]
 8003502:	4013      	ands	r3, r2
 8003504:	68ba      	ldr	r2, [r7, #8]
 8003506:	429a      	cmp	r2, r3
 8003508:	bf0c      	ite	eq
 800350a:	2301      	moveq	r3, #1
 800350c:	2300      	movne	r3, #0
 800350e:	b2db      	uxtb	r3, r3
 8003510:	461a      	mov	r2, r3
 8003512:	79fb      	ldrb	r3, [r7, #7]
 8003514:	429a      	cmp	r2, r3
 8003516:	d0cd      	beq.n	80034b4 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003518:	2300      	movs	r3, #0
}
 800351a:	4618      	mov	r0, r3
 800351c:	3710      	adds	r7, #16
 800351e:	46bd      	mov	sp, r7
 8003520:	bd80      	pop	{r7, pc}

08003522 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003522:	b580      	push	{r7, lr}
 8003524:	b084      	sub	sp, #16
 8003526:	af00      	add	r7, sp, #0
 8003528:	60f8      	str	r0, [r7, #12]
 800352a:	60b9      	str	r1, [r7, #8]
 800352c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800352e:	e02c      	b.n	800358a <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003530:	687a      	ldr	r2, [r7, #4]
 8003532:	68b9      	ldr	r1, [r7, #8]
 8003534:	68f8      	ldr	r0, [r7, #12]
 8003536:	f000 f871 	bl	800361c <I2C_IsErrorOccurred>
 800353a:	4603      	mov	r3, r0
 800353c:	2b00      	cmp	r3, #0
 800353e:	d001      	beq.n	8003544 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003540:	2301      	movs	r3, #1
 8003542:	e02a      	b.n	800359a <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003544:	68bb      	ldr	r3, [r7, #8]
 8003546:	f1b3 3fff 	cmp.w	r3, #4294967295
 800354a:	d01e      	beq.n	800358a <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800354c:	f7fd fe1c 	bl	8001188 <HAL_GetTick>
 8003550:	4602      	mov	r2, r0
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	1ad3      	subs	r3, r2, r3
 8003556:	68ba      	ldr	r2, [r7, #8]
 8003558:	429a      	cmp	r2, r3
 800355a:	d302      	bcc.n	8003562 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800355c:	68bb      	ldr	r3, [r7, #8]
 800355e:	2b00      	cmp	r3, #0
 8003560:	d113      	bne.n	800358a <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003566:	f043 0220 	orr.w	r2, r3, #32
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	2220      	movs	r2, #32
 8003572:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	2200      	movs	r2, #0
 800357a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	2200      	movs	r2, #0
 8003582:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8003586:	2301      	movs	r3, #1
 8003588:	e007      	b.n	800359a <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	699b      	ldr	r3, [r3, #24]
 8003590:	f003 0302 	and.w	r3, r3, #2
 8003594:	2b02      	cmp	r3, #2
 8003596:	d1cb      	bne.n	8003530 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003598:	2300      	movs	r3, #0
}
 800359a:	4618      	mov	r0, r3
 800359c:	3710      	adds	r7, #16
 800359e:	46bd      	mov	sp, r7
 80035a0:	bd80      	pop	{r7, pc}

080035a2 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80035a2:	b580      	push	{r7, lr}
 80035a4:	b084      	sub	sp, #16
 80035a6:	af00      	add	r7, sp, #0
 80035a8:	60f8      	str	r0, [r7, #12]
 80035aa:	60b9      	str	r1, [r7, #8]
 80035ac:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80035ae:	e028      	b.n	8003602 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80035b0:	687a      	ldr	r2, [r7, #4]
 80035b2:	68b9      	ldr	r1, [r7, #8]
 80035b4:	68f8      	ldr	r0, [r7, #12]
 80035b6:	f000 f831 	bl	800361c <I2C_IsErrorOccurred>
 80035ba:	4603      	mov	r3, r0
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d001      	beq.n	80035c4 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80035c0:	2301      	movs	r3, #1
 80035c2:	e026      	b.n	8003612 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035c4:	f7fd fde0 	bl	8001188 <HAL_GetTick>
 80035c8:	4602      	mov	r2, r0
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	1ad3      	subs	r3, r2, r3
 80035ce:	68ba      	ldr	r2, [r7, #8]
 80035d0:	429a      	cmp	r2, r3
 80035d2:	d302      	bcc.n	80035da <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80035d4:	68bb      	ldr	r3, [r7, #8]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d113      	bne.n	8003602 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035de:	f043 0220 	orr.w	r2, r3, #32
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	645a      	str	r2, [r3, #68]	@ 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	2220      	movs	r2, #32
 80035ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	2200      	movs	r2, #0
 80035f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	2200      	movs	r2, #0
 80035fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 80035fe:	2301      	movs	r3, #1
 8003600:	e007      	b.n	8003612 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	699b      	ldr	r3, [r3, #24]
 8003608:	f003 0320 	and.w	r3, r3, #32
 800360c:	2b20      	cmp	r3, #32
 800360e:	d1cf      	bne.n	80035b0 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003610:	2300      	movs	r3, #0
}
 8003612:	4618      	mov	r0, r3
 8003614:	3710      	adds	r7, #16
 8003616:	46bd      	mov	sp, r7
 8003618:	bd80      	pop	{r7, pc}
	...

0800361c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800361c:	b580      	push	{r7, lr}
 800361e:	b08a      	sub	sp, #40	@ 0x28
 8003620:	af00      	add	r7, sp, #0
 8003622:	60f8      	str	r0, [r7, #12]
 8003624:	60b9      	str	r1, [r7, #8]
 8003626:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003628:	2300      	movs	r3, #0
 800362a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	699b      	ldr	r3, [r3, #24]
 8003634:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003636:	2300      	movs	r3, #0
 8003638:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800363e:	69bb      	ldr	r3, [r7, #24]
 8003640:	f003 0310 	and.w	r3, r3, #16
 8003644:	2b00      	cmp	r3, #0
 8003646:	d075      	beq.n	8003734 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	2210      	movs	r2, #16
 800364e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003650:	e056      	b.n	8003700 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003652:	68bb      	ldr	r3, [r7, #8]
 8003654:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003658:	d052      	beq.n	8003700 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800365a:	f7fd fd95 	bl	8001188 <HAL_GetTick>
 800365e:	4602      	mov	r2, r0
 8003660:	69fb      	ldr	r3, [r7, #28]
 8003662:	1ad3      	subs	r3, r2, r3
 8003664:	68ba      	ldr	r2, [r7, #8]
 8003666:	429a      	cmp	r2, r3
 8003668:	d302      	bcc.n	8003670 <I2C_IsErrorOccurred+0x54>
 800366a:	68bb      	ldr	r3, [r7, #8]
 800366c:	2b00      	cmp	r3, #0
 800366e:	d147      	bne.n	8003700 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800367a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003682:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	699b      	ldr	r3, [r3, #24]
 800368a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800368e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003692:	d12e      	bne.n	80036f2 <I2C_IsErrorOccurred+0xd6>
 8003694:	697b      	ldr	r3, [r7, #20]
 8003696:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800369a:	d02a      	beq.n	80036f2 <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 800369c:	7cfb      	ldrb	r3, [r7, #19]
 800369e:	2b20      	cmp	r3, #32
 80036a0:	d027      	beq.n	80036f2 <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	685a      	ldr	r2, [r3, #4]
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80036b0:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80036b2:	f7fd fd69 	bl	8001188 <HAL_GetTick>
 80036b6:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80036b8:	e01b      	b.n	80036f2 <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80036ba:	f7fd fd65 	bl	8001188 <HAL_GetTick>
 80036be:	4602      	mov	r2, r0
 80036c0:	69fb      	ldr	r3, [r7, #28]
 80036c2:	1ad3      	subs	r3, r2, r3
 80036c4:	2b19      	cmp	r3, #25
 80036c6:	d914      	bls.n	80036f2 <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036cc:	f043 0220 	orr.w	r2, r3, #32
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	645a      	str	r2, [r3, #68]	@ 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	2220      	movs	r2, #32
 80036d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	2200      	movs	r2, #0
 80036e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	2200      	movs	r2, #0
 80036e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
              
              status = HAL_ERROR;
 80036ec:	2301      	movs	r3, #1
 80036ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	699b      	ldr	r3, [r3, #24]
 80036f8:	f003 0320 	and.w	r3, r3, #32
 80036fc:	2b20      	cmp	r3, #32
 80036fe:	d1dc      	bne.n	80036ba <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	699b      	ldr	r3, [r3, #24]
 8003706:	f003 0320 	and.w	r3, r3, #32
 800370a:	2b20      	cmp	r3, #32
 800370c:	d003      	beq.n	8003716 <I2C_IsErrorOccurred+0xfa>
 800370e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003712:	2b00      	cmp	r3, #0
 8003714:	d09d      	beq.n	8003652 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003716:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800371a:	2b00      	cmp	r3, #0
 800371c:	d103      	bne.n	8003726 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	2220      	movs	r2, #32
 8003724:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003726:	6a3b      	ldr	r3, [r7, #32]
 8003728:	f043 0304 	orr.w	r3, r3, #4
 800372c:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800372e:	2301      	movs	r3, #1
 8003730:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	699b      	ldr	r3, [r3, #24]
 800373a:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800373c:	69bb      	ldr	r3, [r7, #24]
 800373e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003742:	2b00      	cmp	r3, #0
 8003744:	d00b      	beq.n	800375e <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003746:	6a3b      	ldr	r3, [r7, #32]
 8003748:	f043 0301 	orr.w	r3, r3, #1
 800374c:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003756:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003758:	2301      	movs	r3, #1
 800375a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800375e:	69bb      	ldr	r3, [r7, #24]
 8003760:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003764:	2b00      	cmp	r3, #0
 8003766:	d00b      	beq.n	8003780 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003768:	6a3b      	ldr	r3, [r7, #32]
 800376a:	f043 0308 	orr.w	r3, r3, #8
 800376e:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003778:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800377a:	2301      	movs	r3, #1
 800377c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003780:	69bb      	ldr	r3, [r7, #24]
 8003782:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003786:	2b00      	cmp	r3, #0
 8003788:	d00b      	beq.n	80037a2 <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800378a:	6a3b      	ldr	r3, [r7, #32]
 800378c:	f043 0302 	orr.w	r3, r3, #2
 8003790:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800379a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800379c:	2301      	movs	r3, #1
 800379e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80037a2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d01c      	beq.n	80037e4 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80037aa:	68f8      	ldr	r0, [r7, #12]
 80037ac:	f7ff fe56 	bl	800345c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	6859      	ldr	r1, [r3, #4]
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681a      	ldr	r2, [r3, #0]
 80037ba:	4b0d      	ldr	r3, [pc, #52]	@ (80037f0 <I2C_IsErrorOccurred+0x1d4>)
 80037bc:	400b      	ands	r3, r1
 80037be:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80037c4:	6a3b      	ldr	r3, [r7, #32]
 80037c6:	431a      	orrs	r2, r3
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	2220      	movs	r2, #32
 80037d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	2200      	movs	r2, #0
 80037d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	2200      	movs	r2, #0
 80037e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80037e4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80037e8:	4618      	mov	r0, r3
 80037ea:	3728      	adds	r7, #40	@ 0x28
 80037ec:	46bd      	mov	sp, r7
 80037ee:	bd80      	pop	{r7, pc}
 80037f0:	fe00e800 	.word	0xfe00e800

080037f4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80037f4:	b480      	push	{r7}
 80037f6:	b087      	sub	sp, #28
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	60f8      	str	r0, [r7, #12]
 80037fc:	607b      	str	r3, [r7, #4]
 80037fe:	460b      	mov	r3, r1
 8003800:	817b      	strh	r3, [r7, #10]
 8003802:	4613      	mov	r3, r2
 8003804:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003806:	897b      	ldrh	r3, [r7, #10]
 8003808:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800380c:	7a7b      	ldrb	r3, [r7, #9]
 800380e:	041b      	lsls	r3, r3, #16
 8003810:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003814:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800381a:	6a3b      	ldr	r3, [r7, #32]
 800381c:	4313      	orrs	r3, r2
 800381e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003822:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	685a      	ldr	r2, [r3, #4]
 800382a:	6a3b      	ldr	r3, [r7, #32]
 800382c:	0d5b      	lsrs	r3, r3, #21
 800382e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8003832:	4b07      	ldr	r3, [pc, #28]	@ (8003850 <I2C_TransferConfig+0x5c>)
 8003834:	430b      	orrs	r3, r1
 8003836:	43db      	mvns	r3, r3
 8003838:	ea02 0103 	and.w	r1, r2, r3
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	697a      	ldr	r2, [r7, #20]
 8003842:	430a      	orrs	r2, r1
 8003844:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003846:	bf00      	nop
 8003848:	371c      	adds	r7, #28
 800384a:	46bd      	mov	sp, r7
 800384c:	bc80      	pop	{r7}
 800384e:	4770      	bx	lr
 8003850:	03ff63ff 	.word	0x03ff63ff

08003854 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003854:	b480      	push	{r7}
 8003856:	b083      	sub	sp, #12
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
 800385c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003864:	b2db      	uxtb	r3, r3
 8003866:	2b20      	cmp	r3, #32
 8003868:	d138      	bne.n	80038dc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003870:	2b01      	cmp	r3, #1
 8003872:	d101      	bne.n	8003878 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003874:	2302      	movs	r3, #2
 8003876:	e032      	b.n	80038de <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2201      	movs	r2, #1
 800387c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2224      	movs	r2, #36	@ 0x24
 8003884:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	681a      	ldr	r2, [r3, #0]
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f022 0201 	bic.w	r2, r2, #1
 8003896:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	681a      	ldr	r2, [r3, #0]
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80038a6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	6819      	ldr	r1, [r3, #0]
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	683a      	ldr	r2, [r7, #0]
 80038b4:	430a      	orrs	r2, r1
 80038b6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	681a      	ldr	r2, [r3, #0]
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f042 0201 	orr.w	r2, r2, #1
 80038c6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2220      	movs	r2, #32
 80038cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2200      	movs	r2, #0
 80038d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80038d8:	2300      	movs	r3, #0
 80038da:	e000      	b.n	80038de <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80038dc:	2302      	movs	r3, #2
  }
}
 80038de:	4618      	mov	r0, r3
 80038e0:	370c      	adds	r7, #12
 80038e2:	46bd      	mov	sp, r7
 80038e4:	bc80      	pop	{r7}
 80038e6:	4770      	bx	lr

080038e8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80038e8:	b480      	push	{r7}
 80038ea:	b085      	sub	sp, #20
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
 80038f0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80038f8:	b2db      	uxtb	r3, r3
 80038fa:	2b20      	cmp	r3, #32
 80038fc:	d139      	bne.n	8003972 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003904:	2b01      	cmp	r3, #1
 8003906:	d101      	bne.n	800390c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003908:	2302      	movs	r3, #2
 800390a:	e033      	b.n	8003974 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2201      	movs	r2, #1
 8003910:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2224      	movs	r2, #36	@ 0x24
 8003918:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	681a      	ldr	r2, [r3, #0]
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f022 0201 	bic.w	r2, r2, #1
 800392a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800393a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	021b      	lsls	r3, r3, #8
 8003940:	68fa      	ldr	r2, [r7, #12]
 8003942:	4313      	orrs	r3, r2
 8003944:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	68fa      	ldr	r2, [r7, #12]
 800394c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	681a      	ldr	r2, [r3, #0]
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f042 0201 	orr.w	r2, r2, #1
 800395c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2220      	movs	r2, #32
 8003962:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2200      	movs	r2, #0
 800396a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800396e:	2300      	movs	r3, #0
 8003970:	e000      	b.n	8003974 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003972:	2302      	movs	r3, #2
  }
}
 8003974:	4618      	mov	r0, r3
 8003976:	3714      	adds	r7, #20
 8003978:	46bd      	mov	sp, r7
 800397a:	bc80      	pop	{r7}
 800397c:	4770      	bx	lr
	...

08003980 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003980:	b480      	push	{r7}
 8003982:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003984:	4b04      	ldr	r3, [pc, #16]	@ (8003998 <HAL_PWR_EnableBkUpAccess+0x18>)
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4a03      	ldr	r2, [pc, #12]	@ (8003998 <HAL_PWR_EnableBkUpAccess+0x18>)
 800398a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800398e:	6013      	str	r3, [r2, #0]
}
 8003990:	bf00      	nop
 8003992:	46bd      	mov	sp, r7
 8003994:	bc80      	pop	{r7}
 8003996:	4770      	bx	lr
 8003998:	58000400 	.word	0x58000400

0800399c <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b082      	sub	sp, #8
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
 80039a4:	460b      	mov	r3, r1
 80039a6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d10c      	bne.n	80039c8 <HAL_PWR_EnterSLEEPMode+0x2c>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 80039ae:	4b13      	ldr	r3, [pc, #76]	@ (80039fc <HAL_PWR_EnterSLEEPMode+0x60>)
 80039b0:	695b      	ldr	r3, [r3, #20]
 80039b2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80039b6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80039ba:	d10d      	bne.n	80039d8 <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 80039bc:	f000 f83c 	bl	8003a38 <HAL_PWREx_DisableLowPowerRunMode>
 80039c0:	4603      	mov	r3, r0
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d008      	beq.n	80039d8 <HAL_PWR_EnterSLEEPMode+0x3c>
      {
        return ;
 80039c6:	e015      	b.n	80039f4 <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_CLR(PWR->SR2, (PWR_SR2_REGLPF)))
 80039c8:	4b0c      	ldr	r3, [pc, #48]	@ (80039fc <HAL_PWR_EnterSLEEPMode+0x60>)
 80039ca:	695b      	ldr	r3, [r3, #20]
 80039cc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d101      	bne.n	80039d8 <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 80039d4:	f000 f822 	bl	8003a1c <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80039d8:	4b09      	ldr	r3, [pc, #36]	@ (8003a00 <HAL_PWR_EnterSLEEPMode+0x64>)
 80039da:	691b      	ldr	r3, [r3, #16]
 80039dc:	4a08      	ldr	r2, [pc, #32]	@ (8003a00 <HAL_PWR_EnterSLEEPMode+0x64>)
 80039de:	f023 0304 	bic.w	r3, r3, #4
 80039e2:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 80039e4:	78fb      	ldrb	r3, [r7, #3]
 80039e6:	2b01      	cmp	r3, #1
 80039e8:	d101      	bne.n	80039ee <HAL_PWR_EnterSLEEPMode+0x52>
  {
    /* Request Wait For Interrupt */
    __WFI();
 80039ea:	bf30      	wfi
 80039ec:	e002      	b.n	80039f4 <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 80039ee:	bf40      	sev
    __WFE();
 80039f0:	bf20      	wfe
    __WFE();
 80039f2:	bf20      	wfe
  }
}
 80039f4:	3708      	adds	r7, #8
 80039f6:	46bd      	mov	sp, r7
 80039f8:	bd80      	pop	{r7, pc}
 80039fa:	bf00      	nop
 80039fc:	58000400 	.word	0x58000400
 8003a00:	e000ed00 	.word	0xe000ed00

08003a04 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003a04:	b480      	push	{r7}
 8003a06:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8003a08:	4b03      	ldr	r3, [pc, #12]	@ (8003a18 <HAL_PWREx_GetVoltageRange+0x14>)
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8003a10:	4618      	mov	r0, r3
 8003a12:	46bd      	mov	sp, r7
 8003a14:	bc80      	pop	{r7}
 8003a16:	4770      	bx	lr
 8003a18:	58000400 	.word	0x58000400

08003a1c <HAL_PWREx_EnableLowPowerRunMode>:
  * @note  In Low-power Run mode, all I/O pins keep the same state as in Run mode.
  * @note  Clock frequency must be reduced below 2 MHz.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 8003a1c:	b480      	push	{r7}
 8003a1e:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 8003a20:	4b04      	ldr	r3, [pc, #16]	@ (8003a34 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	4a03      	ldr	r2, [pc, #12]	@ (8003a34 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 8003a26:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003a2a:	6013      	str	r3, [r2, #0]
}
 8003a2c:	bf00      	nop
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	bc80      	pop	{r7}
 8003a32:	4770      	bx	lr
 8003a34:	58000400 	.word	0x58000400

08003a38 <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 8003a38:	b480      	push	{r7}
 8003a3a:	b083      	sub	sp, #12
 8003a3c:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 8003a3e:	4b16      	ldr	r3, [pc, #88]	@ (8003a98 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	4a15      	ldr	r2, [pc, #84]	@ (8003a98 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8003a44:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003a48:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000UL);
 8003a4a:	4b14      	ldr	r3, [pc, #80]	@ (8003a9c <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	2232      	movs	r2, #50	@ 0x32
 8003a50:	fb02 f303 	mul.w	r3, r2, r3
 8003a54:	4a12      	ldr	r2, [pc, #72]	@ (8003aa0 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 8003a56:	fba2 2303 	umull	r2, r3, r2, r3
 8003a5a:	0c9b      	lsrs	r3, r3, #18
 8003a5c:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8003a5e:	e002      	b.n	8003a66 <HAL_PWREx_DisableLowPowerRunMode+0x2e>
  {
    wait_loop_index--;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	3b01      	subs	r3, #1
 8003a64:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8003a66:	4b0c      	ldr	r3, [pc, #48]	@ (8003a98 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8003a68:	695b      	ldr	r3, [r3, #20]
 8003a6a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a6e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003a72:	d102      	bne.n	8003a7a <HAL_PWREx_DisableLowPowerRunMode+0x42>
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d1f2      	bne.n	8003a60 <HAL_PWREx_DisableLowPowerRunMode+0x28>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 8003a7a:	4b07      	ldr	r3, [pc, #28]	@ (8003a98 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8003a7c:	695b      	ldr	r3, [r3, #20]
 8003a7e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a82:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003a86:	d101      	bne.n	8003a8c <HAL_PWREx_DisableLowPowerRunMode+0x54>
  {
    return HAL_TIMEOUT;
 8003a88:	2303      	movs	r3, #3
 8003a8a:	e000      	b.n	8003a8e <HAL_PWREx_DisableLowPowerRunMode+0x56>
  }

  return HAL_OK;
 8003a8c:	2300      	movs	r3, #0
}
 8003a8e:	4618      	mov	r0, r3
 8003a90:	370c      	adds	r7, #12
 8003a92:	46bd      	mov	sp, r7
 8003a94:	bc80      	pop	{r7}
 8003a96:	4770      	bx	lr
 8003a98:	58000400 	.word	0x58000400
 8003a9c:	20000000 	.word	0x20000000
 8003aa0:	431bde83 	.word	0x431bde83

08003aa4 <HAL_PWREx_EnterSTOP2Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	b083      	sub	sp, #12
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	4603      	mov	r3, r0
 8003aac:	71fb      	strb	r3, [r7, #7]
#ifdef CORE_CM0PLUS
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
#else
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
 8003aae:	4b10      	ldr	r3, [pc, #64]	@ (8003af0 <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f023 0307 	bic.w	r3, r3, #7
 8003ab6:	4a0e      	ldr	r2, [pc, #56]	@ (8003af0 <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 8003ab8:	f043 0302 	orr.w	r3, r3, #2
 8003abc:	6013      	str	r3, [r2, #0]
#endif

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8003abe:	4b0d      	ldr	r3, [pc, #52]	@ (8003af4 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8003ac0:	691b      	ldr	r3, [r3, #16]
 8003ac2:	4a0c      	ldr	r2, [pc, #48]	@ (8003af4 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8003ac4:	f043 0304 	orr.w	r3, r3, #4
 8003ac8:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 8003aca:	79fb      	ldrb	r3, [r7, #7]
 8003acc:	2b01      	cmp	r3, #1
 8003ace:	d101      	bne.n	8003ad4 <HAL_PWREx_EnterSTOP2Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8003ad0:	bf30      	wfi
 8003ad2:	e002      	b.n	8003ada <HAL_PWREx_EnterSTOP2Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8003ad4:	bf40      	sev
    __WFE();
 8003ad6:	bf20      	wfe
    __WFE();
 8003ad8:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8003ada:	4b06      	ldr	r3, [pc, #24]	@ (8003af4 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8003adc:	691b      	ldr	r3, [r3, #16]
 8003ade:	4a05      	ldr	r2, [pc, #20]	@ (8003af4 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8003ae0:	f023 0304 	bic.w	r3, r3, #4
 8003ae4:	6113      	str	r3, [r2, #16]
}
 8003ae6:	bf00      	nop
 8003ae8:	370c      	adds	r7, #12
 8003aea:	46bd      	mov	sp, r7
 8003aec:	bc80      	pop	{r7}
 8003aee:	4770      	bx	lr
 8003af0:	58000400 	.word	0x58000400
 8003af4:	e000ed00 	.word	0xe000ed00

08003af8 <LL_PWR_IsEnabledBkUpAccess>:
{
 8003af8:	b480      	push	{r7}
 8003afa:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 8003afc:	4b06      	ldr	r3, [pc, #24]	@ (8003b18 <LL_PWR_IsEnabledBkUpAccess+0x20>)
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b04:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b08:	d101      	bne.n	8003b0e <LL_PWR_IsEnabledBkUpAccess+0x16>
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	e000      	b.n	8003b10 <LL_PWR_IsEnabledBkUpAccess+0x18>
 8003b0e:	2300      	movs	r3, #0
}
 8003b10:	4618      	mov	r0, r3
 8003b12:	46bd      	mov	sp, r7
 8003b14:	bc80      	pop	{r7}
 8003b16:	4770      	bx	lr
 8003b18:	58000400 	.word	0x58000400

08003b1c <LL_RCC_HSE_EnableTcxo>:
{
 8003b1c:	b480      	push	{r7}
 8003b1e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8003b20:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003b2a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003b2e:	6013      	str	r3, [r2, #0]
}
 8003b30:	bf00      	nop
 8003b32:	46bd      	mov	sp, r7
 8003b34:	bc80      	pop	{r7}
 8003b36:	4770      	bx	lr

08003b38 <LL_RCC_HSE_DisableTcxo>:
{
 8003b38:	b480      	push	{r7}
 8003b3a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8003b3c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003b46:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003b4a:	6013      	str	r3, [r2, #0]
}
 8003b4c:	bf00      	nop
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	bc80      	pop	{r7}
 8003b52:	4770      	bx	lr

08003b54 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8003b54:	b480      	push	{r7}
 8003b56:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8003b58:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003b62:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003b66:	d101      	bne.n	8003b6c <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8003b68:	2301      	movs	r3, #1
 8003b6a:	e000      	b.n	8003b6e <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8003b6c:	2300      	movs	r3, #0
}
 8003b6e:	4618      	mov	r0, r3
 8003b70:	46bd      	mov	sp, r7
 8003b72:	bc80      	pop	{r7}
 8003b74:	4770      	bx	lr

08003b76 <LL_RCC_HSE_Enable>:
{
 8003b76:	b480      	push	{r7}
 8003b78:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8003b7a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003b84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b88:	6013      	str	r3, [r2, #0]
}
 8003b8a:	bf00      	nop
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	bc80      	pop	{r7}
 8003b90:	4770      	bx	lr

08003b92 <LL_RCC_HSE_Disable>:
{
 8003b92:	b480      	push	{r7}
 8003b94:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8003b96:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003ba0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ba4:	6013      	str	r3, [r2, #0]
}
 8003ba6:	bf00      	nop
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	bc80      	pop	{r7}
 8003bac:	4770      	bx	lr

08003bae <LL_RCC_HSE_IsReady>:
{
 8003bae:	b480      	push	{r7}
 8003bb0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8003bb2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bbc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003bc0:	d101      	bne.n	8003bc6 <LL_RCC_HSE_IsReady+0x18>
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	e000      	b.n	8003bc8 <LL_RCC_HSE_IsReady+0x1a>
 8003bc6:	2300      	movs	r3, #0
}
 8003bc8:	4618      	mov	r0, r3
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	bc80      	pop	{r7}
 8003bce:	4770      	bx	lr

08003bd0 <LL_RCC_HSI_Enable>:
{
 8003bd0:	b480      	push	{r7}
 8003bd2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8003bd4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003bde:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003be2:	6013      	str	r3, [r2, #0]
}
 8003be4:	bf00      	nop
 8003be6:	46bd      	mov	sp, r7
 8003be8:	bc80      	pop	{r7}
 8003bea:	4770      	bx	lr

08003bec <LL_RCC_HSI_Disable>:
{
 8003bec:	b480      	push	{r7}
 8003bee:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8003bf0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003bfa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003bfe:	6013      	str	r3, [r2, #0]
}
 8003c00:	bf00      	nop
 8003c02:	46bd      	mov	sp, r7
 8003c04:	bc80      	pop	{r7}
 8003c06:	4770      	bx	lr

08003c08 <LL_RCC_HSI_IsReady>:
{
 8003c08:	b480      	push	{r7}
 8003c0a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8003c0c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c16:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c1a:	d101      	bne.n	8003c20 <LL_RCC_HSI_IsReady+0x18>
 8003c1c:	2301      	movs	r3, #1
 8003c1e:	e000      	b.n	8003c22 <LL_RCC_HSI_IsReady+0x1a>
 8003c20:	2300      	movs	r3, #0
}
 8003c22:	4618      	mov	r0, r3
 8003c24:	46bd      	mov	sp, r7
 8003c26:	bc80      	pop	{r7}
 8003c28:	4770      	bx	lr

08003c2a <LL_RCC_HSI_SetCalibTrimming>:
{
 8003c2a:	b480      	push	{r7}
 8003c2c:	b083      	sub	sp, #12
 8003c2e:	af00      	add	r7, sp, #0
 8003c30:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8003c32:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	061b      	lsls	r3, r3, #24
 8003c40:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003c44:	4313      	orrs	r3, r2
 8003c46:	604b      	str	r3, [r1, #4]
}
 8003c48:	bf00      	nop
 8003c4a:	370c      	adds	r7, #12
 8003c4c:	46bd      	mov	sp, r7
 8003c4e:	bc80      	pop	{r7}
 8003c50:	4770      	bx	lr

08003c52 <LL_RCC_LSE_IsReady>:
{
 8003c52:	b480      	push	{r7}
 8003c54:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8003c56:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003c5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c5e:	f003 0302 	and.w	r3, r3, #2
 8003c62:	2b02      	cmp	r3, #2
 8003c64:	d101      	bne.n	8003c6a <LL_RCC_LSE_IsReady+0x18>
 8003c66:	2301      	movs	r3, #1
 8003c68:	e000      	b.n	8003c6c <LL_RCC_LSE_IsReady+0x1a>
 8003c6a:	2300      	movs	r3, #0
}
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	bc80      	pop	{r7}
 8003c72:	4770      	bx	lr

08003c74 <LL_RCC_LSI_Enable>:
{
 8003c74:	b480      	push	{r7}
 8003c76:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 8003c78:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003c7c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c80:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003c84:	f043 0301 	orr.w	r3, r3, #1
 8003c88:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8003c8c:	bf00      	nop
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	bc80      	pop	{r7}
 8003c92:	4770      	bx	lr

08003c94 <LL_RCC_LSI_Disable>:
{
 8003c94:	b480      	push	{r7}
 8003c96:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8003c98:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003c9c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ca0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003ca4:	f023 0301 	bic.w	r3, r3, #1
 8003ca8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8003cac:	bf00      	nop
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	bc80      	pop	{r7}
 8003cb2:	4770      	bx	lr

08003cb4 <LL_RCC_LSI_IsReady>:
{
 8003cb4:	b480      	push	{r7}
 8003cb6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8003cb8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003cbc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003cc0:	f003 0302 	and.w	r3, r3, #2
 8003cc4:	2b02      	cmp	r3, #2
 8003cc6:	d101      	bne.n	8003ccc <LL_RCC_LSI_IsReady+0x18>
 8003cc8:	2301      	movs	r3, #1
 8003cca:	e000      	b.n	8003cce <LL_RCC_LSI_IsReady+0x1a>
 8003ccc:	2300      	movs	r3, #0
}
 8003cce:	4618      	mov	r0, r3
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	bc80      	pop	{r7}
 8003cd4:	4770      	bx	lr

08003cd6 <LL_RCC_MSI_Enable>:
{
 8003cd6:	b480      	push	{r7}
 8003cd8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8003cda:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003ce4:	f043 0301 	orr.w	r3, r3, #1
 8003ce8:	6013      	str	r3, [r2, #0]
}
 8003cea:	bf00      	nop
 8003cec:	46bd      	mov	sp, r7
 8003cee:	bc80      	pop	{r7}
 8003cf0:	4770      	bx	lr

08003cf2 <LL_RCC_MSI_Disable>:
{
 8003cf2:	b480      	push	{r7}
 8003cf4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8003cf6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003d00:	f023 0301 	bic.w	r3, r3, #1
 8003d04:	6013      	str	r3, [r2, #0]
}
 8003d06:	bf00      	nop
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	bc80      	pop	{r7}
 8003d0c:	4770      	bx	lr

08003d0e <LL_RCC_MSI_IsReady>:
{
 8003d0e:	b480      	push	{r7}
 8003d10:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8003d12:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f003 0302 	and.w	r3, r3, #2
 8003d1c:	2b02      	cmp	r3, #2
 8003d1e:	d101      	bne.n	8003d24 <LL_RCC_MSI_IsReady+0x16>
 8003d20:	2301      	movs	r3, #1
 8003d22:	e000      	b.n	8003d26 <LL_RCC_MSI_IsReady+0x18>
 8003d24:	2300      	movs	r3, #0
}
 8003d26:	4618      	mov	r0, r3
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	bc80      	pop	{r7}
 8003d2c:	4770      	bx	lr

08003d2e <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 8003d2e:	b480      	push	{r7}
 8003d30:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 8003d32:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f003 0308 	and.w	r3, r3, #8
 8003d3c:	2b08      	cmp	r3, #8
 8003d3e:	d101      	bne.n	8003d44 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8003d40:	2301      	movs	r3, #1
 8003d42:	e000      	b.n	8003d46 <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 8003d44:	2300      	movs	r3, #0
}
 8003d46:	4618      	mov	r0, r3
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	bc80      	pop	{r7}
 8003d4c:	4770      	bx	lr

08003d4e <LL_RCC_MSI_GetRange>:
{
 8003d4e:	b480      	push	{r7}
 8003d50:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8003d52:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	bc80      	pop	{r7}
 8003d62:	4770      	bx	lr

08003d64 <LL_RCC_MSI_GetRangeAfterStandby>:
{
 8003d64:	b480      	push	{r7}
 8003d66:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8003d68:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003d6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d70:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
}
 8003d74:	4618      	mov	r0, r3
 8003d76:	46bd      	mov	sp, r7
 8003d78:	bc80      	pop	{r7}
 8003d7a:	4770      	bx	lr

08003d7c <LL_RCC_MSI_SetCalibTrimming>:
{
 8003d7c:	b480      	push	{r7}
 8003d7e:	b083      	sub	sp, #12
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8003d84:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003d88:	685b      	ldr	r3, [r3, #4]
 8003d8a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	021b      	lsls	r3, r3, #8
 8003d92:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003d96:	4313      	orrs	r3, r2
 8003d98:	604b      	str	r3, [r1, #4]
}
 8003d9a:	bf00      	nop
 8003d9c:	370c      	adds	r7, #12
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	bc80      	pop	{r7}
 8003da2:	4770      	bx	lr

08003da4 <LL_RCC_SetSysClkSource>:
{
 8003da4:	b480      	push	{r7}
 8003da6:	b083      	sub	sp, #12
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8003dac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003db0:	689b      	ldr	r3, [r3, #8]
 8003db2:	f023 0203 	bic.w	r2, r3, #3
 8003db6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	4313      	orrs	r3, r2
 8003dbe:	608b      	str	r3, [r1, #8]
}
 8003dc0:	bf00      	nop
 8003dc2:	370c      	adds	r7, #12
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	bc80      	pop	{r7}
 8003dc8:	4770      	bx	lr

08003dca <LL_RCC_GetSysClkSource>:
{
 8003dca:	b480      	push	{r7}
 8003dcc:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8003dce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003dd2:	689b      	ldr	r3, [r3, #8]
 8003dd4:	f003 030c 	and.w	r3, r3, #12
}
 8003dd8:	4618      	mov	r0, r3
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	bc80      	pop	{r7}
 8003dde:	4770      	bx	lr

08003de0 <LL_RCC_SetAHBPrescaler>:
{
 8003de0:	b480      	push	{r7}
 8003de2:	b083      	sub	sp, #12
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8003de8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003dec:	689b      	ldr	r3, [r3, #8]
 8003dee:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003df2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	4313      	orrs	r3, r2
 8003dfa:	608b      	str	r3, [r1, #8]
}
 8003dfc:	bf00      	nop
 8003dfe:	370c      	adds	r7, #12
 8003e00:	46bd      	mov	sp, r7
 8003e02:	bc80      	pop	{r7}
 8003e04:	4770      	bx	lr

08003e06 <LL_C2_RCC_SetAHBPrescaler>:
{
 8003e06:	b480      	push	{r7}
 8003e08:	b083      	sub	sp, #12
 8003e0a:	af00      	add	r7, sp, #0
 8003e0c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8003e0e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003e12:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8003e16:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003e1a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	4313      	orrs	r3, r2
 8003e22:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8003e26:	bf00      	nop
 8003e28:	370c      	adds	r7, #12
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	bc80      	pop	{r7}
 8003e2e:	4770      	bx	lr

08003e30 <LL_RCC_SetAHB3Prescaler>:
{
 8003e30:	b480      	push	{r7}
 8003e32:	b083      	sub	sp, #12
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8003e38:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003e3c:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8003e40:	f023 020f 	bic.w	r2, r3, #15
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	091b      	lsrs	r3, r3, #4
 8003e48:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003e4c:	4313      	orrs	r3, r2
 8003e4e:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8003e52:	bf00      	nop
 8003e54:	370c      	adds	r7, #12
 8003e56:	46bd      	mov	sp, r7
 8003e58:	bc80      	pop	{r7}
 8003e5a:	4770      	bx	lr

08003e5c <LL_RCC_SetAPB1Prescaler>:
{
 8003e5c:	b480      	push	{r7}
 8003e5e:	b083      	sub	sp, #12
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8003e64:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003e68:	689b      	ldr	r3, [r3, #8]
 8003e6a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003e6e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	4313      	orrs	r3, r2
 8003e76:	608b      	str	r3, [r1, #8]
}
 8003e78:	bf00      	nop
 8003e7a:	370c      	adds	r7, #12
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	bc80      	pop	{r7}
 8003e80:	4770      	bx	lr

08003e82 <LL_RCC_SetAPB2Prescaler>:
{
 8003e82:	b480      	push	{r7}
 8003e84:	b083      	sub	sp, #12
 8003e86:	af00      	add	r7, sp, #0
 8003e88:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8003e8a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003e8e:	689b      	ldr	r3, [r3, #8]
 8003e90:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003e94:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	608b      	str	r3, [r1, #8]
}
 8003e9e:	bf00      	nop
 8003ea0:	370c      	adds	r7, #12
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	bc80      	pop	{r7}
 8003ea6:	4770      	bx	lr

08003ea8 <LL_RCC_GetAHBPrescaler>:
{
 8003ea8:	b480      	push	{r7}
 8003eaa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8003eac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003eb0:	689b      	ldr	r3, [r3, #8]
 8003eb2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	bc80      	pop	{r7}
 8003ebc:	4770      	bx	lr

08003ebe <LL_RCC_GetAHB3Prescaler>:
{
 8003ebe:	b480      	push	{r7}
 8003ec0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8003ec2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003ec6:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8003eca:	011b      	lsls	r3, r3, #4
 8003ecc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8003ed0:	4618      	mov	r0, r3
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	bc80      	pop	{r7}
 8003ed6:	4770      	bx	lr

08003ed8 <LL_RCC_GetAPB1Prescaler>:
{
 8003ed8:	b480      	push	{r7}
 8003eda:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8003edc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003ee0:	689b      	ldr	r3, [r3, #8]
 8003ee2:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	bc80      	pop	{r7}
 8003eec:	4770      	bx	lr

08003eee <LL_RCC_GetAPB2Prescaler>:
{
 8003eee:	b480      	push	{r7}
 8003ef0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8003ef2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003ef6:	689b      	ldr	r3, [r3, #8]
 8003ef8:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 8003efc:	4618      	mov	r0, r3
 8003efe:	46bd      	mov	sp, r7
 8003f00:	bc80      	pop	{r7}
 8003f02:	4770      	bx	lr

08003f04 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8003f04:	b480      	push	{r7}
 8003f06:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8003f08:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003f12:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003f16:	6013      	str	r3, [r2, #0]
}
 8003f18:	bf00      	nop
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	bc80      	pop	{r7}
 8003f1e:	4770      	bx	lr

08003f20 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8003f20:	b480      	push	{r7}
 8003f22:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8003f24:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003f2e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003f32:	6013      	str	r3, [r2, #0]
}
 8003f34:	bf00      	nop
 8003f36:	46bd      	mov	sp, r7
 8003f38:	bc80      	pop	{r7}
 8003f3a:	4770      	bx	lr

08003f3c <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8003f3c:	b480      	push	{r7}
 8003f3e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8003f40:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f4a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003f4e:	d101      	bne.n	8003f54 <LL_RCC_PLL_IsReady+0x18>
 8003f50:	2301      	movs	r3, #1
 8003f52:	e000      	b.n	8003f56 <LL_RCC_PLL_IsReady+0x1a>
 8003f54:	2300      	movs	r3, #0
}
 8003f56:	4618      	mov	r0, r3
 8003f58:	46bd      	mov	sp, r7
 8003f5a:	bc80      	pop	{r7}
 8003f5c:	4770      	bx	lr

08003f5e <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8003f5e:	b480      	push	{r7}
 8003f60:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8003f62:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003f66:	68db      	ldr	r3, [r3, #12]
 8003f68:	0a1b      	lsrs	r3, r3, #8
 8003f6a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 8003f6e:	4618      	mov	r0, r3
 8003f70:	46bd      	mov	sp, r7
 8003f72:	bc80      	pop	{r7}
 8003f74:	4770      	bx	lr

08003f76 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8003f76:	b480      	push	{r7}
 8003f78:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8003f7a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003f7e:	68db      	ldr	r3, [r3, #12]
 8003f80:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 8003f84:	4618      	mov	r0, r3
 8003f86:	46bd      	mov	sp, r7
 8003f88:	bc80      	pop	{r7}
 8003f8a:	4770      	bx	lr

08003f8c <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8003f8c:	b480      	push	{r7}
 8003f8e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8003f90:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003f94:	68db      	ldr	r3, [r3, #12]
 8003f96:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	bc80      	pop	{r7}
 8003fa0:	4770      	bx	lr

08003fa2 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8003fa2:	b480      	push	{r7}
 8003fa4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8003fa6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003faa:	68db      	ldr	r3, [r3, #12]
 8003fac:	f003 0303 	and.w	r3, r3, #3
}
 8003fb0:	4618      	mov	r0, r3
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	bc80      	pop	{r7}
 8003fb6:	4770      	bx	lr

08003fb8 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8003fb8:	b480      	push	{r7}
 8003fba:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8003fbc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003fc0:	689b      	ldr	r3, [r3, #8]
 8003fc2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003fc6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003fca:	d101      	bne.n	8003fd0 <LL_RCC_IsActiveFlag_HPRE+0x18>
 8003fcc:	2301      	movs	r3, #1
 8003fce:	e000      	b.n	8003fd2 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8003fd0:	2300      	movs	r3, #0
}
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	46bd      	mov	sp, r7
 8003fd6:	bc80      	pop	{r7}
 8003fd8:	4770      	bx	lr

08003fda <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8003fda:	b480      	push	{r7}
 8003fdc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8003fde:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003fe2:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8003fe6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003fee:	d101      	bne.n	8003ff4 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8003ff0:	2301      	movs	r3, #1
 8003ff2:	e000      	b.n	8003ff6 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8003ff4:	2300      	movs	r3, #0
}
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	bc80      	pop	{r7}
 8003ffc:	4770      	bx	lr

08003ffe <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8003ffe:	b480      	push	{r7}
 8004000:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8004002:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004006:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800400a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800400e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004012:	d101      	bne.n	8004018 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8004014:	2301      	movs	r3, #1
 8004016:	e000      	b.n	800401a <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8004018:	2300      	movs	r3, #0
}
 800401a:	4618      	mov	r0, r3
 800401c:	46bd      	mov	sp, r7
 800401e:	bc80      	pop	{r7}
 8004020:	4770      	bx	lr

08004022 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8004022:	b480      	push	{r7}
 8004024:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8004026:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800402a:	689b      	ldr	r3, [r3, #8]
 800402c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004030:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004034:	d101      	bne.n	800403a <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8004036:	2301      	movs	r3, #1
 8004038:	e000      	b.n	800403c <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 800403a:	2300      	movs	r3, #0
}
 800403c:	4618      	mov	r0, r3
 800403e:	46bd      	mov	sp, r7
 8004040:	bc80      	pop	{r7}
 8004042:	4770      	bx	lr

08004044 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8004044:	b480      	push	{r7}
 8004046:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8004048:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800404c:	689b      	ldr	r3, [r3, #8]
 800404e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004052:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004056:	d101      	bne.n	800405c <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8004058:	2301      	movs	r3, #1
 800405a:	e000      	b.n	800405e <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 800405c:	2300      	movs	r3, #0
}
 800405e:	4618      	mov	r0, r3
 8004060:	46bd      	mov	sp, r7
 8004062:	bc80      	pop	{r7}
 8004064:	4770      	bx	lr
	...

08004068 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004068:	b580      	push	{r7, lr}
 800406a:	b088      	sub	sp, #32
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2b00      	cmp	r3, #0
 8004074:	d101      	bne.n	800407a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004076:	2301      	movs	r3, #1
 8004078:	e38b      	b.n	8004792 <HAL_RCC_OscConfig+0x72a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800407a:	f7ff fea6 	bl	8003dca <LL_RCC_GetSysClkSource>
 800407e:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004080:	f7ff ff8f 	bl	8003fa2 <LL_RCC_PLL_GetMainSource>
 8004084:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f003 0320 	and.w	r3, r3, #32
 800408e:	2b00      	cmp	r3, #0
 8004090:	f000 80c9 	beq.w	8004226 <HAL_RCC_OscConfig+0x1be>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8004094:	69fb      	ldr	r3, [r7, #28]
 8004096:	2b00      	cmp	r3, #0
 8004098:	d005      	beq.n	80040a6 <HAL_RCC_OscConfig+0x3e>
 800409a:	69fb      	ldr	r3, [r7, #28]
 800409c:	2b0c      	cmp	r3, #12
 800409e:	d17b      	bne.n	8004198 <HAL_RCC_OscConfig+0x130>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 80040a0:	69bb      	ldr	r3, [r7, #24]
 80040a2:	2b01      	cmp	r3, #1
 80040a4:	d178      	bne.n	8004198 <HAL_RCC_OscConfig+0x130>
    {
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80040a6:	f7ff fe32 	bl	8003d0e <LL_RCC_MSI_IsReady>
 80040aa:	4603      	mov	r3, r0
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d005      	beq.n	80040bc <HAL_RCC_OscConfig+0x54>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6a1b      	ldr	r3, [r3, #32]
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d101      	bne.n	80040bc <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 80040b8:	2301      	movs	r3, #1
 80040ba:	e36a      	b.n	8004792 <HAL_RCC_OscConfig+0x72a>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80040c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f003 0308 	and.w	r3, r3, #8
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d005      	beq.n	80040da <HAL_RCC_OscConfig+0x72>
 80040ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80040d8:	e006      	b.n	80040e8 <HAL_RCC_OscConfig+0x80>
 80040da:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80040de:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80040e2:	091b      	lsrs	r3, r3, #4
 80040e4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80040e8:	4293      	cmp	r3, r2
 80040ea:	d222      	bcs.n	8004132 <HAL_RCC_OscConfig+0xca>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040f0:	4618      	mov	r0, r3
 80040f2:	f000 fd6f 	bl	8004bd4 <RCC_SetFlashLatencyFromMSIRange>
 80040f6:	4603      	mov	r3, r0
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d001      	beq.n	8004100 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_ERROR;
 80040fc:	2301      	movs	r3, #1
 80040fe:	e348      	b.n	8004792 <HAL_RCC_OscConfig+0x72a>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004100:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800410a:	f043 0308 	orr.w	r3, r3, #8
 800410e:	6013      	str	r3, [r2, #0]
 8004110:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800411e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004122:	4313      	orrs	r3, r2
 8004124:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800412a:	4618      	mov	r0, r3
 800412c:	f7ff fe26 	bl	8003d7c <LL_RCC_MSI_SetCalibTrimming>
 8004130:	e021      	b.n	8004176 <HAL_RCC_OscConfig+0x10e>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004132:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800413c:	f043 0308 	orr.w	r3, r3, #8
 8004140:	6013      	str	r3, [r2, #0]
 8004142:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004150:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004154:	4313      	orrs	r3, r2
 8004156:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800415c:	4618      	mov	r0, r3
 800415e:	f7ff fe0d 	bl	8003d7c <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004166:	4618      	mov	r0, r3
 8004168:	f000 fd34 	bl	8004bd4 <RCC_SetFlashLatencyFromMSIRange>
 800416c:	4603      	mov	r3, r0
 800416e:	2b00      	cmp	r3, #0
 8004170:	d001      	beq.n	8004176 <HAL_RCC_OscConfig+0x10e>
          {
            return HAL_ERROR;
 8004172:	2301      	movs	r3, #1
 8004174:	e30d      	b.n	8004792 <HAL_RCC_OscConfig+0x72a>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8004176:	f000 fcf5 	bl	8004b64 <HAL_RCC_GetHCLKFreq>
 800417a:	4603      	mov	r3, r0
 800417c:	4aa1      	ldr	r2, [pc, #644]	@ (8004404 <HAL_RCC_OscConfig+0x39c>)
 800417e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004180:	4ba1      	ldr	r3, [pc, #644]	@ (8004408 <HAL_RCC_OscConfig+0x3a0>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	4618      	mov	r0, r3
 8004186:	f7fc fff5 	bl	8001174 <HAL_InitTick>
 800418a:	4603      	mov	r3, r0
 800418c:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 800418e:	7cfb      	ldrb	r3, [r7, #19]
 8004190:	2b00      	cmp	r3, #0
 8004192:	d047      	beq.n	8004224 <HAL_RCC_OscConfig+0x1bc>
        {
          return status;
 8004194:	7cfb      	ldrb	r3, [r7, #19]
 8004196:	e2fc      	b.n	8004792 <HAL_RCC_OscConfig+0x72a>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6a1b      	ldr	r3, [r3, #32]
 800419c:	2b00      	cmp	r3, #0
 800419e:	d02c      	beq.n	80041fa <HAL_RCC_OscConfig+0x192>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80041a0:	f7ff fd99 	bl	8003cd6 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80041a4:	f7fc fff0 	bl	8001188 <HAL_GetTick>
 80041a8:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 80041aa:	e008      	b.n	80041be <HAL_RCC_OscConfig+0x156>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80041ac:	f7fc ffec 	bl	8001188 <HAL_GetTick>
 80041b0:	4602      	mov	r2, r0
 80041b2:	697b      	ldr	r3, [r7, #20]
 80041b4:	1ad3      	subs	r3, r2, r3
 80041b6:	2b02      	cmp	r3, #2
 80041b8:	d901      	bls.n	80041be <HAL_RCC_OscConfig+0x156>
          {
            return HAL_TIMEOUT;
 80041ba:	2303      	movs	r3, #3
 80041bc:	e2e9      	b.n	8004792 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_MSI_IsReady() == 0U)
 80041be:	f7ff fda6 	bl	8003d0e <LL_RCC_MSI_IsReady>
 80041c2:	4603      	mov	r3, r0
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d0f1      	beq.n	80041ac <HAL_RCC_OscConfig+0x144>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80041c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80041d2:	f043 0308 	orr.w	r3, r3, #8
 80041d6:	6013      	str	r3, [r2, #0]
 80041d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041e6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80041ea:	4313      	orrs	r3, r2
 80041ec:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041f2:	4618      	mov	r0, r3
 80041f4:	f7ff fdc2 	bl	8003d7c <LL_RCC_MSI_SetCalibTrimming>
 80041f8:	e015      	b.n	8004226 <HAL_RCC_OscConfig+0x1be>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80041fa:	f7ff fd7a 	bl	8003cf2 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80041fe:	f7fc ffc3 	bl	8001188 <HAL_GetTick>
 8004202:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8004204:	e008      	b.n	8004218 <HAL_RCC_OscConfig+0x1b0>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004206:	f7fc ffbf 	bl	8001188 <HAL_GetTick>
 800420a:	4602      	mov	r2, r0
 800420c:	697b      	ldr	r3, [r7, #20]
 800420e:	1ad3      	subs	r3, r2, r3
 8004210:	2b02      	cmp	r3, #2
 8004212:	d901      	bls.n	8004218 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8004214:	2303      	movs	r3, #3
 8004216:	e2bc      	b.n	8004792 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_MSI_IsReady() != 0U)
 8004218:	f7ff fd79 	bl	8003d0e <LL_RCC_MSI_IsReady>
 800421c:	4603      	mov	r3, r0
 800421e:	2b00      	cmp	r3, #0
 8004220:	d1f1      	bne.n	8004206 <HAL_RCC_OscConfig+0x19e>
 8004222:	e000      	b.n	8004226 <HAL_RCC_OscConfig+0x1be>
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004224:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f003 0301 	and.w	r3, r3, #1
 800422e:	2b00      	cmp	r3, #0
 8004230:	d05f      	beq.n	80042f2 <HAL_RCC_OscConfig+0x28a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8004232:	69fb      	ldr	r3, [r7, #28]
 8004234:	2b08      	cmp	r3, #8
 8004236:	d005      	beq.n	8004244 <HAL_RCC_OscConfig+0x1dc>
 8004238:	69fb      	ldr	r3, [r7, #28]
 800423a:	2b0c      	cmp	r3, #12
 800423c:	d10d      	bne.n	800425a <HAL_RCC_OscConfig+0x1f2>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800423e:	69bb      	ldr	r3, [r7, #24]
 8004240:	2b03      	cmp	r3, #3
 8004242:	d10a      	bne.n	800425a <HAL_RCC_OscConfig+0x1f2>
    {
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004244:	f7ff fcb3 	bl	8003bae <LL_RCC_HSE_IsReady>
 8004248:	4603      	mov	r3, r0
 800424a:	2b00      	cmp	r3, #0
 800424c:	d050      	beq.n	80042f0 <HAL_RCC_OscConfig+0x288>
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	685b      	ldr	r3, [r3, #4]
 8004252:	2b00      	cmp	r3, #0
 8004254:	d14c      	bne.n	80042f0 <HAL_RCC_OscConfig+0x288>
      {
        return HAL_ERROR;
 8004256:	2301      	movs	r3, #1
 8004258:	e29b      	b.n	8004792 <HAL_RCC_OscConfig+0x72a>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 800425a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	689b      	ldr	r3, [r3, #8]
 8004268:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800426c:	4313      	orrs	r3, r2
 800426e:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	685b      	ldr	r3, [r3, #4]
 8004274:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004278:	d102      	bne.n	8004280 <HAL_RCC_OscConfig+0x218>
 800427a:	f7ff fc7c 	bl	8003b76 <LL_RCC_HSE_Enable>
 800427e:	e00d      	b.n	800429c <HAL_RCC_OscConfig+0x234>
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	685b      	ldr	r3, [r3, #4]
 8004284:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8004288:	d104      	bne.n	8004294 <HAL_RCC_OscConfig+0x22c>
 800428a:	f7ff fc47 	bl	8003b1c <LL_RCC_HSE_EnableTcxo>
 800428e:	f7ff fc72 	bl	8003b76 <LL_RCC_HSE_Enable>
 8004292:	e003      	b.n	800429c <HAL_RCC_OscConfig+0x234>
 8004294:	f7ff fc7d 	bl	8003b92 <LL_RCC_HSE_Disable>
 8004298:	f7ff fc4e 	bl	8003b38 <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	685b      	ldr	r3, [r3, #4]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d012      	beq.n	80042ca <HAL_RCC_OscConfig+0x262>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042a4:	f7fc ff70 	bl	8001188 <HAL_GetTick>
 80042a8:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 80042aa:	e008      	b.n	80042be <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80042ac:	f7fc ff6c 	bl	8001188 <HAL_GetTick>
 80042b0:	4602      	mov	r2, r0
 80042b2:	697b      	ldr	r3, [r7, #20]
 80042b4:	1ad3      	subs	r3, r2, r3
 80042b6:	2b64      	cmp	r3, #100	@ 0x64
 80042b8:	d901      	bls.n	80042be <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 80042ba:	2303      	movs	r3, #3
 80042bc:	e269      	b.n	8004792 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSE_IsReady() == 0U)
 80042be:	f7ff fc76 	bl	8003bae <LL_RCC_HSE_IsReady>
 80042c2:	4603      	mov	r3, r0
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d0f1      	beq.n	80042ac <HAL_RCC_OscConfig+0x244>
 80042c8:	e013      	b.n	80042f2 <HAL_RCC_OscConfig+0x28a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042ca:	f7fc ff5d 	bl	8001188 <HAL_GetTick>
 80042ce:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 80042d0:	e008      	b.n	80042e4 <HAL_RCC_OscConfig+0x27c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80042d2:	f7fc ff59 	bl	8001188 <HAL_GetTick>
 80042d6:	4602      	mov	r2, r0
 80042d8:	697b      	ldr	r3, [r7, #20]
 80042da:	1ad3      	subs	r3, r2, r3
 80042dc:	2b64      	cmp	r3, #100	@ 0x64
 80042de:	d901      	bls.n	80042e4 <HAL_RCC_OscConfig+0x27c>
          {
            return HAL_TIMEOUT;
 80042e0:	2303      	movs	r3, #3
 80042e2:	e256      	b.n	8004792 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSE_IsReady() != 0U)
 80042e4:	f7ff fc63 	bl	8003bae <LL_RCC_HSE_IsReady>
 80042e8:	4603      	mov	r3, r0
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d1f1      	bne.n	80042d2 <HAL_RCC_OscConfig+0x26a>
 80042ee:	e000      	b.n	80042f2 <HAL_RCC_OscConfig+0x28a>
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042f0:	bf00      	nop
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f003 0302 	and.w	r3, r3, #2
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d04b      	beq.n	8004396 <HAL_RCC_OscConfig+0x32e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80042fe:	69fb      	ldr	r3, [r7, #28]
 8004300:	2b04      	cmp	r3, #4
 8004302:	d005      	beq.n	8004310 <HAL_RCC_OscConfig+0x2a8>
 8004304:	69fb      	ldr	r3, [r7, #28]
 8004306:	2b0c      	cmp	r3, #12
 8004308:	d113      	bne.n	8004332 <HAL_RCC_OscConfig+0x2ca>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800430a:	69bb      	ldr	r3, [r7, #24]
 800430c:	2b02      	cmp	r3, #2
 800430e:	d110      	bne.n	8004332 <HAL_RCC_OscConfig+0x2ca>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004310:	f7ff fc7a 	bl	8003c08 <LL_RCC_HSI_IsReady>
 8004314:	4603      	mov	r3, r0
 8004316:	2b00      	cmp	r3, #0
 8004318:	d005      	beq.n	8004326 <HAL_RCC_OscConfig+0x2be>
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	691b      	ldr	r3, [r3, #16]
 800431e:	2b00      	cmp	r3, #0
 8004320:	d101      	bne.n	8004326 <HAL_RCC_OscConfig+0x2be>
      {
        return HAL_ERROR;
 8004322:	2301      	movs	r3, #1
 8004324:	e235      	b.n	8004792 <HAL_RCC_OscConfig+0x72a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	695b      	ldr	r3, [r3, #20]
 800432a:	4618      	mov	r0, r3
 800432c:	f7ff fc7d 	bl	8003c2a <LL_RCC_HSI_SetCalibTrimming>
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004330:	e031      	b.n	8004396 <HAL_RCC_OscConfig+0x32e>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	691b      	ldr	r3, [r3, #16]
 8004336:	2b00      	cmp	r3, #0
 8004338:	d019      	beq.n	800436e <HAL_RCC_OscConfig+0x306>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800433a:	f7ff fc49 	bl	8003bd0 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800433e:	f7fc ff23 	bl	8001188 <HAL_GetTick>
 8004342:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8004344:	e008      	b.n	8004358 <HAL_RCC_OscConfig+0x2f0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004346:	f7fc ff1f 	bl	8001188 <HAL_GetTick>
 800434a:	4602      	mov	r2, r0
 800434c:	697b      	ldr	r3, [r7, #20]
 800434e:	1ad3      	subs	r3, r2, r3
 8004350:	2b02      	cmp	r3, #2
 8004352:	d901      	bls.n	8004358 <HAL_RCC_OscConfig+0x2f0>
          {
            return HAL_TIMEOUT;
 8004354:	2303      	movs	r3, #3
 8004356:	e21c      	b.n	8004792 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSI_IsReady() == 0U)
 8004358:	f7ff fc56 	bl	8003c08 <LL_RCC_HSI_IsReady>
 800435c:	4603      	mov	r3, r0
 800435e:	2b00      	cmp	r3, #0
 8004360:	d0f1      	beq.n	8004346 <HAL_RCC_OscConfig+0x2de>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	695b      	ldr	r3, [r3, #20]
 8004366:	4618      	mov	r0, r3
 8004368:	f7ff fc5f 	bl	8003c2a <LL_RCC_HSI_SetCalibTrimming>
 800436c:	e013      	b.n	8004396 <HAL_RCC_OscConfig+0x32e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800436e:	f7ff fc3d 	bl	8003bec <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004372:	f7fc ff09 	bl	8001188 <HAL_GetTick>
 8004376:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8004378:	e008      	b.n	800438c <HAL_RCC_OscConfig+0x324>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800437a:	f7fc ff05 	bl	8001188 <HAL_GetTick>
 800437e:	4602      	mov	r2, r0
 8004380:	697b      	ldr	r3, [r7, #20]
 8004382:	1ad3      	subs	r3, r2, r3
 8004384:	2b02      	cmp	r3, #2
 8004386:	d901      	bls.n	800438c <HAL_RCC_OscConfig+0x324>
          {
            return HAL_TIMEOUT;
 8004388:	2303      	movs	r3, #3
 800438a:	e202      	b.n	8004792 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSI_IsReady() != 0U)
 800438c:	f7ff fc3c 	bl	8003c08 <LL_RCC_HSI_IsReady>
 8004390:	4603      	mov	r3, r0
 8004392:	2b00      	cmp	r3, #0
 8004394:	d1f1      	bne.n	800437a <HAL_RCC_OscConfig+0x312>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f003 0308 	and.w	r3, r3, #8
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d06f      	beq.n	8004482 <HAL_RCC_OscConfig+0x41a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	699b      	ldr	r3, [r3, #24]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d057      	beq.n	800445a <HAL_RCC_OscConfig+0x3f2>
    {
      uint32_t csr_temp = RCC->CSR;
 80043aa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80043ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80043b2:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	69da      	ldr	r2, [r3, #28]
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	f003 0310 	and.w	r3, r3, #16
 80043be:	429a      	cmp	r2, r3
 80043c0:	d036      	beq.n	8004430 <HAL_RCC_OscConfig+0x3c8>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	f003 0302 	and.w	r3, r3, #2
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d006      	beq.n	80043da <HAL_RCC_OscConfig+0x372>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d101      	bne.n	80043da <HAL_RCC_OscConfig+0x372>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated  */
          return HAL_ERROR;
 80043d6:	2301      	movs	r3, #1
 80043d8:	e1db      	b.n	8004792 <HAL_RCC_OscConfig+0x72a>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	f003 0301 	and.w	r3, r3, #1
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d018      	beq.n	8004416 <HAL_RCC_OscConfig+0x3ae>
        {
          __HAL_RCC_LSI_DISABLE();
 80043e4:	f7ff fc56 	bl	8003c94 <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80043e8:	f7fc fece 	bl	8001188 <HAL_GetTick>
 80043ec:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 80043ee:	e00d      	b.n	800440c <HAL_RCC_OscConfig+0x3a4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80043f0:	f7fc feca 	bl	8001188 <HAL_GetTick>
 80043f4:	4602      	mov	r2, r0
 80043f6:	697b      	ldr	r3, [r7, #20]
 80043f8:	1ad3      	subs	r3, r2, r3
 80043fa:	2b11      	cmp	r3, #17
 80043fc:	d906      	bls.n	800440c <HAL_RCC_OscConfig+0x3a4>
            {
              return HAL_TIMEOUT;
 80043fe:	2303      	movs	r3, #3
 8004400:	e1c7      	b.n	8004792 <HAL_RCC_OscConfig+0x72a>
 8004402:	bf00      	nop
 8004404:	20000000 	.word	0x20000000
 8004408:	20000004 	.word	0x20000004
          while (LL_RCC_LSI_IsReady() != 0U)
 800440c:	f7ff fc52 	bl	8003cb4 <LL_RCC_LSI_IsReady>
 8004410:	4603      	mov	r3, r0
 8004412:	2b00      	cmp	r3, #0
 8004414:	d1ec      	bne.n	80043f0 <HAL_RCC_OscConfig+0x388>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 8004416:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800441a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800441e:	f023 0210 	bic.w	r2, r3, #16
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	69db      	ldr	r3, [r3, #28]
 8004426:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800442a:	4313      	orrs	r3, r2
 800442c:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004430:	f7ff fc20 	bl	8003c74 <LL_RCC_LSI_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004434:	f7fc fea8 	bl	8001188 <HAL_GetTick>
 8004438:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 800443a:	e008      	b.n	800444e <HAL_RCC_OscConfig+0x3e6>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800443c:	f7fc fea4 	bl	8001188 <HAL_GetTick>
 8004440:	4602      	mov	r2, r0
 8004442:	697b      	ldr	r3, [r7, #20]
 8004444:	1ad3      	subs	r3, r2, r3
 8004446:	2b11      	cmp	r3, #17
 8004448:	d901      	bls.n	800444e <HAL_RCC_OscConfig+0x3e6>
        {
          return HAL_TIMEOUT;
 800444a:	2303      	movs	r3, #3
 800444c:	e1a1      	b.n	8004792 <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSI_IsReady() == 0U)
 800444e:	f7ff fc31 	bl	8003cb4 <LL_RCC_LSI_IsReady>
 8004452:	4603      	mov	r3, r0
 8004454:	2b00      	cmp	r3, #0
 8004456:	d0f1      	beq.n	800443c <HAL_RCC_OscConfig+0x3d4>
 8004458:	e013      	b.n	8004482 <HAL_RCC_OscConfig+0x41a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800445a:	f7ff fc1b 	bl	8003c94 <LL_RCC_LSI_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800445e:	f7fc fe93 	bl	8001188 <HAL_GetTick>
 8004462:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 8004464:	e008      	b.n	8004478 <HAL_RCC_OscConfig+0x410>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004466:	f7fc fe8f 	bl	8001188 <HAL_GetTick>
 800446a:	4602      	mov	r2, r0
 800446c:	697b      	ldr	r3, [r7, #20]
 800446e:	1ad3      	subs	r3, r2, r3
 8004470:	2b11      	cmp	r3, #17
 8004472:	d901      	bls.n	8004478 <HAL_RCC_OscConfig+0x410>
        {
          return HAL_TIMEOUT;
 8004474:	2303      	movs	r3, #3
 8004476:	e18c      	b.n	8004792 <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSI_IsReady() != 0U)
 8004478:	f7ff fc1c 	bl	8003cb4 <LL_RCC_LSI_IsReady>
 800447c:	4603      	mov	r3, r0
 800447e:	2b00      	cmp	r3, #0
 8004480:	d1f1      	bne.n	8004466 <HAL_RCC_OscConfig+0x3fe>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f003 0304 	and.w	r3, r3, #4
 800448a:	2b00      	cmp	r3, #0
 800448c:	f000 80d8 	beq.w	8004640 <HAL_RCC_OscConfig+0x5d8>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8004490:	f7ff fb32 	bl	8003af8 <LL_PWR_IsEnabledBkUpAccess>
 8004494:	4603      	mov	r3, r0
 8004496:	2b00      	cmp	r3, #0
 8004498:	d113      	bne.n	80044c2 <HAL_RCC_OscConfig+0x45a>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800449a:	f7ff fa71 	bl	8003980 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800449e:	f7fc fe73 	bl	8001188 <HAL_GetTick>
 80044a2:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 80044a4:	e008      	b.n	80044b8 <HAL_RCC_OscConfig+0x450>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80044a6:	f7fc fe6f 	bl	8001188 <HAL_GetTick>
 80044aa:	4602      	mov	r2, r0
 80044ac:	697b      	ldr	r3, [r7, #20]
 80044ae:	1ad3      	subs	r3, r2, r3
 80044b0:	2b02      	cmp	r3, #2
 80044b2:	d901      	bls.n	80044b8 <HAL_RCC_OscConfig+0x450>
        {
          return HAL_TIMEOUT;
 80044b4:	2303      	movs	r3, #3
 80044b6:	e16c      	b.n	8004792 <HAL_RCC_OscConfig+0x72a>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 80044b8:	f7ff fb1e 	bl	8003af8 <LL_PWR_IsEnabledBkUpAccess>
 80044bc:	4603      	mov	r3, r0
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d0f1      	beq.n	80044a6 <HAL_RCC_OscConfig+0x43e>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	68db      	ldr	r3, [r3, #12]
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d07b      	beq.n	80045c2 <HAL_RCC_OscConfig+0x55a>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	68db      	ldr	r3, [r3, #12]
 80044ce:	2b85      	cmp	r3, #133	@ 0x85
 80044d0:	d003      	beq.n	80044da <HAL_RCC_OscConfig+0x472>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	68db      	ldr	r3, [r3, #12]
 80044d6:	2b05      	cmp	r3, #5
 80044d8:	d109      	bne.n	80044ee <HAL_RCC_OscConfig+0x486>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80044da:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80044de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044e2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80044e6:	f043 0304 	orr.w	r3, r3, #4
 80044ea:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044ee:	f7fc fe4b 	bl	8001188 <HAL_GetTick>
 80044f2:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80044f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80044f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044fc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004500:	f043 0301 	orr.w	r3, r3, #1
 8004504:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8004508:	e00a      	b.n	8004520 <HAL_RCC_OscConfig+0x4b8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800450a:	f7fc fe3d 	bl	8001188 <HAL_GetTick>
 800450e:	4602      	mov	r2, r0
 8004510:	697b      	ldr	r3, [r7, #20]
 8004512:	1ad3      	subs	r3, r2, r3
 8004514:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004518:	4293      	cmp	r3, r2
 800451a:	d901      	bls.n	8004520 <HAL_RCC_OscConfig+0x4b8>
        {
          return HAL_TIMEOUT;
 800451c:	2303      	movs	r3, #3
 800451e:	e138      	b.n	8004792 <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSE_IsReady() == 0U)
 8004520:	f7ff fb97 	bl	8003c52 <LL_RCC_LSE_IsReady>
 8004524:	4603      	mov	r3, r0
 8004526:	2b00      	cmp	r3, #0
 8004528:	d0ef      	beq.n	800450a <HAL_RCC_OscConfig+0x4a2>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	68db      	ldr	r3, [r3, #12]
 800452e:	2b81      	cmp	r3, #129	@ 0x81
 8004530:	d003      	beq.n	800453a <HAL_RCC_OscConfig+0x4d2>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	68db      	ldr	r3, [r3, #12]
 8004536:	2b85      	cmp	r3, #133	@ 0x85
 8004538:	d121      	bne.n	800457e <HAL_RCC_OscConfig+0x516>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800453a:	f7fc fe25 	bl	8001188 <HAL_GetTick>
 800453e:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8004540:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004544:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004548:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800454c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004550:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8004554:	e00a      	b.n	800456c <HAL_RCC_OscConfig+0x504>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004556:	f7fc fe17 	bl	8001188 <HAL_GetTick>
 800455a:	4602      	mov	r2, r0
 800455c:	697b      	ldr	r3, [r7, #20]
 800455e:	1ad3      	subs	r3, r2, r3
 8004560:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004564:	4293      	cmp	r3, r2
 8004566:	d901      	bls.n	800456c <HAL_RCC_OscConfig+0x504>
          {
            return HAL_TIMEOUT;
 8004568:	2303      	movs	r3, #3
 800456a:	e112      	b.n	8004792 <HAL_RCC_OscConfig+0x72a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800456c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004570:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004574:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004578:	2b00      	cmp	r3, #0
 800457a:	d0ec      	beq.n	8004556 <HAL_RCC_OscConfig+0x4ee>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 800457c:	e060      	b.n	8004640 <HAL_RCC_OscConfig+0x5d8>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800457e:	f7fc fe03 	bl	8001188 <HAL_GetTick>
 8004582:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8004584:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004588:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800458c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004590:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004594:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8004598:	e00a      	b.n	80045b0 <HAL_RCC_OscConfig+0x548>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800459a:	f7fc fdf5 	bl	8001188 <HAL_GetTick>
 800459e:	4602      	mov	r2, r0
 80045a0:	697b      	ldr	r3, [r7, #20]
 80045a2:	1ad3      	subs	r3, r2, r3
 80045a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045a8:	4293      	cmp	r3, r2
 80045aa:	d901      	bls.n	80045b0 <HAL_RCC_OscConfig+0x548>
          {
            return HAL_TIMEOUT;
 80045ac:	2303      	movs	r3, #3
 80045ae:	e0f0      	b.n	8004792 <HAL_RCC_OscConfig+0x72a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80045b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80045b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d1ec      	bne.n	800459a <HAL_RCC_OscConfig+0x532>
 80045c0:	e03e      	b.n	8004640 <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045c2:	f7fc fde1 	bl	8001188 <HAL_GetTick>
 80045c6:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80045c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80045cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045d0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80045d4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80045d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80045dc:	e00a      	b.n	80045f4 <HAL_RCC_OscConfig+0x58c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045de:	f7fc fdd3 	bl	8001188 <HAL_GetTick>
 80045e2:	4602      	mov	r2, r0
 80045e4:	697b      	ldr	r3, [r7, #20]
 80045e6:	1ad3      	subs	r3, r2, r3
 80045e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045ec:	4293      	cmp	r3, r2
 80045ee:	d901      	bls.n	80045f4 <HAL_RCC_OscConfig+0x58c>
        {
          return HAL_TIMEOUT;
 80045f0:	2303      	movs	r3, #3
 80045f2:	e0ce      	b.n	8004792 <HAL_RCC_OscConfig+0x72a>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80045f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80045f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045fc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004600:	2b00      	cmp	r3, #0
 8004602:	d1ec      	bne.n	80045de <HAL_RCC_OscConfig+0x576>
        }
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004604:	f7fc fdc0 	bl	8001188 <HAL_GetTick>
 8004608:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800460a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800460e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004612:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004616:	f023 0301 	bic.w	r3, r3, #1
 800461a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 800461e:	e00a      	b.n	8004636 <HAL_RCC_OscConfig+0x5ce>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004620:	f7fc fdb2 	bl	8001188 <HAL_GetTick>
 8004624:	4602      	mov	r2, r0
 8004626:	697b      	ldr	r3, [r7, #20]
 8004628:	1ad3      	subs	r3, r2, r3
 800462a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800462e:	4293      	cmp	r3, r2
 8004630:	d901      	bls.n	8004636 <HAL_RCC_OscConfig+0x5ce>
        {
          return HAL_TIMEOUT;
 8004632:	2303      	movs	r3, #3
 8004634:	e0ad      	b.n	8004792 <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSE_IsReady() != 0U)
 8004636:	f7ff fb0c 	bl	8003c52 <LL_RCC_LSE_IsReady>
 800463a:	4603      	mov	r3, r0
 800463c:	2b00      	cmp	r3, #0
 800463e:	d1ef      	bne.n	8004620 <HAL_RCC_OscConfig+0x5b8>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004644:	2b00      	cmp	r3, #0
 8004646:	f000 80a3 	beq.w	8004790 <HAL_RCC_OscConfig+0x728>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800464a:	69fb      	ldr	r3, [r7, #28]
 800464c:	2b0c      	cmp	r3, #12
 800464e:	d076      	beq.n	800473e <HAL_RCC_OscConfig+0x6d6>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004654:	2b02      	cmp	r3, #2
 8004656:	d14b      	bne.n	80046f0 <HAL_RCC_OscConfig+0x688>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004658:	f7ff fc62 	bl	8003f20 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800465c:	f7fc fd94 	bl	8001188 <HAL_GetTick>
 8004660:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 8004662:	e008      	b.n	8004676 <HAL_RCC_OscConfig+0x60e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004664:	f7fc fd90 	bl	8001188 <HAL_GetTick>
 8004668:	4602      	mov	r2, r0
 800466a:	697b      	ldr	r3, [r7, #20]
 800466c:	1ad3      	subs	r3, r2, r3
 800466e:	2b0a      	cmp	r3, #10
 8004670:	d901      	bls.n	8004676 <HAL_RCC_OscConfig+0x60e>
          {
            return HAL_TIMEOUT;
 8004672:	2303      	movs	r3, #3
 8004674:	e08d      	b.n	8004792 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_PLL_IsReady() != 0U)
 8004676:	f7ff fc61 	bl	8003f3c <LL_RCC_PLL_IsReady>
 800467a:	4603      	mov	r3, r0
 800467c:	2b00      	cmp	r3, #0
 800467e:	d1f1      	bne.n	8004664 <HAL_RCC_OscConfig+0x5fc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004680:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004684:	68da      	ldr	r2, [r3, #12]
 8004686:	4b45      	ldr	r3, [pc, #276]	@ (800479c <HAL_RCC_OscConfig+0x734>)
 8004688:	4013      	ands	r3, r2
 800468a:	687a      	ldr	r2, [r7, #4]
 800468c:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 800468e:	687a      	ldr	r2, [r7, #4]
 8004690:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004692:	4311      	orrs	r1, r2
 8004694:	687a      	ldr	r2, [r7, #4]
 8004696:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004698:	0212      	lsls	r2, r2, #8
 800469a:	4311      	orrs	r1, r2
 800469c:	687a      	ldr	r2, [r7, #4]
 800469e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80046a0:	4311      	orrs	r1, r2
 80046a2:	687a      	ldr	r2, [r7, #4]
 80046a4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80046a6:	4311      	orrs	r1, r2
 80046a8:	687a      	ldr	r2, [r7, #4]
 80046aa:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80046ac:	430a      	orrs	r2, r1
 80046ae:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80046b2:	4313      	orrs	r3, r2
 80046b4:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80046b6:	f7ff fc25 	bl	8003f04 <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80046ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80046be:	68db      	ldr	r3, [r3, #12]
 80046c0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80046c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80046c8:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046ca:	f7fc fd5d 	bl	8001188 <HAL_GetTick>
 80046ce:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 80046d0:	e008      	b.n	80046e4 <HAL_RCC_OscConfig+0x67c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046d2:	f7fc fd59 	bl	8001188 <HAL_GetTick>
 80046d6:	4602      	mov	r2, r0
 80046d8:	697b      	ldr	r3, [r7, #20]
 80046da:	1ad3      	subs	r3, r2, r3
 80046dc:	2b0a      	cmp	r3, #10
 80046de:	d901      	bls.n	80046e4 <HAL_RCC_OscConfig+0x67c>
          {
            return HAL_TIMEOUT;
 80046e0:	2303      	movs	r3, #3
 80046e2:	e056      	b.n	8004792 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_PLL_IsReady() == 0U)
 80046e4:	f7ff fc2a 	bl	8003f3c <LL_RCC_PLL_IsReady>
 80046e8:	4603      	mov	r3, r0
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d0f1      	beq.n	80046d2 <HAL_RCC_OscConfig+0x66a>
 80046ee:	e04f      	b.n	8004790 <HAL_RCC_OscConfig+0x728>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046f0:	f7ff fc16 	bl	8003f20 <LL_RCC_PLL_Disable>

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 80046f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80046f8:	68db      	ldr	r3, [r3, #12]
 80046fa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80046fe:	f023 0303 	bic.w	r3, r3, #3
 8004702:	60d3      	str	r3, [r2, #12]

        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_RNGCLK | RCC_PLL_ADCCLK);
 8004704:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004708:	68db      	ldr	r3, [r3, #12]
 800470a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800470e:	f023 5388 	bic.w	r3, r3, #285212672	@ 0x11000000
 8004712:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004716:	60d3      	str	r3, [r2, #12]


        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004718:	f7fc fd36 	bl	8001188 <HAL_GetTick>
 800471c:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 800471e:	e008      	b.n	8004732 <HAL_RCC_OscConfig+0x6ca>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004720:	f7fc fd32 	bl	8001188 <HAL_GetTick>
 8004724:	4602      	mov	r2, r0
 8004726:	697b      	ldr	r3, [r7, #20]
 8004728:	1ad3      	subs	r3, r2, r3
 800472a:	2b0a      	cmp	r3, #10
 800472c:	d901      	bls.n	8004732 <HAL_RCC_OscConfig+0x6ca>
          {
            return HAL_TIMEOUT;
 800472e:	2303      	movs	r3, #3
 8004730:	e02f      	b.n	8004792 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_PLL_IsReady() != 0U)
 8004732:	f7ff fc03 	bl	8003f3c <LL_RCC_PLL_IsReady>
 8004736:	4603      	mov	r3, r0
 8004738:	2b00      	cmp	r3, #0
 800473a:	d1f1      	bne.n	8004720 <HAL_RCC_OscConfig+0x6b8>
 800473c:	e028      	b.n	8004790 <HAL_RCC_OscConfig+0x728>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004742:	2b01      	cmp	r3, #1
 8004744:	d101      	bne.n	800474a <HAL_RCC_OscConfig+0x6e2>
      {
        return HAL_ERROR;
 8004746:	2301      	movs	r3, #1
 8004748:	e023      	b.n	8004792 <HAL_RCC_OscConfig+0x72a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800474a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800474e:	68db      	ldr	r3, [r3, #12]
 8004750:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 8004752:	69bb      	ldr	r3, [r7, #24]
 8004754:	f003 0203 	and.w	r2, r3, #3
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800475c:	429a      	cmp	r2, r3
 800475e:	d115      	bne.n	800478c <HAL_RCC_OscConfig+0x724>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 8004760:	69bb      	ldr	r3, [r7, #24]
 8004762:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800476a:	429a      	cmp	r2, r3
 800476c:	d10e      	bne.n	800478c <HAL_RCC_OscConfig+0x724>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 800476e:	69bb      	ldr	r3, [r7, #24]
 8004770:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004778:	021b      	lsls	r3, r3, #8
 800477a:	429a      	cmp	r2, r3
 800477c:	d106      	bne.n	800478c <HAL_RCC_OscConfig+0x724>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 800477e:	69bb      	ldr	r3, [r7, #24]
 8004780:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004788:	429a      	cmp	r2, r3
 800478a:	d001      	beq.n	8004790 <HAL_RCC_OscConfig+0x728>
        {
          return HAL_ERROR;
 800478c:	2301      	movs	r3, #1
 800478e:	e000      	b.n	8004792 <HAL_RCC_OscConfig+0x72a>
        }
      }
    }
  }
  return HAL_OK;
 8004790:	2300      	movs	r3, #0
}
 8004792:	4618      	mov	r0, r3
 8004794:	3720      	adds	r7, #32
 8004796:	46bd      	mov	sp, r7
 8004798:	bd80      	pop	{r7, pc}
 800479a:	bf00      	nop
 800479c:	11c1808c 	.word	0x11c1808c

080047a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b084      	sub	sp, #16
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
 80047a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d101      	bne.n	80047b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80047b0:	2301      	movs	r3, #1
 80047b2:	e12c      	b.n	8004a0e <HAL_RCC_ClockConfig+0x26e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80047b4:	4b98      	ldr	r3, [pc, #608]	@ (8004a18 <HAL_RCC_ClockConfig+0x278>)
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f003 0307 	and.w	r3, r3, #7
 80047bc:	683a      	ldr	r2, [r7, #0]
 80047be:	429a      	cmp	r2, r3
 80047c0:	d91b      	bls.n	80047fa <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047c2:	4b95      	ldr	r3, [pc, #596]	@ (8004a18 <HAL_RCC_ClockConfig+0x278>)
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f023 0207 	bic.w	r2, r3, #7
 80047ca:	4993      	ldr	r1, [pc, #588]	@ (8004a18 <HAL_RCC_ClockConfig+0x278>)
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	4313      	orrs	r3, r2
 80047d0:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80047d2:	f7fc fcd9 	bl	8001188 <HAL_GetTick>
 80047d6:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80047d8:	e008      	b.n	80047ec <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80047da:	f7fc fcd5 	bl	8001188 <HAL_GetTick>
 80047de:	4602      	mov	r2, r0
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	1ad3      	subs	r3, r2, r3
 80047e4:	2b02      	cmp	r3, #2
 80047e6:	d901      	bls.n	80047ec <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 80047e8:	2303      	movs	r3, #3
 80047ea:	e110      	b.n	8004a0e <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80047ec:	4b8a      	ldr	r3, [pc, #552]	@ (8004a18 <HAL_RCC_ClockConfig+0x278>)
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f003 0307 	and.w	r3, r3, #7
 80047f4:	683a      	ldr	r2, [r7, #0]
 80047f6:	429a      	cmp	r2, r3
 80047f8:	d1ef      	bne.n	80047da <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f003 0302 	and.w	r3, r3, #2
 8004802:	2b00      	cmp	r3, #0
 8004804:	d016      	beq.n	8004834 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	689b      	ldr	r3, [r3, #8]
 800480a:	4618      	mov	r0, r3
 800480c:	f7ff fae8 	bl	8003de0 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8004810:	f7fc fcba 	bl	8001188 <HAL_GetTick>
 8004814:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8004816:	e008      	b.n	800482a <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8004818:	f7fc fcb6 	bl	8001188 <HAL_GetTick>
 800481c:	4602      	mov	r2, r0
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	1ad3      	subs	r3, r2, r3
 8004822:	2b02      	cmp	r3, #2
 8004824:	d901      	bls.n	800482a <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8004826:	2303      	movs	r3, #3
 8004828:	e0f1      	b.n	8004a0e <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800482a:	f7ff fbc5 	bl	8003fb8 <LL_RCC_IsActiveFlag_HPRE>
 800482e:	4603      	mov	r3, r0
 8004830:	2b00      	cmp	r3, #0
 8004832:	d0f1      	beq.n	8004818 <HAL_RCC_ClockConfig+0x78>
    }
  }

#if defined(DUAL_CORE)
  /*-------------------------- HCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f003 0320 	and.w	r3, r3, #32
 800483c:	2b00      	cmp	r3, #0
 800483e:	d016      	beq.n	800486e <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	695b      	ldr	r3, [r3, #20]
 8004844:	4618      	mov	r0, r3
 8004846:	f7ff fade 	bl	8003e06 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800484a:	f7fc fc9d 	bl	8001188 <HAL_GetTick>
 800484e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8004850:	e008      	b.n	8004864 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8004852:	f7fc fc99 	bl	8001188 <HAL_GetTick>
 8004856:	4602      	mov	r2, r0
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	1ad3      	subs	r3, r2, r3
 800485c:	2b02      	cmp	r3, #2
 800485e:	d901      	bls.n	8004864 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8004860:	2303      	movs	r3, #3
 8004862:	e0d4      	b.n	8004a0e <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8004864:	f7ff fbb9 	bl	8003fda <LL_RCC_IsActiveFlag_C2HPRE>
 8004868:	4603      	mov	r3, r0
 800486a:	2b00      	cmp	r3, #0
 800486c:	d0f1      	beq.n	8004852 <HAL_RCC_ClockConfig+0xb2>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004876:	2b00      	cmp	r3, #0
 8004878:	d016      	beq.n	80048a8 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	699b      	ldr	r3, [r3, #24]
 800487e:	4618      	mov	r0, r3
 8004880:	f7ff fad6 	bl	8003e30 <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8004884:	f7fc fc80 	bl	8001188 <HAL_GetTick>
 8004888:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800488a:	e008      	b.n	800489e <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800488c:	f7fc fc7c 	bl	8001188 <HAL_GetTick>
 8004890:	4602      	mov	r2, r0
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	1ad3      	subs	r3, r2, r3
 8004896:	2b02      	cmp	r3, #2
 8004898:	d901      	bls.n	800489e <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 800489a:	2303      	movs	r3, #3
 800489c:	e0b7      	b.n	8004a0e <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800489e:	f7ff fbae 	bl	8003ffe <LL_RCC_IsActiveFlag_SHDHPRE>
 80048a2:	4603      	mov	r3, r0
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d0f1      	beq.n	800488c <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f003 0304 	and.w	r3, r3, #4
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d016      	beq.n	80048e2 <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	68db      	ldr	r3, [r3, #12]
 80048b8:	4618      	mov	r0, r3
 80048ba:	f7ff facf 	bl	8003e5c <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80048be:	f7fc fc63 	bl	8001188 <HAL_GetTick>
 80048c2:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 80048c4:	e008      	b.n	80048d8 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80048c6:	f7fc fc5f 	bl	8001188 <HAL_GetTick>
 80048ca:	4602      	mov	r2, r0
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	1ad3      	subs	r3, r2, r3
 80048d0:	2b02      	cmp	r3, #2
 80048d2:	d901      	bls.n	80048d8 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 80048d4:	2303      	movs	r3, #3
 80048d6:	e09a      	b.n	8004a0e <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 80048d8:	f7ff fba3 	bl	8004022 <LL_RCC_IsActiveFlag_PPRE1>
 80048dc:	4603      	mov	r3, r0
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d0f1      	beq.n	80048c6 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f003 0308 	and.w	r3, r3, #8
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d017      	beq.n	800491e <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	691b      	ldr	r3, [r3, #16]
 80048f2:	00db      	lsls	r3, r3, #3
 80048f4:	4618      	mov	r0, r3
 80048f6:	f7ff fac4 	bl	8003e82 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80048fa:	f7fc fc45 	bl	8001188 <HAL_GetTick>
 80048fe:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8004900:	e008      	b.n	8004914 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8004902:	f7fc fc41 	bl	8001188 <HAL_GetTick>
 8004906:	4602      	mov	r2, r0
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	1ad3      	subs	r3, r2, r3
 800490c:	2b02      	cmp	r3, #2
 800490e:	d901      	bls.n	8004914 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8004910:	2303      	movs	r3, #3
 8004912:	e07c      	b.n	8004a0e <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8004914:	f7ff fb96 	bl	8004044 <LL_RCC_IsActiveFlag_PPRE2>
 8004918:	4603      	mov	r3, r0
 800491a:	2b00      	cmp	r3, #0
 800491c:	d0f1      	beq.n	8004902 <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f003 0301 	and.w	r3, r3, #1
 8004926:	2b00      	cmp	r3, #0
 8004928:	d043      	beq.n	80049b2 <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	685b      	ldr	r3, [r3, #4]
 800492e:	2b02      	cmp	r3, #2
 8004930:	d106      	bne.n	8004940 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8004932:	f7ff f93c 	bl	8003bae <LL_RCC_HSE_IsReady>
 8004936:	4603      	mov	r3, r0
 8004938:	2b00      	cmp	r3, #0
 800493a:	d11e      	bne.n	800497a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800493c:	2301      	movs	r3, #1
 800493e:	e066      	b.n	8004a0e <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	685b      	ldr	r3, [r3, #4]
 8004944:	2b03      	cmp	r3, #3
 8004946:	d106      	bne.n	8004956 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8004948:	f7ff faf8 	bl	8003f3c <LL_RCC_PLL_IsReady>
 800494c:	4603      	mov	r3, r0
 800494e:	2b00      	cmp	r3, #0
 8004950:	d113      	bne.n	800497a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8004952:	2301      	movs	r3, #1
 8004954:	e05b      	b.n	8004a0e <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	685b      	ldr	r3, [r3, #4]
 800495a:	2b00      	cmp	r3, #0
 800495c:	d106      	bne.n	800496c <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 800495e:	f7ff f9d6 	bl	8003d0e <LL_RCC_MSI_IsReady>
 8004962:	4603      	mov	r3, r0
 8004964:	2b00      	cmp	r3, #0
 8004966:	d108      	bne.n	800497a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8004968:	2301      	movs	r3, #1
 800496a:	e050      	b.n	8004a0e <HAL_RCC_ClockConfig+0x26e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 800496c:	f7ff f94c 	bl	8003c08 <LL_RCC_HSI_IsReady>
 8004970:	4603      	mov	r3, r0
 8004972:	2b00      	cmp	r3, #0
 8004974:	d101      	bne.n	800497a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8004976:	2301      	movs	r3, #1
 8004978:	e049      	b.n	8004a0e <HAL_RCC_ClockConfig+0x26e>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	685b      	ldr	r3, [r3, #4]
 800497e:	4618      	mov	r0, r3
 8004980:	f7ff fa10 	bl	8003da4 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004984:	f7fc fc00 	bl	8001188 <HAL_GetTick>
 8004988:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800498a:	e00a      	b.n	80049a2 <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800498c:	f7fc fbfc 	bl	8001188 <HAL_GetTick>
 8004990:	4602      	mov	r2, r0
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	1ad3      	subs	r3, r2, r3
 8004996:	f241 3288 	movw	r2, #5000	@ 0x1388
 800499a:	4293      	cmp	r3, r2
 800499c:	d901      	bls.n	80049a2 <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 800499e:	2303      	movs	r3, #3
 80049a0:	e035      	b.n	8004a0e <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049a2:	f7ff fa12 	bl	8003dca <LL_RCC_GetSysClkSource>
 80049a6:	4602      	mov	r2, r0
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	685b      	ldr	r3, [r3, #4]
 80049ac:	009b      	lsls	r3, r3, #2
 80049ae:	429a      	cmp	r2, r3
 80049b0:	d1ec      	bne.n	800498c <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80049b2:	4b19      	ldr	r3, [pc, #100]	@ (8004a18 <HAL_RCC_ClockConfig+0x278>)
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f003 0307 	and.w	r3, r3, #7
 80049ba:	683a      	ldr	r2, [r7, #0]
 80049bc:	429a      	cmp	r2, r3
 80049be:	d21b      	bcs.n	80049f8 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049c0:	4b15      	ldr	r3, [pc, #84]	@ (8004a18 <HAL_RCC_ClockConfig+0x278>)
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f023 0207 	bic.w	r2, r3, #7
 80049c8:	4913      	ldr	r1, [pc, #76]	@ (8004a18 <HAL_RCC_ClockConfig+0x278>)
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	4313      	orrs	r3, r2
 80049ce:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80049d0:	f7fc fbda 	bl	8001188 <HAL_GetTick>
 80049d4:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80049d6:	e008      	b.n	80049ea <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80049d8:	f7fc fbd6 	bl	8001188 <HAL_GetTick>
 80049dc:	4602      	mov	r2, r0
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	1ad3      	subs	r3, r2, r3
 80049e2:	2b02      	cmp	r3, #2
 80049e4:	d901      	bls.n	80049ea <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 80049e6:	2303      	movs	r3, #3
 80049e8:	e011      	b.n	8004a0e <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80049ea:	4b0b      	ldr	r3, [pc, #44]	@ (8004a18 <HAL_RCC_ClockConfig+0x278>)
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f003 0307 	and.w	r3, r3, #7
 80049f2:	683a      	ldr	r2, [r7, #0]
 80049f4:	429a      	cmp	r2, r3
 80049f6:	d1ef      	bne.n	80049d8 <HAL_RCC_ClockConfig+0x238>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80049f8:	f000 f8b4 	bl	8004b64 <HAL_RCC_GetHCLKFreq>
 80049fc:	4603      	mov	r3, r0
 80049fe:	4a07      	ldr	r2, [pc, #28]	@ (8004a1c <HAL_RCC_ClockConfig+0x27c>)
 8004a00:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004a02:	4b07      	ldr	r3, [pc, #28]	@ (8004a20 <HAL_RCC_ClockConfig+0x280>)
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	4618      	mov	r0, r3
 8004a08:	f7fc fbb4 	bl	8001174 <HAL_InitTick>
 8004a0c:	4603      	mov	r3, r0
}
 8004a0e:	4618      	mov	r0, r3
 8004a10:	3710      	adds	r7, #16
 8004a12:	46bd      	mov	sp, r7
 8004a14:	bd80      	pop	{r7, pc}
 8004a16:	bf00      	nop
 8004a18:	58004000 	.word	0x58004000
 8004a1c:	20000000 	.word	0x20000000
 8004a20:	20000004 	.word	0x20000004

08004a24 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a24:	b590      	push	{r4, r7, lr}
 8004a26:	b087      	sub	sp, #28
 8004a28:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 8004a2e:	2300      	movs	r3, #0
 8004a30:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004a32:	f7ff f9ca 	bl	8003dca <LL_RCC_GetSysClkSource>
 8004a36:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004a38:	f7ff fab3 	bl	8003fa2 <LL_RCC_PLL_GetMainSource>
 8004a3c:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8004a3e:	68bb      	ldr	r3, [r7, #8]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d005      	beq.n	8004a50 <HAL_RCC_GetSysClockFreq+0x2c>
 8004a44:	68bb      	ldr	r3, [r7, #8]
 8004a46:	2b0c      	cmp	r3, #12
 8004a48:	d139      	bne.n	8004abe <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2b01      	cmp	r3, #1
 8004a4e:	d136      	bne.n	8004abe <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /*Retrieve MSI frequency range in HZ*/
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8004a50:	f7ff f96d 	bl	8003d2e <LL_RCC_MSI_IsEnabledRangeSelect>
 8004a54:	4603      	mov	r3, r0
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d115      	bne.n	8004a86 <HAL_RCC_GetSysClockFreq+0x62>
 8004a5a:	f7ff f968 	bl	8003d2e <LL_RCC_MSI_IsEnabledRangeSelect>
 8004a5e:	4603      	mov	r3, r0
 8004a60:	2b01      	cmp	r3, #1
 8004a62:	d106      	bne.n	8004a72 <HAL_RCC_GetSysClockFreq+0x4e>
 8004a64:	f7ff f973 	bl	8003d4e <LL_RCC_MSI_GetRange>
 8004a68:	4603      	mov	r3, r0
 8004a6a:	0a1b      	lsrs	r3, r3, #8
 8004a6c:	f003 030f 	and.w	r3, r3, #15
 8004a70:	e005      	b.n	8004a7e <HAL_RCC_GetSysClockFreq+0x5a>
 8004a72:	f7ff f977 	bl	8003d64 <LL_RCC_MSI_GetRangeAfterStandby>
 8004a76:	4603      	mov	r3, r0
 8004a78:	0a1b      	lsrs	r3, r3, #8
 8004a7a:	f003 030f 	and.w	r3, r3, #15
 8004a7e:	4a36      	ldr	r2, [pc, #216]	@ (8004b58 <HAL_RCC_GetSysClockFreq+0x134>)
 8004a80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a84:	e014      	b.n	8004ab0 <HAL_RCC_GetSysClockFreq+0x8c>
 8004a86:	f7ff f952 	bl	8003d2e <LL_RCC_MSI_IsEnabledRangeSelect>
 8004a8a:	4603      	mov	r3, r0
 8004a8c:	2b01      	cmp	r3, #1
 8004a8e:	d106      	bne.n	8004a9e <HAL_RCC_GetSysClockFreq+0x7a>
 8004a90:	f7ff f95d 	bl	8003d4e <LL_RCC_MSI_GetRange>
 8004a94:	4603      	mov	r3, r0
 8004a96:	091b      	lsrs	r3, r3, #4
 8004a98:	f003 030f 	and.w	r3, r3, #15
 8004a9c:	e005      	b.n	8004aaa <HAL_RCC_GetSysClockFreq+0x86>
 8004a9e:	f7ff f961 	bl	8003d64 <LL_RCC_MSI_GetRangeAfterStandby>
 8004aa2:	4603      	mov	r3, r0
 8004aa4:	091b      	lsrs	r3, r3, #4
 8004aa6:	f003 030f 	and.w	r3, r3, #15
 8004aaa:	4a2b      	ldr	r2, [pc, #172]	@ (8004b58 <HAL_RCC_GetSysClockFreq+0x134>)
 8004aac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ab0:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8004ab2:	68bb      	ldr	r3, [r7, #8]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d115      	bne.n	8004ae4 <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 8004ab8:	693b      	ldr	r3, [r7, #16]
 8004aba:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8004abc:	e012      	b.n	8004ae4 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004abe:	68bb      	ldr	r3, [r7, #8]
 8004ac0:	2b04      	cmp	r3, #4
 8004ac2:	d102      	bne.n	8004aca <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004ac4:	4b25      	ldr	r3, [pc, #148]	@ (8004b5c <HAL_RCC_GetSysClockFreq+0x138>)
 8004ac6:	617b      	str	r3, [r7, #20]
 8004ac8:	e00c      	b.n	8004ae4 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004aca:	68bb      	ldr	r3, [r7, #8]
 8004acc:	2b08      	cmp	r3, #8
 8004ace:	d109      	bne.n	8004ae4 <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8004ad0:	f7ff f840 	bl	8003b54 <LL_RCC_HSE_IsEnabledDiv2>
 8004ad4:	4603      	mov	r3, r0
 8004ad6:	2b01      	cmp	r3, #1
 8004ad8:	d102      	bne.n	8004ae0 <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8004ada:	4b20      	ldr	r3, [pc, #128]	@ (8004b5c <HAL_RCC_GetSysClockFreq+0x138>)
 8004adc:	617b      	str	r3, [r7, #20]
 8004ade:	e001      	b.n	8004ae4 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8004ae0:	4b1f      	ldr	r3, [pc, #124]	@ (8004b60 <HAL_RCC_GetSysClockFreq+0x13c>)
 8004ae2:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004ae4:	f7ff f971 	bl	8003dca <LL_RCC_GetSysClkSource>
 8004ae8:	4603      	mov	r3, r0
 8004aea:	2b0c      	cmp	r3, #12
 8004aec:	d12f      	bne.n	8004b4e <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8004aee:	f7ff fa58 	bl	8003fa2 <LL_RCC_PLL_GetMainSource>
 8004af2:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2b02      	cmp	r3, #2
 8004af8:	d003      	beq.n	8004b02 <HAL_RCC_GetSysClockFreq+0xde>
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2b03      	cmp	r3, #3
 8004afe:	d003      	beq.n	8004b08 <HAL_RCC_GetSysClockFreq+0xe4>
 8004b00:	e00d      	b.n	8004b1e <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8004b02:	4b16      	ldr	r3, [pc, #88]	@ (8004b5c <HAL_RCC_GetSysClockFreq+0x138>)
 8004b04:	60fb      	str	r3, [r7, #12]
        break;
 8004b06:	e00d      	b.n	8004b24 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8004b08:	f7ff f824 	bl	8003b54 <LL_RCC_HSE_IsEnabledDiv2>
 8004b0c:	4603      	mov	r3, r0
 8004b0e:	2b01      	cmp	r3, #1
 8004b10:	d102      	bne.n	8004b18 <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8004b12:	4b12      	ldr	r3, [pc, #72]	@ (8004b5c <HAL_RCC_GetSysClockFreq+0x138>)
 8004b14:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8004b16:	e005      	b.n	8004b24 <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 8004b18:	4b11      	ldr	r3, [pc, #68]	@ (8004b60 <HAL_RCC_GetSysClockFreq+0x13c>)
 8004b1a:	60fb      	str	r3, [r7, #12]
        break;
 8004b1c:	e002      	b.n	8004b24 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 8004b1e:	693b      	ldr	r3, [r7, #16]
 8004b20:	60fb      	str	r3, [r7, #12]
        break;
 8004b22:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8004b24:	f7ff fa1b 	bl	8003f5e <LL_RCC_PLL_GetN>
 8004b28:	4602      	mov	r2, r0
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	fb03 f402 	mul.w	r4, r3, r2
 8004b30:	f7ff fa2c 	bl	8003f8c <LL_RCC_PLL_GetDivider>
 8004b34:	4603      	mov	r3, r0
 8004b36:	091b      	lsrs	r3, r3, #4
 8004b38:	3301      	adds	r3, #1
 8004b3a:	fbb4 f4f3 	udiv	r4, r4, r3
 8004b3e:	f7ff fa1a 	bl	8003f76 <LL_RCC_PLL_GetR>
 8004b42:	4603      	mov	r3, r0
 8004b44:	0f5b      	lsrs	r3, r3, #29
 8004b46:	3301      	adds	r3, #1
 8004b48:	fbb4 f3f3 	udiv	r3, r4, r3
 8004b4c:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8004b4e:	697b      	ldr	r3, [r7, #20]
}
 8004b50:	4618      	mov	r0, r3
 8004b52:	371c      	adds	r7, #28
 8004b54:	46bd      	mov	sp, r7
 8004b56:	bd90      	pop	{r4, r7, pc}
 8004b58:	0800d33c 	.word	0x0800d33c
 8004b5c:	00f42400 	.word	0x00f42400
 8004b60:	01e84800 	.word	0x01e84800

08004b64 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b64:	b598      	push	{r3, r4, r7, lr}
 8004b66:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8004b68:	f7ff ff5c 	bl	8004a24 <HAL_RCC_GetSysClockFreq>
 8004b6c:	4604      	mov	r4, r0
 8004b6e:	f7ff f99b 	bl	8003ea8 <LL_RCC_GetAHBPrescaler>
 8004b72:	4603      	mov	r3, r0
 8004b74:	091b      	lsrs	r3, r3, #4
 8004b76:	f003 030f 	and.w	r3, r3, #15
 8004b7a:	4a03      	ldr	r2, [pc, #12]	@ (8004b88 <HAL_RCC_GetHCLKFreq+0x24>)
 8004b7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b80:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8004b84:	4618      	mov	r0, r3
 8004b86:	bd98      	pop	{r3, r4, r7, pc}
 8004b88:	0800d2dc 	.word	0x0800d2dc

08004b8c <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b8c:	b598      	push	{r3, r4, r7, lr}
 8004b8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8004b90:	f7ff ffe8 	bl	8004b64 <HAL_RCC_GetHCLKFreq>
 8004b94:	4604      	mov	r4, r0
 8004b96:	f7ff f99f 	bl	8003ed8 <LL_RCC_GetAPB1Prescaler>
 8004b9a:	4603      	mov	r3, r0
 8004b9c:	0a1b      	lsrs	r3, r3, #8
 8004b9e:	4a03      	ldr	r2, [pc, #12]	@ (8004bac <HAL_RCC_GetPCLK1Freq+0x20>)
 8004ba0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ba4:	fa24 f303 	lsr.w	r3, r4, r3
}
 8004ba8:	4618      	mov	r0, r3
 8004baa:	bd98      	pop	{r3, r4, r7, pc}
 8004bac:	0800d31c 	.word	0x0800d31c

08004bb0 <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004bb0:	b598      	push	{r3, r4, r7, lr}
 8004bb2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8004bb4:	f7ff ffd6 	bl	8004b64 <HAL_RCC_GetHCLKFreq>
 8004bb8:	4604      	mov	r4, r0
 8004bba:	f7ff f998 	bl	8003eee <LL_RCC_GetAPB2Prescaler>
 8004bbe:	4603      	mov	r3, r0
 8004bc0:	0adb      	lsrs	r3, r3, #11
 8004bc2:	4a03      	ldr	r2, [pc, #12]	@ (8004bd0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004bc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004bc8:	fa24 f303 	lsr.w	r3, r4, r3
}
 8004bcc:	4618      	mov	r0, r3
 8004bce:	bd98      	pop	{r3, r4, r7, pc}
 8004bd0:	0800d31c 	.word	0x0800d31c

08004bd4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8004bd4:	b590      	push	{r4, r7, lr}
 8004bd6:	b085      	sub	sp, #20
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	091b      	lsrs	r3, r3, #4
 8004be0:	f003 030f 	and.w	r3, r3, #15
 8004be4:	4a10      	ldr	r2, [pc, #64]	@ (8004c28 <RCC_SetFlashLatencyFromMSIRange+0x54>)
 8004be6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004bea:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 8004bec:	f7ff f967 	bl	8003ebe <LL_RCC_GetAHB3Prescaler>
 8004bf0:	4603      	mov	r3, r0
 8004bf2:	091b      	lsrs	r3, r3, #4
 8004bf4:	f003 030f 	and.w	r3, r3, #15
 8004bf8:	4a0c      	ldr	r2, [pc, #48]	@ (8004c2c <RCC_SetFlashLatencyFromMSIRange+0x58>)
 8004bfa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004bfe:	68fa      	ldr	r2, [r7, #12]
 8004c00:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c04:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8004c06:	68bb      	ldr	r3, [r7, #8]
 8004c08:	4a09      	ldr	r2, [pc, #36]	@ (8004c30 <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 8004c0a:	fba2 2303 	umull	r2, r3, r2, r3
 8004c0e:	0c9c      	lsrs	r4, r3, #18
 8004c10:	f7fe fef8 	bl	8003a04 <HAL_PWREx_GetVoltageRange>
 8004c14:	4603      	mov	r3, r0
 8004c16:	4619      	mov	r1, r3
 8004c18:	4620      	mov	r0, r4
 8004c1a:	f000 f80b 	bl	8004c34 <RCC_SetFlashLatency>
 8004c1e:	4603      	mov	r3, r0
}
 8004c20:	4618      	mov	r0, r3
 8004c22:	3714      	adds	r7, #20
 8004c24:	46bd      	mov	sp, r7
 8004c26:	bd90      	pop	{r4, r7, pc}
 8004c28:	0800d33c 	.word	0x0800d33c
 8004c2c:	0800d2dc 	.word	0x0800d2dc
 8004c30:	431bde83 	.word	0x431bde83

08004c34 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b08e      	sub	sp, #56	@ 0x38
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
 8004c3c:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 8004c3e:	4a3a      	ldr	r2, [pc, #232]	@ (8004d28 <RCC_SetFlashLatency+0xf4>)
 8004c40:	f107 0320 	add.w	r3, r7, #32
 8004c44:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004c48:	6018      	str	r0, [r3, #0]
 8004c4a:	3304      	adds	r3, #4
 8004c4c:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 8004c4e:	4a37      	ldr	r2, [pc, #220]	@ (8004d2c <RCC_SetFlashLatency+0xf8>)
 8004c50:	f107 0318 	add.w	r3, r7, #24
 8004c54:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004c58:	6018      	str	r0, [r3, #0]
 8004c5a:	3304      	adds	r3, #4
 8004c5c:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 8004c5e:	4a34      	ldr	r2, [pc, #208]	@ (8004d30 <RCC_SetFlashLatency+0xfc>)
 8004c60:	f107 030c 	add.w	r3, r7, #12
 8004c64:	ca07      	ldmia	r2, {r0, r1, r2}
 8004c66:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004c6e:	683b      	ldr	r3, [r7, #0]
 8004c70:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c74:	d11b      	bne.n	8004cae <RCC_SetFlashLatency+0x7a>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8004c76:	2300      	movs	r3, #0
 8004c78:	633b      	str	r3, [r7, #48]	@ 0x30
 8004c7a:	e014      	b.n	8004ca6 <RCC_SetFlashLatency+0x72>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8004c7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c7e:	005b      	lsls	r3, r3, #1
 8004c80:	3338      	adds	r3, #56	@ 0x38
 8004c82:	443b      	add	r3, r7
 8004c84:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8004c88:	461a      	mov	r2, r3
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	4293      	cmp	r3, r2
 8004c8e:	d807      	bhi.n	8004ca0 <RCC_SetFlashLatency+0x6c>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8004c90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c92:	009b      	lsls	r3, r3, #2
 8004c94:	3338      	adds	r3, #56	@ 0x38
 8004c96:	443b      	add	r3, r7
 8004c98:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8004c9c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004c9e:	e021      	b.n	8004ce4 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8004ca0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ca2:	3301      	adds	r3, #1
 8004ca4:	633b      	str	r3, [r7, #48]	@ 0x30
 8004ca6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ca8:	2b02      	cmp	r3, #2
 8004caa:	d9e7      	bls.n	8004c7c <RCC_SetFlashLatency+0x48>
 8004cac:	e01a      	b.n	8004ce4 <RCC_SetFlashLatency+0xb0>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8004cae:	2300      	movs	r3, #0
 8004cb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004cb2:	e014      	b.n	8004cde <RCC_SetFlashLatency+0xaa>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8004cb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cb6:	005b      	lsls	r3, r3, #1
 8004cb8:	3338      	adds	r3, #56	@ 0x38
 8004cba:	443b      	add	r3, r7
 8004cbc:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 8004cc0:	461a      	mov	r2, r3
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	4293      	cmp	r3, r2
 8004cc6:	d807      	bhi.n	8004cd8 <RCC_SetFlashLatency+0xa4>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8004cc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cca:	009b      	lsls	r3, r3, #2
 8004ccc:	3338      	adds	r3, #56	@ 0x38
 8004cce:	443b      	add	r3, r7
 8004cd0:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8004cd4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004cd6:	e005      	b.n	8004ce4 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8004cd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cda:	3301      	adds	r3, #1
 8004cdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004cde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ce0:	2b02      	cmp	r3, #2
 8004ce2:	d9e7      	bls.n	8004cb4 <RCC_SetFlashLatency+0x80>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004ce4:	4b13      	ldr	r3, [pc, #76]	@ (8004d34 <RCC_SetFlashLatency+0x100>)
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f023 0207 	bic.w	r2, r3, #7
 8004cec:	4911      	ldr	r1, [pc, #68]	@ (8004d34 <RCC_SetFlashLatency+0x100>)
 8004cee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004cf0:	4313      	orrs	r3, r2
 8004cf2:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8004cf4:	f7fc fa48 	bl	8001188 <HAL_GetTick>
 8004cf8:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8004cfa:	e008      	b.n	8004d0e <RCC_SetFlashLatency+0xda>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8004cfc:	f7fc fa44 	bl	8001188 <HAL_GetTick>
 8004d00:	4602      	mov	r2, r0
 8004d02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d04:	1ad3      	subs	r3, r2, r3
 8004d06:	2b02      	cmp	r3, #2
 8004d08:	d901      	bls.n	8004d0e <RCC_SetFlashLatency+0xda>
    {
      return HAL_TIMEOUT;
 8004d0a:	2303      	movs	r3, #3
 8004d0c:	e007      	b.n	8004d1e <RCC_SetFlashLatency+0xea>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8004d0e:	4b09      	ldr	r3, [pc, #36]	@ (8004d34 <RCC_SetFlashLatency+0x100>)
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f003 0307 	and.w	r3, r3, #7
 8004d16:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004d18:	429a      	cmp	r2, r3
 8004d1a:	d1ef      	bne.n	8004cfc <RCC_SetFlashLatency+0xc8>
    }
  }
  return HAL_OK;
 8004d1c:	2300      	movs	r3, #0
}
 8004d1e:	4618      	mov	r0, r3
 8004d20:	3738      	adds	r7, #56	@ 0x38
 8004d22:	46bd      	mov	sp, r7
 8004d24:	bd80      	pop	{r7, pc}
 8004d26:	bf00      	nop
 8004d28:	0800d14c 	.word	0x0800d14c
 8004d2c:	0800d154 	.word	0x0800d154
 8004d30:	0800d15c 	.word	0x0800d15c
 8004d34:	58004000 	.word	0x58004000

08004d38 <LL_RCC_LSE_IsReady>:
{
 8004d38:	b480      	push	{r7}
 8004d3a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8004d3c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004d40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d44:	f003 0302 	and.w	r3, r3, #2
 8004d48:	2b02      	cmp	r3, #2
 8004d4a:	d101      	bne.n	8004d50 <LL_RCC_LSE_IsReady+0x18>
 8004d4c:	2301      	movs	r3, #1
 8004d4e:	e000      	b.n	8004d52 <LL_RCC_LSE_IsReady+0x1a>
 8004d50:	2300      	movs	r3, #0
}
 8004d52:	4618      	mov	r0, r3
 8004d54:	46bd      	mov	sp, r7
 8004d56:	bc80      	pop	{r7}
 8004d58:	4770      	bx	lr

08004d5a <LL_RCC_SetUSARTClockSource>:
{
 8004d5a:	b480      	push	{r7}
 8004d5c:	b083      	sub	sp, #12
 8004d5e:	af00      	add	r7, sp, #0
 8004d60:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 8004d62:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004d66:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	0c1b      	lsrs	r3, r3, #16
 8004d6e:	43db      	mvns	r3, r3
 8004d70:	401a      	ands	r2, r3
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	b29b      	uxth	r3, r3
 8004d76:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004d7a:	4313      	orrs	r3, r2
 8004d7c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8004d80:	bf00      	nop
 8004d82:	370c      	adds	r7, #12
 8004d84:	46bd      	mov	sp, r7
 8004d86:	bc80      	pop	{r7}
 8004d88:	4770      	bx	lr

08004d8a <LL_RCC_SetI2SClockSource>:
{
 8004d8a:	b480      	push	{r7}
 8004d8c:	b083      	sub	sp, #12
 8004d8e:	af00      	add	r7, sp, #0
 8004d90:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 8004d92:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004d96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d9a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004d9e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	4313      	orrs	r3, r2
 8004da6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8004daa:	bf00      	nop
 8004dac:	370c      	adds	r7, #12
 8004dae:	46bd      	mov	sp, r7
 8004db0:	bc80      	pop	{r7}
 8004db2:	4770      	bx	lr

08004db4 <LL_RCC_SetLPUARTClockSource>:
{
 8004db4:	b480      	push	{r7}
 8004db6:	b083      	sub	sp, #12
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8004dbc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004dc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004dc4:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004dc8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	4313      	orrs	r3, r2
 8004dd0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8004dd4:	bf00      	nop
 8004dd6:	370c      	adds	r7, #12
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	bc80      	pop	{r7}
 8004ddc:	4770      	bx	lr

08004dde <LL_RCC_SetI2CClockSource>:
{
 8004dde:	b480      	push	{r7}
 8004de0:	b083      	sub	sp, #12
 8004de2:	af00      	add	r7, sp, #0
 8004de4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8004de6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004dea:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	091b      	lsrs	r3, r3, #4
 8004df2:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8004df6:	43db      	mvns	r3, r3
 8004df8:	401a      	ands	r2, r3
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	011b      	lsls	r3, r3, #4
 8004dfe:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8004e02:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004e06:	4313      	orrs	r3, r2
 8004e08:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8004e0c:	bf00      	nop
 8004e0e:	370c      	adds	r7, #12
 8004e10:	46bd      	mov	sp, r7
 8004e12:	bc80      	pop	{r7}
 8004e14:	4770      	bx	lr

08004e16 <LL_RCC_SetLPTIMClockSource>:
{
 8004e16:	b480      	push	{r7}
 8004e18:	b083      	sub	sp, #12
 8004e1a:	af00      	add	r7, sp, #0
 8004e1c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8004e1e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004e22:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	0c1b      	lsrs	r3, r3, #16
 8004e2a:	041b      	lsls	r3, r3, #16
 8004e2c:	43db      	mvns	r3, r3
 8004e2e:	401a      	ands	r2, r3
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	041b      	lsls	r3, r3, #16
 8004e34:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004e38:	4313      	orrs	r3, r2
 8004e3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8004e3e:	bf00      	nop
 8004e40:	370c      	adds	r7, #12
 8004e42:	46bd      	mov	sp, r7
 8004e44:	bc80      	pop	{r7}
 8004e46:	4770      	bx	lr

08004e48 <LL_RCC_SetRNGClockSource>:
{
 8004e48:	b480      	push	{r7}
 8004e4a:	b083      	sub	sp, #12
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8004e50:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004e54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e58:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8004e5c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	4313      	orrs	r3, r2
 8004e64:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8004e68:	bf00      	nop
 8004e6a:	370c      	adds	r7, #12
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	bc80      	pop	{r7}
 8004e70:	4770      	bx	lr

08004e72 <LL_RCC_SetADCClockSource>:
{
 8004e72:	b480      	push	{r7}
 8004e74:	b083      	sub	sp, #12
 8004e76:	af00      	add	r7, sp, #0
 8004e78:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8004e7a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004e7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e82:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004e86:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	4313      	orrs	r3, r2
 8004e8e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8004e92:	bf00      	nop
 8004e94:	370c      	adds	r7, #12
 8004e96:	46bd      	mov	sp, r7
 8004e98:	bc80      	pop	{r7}
 8004e9a:	4770      	bx	lr

08004e9c <LL_RCC_SetRTCClockSource>:
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	b083      	sub	sp, #12
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8004ea4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004ea8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004eac:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004eb0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	4313      	orrs	r3, r2
 8004eb8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8004ebc:	bf00      	nop
 8004ebe:	370c      	adds	r7, #12
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	bc80      	pop	{r7}
 8004ec4:	4770      	bx	lr

08004ec6 <LL_RCC_GetRTCClockSource>:
{
 8004ec6:	b480      	push	{r7}
 8004ec8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8004eca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004ece:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ed2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 8004ed6:	4618      	mov	r0, r3
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	bc80      	pop	{r7}
 8004edc:	4770      	bx	lr

08004ede <LL_RCC_ForceBackupDomainReset>:
{
 8004ede:	b480      	push	{r7}
 8004ee0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8004ee2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004ee6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004eea:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004eee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ef2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8004ef6:	bf00      	nop
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	bc80      	pop	{r7}
 8004efc:	4770      	bx	lr

08004efe <LL_RCC_ReleaseBackupDomainReset>:
{
 8004efe:	b480      	push	{r7}
 8004f00:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8004f02:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004f06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f0a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004f0e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f12:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8004f16:	bf00      	nop
 8004f18:	46bd      	mov	sp, r7
 8004f1a:	bc80      	pop	{r7}
 8004f1c:	4770      	bx	lr
	...

08004f20 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	b086      	sub	sp, #24
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 8004f28:	2300      	movs	r3, #0
 8004f2a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 8004f2c:	2300      	movs	r3, #0
 8004f2e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8004f30:	2300      	movs	r3, #0
 8004f32:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d058      	beq.n	8004ff2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 8004f40:	f7fe fd1e 	bl	8003980 <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004f44:	f7fc f920 	bl	8001188 <HAL_GetTick>
 8004f48:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8004f4a:	e009      	b.n	8004f60 <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f4c:	f7fc f91c 	bl	8001188 <HAL_GetTick>
 8004f50:	4602      	mov	r2, r0
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	1ad3      	subs	r3, r2, r3
 8004f56:	2b02      	cmp	r3, #2
 8004f58:	d902      	bls.n	8004f60 <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 8004f5a:	2303      	movs	r3, #3
 8004f5c:	74fb      	strb	r3, [r7, #19]
        break;
 8004f5e:	e006      	b.n	8004f6e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8004f60:	4b7b      	ldr	r3, [pc, #492]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f68:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004f6c:	d1ee      	bne.n	8004f4c <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 8004f6e:	7cfb      	ldrb	r3, [r7, #19]
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d13c      	bne.n	8004fee <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 8004f74:	f7ff ffa7 	bl	8004ec6 <LL_RCC_GetRTCClockSource>
 8004f78:	4602      	mov	r2, r0
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f7e:	429a      	cmp	r2, r3
 8004f80:	d00f      	beq.n	8004fa2 <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004f82:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004f86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f8a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f8e:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004f90:	f7ff ffa5 	bl	8004ede <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004f94:	f7ff ffb3 	bl	8004efe <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004f98:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004f9c:	697b      	ldr	r3, [r7, #20]
 8004f9e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 8004fa2:	697b      	ldr	r3, [r7, #20]
 8004fa4:	f003 0302 	and.w	r3, r3, #2
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d014      	beq.n	8004fd6 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fac:	f7fc f8ec 	bl	8001188 <HAL_GetTick>
 8004fb0:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 8004fb2:	e00b      	b.n	8004fcc <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004fb4:	f7fc f8e8 	bl	8001188 <HAL_GetTick>
 8004fb8:	4602      	mov	r2, r0
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	1ad3      	subs	r3, r2, r3
 8004fbe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004fc2:	4293      	cmp	r3, r2
 8004fc4:	d902      	bls.n	8004fcc <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 8004fc6:	2303      	movs	r3, #3
 8004fc8:	74fb      	strb	r3, [r7, #19]
            break;
 8004fca:	e004      	b.n	8004fd6 <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 8004fcc:	f7ff feb4 	bl	8004d38 <LL_RCC_LSE_IsReady>
 8004fd0:	4603      	mov	r3, r0
 8004fd2:	2b01      	cmp	r3, #1
 8004fd4:	d1ee      	bne.n	8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 8004fd6:	7cfb      	ldrb	r3, [r7, #19]
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d105      	bne.n	8004fe8 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	f7ff ff5b 	bl	8004e9c <LL_RCC_SetRTCClockSource>
 8004fe6:	e004      	b.n	8004ff2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004fe8:	7cfb      	ldrb	r3, [r7, #19]
 8004fea:	74bb      	strb	r3, [r7, #18]
 8004fec:	e001      	b.n	8004ff2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fee:	7cfb      	ldrb	r3, [r7, #19]
 8004ff0:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f003 0301 	and.w	r3, r3, #1
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d004      	beq.n	8005008 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	685b      	ldr	r3, [r3, #4]
 8005002:	4618      	mov	r0, r3
 8005004:	f7ff fea9 	bl	8004d5a <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f003 0302 	and.w	r3, r3, #2
 8005010:	2b00      	cmp	r3, #0
 8005012:	d004      	beq.n	800501e <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	689b      	ldr	r3, [r3, #8]
 8005018:	4618      	mov	r0, r3
 800501a:	f7ff fe9e 	bl	8004d5a <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f003 0320 	and.w	r3, r3, #32
 8005026:	2b00      	cmp	r3, #0
 8005028:	d004      	beq.n	8005034 <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	691b      	ldr	r3, [r3, #16]
 800502e:	4618      	mov	r0, r3
 8005030:	f7ff fec0 	bl	8004db4 <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800503c:	2b00      	cmp	r3, #0
 800503e:	d004      	beq.n	800504a <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	6a1b      	ldr	r3, [r3, #32]
 8005044:	4618      	mov	r0, r3
 8005046:	f7ff fee6 	bl	8004e16 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005052:	2b00      	cmp	r3, #0
 8005054:	d004      	beq.n	8005060 <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800505a:	4618      	mov	r0, r3
 800505c:	f7ff fedb 	bl	8004e16 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005068:	2b00      	cmp	r3, #0
 800506a:	d004      	beq.n	8005076 <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005070:	4618      	mov	r0, r3
 8005072:	f7ff fed0 	bl	8004e16 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800507e:	2b00      	cmp	r3, #0
 8005080:	d004      	beq.n	800508c <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	695b      	ldr	r3, [r3, #20]
 8005086:	4618      	mov	r0, r3
 8005088:	f7ff fea9 	bl	8004dde <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005094:	2b00      	cmp	r3, #0
 8005096:	d004      	beq.n	80050a2 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	699b      	ldr	r3, [r3, #24]
 800509c:	4618      	mov	r0, r3
 800509e:	f7ff fe9e 	bl	8004dde <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d004      	beq.n	80050b8 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	69db      	ldr	r3, [r3, #28]
 80050b2:	4618      	mov	r0, r3
 80050b4:	f7ff fe93 	bl	8004dde <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f003 0310 	and.w	r3, r3, #16
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d011      	beq.n	80050e8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	68db      	ldr	r3, [r3, #12]
 80050c8:	4618      	mov	r0, r3
 80050ca:	f7ff fe5e 	bl	8004d8a <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	68db      	ldr	r3, [r3, #12]
 80050d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80050d6:	d107      	bne.n	80050e8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 80050d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80050dc:	68db      	ldr	r3, [r3, #12]
 80050de:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80050e2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80050e6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d010      	beq.n	8005116 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050f8:	4618      	mov	r0, r3
 80050fa:	f7ff fea5 	bl	8004e48 <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005102:	2b00      	cmp	r3, #0
 8005104:	d107      	bne.n	8005116 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8005106:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800510a:	68db      	ldr	r3, [r3, #12]
 800510c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005110:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005114:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800511e:	2b00      	cmp	r3, #0
 8005120:	d011      	beq.n	8005146 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005126:	4618      	mov	r0, r3
 8005128:	f7ff fea3 	bl	8004e72 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005130:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005134:	d107      	bne.n	8005146 <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005136:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800513a:	68db      	ldr	r3, [r3, #12]
 800513c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005140:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005144:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 8005146:	7cbb      	ldrb	r3, [r7, #18]
}
 8005148:	4618      	mov	r0, r3
 800514a:	3718      	adds	r7, #24
 800514c:	46bd      	mov	sp, r7
 800514e:	bd80      	pop	{r7, pc}
 8005150:	58000400 	.word	0x58000400

08005154 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005154:	b580      	push	{r7, lr}
 8005156:	b084      	sub	sp, #16
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800515c:	2301      	movs	r3, #1
 800515e:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2b00      	cmp	r3, #0
 8005164:	d068      	beq.n	8005238 <HAL_RTC_Init+0xe4>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800516c:	b2db      	uxtb	r3, r3
 800516e:	2b00      	cmp	r3, #0
 8005170:	d106      	bne.n	8005180 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	2200      	movs	r2, #0
 8005176:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800517a:	6878      	ldr	r0, [r7, #4]
 800517c:	f7fb fe48 	bl	8000e10 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2202      	movs	r2, #2
 8005184:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005188:	4b2e      	ldr	r3, [pc, #184]	@ (8005244 <HAL_RTC_Init+0xf0>)
 800518a:	22ca      	movs	r2, #202	@ 0xca
 800518c:	625a      	str	r2, [r3, #36]	@ 0x24
 800518e:	4b2d      	ldr	r3, [pc, #180]	@ (8005244 <HAL_RTC_Init+0xf0>)
 8005190:	2253      	movs	r2, #83	@ 0x53
 8005192:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8005194:	6878      	ldr	r0, [r7, #4]
 8005196:	f000 fa0f 	bl	80055b8 <RTC_EnterInitMode>
 800519a:	4603      	mov	r3, r0
 800519c:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK)
 800519e:	7bfb      	ldrb	r3, [r7, #15]
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d13f      	bne.n	8005224 <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 80051a4:	4b27      	ldr	r3, [pc, #156]	@ (8005244 <HAL_RTC_Init+0xf0>)
 80051a6:	699b      	ldr	r3, [r3, #24]
 80051a8:	4a26      	ldr	r2, [pc, #152]	@ (8005244 <HAL_RTC_Init+0xf0>)
 80051aa:	f023 638e 	bic.w	r3, r3, #74448896	@ 0x4700000
 80051ae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80051b2:	6193      	str	r3, [r2, #24]
      /* Set RTC_CR register */
      SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 80051b4:	4b23      	ldr	r3, [pc, #140]	@ (8005244 <HAL_RTC_Init+0xf0>)
 80051b6:	699a      	ldr	r2, [r3, #24]
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	6859      	ldr	r1, [r3, #4]
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	691b      	ldr	r3, [r3, #16]
 80051c0:	4319      	orrs	r1, r3
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	699b      	ldr	r3, [r3, #24]
 80051c6:	430b      	orrs	r3, r1
 80051c8:	491e      	ldr	r1, [pc, #120]	@ (8005244 <HAL_RTC_Init+0xf0>)
 80051ca:	4313      	orrs	r3, r2
 80051cc:	618b      	str	r3, [r1, #24]

      /* Configure the RTC PRER */
      WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	68da      	ldr	r2, [r3, #12]
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	689b      	ldr	r3, [r3, #8]
 80051d6:	041b      	lsls	r3, r3, #16
 80051d8:	491a      	ldr	r1, [pc, #104]	@ (8005244 <HAL_RTC_Init+0xf0>)
 80051da:	4313      	orrs	r3, r2
 80051dc:	610b      	str	r3, [r1, #16]

      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 80051de:	4b19      	ldr	r3, [pc, #100]	@ (8005244 <HAL_RTC_Init+0xf0>)
 80051e0:	68db      	ldr	r3, [r3, #12]
 80051e2:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051ee:	430b      	orrs	r3, r1
 80051f0:	4914      	ldr	r1, [pc, #80]	@ (8005244 <HAL_RTC_Init+0xf0>)
 80051f2:	4313      	orrs	r3, r2
 80051f4:	60cb      	str	r3, [r1, #12]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80051f6:	6878      	ldr	r0, [r7, #4]
 80051f8:	f000 fa12 	bl	8005620 <RTC_ExitInitMode>
 80051fc:	4603      	mov	r3, r0
 80051fe:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 8005200:	7bfb      	ldrb	r3, [r7, #15]
 8005202:	2b00      	cmp	r3, #0
 8005204:	d10e      	bne.n	8005224 <HAL_RTC_Init+0xd0>
      {
        MODIFY_REG(RTC->CR, \
 8005206:	4b0f      	ldr	r3, [pc, #60]	@ (8005244 <HAL_RTC_Init+0xf0>)
 8005208:	699b      	ldr	r3, [r3, #24]
 800520a:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	6a19      	ldr	r1, [r3, #32]
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	69db      	ldr	r3, [r3, #28]
 8005216:	4319      	orrs	r1, r3
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	695b      	ldr	r3, [r3, #20]
 800521c:	430b      	orrs	r3, r1
 800521e:	4909      	ldr	r1, [pc, #36]	@ (8005244 <HAL_RTC_Init+0xf0>)
 8005220:	4313      	orrs	r3, r2
 8005222:	618b      	str	r3, [r1, #24]
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005224:	4b07      	ldr	r3, [pc, #28]	@ (8005244 <HAL_RTC_Init+0xf0>)
 8005226:	22ff      	movs	r2, #255	@ 0xff
 8005228:	625a      	str	r2, [r3, #36]	@ 0x24

    if (status == HAL_OK)
 800522a:	7bfb      	ldrb	r3, [r7, #15]
 800522c:	2b00      	cmp	r3, #0
 800522e:	d103      	bne.n	8005238 <HAL_RTC_Init+0xe4>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2201      	movs	r2, #1
 8005234:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    }
  }

  return status;
 8005238:	7bfb      	ldrb	r3, [r7, #15]
}
 800523a:	4618      	mov	r0, r3
 800523c:	3710      	adds	r7, #16
 800523e:	46bd      	mov	sp, r7
 8005240:	bd80      	pop	{r7, pc}
 8005242:	bf00      	nop
 8005244:	40002800 	.word	0x40002800

08005248 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8005248:	b590      	push	{r4, r7, lr}
 800524a:	b087      	sub	sp, #28
 800524c:	af00      	add	r7, sp, #0
 800524e:	60f8      	str	r0, [r7, #12]
 8005250:	60b9      	str	r1, [r7, #8]
 8005252:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 8005254:	2300      	movs	r3, #0
 8005256:	617b      	str	r3, [r7, #20]
  uint32_t binaryMode;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800525e:	2b01      	cmp	r3, #1
 8005260:	d101      	bne.n	8005266 <HAL_RTC_SetAlarm_IT+0x1e>
 8005262:	2302      	movs	r3, #2
 8005264:	e0f3      	b.n	800544e <HAL_RTC_SetAlarm_IT+0x206>
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	2201      	movs	r2, #1
 800526a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  hrtc->State = HAL_RTC_STATE_BUSY;
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	2202      	movs	r2, #2
 8005272:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    assert_param((sAlarm->AlarmSubSecondMask >> RTC_ALRMASSR_MASKSS_Pos) <= (8U + (READ_BIT(RTC->ICSR, RTC_ICSR_BCDU) >> RTC_ICSR_BCDU_Pos)));
  }
#endif

  /* Get Binary mode (32-bit free-running counter configuration) */
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 8005276:	4b78      	ldr	r3, [pc, #480]	@ (8005458 <HAL_RTC_SetAlarm_IT+0x210>)
 8005278:	68db      	ldr	r3, [r3, #12]
 800527a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800527e:	613b      	str	r3, [r7, #16]

  if (binaryMode != RTC_BINARY_ONLY)
 8005280:	693b      	ldr	r3, [r7, #16]
 8005282:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005286:	d06a      	beq.n	800535e <HAL_RTC_SetAlarm_IT+0x116>
  {
    if (Format == RTC_FORMAT_BIN)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2b00      	cmp	r3, #0
 800528c:	d13a      	bne.n	8005304 <HAL_RTC_SetAlarm_IT+0xbc>
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 800528e:	4b72      	ldr	r3, [pc, #456]	@ (8005458 <HAL_RTC_SetAlarm_IT+0x210>)
 8005290:	699b      	ldr	r3, [r3, #24]
 8005292:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005296:	2b00      	cmp	r3, #0
 8005298:	d102      	bne.n	80052a0 <HAL_RTC_SetAlarm_IT+0x58>
        assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 800529a:	68bb      	ldr	r3, [r7, #8]
 800529c:	2200      	movs	r2, #0
 800529e:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours));
      }
      assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes));
      assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds));

      if( sAlarm->AlarmMask != RTC_ALARMMASK_DATEWEEKDAY )
 80052a0:	68bb      	ldr	r3, [r7, #8]
 80052a2:	695b      	ldr	r3, [r3, #20]
 80052a4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
        }
      }

      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80052a8:	68bb      	ldr	r3, [r7, #8]
 80052aa:	781b      	ldrb	r3, [r3, #0]
 80052ac:	4618      	mov	r0, r3
 80052ae:	f000 f9f5 	bl	800569c <RTC_ByteToBcd2>
 80052b2:	4603      	mov	r3, r0
 80052b4:	041c      	lsls	r4, r3, #16
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80052b6:	68bb      	ldr	r3, [r7, #8]
 80052b8:	785b      	ldrb	r3, [r3, #1]
 80052ba:	4618      	mov	r0, r3
 80052bc:	f000 f9ee 	bl	800569c <RTC_ByteToBcd2>
 80052c0:	4603      	mov	r3, r0
 80052c2:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80052c4:	431c      	orrs	r4, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80052c6:	68bb      	ldr	r3, [r7, #8]
 80052c8:	789b      	ldrb	r3, [r3, #2]
 80052ca:	4618      	mov	r0, r3
 80052cc:	f000 f9e6 	bl	800569c <RTC_ByteToBcd2>
 80052d0:	4603      	mov	r3, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80052d2:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80052d6:	68bb      	ldr	r3, [r7, #8]
 80052d8:	78db      	ldrb	r3, [r3, #3]
 80052da:	059b      	lsls	r3, r3, #22
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80052dc:	ea42 0403 	orr.w	r4, r2, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80052e0:	68bb      	ldr	r3, [r7, #8]
 80052e2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80052e6:	4618      	mov	r0, r3
 80052e8:	f000 f9d8 	bl	800569c <RTC_ByteToBcd2>
 80052ec:	4603      	mov	r3, r0
 80052ee:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80052f0:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80052f4:	68bb      	ldr	r3, [r7, #8]
 80052f6:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80052f8:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 80052fa:	68bb      	ldr	r3, [r7, #8]
 80052fc:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80052fe:	4313      	orrs	r3, r2
 8005300:	617b      	str	r3, [r7, #20]
 8005302:	e02c      	b.n	800535e <HAL_RTC_SetAlarm_IT+0x116>
    }
    else /* Format BCD */
    {
      if( sAlarm->AlarmMask != RTC_ALARMMASK_ALL )
 8005304:	68bb      	ldr	r3, [r7, #8]
 8005306:	695b      	ldr	r3, [r3, #20]
 8005308:	f1b3 3f80 	cmp.w	r3, #2155905152	@ 0x80808080
 800530c:	d00d      	beq.n	800532a <HAL_RTC_SetAlarm_IT+0xe2>
      {
        if( sAlarm->AlarmMask != RTC_ALARMMASK_HOURS )
 800530e:	68bb      	ldr	r3, [r7, #8]
 8005310:	695b      	ldr	r3, [r3, #20]
 8005312:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005316:	d008      	beq.n	800532a <HAL_RTC_SetAlarm_IT+0xe2>
        {
          if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8005318:	4b4f      	ldr	r3, [pc, #316]	@ (8005458 <HAL_RTC_SetAlarm_IT+0x210>)
 800531a:	699b      	ldr	r3, [r3, #24]
 800531c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005320:	2b00      	cmp	r3, #0
 8005322:	d102      	bne.n	800532a <HAL_RTC_SetAlarm_IT+0xe2>
            assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
            assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
          }
          else
          {
            sAlarm->AlarmTime.TimeFormat = 0x00U;
 8005324:	68bb      	ldr	r3, [r7, #8]
 8005326:	2200      	movs	r2, #0
 8005328:	70da      	strb	r2, [r3, #3]
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
        }
      }
#endif /* USE_FULL_ASSERT */
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800532a:	68bb      	ldr	r3, [r7, #8]
 800532c:	781b      	ldrb	r3, [r3, #0]
 800532e:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005330:	68bb      	ldr	r3, [r7, #8]
 8005332:	785b      	ldrb	r3, [r3, #1]
 8005334:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005336:	4313      	orrs	r3, r2
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8005338:	68ba      	ldr	r2, [r7, #8]
 800533a:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800533c:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800533e:	68bb      	ldr	r3, [r7, #8]
 8005340:	78db      	ldrb	r3, [r3, #3]
 8005342:	059b      	lsls	r3, r3, #22
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8005344:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8005346:	68bb      	ldr	r3, [r7, #8]
 8005348:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800534c:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800534e:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8005350:	68bb      	ldr	r3, [r7, #8]
 8005352:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8005354:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 8005356:	68bb      	ldr	r3, [r7, #8]
 8005358:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800535a:	4313      	orrs	r3, r2
 800535c:	617b      	str	r3, [r7, #20]

    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800535e:	4b3e      	ldr	r3, [pc, #248]	@ (8005458 <HAL_RTC_SetAlarm_IT+0x210>)
 8005360:	22ca      	movs	r2, #202	@ 0xca
 8005362:	625a      	str	r2, [r3, #36]	@ 0x24
 8005364:	4b3c      	ldr	r3, [pc, #240]	@ (8005458 <HAL_RTC_SetAlarm_IT+0x210>)
 8005366:	2253      	movs	r2, #83	@ 0x53
 8005368:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 800536a:	68bb      	ldr	r3, [r7, #8]
 800536c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800536e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005372:	d12c      	bne.n	80053ce <HAL_RTC_SetAlarm_IT+0x186>
  {
    /* Disable the Alarm A interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8005374:	4b38      	ldr	r3, [pc, #224]	@ (8005458 <HAL_RTC_SetAlarm_IT+0x210>)
 8005376:	699b      	ldr	r3, [r3, #24]
 8005378:	4a37      	ldr	r2, [pc, #220]	@ (8005458 <HAL_RTC_SetAlarm_IT+0x210>)
 800537a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800537e:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm A */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8005380:	4b35      	ldr	r3, [pc, #212]	@ (8005458 <HAL_RTC_SetAlarm_IT+0x210>)
 8005382:	2201      	movs	r2, #1
 8005384:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 8005386:	693b      	ldr	r3, [r7, #16]
 8005388:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800538c:	d107      	bne.n	800539e <HAL_RTC_SetAlarm_IT+0x156>
    {
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 800538e:	68bb      	ldr	r3, [r7, #8]
 8005390:	699a      	ldr	r2, [r3, #24]
 8005392:	68bb      	ldr	r3, [r7, #8]
 8005394:	69db      	ldr	r3, [r3, #28]
 8005396:	4930      	ldr	r1, [pc, #192]	@ (8005458 <HAL_RTC_SetAlarm_IT+0x210>)
 8005398:	4313      	orrs	r3, r2
 800539a:	644b      	str	r3, [r1, #68]	@ 0x44
 800539c:	e006      	b.n	80053ac <HAL_RTC_SetAlarm_IT+0x164>
    }
    else
    {
      WRITE_REG(RTC->ALRMAR, tmpreg);
 800539e:	4a2e      	ldr	r2, [pc, #184]	@ (8005458 <HAL_RTC_SetAlarm_IT+0x210>)
 80053a0:	697b      	ldr	r3, [r7, #20]
 80053a2:	6413      	str	r3, [r2, #64]	@ 0x40
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 80053a4:	4a2c      	ldr	r2, [pc, #176]	@ (8005458 <HAL_RTC_SetAlarm_IT+0x210>)
 80053a6:	68bb      	ldr	r3, [r7, #8]
 80053a8:	699b      	ldr	r3, [r3, #24]
 80053aa:	6453      	str	r3, [r2, #68]	@ 0x44
    }

    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 80053ac:	4a2a      	ldr	r2, [pc, #168]	@ (8005458 <HAL_RTC_SetAlarm_IT+0x210>)
 80053ae:	68bb      	ldr	r3, [r7, #8]
 80053b0:	685b      	ldr	r3, [r3, #4]
 80053b2:	6713      	str	r3, [r2, #112]	@ 0x70

    /* Store in the handle the Alarm A enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053b8:	f043 0201 	orr.w	r2, r3, #1
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 80053c0:	4b25      	ldr	r3, [pc, #148]	@ (8005458 <HAL_RTC_SetAlarm_IT+0x210>)
 80053c2:	699b      	ldr	r3, [r3, #24]
 80053c4:	4a24      	ldr	r2, [pc, #144]	@ (8005458 <HAL_RTC_SetAlarm_IT+0x210>)
 80053c6:	f443 5388 	orr.w	r3, r3, #4352	@ 0x1100
 80053ca:	6193      	str	r3, [r2, #24]
 80053cc:	e02b      	b.n	8005426 <HAL_RTC_SetAlarm_IT+0x1de>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 80053ce:	4b22      	ldr	r3, [pc, #136]	@ (8005458 <HAL_RTC_SetAlarm_IT+0x210>)
 80053d0:	699b      	ldr	r3, [r3, #24]
 80053d2:	4a21      	ldr	r2, [pc, #132]	@ (8005458 <HAL_RTC_SetAlarm_IT+0x210>)
 80053d4:	f423 5308 	bic.w	r3, r3, #8704	@ 0x2200
 80053d8:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm B */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 80053da:	4b1f      	ldr	r3, [pc, #124]	@ (8005458 <HAL_RTC_SetAlarm_IT+0x210>)
 80053dc:	2202      	movs	r2, #2
 80053de:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 80053e0:	693b      	ldr	r3, [r7, #16]
 80053e2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80053e6:	d107      	bne.n	80053f8 <HAL_RTC_SetAlarm_IT+0x1b0>
    {
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 80053e8:	68bb      	ldr	r3, [r7, #8]
 80053ea:	699a      	ldr	r2, [r3, #24]
 80053ec:	68bb      	ldr	r3, [r7, #8]
 80053ee:	69db      	ldr	r3, [r3, #28]
 80053f0:	4919      	ldr	r1, [pc, #100]	@ (8005458 <HAL_RTC_SetAlarm_IT+0x210>)
 80053f2:	4313      	orrs	r3, r2
 80053f4:	64cb      	str	r3, [r1, #76]	@ 0x4c
 80053f6:	e006      	b.n	8005406 <HAL_RTC_SetAlarm_IT+0x1be>
    }
    else
    {
      WRITE_REG(RTC->ALRMBR, tmpreg);
 80053f8:	4a17      	ldr	r2, [pc, #92]	@ (8005458 <HAL_RTC_SetAlarm_IT+0x210>)
 80053fa:	697b      	ldr	r3, [r7, #20]
 80053fc:	6493      	str	r3, [r2, #72]	@ 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 80053fe:	4a16      	ldr	r2, [pc, #88]	@ (8005458 <HAL_RTC_SetAlarm_IT+0x210>)
 8005400:	68bb      	ldr	r3, [r7, #8]
 8005402:	699b      	ldr	r3, [r3, #24]
 8005404:	64d3      	str	r3, [r2, #76]	@ 0x4c
    }

    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 8005406:	4a14      	ldr	r2, [pc, #80]	@ (8005458 <HAL_RTC_SetAlarm_IT+0x210>)
 8005408:	68bb      	ldr	r3, [r7, #8]
 800540a:	685b      	ldr	r3, [r3, #4]
 800540c:	6753      	str	r3, [r2, #116]	@ 0x74

    /* Store in the handle the Alarm B enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005412:	f043 0202 	orr.w	r2, r3, #2
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 800541a:	4b0f      	ldr	r3, [pc, #60]	@ (8005458 <HAL_RTC_SetAlarm_IT+0x210>)
 800541c:	699b      	ldr	r3, [r3, #24]
 800541e:	4a0e      	ldr	r2, [pc, #56]	@ (8005458 <HAL_RTC_SetAlarm_IT+0x210>)
 8005420:	f443 5308 	orr.w	r3, r3, #8704	@ 0x2200
 8005424:	6193      	str	r3, [r2, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8005426:	4b0d      	ldr	r3, [pc, #52]	@ (800545c <HAL_RTC_SetAlarm_IT+0x214>)
 8005428:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800542c:	4a0b      	ldr	r2, [pc, #44]	@ (800545c <HAL_RTC_SetAlarm_IT+0x214>)
 800542e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005432:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005436:	4b08      	ldr	r3, [pc, #32]	@ (8005458 <HAL_RTC_SetAlarm_IT+0x210>)
 8005438:	22ff      	movs	r2, #255	@ 0xff
 800543a:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	2201      	movs	r2, #1
 8005440:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	2200      	movs	r2, #0
 8005448:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800544c:	2300      	movs	r3, #0
}
 800544e:	4618      	mov	r0, r3
 8005450:	371c      	adds	r7, #28
 8005452:	46bd      	mov	sp, r7
 8005454:	bd90      	pop	{r4, r7, pc}
 8005456:	bf00      	nop
 8005458:	40002800 	.word	0x40002800
 800545c:	58000800 	.word	0x58000800

08005460 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 8005460:	b480      	push	{r7}
 8005462:	b083      	sub	sp, #12
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
 8005468:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8005470:	2b01      	cmp	r3, #1
 8005472:	d101      	bne.n	8005478 <HAL_RTC_DeactivateAlarm+0x18>
 8005474:	2302      	movs	r3, #2
 8005476:	e048      	b.n	800550a <HAL_RTC_DeactivateAlarm+0xaa>
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2201      	movs	r2, #1
 800547c:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2202      	movs	r2, #2
 8005484:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005488:	4b22      	ldr	r3, [pc, #136]	@ (8005514 <HAL_RTC_DeactivateAlarm+0xb4>)
 800548a:	22ca      	movs	r2, #202	@ 0xca
 800548c:	625a      	str	r2, [r3, #36]	@ 0x24
 800548e:	4b21      	ldr	r3, [pc, #132]	@ (8005514 <HAL_RTC_DeactivateAlarm+0xb4>)
 8005490:	2253      	movs	r2, #83	@ 0x53
 8005492:	625a      	str	r2, [r3, #36]	@ 0x24

  if (Alarm == RTC_ALARM_A)
 8005494:	683b      	ldr	r3, [r7, #0]
 8005496:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800549a:	d115      	bne.n	80054c8 <HAL_RTC_DeactivateAlarm+0x68>
  {
    /* AlarmA, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 800549c:	4b1d      	ldr	r3, [pc, #116]	@ (8005514 <HAL_RTC_DeactivateAlarm+0xb4>)
 800549e:	699b      	ldr	r3, [r3, #24]
 80054a0:	4a1c      	ldr	r2, [pc, #112]	@ (8005514 <HAL_RTC_DeactivateAlarm+0xb4>)
 80054a2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80054a6:	6193      	str	r3, [r2, #24]

    /* AlarmA, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 80054a8:	4b1a      	ldr	r3, [pc, #104]	@ (8005514 <HAL_RTC_DeactivateAlarm+0xb4>)
 80054aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054ac:	4a19      	ldr	r2, [pc, #100]	@ (8005514 <HAL_RTC_DeactivateAlarm+0xb4>)
 80054ae:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80054b2:	6453      	str	r3, [r2, #68]	@ 0x44

    /* Store in the handle the Alarm A disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054b8:	f023 0201 	bic.w	r2, r3, #1
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Clear AlarmA flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 80054c0:	4b14      	ldr	r3, [pc, #80]	@ (8005514 <HAL_RTC_DeactivateAlarm+0xb4>)
 80054c2:	2201      	movs	r2, #1
 80054c4:	65da      	str	r2, [r3, #92]	@ 0x5c
 80054c6:	e014      	b.n	80054f2 <HAL_RTC_DeactivateAlarm+0x92>
  }
  else
  {
    /* AlarmB, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 80054c8:	4b12      	ldr	r3, [pc, #72]	@ (8005514 <HAL_RTC_DeactivateAlarm+0xb4>)
 80054ca:	699b      	ldr	r3, [r3, #24]
 80054cc:	4a11      	ldr	r2, [pc, #68]	@ (8005514 <HAL_RTC_DeactivateAlarm+0xb4>)
 80054ce:	f423 5308 	bic.w	r3, r3, #8704	@ 0x2200
 80054d2:	6193      	str	r3, [r2, #24]

    /* AlarmB, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 80054d4:	4b0f      	ldr	r3, [pc, #60]	@ (8005514 <HAL_RTC_DeactivateAlarm+0xb4>)
 80054d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80054d8:	4a0e      	ldr	r2, [pc, #56]	@ (8005514 <HAL_RTC_DeactivateAlarm+0xb4>)
 80054da:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80054de:	64d3      	str	r3, [r2, #76]	@ 0x4c

    /* Store in the handle the Alarm B disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054e4:	f023 0202 	bic.w	r2, r3, #2
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Clear AlarmB flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 80054ec:	4b09      	ldr	r3, [pc, #36]	@ (8005514 <HAL_RTC_DeactivateAlarm+0xb4>)
 80054ee:	2202      	movs	r2, #2
 80054f0:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80054f2:	4b08      	ldr	r3, [pc, #32]	@ (8005514 <HAL_RTC_DeactivateAlarm+0xb4>)
 80054f4:	22ff      	movs	r2, #255	@ 0xff
 80054f6:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2201      	movs	r2, #1
 80054fc:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2200      	movs	r2, #0
 8005504:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8005508:	2300      	movs	r3, #0
}
 800550a:	4618      	mov	r0, r3
 800550c:	370c      	adds	r7, #12
 800550e:	46bd      	mov	sp, r7
 8005510:	bc80      	pop	{r7}
 8005512:	4770      	bx	lr
 8005514:	40002800 	.word	0x40002800

08005518 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8005518:	b580      	push	{r7, lr}
 800551a:	b084      	sub	sp, #16
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = READ_REG(RTC->MISR) & READ_REG(hrtc->IsEnabled.RtcFeatures);
 8005520:	4b11      	ldr	r3, [pc, #68]	@ (8005568 <HAL_RTC_AlarmIRQHandler+0x50>)
 8005522:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005528:	4013      	ands	r3, r2
 800552a:	60fb      	str	r3, [r7, #12]

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	f003 0301 	and.w	r3, r3, #1
 8005532:	2b00      	cmp	r3, #0
 8005534:	d005      	beq.n	8005542 <HAL_RTC_AlarmIRQHandler+0x2a>
  {
    /* Clear the AlarmA interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8005536:	4b0c      	ldr	r3, [pc, #48]	@ (8005568 <HAL_RTC_AlarmIRQHandler+0x50>)
 8005538:	2201      	movs	r2, #1
 800553a:	65da      	str	r2, [r3, #92]	@ 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmAEventCallback(hrtc);
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
 800553c:	6878      	ldr	r0, [r7, #4]
 800553e:	f7fb fffc 	bl	800153a <HAL_RTC_AlarmAEventCallback>
#endif
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	f003 0302 	and.w	r3, r3, #2
 8005548:	2b00      	cmp	r3, #0
 800554a:	d005      	beq.n	8005558 <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Clear the AlarmB interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 800554c:	4b06      	ldr	r3, [pc, #24]	@ (8005568 <HAL_RTC_AlarmIRQHandler+0x50>)
 800554e:	2202      	movs	r2, #2
 8005550:	65da      	str	r2, [r3, #92]	@ 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmBEventCallback(hrtc);
#else
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 8005552:	6878      	ldr	r0, [r7, #4]
 8005554:	f000 f94a 	bl	80057ec <HAL_RTCEx_AlarmBEventCallback>
#endif
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2201      	movs	r2, #1
 800555c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
}
 8005560:	bf00      	nop
 8005562:	3710      	adds	r7, #16
 8005564:	46bd      	mov	sp, r7
 8005566:	bd80      	pop	{r7, pc}
 8005568:	40002800 	.word	0x40002800

0800556c <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800556c:	b580      	push	{r7, lr}
 800556e:	b084      	sub	sp, #16
 8005570:	af00      	add	r7, sp, #0
 8005572:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 8005574:	4b0f      	ldr	r3, [pc, #60]	@ (80055b4 <HAL_RTC_WaitForSynchro+0x48>)
 8005576:	68db      	ldr	r3, [r3, #12]
 8005578:	4a0e      	ldr	r2, [pc, #56]	@ (80055b4 <HAL_RTC_WaitForSynchro+0x48>)
 800557a:	f023 0320 	bic.w	r3, r3, #32
 800557e:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 8005580:	f7fb fe02 	bl	8001188 <HAL_GetTick>
 8005584:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8005586:	e009      	b.n	800559c <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005588:	f7fb fdfe 	bl	8001188 <HAL_GetTick>
 800558c:	4602      	mov	r2, r0
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	1ad3      	subs	r3, r2, r3
 8005592:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005596:	d901      	bls.n	800559c <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8005598:	2303      	movs	r3, #3
 800559a:	e006      	b.n	80055aa <HAL_RTC_WaitForSynchro+0x3e>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 800559c:	4b05      	ldr	r3, [pc, #20]	@ (80055b4 <HAL_RTC_WaitForSynchro+0x48>)
 800559e:	68db      	ldr	r3, [r3, #12]
 80055a0:	f003 0320 	and.w	r3, r3, #32
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d0ef      	beq.n	8005588 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 80055a8:	2300      	movs	r3, #0
}
 80055aa:	4618      	mov	r0, r3
 80055ac:	3710      	adds	r7, #16
 80055ae:	46bd      	mov	sp, r7
 80055b0:	bd80      	pop	{r7, pc}
 80055b2:	bf00      	nop
 80055b4:	40002800 	.word	0x40002800

080055b8 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80055b8:	b580      	push	{r7, lr}
 80055ba:	b084      	sub	sp, #16
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80055c0:	2300      	movs	r3, #0
 80055c2:	73fb      	strb	r3, [r7, #15]

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 80055c4:	4b15      	ldr	r3, [pc, #84]	@ (800561c <RTC_EnterInitMode+0x64>)
 80055c6:	68db      	ldr	r3, [r3, #12]
 80055c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d120      	bne.n	8005612 <RTC_EnterInitMode+0x5a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80055d0:	4b12      	ldr	r3, [pc, #72]	@ (800561c <RTC_EnterInitMode+0x64>)
 80055d2:	68db      	ldr	r3, [r3, #12]
 80055d4:	4a11      	ldr	r2, [pc, #68]	@ (800561c <RTC_EnterInitMode+0x64>)
 80055d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80055da:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 80055dc:	f7fb fdd4 	bl	8001188 <HAL_GetTick>
 80055e0:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80055e2:	e00d      	b.n	8005600 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80055e4:	f7fb fdd0 	bl	8001188 <HAL_GetTick>
 80055e8:	4602      	mov	r2, r0
 80055ea:	68bb      	ldr	r3, [r7, #8]
 80055ec:	1ad3      	subs	r3, r2, r3
 80055ee:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80055f2:	d905      	bls.n	8005600 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 80055f4:	2303      	movs	r3, #3
 80055f6:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2203      	movs	r2, #3
 80055fc:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8005600:	4b06      	ldr	r3, [pc, #24]	@ (800561c <RTC_EnterInitMode+0x64>)
 8005602:	68db      	ldr	r3, [r3, #12]
 8005604:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005608:	2b00      	cmp	r3, #0
 800560a:	d102      	bne.n	8005612 <RTC_EnterInitMode+0x5a>
 800560c:	7bfb      	ldrb	r3, [r7, #15]
 800560e:	2b03      	cmp	r3, #3
 8005610:	d1e8      	bne.n	80055e4 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 8005612:	7bfb      	ldrb	r3, [r7, #15]
}
 8005614:	4618      	mov	r0, r3
 8005616:	3710      	adds	r7, #16
 8005618:	46bd      	mov	sp, r7
 800561a:	bd80      	pop	{r7, pc}
 800561c:	40002800 	.word	0x40002800

08005620 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005620:	b580      	push	{r7, lr}
 8005622:	b084      	sub	sp, #16
 8005624:	af00      	add	r7, sp, #0
 8005626:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005628:	2300      	movs	r3, #0
 800562a:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800562c:	4b1a      	ldr	r3, [pc, #104]	@ (8005698 <RTC_ExitInitMode+0x78>)
 800562e:	68db      	ldr	r3, [r3, #12]
 8005630:	4a19      	ldr	r2, [pc, #100]	@ (8005698 <RTC_ExitInitMode+0x78>)
 8005632:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005636:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8005638:	4b17      	ldr	r3, [pc, #92]	@ (8005698 <RTC_ExitInitMode+0x78>)
 800563a:	699b      	ldr	r3, [r3, #24]
 800563c:	f003 0320 	and.w	r3, r3, #32
 8005640:	2b00      	cmp	r3, #0
 8005642:	d10c      	bne.n	800565e <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005644:	6878      	ldr	r0, [r7, #4]
 8005646:	f7ff ff91 	bl	800556c <HAL_RTC_WaitForSynchro>
 800564a:	4603      	mov	r3, r0
 800564c:	2b00      	cmp	r3, #0
 800564e:	d01e      	beq.n	800568e <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2203      	movs	r2, #3
 8005654:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
 8005658:	2303      	movs	r3, #3
 800565a:	73fb      	strb	r3, [r7, #15]
 800565c:	e017      	b.n	800568e <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800565e:	4b0e      	ldr	r3, [pc, #56]	@ (8005698 <RTC_ExitInitMode+0x78>)
 8005660:	699b      	ldr	r3, [r3, #24]
 8005662:	4a0d      	ldr	r2, [pc, #52]	@ (8005698 <RTC_ExitInitMode+0x78>)
 8005664:	f023 0320 	bic.w	r3, r3, #32
 8005668:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800566a:	6878      	ldr	r0, [r7, #4]
 800566c:	f7ff ff7e 	bl	800556c <HAL_RTC_WaitForSynchro>
 8005670:	4603      	mov	r3, r0
 8005672:	2b00      	cmp	r3, #0
 8005674:	d005      	beq.n	8005682 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	2203      	movs	r2, #3
 800567a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
 800567e:	2303      	movs	r3, #3
 8005680:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8005682:	4b05      	ldr	r3, [pc, #20]	@ (8005698 <RTC_ExitInitMode+0x78>)
 8005684:	699b      	ldr	r3, [r3, #24]
 8005686:	4a04      	ldr	r2, [pc, #16]	@ (8005698 <RTC_ExitInitMode+0x78>)
 8005688:	f043 0320 	orr.w	r3, r3, #32
 800568c:	6193      	str	r3, [r2, #24]
  }

  return status;
 800568e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005690:	4618      	mov	r0, r3
 8005692:	3710      	adds	r7, #16
 8005694:	46bd      	mov	sp, r7
 8005696:	bd80      	pop	{r7, pc}
 8005698:	40002800 	.word	0x40002800

0800569c <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800569c:	b480      	push	{r7}
 800569e:	b085      	sub	sp, #20
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	4603      	mov	r3, r0
 80056a4:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80056a6:	2300      	movs	r3, #0
 80056a8:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 80056aa:	79fb      	ldrb	r3, [r7, #7]
 80056ac:	72fb      	strb	r3, [r7, #11]

  while (tmp_Value >= 10U)
 80056ae:	e005      	b.n	80056bc <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	3301      	adds	r3, #1
 80056b4:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 80056b6:	7afb      	ldrb	r3, [r7, #11]
 80056b8:	3b0a      	subs	r3, #10
 80056ba:	72fb      	strb	r3, [r7, #11]
  while (tmp_Value >= 10U)
 80056bc:	7afb      	ldrb	r3, [r7, #11]
 80056be:	2b09      	cmp	r3, #9
 80056c0:	d8f6      	bhi.n	80056b0 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	b2db      	uxtb	r3, r3
 80056c6:	011b      	lsls	r3, r3, #4
 80056c8:	b2da      	uxtb	r2, r3
 80056ca:	7afb      	ldrb	r3, [r7, #11]
 80056cc:	4313      	orrs	r3, r2
 80056ce:	b2db      	uxtb	r3, r3
}
 80056d0:	4618      	mov	r0, r3
 80056d2:	3714      	adds	r7, #20
 80056d4:	46bd      	mov	sp, r7
 80056d6:	bc80      	pop	{r7}
 80056d8:	4770      	bx	lr
	...

080056dc <HAL_RTCEx_EnableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
 80056dc:	b480      	push	{r7}
 80056de:	b083      	sub	sp, #12
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80056ea:	2b01      	cmp	r3, #1
 80056ec:	d101      	bne.n	80056f2 <HAL_RTCEx_EnableBypassShadow+0x16>
 80056ee:	2302      	movs	r3, #2
 80056f0:	e01f      	b.n	8005732 <HAL_RTCEx_EnableBypassShadow+0x56>
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	2201      	movs	r2, #1
 80056f6:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	2202      	movs	r2, #2
 80056fe:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005702:	4b0e      	ldr	r3, [pc, #56]	@ (800573c <HAL_RTCEx_EnableBypassShadow+0x60>)
 8005704:	22ca      	movs	r2, #202	@ 0xca
 8005706:	625a      	str	r2, [r3, #36]	@ 0x24
 8005708:	4b0c      	ldr	r3, [pc, #48]	@ (800573c <HAL_RTCEx_EnableBypassShadow+0x60>)
 800570a:	2253      	movs	r2, #83	@ 0x53
 800570c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the BYPSHAD bit */
  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800570e:	4b0b      	ldr	r3, [pc, #44]	@ (800573c <HAL_RTCEx_EnableBypassShadow+0x60>)
 8005710:	699b      	ldr	r3, [r3, #24]
 8005712:	4a0a      	ldr	r2, [pc, #40]	@ (800573c <HAL_RTCEx_EnableBypassShadow+0x60>)
 8005714:	f043 0320 	orr.w	r3, r3, #32
 8005718:	6193      	str	r3, [r2, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800571a:	4b08      	ldr	r3, [pc, #32]	@ (800573c <HAL_RTCEx_EnableBypassShadow+0x60>)
 800571c:	22ff      	movs	r2, #255	@ 0xff
 800571e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2201      	movs	r2, #1
 8005724:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2200      	movs	r2, #0
 800572c:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8005730:	2300      	movs	r3, #0
}
 8005732:	4618      	mov	r0, r3
 8005734:	370c      	adds	r7, #12
 8005736:	46bd      	mov	sp, r7
 8005738:	bc80      	pop	{r7}
 800573a:	4770      	bx	lr
 800573c:	40002800 	.word	0x40002800

08005740 <HAL_RTCEx_SetSSRU_IT>:
  * @brief  Set SSR Underflow detection with Interrupt.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSSRU_IT(RTC_HandleTypeDef *hrtc)
{
 8005740:	b480      	push	{r7}
 8005742:	b083      	sub	sp, #12
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800574e:	2b01      	cmp	r3, #1
 8005750:	d101      	bne.n	8005756 <HAL_RTCEx_SetSSRU_IT+0x16>
 8005752:	2302      	movs	r3, #2
 8005754:	e027      	b.n	80057a6 <HAL_RTCEx_SetSSRU_IT+0x66>
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	2201      	movs	r2, #1
 800575a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	2202      	movs	r2, #2
 8005762:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005766:	4b12      	ldr	r3, [pc, #72]	@ (80057b0 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8005768:	22ca      	movs	r2, #202	@ 0xca
 800576a:	625a      	str	r2, [r3, #36]	@ 0x24
 800576c:	4b10      	ldr	r3, [pc, #64]	@ (80057b0 <HAL_RTCEx_SetSSRU_IT+0x70>)
 800576e:	2253      	movs	r2, #83	@ 0x53
 8005770:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enable IT SSRU */
  __HAL_RTC_SSRU_ENABLE_IT(hrtc, RTC_IT_SSRU);
 8005772:	4b0f      	ldr	r3, [pc, #60]	@ (80057b0 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8005774:	699b      	ldr	r3, [r3, #24]
 8005776:	4a0e      	ldr	r2, [pc, #56]	@ (80057b0 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8005778:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800577c:	6193      	str	r3, [r2, #24]

  /* RTC SSRU Interrupt Configuration: EXTI configuration */
  __HAL_RTC_SSRU_EXTI_ENABLE_IT();
 800577e:	4b0d      	ldr	r3, [pc, #52]	@ (80057b4 <HAL_RTCEx_SetSSRU_IT+0x74>)
 8005780:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005784:	4a0b      	ldr	r2, [pc, #44]	@ (80057b4 <HAL_RTCEx_SetSSRU_IT+0x74>)
 8005786:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800578a:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800578e:	4b08      	ldr	r3, [pc, #32]	@ (80057b0 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8005790:	22ff      	movs	r2, #255	@ 0xff
 8005792:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2201      	movs	r2, #1
 8005798:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2200      	movs	r2, #0
 80057a0:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 80057a4:	2300      	movs	r3, #0
}
 80057a6:	4618      	mov	r0, r3
 80057a8:	370c      	adds	r7, #12
 80057aa:	46bd      	mov	sp, r7
 80057ac:	bc80      	pop	{r7}
 80057ae:	4770      	bx	lr
 80057b0:	40002800 	.word	0x40002800
 80057b4:	58000800 	.word	0x58000800

080057b8 <HAL_RTCEx_SSRUIRQHandler>:
  * @brief  Handle SSR underflow interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_SSRUIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	b082      	sub	sp, #8
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
  if ((RTC->MISR & RTC_MISR_SSRUMF) != 0u)
 80057c0:	4b09      	ldr	r3, [pc, #36]	@ (80057e8 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 80057c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d005      	beq.n	80057d8 <HAL_RTCEx_SSRUIRQHandler+0x20>
  {
    /* Immediately clear flags */
    RTC->SCR = RTC_SCR_CSSRUF;
 80057cc:	4b06      	ldr	r3, [pc, #24]	@ (80057e8 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 80057ce:	2240      	movs	r2, #64	@ 0x40
 80057d0:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* SSRU callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call SSRUEvent registered Callback */
    hrtc->SSRUEventCallback(hrtc);
#else
    HAL_RTCEx_SSRUEventCallback(hrtc);
 80057d2:	6878      	ldr	r0, [r7, #4]
 80057d4:	f7fb febb 	bl	800154e <HAL_RTCEx_SSRUEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	2201      	movs	r2, #1
 80057dc:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
}
 80057e0:	bf00      	nop
 80057e2:	3708      	adds	r7, #8
 80057e4:	46bd      	mov	sp, r7
 80057e6:	bd80      	pop	{r7, pc}
 80057e8:	40002800 	.word	0x40002800

080057ec <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 80057ec:	b480      	push	{r7}
 80057ee:	b083      	sub	sp, #12
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 80057f4:	bf00      	nop
 80057f6:	370c      	adds	r7, #12
 80057f8:	46bd      	mov	sp, r7
 80057fa:	bc80      	pop	{r7}
 80057fc:	4770      	bx	lr
	...

08005800 <HAL_RTCEx_BKUPWrite>:
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8005800:	b480      	push	{r7}
 8005802:	b087      	sub	sp, #28
 8005804:	af00      	add	r7, sp, #0
 8005806:	60f8      	str	r0, [r7, #12]
 8005808:	60b9      	str	r1, [r7, #8]
 800580a:	607a      	str	r2, [r7, #4]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 800580c:	4b07      	ldr	r3, [pc, #28]	@ (800582c <HAL_RTCEx_BKUPWrite+0x2c>)
 800580e:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8005810:	68bb      	ldr	r3, [r7, #8]
 8005812:	009b      	lsls	r3, r3, #2
 8005814:	697a      	ldr	r2, [r7, #20]
 8005816:	4413      	add	r3, r2
 8005818:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 800581a:	697b      	ldr	r3, [r7, #20]
 800581c:	687a      	ldr	r2, [r7, #4]
 800581e:	601a      	str	r2, [r3, #0]
}
 8005820:	bf00      	nop
 8005822:	371c      	adds	r7, #28
 8005824:	46bd      	mov	sp, r7
 8005826:	bc80      	pop	{r7}
 8005828:	4770      	bx	lr
 800582a:	bf00      	nop
 800582c:	4000b100 	.word	0x4000b100

08005830 <HAL_RTCEx_BKUPRead>:
  * @param  BackupRegister RTC Backup data Register number.
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8005830:	b480      	push	{r7}
 8005832:	b085      	sub	sp, #20
 8005834:	af00      	add	r7, sp, #0
 8005836:	6078      	str	r0, [r7, #4]
 8005838:	6039      	str	r1, [r7, #0]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 800583a:	4b07      	ldr	r3, [pc, #28]	@ (8005858 <HAL_RTCEx_BKUPRead+0x28>)
 800583c:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 800583e:	683b      	ldr	r3, [r7, #0]
 8005840:	009b      	lsls	r3, r3, #2
 8005842:	68fa      	ldr	r2, [r7, #12]
 8005844:	4413      	add	r3, r2
 8005846:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	681b      	ldr	r3, [r3, #0]
}
 800584c:	4618      	mov	r0, r3
 800584e:	3714      	adds	r7, #20
 8005850:	46bd      	mov	sp, r7
 8005852:	bc80      	pop	{r7}
 8005854:	4770      	bx	lr
 8005856:	bf00      	nop
 8005858:	4000b100 	.word	0x4000b100

0800585c <LL_PWR_SetRadioBusyTrigger>:
{
 800585c:	b480      	push	{r7}
 800585e:	b083      	sub	sp, #12
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 8005864:	4b06      	ldr	r3, [pc, #24]	@ (8005880 <LL_PWR_SetRadioBusyTrigger+0x24>)
 8005866:	689b      	ldr	r3, [r3, #8]
 8005868:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800586c:	4904      	ldr	r1, [pc, #16]	@ (8005880 <LL_PWR_SetRadioBusyTrigger+0x24>)
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	4313      	orrs	r3, r2
 8005872:	608b      	str	r3, [r1, #8]
}
 8005874:	bf00      	nop
 8005876:	370c      	adds	r7, #12
 8005878:	46bd      	mov	sp, r7
 800587a:	bc80      	pop	{r7}
 800587c:	4770      	bx	lr
 800587e:	bf00      	nop
 8005880:	58000400 	.word	0x58000400

08005884 <LL_PWR_UnselectSUBGHZSPI_NSS>:
{
 8005884:	b480      	push	{r7}
 8005886:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8005888:	4b05      	ldr	r3, [pc, #20]	@ (80058a0 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 800588a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800588e:	4a04      	ldr	r2, [pc, #16]	@ (80058a0 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8005890:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005894:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8005898:	bf00      	nop
 800589a:	46bd      	mov	sp, r7
 800589c:	bc80      	pop	{r7}
 800589e:	4770      	bx	lr
 80058a0:	58000400 	.word	0x58000400

080058a4 <LL_PWR_SelectSUBGHZSPI_NSS>:
{
 80058a4:	b480      	push	{r7}
 80058a6:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 80058a8:	4b05      	ldr	r3, [pc, #20]	@ (80058c0 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 80058aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058ae:	4a04      	ldr	r2, [pc, #16]	@ (80058c0 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 80058b0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80058b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80058b8:	bf00      	nop
 80058ba:	46bd      	mov	sp, r7
 80058bc:	bc80      	pop	{r7}
 80058be:	4770      	bx	lr
 80058c0:	58000400 	.word	0x58000400

080058c4 <LL_PWR_ClearFlag_RFBUSY>:
{
 80058c4:	b480      	push	{r7}
 80058c6:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 80058c8:	4b03      	ldr	r3, [pc, #12]	@ (80058d8 <LL_PWR_ClearFlag_RFBUSY+0x14>)
 80058ca:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80058ce:	619a      	str	r2, [r3, #24]
}
 80058d0:	bf00      	nop
 80058d2:	46bd      	mov	sp, r7
 80058d4:	bc80      	pop	{r7}
 80058d6:	4770      	bx	lr
 80058d8:	58000400 	.word	0x58000400

080058dc <LL_PWR_IsActiveFlag_RFBUSYS>:
{
 80058dc:	b480      	push	{r7}
 80058de:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 80058e0:	4b06      	ldr	r3, [pc, #24]	@ (80058fc <LL_PWR_IsActiveFlag_RFBUSYS+0x20>)
 80058e2:	695b      	ldr	r3, [r3, #20]
 80058e4:	f003 0302 	and.w	r3, r3, #2
 80058e8:	2b02      	cmp	r3, #2
 80058ea:	d101      	bne.n	80058f0 <LL_PWR_IsActiveFlag_RFBUSYS+0x14>
 80058ec:	2301      	movs	r3, #1
 80058ee:	e000      	b.n	80058f2 <LL_PWR_IsActiveFlag_RFBUSYS+0x16>
 80058f0:	2300      	movs	r3, #0
}
 80058f2:	4618      	mov	r0, r3
 80058f4:	46bd      	mov	sp, r7
 80058f6:	bc80      	pop	{r7}
 80058f8:	4770      	bx	lr
 80058fa:	bf00      	nop
 80058fc:	58000400 	.word	0x58000400

08005900 <LL_PWR_IsActiveFlag_RFBUSYMS>:
{
 8005900:	b480      	push	{r7}
 8005902:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 8005904:	4b06      	ldr	r3, [pc, #24]	@ (8005920 <LL_PWR_IsActiveFlag_RFBUSYMS+0x20>)
 8005906:	695b      	ldr	r3, [r3, #20]
 8005908:	f003 0304 	and.w	r3, r3, #4
 800590c:	2b04      	cmp	r3, #4
 800590e:	d101      	bne.n	8005914 <LL_PWR_IsActiveFlag_RFBUSYMS+0x14>
 8005910:	2301      	movs	r3, #1
 8005912:	e000      	b.n	8005916 <LL_PWR_IsActiveFlag_RFBUSYMS+0x16>
 8005914:	2300      	movs	r3, #0
}
 8005916:	4618      	mov	r0, r3
 8005918:	46bd      	mov	sp, r7
 800591a:	bc80      	pop	{r7}
 800591c:	4770      	bx	lr
 800591e:	bf00      	nop
 8005920:	58000400 	.word	0x58000400

08005924 <LL_RCC_RF_DisableReset>:
{
 8005924:	b480      	push	{r7}
 8005926:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 8005928:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800592c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005930:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005934:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005938:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800593c:	bf00      	nop
 800593e:	46bd      	mov	sp, r7
 8005940:	bc80      	pop	{r7}
 8005942:	4770      	bx	lr

08005944 <LL_RCC_IsRFUnderReset>:
{
 8005944:	b480      	push	{r7}
 8005946:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 8005948:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800594c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005950:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005954:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005958:	d101      	bne.n	800595e <LL_RCC_IsRFUnderReset+0x1a>
 800595a:	2301      	movs	r3, #1
 800595c:	e000      	b.n	8005960 <LL_RCC_IsRFUnderReset+0x1c>
 800595e:	2300      	movs	r3, #0
}
 8005960:	4618      	mov	r0, r3
 8005962:	46bd      	mov	sp, r7
 8005964:	bc80      	pop	{r7}
 8005966:	4770      	bx	lr

08005968 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8005968:	b480      	push	{r7}
 800596a:	b083      	sub	sp, #12
 800596c:	af00      	add	r7, sp, #0
 800596e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8005970:	4b06      	ldr	r3, [pc, #24]	@ (800598c <LL_EXTI_EnableIT_32_63+0x24>)
 8005972:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8005976:	4905      	ldr	r1, [pc, #20]	@ (800598c <LL_EXTI_EnableIT_32_63+0x24>)
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	4313      	orrs	r3, r2
 800597c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8005980:	bf00      	nop
 8005982:	370c      	adds	r7, #12
 8005984:	46bd      	mov	sp, r7
 8005986:	bc80      	pop	{r7}
 8005988:	4770      	bx	lr
 800598a:	bf00      	nop
 800598c:	58000800 	.word	0x58000800

08005990 <HAL_SUBGHZ_Init>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_Init(SUBGHZ_HandleTypeDef *hsubghz)
{
 8005990:	b580      	push	{r7, lr}
 8005992:	b084      	sub	sp, #16
 8005994:	af00      	add	r7, sp, #0
 8005996:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;

  /* Check the hsubghz handle allocation */
  if (hsubghz == NULL)
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2b00      	cmp	r3, #0
 800599c:	d103      	bne.n	80059a6 <HAL_SUBGHZ_Init+0x16>
  {
    status = HAL_ERROR;
 800599e:	2301      	movs	r3, #1
 80059a0:	73fb      	strb	r3, [r7, #15]
    return status;
 80059a2:	7bfb      	ldrb	r3, [r7, #15]
 80059a4:	e04b      	b.n	8005a3e <HAL_SUBGHZ_Init+0xae>
  }
  else
  {
    status = HAL_OK;
 80059a6:	2300      	movs	r3, #0
 80059a8:	73fb      	strb	r3, [r7, #15]
  }

  assert_param(IS_SUBGHZSPI_BAUDRATE_PRESCALER(hsubghz->Init.BaudratePrescaler));

  if (hsubghz->State == HAL_SUBGHZ_STATE_RESET)
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	799b      	ldrb	r3, [r3, #6]
 80059ae:	b2db      	uxtb	r3, r3
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d105      	bne.n	80059c0 <HAL_SUBGHZ_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsubghz->Lock = HAL_UNLOCKED;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	2200      	movs	r2, #0
 80059b8:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hsubghz->MspInitCallback(hsubghz);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SUBGHZ_MspInit(hsubghz);
 80059ba:	6878      	ldr	r0, [r7, #4]
 80059bc:	f7fb fb44 	bl	8001048 <HAL_SUBGHZ_MspInit>
#endif /* USE_HAL_ SUBGHZ_REGISTER_CALLBACKS */
  }

  hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2202      	movs	r2, #2
 80059c4:	719a      	strb	r2, [r3, #6]

  /* De-asserts the reset signal of the Radio peripheral */
  LL_RCC_RF_DisableReset();
 80059c6:	f7ff ffad 	bl	8005924 <LL_RCC_RF_DisableReset>

  /* Verify that Radio in reset status flag is set */
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80059ca:	4b1f      	ldr	r3, [pc, #124]	@ (8005a48 <HAL_SUBGHZ_Init+0xb8>)
 80059cc:	681a      	ldr	r2, [r3, #0]
 80059ce:	4613      	mov	r3, r2
 80059d0:	00db      	lsls	r3, r3, #3
 80059d2:	1a9b      	subs	r3, r3, r2
 80059d4:	009b      	lsls	r3, r3, #2
 80059d6:	0cdb      	lsrs	r3, r3, #19
 80059d8:	2264      	movs	r2, #100	@ 0x64
 80059da:	fb02 f303 	mul.w	r3, r2, r3
 80059de:	60bb      	str	r3, [r7, #8]

  do
  {
    if (count == 0U)
 80059e0:	68bb      	ldr	r3, [r7, #8]
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d105      	bne.n	80059f2 <HAL_SUBGHZ_Init+0x62>
    {
      status  = HAL_ERROR;
 80059e6:	2301      	movs	r3, #1
 80059e8:	73fb      	strb	r3, [r7, #15]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	2201      	movs	r2, #1
 80059ee:	609a      	str	r2, [r3, #8]
      break;
 80059f0:	e007      	b.n	8005a02 <HAL_SUBGHZ_Init+0x72>
    }
    count--;
 80059f2:	68bb      	ldr	r3, [r7, #8]
 80059f4:	3b01      	subs	r3, #1
 80059f6:	60bb      	str	r3, [r7, #8]
  } while (LL_RCC_IsRFUnderReset() != 0UL);
 80059f8:	f7ff ffa4 	bl	8005944 <LL_RCC_IsRFUnderReset>
 80059fc:	4603      	mov	r3, r0
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d1ee      	bne.n	80059e0 <HAL_SUBGHZ_Init+0x50>

  /* Asserts the reset signal of the Radio peripheral */
  LL_PWR_UnselectSUBGHZSPI_NSS();
 8005a02:	f7ff ff3f 	bl	8005884 <LL_PWR_UnselectSUBGHZSPI_NSS>

  /* Enable wakeup signal of the Radio peripheral */
  LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
#else
  /* Enable EXTI 44 : Radio IRQ ITs for CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
 8005a06:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8005a0a:	f7ff ffad 	bl	8005968 <LL_EXTI_EnableIT_32_63>

  /* Enable wakeup signal of the Radio peripheral */
  LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
 8005a0e:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8005a12:	f7ff ff23 	bl	800585c <LL_PWR_SetRadioBusyTrigger>
#endif /* CM0PLUS */

  /* Clear Pending Flag */
  LL_PWR_ClearFlag_RFBUSY();
 8005a16:	f7ff ff55 	bl	80058c4 <LL_PWR_ClearFlag_RFBUSY>

  if (status == HAL_OK)
 8005a1a:	7bfb      	ldrb	r3, [r7, #15]
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d10a      	bne.n	8005a36 <HAL_SUBGHZ_Init+0xa6>
  {
    /* Initialize SUBGHZSPI Peripheral */
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	4618      	mov	r0, r3
 8005a26:	f000 faa5 	bl	8005f74 <SUBGHZSPI_Init>

    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	2201      	movs	r2, #1
 8005a2e:	711a      	strb	r2, [r3, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2200      	movs	r2, #0
 8005a34:	609a      	str	r2, [r3, #8]
  }
  hsubghz->State     = HAL_SUBGHZ_STATE_READY;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	2201      	movs	r2, #1
 8005a3a:	719a      	strb	r2, [r3, #6]

  return status;
 8005a3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a3e:	4618      	mov	r0, r3
 8005a40:	3710      	adds	r7, #16
 8005a42:	46bd      	mov	sp, r7
 8005a44:	bd80      	pop	{r7, pc}
 8005a46:	bf00      	nop
 8005a48:	20000000 	.word	0x20000000

08005a4c <HAL_SUBGHZ_WriteRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                            uint16_t Address,
                                            uint8_t *pBuffer,
                                            uint16_t Size)
{
 8005a4c:	b580      	push	{r7, lr}
 8005a4e:	b086      	sub	sp, #24
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	60f8      	str	r0, [r7, #12]
 8005a54:	607a      	str	r2, [r7, #4]
 8005a56:	461a      	mov	r2, r3
 8005a58:	460b      	mov	r3, r1
 8005a5a:	817b      	strh	r3, [r7, #10]
 8005a5c:	4613      	mov	r3, r2
 8005a5e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	799b      	ldrb	r3, [r3, #6]
 8005a64:	b2db      	uxtb	r3, r3
 8005a66:	2b01      	cmp	r3, #1
 8005a68:	d14a      	bne.n	8005b00 <HAL_SUBGHZ_WriteRegisters+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	795b      	ldrb	r3, [r3, #5]
 8005a6e:	2b01      	cmp	r3, #1
 8005a70:	d101      	bne.n	8005a76 <HAL_SUBGHZ_WriteRegisters+0x2a>
 8005a72:	2302      	movs	r3, #2
 8005a74:	e045      	b.n	8005b02 <HAL_SUBGHZ_WriteRegisters+0xb6>
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	2201      	movs	r2, #1
 8005a7a:	715a      	strb	r2, [r3, #5]

    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	2202      	movs	r2, #2
 8005a80:	719a      	strb	r2, [r3, #6]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8005a82:	68f8      	ldr	r0, [r7, #12]
 8005a84:	f000 fb44 	bl	8006110 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8005a88:	f7ff ff0c 	bl	80058a4 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 8005a8c:	210d      	movs	r1, #13
 8005a8e:	68f8      	ldr	r0, [r7, #12]
 8005a90:	f000 fa90 	bl	8005fb4 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8005a94:	897b      	ldrh	r3, [r7, #10]
 8005a96:	0a1b      	lsrs	r3, r3, #8
 8005a98:	b29b      	uxth	r3, r3
 8005a9a:	b2db      	uxtb	r3, r3
 8005a9c:	4619      	mov	r1, r3
 8005a9e:	68f8      	ldr	r0, [r7, #12]
 8005aa0:	f000 fa88 	bl	8005fb4 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8005aa4:	897b      	ldrh	r3, [r7, #10]
 8005aa6:	b2db      	uxtb	r3, r3
 8005aa8:	4619      	mov	r1, r3
 8005aaa:	68f8      	ldr	r0, [r7, #12]
 8005aac:	f000 fa82 	bl	8005fb4 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8005ab0:	2300      	movs	r3, #0
 8005ab2:	82bb      	strh	r3, [r7, #20]
 8005ab4:	e00a      	b.n	8005acc <HAL_SUBGHZ_WriteRegisters+0x80>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8005ab6:	8abb      	ldrh	r3, [r7, #20]
 8005ab8:	687a      	ldr	r2, [r7, #4]
 8005aba:	4413      	add	r3, r2
 8005abc:	781b      	ldrb	r3, [r3, #0]
 8005abe:	4619      	mov	r1, r3
 8005ac0:	68f8      	ldr	r0, [r7, #12]
 8005ac2:	f000 fa77 	bl	8005fb4 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8005ac6:	8abb      	ldrh	r3, [r7, #20]
 8005ac8:	3301      	adds	r3, #1
 8005aca:	82bb      	strh	r3, [r7, #20]
 8005acc:	8aba      	ldrh	r2, [r7, #20]
 8005ace:	893b      	ldrh	r3, [r7, #8]
 8005ad0:	429a      	cmp	r2, r3
 8005ad2:	d3f0      	bcc.n	8005ab6 <HAL_SUBGHZ_WriteRegisters+0x6a>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8005ad4:	f7ff fed6 	bl	8005884 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8005ad8:	68f8      	ldr	r0, [r7, #12]
 8005ada:	f000 fb3d 	bl	8006158 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	689b      	ldr	r3, [r3, #8]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d002      	beq.n	8005aec <HAL_SUBGHZ_WriteRegisters+0xa0>
    {
      status = HAL_ERROR;
 8005ae6:	2301      	movs	r3, #1
 8005ae8:	75fb      	strb	r3, [r7, #23]
 8005aea:	e001      	b.n	8005af0 <HAL_SUBGHZ_WriteRegisters+0xa4>
    }
    else
    {
      status = HAL_OK;
 8005aec:	2300      	movs	r3, #0
 8005aee:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	2201      	movs	r2, #1
 8005af4:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	2200      	movs	r2, #0
 8005afa:	715a      	strb	r2, [r3, #5]

    return status;
 8005afc:	7dfb      	ldrb	r3, [r7, #23]
 8005afe:	e000      	b.n	8005b02 <HAL_SUBGHZ_WriteRegisters+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8005b00:	2302      	movs	r3, #2
  }
}
 8005b02:	4618      	mov	r0, r3
 8005b04:	3718      	adds	r7, #24
 8005b06:	46bd      	mov	sp, r7
 8005b08:	bd80      	pop	{r7, pc}

08005b0a <HAL_SUBGHZ_ReadRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                           uint16_t Address,
                                           uint8_t *pBuffer,
                                           uint16_t Size)
{
 8005b0a:	b580      	push	{r7, lr}
 8005b0c:	b088      	sub	sp, #32
 8005b0e:	af00      	add	r7, sp, #0
 8005b10:	60f8      	str	r0, [r7, #12]
 8005b12:	607a      	str	r2, [r7, #4]
 8005b14:	461a      	mov	r2, r3
 8005b16:	460b      	mov	r3, r1
 8005b18:	817b      	strh	r3, [r7, #10]
 8005b1a:	4613      	mov	r3, r2
 8005b1c:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	799b      	ldrb	r3, [r3, #6]
 8005b26:	b2db      	uxtb	r3, r3
 8005b28:	2b01      	cmp	r3, #1
 8005b2a:	d14a      	bne.n	8005bc2 <HAL_SUBGHZ_ReadRegisters+0xb8>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	795b      	ldrb	r3, [r3, #5]
 8005b30:	2b01      	cmp	r3, #1
 8005b32:	d101      	bne.n	8005b38 <HAL_SUBGHZ_ReadRegisters+0x2e>
 8005b34:	2302      	movs	r3, #2
 8005b36:	e045      	b.n	8005bc4 <HAL_SUBGHZ_ReadRegisters+0xba>
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	2201      	movs	r2, #1
 8005b3c:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8005b3e:	68f8      	ldr	r0, [r7, #12]
 8005b40:	f000 fae6 	bl	8006110 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8005b44:	f7ff feae 	bl	80058a4 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 8005b48:	211d      	movs	r1, #29
 8005b4a:	68f8      	ldr	r0, [r7, #12]
 8005b4c:	f000 fa32 	bl	8005fb4 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8005b50:	897b      	ldrh	r3, [r7, #10]
 8005b52:	0a1b      	lsrs	r3, r3, #8
 8005b54:	b29b      	uxth	r3, r3
 8005b56:	b2db      	uxtb	r3, r3
 8005b58:	4619      	mov	r1, r3
 8005b5a:	68f8      	ldr	r0, [r7, #12]
 8005b5c:	f000 fa2a 	bl	8005fb4 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8005b60:	897b      	ldrh	r3, [r7, #10]
 8005b62:	b2db      	uxtb	r3, r3
 8005b64:	4619      	mov	r1, r3
 8005b66:	68f8      	ldr	r0, [r7, #12]
 8005b68:	f000 fa24 	bl	8005fb4 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 8005b6c:	2100      	movs	r1, #0
 8005b6e:	68f8      	ldr	r0, [r7, #12]
 8005b70:	f000 fa20 	bl	8005fb4 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8005b74:	2300      	movs	r3, #0
 8005b76:	82fb      	strh	r3, [r7, #22]
 8005b78:	e009      	b.n	8005b8e <HAL_SUBGHZ_ReadRegisters+0x84>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8005b7a:	69b9      	ldr	r1, [r7, #24]
 8005b7c:	68f8      	ldr	r0, [r7, #12]
 8005b7e:	f000 fa6f 	bl	8006060 <SUBGHZSPI_Receive>
      pData++;
 8005b82:	69bb      	ldr	r3, [r7, #24]
 8005b84:	3301      	adds	r3, #1
 8005b86:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8005b88:	8afb      	ldrh	r3, [r7, #22]
 8005b8a:	3301      	adds	r3, #1
 8005b8c:	82fb      	strh	r3, [r7, #22]
 8005b8e:	8afa      	ldrh	r2, [r7, #22]
 8005b90:	893b      	ldrh	r3, [r7, #8]
 8005b92:	429a      	cmp	r2, r3
 8005b94:	d3f1      	bcc.n	8005b7a <HAL_SUBGHZ_ReadRegisters+0x70>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8005b96:	f7ff fe75 	bl	8005884 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8005b9a:	68f8      	ldr	r0, [r7, #12]
 8005b9c:	f000 fadc 	bl	8006158 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	689b      	ldr	r3, [r3, #8]
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d002      	beq.n	8005bae <HAL_SUBGHZ_ReadRegisters+0xa4>
    {
      status = HAL_ERROR;
 8005ba8:	2301      	movs	r3, #1
 8005baa:	77fb      	strb	r3, [r7, #31]
 8005bac:	e001      	b.n	8005bb2 <HAL_SUBGHZ_ReadRegisters+0xa8>
    }
    else
    {
      status = HAL_OK;
 8005bae:	2300      	movs	r3, #0
 8005bb0:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	2201      	movs	r2, #1
 8005bb6:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	2200      	movs	r2, #0
 8005bbc:	715a      	strb	r2, [r3, #5]

    return status;
 8005bbe:	7ffb      	ldrb	r3, [r7, #31]
 8005bc0:	e000      	b.n	8005bc4 <HAL_SUBGHZ_ReadRegisters+0xba>
  }
  else
  {
    return HAL_BUSY;
 8005bc2:	2302      	movs	r3, #2
  }
}
 8005bc4:	4618      	mov	r0, r3
 8005bc6:	3720      	adds	r7, #32
 8005bc8:	46bd      	mov	sp, r7
 8005bca:	bd80      	pop	{r7, pc}

08005bcc <HAL_SUBGHZ_ExecSetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecSetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioSetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8005bcc:	b580      	push	{r7, lr}
 8005bce:	b086      	sub	sp, #24
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	60f8      	str	r0, [r7, #12]
 8005bd4:	607a      	str	r2, [r7, #4]
 8005bd6:	461a      	mov	r2, r3
 8005bd8:	460b      	mov	r3, r1
 8005bda:	72fb      	strb	r3, [r7, #11]
 8005bdc:	4613      	mov	r3, r2
 8005bde:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  /* LORA Modulation not available on STM32WLx4xx devices */
  assert_param(IS_SUBGHZ_MODULATION_SUPPORTED(Command, pBuffer[0U]));

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	799b      	ldrb	r3, [r3, #6]
 8005be4:	b2db      	uxtb	r3, r3
 8005be6:	2b01      	cmp	r3, #1
 8005be8:	d14a      	bne.n	8005c80 <HAL_SUBGHZ_ExecSetCmd+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	795b      	ldrb	r3, [r3, #5]
 8005bee:	2b01      	cmp	r3, #1
 8005bf0:	d101      	bne.n	8005bf6 <HAL_SUBGHZ_ExecSetCmd+0x2a>
 8005bf2:	2302      	movs	r3, #2
 8005bf4:	e045      	b.n	8005c82 <HAL_SUBGHZ_ExecSetCmd+0xb6>
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	2201      	movs	r2, #1
 8005bfa:	715a      	strb	r2, [r3, #5]

    /* Need to wakeup Radio if already in Sleep at startup */
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8005bfc:	68f8      	ldr	r0, [r7, #12]
 8005bfe:	f000 fa87 	bl	8006110 <SUBGHZ_CheckDeviceReady>

    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 8005c02:	7afb      	ldrb	r3, [r7, #11]
 8005c04:	2b84      	cmp	r3, #132	@ 0x84
 8005c06:	d002      	beq.n	8005c0e <HAL_SUBGHZ_ExecSetCmd+0x42>
 8005c08:	7afb      	ldrb	r3, [r7, #11]
 8005c0a:	2b94      	cmp	r3, #148	@ 0x94
 8005c0c:	d103      	bne.n	8005c16 <HAL_SUBGHZ_ExecSetCmd+0x4a>
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	2201      	movs	r2, #1
 8005c12:	711a      	strb	r2, [r3, #4]
 8005c14:	e002      	b.n	8005c1c <HAL_SUBGHZ_ExecSetCmd+0x50>
    }
    else
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	2200      	movs	r2, #0
 8005c1a:	711a      	strb	r2, [r3, #4]
    }

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8005c1c:	f7ff fe42 	bl	80058a4 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8005c20:	7afb      	ldrb	r3, [r7, #11]
 8005c22:	4619      	mov	r1, r3
 8005c24:	68f8      	ldr	r0, [r7, #12]
 8005c26:	f000 f9c5 	bl	8005fb4 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	82bb      	strh	r3, [r7, #20]
 8005c2e:	e00a      	b.n	8005c46 <HAL_SUBGHZ_ExecSetCmd+0x7a>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8005c30:	8abb      	ldrh	r3, [r7, #20]
 8005c32:	687a      	ldr	r2, [r7, #4]
 8005c34:	4413      	add	r3, r2
 8005c36:	781b      	ldrb	r3, [r3, #0]
 8005c38:	4619      	mov	r1, r3
 8005c3a:	68f8      	ldr	r0, [r7, #12]
 8005c3c:	f000 f9ba 	bl	8005fb4 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8005c40:	8abb      	ldrh	r3, [r7, #20]
 8005c42:	3301      	adds	r3, #1
 8005c44:	82bb      	strh	r3, [r7, #20]
 8005c46:	8aba      	ldrh	r2, [r7, #20]
 8005c48:	893b      	ldrh	r3, [r7, #8]
 8005c4a:	429a      	cmp	r2, r3
 8005c4c:	d3f0      	bcc.n	8005c30 <HAL_SUBGHZ_ExecSetCmd+0x64>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8005c4e:	f7ff fe19 	bl	8005884 <LL_PWR_UnselectSUBGHZSPI_NSS>

    if (Command != RADIO_SET_SLEEP)
 8005c52:	7afb      	ldrb	r3, [r7, #11]
 8005c54:	2b84      	cmp	r3, #132	@ 0x84
 8005c56:	d002      	beq.n	8005c5e <HAL_SUBGHZ_ExecSetCmd+0x92>
    {
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 8005c58:	68f8      	ldr	r0, [r7, #12]
 8005c5a:	f000 fa7d 	bl	8006158 <SUBGHZ_WaitOnBusy>
    }

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	689b      	ldr	r3, [r3, #8]
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d002      	beq.n	8005c6c <HAL_SUBGHZ_ExecSetCmd+0xa0>
    {
      status = HAL_ERROR;
 8005c66:	2301      	movs	r3, #1
 8005c68:	75fb      	strb	r3, [r7, #23]
 8005c6a:	e001      	b.n	8005c70 <HAL_SUBGHZ_ExecSetCmd+0xa4>
    }
    else
    {
      status = HAL_OK;
 8005c6c:	2300      	movs	r3, #0
 8005c6e:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	2201      	movs	r2, #1
 8005c74:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	2200      	movs	r2, #0
 8005c7a:	715a      	strb	r2, [r3, #5]

    return status;
 8005c7c:	7dfb      	ldrb	r3, [r7, #23]
 8005c7e:	e000      	b.n	8005c82 <HAL_SUBGHZ_ExecSetCmd+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8005c80:	2302      	movs	r3, #2
  }
}
 8005c82:	4618      	mov	r0, r3
 8005c84:	3718      	adds	r7, #24
 8005c86:	46bd      	mov	sp, r7
 8005c88:	bd80      	pop	{r7, pc}

08005c8a <HAL_SUBGHZ_ExecGetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecGetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioGetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8005c8a:	b580      	push	{r7, lr}
 8005c8c:	b088      	sub	sp, #32
 8005c8e:	af00      	add	r7, sp, #0
 8005c90:	60f8      	str	r0, [r7, #12]
 8005c92:	607a      	str	r2, [r7, #4]
 8005c94:	461a      	mov	r2, r3
 8005c96:	460b      	mov	r3, r1
 8005c98:	72fb      	strb	r3, [r7, #11]
 8005c9a:	4613      	mov	r3, r2
 8005c9c:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	799b      	ldrb	r3, [r3, #6]
 8005ca6:	b2db      	uxtb	r3, r3
 8005ca8:	2b01      	cmp	r3, #1
 8005caa:	d13d      	bne.n	8005d28 <HAL_SUBGHZ_ExecGetCmd+0x9e>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	795b      	ldrb	r3, [r3, #5]
 8005cb0:	2b01      	cmp	r3, #1
 8005cb2:	d101      	bne.n	8005cb8 <HAL_SUBGHZ_ExecGetCmd+0x2e>
 8005cb4:	2302      	movs	r3, #2
 8005cb6:	e038      	b.n	8005d2a <HAL_SUBGHZ_ExecGetCmd+0xa0>
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	2201      	movs	r2, #1
 8005cbc:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8005cbe:	68f8      	ldr	r0, [r7, #12]
 8005cc0:	f000 fa26 	bl	8006110 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8005cc4:	f7ff fdee 	bl	80058a4 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8005cc8:	7afb      	ldrb	r3, [r7, #11]
 8005cca:	4619      	mov	r1, r3
 8005ccc:	68f8      	ldr	r0, [r7, #12]
 8005cce:	f000 f971 	bl	8005fb4 <SUBGHZSPI_Transmit>

    /* Use to flush the Status (First byte) receive from SUBGHZ as not use */
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8005cd2:	2100      	movs	r1, #0
 8005cd4:	68f8      	ldr	r0, [r7, #12]
 8005cd6:	f000 f96d 	bl	8005fb4 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8005cda:	2300      	movs	r3, #0
 8005cdc:	82fb      	strh	r3, [r7, #22]
 8005cde:	e009      	b.n	8005cf4 <HAL_SUBGHZ_ExecGetCmd+0x6a>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8005ce0:	69b9      	ldr	r1, [r7, #24]
 8005ce2:	68f8      	ldr	r0, [r7, #12]
 8005ce4:	f000 f9bc 	bl	8006060 <SUBGHZSPI_Receive>
      pData++;
 8005ce8:	69bb      	ldr	r3, [r7, #24]
 8005cea:	3301      	adds	r3, #1
 8005cec:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8005cee:	8afb      	ldrh	r3, [r7, #22]
 8005cf0:	3301      	adds	r3, #1
 8005cf2:	82fb      	strh	r3, [r7, #22]
 8005cf4:	8afa      	ldrh	r2, [r7, #22]
 8005cf6:	893b      	ldrh	r3, [r7, #8]
 8005cf8:	429a      	cmp	r2, r3
 8005cfa:	d3f1      	bcc.n	8005ce0 <HAL_SUBGHZ_ExecGetCmd+0x56>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8005cfc:	f7ff fdc2 	bl	8005884 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8005d00:	68f8      	ldr	r0, [r7, #12]
 8005d02:	f000 fa29 	bl	8006158 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	689b      	ldr	r3, [r3, #8]
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d002      	beq.n	8005d14 <HAL_SUBGHZ_ExecGetCmd+0x8a>
    {
      status = HAL_ERROR;
 8005d0e:	2301      	movs	r3, #1
 8005d10:	77fb      	strb	r3, [r7, #31]
 8005d12:	e001      	b.n	8005d18 <HAL_SUBGHZ_ExecGetCmd+0x8e>
    }
    else
    {
      status = HAL_OK;
 8005d14:	2300      	movs	r3, #0
 8005d16:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	2201      	movs	r2, #1
 8005d1c:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	2200      	movs	r2, #0
 8005d22:	715a      	strb	r2, [r3, #5]

    return status;
 8005d24:	7ffb      	ldrb	r3, [r7, #31]
 8005d26:	e000      	b.n	8005d2a <HAL_SUBGHZ_ExecGetCmd+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8005d28:	2302      	movs	r3, #2
  }
}
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	3720      	adds	r7, #32
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	bd80      	pop	{r7, pc}

08005d32 <HAL_SUBGHZ_WriteBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                         uint8_t Offset,
                                         uint8_t *pBuffer,
                                         uint16_t Size)
{
 8005d32:	b580      	push	{r7, lr}
 8005d34:	b086      	sub	sp, #24
 8005d36:	af00      	add	r7, sp, #0
 8005d38:	60f8      	str	r0, [r7, #12]
 8005d3a:	607a      	str	r2, [r7, #4]
 8005d3c:	461a      	mov	r2, r3
 8005d3e:	460b      	mov	r3, r1
 8005d40:	72fb      	strb	r3, [r7, #11]
 8005d42:	4613      	mov	r3, r2
 8005d44:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	799b      	ldrb	r3, [r3, #6]
 8005d4a:	b2db      	uxtb	r3, r3
 8005d4c:	2b01      	cmp	r3, #1
 8005d4e:	d13e      	bne.n	8005dce <HAL_SUBGHZ_WriteBuffer+0x9c>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	795b      	ldrb	r3, [r3, #5]
 8005d54:	2b01      	cmp	r3, #1
 8005d56:	d101      	bne.n	8005d5c <HAL_SUBGHZ_WriteBuffer+0x2a>
 8005d58:	2302      	movs	r3, #2
 8005d5a:	e039      	b.n	8005dd0 <HAL_SUBGHZ_WriteBuffer+0x9e>
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	2201      	movs	r2, #1
 8005d60:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8005d62:	68f8      	ldr	r0, [r7, #12]
 8005d64:	f000 f9d4 	bl	8006110 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8005d68:	f7ff fd9c 	bl	80058a4 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 8005d6c:	210e      	movs	r1, #14
 8005d6e:	68f8      	ldr	r0, [r7, #12]
 8005d70:	f000 f920 	bl	8005fb4 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8005d74:	7afb      	ldrb	r3, [r7, #11]
 8005d76:	4619      	mov	r1, r3
 8005d78:	68f8      	ldr	r0, [r7, #12]
 8005d7a:	f000 f91b 	bl	8005fb4 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8005d7e:	2300      	movs	r3, #0
 8005d80:	82bb      	strh	r3, [r7, #20]
 8005d82:	e00a      	b.n	8005d9a <HAL_SUBGHZ_WriteBuffer+0x68>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8005d84:	8abb      	ldrh	r3, [r7, #20]
 8005d86:	687a      	ldr	r2, [r7, #4]
 8005d88:	4413      	add	r3, r2
 8005d8a:	781b      	ldrb	r3, [r3, #0]
 8005d8c:	4619      	mov	r1, r3
 8005d8e:	68f8      	ldr	r0, [r7, #12]
 8005d90:	f000 f910 	bl	8005fb4 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8005d94:	8abb      	ldrh	r3, [r7, #20]
 8005d96:	3301      	adds	r3, #1
 8005d98:	82bb      	strh	r3, [r7, #20]
 8005d9a:	8aba      	ldrh	r2, [r7, #20]
 8005d9c:	893b      	ldrh	r3, [r7, #8]
 8005d9e:	429a      	cmp	r2, r3
 8005da0:	d3f0      	bcc.n	8005d84 <HAL_SUBGHZ_WriteBuffer+0x52>
    }
    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8005da2:	f7ff fd6f 	bl	8005884 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8005da6:	68f8      	ldr	r0, [r7, #12]
 8005da8:	f000 f9d6 	bl	8006158 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	689b      	ldr	r3, [r3, #8]
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d002      	beq.n	8005dba <HAL_SUBGHZ_WriteBuffer+0x88>
    {
      status = HAL_ERROR;
 8005db4:	2301      	movs	r3, #1
 8005db6:	75fb      	strb	r3, [r7, #23]
 8005db8:	e001      	b.n	8005dbe <HAL_SUBGHZ_WriteBuffer+0x8c>
    }
    else
    {
      status = HAL_OK;
 8005dba:	2300      	movs	r3, #0
 8005dbc:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	2201      	movs	r2, #1
 8005dc2:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	2200      	movs	r2, #0
 8005dc8:	715a      	strb	r2, [r3, #5]

    return status;
 8005dca:	7dfb      	ldrb	r3, [r7, #23]
 8005dcc:	e000      	b.n	8005dd0 <HAL_SUBGHZ_WriteBuffer+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8005dce:	2302      	movs	r3, #2
  }
}
 8005dd0:	4618      	mov	r0, r3
 8005dd2:	3718      	adds	r7, #24
 8005dd4:	46bd      	mov	sp, r7
 8005dd6:	bd80      	pop	{r7, pc}

08005dd8 <HAL_SUBGHZ_ReadBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                        uint8_t Offset,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8005dd8:	b580      	push	{r7, lr}
 8005dda:	b088      	sub	sp, #32
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	60f8      	str	r0, [r7, #12]
 8005de0:	607a      	str	r2, [r7, #4]
 8005de2:	461a      	mov	r2, r3
 8005de4:	460b      	mov	r3, r1
 8005de6:	72fb      	strb	r3, [r7, #11]
 8005de8:	4613      	mov	r3, r2
 8005dea:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	799b      	ldrb	r3, [r3, #6]
 8005df4:	b2db      	uxtb	r3, r3
 8005df6:	2b01      	cmp	r3, #1
 8005df8:	d141      	bne.n	8005e7e <HAL_SUBGHZ_ReadBuffer+0xa6>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	795b      	ldrb	r3, [r3, #5]
 8005dfe:	2b01      	cmp	r3, #1
 8005e00:	d101      	bne.n	8005e06 <HAL_SUBGHZ_ReadBuffer+0x2e>
 8005e02:	2302      	movs	r3, #2
 8005e04:	e03c      	b.n	8005e80 <HAL_SUBGHZ_ReadBuffer+0xa8>
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	2201      	movs	r2, #1
 8005e0a:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8005e0c:	68f8      	ldr	r0, [r7, #12]
 8005e0e:	f000 f97f 	bl	8006110 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8005e12:	f7ff fd47 	bl	80058a4 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 8005e16:	211e      	movs	r1, #30
 8005e18:	68f8      	ldr	r0, [r7, #12]
 8005e1a:	f000 f8cb 	bl	8005fb4 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8005e1e:	7afb      	ldrb	r3, [r7, #11]
 8005e20:	4619      	mov	r1, r3
 8005e22:	68f8      	ldr	r0, [r7, #12]
 8005e24:	f000 f8c6 	bl	8005fb4 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8005e28:	2100      	movs	r1, #0
 8005e2a:	68f8      	ldr	r0, [r7, #12]
 8005e2c:	f000 f8c2 	bl	8005fb4 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8005e30:	2300      	movs	r3, #0
 8005e32:	82fb      	strh	r3, [r7, #22]
 8005e34:	e009      	b.n	8005e4a <HAL_SUBGHZ_ReadBuffer+0x72>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8005e36:	69b9      	ldr	r1, [r7, #24]
 8005e38:	68f8      	ldr	r0, [r7, #12]
 8005e3a:	f000 f911 	bl	8006060 <SUBGHZSPI_Receive>
      pData++;
 8005e3e:	69bb      	ldr	r3, [r7, #24]
 8005e40:	3301      	adds	r3, #1
 8005e42:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8005e44:	8afb      	ldrh	r3, [r7, #22]
 8005e46:	3301      	adds	r3, #1
 8005e48:	82fb      	strh	r3, [r7, #22]
 8005e4a:	8afa      	ldrh	r2, [r7, #22]
 8005e4c:	893b      	ldrh	r3, [r7, #8]
 8005e4e:	429a      	cmp	r2, r3
 8005e50:	d3f1      	bcc.n	8005e36 <HAL_SUBGHZ_ReadBuffer+0x5e>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8005e52:	f7ff fd17 	bl	8005884 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8005e56:	68f8      	ldr	r0, [r7, #12]
 8005e58:	f000 f97e 	bl	8006158 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	689b      	ldr	r3, [r3, #8]
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d002      	beq.n	8005e6a <HAL_SUBGHZ_ReadBuffer+0x92>
    {
      status = HAL_ERROR;
 8005e64:	2301      	movs	r3, #1
 8005e66:	77fb      	strb	r3, [r7, #31]
 8005e68:	e001      	b.n	8005e6e <HAL_SUBGHZ_ReadBuffer+0x96>
    }
    else
    {
      status = HAL_OK;
 8005e6a:	2300      	movs	r3, #0
 8005e6c:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	2201      	movs	r2, #1
 8005e72:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	2200      	movs	r2, #0
 8005e78:	715a      	strb	r2, [r3, #5]

    return status;
 8005e7a:	7ffb      	ldrb	r3, [r7, #31]
 8005e7c:	e000      	b.n	8005e80 <HAL_SUBGHZ_ReadBuffer+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8005e7e:	2302      	movs	r3, #2
  }
}
 8005e80:	4618      	mov	r0, r3
 8005e82:	3720      	adds	r7, #32
 8005e84:	46bd      	mov	sp, r7
 8005e86:	bd80      	pop	{r7, pc}

08005e88 <HAL_SUBGHZ_IRQHandler>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for the specified SUBGHZ module.
  * @retval None
  */
void HAL_SUBGHZ_IRQHandler(SUBGHZ_HandleTypeDef *hsubghz)
{
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	b084      	sub	sp, #16
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
  uint8_t tmpisr[2U] = {0U};
 8005e90:	2300      	movs	r3, #0
 8005e92:	81bb      	strh	r3, [r7, #12]
  uint16_t itsource;

  /* Retrieve Interrupts from SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2U);
 8005e94:	f107 020c 	add.w	r2, r7, #12
 8005e98:	2302      	movs	r3, #2
 8005e9a:	2112      	movs	r1, #18
 8005e9c:	6878      	ldr	r0, [r7, #4]
 8005e9e:	f7ff fef4 	bl	8005c8a <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0U];
 8005ea2:	7b3b      	ldrb	r3, [r7, #12]
 8005ea4:	81fb      	strh	r3, [r7, #14]
  itsource = (itsource << 8U) | tmpisr[1U];
 8005ea6:	89fb      	ldrh	r3, [r7, #14]
 8005ea8:	021b      	lsls	r3, r3, #8
 8005eaa:	b21a      	sxth	r2, r3
 8005eac:	7b7b      	ldrb	r3, [r7, #13]
 8005eae:	b21b      	sxth	r3, r3
 8005eb0:	4313      	orrs	r3, r2
 8005eb2:	b21b      	sxth	r3, r3
 8005eb4:	81fb      	strh	r3, [r7, #14]

  /* Packet transmission completed Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 8005eb6:	89fb      	ldrh	r3, [r7, #14]
 8005eb8:	f003 0301 	and.w	r3, r3, #1
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d002      	beq.n	8005ec6 <HAL_SUBGHZ_IRQHandler+0x3e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->TxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 8005ec0:	6878      	ldr	r0, [r7, #4]
 8005ec2:	f005 fb07 	bl	800b4d4 <HAL_SUBGHZ_TxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Packet received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET)
 8005ec6:	89fb      	ldrh	r3, [r7, #14]
 8005ec8:	f003 0302 	and.w	r3, r3, #2
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d002      	beq.n	8005ed6 <HAL_SUBGHZ_IRQHandler+0x4e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 8005ed0:	6878      	ldr	r0, [r7, #4]
 8005ed2:	f005 fb0d 	bl	800b4f0 <HAL_SUBGHZ_RxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Preamble Detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 8005ed6:	89fb      	ldrh	r3, [r7, #14]
 8005ed8:	f003 0304 	and.w	r3, r3, #4
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d002      	beq.n	8005ee6 <HAL_SUBGHZ_IRQHandler+0x5e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->PreambleDetectedCallback(hsubghz);
#else
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 8005ee0:	6878      	ldr	r0, [r7, #4]
 8005ee2:	f005 fb5d 	bl	800b5a0 <HAL_SUBGHZ_PreambleDetectedCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /*  Valid sync word detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 8005ee6:	89fb      	ldrh	r3, [r7, #14]
 8005ee8:	f003 0308 	and.w	r3, r3, #8
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d002      	beq.n	8005ef6 <HAL_SUBGHZ_IRQHandler+0x6e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->SyncWordValidCallback(hsubghz);
#else
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 8005ef0:	6878      	ldr	r0, [r7, #4]
 8005ef2:	f005 fb63 	bl	800b5bc <HAL_SUBGHZ_SyncWordValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Valid LoRa header received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 8005ef6:	89fb      	ldrh	r3, [r7, #14]
 8005ef8:	f003 0310 	and.w	r3, r3, #16
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d002      	beq.n	8005f06 <HAL_SUBGHZ_IRQHandler+0x7e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderValidCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 8005f00:	6878      	ldr	r0, [r7, #4]
 8005f02:	f005 fb69 	bl	800b5d8 <HAL_SUBGHZ_HeaderValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LoRa header CRC error Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 8005f06:	89fb      	ldrh	r3, [r7, #14]
 8005f08:	f003 0320 	and.w	r3, r3, #32
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d002      	beq.n	8005f16 <HAL_SUBGHZ_IRQHandler+0x8e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 8005f10:	6878      	ldr	r0, [r7, #4]
 8005f12:	f005 fb37 	bl	800b584 <HAL_SUBGHZ_HeaderErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Wrong CRC received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 8005f16:	89fb      	ldrh	r3, [r7, #14]
 8005f18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d002      	beq.n	8005f26 <HAL_SUBGHZ_IRQHandler+0x9e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->CRCErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 8005f20:	6878      	ldr	r0, [r7, #4]
 8005f22:	f005 faf3 	bl	800b50c <HAL_SUBGHZ_CRCErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Channel activity detection finished Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 8005f26:	89fb      	ldrh	r3, [r7, #14]
 8005f28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d00d      	beq.n	8005f4c <HAL_SUBGHZ_IRQHandler+0xc4>
    {
      hsubghz->CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
    }
#else
    /* Channel activity Detected Interrupt */
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 8005f30:	89fb      	ldrh	r3, [r7, #14]
 8005f32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d004      	beq.n	8005f44 <HAL_SUBGHZ_IRQHandler+0xbc>
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 8005f3a:	2101      	movs	r1, #1
 8005f3c:	6878      	ldr	r0, [r7, #4]
 8005f3e:	f005 faf3 	bl	800b528 <HAL_SUBGHZ_CADStatusCallback>
 8005f42:	e003      	b.n	8005f4c <HAL_SUBGHZ_IRQHandler+0xc4>
    }
    else
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 8005f44:	2100      	movs	r1, #0
 8005f46:	6878      	ldr	r0, [r7, #4]
 8005f48:	f005 faee 	bl	800b528 <HAL_SUBGHZ_CADStatusCallback>
    }
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Rx or Tx Timeout Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 8005f4c:	89fb      	ldrh	r3, [r7, #14]
 8005f4e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d002      	beq.n	8005f5c <HAL_SUBGHZ_IRQHandler+0xd4>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxTxTimeoutCallback(hsubghz);
#else
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 8005f56:	6878      	ldr	r0, [r7, #4]
 8005f58:	f005 fb04 	bl	800b564 <HAL_SUBGHZ_RxTxTimeoutCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Clear SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2);
 8005f5c:	f107 020c 	add.w	r2, r7, #12
 8005f60:	2302      	movs	r3, #2
 8005f62:	2102      	movs	r1, #2
 8005f64:	6878      	ldr	r0, [r7, #4]
 8005f66:	f7ff fe31 	bl	8005bcc <HAL_SUBGHZ_ExecSetCmd>
}
 8005f6a:	bf00      	nop
 8005f6c:	3710      	adds	r7, #16
 8005f6e:	46bd      	mov	sp, r7
 8005f70:	bd80      	pop	{r7, pc}
	...

08005f74 <SUBGHZSPI_Init>:
  * @brief  Initializes the SUBGHZSPI peripheral
  * @param  BaudratePrescaler SPI Baudrate prescaler
  * @retval None
  */
void SUBGHZSPI_Init(uint32_t BaudratePrescaler)
{
 8005f74:	b480      	push	{r7}
 8005f76:	b083      	sub	sp, #12
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8005f7c:	4b0c      	ldr	r3, [pc, #48]	@ (8005fb0 <SUBGHZSPI_Init+0x3c>)
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	4a0b      	ldr	r2, [pc, #44]	@ (8005fb0 <SUBGHZSPI_Init+0x3c>)
 8005f82:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005f86:	6013      	str	r3, [r2, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 8005f88:	4a09      	ldr	r2, [pc, #36]	@ (8005fb0 <SUBGHZSPI_Init+0x3c>)
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	f443 7341 	orr.w	r3, r3, #772	@ 0x304
 8005f90:	6013      	str	r3, [r2, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 8005f92:	4b07      	ldr	r3, [pc, #28]	@ (8005fb0 <SUBGHZSPI_Init+0x3c>)
 8005f94:	f44f 52b8 	mov.w	r2, #5888	@ 0x1700
 8005f98:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8005f9a:	4b05      	ldr	r3, [pc, #20]	@ (8005fb0 <SUBGHZSPI_Init+0x3c>)
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	4a04      	ldr	r2, [pc, #16]	@ (8005fb0 <SUBGHZSPI_Init+0x3c>)
 8005fa0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005fa4:	6013      	str	r3, [r2, #0]
}
 8005fa6:	bf00      	nop
 8005fa8:	370c      	adds	r7, #12
 8005faa:	46bd      	mov	sp, r7
 8005fac:	bc80      	pop	{r7}
 8005fae:	4770      	bx	lr
 8005fb0:	58010000 	.word	0x58010000

08005fb4 <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 8005fb4:	b480      	push	{r7}
 8005fb6:	b087      	sub	sp, #28
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
 8005fbc:	460b      	mov	r3, r1
 8005fbe:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8005fc0:	2300      	movs	r3, #0
 8005fc2:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8005fc4:	4b23      	ldr	r3, [pc, #140]	@ (8006054 <SUBGHZSPI_Transmit+0xa0>)
 8005fc6:	681a      	ldr	r2, [r3, #0]
 8005fc8:	4613      	mov	r3, r2
 8005fca:	00db      	lsls	r3, r3, #3
 8005fcc:	1a9b      	subs	r3, r3, r2
 8005fce:	009b      	lsls	r3, r3, #2
 8005fd0:	0cdb      	lsrs	r3, r3, #19
 8005fd2:	2264      	movs	r2, #100	@ 0x64
 8005fd4:	fb02 f303 	mul.w	r3, r2, r3
 8005fd8:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d105      	bne.n	8005fec <SUBGHZSPI_Transmit+0x38>
    {
      status = HAL_ERROR;
 8005fe0:	2301      	movs	r3, #1
 8005fe2:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2201      	movs	r2, #1
 8005fe8:	609a      	str	r2, [r3, #8]
      break;
 8005fea:	e008      	b.n	8005ffe <SUBGHZSPI_Transmit+0x4a>
    }
    count--;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	3b01      	subs	r3, #1
 8005ff0:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8005ff2:	4b19      	ldr	r3, [pc, #100]	@ (8006058 <SUBGHZSPI_Transmit+0xa4>)
 8005ff4:	689b      	ldr	r3, [r3, #8]
 8005ff6:	f003 0302 	and.w	r3, r3, #2
 8005ffa:	2b02      	cmp	r3, #2
 8005ffc:	d1ed      	bne.n	8005fda <SUBGHZSPI_Transmit+0x26>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8005ffe:	4b17      	ldr	r3, [pc, #92]	@ (800605c <SUBGHZSPI_Transmit+0xa8>)
 8006000:	613b      	str	r3, [r7, #16]
  *spidr = Data;
 8006002:	693b      	ldr	r3, [r7, #16]
 8006004:	78fa      	ldrb	r2, [r7, #3]
 8006006:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8006008:	4b12      	ldr	r3, [pc, #72]	@ (8006054 <SUBGHZSPI_Transmit+0xa0>)
 800600a:	681a      	ldr	r2, [r3, #0]
 800600c:	4613      	mov	r3, r2
 800600e:	00db      	lsls	r3, r3, #3
 8006010:	1a9b      	subs	r3, r3, r2
 8006012:	009b      	lsls	r3, r3, #2
 8006014:	0cdb      	lsrs	r3, r3, #19
 8006016:	2264      	movs	r2, #100	@ 0x64
 8006018:	fb02 f303 	mul.w	r3, r2, r3
 800601c:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	2b00      	cmp	r3, #0
 8006022:	d105      	bne.n	8006030 <SUBGHZSPI_Transmit+0x7c>
    {
      status = HAL_ERROR;
 8006024:	2301      	movs	r3, #1
 8006026:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2201      	movs	r2, #1
 800602c:	609a      	str	r2, [r3, #8]
      break;
 800602e:	e008      	b.n	8006042 <SUBGHZSPI_Transmit+0x8e>
    }
    count--;
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	3b01      	subs	r3, #1
 8006034:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8006036:	4b08      	ldr	r3, [pc, #32]	@ (8006058 <SUBGHZSPI_Transmit+0xa4>)
 8006038:	689b      	ldr	r3, [r3, #8]
 800603a:	f003 0301 	and.w	r3, r3, #1
 800603e:	2b01      	cmp	r3, #1
 8006040:	d1ed      	bne.n	800601e <SUBGHZSPI_Transmit+0x6a>

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 8006042:	4b05      	ldr	r3, [pc, #20]	@ (8006058 <SUBGHZSPI_Transmit+0xa4>)
 8006044:	68db      	ldr	r3, [r3, #12]

  return status;
 8006046:	7dfb      	ldrb	r3, [r7, #23]
}
 8006048:	4618      	mov	r0, r3
 800604a:	371c      	adds	r7, #28
 800604c:	46bd      	mov	sp, r7
 800604e:	bc80      	pop	{r7}
 8006050:	4770      	bx	lr
 8006052:	bf00      	nop
 8006054:	20000000 	.word	0x20000000
 8006058:	58010000 	.word	0x58010000
 800605c:	5801000c 	.word	0x5801000c

08006060 <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 8006060:	b480      	push	{r7}
 8006062:	b087      	sub	sp, #28
 8006064:	af00      	add	r7, sp, #0
 8006066:	6078      	str	r0, [r7, #4]
 8006068:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800606a:	2300      	movs	r3, #0
 800606c:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800606e:	4b25      	ldr	r3, [pc, #148]	@ (8006104 <SUBGHZSPI_Receive+0xa4>)
 8006070:	681a      	ldr	r2, [r3, #0]
 8006072:	4613      	mov	r3, r2
 8006074:	00db      	lsls	r3, r3, #3
 8006076:	1a9b      	subs	r3, r3, r2
 8006078:	009b      	lsls	r3, r3, #2
 800607a:	0cdb      	lsrs	r3, r3, #19
 800607c:	2264      	movs	r2, #100	@ 0x64
 800607e:	fb02 f303 	mul.w	r3, r2, r3
 8006082:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	2b00      	cmp	r3, #0
 8006088:	d105      	bne.n	8006096 <SUBGHZSPI_Receive+0x36>
    {
      status = HAL_ERROR;
 800608a:	2301      	movs	r3, #1
 800608c:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	2201      	movs	r2, #1
 8006092:	609a      	str	r2, [r3, #8]
      break;
 8006094:	e008      	b.n	80060a8 <SUBGHZSPI_Receive+0x48>
    }
    count--;
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	3b01      	subs	r3, #1
 800609a:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 800609c:	4b1a      	ldr	r3, [pc, #104]	@ (8006108 <SUBGHZSPI_Receive+0xa8>)
 800609e:	689b      	ldr	r3, [r3, #8]
 80060a0:	f003 0302 	and.w	r3, r3, #2
 80060a4:	2b02      	cmp	r3, #2
 80060a6:	d1ed      	bne.n	8006084 <SUBGHZSPI_Receive+0x24>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 80060a8:	4b18      	ldr	r3, [pc, #96]	@ (800610c <SUBGHZSPI_Receive+0xac>)
 80060aa:	613b      	str	r3, [r7, #16]
  *spidr = SUBGHZ_DUMMY_DATA;
 80060ac:	693b      	ldr	r3, [r7, #16]
 80060ae:	22ff      	movs	r2, #255	@ 0xff
 80060b0:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80060b2:	4b14      	ldr	r3, [pc, #80]	@ (8006104 <SUBGHZSPI_Receive+0xa4>)
 80060b4:	681a      	ldr	r2, [r3, #0]
 80060b6:	4613      	mov	r3, r2
 80060b8:	00db      	lsls	r3, r3, #3
 80060ba:	1a9b      	subs	r3, r3, r2
 80060bc:	009b      	lsls	r3, r3, #2
 80060be:	0cdb      	lsrs	r3, r3, #19
 80060c0:	2264      	movs	r2, #100	@ 0x64
 80060c2:	fb02 f303 	mul.w	r3, r2, r3
 80060c6:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d105      	bne.n	80060da <SUBGHZSPI_Receive+0x7a>
    {
      status = HAL_ERROR;
 80060ce:	2301      	movs	r3, #1
 80060d0:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	2201      	movs	r2, #1
 80060d6:	609a      	str	r2, [r3, #8]
      break;
 80060d8:	e008      	b.n	80060ec <SUBGHZSPI_Receive+0x8c>
    }
    count--;
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	3b01      	subs	r3, #1
 80060de:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 80060e0:	4b09      	ldr	r3, [pc, #36]	@ (8006108 <SUBGHZSPI_Receive+0xa8>)
 80060e2:	689b      	ldr	r3, [r3, #8]
 80060e4:	f003 0301 	and.w	r3, r3, #1
 80060e8:	2b01      	cmp	r3, #1
 80060ea:	d1ed      	bne.n	80060c8 <SUBGHZSPI_Receive+0x68>

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 80060ec:	4b06      	ldr	r3, [pc, #24]	@ (8006108 <SUBGHZSPI_Receive+0xa8>)
 80060ee:	68db      	ldr	r3, [r3, #12]
 80060f0:	b2da      	uxtb	r2, r3
 80060f2:	683b      	ldr	r3, [r7, #0]
 80060f4:	701a      	strb	r2, [r3, #0]

  return status;
 80060f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80060f8:	4618      	mov	r0, r3
 80060fa:	371c      	adds	r7, #28
 80060fc:	46bd      	mov	sp, r7
 80060fe:	bc80      	pop	{r7}
 8006100:	4770      	bx	lr
 8006102:	bf00      	nop
 8006104:	20000000 	.word	0x20000000
 8006108:	58010000 	.word	0x58010000
 800610c:	5801000c 	.word	0x5801000c

08006110 <SUBGHZ_CheckDeviceReady>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_CheckDeviceReady(SUBGHZ_HandleTypeDef *hsubghz)
{
 8006110:	b580      	push	{r7, lr}
 8006112:	b084      	sub	sp, #16
 8006114:	af00      	add	r7, sp, #0
 8006116:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Wakeup radio in case of sleep mode: Select-Unselect radio */
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	791b      	ldrb	r3, [r3, #4]
 800611c:	2b01      	cmp	r3, #1
 800611e:	d111      	bne.n	8006144 <SUBGHZ_CheckDeviceReady+0x34>
  {
    /* Initialize NSS switch Delay */
    count  = SUBGHZ_NSS_LOOP_TIME;
 8006120:	4b0c      	ldr	r3, [pc, #48]	@ (8006154 <SUBGHZ_CheckDeviceReady+0x44>)
 8006122:	681a      	ldr	r2, [r3, #0]
 8006124:	4613      	mov	r3, r2
 8006126:	005b      	lsls	r3, r3, #1
 8006128:	4413      	add	r3, r2
 800612a:	00db      	lsls	r3, r3, #3
 800612c:	0c1b      	lsrs	r3, r3, #16
 800612e:	60fb      	str	r3, [r7, #12]

    /* NSS = 0; */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8006130:	f7ff fbb8 	bl	80058a4 <LL_PWR_SelectSUBGHZSPI_NSS>

    /* Wait Radio wakeup */
    do
    {
      count--;
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	3b01      	subs	r3, #1
 8006138:	60fb      	str	r3, [r7, #12]
    } while (count != 0UL);
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	2b00      	cmp	r3, #0
 800613e:	d1f9      	bne.n	8006134 <SUBGHZ_CheckDeviceReady+0x24>

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8006140:	f7ff fba0 	bl	8005884 <LL_PWR_UnselectSUBGHZSPI_NSS>
  }
  return (SUBGHZ_WaitOnBusy(hsubghz));
 8006144:	6878      	ldr	r0, [r7, #4]
 8006146:	f000 f807 	bl	8006158 <SUBGHZ_WaitOnBusy>
 800614a:	4603      	mov	r3, r0
}
 800614c:	4618      	mov	r0, r3
 800614e:	3710      	adds	r7, #16
 8006150:	46bd      	mov	sp, r7
 8006152:	bd80      	pop	{r7, pc}
 8006154:	20000000 	.word	0x20000000

08006158 <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 8006158:	b580      	push	{r7, lr}
 800615a:	b086      	sub	sp, #24
 800615c:	af00      	add	r7, sp, #0
 800615e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
 8006160:	2300      	movs	r3, #0
 8006162:	75fb      	strb	r3, [r7, #23]
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 8006164:	4b12      	ldr	r3, [pc, #72]	@ (80061b0 <SUBGHZ_WaitOnBusy+0x58>)
 8006166:	681a      	ldr	r2, [r3, #0]
 8006168:	4613      	mov	r3, r2
 800616a:	005b      	lsls	r3, r3, #1
 800616c:	4413      	add	r3, r2
 800616e:	00db      	lsls	r3, r3, #3
 8006170:	0d1b      	lsrs	r3, r3, #20
 8006172:	2264      	movs	r2, #100	@ 0x64
 8006174:	fb02 f303 	mul.w	r3, r2, r3
 8006178:	60fb      	str	r3, [r7, #12]

  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();
 800617a:	f7ff fbc1 	bl	8005900 <LL_PWR_IsActiveFlag_RFBUSYMS>
 800617e:	6138      	str	r0, [r7, #16]

    if (count == 0U)
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	2b00      	cmp	r3, #0
 8006184:	d105      	bne.n	8006192 <SUBGHZ_WaitOnBusy+0x3a>
    {
      status  = HAL_ERROR;
 8006186:	2301      	movs	r3, #1
 8006188:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	2202      	movs	r2, #2
 800618e:	609a      	str	r2, [r3, #8]
      break;
 8006190:	e009      	b.n	80061a6 <SUBGHZ_WaitOnBusy+0x4e>
    }
    count--;
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	3b01      	subs	r3, #1
 8006196:	60fb      	str	r3, [r7, #12]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 8006198:	f7ff fba0 	bl	80058dc <LL_PWR_IsActiveFlag_RFBUSYS>
 800619c:	4602      	mov	r2, r0
 800619e:	693b      	ldr	r3, [r7, #16]
 80061a0:	4013      	ands	r3, r2
 80061a2:	2b01      	cmp	r3, #1
 80061a4:	d0e9      	beq.n	800617a <SUBGHZ_WaitOnBusy+0x22>

  return status;
 80061a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80061a8:	4618      	mov	r0, r3
 80061aa:	3718      	adds	r7, #24
 80061ac:	46bd      	mov	sp, r7
 80061ae:	bd80      	pop	{r7, pc}
 80061b0:	20000000 	.word	0x20000000

080061b4 <LL_RCC_GetUSARTClockSource>:
{
 80061b4:	b480      	push	{r7}
 80061b6:	b083      	sub	sp, #12
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 80061bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80061c0:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	401a      	ands	r2, r3
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	041b      	lsls	r3, r3, #16
 80061cc:	4313      	orrs	r3, r2
}
 80061ce:	4618      	mov	r0, r3
 80061d0:	370c      	adds	r7, #12
 80061d2:	46bd      	mov	sp, r7
 80061d4:	bc80      	pop	{r7}
 80061d6:	4770      	bx	lr

080061d8 <LL_RCC_GetLPUARTClockSource>:
{
 80061d8:	b480      	push	{r7}
 80061da:	b083      	sub	sp, #12
 80061dc:	af00      	add	r7, sp, #0
 80061de:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 80061e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80061e4:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	4013      	ands	r3, r2
}
 80061ec:	4618      	mov	r0, r3
 80061ee:	370c      	adds	r7, #12
 80061f0:	46bd      	mov	sp, r7
 80061f2:	bc80      	pop	{r7}
 80061f4:	4770      	bx	lr

080061f6 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80061f6:	b580      	push	{r7, lr}
 80061f8:	b082      	sub	sp, #8
 80061fa:	af00      	add	r7, sp, #0
 80061fc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	2b00      	cmp	r3, #0
 8006202:	d101      	bne.n	8006208 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006204:	2301      	movs	r3, #1
 8006206:	e042      	b.n	800628e <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800620e:	2b00      	cmp	r3, #0
 8006210:	d106      	bne.n	8006220 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	2200      	movs	r2, #0
 8006216:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800621a:	6878      	ldr	r0, [r7, #4]
 800621c:	f7fb fafc 	bl	8001818 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	2224      	movs	r2, #36	@ 0x24
 8006224:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  __HAL_UART_DISABLE(huart);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	681a      	ldr	r2, [r3, #0]
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f022 0201 	bic.w	r2, r2, #1
 8006236:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006238:	6878      	ldr	r0, [r7, #4]
 800623a:	f000 fc4b 	bl	8006ad4 <UART_SetConfig>
 800623e:	4603      	mov	r3, r0
 8006240:	2b01      	cmp	r3, #1
 8006242:	d101      	bne.n	8006248 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8006244:	2301      	movs	r3, #1
 8006246:	e022      	b.n	800628e <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800624c:	2b00      	cmp	r3, #0
 800624e:	d002      	beq.n	8006256 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8006250:	6878      	ldr	r0, [r7, #4]
 8006252:	f000 feb3 	bl	8006fbc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	685a      	ldr	r2, [r3, #4]
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006264:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	689a      	ldr	r2, [r3, #8]
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006274:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	681a      	ldr	r2, [r3, #0]
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	f042 0201 	orr.w	r2, r2, #1
 8006284:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006286:	6878      	ldr	r0, [r7, #4]
 8006288:	f000 ff39 	bl	80070fe <UART_CheckIdleState>
 800628c:	4603      	mov	r3, r0
}
 800628e:	4618      	mov	r0, r3
 8006290:	3708      	adds	r7, #8
 8006292:	46bd      	mov	sp, r7
 8006294:	bd80      	pop	{r7, pc}
	...

08006298 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006298:	b580      	push	{r7, lr}
 800629a:	b08a      	sub	sp, #40	@ 0x28
 800629c:	af00      	add	r7, sp, #0
 800629e:	60f8      	str	r0, [r7, #12]
 80062a0:	60b9      	str	r1, [r7, #8]
 80062a2:	4613      	mov	r3, r2
 80062a4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062ac:	2b20      	cmp	r3, #32
 80062ae:	d142      	bne.n	8006336 <HAL_UART_Receive_IT+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 80062b0:	68bb      	ldr	r3, [r7, #8]
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d002      	beq.n	80062bc <HAL_UART_Receive_IT+0x24>
 80062b6:	88fb      	ldrh	r3, [r7, #6]
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d101      	bne.n	80062c0 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80062bc:	2301      	movs	r3, #1
 80062be:	e03b      	b.n	8006338 <HAL_UART_Receive_IT+0xa0>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80062c6:	2b01      	cmp	r3, #1
 80062c8:	d101      	bne.n	80062ce <HAL_UART_Receive_IT+0x36>
 80062ca:	2302      	movs	r3, #2
 80062cc:	e034      	b.n	8006338 <HAL_UART_Receive_IT+0xa0>
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	2201      	movs	r2, #1
 80062d2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	2200      	movs	r2, #0
 80062da:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	4a17      	ldr	r2, [pc, #92]	@ (8006340 <HAL_UART_Receive_IT+0xa8>)
 80062e2:	4293      	cmp	r3, r2
 80062e4:	d01f      	beq.n	8006326 <HAL_UART_Receive_IT+0x8e>
    {
      /* Check that USART RTOEN bit is set */
      if(READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	685b      	ldr	r3, [r3, #4]
 80062ec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d018      	beq.n	8006326 <HAL_UART_Receive_IT+0x8e>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062fa:	697b      	ldr	r3, [r7, #20]
 80062fc:	e853 3f00 	ldrex	r3, [r3]
 8006300:	613b      	str	r3, [r7, #16]
   return(result);
 8006302:	693b      	ldr	r3, [r7, #16]
 8006304:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006308:	627b      	str	r3, [r7, #36]	@ 0x24
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	461a      	mov	r2, r3
 8006310:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006312:	623b      	str	r3, [r7, #32]
 8006314:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006316:	69f9      	ldr	r1, [r7, #28]
 8006318:	6a3a      	ldr	r2, [r7, #32]
 800631a:	e841 2300 	strex	r3, r2, [r1]
 800631e:	61bb      	str	r3, [r7, #24]
   return(result);
 8006320:	69bb      	ldr	r3, [r7, #24]
 8006322:	2b00      	cmp	r3, #0
 8006324:	d1e6      	bne.n	80062f4 <HAL_UART_Receive_IT+0x5c>
      }
    }

    return(UART_Start_Receive_IT(huart, pData, Size));
 8006326:	88fb      	ldrh	r3, [r7, #6]
 8006328:	461a      	mov	r2, r3
 800632a:	68b9      	ldr	r1, [r7, #8]
 800632c:	68f8      	ldr	r0, [r7, #12]
 800632e:	f000 fff9 	bl	8007324 <UART_Start_Receive_IT>
 8006332:	4603      	mov	r3, r0
 8006334:	e000      	b.n	8006338 <HAL_UART_Receive_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8006336:	2302      	movs	r3, #2
  }
}
 8006338:	4618      	mov	r0, r3
 800633a:	3728      	adds	r7, #40	@ 0x28
 800633c:	46bd      	mov	sp, r7
 800633e:	bd80      	pop	{r7, pc}
 8006340:	40008000 	.word	0x40008000

08006344 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006344:	b580      	push	{r7, lr}
 8006346:	b08a      	sub	sp, #40	@ 0x28
 8006348:	af00      	add	r7, sp, #0
 800634a:	60f8      	str	r0, [r7, #12]
 800634c:	60b9      	str	r1, [r7, #8]
 800634e:	4613      	mov	r3, r2
 8006350:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006358:	2b20      	cmp	r3, #32
 800635a:	d17a      	bne.n	8006452 <HAL_UART_Transmit_DMA+0x10e>
  {
    if ((pData == NULL) || (Size == 0U))
 800635c:	68bb      	ldr	r3, [r7, #8]
 800635e:	2b00      	cmp	r3, #0
 8006360:	d002      	beq.n	8006368 <HAL_UART_Transmit_DMA+0x24>
 8006362:	88fb      	ldrh	r3, [r7, #6]
 8006364:	2b00      	cmp	r3, #0
 8006366:	d101      	bne.n	800636c <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8006368:	2301      	movs	r3, #1
 800636a:	e073      	b.n	8006454 <HAL_UART_Transmit_DMA+0x110>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8006372:	2b01      	cmp	r3, #1
 8006374:	d101      	bne.n	800637a <HAL_UART_Transmit_DMA+0x36>
 8006376:	2302      	movs	r3, #2
 8006378:	e06c      	b.n	8006454 <HAL_UART_Transmit_DMA+0x110>
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	2201      	movs	r2, #1
 800637e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    huart->pTxBuffPtr  = pData;
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	68ba      	ldr	r2, [r7, #8]
 8006386:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	88fa      	ldrh	r2, [r7, #6]
 800638c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	88fa      	ldrh	r2, [r7, #6]
 8006394:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	2200      	movs	r2, #0
 800639c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	2221      	movs	r2, #33	@ 0x21
 80063a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    if (huart->hdmatx != NULL)
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d02c      	beq.n	800640a <HAL_UART_Transmit_DMA+0xc6>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80063b4:	4a29      	ldr	r2, [pc, #164]	@ (800645c <HAL_UART_Transmit_DMA+0x118>)
 80063b6:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80063bc:	4a28      	ldr	r2, [pc, #160]	@ (8006460 <HAL_UART_Transmit_DMA+0x11c>)
 80063be:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80063c4:	4a27      	ldr	r2, [pc, #156]	@ (8006464 <HAL_UART_Transmit_DMA+0x120>)
 80063c6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80063cc:	2200      	movs	r2, #0
 80063ce:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	6f98      	ldr	r0, [r3, #120]	@ 0x78
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80063d8:	4619      	mov	r1, r3
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	3328      	adds	r3, #40	@ 0x28
 80063e0:	461a      	mov	r2, r3
 80063e2:	88fb      	ldrh	r3, [r7, #6]
 80063e4:	f7fb ff92 	bl	800230c <HAL_DMA_Start_IT>
 80063e8:	4603      	mov	r3, r0
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d00d      	beq.n	800640a <HAL_UART_Transmit_DMA+0xc6>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	2210      	movs	r2, #16
 80063f2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        __HAL_UNLOCK(huart);
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	2200      	movs	r2, #0
 80063fa:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	2220      	movs	r2, #32
 8006402:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        return HAL_ERROR;
 8006406:	2301      	movs	r3, #1
 8006408:	e024      	b.n	8006454 <HAL_UART_Transmit_DMA+0x110>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	2240      	movs	r2, #64	@ 0x40
 8006410:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	2200      	movs	r2, #0
 8006416:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	3308      	adds	r3, #8
 8006420:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006422:	697b      	ldr	r3, [r7, #20]
 8006424:	e853 3f00 	ldrex	r3, [r3]
 8006428:	613b      	str	r3, [r7, #16]
   return(result);
 800642a:	693b      	ldr	r3, [r7, #16]
 800642c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006430:	627b      	str	r3, [r7, #36]	@ 0x24
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	3308      	adds	r3, #8
 8006438:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800643a:	623a      	str	r2, [r7, #32]
 800643c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800643e:	69f9      	ldr	r1, [r7, #28]
 8006440:	6a3a      	ldr	r2, [r7, #32]
 8006442:	e841 2300 	strex	r3, r2, [r1]
 8006446:	61bb      	str	r3, [r7, #24]
   return(result);
 8006448:	69bb      	ldr	r3, [r7, #24]
 800644a:	2b00      	cmp	r3, #0
 800644c:	d1e5      	bne.n	800641a <HAL_UART_Transmit_DMA+0xd6>

    return HAL_OK;
 800644e:	2300      	movs	r3, #0
 8006450:	e000      	b.n	8006454 <HAL_UART_Transmit_DMA+0x110>
  }
  else
  {
    return HAL_BUSY;
 8006452:	2302      	movs	r3, #2
  }
}
 8006454:	4618      	mov	r0, r3
 8006456:	3728      	adds	r7, #40	@ 0x28
 8006458:	46bd      	mov	sp, r7
 800645a:	bd80      	pop	{r7, pc}
 800645c:	080076bf 	.word	0x080076bf
 8006460:	08007759 	.word	0x08007759
 8006464:	08007775 	.word	0x08007775

08006468 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006468:	b580      	push	{r7, lr}
 800646a:	b0ba      	sub	sp, #232	@ 0xe8
 800646c:	af00      	add	r7, sp, #0
 800646e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	69db      	ldr	r3, [r3, #28]
 8006476:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	689b      	ldr	r3, [r3, #8]
 800648a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800648e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8006492:	f640 030f 	movw	r3, #2063	@ 0x80f
 8006496:	4013      	ands	r3, r2
 8006498:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800649c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d11b      	bne.n	80064dc <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80064a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80064a8:	f003 0320 	and.w	r3, r3, #32
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d015      	beq.n	80064dc <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80064b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80064b4:	f003 0320 	and.w	r3, r3, #32
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d105      	bne.n	80064c8 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80064bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80064c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d009      	beq.n	80064dc <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	f000 82d6 	beq.w	8006a7e <HAL_UART_IRQHandler+0x616>
      {
        huart->RxISR(huart);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064d6:	6878      	ldr	r0, [r7, #4]
 80064d8:	4798      	blx	r3
      }
      return;
 80064da:	e2d0      	b.n	8006a7e <HAL_UART_IRQHandler+0x616>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80064dc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	f000 811f 	beq.w	8006724 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80064e6:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80064ea:	4b8b      	ldr	r3, [pc, #556]	@ (8006718 <HAL_UART_IRQHandler+0x2b0>)
 80064ec:	4013      	ands	r3, r2
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d106      	bne.n	8006500 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80064f2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80064f6:	4b89      	ldr	r3, [pc, #548]	@ (800671c <HAL_UART_IRQHandler+0x2b4>)
 80064f8:	4013      	ands	r3, r2
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	f000 8112 	beq.w	8006724 <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006500:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006504:	f003 0301 	and.w	r3, r3, #1
 8006508:	2b00      	cmp	r3, #0
 800650a:	d011      	beq.n	8006530 <HAL_UART_IRQHandler+0xc8>
 800650c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006510:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006514:	2b00      	cmp	r3, #0
 8006516:	d00b      	beq.n	8006530 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	2201      	movs	r2, #1
 800651e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006526:	f043 0201 	orr.w	r2, r3, #1
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006530:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006534:	f003 0302 	and.w	r3, r3, #2
 8006538:	2b00      	cmp	r3, #0
 800653a:	d011      	beq.n	8006560 <HAL_UART_IRQHandler+0xf8>
 800653c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006540:	f003 0301 	and.w	r3, r3, #1
 8006544:	2b00      	cmp	r3, #0
 8006546:	d00b      	beq.n	8006560 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	2202      	movs	r2, #2
 800654e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006556:	f043 0204 	orr.w	r2, r3, #4
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006560:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006564:	f003 0304 	and.w	r3, r3, #4
 8006568:	2b00      	cmp	r3, #0
 800656a:	d011      	beq.n	8006590 <HAL_UART_IRQHandler+0x128>
 800656c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006570:	f003 0301 	and.w	r3, r3, #1
 8006574:	2b00      	cmp	r3, #0
 8006576:	d00b      	beq.n	8006590 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	2204      	movs	r2, #4
 800657e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006586:	f043 0202 	orr.w	r2, r3, #2
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006590:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006594:	f003 0308 	and.w	r3, r3, #8
 8006598:	2b00      	cmp	r3, #0
 800659a:	d017      	beq.n	80065cc <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800659c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80065a0:	f003 0320 	and.w	r3, r3, #32
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d105      	bne.n	80065b4 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80065a8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80065ac:	4b5a      	ldr	r3, [pc, #360]	@ (8006718 <HAL_UART_IRQHandler+0x2b0>)
 80065ae:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d00b      	beq.n	80065cc <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	2208      	movs	r2, #8
 80065ba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80065c2:	f043 0208 	orr.w	r2, r3, #8
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80065cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80065d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d012      	beq.n	80065fe <HAL_UART_IRQHandler+0x196>
 80065d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80065dc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d00c      	beq.n	80065fe <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80065ec:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80065f4:	f043 0220 	orr.w	r2, r3, #32
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006604:	2b00      	cmp	r3, #0
 8006606:	f000 823c 	beq.w	8006a82 <HAL_UART_IRQHandler+0x61a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800660a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800660e:	f003 0320 	and.w	r3, r3, #32
 8006612:	2b00      	cmp	r3, #0
 8006614:	d013      	beq.n	800663e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006616:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800661a:	f003 0320 	and.w	r3, r3, #32
 800661e:	2b00      	cmp	r3, #0
 8006620:	d105      	bne.n	800662e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006622:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006626:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800662a:	2b00      	cmp	r3, #0
 800662c:	d007      	beq.n	800663e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006632:	2b00      	cmp	r3, #0
 8006634:	d003      	beq.n	800663e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800663a:	6878      	ldr	r0, [r7, #4]
 800663c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006644:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	689b      	ldr	r3, [r3, #8]
 800664e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006652:	2b40      	cmp	r3, #64	@ 0x40
 8006654:	d005      	beq.n	8006662 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006656:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800665a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800665e:	2b00      	cmp	r3, #0
 8006660:	d04f      	beq.n	8006702 <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006662:	6878      	ldr	r0, [r7, #4]
 8006664:	f000 ffc6 	bl	80075f4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	689b      	ldr	r3, [r3, #8]
 800666e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006672:	2b40      	cmp	r3, #64	@ 0x40
 8006674:	d141      	bne.n	80066fa <HAL_UART_IRQHandler+0x292>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	3308      	adds	r3, #8
 800667c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006680:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006684:	e853 3f00 	ldrex	r3, [r3]
 8006688:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800668c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006690:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006694:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	3308      	adds	r3, #8
 800669e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80066a2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80066a6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066aa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80066ae:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80066b2:	e841 2300 	strex	r3, r2, [r1]
 80066b6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80066ba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d1d9      	bne.n	8006676 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d013      	beq.n	80066f2 <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80066ce:	4a14      	ldr	r2, [pc, #80]	@ (8006720 <HAL_UART_IRQHandler+0x2b8>)
 80066d0:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80066d6:	4618      	mov	r0, r3
 80066d8:	f7fb fef4 	bl	80024c4 <HAL_DMA_Abort_IT>
 80066dc:	4603      	mov	r3, r0
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d017      	beq.n	8006712 <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80066e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066e8:	687a      	ldr	r2, [r7, #4]
 80066ea:	6fd2      	ldr	r2, [r2, #124]	@ 0x7c
 80066ec:	4610      	mov	r0, r2
 80066ee:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066f0:	e00f      	b.n	8006712 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80066f2:	6878      	ldr	r0, [r7, #4]
 80066f4:	f000 f9d9 	bl	8006aaa <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066f8:	e00b      	b.n	8006712 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80066fa:	6878      	ldr	r0, [r7, #4]
 80066fc:	f000 f9d5 	bl	8006aaa <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006700:	e007      	b.n	8006712 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006702:	6878      	ldr	r0, [r7, #4]
 8006704:	f000 f9d1 	bl	8006aaa <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	2200      	movs	r2, #0
 800670c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      }
    }
    return;
 8006710:	e1b7      	b.n	8006a82 <HAL_UART_IRQHandler+0x61a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006712:	bf00      	nop
    return;
 8006714:	e1b5      	b.n	8006a82 <HAL_UART_IRQHandler+0x61a>
 8006716:	bf00      	nop
 8006718:	10000001 	.word	0x10000001
 800671c:	04000120 	.word	0x04000120
 8006720:	080077f5 	.word	0x080077f5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006728:	2b01      	cmp	r3, #1
 800672a:	f040 814a 	bne.w	80069c2 <HAL_UART_IRQHandler+0x55a>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 800672e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006732:	f003 0310 	and.w	r3, r3, #16
 8006736:	2b00      	cmp	r3, #0
 8006738:	f000 8143 	beq.w	80069c2 <HAL_UART_IRQHandler+0x55a>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 800673c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006740:	f003 0310 	and.w	r3, r3, #16
 8006744:	2b00      	cmp	r3, #0
 8006746:	f000 813c 	beq.w	80069c2 <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	2210      	movs	r2, #16
 8006750:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	689b      	ldr	r3, [r3, #8]
 8006758:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800675c:	2b40      	cmp	r3, #64	@ 0x40
 800675e:	f040 80b5 	bne.w	80068cc <HAL_UART_IRQHandler+0x464>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	685b      	ldr	r3, [r3, #4]
 800676a:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if (  (nb_remaining_rx_data > 0U)
 800676e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006772:	2b00      	cmp	r3, #0
 8006774:	f000 8187 	beq.w	8006a86 <HAL_UART_IRQHandler+0x61e>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800677e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006782:	429a      	cmp	r2, r3
 8006784:	f080 817f 	bcs.w	8006a86 <HAL_UART_IRQHandler+0x61e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800678e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	f003 0320 	and.w	r3, r3, #32
 800679e:	2b00      	cmp	r3, #0
 80067a0:	f040 8086 	bne.w	80068b0 <HAL_UART_IRQHandler+0x448>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067ac:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80067b0:	e853 3f00 	ldrex	r3, [r3]
 80067b4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80067b8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80067bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80067c0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	461a      	mov	r2, r3
 80067ca:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80067ce:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80067d2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067d6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80067da:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80067de:	e841 2300 	strex	r3, r2, [r1]
 80067e2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80067e6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d1da      	bne.n	80067a4 <HAL_UART_IRQHandler+0x33c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	3308      	adds	r3, #8
 80067f4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067f6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80067f8:	e853 3f00 	ldrex	r3, [r3]
 80067fc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80067fe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006800:	f023 0301 	bic.w	r3, r3, #1
 8006804:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	3308      	adds	r3, #8
 800680e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006812:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006816:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006818:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800681a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800681e:	e841 2300 	strex	r3, r2, [r1]
 8006822:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006824:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006826:	2b00      	cmp	r3, #0
 8006828:	d1e1      	bne.n	80067ee <HAL_UART_IRQHandler+0x386>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	3308      	adds	r3, #8
 8006830:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006832:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006834:	e853 3f00 	ldrex	r3, [r3]
 8006838:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800683a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800683c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006840:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	3308      	adds	r3, #8
 800684a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800684e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006850:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006852:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006854:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006856:	e841 2300 	strex	r3, r2, [r1]
 800685a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800685c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800685e:	2b00      	cmp	r3, #0
 8006860:	d1e3      	bne.n	800682a <HAL_UART_IRQHandler+0x3c2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	2220      	movs	r2, #32
 8006866:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	2200      	movs	r2, #0
 800686e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006876:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006878:	e853 3f00 	ldrex	r3, [r3]
 800687c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800687e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006880:	f023 0310 	bic.w	r3, r3, #16
 8006884:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	461a      	mov	r2, r3
 800688e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006892:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006894:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006896:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006898:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800689a:	e841 2300 	strex	r3, r2, [r1]
 800689e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80068a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d1e4      	bne.n	8006870 <HAL_UART_IRQHandler+0x408>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80068aa:	4618      	mov	r0, r3
 80068ac:	f7fb fdac 	bl	8002408 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80068bc:	b29b      	uxth	r3, r3
 80068be:	1ad3      	subs	r3, r2, r3
 80068c0:	b29b      	uxth	r3, r3
 80068c2:	4619      	mov	r1, r3
 80068c4:	6878      	ldr	r0, [r7, #4]
 80068c6:	f000 f8f9 	bl	8006abc <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80068ca:	e0dc      	b.n	8006a86 <HAL_UART_IRQHandler+0x61e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80068d8:	b29b      	uxth	r3, r3
 80068da:	1ad3      	subs	r3, r2, r3
 80068dc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if (  (huart->RxXferCount > 0U)
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80068e6:	b29b      	uxth	r3, r3
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	f000 80ce 	beq.w	8006a8a <HAL_UART_IRQHandler+0x622>
          &&(nb_rx_data > 0U) )
 80068ee:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	f000 80c9 	beq.w	8006a8a <HAL_UART_IRQHandler+0x622>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006900:	e853 3f00 	ldrex	r3, [r3]
 8006904:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006906:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006908:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800690c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	461a      	mov	r2, r3
 8006916:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800691a:	647b      	str	r3, [r7, #68]	@ 0x44
 800691c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800691e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006920:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006922:	e841 2300 	strex	r3, r2, [r1]
 8006926:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006928:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800692a:	2b00      	cmp	r3, #0
 800692c:	d1e4      	bne.n	80068f8 <HAL_UART_IRQHandler+0x490>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	3308      	adds	r3, #8
 8006934:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006938:	e853 3f00 	ldrex	r3, [r3]
 800693c:	623b      	str	r3, [r7, #32]
   return(result);
 800693e:	6a3b      	ldr	r3, [r7, #32]
 8006940:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006944:	f023 0301 	bic.w	r3, r3, #1
 8006948:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	3308      	adds	r3, #8
 8006952:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006956:	633a      	str	r2, [r7, #48]	@ 0x30
 8006958:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800695a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800695c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800695e:	e841 2300 	strex	r3, r2, [r1]
 8006962:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006964:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006966:	2b00      	cmp	r3, #0
 8006968:	d1e1      	bne.n	800692e <HAL_UART_IRQHandler+0x4c6>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	2220      	movs	r2, #32
 800696e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	2200      	movs	r2, #0
 8006976:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	2200      	movs	r2, #0
 800697c:	671a      	str	r2, [r3, #112]	@ 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006984:	693b      	ldr	r3, [r7, #16]
 8006986:	e853 3f00 	ldrex	r3, [r3]
 800698a:	60fb      	str	r3, [r7, #12]
   return(result);
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	f023 0310 	bic.w	r3, r3, #16
 8006992:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	461a      	mov	r2, r3
 800699c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80069a0:	61fb      	str	r3, [r7, #28]
 80069a2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069a4:	69b9      	ldr	r1, [r7, #24]
 80069a6:	69fa      	ldr	r2, [r7, #28]
 80069a8:	e841 2300 	strex	r3, r2, [r1]
 80069ac:	617b      	str	r3, [r7, #20]
   return(result);
 80069ae:	697b      	ldr	r3, [r7, #20]
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d1e4      	bne.n	800697e <HAL_UART_IRQHandler+0x516>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80069b4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80069b8:	4619      	mov	r1, r3
 80069ba:	6878      	ldr	r0, [r7, #4]
 80069bc:	f000 f87e 	bl	8006abc <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80069c0:	e063      	b.n	8006a8a <HAL_UART_IRQHandler+0x622>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80069c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80069c6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d00e      	beq.n	80069ec <HAL_UART_IRQHandler+0x584>
 80069ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80069d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d008      	beq.n	80069ec <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80069e2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80069e4:	6878      	ldr	r0, [r7, #4]
 80069e6:	f001 fba3 	bl	8008130 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80069ea:	e051      	b.n	8006a90 <HAL_UART_IRQHandler+0x628>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80069ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80069f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d014      	beq.n	8006a22 <HAL_UART_IRQHandler+0x5ba>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80069f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80069fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d105      	bne.n	8006a10 <HAL_UART_IRQHandler+0x5a8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8006a04:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006a08:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d008      	beq.n	8006a22 <HAL_UART_IRQHandler+0x5ba>
  {
    if (huart->TxISR != NULL)
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d03a      	beq.n	8006a8e <HAL_UART_IRQHandler+0x626>
    {
      huart->TxISR(huart);
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a1c:	6878      	ldr	r0, [r7, #4]
 8006a1e:	4798      	blx	r3
    }
    return;
 8006a20:	e035      	b.n	8006a8e <HAL_UART_IRQHandler+0x626>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006a22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d009      	beq.n	8006a42 <HAL_UART_IRQHandler+0x5da>
 8006a2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d003      	beq.n	8006a42 <HAL_UART_IRQHandler+0x5da>
  {
    UART_EndTransmit_IT(huart);
 8006a3a:	6878      	ldr	r0, [r7, #4]
 8006a3c:	f000 fef0 	bl	8007820 <UART_EndTransmit_IT>
    return;
 8006a40:	e026      	b.n	8006a90 <HAL_UART_IRQHandler+0x628>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8006a42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a46:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d009      	beq.n	8006a62 <HAL_UART_IRQHandler+0x5fa>
 8006a4e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a52:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d003      	beq.n	8006a62 <HAL_UART_IRQHandler+0x5fa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8006a5a:	6878      	ldr	r0, [r7, #4]
 8006a5c:	f001 fb7a 	bl	8008154 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006a60:	e016      	b.n	8006a90 <HAL_UART_IRQHandler+0x628>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8006a62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a66:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d010      	beq.n	8006a90 <HAL_UART_IRQHandler+0x628>
 8006a6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	da0c      	bge.n	8006a90 <HAL_UART_IRQHandler+0x628>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8006a76:	6878      	ldr	r0, [r7, #4]
 8006a78:	f001 fb63 	bl	8008142 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006a7c:	e008      	b.n	8006a90 <HAL_UART_IRQHandler+0x628>
      return;
 8006a7e:	bf00      	nop
 8006a80:	e006      	b.n	8006a90 <HAL_UART_IRQHandler+0x628>
    return;
 8006a82:	bf00      	nop
 8006a84:	e004      	b.n	8006a90 <HAL_UART_IRQHandler+0x628>
      return;
 8006a86:	bf00      	nop
 8006a88:	e002      	b.n	8006a90 <HAL_UART_IRQHandler+0x628>
      return;
 8006a8a:	bf00      	nop
 8006a8c:	e000      	b.n	8006a90 <HAL_UART_IRQHandler+0x628>
    return;
 8006a8e:	bf00      	nop
  }
}
 8006a90:	37e8      	adds	r7, #232	@ 0xe8
 8006a92:	46bd      	mov	sp, r7
 8006a94:	bd80      	pop	{r7, pc}
 8006a96:	bf00      	nop

08006a98 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006a98:	b480      	push	{r7}
 8006a9a:	b083      	sub	sp, #12
 8006a9c:	af00      	add	r7, sp, #0
 8006a9e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8006aa0:	bf00      	nop
 8006aa2:	370c      	adds	r7, #12
 8006aa4:	46bd      	mov	sp, r7
 8006aa6:	bc80      	pop	{r7}
 8006aa8:	4770      	bx	lr

08006aaa <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006aaa:	b480      	push	{r7}
 8006aac:	b083      	sub	sp, #12
 8006aae:	af00      	add	r7, sp, #0
 8006ab0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006ab2:	bf00      	nop
 8006ab4:	370c      	adds	r7, #12
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	bc80      	pop	{r7}
 8006aba:	4770      	bx	lr

08006abc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006abc:	b480      	push	{r7}
 8006abe:	b083      	sub	sp, #12
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	6078      	str	r0, [r7, #4]
 8006ac4:	460b      	mov	r3, r1
 8006ac6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006ac8:	bf00      	nop
 8006aca:	370c      	adds	r7, #12
 8006acc:	46bd      	mov	sp, r7
 8006ace:	bc80      	pop	{r7}
 8006ad0:	4770      	bx	lr
	...

08006ad4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006ad4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006ad8:	b08c      	sub	sp, #48	@ 0x30
 8006ada:	af00      	add	r7, sp, #0
 8006adc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006ade:	2300      	movs	r3, #0
 8006ae0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006ae4:	697b      	ldr	r3, [r7, #20]
 8006ae6:	689a      	ldr	r2, [r3, #8]
 8006ae8:	697b      	ldr	r3, [r7, #20]
 8006aea:	691b      	ldr	r3, [r3, #16]
 8006aec:	431a      	orrs	r2, r3
 8006aee:	697b      	ldr	r3, [r7, #20]
 8006af0:	695b      	ldr	r3, [r3, #20]
 8006af2:	431a      	orrs	r2, r3
 8006af4:	697b      	ldr	r3, [r7, #20]
 8006af6:	69db      	ldr	r3, [r3, #28]
 8006af8:	4313      	orrs	r3, r2
 8006afa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006afc:	697b      	ldr	r3, [r7, #20]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	681a      	ldr	r2, [r3, #0]
 8006b02:	4b94      	ldr	r3, [pc, #592]	@ (8006d54 <UART_SetConfig+0x280>)
 8006b04:	4013      	ands	r3, r2
 8006b06:	697a      	ldr	r2, [r7, #20]
 8006b08:	6812      	ldr	r2, [r2, #0]
 8006b0a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006b0c:	430b      	orrs	r3, r1
 8006b0e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006b10:	697b      	ldr	r3, [r7, #20]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	685b      	ldr	r3, [r3, #4]
 8006b16:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006b1a:	697b      	ldr	r3, [r7, #20]
 8006b1c:	68da      	ldr	r2, [r3, #12]
 8006b1e:	697b      	ldr	r3, [r7, #20]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	430a      	orrs	r2, r1
 8006b24:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006b26:	697b      	ldr	r3, [r7, #20]
 8006b28:	699b      	ldr	r3, [r3, #24]
 8006b2a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006b2c:	697b      	ldr	r3, [r7, #20]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	4a89      	ldr	r2, [pc, #548]	@ (8006d58 <UART_SetConfig+0x284>)
 8006b32:	4293      	cmp	r3, r2
 8006b34:	d004      	beq.n	8006b40 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006b36:	697b      	ldr	r3, [r7, #20]
 8006b38:	6a1b      	ldr	r3, [r3, #32]
 8006b3a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006b3c:	4313      	orrs	r3, r2
 8006b3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006b40:	697b      	ldr	r3, [r7, #20]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	689b      	ldr	r3, [r3, #8]
 8006b46:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8006b4a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8006b4e:	697a      	ldr	r2, [r7, #20]
 8006b50:	6812      	ldr	r2, [r2, #0]
 8006b52:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006b54:	430b      	orrs	r3, r1
 8006b56:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006b58:	697b      	ldr	r3, [r7, #20]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b5e:	f023 010f 	bic.w	r1, r3, #15
 8006b62:	697b      	ldr	r3, [r7, #20]
 8006b64:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006b66:	697b      	ldr	r3, [r7, #20]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	430a      	orrs	r2, r1
 8006b6c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006b6e:	697b      	ldr	r3, [r7, #20]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	4a7a      	ldr	r2, [pc, #488]	@ (8006d5c <UART_SetConfig+0x288>)
 8006b74:	4293      	cmp	r3, r2
 8006b76:	d127      	bne.n	8006bc8 <UART_SetConfig+0xf4>
 8006b78:	2003      	movs	r0, #3
 8006b7a:	f7ff fb1b 	bl	80061b4 <LL_RCC_GetUSARTClockSource>
 8006b7e:	4603      	mov	r3, r0
 8006b80:	f5a3 3340 	sub.w	r3, r3, #196608	@ 0x30000
 8006b84:	2b03      	cmp	r3, #3
 8006b86:	d81b      	bhi.n	8006bc0 <UART_SetConfig+0xec>
 8006b88:	a201      	add	r2, pc, #4	@ (adr r2, 8006b90 <UART_SetConfig+0xbc>)
 8006b8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b8e:	bf00      	nop
 8006b90:	08006ba1 	.word	0x08006ba1
 8006b94:	08006bb1 	.word	0x08006bb1
 8006b98:	08006ba9 	.word	0x08006ba9
 8006b9c:	08006bb9 	.word	0x08006bb9
 8006ba0:	2301      	movs	r3, #1
 8006ba2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ba6:	e080      	b.n	8006caa <UART_SetConfig+0x1d6>
 8006ba8:	2302      	movs	r3, #2
 8006baa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006bae:	e07c      	b.n	8006caa <UART_SetConfig+0x1d6>
 8006bb0:	2304      	movs	r3, #4
 8006bb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006bb6:	e078      	b.n	8006caa <UART_SetConfig+0x1d6>
 8006bb8:	2308      	movs	r3, #8
 8006bba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006bbe:	e074      	b.n	8006caa <UART_SetConfig+0x1d6>
 8006bc0:	2310      	movs	r3, #16
 8006bc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006bc6:	e070      	b.n	8006caa <UART_SetConfig+0x1d6>
 8006bc8:	697b      	ldr	r3, [r7, #20]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	4a64      	ldr	r2, [pc, #400]	@ (8006d60 <UART_SetConfig+0x28c>)
 8006bce:	4293      	cmp	r3, r2
 8006bd0:	d138      	bne.n	8006c44 <UART_SetConfig+0x170>
 8006bd2:	200c      	movs	r0, #12
 8006bd4:	f7ff faee 	bl	80061b4 <LL_RCC_GetUSARTClockSource>
 8006bd8:	4603      	mov	r3, r0
 8006bda:	f5a3 2340 	sub.w	r3, r3, #786432	@ 0xc0000
 8006bde:	2b0c      	cmp	r3, #12
 8006be0:	d82c      	bhi.n	8006c3c <UART_SetConfig+0x168>
 8006be2:	a201      	add	r2, pc, #4	@ (adr r2, 8006be8 <UART_SetConfig+0x114>)
 8006be4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006be8:	08006c1d 	.word	0x08006c1d
 8006bec:	08006c3d 	.word	0x08006c3d
 8006bf0:	08006c3d 	.word	0x08006c3d
 8006bf4:	08006c3d 	.word	0x08006c3d
 8006bf8:	08006c2d 	.word	0x08006c2d
 8006bfc:	08006c3d 	.word	0x08006c3d
 8006c00:	08006c3d 	.word	0x08006c3d
 8006c04:	08006c3d 	.word	0x08006c3d
 8006c08:	08006c25 	.word	0x08006c25
 8006c0c:	08006c3d 	.word	0x08006c3d
 8006c10:	08006c3d 	.word	0x08006c3d
 8006c14:	08006c3d 	.word	0x08006c3d
 8006c18:	08006c35 	.word	0x08006c35
 8006c1c:	2300      	movs	r3, #0
 8006c1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c22:	e042      	b.n	8006caa <UART_SetConfig+0x1d6>
 8006c24:	2302      	movs	r3, #2
 8006c26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c2a:	e03e      	b.n	8006caa <UART_SetConfig+0x1d6>
 8006c2c:	2304      	movs	r3, #4
 8006c2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c32:	e03a      	b.n	8006caa <UART_SetConfig+0x1d6>
 8006c34:	2308      	movs	r3, #8
 8006c36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c3a:	e036      	b.n	8006caa <UART_SetConfig+0x1d6>
 8006c3c:	2310      	movs	r3, #16
 8006c3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c42:	e032      	b.n	8006caa <UART_SetConfig+0x1d6>
 8006c44:	697b      	ldr	r3, [r7, #20]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	4a43      	ldr	r2, [pc, #268]	@ (8006d58 <UART_SetConfig+0x284>)
 8006c4a:	4293      	cmp	r3, r2
 8006c4c:	d12a      	bne.n	8006ca4 <UART_SetConfig+0x1d0>
 8006c4e:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 8006c52:	f7ff fac1 	bl	80061d8 <LL_RCC_GetLPUARTClockSource>
 8006c56:	4603      	mov	r3, r0
 8006c58:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006c5c:	d01a      	beq.n	8006c94 <UART_SetConfig+0x1c0>
 8006c5e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006c62:	d81b      	bhi.n	8006c9c <UART_SetConfig+0x1c8>
 8006c64:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006c68:	d00c      	beq.n	8006c84 <UART_SetConfig+0x1b0>
 8006c6a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006c6e:	d815      	bhi.n	8006c9c <UART_SetConfig+0x1c8>
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d003      	beq.n	8006c7c <UART_SetConfig+0x1a8>
 8006c74:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c78:	d008      	beq.n	8006c8c <UART_SetConfig+0x1b8>
 8006c7a:	e00f      	b.n	8006c9c <UART_SetConfig+0x1c8>
 8006c7c:	2300      	movs	r3, #0
 8006c7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c82:	e012      	b.n	8006caa <UART_SetConfig+0x1d6>
 8006c84:	2302      	movs	r3, #2
 8006c86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c8a:	e00e      	b.n	8006caa <UART_SetConfig+0x1d6>
 8006c8c:	2304      	movs	r3, #4
 8006c8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c92:	e00a      	b.n	8006caa <UART_SetConfig+0x1d6>
 8006c94:	2308      	movs	r3, #8
 8006c96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c9a:	e006      	b.n	8006caa <UART_SetConfig+0x1d6>
 8006c9c:	2310      	movs	r3, #16
 8006c9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ca2:	e002      	b.n	8006caa <UART_SetConfig+0x1d6>
 8006ca4:	2310      	movs	r3, #16
 8006ca6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006caa:	697b      	ldr	r3, [r7, #20]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	4a2a      	ldr	r2, [pc, #168]	@ (8006d58 <UART_SetConfig+0x284>)
 8006cb0:	4293      	cmp	r3, r2
 8006cb2:	f040 80a4 	bne.w	8006dfe <UART_SetConfig+0x32a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006cb6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006cba:	2b08      	cmp	r3, #8
 8006cbc:	d823      	bhi.n	8006d06 <UART_SetConfig+0x232>
 8006cbe:	a201      	add	r2, pc, #4	@ (adr r2, 8006cc4 <UART_SetConfig+0x1f0>)
 8006cc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cc4:	08006ce9 	.word	0x08006ce9
 8006cc8:	08006d07 	.word	0x08006d07
 8006ccc:	08006cf1 	.word	0x08006cf1
 8006cd0:	08006d07 	.word	0x08006d07
 8006cd4:	08006cf7 	.word	0x08006cf7
 8006cd8:	08006d07 	.word	0x08006d07
 8006cdc:	08006d07 	.word	0x08006d07
 8006ce0:	08006d07 	.word	0x08006d07
 8006ce4:	08006cff 	.word	0x08006cff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006ce8:	f7fd ff50 	bl	8004b8c <HAL_RCC_GetPCLK1Freq>
 8006cec:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006cee:	e010      	b.n	8006d12 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006cf0:	4b1c      	ldr	r3, [pc, #112]	@ (8006d64 <UART_SetConfig+0x290>)
 8006cf2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006cf4:	e00d      	b.n	8006d12 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006cf6:	f7fd fe95 	bl	8004a24 <HAL_RCC_GetSysClockFreq>
 8006cfa:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006cfc:	e009      	b.n	8006d12 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006cfe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006d02:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006d04:	e005      	b.n	8006d12 <UART_SetConfig+0x23e>
      default:
        pclk = 0U;
 8006d06:	2300      	movs	r3, #0
 8006d08:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006d0a:	2301      	movs	r3, #1
 8006d0c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006d10:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006d12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	f000 8137 	beq.w	8006f88 <UART_SetConfig+0x4b4>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006d1a:	697b      	ldr	r3, [r7, #20]
 8006d1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d1e:	4a12      	ldr	r2, [pc, #72]	@ (8006d68 <UART_SetConfig+0x294>)
 8006d20:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006d24:	461a      	mov	r2, r3
 8006d26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d28:	fbb3 f3f2 	udiv	r3, r3, r2
 8006d2c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006d2e:	697b      	ldr	r3, [r7, #20]
 8006d30:	685a      	ldr	r2, [r3, #4]
 8006d32:	4613      	mov	r3, r2
 8006d34:	005b      	lsls	r3, r3, #1
 8006d36:	4413      	add	r3, r2
 8006d38:	69ba      	ldr	r2, [r7, #24]
 8006d3a:	429a      	cmp	r2, r3
 8006d3c:	d305      	bcc.n	8006d4a <UART_SetConfig+0x276>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006d3e:	697b      	ldr	r3, [r7, #20]
 8006d40:	685b      	ldr	r3, [r3, #4]
 8006d42:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006d44:	69ba      	ldr	r2, [r7, #24]
 8006d46:	429a      	cmp	r2, r3
 8006d48:	d910      	bls.n	8006d6c <UART_SetConfig+0x298>
      {
        ret = HAL_ERROR;
 8006d4a:	2301      	movs	r3, #1
 8006d4c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006d50:	e11a      	b.n	8006f88 <UART_SetConfig+0x4b4>
 8006d52:	bf00      	nop
 8006d54:	cfff69f3 	.word	0xcfff69f3
 8006d58:	40008000 	.word	0x40008000
 8006d5c:	40013800 	.word	0x40013800
 8006d60:	40004400 	.word	0x40004400
 8006d64:	00f42400 	.word	0x00f42400
 8006d68:	0800d3cc 	.word	0x0800d3cc
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006d6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d6e:	2200      	movs	r2, #0
 8006d70:	60bb      	str	r3, [r7, #8]
 8006d72:	60fa      	str	r2, [r7, #12]
 8006d74:	697b      	ldr	r3, [r7, #20]
 8006d76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d78:	4a8e      	ldr	r2, [pc, #568]	@ (8006fb4 <UART_SetConfig+0x4e0>)
 8006d7a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006d7e:	b29b      	uxth	r3, r3
 8006d80:	2200      	movs	r2, #0
 8006d82:	603b      	str	r3, [r7, #0]
 8006d84:	607a      	str	r2, [r7, #4]
 8006d86:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006d8a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006d8e:	f7f9 fc59 	bl	8000644 <__aeabi_uldivmod>
 8006d92:	4602      	mov	r2, r0
 8006d94:	460b      	mov	r3, r1
 8006d96:	4610      	mov	r0, r2
 8006d98:	4619      	mov	r1, r3
 8006d9a:	f04f 0200 	mov.w	r2, #0
 8006d9e:	f04f 0300 	mov.w	r3, #0
 8006da2:	020b      	lsls	r3, r1, #8
 8006da4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006da8:	0202      	lsls	r2, r0, #8
 8006daa:	6979      	ldr	r1, [r7, #20]
 8006dac:	6849      	ldr	r1, [r1, #4]
 8006dae:	0849      	lsrs	r1, r1, #1
 8006db0:	2000      	movs	r0, #0
 8006db2:	460c      	mov	r4, r1
 8006db4:	4605      	mov	r5, r0
 8006db6:	eb12 0804 	adds.w	r8, r2, r4
 8006dba:	eb43 0905 	adc.w	r9, r3, r5
 8006dbe:	697b      	ldr	r3, [r7, #20]
 8006dc0:	685b      	ldr	r3, [r3, #4]
 8006dc2:	2200      	movs	r2, #0
 8006dc4:	469a      	mov	sl, r3
 8006dc6:	4693      	mov	fp, r2
 8006dc8:	4652      	mov	r2, sl
 8006dca:	465b      	mov	r3, fp
 8006dcc:	4640      	mov	r0, r8
 8006dce:	4649      	mov	r1, r9
 8006dd0:	f7f9 fc38 	bl	8000644 <__aeabi_uldivmod>
 8006dd4:	4602      	mov	r2, r0
 8006dd6:	460b      	mov	r3, r1
 8006dd8:	4613      	mov	r3, r2
 8006dda:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006ddc:	6a3b      	ldr	r3, [r7, #32]
 8006dde:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006de2:	d308      	bcc.n	8006df6 <UART_SetConfig+0x322>
 8006de4:	6a3b      	ldr	r3, [r7, #32]
 8006de6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006dea:	d204      	bcs.n	8006df6 <UART_SetConfig+0x322>
        {
          huart->Instance->BRR = usartdiv;
 8006dec:	697b      	ldr	r3, [r7, #20]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	6a3a      	ldr	r2, [r7, #32]
 8006df2:	60da      	str	r2, [r3, #12]
 8006df4:	e0c8      	b.n	8006f88 <UART_SetConfig+0x4b4>
        }
        else
        {
          ret = HAL_ERROR;
 8006df6:	2301      	movs	r3, #1
 8006df8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006dfc:	e0c4      	b.n	8006f88 <UART_SetConfig+0x4b4>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006dfe:	697b      	ldr	r3, [r7, #20]
 8006e00:	69db      	ldr	r3, [r3, #28]
 8006e02:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006e06:	d168      	bne.n	8006eda <UART_SetConfig+0x406>
  {
    switch (clocksource)
 8006e08:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006e0c:	2b08      	cmp	r3, #8
 8006e0e:	d828      	bhi.n	8006e62 <UART_SetConfig+0x38e>
 8006e10:	a201      	add	r2, pc, #4	@ (adr r2, 8006e18 <UART_SetConfig+0x344>)
 8006e12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e16:	bf00      	nop
 8006e18:	08006e3d 	.word	0x08006e3d
 8006e1c:	08006e45 	.word	0x08006e45
 8006e20:	08006e4d 	.word	0x08006e4d
 8006e24:	08006e63 	.word	0x08006e63
 8006e28:	08006e53 	.word	0x08006e53
 8006e2c:	08006e63 	.word	0x08006e63
 8006e30:	08006e63 	.word	0x08006e63
 8006e34:	08006e63 	.word	0x08006e63
 8006e38:	08006e5b 	.word	0x08006e5b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006e3c:	f7fd fea6 	bl	8004b8c <HAL_RCC_GetPCLK1Freq>
 8006e40:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006e42:	e014      	b.n	8006e6e <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006e44:	f7fd feb4 	bl	8004bb0 <HAL_RCC_GetPCLK2Freq>
 8006e48:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006e4a:	e010      	b.n	8006e6e <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006e4c:	4b5a      	ldr	r3, [pc, #360]	@ (8006fb8 <UART_SetConfig+0x4e4>)
 8006e4e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006e50:	e00d      	b.n	8006e6e <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006e52:	f7fd fde7 	bl	8004a24 <HAL_RCC_GetSysClockFreq>
 8006e56:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006e58:	e009      	b.n	8006e6e <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006e5a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006e5e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006e60:	e005      	b.n	8006e6e <UART_SetConfig+0x39a>
      default:
        pclk = 0U;
 8006e62:	2300      	movs	r3, #0
 8006e64:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006e66:	2301      	movs	r3, #1
 8006e68:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006e6c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006e6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	f000 8089 	beq.w	8006f88 <UART_SetConfig+0x4b4>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006e76:	697b      	ldr	r3, [r7, #20]
 8006e78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e7a:	4a4e      	ldr	r2, [pc, #312]	@ (8006fb4 <UART_SetConfig+0x4e0>)
 8006e7c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006e80:	461a      	mov	r2, r3
 8006e82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e84:	fbb3 f3f2 	udiv	r3, r3, r2
 8006e88:	005a      	lsls	r2, r3, #1
 8006e8a:	697b      	ldr	r3, [r7, #20]
 8006e8c:	685b      	ldr	r3, [r3, #4]
 8006e8e:	085b      	lsrs	r3, r3, #1
 8006e90:	441a      	add	r2, r3
 8006e92:	697b      	ldr	r3, [r7, #20]
 8006e94:	685b      	ldr	r3, [r3, #4]
 8006e96:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e9a:	b29b      	uxth	r3, r3
 8006e9c:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006e9e:	6a3b      	ldr	r3, [r7, #32]
 8006ea0:	2b0f      	cmp	r3, #15
 8006ea2:	d916      	bls.n	8006ed2 <UART_SetConfig+0x3fe>
 8006ea4:	6a3b      	ldr	r3, [r7, #32]
 8006ea6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006eaa:	d212      	bcs.n	8006ed2 <UART_SetConfig+0x3fe>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006eac:	6a3b      	ldr	r3, [r7, #32]
 8006eae:	b29b      	uxth	r3, r3
 8006eb0:	f023 030f 	bic.w	r3, r3, #15
 8006eb4:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006eb6:	6a3b      	ldr	r3, [r7, #32]
 8006eb8:	085b      	lsrs	r3, r3, #1
 8006eba:	b29b      	uxth	r3, r3
 8006ebc:	f003 0307 	and.w	r3, r3, #7
 8006ec0:	b29a      	uxth	r2, r3
 8006ec2:	8bfb      	ldrh	r3, [r7, #30]
 8006ec4:	4313      	orrs	r3, r2
 8006ec6:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8006ec8:	697b      	ldr	r3, [r7, #20]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	8bfa      	ldrh	r2, [r7, #30]
 8006ece:	60da      	str	r2, [r3, #12]
 8006ed0:	e05a      	b.n	8006f88 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 8006ed2:	2301      	movs	r3, #1
 8006ed4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006ed8:	e056      	b.n	8006f88 <UART_SetConfig+0x4b4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006eda:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006ede:	2b08      	cmp	r3, #8
 8006ee0:	d827      	bhi.n	8006f32 <UART_SetConfig+0x45e>
 8006ee2:	a201      	add	r2, pc, #4	@ (adr r2, 8006ee8 <UART_SetConfig+0x414>)
 8006ee4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ee8:	08006f0d 	.word	0x08006f0d
 8006eec:	08006f15 	.word	0x08006f15
 8006ef0:	08006f1d 	.word	0x08006f1d
 8006ef4:	08006f33 	.word	0x08006f33
 8006ef8:	08006f23 	.word	0x08006f23
 8006efc:	08006f33 	.word	0x08006f33
 8006f00:	08006f33 	.word	0x08006f33
 8006f04:	08006f33 	.word	0x08006f33
 8006f08:	08006f2b 	.word	0x08006f2b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006f0c:	f7fd fe3e 	bl	8004b8c <HAL_RCC_GetPCLK1Freq>
 8006f10:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006f12:	e014      	b.n	8006f3e <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006f14:	f7fd fe4c 	bl	8004bb0 <HAL_RCC_GetPCLK2Freq>
 8006f18:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006f1a:	e010      	b.n	8006f3e <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006f1c:	4b26      	ldr	r3, [pc, #152]	@ (8006fb8 <UART_SetConfig+0x4e4>)
 8006f1e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006f20:	e00d      	b.n	8006f3e <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006f22:	f7fd fd7f 	bl	8004a24 <HAL_RCC_GetSysClockFreq>
 8006f26:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006f28:	e009      	b.n	8006f3e <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006f2a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006f2e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006f30:	e005      	b.n	8006f3e <UART_SetConfig+0x46a>
      default:
        pclk = 0U;
 8006f32:	2300      	movs	r3, #0
 8006f34:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006f36:	2301      	movs	r3, #1
 8006f38:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006f3c:	bf00      	nop
    }

    if (pclk != 0U)
 8006f3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d021      	beq.n	8006f88 <UART_SetConfig+0x4b4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006f44:	697b      	ldr	r3, [r7, #20]
 8006f46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f48:	4a1a      	ldr	r2, [pc, #104]	@ (8006fb4 <UART_SetConfig+0x4e0>)
 8006f4a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006f4e:	461a      	mov	r2, r3
 8006f50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f52:	fbb3 f2f2 	udiv	r2, r3, r2
 8006f56:	697b      	ldr	r3, [r7, #20]
 8006f58:	685b      	ldr	r3, [r3, #4]
 8006f5a:	085b      	lsrs	r3, r3, #1
 8006f5c:	441a      	add	r2, r3
 8006f5e:	697b      	ldr	r3, [r7, #20]
 8006f60:	685b      	ldr	r3, [r3, #4]
 8006f62:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f66:	b29b      	uxth	r3, r3
 8006f68:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006f6a:	6a3b      	ldr	r3, [r7, #32]
 8006f6c:	2b0f      	cmp	r3, #15
 8006f6e:	d908      	bls.n	8006f82 <UART_SetConfig+0x4ae>
 8006f70:	6a3b      	ldr	r3, [r7, #32]
 8006f72:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006f76:	d204      	bcs.n	8006f82 <UART_SetConfig+0x4ae>
      {
        huart->Instance->BRR = usartdiv;
 8006f78:	697b      	ldr	r3, [r7, #20]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	6a3a      	ldr	r2, [r7, #32]
 8006f7e:	60da      	str	r2, [r3, #12]
 8006f80:	e002      	b.n	8006f88 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 8006f82:	2301      	movs	r3, #1
 8006f84:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006f88:	697b      	ldr	r3, [r7, #20]
 8006f8a:	2201      	movs	r2, #1
 8006f8c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006f90:	697b      	ldr	r3, [r7, #20]
 8006f92:	2201      	movs	r2, #1
 8006f94:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006f98:	697b      	ldr	r3, [r7, #20]
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	671a      	str	r2, [r3, #112]	@ 0x70
  huart->TxISR = NULL;
 8006f9e:	697b      	ldr	r3, [r7, #20]
 8006fa0:	2200      	movs	r2, #0
 8006fa2:	675a      	str	r2, [r3, #116]	@ 0x74

  return ret;
 8006fa4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8006fa8:	4618      	mov	r0, r3
 8006faa:	3730      	adds	r7, #48	@ 0x30
 8006fac:	46bd      	mov	sp, r7
 8006fae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006fb2:	bf00      	nop
 8006fb4:	0800d3cc 	.word	0x0800d3cc
 8006fb8:	00f42400 	.word	0x00f42400

08006fbc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006fbc:	b480      	push	{r7}
 8006fbe:	b083      	sub	sp, #12
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fc8:	f003 0301 	and.w	r3, r3, #1
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d00a      	beq.n	8006fe6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	685b      	ldr	r3, [r3, #4]
 8006fd6:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	430a      	orrs	r2, r1
 8006fe4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fea:	f003 0302 	and.w	r3, r3, #2
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d00a      	beq.n	8007008 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	685b      	ldr	r3, [r3, #4]
 8006ff8:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	430a      	orrs	r2, r1
 8007006:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800700c:	f003 0304 	and.w	r3, r3, #4
 8007010:	2b00      	cmp	r3, #0
 8007012:	d00a      	beq.n	800702a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	685b      	ldr	r3, [r3, #4]
 800701a:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	430a      	orrs	r2, r1
 8007028:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800702e:	f003 0308 	and.w	r3, r3, #8
 8007032:	2b00      	cmp	r3, #0
 8007034:	d00a      	beq.n	800704c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	685b      	ldr	r3, [r3, #4]
 800703c:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	430a      	orrs	r2, r1
 800704a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007050:	f003 0310 	and.w	r3, r3, #16
 8007054:	2b00      	cmp	r3, #0
 8007056:	d00a      	beq.n	800706e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	689b      	ldr	r3, [r3, #8]
 800705e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	430a      	orrs	r2, r1
 800706c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007072:	f003 0320 	and.w	r3, r3, #32
 8007076:	2b00      	cmp	r3, #0
 8007078:	d00a      	beq.n	8007090 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	689b      	ldr	r3, [r3, #8]
 8007080:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	430a      	orrs	r2, r1
 800708e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007094:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007098:	2b00      	cmp	r3, #0
 800709a:	d01a      	beq.n	80070d2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	685b      	ldr	r3, [r3, #4]
 80070a2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	430a      	orrs	r2, r1
 80070b0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80070b6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80070ba:	d10a      	bne.n	80070d2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	685b      	ldr	r3, [r3, #4]
 80070c2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	430a      	orrs	r2, r1
 80070d0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d00a      	beq.n	80070f4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	685b      	ldr	r3, [r3, #4]
 80070e4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	430a      	orrs	r2, r1
 80070f2:	605a      	str	r2, [r3, #4]
  }
}
 80070f4:	bf00      	nop
 80070f6:	370c      	adds	r7, #12
 80070f8:	46bd      	mov	sp, r7
 80070fa:	bc80      	pop	{r7}
 80070fc:	4770      	bx	lr

080070fe <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80070fe:	b580      	push	{r7, lr}
 8007100:	b086      	sub	sp, #24
 8007102:	af02      	add	r7, sp, #8
 8007104:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	2200      	movs	r2, #0
 800710a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800710e:	f7fa f83b 	bl	8001188 <HAL_GetTick>
 8007112:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	f003 0308 	and.w	r3, r3, #8
 800711e:	2b08      	cmp	r3, #8
 8007120:	d10e      	bne.n	8007140 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007122:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007126:	9300      	str	r3, [sp, #0]
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	2200      	movs	r2, #0
 800712c:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007130:	6878      	ldr	r0, [r7, #4]
 8007132:	f000 f82f 	bl	8007194 <UART_WaitOnFlagUntilTimeout>
 8007136:	4603      	mov	r3, r0
 8007138:	2b00      	cmp	r3, #0
 800713a:	d001      	beq.n	8007140 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800713c:	2303      	movs	r3, #3
 800713e:	e025      	b.n	800718c <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	f003 0304 	and.w	r3, r3, #4
 800714a:	2b04      	cmp	r3, #4
 800714c:	d10e      	bne.n	800716c <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800714e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007152:	9300      	str	r3, [sp, #0]
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	2200      	movs	r2, #0
 8007158:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800715c:	6878      	ldr	r0, [r7, #4]
 800715e:	f000 f819 	bl	8007194 <UART_WaitOnFlagUntilTimeout>
 8007162:	4603      	mov	r3, r0
 8007164:	2b00      	cmp	r3, #0
 8007166:	d001      	beq.n	800716c <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007168:	2303      	movs	r3, #3
 800716a:	e00f      	b.n	800718c <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	2220      	movs	r2, #32
 8007170:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	2220      	movs	r2, #32
 8007178:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	2200      	movs	r2, #0
 8007180:	66da      	str	r2, [r3, #108]	@ 0x6c

  __HAL_UNLOCK(huart);
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	2200      	movs	r2, #0
 8007186:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 800718a:	2300      	movs	r3, #0
}
 800718c:	4618      	mov	r0, r3
 800718e:	3710      	adds	r7, #16
 8007190:	46bd      	mov	sp, r7
 8007192:	bd80      	pop	{r7, pc}

08007194 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007194:	b580      	push	{r7, lr}
 8007196:	b09c      	sub	sp, #112	@ 0x70
 8007198:	af00      	add	r7, sp, #0
 800719a:	60f8      	str	r0, [r7, #12]
 800719c:	60b9      	str	r1, [r7, #8]
 800719e:	603b      	str	r3, [r7, #0]
 80071a0:	4613      	mov	r3, r2
 80071a2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80071a4:	e0a9      	b.n	80072fa <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80071a6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80071a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071ac:	f000 80a5 	beq.w	80072fa <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80071b0:	f7f9 ffea 	bl	8001188 <HAL_GetTick>
 80071b4:	4602      	mov	r2, r0
 80071b6:	683b      	ldr	r3, [r7, #0]
 80071b8:	1ad3      	subs	r3, r2, r3
 80071ba:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80071bc:	429a      	cmp	r2, r3
 80071be:	d302      	bcc.n	80071c6 <UART_WaitOnFlagUntilTimeout+0x32>
 80071c0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d140      	bne.n	8007248 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80071ce:	e853 3f00 	ldrex	r3, [r3]
 80071d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80071d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80071d6:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 80071da:	667b      	str	r3, [r7, #100]	@ 0x64
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	461a      	mov	r2, r3
 80071e2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80071e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80071e6:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071e8:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80071ea:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80071ec:	e841 2300 	strex	r3, r2, [r1]
 80071f0:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 80071f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d1e6      	bne.n	80071c6 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	3308      	adds	r3, #8
 80071fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007200:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007202:	e853 3f00 	ldrex	r3, [r3]
 8007206:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007208:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800720a:	f023 0301 	bic.w	r3, r3, #1
 800720e:	663b      	str	r3, [r7, #96]	@ 0x60
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	3308      	adds	r3, #8
 8007216:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007218:	64ba      	str	r2, [r7, #72]	@ 0x48
 800721a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800721c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800721e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007220:	e841 2300 	strex	r3, r2, [r1]
 8007224:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8007226:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007228:	2b00      	cmp	r3, #0
 800722a:	d1e5      	bne.n	80071f8 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	2220      	movs	r2, #32
 8007230:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	2220      	movs	r2, #32
 8007238:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        __HAL_UNLOCK(huart);
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	2200      	movs	r2, #0
 8007240:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 8007244:	2303      	movs	r3, #3
 8007246:	e069      	b.n	800731c <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	f003 0304 	and.w	r3, r3, #4
 8007252:	2b00      	cmp	r3, #0
 8007254:	d051      	beq.n	80072fa <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	69db      	ldr	r3, [r3, #28]
 800725c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007260:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007264:	d149      	bne.n	80072fa <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800726e:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007276:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007278:	e853 3f00 	ldrex	r3, [r3]
 800727c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800727e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007280:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8007284:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	461a      	mov	r2, r3
 800728c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800728e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007290:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007292:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007294:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007296:	e841 2300 	strex	r3, r2, [r1]
 800729a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800729c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d1e6      	bne.n	8007270 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	3308      	adds	r3, #8
 80072a8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072aa:	697b      	ldr	r3, [r7, #20]
 80072ac:	e853 3f00 	ldrex	r3, [r3]
 80072b0:	613b      	str	r3, [r7, #16]
   return(result);
 80072b2:	693b      	ldr	r3, [r7, #16]
 80072b4:	f023 0301 	bic.w	r3, r3, #1
 80072b8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	3308      	adds	r3, #8
 80072c0:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80072c2:	623a      	str	r2, [r7, #32]
 80072c4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072c6:	69f9      	ldr	r1, [r7, #28]
 80072c8:	6a3a      	ldr	r2, [r7, #32]
 80072ca:	e841 2300 	strex	r3, r2, [r1]
 80072ce:	61bb      	str	r3, [r7, #24]
   return(result);
 80072d0:	69bb      	ldr	r3, [r7, #24]
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d1e5      	bne.n	80072a2 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	2220      	movs	r2, #32
 80072da:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          huart->RxState = HAL_UART_STATE_READY;
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	2220      	movs	r2, #32
 80072e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	2220      	movs	r2, #32
 80072ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	2200      	movs	r2, #0
 80072f2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80072f6:	2303      	movs	r3, #3
 80072f8:	e010      	b.n	800731c <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	69da      	ldr	r2, [r3, #28]
 8007300:	68bb      	ldr	r3, [r7, #8]
 8007302:	4013      	ands	r3, r2
 8007304:	68ba      	ldr	r2, [r7, #8]
 8007306:	429a      	cmp	r2, r3
 8007308:	bf0c      	ite	eq
 800730a:	2301      	moveq	r3, #1
 800730c:	2300      	movne	r3, #0
 800730e:	b2db      	uxtb	r3, r3
 8007310:	461a      	mov	r2, r3
 8007312:	79fb      	ldrb	r3, [r7, #7]
 8007314:	429a      	cmp	r2, r3
 8007316:	f43f af46 	beq.w	80071a6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800731a:	2300      	movs	r3, #0
}
 800731c:	4618      	mov	r0, r3
 800731e:	3770      	adds	r7, #112	@ 0x70
 8007320:	46bd      	mov	sp, r7
 8007322:	bd80      	pop	{r7, pc}

08007324 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007324:	b480      	push	{r7}
 8007326:	b0a3      	sub	sp, #140	@ 0x8c
 8007328:	af00      	add	r7, sp, #0
 800732a:	60f8      	str	r0, [r7, #12]
 800732c:	60b9      	str	r1, [r7, #8]
 800732e:	4613      	mov	r3, r2
 8007330:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	68ba      	ldr	r2, [r7, #8]
 8007336:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	88fa      	ldrh	r2, [r7, #6]
 800733c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	88fa      	ldrh	r2, [r7, #6]
 8007344:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	2200      	movs	r2, #0
 800734c:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	689b      	ldr	r3, [r3, #8]
 8007352:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007356:	d10e      	bne.n	8007376 <UART_Start_Receive_IT+0x52>
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	691b      	ldr	r3, [r3, #16]
 800735c:	2b00      	cmp	r3, #0
 800735e:	d105      	bne.n	800736c <UART_Start_Receive_IT+0x48>
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8007366:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800736a:	e02d      	b.n	80073c8 <UART_Start_Receive_IT+0xa4>
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	22ff      	movs	r2, #255	@ 0xff
 8007370:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007374:	e028      	b.n	80073c8 <UART_Start_Receive_IT+0xa4>
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	689b      	ldr	r3, [r3, #8]
 800737a:	2b00      	cmp	r3, #0
 800737c:	d10d      	bne.n	800739a <UART_Start_Receive_IT+0x76>
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	691b      	ldr	r3, [r3, #16]
 8007382:	2b00      	cmp	r3, #0
 8007384:	d104      	bne.n	8007390 <UART_Start_Receive_IT+0x6c>
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	22ff      	movs	r2, #255	@ 0xff
 800738a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800738e:	e01b      	b.n	80073c8 <UART_Start_Receive_IT+0xa4>
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	227f      	movs	r2, #127	@ 0x7f
 8007394:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007398:	e016      	b.n	80073c8 <UART_Start_Receive_IT+0xa4>
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	689b      	ldr	r3, [r3, #8]
 800739e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80073a2:	d10d      	bne.n	80073c0 <UART_Start_Receive_IT+0x9c>
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	691b      	ldr	r3, [r3, #16]
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d104      	bne.n	80073b6 <UART_Start_Receive_IT+0x92>
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	227f      	movs	r2, #127	@ 0x7f
 80073b0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80073b4:	e008      	b.n	80073c8 <UART_Start_Receive_IT+0xa4>
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	223f      	movs	r2, #63	@ 0x3f
 80073ba:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80073be:	e003      	b.n	80073c8 <UART_Start_Receive_IT+0xa4>
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	2200      	movs	r2, #0
 80073c4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	2200      	movs	r2, #0
 80073cc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	2222      	movs	r2, #34	@ 0x22
 80073d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	3308      	adds	r3, #8
 80073de:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073e0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80073e2:	e853 3f00 	ldrex	r3, [r3]
 80073e6:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80073e8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80073ea:	f043 0301 	orr.w	r3, r3, #1
 80073ee:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	3308      	adds	r3, #8
 80073f8:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80073fc:	673a      	str	r2, [r7, #112]	@ 0x70
 80073fe:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007400:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8007402:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8007404:	e841 2300 	strex	r3, r2, [r1]
 8007408:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800740a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800740c:	2b00      	cmp	r3, #0
 800740e:	d1e3      	bne.n	80073d8 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007414:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007418:	d153      	bne.n	80074c2 <UART_Start_Receive_IT+0x19e>
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007420:	88fa      	ldrh	r2, [r7, #6]
 8007422:	429a      	cmp	r2, r3
 8007424:	d34d      	bcc.n	80074c2 <UART_Start_Receive_IT+0x19e>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	689b      	ldr	r3, [r3, #8]
 800742a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800742e:	d107      	bne.n	8007440 <UART_Start_Receive_IT+0x11c>
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	691b      	ldr	r3, [r3, #16]
 8007434:	2b00      	cmp	r3, #0
 8007436:	d103      	bne.n	8007440 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	4a4a      	ldr	r2, [pc, #296]	@ (8007564 <UART_Start_Receive_IT+0x240>)
 800743c:	671a      	str	r2, [r3, #112]	@ 0x70
 800743e:	e002      	b.n	8007446 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	4a49      	ldr	r2, [pc, #292]	@ (8007568 <UART_Start_Receive_IT+0x244>)
 8007444:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    __HAL_UNLOCK(huart);
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	2200      	movs	r2, #0
 800744a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	691b      	ldr	r3, [r3, #16]
 8007452:	2b00      	cmp	r3, #0
 8007454:	d01a      	beq.n	800748c <UART_Start_Receive_IT+0x168>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800745c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800745e:	e853 3f00 	ldrex	r3, [r3]
 8007462:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007464:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007466:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800746a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	461a      	mov	r2, r3
 8007474:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007478:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800747a:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800747c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800747e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007480:	e841 2300 	strex	r3, r2, [r1]
 8007484:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8007486:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007488:	2b00      	cmp	r3, #0
 800748a:	d1e4      	bne.n	8007456 <UART_Start_Receive_IT+0x132>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	3308      	adds	r3, #8
 8007492:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007494:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007496:	e853 3f00 	ldrex	r3, [r3]
 800749a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800749c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800749e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80074a2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	3308      	adds	r3, #8
 80074aa:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80074ac:	64ba      	str	r2, [r7, #72]	@ 0x48
 80074ae:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074b0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80074b2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80074b4:	e841 2300 	strex	r3, r2, [r1]
 80074b8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80074ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d1e5      	bne.n	800748c <UART_Start_Receive_IT+0x168>
 80074c0:	e04a      	b.n	8007558 <UART_Start_Receive_IT+0x234>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	689b      	ldr	r3, [r3, #8]
 80074c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80074ca:	d107      	bne.n	80074dc <UART_Start_Receive_IT+0x1b8>
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	691b      	ldr	r3, [r3, #16]
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d103      	bne.n	80074dc <UART_Start_Receive_IT+0x1b8>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	4a25      	ldr	r2, [pc, #148]	@ (800756c <UART_Start_Receive_IT+0x248>)
 80074d8:	671a      	str	r2, [r3, #112]	@ 0x70
 80074da:	e002      	b.n	80074e2 <UART_Start_Receive_IT+0x1be>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	4a24      	ldr	r2, [pc, #144]	@ (8007570 <UART_Start_Receive_IT+0x24c>)
 80074e0:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    __HAL_UNLOCK(huart);
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	2200      	movs	r2, #0
 80074e6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	691b      	ldr	r3, [r3, #16]
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d019      	beq.n	8007526 <UART_Start_Receive_IT+0x202>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074fa:	e853 3f00 	ldrex	r3, [r3]
 80074fe:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007500:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007502:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8007506:	677b      	str	r3, [r7, #116]	@ 0x74
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	461a      	mov	r2, r3
 800750e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007510:	637b      	str	r3, [r7, #52]	@ 0x34
 8007512:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007514:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007516:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007518:	e841 2300 	strex	r3, r2, [r1]
 800751c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800751e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007520:	2b00      	cmp	r3, #0
 8007522:	d1e6      	bne.n	80074f2 <UART_Start_Receive_IT+0x1ce>
 8007524:	e018      	b.n	8007558 <UART_Start_Receive_IT+0x234>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800752c:	697b      	ldr	r3, [r7, #20]
 800752e:	e853 3f00 	ldrex	r3, [r3]
 8007532:	613b      	str	r3, [r7, #16]
   return(result);
 8007534:	693b      	ldr	r3, [r7, #16]
 8007536:	f043 0320 	orr.w	r3, r3, #32
 800753a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	461a      	mov	r2, r3
 8007542:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007544:	623b      	str	r3, [r7, #32]
 8007546:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007548:	69f9      	ldr	r1, [r7, #28]
 800754a:	6a3a      	ldr	r2, [r7, #32]
 800754c:	e841 2300 	strex	r3, r2, [r1]
 8007550:	61bb      	str	r3, [r7, #24]
   return(result);
 8007552:	69bb      	ldr	r3, [r7, #24]
 8007554:	2b00      	cmp	r3, #0
 8007556:	d1e6      	bne.n	8007526 <UART_Start_Receive_IT+0x202>
    }  
  }
  return HAL_OK;
 8007558:	2300      	movs	r3, #0
}
 800755a:	4618      	mov	r0, r3
 800755c:	378c      	adds	r7, #140	@ 0x8c
 800755e:	46bd      	mov	sp, r7
 8007560:	bc80      	pop	{r7}
 8007562:	4770      	bx	lr
 8007564:	08007e31 	.word	0x08007e31
 8007568:	08007b39 	.word	0x08007b39
 800756c:	080079d7 	.word	0x080079d7
 8007570:	08007877 	.word	0x08007877

08007574 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007574:	b480      	push	{r7}
 8007576:	b08f      	sub	sp, #60	@ 0x3c
 8007578:	af00      	add	r7, sp, #0
 800757a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007582:	6a3b      	ldr	r3, [r7, #32]
 8007584:	e853 3f00 	ldrex	r3, [r3]
 8007588:	61fb      	str	r3, [r7, #28]
   return(result);
 800758a:	69fb      	ldr	r3, [r7, #28]
 800758c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007590:	637b      	str	r3, [r7, #52]	@ 0x34
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	461a      	mov	r2, r3
 8007598:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800759a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800759c:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800759e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80075a0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80075a2:	e841 2300 	strex	r3, r2, [r1]
 80075a6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80075a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d1e6      	bne.n	800757c <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	3308      	adds	r3, #8
 80075b4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	e853 3f00 	ldrex	r3, [r3]
 80075bc:	60bb      	str	r3, [r7, #8]
   return(result);
 80075be:	68bb      	ldr	r3, [r7, #8]
 80075c0:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80075c4:	633b      	str	r3, [r7, #48]	@ 0x30
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	3308      	adds	r3, #8
 80075cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80075ce:	61ba      	str	r2, [r7, #24]
 80075d0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075d2:	6979      	ldr	r1, [r7, #20]
 80075d4:	69ba      	ldr	r2, [r7, #24]
 80075d6:	e841 2300 	strex	r3, r2, [r1]
 80075da:	613b      	str	r3, [r7, #16]
   return(result);
 80075dc:	693b      	ldr	r3, [r7, #16]
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d1e5      	bne.n	80075ae <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	2220      	movs	r2, #32
 80075e6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
}
 80075ea:	bf00      	nop
 80075ec:	373c      	adds	r7, #60	@ 0x3c
 80075ee:	46bd      	mov	sp, r7
 80075f0:	bc80      	pop	{r7}
 80075f2:	4770      	bx	lr

080075f4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80075f4:	b480      	push	{r7}
 80075f6:	b095      	sub	sp, #84	@ 0x54
 80075f8:	af00      	add	r7, sp, #0
 80075fa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007602:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007604:	e853 3f00 	ldrex	r3, [r3]
 8007608:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800760a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800760c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007610:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	461a      	mov	r2, r3
 8007618:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800761a:	643b      	str	r3, [r7, #64]	@ 0x40
 800761c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800761e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007620:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007622:	e841 2300 	strex	r3, r2, [r1]
 8007626:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007628:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800762a:	2b00      	cmp	r3, #0
 800762c:	d1e6      	bne.n	80075fc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	3308      	adds	r3, #8
 8007634:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007636:	6a3b      	ldr	r3, [r7, #32]
 8007638:	e853 3f00 	ldrex	r3, [r3]
 800763c:	61fb      	str	r3, [r7, #28]
   return(result);
 800763e:	69fb      	ldr	r3, [r7, #28]
 8007640:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007644:	f023 0301 	bic.w	r3, r3, #1
 8007648:	64bb      	str	r3, [r7, #72]	@ 0x48
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	3308      	adds	r3, #8
 8007650:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007652:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007654:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007656:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007658:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800765a:	e841 2300 	strex	r3, r2, [r1]
 800765e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007660:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007662:	2b00      	cmp	r3, #0
 8007664:	d1e3      	bne.n	800762e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800766a:	2b01      	cmp	r3, #1
 800766c:	d118      	bne.n	80076a0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	e853 3f00 	ldrex	r3, [r3]
 800767a:	60bb      	str	r3, [r7, #8]
   return(result);
 800767c:	68bb      	ldr	r3, [r7, #8]
 800767e:	f023 0310 	bic.w	r3, r3, #16
 8007682:	647b      	str	r3, [r7, #68]	@ 0x44
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	461a      	mov	r2, r3
 800768a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800768c:	61bb      	str	r3, [r7, #24]
 800768e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007690:	6979      	ldr	r1, [r7, #20]
 8007692:	69ba      	ldr	r2, [r7, #24]
 8007694:	e841 2300 	strex	r3, r2, [r1]
 8007698:	613b      	str	r3, [r7, #16]
   return(result);
 800769a:	693b      	ldr	r3, [r7, #16]
 800769c:	2b00      	cmp	r3, #0
 800769e:	d1e6      	bne.n	800766e <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	2220      	movs	r2, #32
 80076a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	2200      	movs	r2, #0
 80076ac:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	2200      	movs	r2, #0
 80076b2:	671a      	str	r2, [r3, #112]	@ 0x70
}
 80076b4:	bf00      	nop
 80076b6:	3754      	adds	r7, #84	@ 0x54
 80076b8:	46bd      	mov	sp, r7
 80076ba:	bc80      	pop	{r7}
 80076bc:	4770      	bx	lr

080076be <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80076be:	b580      	push	{r7, lr}
 80076c0:	b090      	sub	sp, #64	@ 0x40
 80076c2:	af00      	add	r7, sp, #0
 80076c4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076ca:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	f003 0320 	and.w	r3, r3, #32
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d137      	bne.n	800774a <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 80076da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80076dc:	2200      	movs	r2, #0
 80076de:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80076e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	3308      	adds	r3, #8
 80076e8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076ec:	e853 3f00 	ldrex	r3, [r3]
 80076f0:	623b      	str	r3, [r7, #32]
   return(result);
 80076f2:	6a3b      	ldr	r3, [r7, #32]
 80076f4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80076f8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80076fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	3308      	adds	r3, #8
 8007700:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007702:	633a      	str	r2, [r7, #48]	@ 0x30
 8007704:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007706:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007708:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800770a:	e841 2300 	strex	r3, r2, [r1]
 800770e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007710:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007712:	2b00      	cmp	r3, #0
 8007714:	d1e5      	bne.n	80076e2 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007716:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800771c:	693b      	ldr	r3, [r7, #16]
 800771e:	e853 3f00 	ldrex	r3, [r3]
 8007722:	60fb      	str	r3, [r7, #12]
   return(result);
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800772a:	637b      	str	r3, [r7, #52]	@ 0x34
 800772c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	461a      	mov	r2, r3
 8007732:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007734:	61fb      	str	r3, [r7, #28]
 8007736:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007738:	69b9      	ldr	r1, [r7, #24]
 800773a:	69fa      	ldr	r2, [r7, #28]
 800773c:	e841 2300 	strex	r3, r2, [r1]
 8007740:	617b      	str	r3, [r7, #20]
   return(result);
 8007742:	697b      	ldr	r3, [r7, #20]
 8007744:	2b00      	cmp	r3, #0
 8007746:	d1e6      	bne.n	8007716 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007748:	e002      	b.n	8007750 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800774a:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800774c:	f7fa f9d6 	bl	8001afc <HAL_UART_TxCpltCallback>
}
 8007750:	bf00      	nop
 8007752:	3740      	adds	r7, #64	@ 0x40
 8007754:	46bd      	mov	sp, r7
 8007756:	bd80      	pop	{r7, pc}

08007758 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007758:	b580      	push	{r7, lr}
 800775a:	b084      	sub	sp, #16
 800775c:	af00      	add	r7, sp, #0
 800775e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007764:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8007766:	68f8      	ldr	r0, [r7, #12]
 8007768:	f7ff f996 	bl	8006a98 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800776c:	bf00      	nop
 800776e:	3710      	adds	r7, #16
 8007770:	46bd      	mov	sp, r7
 8007772:	bd80      	pop	{r7, pc}

08007774 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007774:	b580      	push	{r7, lr}
 8007776:	b086      	sub	sp, #24
 8007778:	af00      	add	r7, sp, #0
 800777a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007780:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8007782:	697b      	ldr	r3, [r7, #20]
 8007784:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007788:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800778a:	697b      	ldr	r3, [r7, #20]
 800778c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007790:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8007792:	697b      	ldr	r3, [r7, #20]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	689b      	ldr	r3, [r3, #8]
 8007798:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800779c:	2b80      	cmp	r3, #128	@ 0x80
 800779e:	d109      	bne.n	80077b4 <UART_DMAError+0x40>
 80077a0:	693b      	ldr	r3, [r7, #16]
 80077a2:	2b21      	cmp	r3, #33	@ 0x21
 80077a4:	d106      	bne.n	80077b4 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80077a6:	697b      	ldr	r3, [r7, #20]
 80077a8:	2200      	movs	r2, #0
 80077aa:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 80077ae:	6978      	ldr	r0, [r7, #20]
 80077b0:	f7ff fee0 	bl	8007574 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80077b4:	697b      	ldr	r3, [r7, #20]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	689b      	ldr	r3, [r3, #8]
 80077ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077be:	2b40      	cmp	r3, #64	@ 0x40
 80077c0:	d109      	bne.n	80077d6 <UART_DMAError+0x62>
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	2b22      	cmp	r3, #34	@ 0x22
 80077c6:	d106      	bne.n	80077d6 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80077c8:	697b      	ldr	r3, [r7, #20]
 80077ca:	2200      	movs	r2, #0
 80077cc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 80077d0:	6978      	ldr	r0, [r7, #20]
 80077d2:	f7ff ff0f 	bl	80075f4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80077d6:	697b      	ldr	r3, [r7, #20]
 80077d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80077dc:	f043 0210 	orr.w	r2, r3, #16
 80077e0:	697b      	ldr	r3, [r7, #20]
 80077e2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80077e6:	6978      	ldr	r0, [r7, #20]
 80077e8:	f7ff f95f 	bl	8006aaa <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80077ec:	bf00      	nop
 80077ee:	3718      	adds	r7, #24
 80077f0:	46bd      	mov	sp, r7
 80077f2:	bd80      	pop	{r7, pc}

080077f4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80077f4:	b580      	push	{r7, lr}
 80077f6:	b084      	sub	sp, #16
 80077f8:	af00      	add	r7, sp, #0
 80077fa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007800:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	2200      	movs	r2, #0
 8007806:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	2200      	movs	r2, #0
 800780e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007812:	68f8      	ldr	r0, [r7, #12]
 8007814:	f7ff f949 	bl	8006aaa <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007818:	bf00      	nop
 800781a:	3710      	adds	r7, #16
 800781c:	46bd      	mov	sp, r7
 800781e:	bd80      	pop	{r7, pc}

08007820 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007820:	b580      	push	{r7, lr}
 8007822:	b088      	sub	sp, #32
 8007824:	af00      	add	r7, sp, #0
 8007826:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	e853 3f00 	ldrex	r3, [r3]
 8007834:	60bb      	str	r3, [r7, #8]
   return(result);
 8007836:	68bb      	ldr	r3, [r7, #8]
 8007838:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800783c:	61fb      	str	r3, [r7, #28]
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	461a      	mov	r2, r3
 8007844:	69fb      	ldr	r3, [r7, #28]
 8007846:	61bb      	str	r3, [r7, #24]
 8007848:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800784a:	6979      	ldr	r1, [r7, #20]
 800784c:	69ba      	ldr	r2, [r7, #24]
 800784e:	e841 2300 	strex	r3, r2, [r1]
 8007852:	613b      	str	r3, [r7, #16]
   return(result);
 8007854:	693b      	ldr	r3, [r7, #16]
 8007856:	2b00      	cmp	r3, #0
 8007858:	d1e6      	bne.n	8007828 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	2220      	movs	r2, #32
 800785e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	2200      	movs	r2, #0
 8007866:	675a      	str	r2, [r3, #116]	@ 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007868:	6878      	ldr	r0, [r7, #4]
 800786a:	f7fa f947 	bl	8001afc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800786e:	bf00      	nop
 8007870:	3720      	adds	r7, #32
 8007872:	46bd      	mov	sp, r7
 8007874:	bd80      	pop	{r7, pc}

08007876 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007876:	b580      	push	{r7, lr}
 8007878:	b096      	sub	sp, #88	@ 0x58
 800787a:	af00      	add	r7, sp, #0
 800787c:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007884:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800788e:	2b22      	cmp	r3, #34	@ 0x22
 8007890:	f040 8095 	bne.w	80079be <UART_RxISR_8BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800789a:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800789e:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 80078a2:	b2d9      	uxtb	r1, r3
 80078a4:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80078a8:	b2da      	uxtb	r2, r3
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80078ae:	400a      	ands	r2, r1
 80078b0:	b2d2      	uxtb	r2, r2
 80078b2:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80078b8:	1c5a      	adds	r2, r3, #1
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80078c4:	b29b      	uxth	r3, r3
 80078c6:	3b01      	subs	r3, #1
 80078c8:	b29a      	uxth	r2, r3
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80078d6:	b29b      	uxth	r3, r3
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d178      	bne.n	80079ce <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078e4:	e853 3f00 	ldrex	r3, [r3]
 80078e8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80078ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80078ec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80078f0:	653b      	str	r3, [r7, #80]	@ 0x50
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	461a      	mov	r2, r3
 80078f8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80078fa:	647b      	str	r3, [r7, #68]	@ 0x44
 80078fc:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078fe:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007900:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007902:	e841 2300 	strex	r3, r2, [r1]
 8007906:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007908:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800790a:	2b00      	cmp	r3, #0
 800790c:	d1e6      	bne.n	80078dc <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	3308      	adds	r3, #8
 8007914:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007918:	e853 3f00 	ldrex	r3, [r3]
 800791c:	623b      	str	r3, [r7, #32]
   return(result);
 800791e:	6a3b      	ldr	r3, [r7, #32]
 8007920:	f023 0301 	bic.w	r3, r3, #1
 8007924:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	3308      	adds	r3, #8
 800792c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800792e:	633a      	str	r2, [r7, #48]	@ 0x30
 8007930:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007932:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007934:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007936:	e841 2300 	strex	r3, r2, [r1]
 800793a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800793c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800793e:	2b00      	cmp	r3, #0
 8007940:	d1e5      	bne.n	800790e <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	2220      	movs	r2, #32
 8007946:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	2200      	movs	r2, #0
 800794e:	671a      	str	r2, [r3, #112]	@ 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007954:	2b01      	cmp	r3, #1
 8007956:	d12e      	bne.n	80079b6 <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	2200      	movs	r2, #0
 800795c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007964:	693b      	ldr	r3, [r7, #16]
 8007966:	e853 3f00 	ldrex	r3, [r3]
 800796a:	60fb      	str	r3, [r7, #12]
   return(result);
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	f023 0310 	bic.w	r3, r3, #16
 8007972:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	461a      	mov	r2, r3
 800797a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800797c:	61fb      	str	r3, [r7, #28]
 800797e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007980:	69b9      	ldr	r1, [r7, #24]
 8007982:	69fa      	ldr	r2, [r7, #28]
 8007984:	e841 2300 	strex	r3, r2, [r1]
 8007988:	617b      	str	r3, [r7, #20]
   return(result);
 800798a:	697b      	ldr	r3, [r7, #20]
 800798c:	2b00      	cmp	r3, #0
 800798e:	d1e6      	bne.n	800795e <UART_RxISR_8BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	69db      	ldr	r3, [r3, #28]
 8007996:	f003 0310 	and.w	r3, r3, #16
 800799a:	2b10      	cmp	r3, #16
 800799c:	d103      	bne.n	80079a6 <UART_RxISR_8BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	2210      	movs	r2, #16
 80079a4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80079ac:	4619      	mov	r1, r3
 80079ae:	6878      	ldr	r0, [r7, #4]
 80079b0:	f7ff f884 	bl	8006abc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80079b4:	e00b      	b.n	80079ce <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 80079b6:	6878      	ldr	r0, [r7, #4]
 80079b8:	f7fa f8b6 	bl	8001b28 <HAL_UART_RxCpltCallback>
}
 80079bc:	e007      	b.n	80079ce <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	699a      	ldr	r2, [r3, #24]
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	f042 0208 	orr.w	r2, r2, #8
 80079cc:	619a      	str	r2, [r3, #24]
}
 80079ce:	bf00      	nop
 80079d0:	3758      	adds	r7, #88	@ 0x58
 80079d2:	46bd      	mov	sp, r7
 80079d4:	bd80      	pop	{r7, pc}

080079d6 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80079d6:	b580      	push	{r7, lr}
 80079d8:	b096      	sub	sp, #88	@ 0x58
 80079da:	af00      	add	r7, sp, #0
 80079dc:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80079e4:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80079ee:	2b22      	cmp	r3, #34	@ 0x22
 80079f0:	f040 8095 	bne.w	8007b1e <UART_RxISR_16BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079fa:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a02:	653b      	str	r3, [r7, #80]	@ 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8007a04:	f8b7 2054 	ldrh.w	r2, [r7, #84]	@ 0x54
 8007a08:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8007a0c:	4013      	ands	r3, r2
 8007a0e:	b29a      	uxth	r2, r3
 8007a10:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007a12:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a18:	1c9a      	adds	r2, r3, #2
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007a24:	b29b      	uxth	r3, r3
 8007a26:	3b01      	subs	r3, #1
 8007a28:	b29a      	uxth	r2, r3
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007a36:	b29b      	uxth	r3, r3
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d178      	bne.n	8007b2e <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a44:	e853 3f00 	ldrex	r3, [r3]
 8007a48:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007a4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a4c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007a50:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	461a      	mov	r2, r3
 8007a58:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a5a:	643b      	str	r3, [r7, #64]	@ 0x40
 8007a5c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a5e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007a60:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007a62:	e841 2300 	strex	r3, r2, [r1]
 8007a66:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007a68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d1e6      	bne.n	8007a3c <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	3308      	adds	r3, #8
 8007a74:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a76:	6a3b      	ldr	r3, [r7, #32]
 8007a78:	e853 3f00 	ldrex	r3, [r3]
 8007a7c:	61fb      	str	r3, [r7, #28]
   return(result);
 8007a7e:	69fb      	ldr	r3, [r7, #28]
 8007a80:	f023 0301 	bic.w	r3, r3, #1
 8007a84:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	3308      	adds	r3, #8
 8007a8c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007a8e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007a90:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a92:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007a94:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007a96:	e841 2300 	strex	r3, r2, [r1]
 8007a9a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007a9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d1e5      	bne.n	8007a6e <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	2220      	movs	r2, #32
 8007aa6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	2200      	movs	r2, #0
 8007aae:	671a      	str	r2, [r3, #112]	@ 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007ab4:	2b01      	cmp	r3, #1
 8007ab6:	d12e      	bne.n	8007b16 <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	2200      	movs	r2, #0
 8007abc:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	e853 3f00 	ldrex	r3, [r3]
 8007aca:	60bb      	str	r3, [r7, #8]
   return(result);
 8007acc:	68bb      	ldr	r3, [r7, #8]
 8007ace:	f023 0310 	bic.w	r3, r3, #16
 8007ad2:	647b      	str	r3, [r7, #68]	@ 0x44
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	461a      	mov	r2, r3
 8007ada:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007adc:	61bb      	str	r3, [r7, #24]
 8007ade:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ae0:	6979      	ldr	r1, [r7, #20]
 8007ae2:	69ba      	ldr	r2, [r7, #24]
 8007ae4:	e841 2300 	strex	r3, r2, [r1]
 8007ae8:	613b      	str	r3, [r7, #16]
   return(result);
 8007aea:	693b      	ldr	r3, [r7, #16]
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d1e6      	bne.n	8007abe <UART_RxISR_16BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	69db      	ldr	r3, [r3, #28]
 8007af6:	f003 0310 	and.w	r3, r3, #16
 8007afa:	2b10      	cmp	r3, #16
 8007afc:	d103      	bne.n	8007b06 <UART_RxISR_16BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	2210      	movs	r2, #16
 8007b04:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007b0c:	4619      	mov	r1, r3
 8007b0e:	6878      	ldr	r0, [r7, #4]
 8007b10:	f7fe ffd4 	bl	8006abc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007b14:	e00b      	b.n	8007b2e <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8007b16:	6878      	ldr	r0, [r7, #4]
 8007b18:	f7fa f806 	bl	8001b28 <HAL_UART_RxCpltCallback>
}
 8007b1c:	e007      	b.n	8007b2e <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	699a      	ldr	r2, [r3, #24]
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	f042 0208 	orr.w	r2, r2, #8
 8007b2c:	619a      	str	r2, [r3, #24]
}
 8007b2e:	bf00      	nop
 8007b30:	3758      	adds	r7, #88	@ 0x58
 8007b32:	46bd      	mov	sp, r7
 8007b34:	bd80      	pop	{r7, pc}
	...

08007b38 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007b38:	b580      	push	{r7, lr}
 8007b3a:	b0a6      	sub	sp, #152	@ 0x98
 8007b3c:	af00      	add	r7, sp, #0
 8007b3e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007b46:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	69db      	ldr	r3, [r3, #28]
 8007b50:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	689b      	ldr	r3, [r3, #8]
 8007b64:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b6e:	2b22      	cmp	r3, #34	@ 0x22
 8007b70:	f040 814f 	bne.w	8007e12 <UART_RxISR_8BIT_FIFOEN+0x2da>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007b7a:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007b7e:	e0f6      	b.n	8007d6e <UART_RxISR_8BIT_FIFOEN+0x236>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b86:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007b8a:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8007b8e:	b2d9      	uxtb	r1, r3
 8007b90:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8007b94:	b2da      	uxtb	r2, r3
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b9a:	400a      	ands	r2, r1
 8007b9c:	b2d2      	uxtb	r2, r2
 8007b9e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ba4:	1c5a      	adds	r2, r3, #1
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007bb0:	b29b      	uxth	r3, r3
 8007bb2:	3b01      	subs	r3, #1
 8007bb4:	b29a      	uxth	r2, r3
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	69db      	ldr	r3, [r3, #28]
 8007bc2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8007bc6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007bca:	f003 0307 	and.w	r3, r3, #7
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d053      	beq.n	8007c7a <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007bd2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007bd6:	f003 0301 	and.w	r3, r3, #1
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d011      	beq.n	8007c02 <UART_RxISR_8BIT_FIFOEN+0xca>
 8007bde:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007be2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d00b      	beq.n	8007c02 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	2201      	movs	r2, #1
 8007bf0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007bf8:	f043 0201 	orr.w	r2, r3, #1
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007c02:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007c06:	f003 0302 	and.w	r3, r3, #2
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d011      	beq.n	8007c32 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8007c0e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007c12:	f003 0301 	and.w	r3, r3, #1
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d00b      	beq.n	8007c32 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	2202      	movs	r2, #2
 8007c20:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007c28:	f043 0204 	orr.w	r2, r3, #4
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007c32:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007c36:	f003 0304 	and.w	r3, r3, #4
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d011      	beq.n	8007c62 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8007c3e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007c42:	f003 0301 	and.w	r3, r3, #1
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d00b      	beq.n	8007c62 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	2204      	movs	r2, #4
 8007c50:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007c58:	f043 0202 	orr.w	r2, r3, #2
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d006      	beq.n	8007c7a <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007c6c:	6878      	ldr	r0, [r7, #4]
 8007c6e:	f7fe ff1c 	bl	8006aaa <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	2200      	movs	r2, #0
 8007c76:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007c80:	b29b      	uxth	r3, r3
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d173      	bne.n	8007d6e <UART_RxISR_8BIT_FIFOEN+0x236>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c8c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007c8e:	e853 3f00 	ldrex	r3, [r3]
 8007c92:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8007c94:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007c96:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007c9a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	461a      	mov	r2, r3
 8007ca4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007ca8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007caa:	667a      	str	r2, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cac:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8007cae:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007cb0:	e841 2300 	strex	r3, r2, [r1]
 8007cb4:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8007cb6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d1e4      	bne.n	8007c86 <UART_RxISR_8BIT_FIFOEN+0x14e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	3308      	adds	r3, #8
 8007cc2:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cc4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007cc6:	e853 3f00 	ldrex	r3, [r3]
 8007cca:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007ccc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007cce:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007cd2:	f023 0301 	bic.w	r3, r3, #1
 8007cd6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	3308      	adds	r3, #8
 8007cde:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8007ce0:	657a      	str	r2, [r7, #84]	@ 0x54
 8007ce2:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ce4:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007ce6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007ce8:	e841 2300 	strex	r3, r2, [r1]
 8007cec:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007cee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d1e3      	bne.n	8007cbc <UART_RxISR_8BIT_FIFOEN+0x184>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	2220      	movs	r2, #32
 8007cf8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	2200      	movs	r2, #0
 8007d00:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007d06:	2b01      	cmp	r3, #1
 8007d08:	d12e      	bne.n	8007d68 <UART_RxISR_8BIT_FIFOEN+0x230>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	2200      	movs	r2, #0
 8007d0e:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d18:	e853 3f00 	ldrex	r3, [r3]
 8007d1c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007d1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d20:	f023 0310 	bic.w	r3, r3, #16
 8007d24:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	461a      	mov	r2, r3
 8007d2c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007d2e:	643b      	str	r3, [r7, #64]	@ 0x40
 8007d30:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d32:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007d34:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007d36:	e841 2300 	strex	r3, r2, [r1]
 8007d3a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007d3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d1e6      	bne.n	8007d10 <UART_RxISR_8BIT_FIFOEN+0x1d8>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	69db      	ldr	r3, [r3, #28]
 8007d48:	f003 0310 	and.w	r3, r3, #16
 8007d4c:	2b10      	cmp	r3, #16
 8007d4e:	d103      	bne.n	8007d58 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	2210      	movs	r2, #16
 8007d56:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007d5e:	4619      	mov	r1, r3
 8007d60:	6878      	ldr	r0, [r7, #4]
 8007d62:	f7fe feab 	bl	8006abc <HAL_UARTEx_RxEventCallback>
 8007d66:	e002      	b.n	8007d6e <UART_RxISR_8BIT_FIFOEN+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8007d68:	6878      	ldr	r0, [r7, #4]
 8007d6a:	f7f9 fedd 	bl	8001b28 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007d6e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d006      	beq.n	8007d84 <UART_RxISR_8BIT_FIFOEN+0x24c>
 8007d76:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007d7a:	f003 0320 	and.w	r3, r3, #32
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	f47f aefe 	bne.w	8007b80 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007d8a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007d8e:	f8b7 3076 	ldrh.w	r3, [r7, #118]	@ 0x76
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d045      	beq.n	8007e22 <UART_RxISR_8BIT_FIFOEN+0x2ea>
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007d9c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007da0:	429a      	cmp	r2, r3
 8007da2:	d23e      	bcs.n	8007e22 <UART_RxISR_8BIT_FIFOEN+0x2ea>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	3308      	adds	r3, #8
 8007daa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dac:	6a3b      	ldr	r3, [r7, #32]
 8007dae:	e853 3f00 	ldrex	r3, [r3]
 8007db2:	61fb      	str	r3, [r7, #28]
   return(result);
 8007db4:	69fb      	ldr	r3, [r7, #28]
 8007db6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007dba:	673b      	str	r3, [r7, #112]	@ 0x70
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	3308      	adds	r3, #8
 8007dc2:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8007dc4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007dc6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dc8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007dca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007dcc:	e841 2300 	strex	r3, r2, [r1]
 8007dd0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007dd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d1e5      	bne.n	8007da4 <UART_RxISR_8BIT_FIFOEN+0x26c>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	4a14      	ldr	r2, [pc, #80]	@ (8007e2c <UART_RxISR_8BIT_FIFOEN+0x2f4>)
 8007ddc:	671a      	str	r2, [r3, #112]	@ 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	e853 3f00 	ldrex	r3, [r3]
 8007dea:	60bb      	str	r3, [r7, #8]
   return(result);
 8007dec:	68bb      	ldr	r3, [r7, #8]
 8007dee:	f043 0320 	orr.w	r3, r3, #32
 8007df2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	461a      	mov	r2, r3
 8007dfa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007dfc:	61bb      	str	r3, [r7, #24]
 8007dfe:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e00:	6979      	ldr	r1, [r7, #20]
 8007e02:	69ba      	ldr	r2, [r7, #24]
 8007e04:	e841 2300 	strex	r3, r2, [r1]
 8007e08:	613b      	str	r3, [r7, #16]
   return(result);
 8007e0a:	693b      	ldr	r3, [r7, #16]
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d1e6      	bne.n	8007dde <UART_RxISR_8BIT_FIFOEN+0x2a6>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007e10:	e007      	b.n	8007e22 <UART_RxISR_8BIT_FIFOEN+0x2ea>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	699a      	ldr	r2, [r3, #24]
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	f042 0208 	orr.w	r2, r2, #8
 8007e20:	619a      	str	r2, [r3, #24]
}
 8007e22:	bf00      	nop
 8007e24:	3798      	adds	r7, #152	@ 0x98
 8007e26:	46bd      	mov	sp, r7
 8007e28:	bd80      	pop	{r7, pc}
 8007e2a:	bf00      	nop
 8007e2c:	08007877 	.word	0x08007877

08007e30 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007e30:	b580      	push	{r7, lr}
 8007e32:	b0a8      	sub	sp, #160	@ 0xa0
 8007e34:	af00      	add	r7, sp, #0
 8007e36:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007e3e:	f8a7 309a 	strh.w	r3, [r7, #154]	@ 0x9a
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	69db      	ldr	r3, [r3, #28]
 8007e48:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	689b      	ldr	r3, [r3, #8]
 8007e5c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e66:	2b22      	cmp	r3, #34	@ 0x22
 8007e68:	f040 8153 	bne.w	8008112 <UART_RxISR_16BIT_FIFOEN+0x2e2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007e72:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007e76:	e0fa      	b.n	800806e <UART_RxISR_16BIT_FIFOEN+0x23e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e7e:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007e86:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
      *tmp = (uint16_t)(uhdata & uhMask);
 8007e8a:	f8b7 208c 	ldrh.w	r2, [r7, #140]	@ 0x8c
 8007e8e:	f8b7 309a 	ldrh.w	r3, [r7, #154]	@ 0x9a
 8007e92:	4013      	ands	r3, r2
 8007e94:	b29a      	uxth	r2, r3
 8007e96:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007e9a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ea0:	1c9a      	adds	r2, r3, #2
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007eac:	b29b      	uxth	r3, r3
 8007eae:	3b01      	subs	r3, #1
 8007eb0:	b29a      	uxth	r2, r3
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	69db      	ldr	r3, [r3, #28]
 8007ebe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8007ec2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007ec6:	f003 0307 	and.w	r3, r3, #7
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d053      	beq.n	8007f76 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007ece:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007ed2:	f003 0301 	and.w	r3, r3, #1
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d011      	beq.n	8007efe <UART_RxISR_16BIT_FIFOEN+0xce>
 8007eda:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007ede:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d00b      	beq.n	8007efe <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	2201      	movs	r2, #1
 8007eec:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007ef4:	f043 0201 	orr.w	r2, r3, #1
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007efe:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007f02:	f003 0302 	and.w	r3, r3, #2
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d011      	beq.n	8007f2e <UART_RxISR_16BIT_FIFOEN+0xfe>
 8007f0a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007f0e:	f003 0301 	and.w	r3, r3, #1
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d00b      	beq.n	8007f2e <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	2202      	movs	r2, #2
 8007f1c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007f24:	f043 0204 	orr.w	r2, r3, #4
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007f2e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007f32:	f003 0304 	and.w	r3, r3, #4
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d011      	beq.n	8007f5e <UART_RxISR_16BIT_FIFOEN+0x12e>
 8007f3a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007f3e:	f003 0301 	and.w	r3, r3, #1
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d00b      	beq.n	8007f5e <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	2204      	movs	r2, #4
 8007f4c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007f54:	f043 0202 	orr.w	r2, r3, #2
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d006      	beq.n	8007f76 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007f68:	6878      	ldr	r0, [r7, #4]
 8007f6a:	f7fe fd9e 	bl	8006aaa <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	2200      	movs	r2, #0
 8007f72:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007f7c:	b29b      	uxth	r3, r3
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d175      	bne.n	800806e <UART_RxISR_16BIT_FIFOEN+0x23e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f88:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007f8a:	e853 3f00 	ldrex	r3, [r3]
 8007f8e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007f90:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007f92:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007f96:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	461a      	mov	r2, r3
 8007fa0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007fa4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007fa6:	66ba      	str	r2, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fa8:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007faa:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007fac:	e841 2300 	strex	r3, r2, [r1]
 8007fb0:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007fb2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d1e4      	bne.n	8007f82 <UART_RxISR_16BIT_FIFOEN+0x152>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	3308      	adds	r3, #8
 8007fbe:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fc0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007fc2:	e853 3f00 	ldrex	r3, [r3]
 8007fc6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007fc8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007fca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007fce:	f023 0301 	bic.w	r3, r3, #1
 8007fd2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	3308      	adds	r3, #8
 8007fdc:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007fe0:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007fe2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fe4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007fe6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007fe8:	e841 2300 	strex	r3, r2, [r1]
 8007fec:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007fee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d1e1      	bne.n	8007fb8 <UART_RxISR_16BIT_FIFOEN+0x188>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	2220      	movs	r2, #32
 8007ff8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	2200      	movs	r2, #0
 8008000:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008006:	2b01      	cmp	r3, #1
 8008008:	d12e      	bne.n	8008068 <UART_RxISR_16BIT_FIFOEN+0x238>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	2200      	movs	r2, #0
 800800e:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008016:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008018:	e853 3f00 	ldrex	r3, [r3]
 800801c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800801e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008020:	f023 0310 	bic.w	r3, r3, #16
 8008024:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	461a      	mov	r2, r3
 800802c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800802e:	647b      	str	r3, [r7, #68]	@ 0x44
 8008030:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008032:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008034:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008036:	e841 2300 	strex	r3, r2, [r1]
 800803a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800803c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800803e:	2b00      	cmp	r3, #0
 8008040:	d1e6      	bne.n	8008010 <UART_RxISR_16BIT_FIFOEN+0x1e0>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	69db      	ldr	r3, [r3, #28]
 8008048:	f003 0310 	and.w	r3, r3, #16
 800804c:	2b10      	cmp	r3, #16
 800804e:	d103      	bne.n	8008058 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	2210      	movs	r2, #16
 8008056:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800805e:	4619      	mov	r1, r3
 8008060:	6878      	ldr	r0, [r7, #4]
 8008062:	f7fe fd2b 	bl	8006abc <HAL_UARTEx_RxEventCallback>
 8008066:	e002      	b.n	800806e <UART_RxISR_16BIT_FIFOEN+0x23e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8008068:	6878      	ldr	r0, [r7, #4]
 800806a:	f7f9 fd5d 	bl	8001b28 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800806e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8008072:	2b00      	cmp	r3, #0
 8008074:	d006      	beq.n	8008084 <UART_RxISR_16BIT_FIFOEN+0x254>
 8008076:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800807a:	f003 0320 	and.w	r3, r3, #32
 800807e:	2b00      	cmp	r3, #0
 8008080:	f47f aefa 	bne.w	8007e78 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800808a:	f8a7 307a 	strh.w	r3, [r7, #122]	@ 0x7a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800808e:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 8008092:	2b00      	cmp	r3, #0
 8008094:	d045      	beq.n	8008122 <UART_RxISR_16BIT_FIFOEN+0x2f2>
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800809c:	f8b7 207a 	ldrh.w	r2, [r7, #122]	@ 0x7a
 80080a0:	429a      	cmp	r2, r3
 80080a2:	d23e      	bcs.n	8008122 <UART_RxISR_16BIT_FIFOEN+0x2f2>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	3308      	adds	r3, #8
 80080aa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080ae:	e853 3f00 	ldrex	r3, [r3]
 80080b2:	623b      	str	r3, [r7, #32]
   return(result);
 80080b4:	6a3b      	ldr	r3, [r7, #32]
 80080b6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80080ba:	677b      	str	r3, [r7, #116]	@ 0x74
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	3308      	adds	r3, #8
 80080c2:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80080c4:	633a      	str	r2, [r7, #48]	@ 0x30
 80080c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080c8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80080ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80080cc:	e841 2300 	strex	r3, r2, [r1]
 80080d0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80080d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d1e5      	bne.n	80080a4 <UART_RxISR_16BIT_FIFOEN+0x274>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	4a14      	ldr	r2, [pc, #80]	@ (800812c <UART_RxISR_16BIT_FIFOEN+0x2fc>)
 80080dc:	671a      	str	r2, [r3, #112]	@ 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080e4:	693b      	ldr	r3, [r7, #16]
 80080e6:	e853 3f00 	ldrex	r3, [r3]
 80080ea:	60fb      	str	r3, [r7, #12]
   return(result);
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	f043 0320 	orr.w	r3, r3, #32
 80080f2:	673b      	str	r3, [r7, #112]	@ 0x70
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	461a      	mov	r2, r3
 80080fa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80080fc:	61fb      	str	r3, [r7, #28]
 80080fe:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008100:	69b9      	ldr	r1, [r7, #24]
 8008102:	69fa      	ldr	r2, [r7, #28]
 8008104:	e841 2300 	strex	r3, r2, [r1]
 8008108:	617b      	str	r3, [r7, #20]
   return(result);
 800810a:	697b      	ldr	r3, [r7, #20]
 800810c:	2b00      	cmp	r3, #0
 800810e:	d1e6      	bne.n	80080de <UART_RxISR_16BIT_FIFOEN+0x2ae>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008110:	e007      	b.n	8008122 <UART_RxISR_16BIT_FIFOEN+0x2f2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	699a      	ldr	r2, [r3, #24]
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	f042 0208 	orr.w	r2, r2, #8
 8008120:	619a      	str	r2, [r3, #24]
}
 8008122:	bf00      	nop
 8008124:	37a0      	adds	r7, #160	@ 0xa0
 8008126:	46bd      	mov	sp, r7
 8008128:	bd80      	pop	{r7, pc}
 800812a:	bf00      	nop
 800812c:	080079d7 	.word	0x080079d7

08008130 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008130:	b480      	push	{r7}
 8008132:	b083      	sub	sp, #12
 8008134:	af00      	add	r7, sp, #0
 8008136:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008138:	bf00      	nop
 800813a:	370c      	adds	r7, #12
 800813c:	46bd      	mov	sp, r7
 800813e:	bc80      	pop	{r7}
 8008140:	4770      	bx	lr

08008142 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008142:	b480      	push	{r7}
 8008144:	b083      	sub	sp, #12
 8008146:	af00      	add	r7, sp, #0
 8008148:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800814a:	bf00      	nop
 800814c:	370c      	adds	r7, #12
 800814e:	46bd      	mov	sp, r7
 8008150:	bc80      	pop	{r7}
 8008152:	4770      	bx	lr

08008154 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008154:	b480      	push	{r7}
 8008156:	b083      	sub	sp, #12
 8008158:	af00      	add	r7, sp, #0
 800815a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800815c:	bf00      	nop
 800815e:	370c      	adds	r7, #12
 8008160:	46bd      	mov	sp, r7
 8008162:	bc80      	pop	{r7}
 8008164:	4770      	bx	lr

08008166 <HAL_UARTEx_StopModeWakeUpSourceConfig>:
  *          @arg @ref UART_WAKEUP_ON_STARTBIT
  *          @arg @ref UART_WAKEUP_ON_READDATA_NONEMPTY
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 8008166:	b580      	push	{r7, lr}
 8008168:	b088      	sub	sp, #32
 800816a:	af02      	add	r7, sp, #8
 800816c:	60f8      	str	r0, [r7, #12]
 800816e:	1d3b      	adds	r3, r7, #4
 8008170:	e883 0006 	stmia.w	r3, {r1, r2}
  HAL_StatusTypeDef status = HAL_OK;
 8008174:	2300      	movs	r3, #0
 8008176:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance));
  /* check the wake-up selection parameter */
  assert_param(IS_UART_WAKEUP_SELECTION(WakeUpSelection.WakeUpEvent));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800817e:	2b01      	cmp	r3, #1
 8008180:	d101      	bne.n	8008186 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x20>
 8008182:	2302      	movs	r3, #2
 8008184:	e046      	b.n	8008214 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xae>
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	2201      	movs	r2, #1
 800818a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	2224      	movs	r2, #36	@ 0x24
 8008192:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	681a      	ldr	r2, [r3, #0]
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	f022 0201 	bic.w	r2, r2, #1
 80081a4:	601a      	str	r2, [r3, #0]

  /* Set the wake-up selection scheme */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	689b      	ldr	r3, [r3, #8]
 80081ac:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80081b0:	687a      	ldr	r2, [r7, #4]
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	430a      	orrs	r2, r1
 80081b8:	609a      	str	r2, [r3, #8]

  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d105      	bne.n	80081cc <HAL_UARTEx_StopModeWakeUpSourceConfig+0x66>
  {
    UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
 80081c0:	1d3b      	adds	r3, r7, #4
 80081c2:	e893 0006 	ldmia.w	r3, {r1, r2}
 80081c6:	68f8      	ldr	r0, [r7, #12]
 80081c8:	f000 f911 	bl	80083ee <UARTEx_Wakeup_AddressConfig>
  }

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	681a      	ldr	r2, [r3, #0]
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	f042 0201 	orr.w	r2, r2, #1
 80081da:	601a      	str	r2, [r3, #0]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80081dc:	f7f8 ffd4 	bl	8001188 <HAL_GetTick>
 80081e0:	6138      	str	r0, [r7, #16]

  /* Wait until REACK flag is set */
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80081e2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80081e6:	9300      	str	r3, [sp, #0]
 80081e8:	693b      	ldr	r3, [r7, #16]
 80081ea:	2200      	movs	r2, #0
 80081ec:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80081f0:	68f8      	ldr	r0, [r7, #12]
 80081f2:	f7fe ffcf 	bl	8007194 <UART_WaitOnFlagUntilTimeout>
 80081f6:	4603      	mov	r3, r0
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d002      	beq.n	8008202 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x9c>
  {
    status = HAL_TIMEOUT;
 80081fc:	2303      	movs	r3, #3
 80081fe:	75fb      	strb	r3, [r7, #23]
 8008200:	e003      	b.n	800820a <HAL_UARTEx_StopModeWakeUpSourceConfig+0xa4>
  }
  else
  {
    /* Initialize the UART State */
    huart->gState = HAL_UART_STATE_READY;
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	2220      	movs	r2, #32
 8008206:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	2200      	movs	r2, #0
 800820e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return status;
 8008212:	7dfb      	ldrb	r3, [r7, #23]
}
 8008214:	4618      	mov	r0, r3
 8008216:	3718      	adds	r7, #24
 8008218:	46bd      	mov	sp, r7
 800821a:	bd80      	pop	{r7, pc}

0800821c <HAL_UARTEx_EnableStopMode>:
  * @note The UART is able to wake up the MCU from Stop 1 mode as long as UART clock is HSI or LSE.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart)
{
 800821c:	b480      	push	{r7}
 800821e:	b089      	sub	sp, #36	@ 0x24
 8008220:	af00      	add	r7, sp, #0
 8008222:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800822a:	2b01      	cmp	r3, #1
 800822c:	d101      	bne.n	8008232 <HAL_UARTEx_EnableStopMode+0x16>
 800822e:	2302      	movs	r3, #2
 8008230:	e021      	b.n	8008276 <HAL_UARTEx_EnableStopMode+0x5a>
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	2201      	movs	r2, #1
 8008236:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set UESM bit */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	e853 3f00 	ldrex	r3, [r3]
 8008246:	60bb      	str	r3, [r7, #8]
   return(result);
 8008248:	68bb      	ldr	r3, [r7, #8]
 800824a:	f043 0302 	orr.w	r3, r3, #2
 800824e:	61fb      	str	r3, [r7, #28]
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	461a      	mov	r2, r3
 8008256:	69fb      	ldr	r3, [r7, #28]
 8008258:	61bb      	str	r3, [r7, #24]
 800825a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800825c:	6979      	ldr	r1, [r7, #20]
 800825e:	69ba      	ldr	r2, [r7, #24]
 8008260:	e841 2300 	strex	r3, r2, [r1]
 8008264:	613b      	str	r3, [r7, #16]
   return(result);
 8008266:	693b      	ldr	r3, [r7, #16]
 8008268:	2b00      	cmp	r3, #0
 800826a:	d1e6      	bne.n	800823a <HAL_UARTEx_EnableStopMode+0x1e>

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	2200      	movs	r2, #0
 8008270:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8008274:	2300      	movs	r3, #0
}
 8008276:	4618      	mov	r0, r3
 8008278:	3724      	adds	r7, #36	@ 0x24
 800827a:	46bd      	mov	sp, r7
 800827c:	bc80      	pop	{r7}
 800827e:	4770      	bx	lr

08008280 <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
 8008280:	b580      	push	{r7, lr}
 8008282:	b084      	sub	sp, #16
 8008284:	af00      	add	r7, sp, #0
 8008286:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800828e:	2b01      	cmp	r3, #1
 8008290:	d101      	bne.n	8008296 <HAL_UARTEx_EnableFifoMode+0x16>
 8008292:	2302      	movs	r3, #2
 8008294:	e02b      	b.n	80082ee <HAL_UARTEx_EnableFifoMode+0x6e>
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	2201      	movs	r2, #1
 800829a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	2224      	movs	r2, #36	@ 0x24
 80082a2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	681a      	ldr	r2, [r3, #0]
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	f022 0201 	bic.w	r2, r2, #1
 80082bc:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80082c4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80082cc:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	68fa      	ldr	r2, [r7, #12]
 80082d4:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80082d6:	6878      	ldr	r0, [r7, #4]
 80082d8:	f000 f8ac 	bl	8008434 <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	2220      	movs	r2, #32
 80082e0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	2200      	movs	r2, #0
 80082e8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 80082ec:	2300      	movs	r3, #0
}
 80082ee:	4618      	mov	r0, r3
 80082f0:	3710      	adds	r7, #16
 80082f2:	46bd      	mov	sp, r7
 80082f4:	bd80      	pop	{r7, pc}

080082f6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80082f6:	b580      	push	{r7, lr}
 80082f8:	b084      	sub	sp, #16
 80082fa:	af00      	add	r7, sp, #0
 80082fc:	6078      	str	r0, [r7, #4]
 80082fe:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8008306:	2b01      	cmp	r3, #1
 8008308:	d101      	bne.n	800830e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800830a:	2302      	movs	r3, #2
 800830c:	e02d      	b.n	800836a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	2201      	movs	r2, #1
 8008312:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	2224      	movs	r2, #36	@ 0x24
 800831a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	681a      	ldr	r2, [r3, #0]
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	f022 0201 	bic.w	r2, r2, #1
 8008334:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	689b      	ldr	r3, [r3, #8]
 800833c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	683a      	ldr	r2, [r7, #0]
 8008346:	430a      	orrs	r2, r1
 8008348:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800834a:	6878      	ldr	r0, [r7, #4]
 800834c:	f000 f872 	bl	8008434 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	68fa      	ldr	r2, [r7, #12]
 8008356:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	2220      	movs	r2, #32
 800835c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	2200      	movs	r2, #0
 8008364:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8008368:	2300      	movs	r3, #0
}
 800836a:	4618      	mov	r0, r3
 800836c:	3710      	adds	r7, #16
 800836e:	46bd      	mov	sp, r7
 8008370:	bd80      	pop	{r7, pc}

08008372 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008372:	b580      	push	{r7, lr}
 8008374:	b084      	sub	sp, #16
 8008376:	af00      	add	r7, sp, #0
 8008378:	6078      	str	r0, [r7, #4]
 800837a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8008382:	2b01      	cmp	r3, #1
 8008384:	d101      	bne.n	800838a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008386:	2302      	movs	r3, #2
 8008388:	e02d      	b.n	80083e6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	2201      	movs	r2, #1
 800838e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	2224      	movs	r2, #36	@ 0x24
 8008396:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	681a      	ldr	r2, [r3, #0]
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	f022 0201 	bic.w	r2, r2, #1
 80083b0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	689b      	ldr	r3, [r3, #8]
 80083b8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	683a      	ldr	r2, [r7, #0]
 80083c2:	430a      	orrs	r2, r1
 80083c4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80083c6:	6878      	ldr	r0, [r7, #4]
 80083c8:	f000 f834 	bl	8008434 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	68fa      	ldr	r2, [r7, #12]
 80083d2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	2220      	movs	r2, #32
 80083d8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	2200      	movs	r2, #0
 80083e0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 80083e4:	2300      	movs	r3, #0
}
 80083e6:	4618      	mov	r0, r3
 80083e8:	3710      	adds	r7, #16
 80083ea:	46bd      	mov	sp, r7
 80083ec:	bd80      	pop	{r7, pc}

080083ee <UARTEx_Wakeup_AddressConfig>:
  * @param huart           UART handle.
  * @param WakeUpSelection UART wake up from stop mode parameters.
  * @retval None
  */
static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 80083ee:	b480      	push	{r7}
 80083f0:	b085      	sub	sp, #20
 80083f2:	af00      	add	r7, sp, #0
 80083f4:	60f8      	str	r0, [r7, #12]
 80083f6:	1d3b      	adds	r3, r7, #4
 80083f8:	e883 0006 	stmia.w	r3, {r1, r2}
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));

  /* Set the USART address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	685b      	ldr	r3, [r3, #4]
 8008402:	f023 0210 	bic.w	r2, r3, #16
 8008406:	893b      	ldrh	r3, [r7, #8]
 8008408:	4619      	mov	r1, r3
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	430a      	orrs	r2, r1
 8008410:	605a      	str	r2, [r3, #4]

  /* Set the USART address node */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	685b      	ldr	r3, [r3, #4]
 8008418:	f023 417f 	bic.w	r1, r3, #4278190080	@ 0xff000000
 800841c:	7abb      	ldrb	r3, [r7, #10]
 800841e:	061a      	lsls	r2, r3, #24
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	430a      	orrs	r2, r1
 8008426:	605a      	str	r2, [r3, #4]
}
 8008428:	bf00      	nop
 800842a:	3714      	adds	r7, #20
 800842c:	46bd      	mov	sp, r7
 800842e:	bc80      	pop	{r7}
 8008430:	4770      	bx	lr
	...

08008434 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008434:	b480      	push	{r7}
 8008436:	b085      	sub	sp, #20
 8008438:	af00      	add	r7, sp, #0
 800843a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008440:	2b00      	cmp	r3, #0
 8008442:	d108      	bne.n	8008456 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	2201      	movs	r2, #1
 8008448:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	2201      	movs	r2, #1
 8008450:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008454:	e031      	b.n	80084ba <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008456:	2308      	movs	r3, #8
 8008458:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800845a:	2308      	movs	r3, #8
 800845c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	689b      	ldr	r3, [r3, #8]
 8008464:	0e5b      	lsrs	r3, r3, #25
 8008466:	b2db      	uxtb	r3, r3
 8008468:	f003 0307 	and.w	r3, r3, #7
 800846c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	689b      	ldr	r3, [r3, #8]
 8008474:	0f5b      	lsrs	r3, r3, #29
 8008476:	b2db      	uxtb	r3, r3
 8008478:	f003 0307 	and.w	r3, r3, #7
 800847c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800847e:	7bbb      	ldrb	r3, [r7, #14]
 8008480:	7b3a      	ldrb	r2, [r7, #12]
 8008482:	4910      	ldr	r1, [pc, #64]	@ (80084c4 <UARTEx_SetNbDataToProcess+0x90>)
 8008484:	5c8a      	ldrb	r2, [r1, r2]
 8008486:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800848a:	7b3a      	ldrb	r2, [r7, #12]
 800848c:	490e      	ldr	r1, [pc, #56]	@ (80084c8 <UARTEx_SetNbDataToProcess+0x94>)
 800848e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008490:	fb93 f3f2 	sdiv	r3, r3, r2
 8008494:	b29a      	uxth	r2, r3
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800849c:	7bfb      	ldrb	r3, [r7, #15]
 800849e:	7b7a      	ldrb	r2, [r7, #13]
 80084a0:	4908      	ldr	r1, [pc, #32]	@ (80084c4 <UARTEx_SetNbDataToProcess+0x90>)
 80084a2:	5c8a      	ldrb	r2, [r1, r2]
 80084a4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80084a8:	7b7a      	ldrb	r2, [r7, #13]
 80084aa:	4907      	ldr	r1, [pc, #28]	@ (80084c8 <UARTEx_SetNbDataToProcess+0x94>)
 80084ac:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80084ae:	fb93 f3f2 	sdiv	r3, r3, r2
 80084b2:	b29a      	uxth	r2, r3
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80084ba:	bf00      	nop
 80084bc:	3714      	adds	r7, #20
 80084be:	46bd      	mov	sp, r7
 80084c0:	bc80      	pop	{r7}
 80084c2:	4770      	bx	lr
 80084c4:	0800d3e4 	.word	0x0800d3e4
 80084c8:	0800d3ec 	.word	0x0800d3ec

080084cc <RadioInit>:
TimerEvent_t RxTimeoutTimer;

/* Private  functions ---------------------------------------------------------*/

static void RadioInit( RadioEvents_t *events )
{
 80084cc:	b580      	push	{r7, lr}
 80084ce:	b084      	sub	sp, #16
 80084d0:	af02      	add	r7, sp, #8
 80084d2:	6078      	str	r0, [r7, #4]
    RadioEvents = events;
 80084d4:	4a24      	ldr	r2, [pc, #144]	@ (8008568 <RadioInit+0x9c>)
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	6013      	str	r3, [r2, #0]

    SubgRf.RxContinuous = false;
 80084da:	4b24      	ldr	r3, [pc, #144]	@ (800856c <RadioInit+0xa0>)
 80084dc:	2200      	movs	r2, #0
 80084de:	705a      	strb	r2, [r3, #1]
    SubgRf.TxTimeout = 0;
 80084e0:	4b22      	ldr	r3, [pc, #136]	@ (800856c <RadioInit+0xa0>)
 80084e2:	2200      	movs	r2, #0
 80084e4:	605a      	str	r2, [r3, #4]
    SubgRf.RxTimeout = 0;
 80084e6:	4b21      	ldr	r3, [pc, #132]	@ (800856c <RadioInit+0xa0>)
 80084e8:	2200      	movs	r2, #0
 80084ea:	609a      	str	r2, [r3, #8]
    /*See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 80084ec:	4b1f      	ldr	r3, [pc, #124]	@ (800856c <RadioInit+0xa0>)
 80084ee:	2200      	movs	r2, #0
 80084f0:	659a      	str	r2, [r3, #88]	@ 0x58

    SUBGRF_Init( RadioOnDioIrq );
 80084f2:	481f      	ldr	r0, [pc, #124]	@ (8008570 <RadioInit+0xa4>)
 80084f4:	f001 ff88 	bl	800a408 <SUBGRF_Init>
    /*SubgRf.publicNetwork set to false*/
    SubgRf.PublicNetwork.Current = false;
 80084f8:	4b1c      	ldr	r3, [pc, #112]	@ (800856c <RadioInit+0xa0>)
 80084fa:	2200      	movs	r2, #0
 80084fc:	735a      	strb	r2, [r3, #13]
    SubgRf.PublicNetwork.Previous = false;
 80084fe:	4b1b      	ldr	r3, [pc, #108]	@ (800856c <RadioInit+0xa0>)
 8008500:	2200      	movs	r2, #0
 8008502:	731a      	strb	r2, [r3, #12]

    RADIO_IRQ_PROCESS_INIT();

    SUBGRF_SetRegulatorMode( );
 8008504:	f002 fa18 	bl	800a938 <SUBGRF_SetRegulatorMode>

    SUBGRF_SetBufferBaseAddress( 0x00, 0x00 );
 8008508:	2100      	movs	r1, #0
 800850a:	2000      	movs	r0, #0
 800850c:	f002 fde0 	bl	800b0d0 <SUBGRF_SetBufferBaseAddress>
    SUBGRF_SetTxParams( RFO_LP, 0, RADIO_RAMP_200_US );
 8008510:	2204      	movs	r2, #4
 8008512:	2100      	movs	r1, #0
 8008514:	2001      	movs	r0, #1
 8008516:	f002 fb9d 	bl	800ac54 <SUBGRF_SetTxParams>
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 800851a:	2300      	movs	r3, #0
 800851c:	2200      	movs	r2, #0
 800851e:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8008522:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8008526:	f002 facd 	bl	800aac4 <SUBGRF_SetDioIrqParams>

    /* ST_WORKAROUND_BEGIN: Sleep radio */
    RadioSleep();
 800852a:	f000 fe83 	bl	8009234 <RadioSleep>
    /* ST_WORKAROUND_END */
    // Initialize driver timeout timers
    TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
 800852e:	2300      	movs	r3, #0
 8008530:	9300      	str	r3, [sp, #0]
 8008532:	4b10      	ldr	r3, [pc, #64]	@ (8008574 <RadioInit+0xa8>)
 8008534:	2200      	movs	r2, #0
 8008536:	f04f 31ff 	mov.w	r1, #4294967295
 800853a:	480f      	ldr	r0, [pc, #60]	@ (8008578 <RadioInit+0xac>)
 800853c:	f004 f8b4 	bl	800c6a8 <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
 8008540:	2300      	movs	r3, #0
 8008542:	9300      	str	r3, [sp, #0]
 8008544:	4b0d      	ldr	r3, [pc, #52]	@ (800857c <RadioInit+0xb0>)
 8008546:	2200      	movs	r2, #0
 8008548:	f04f 31ff 	mov.w	r1, #4294967295
 800854c:	480c      	ldr	r0, [pc, #48]	@ (8008580 <RadioInit+0xb4>)
 800854e:	f004 f8ab 	bl	800c6a8 <UTIL_TIMER_Create>
    TimerStop( &TxTimeoutTimer );
 8008552:	4809      	ldr	r0, [pc, #36]	@ (8008578 <RadioInit+0xac>)
 8008554:	f004 f94c 	bl	800c7f0 <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutTimer );
 8008558:	4809      	ldr	r0, [pc, #36]	@ (8008580 <RadioInit+0xb4>)
 800855a:	f004 f949 	bl	800c7f0 <UTIL_TIMER_Stop>
}
 800855e:	bf00      	nop
 8008560:	3708      	adds	r7, #8
 8008562:	46bd      	mov	sp, r7
 8008564:	bd80      	pop	{r7, pc}
 8008566:	bf00      	nop
 8008568:	200002cc 	.word	0x200002cc
 800856c:	200002d0 	.word	0x200002d0
 8008570:	0800961d 	.word	0x0800961d
 8008574:	080095a5 	.word	0x080095a5
 8008578:	2000032c 	.word	0x2000032c
 800857c:	080095b9 	.word	0x080095b9
 8008580:	20000344 	.word	0x20000344

08008584 <RadioGetStatus>:

static RadioState_t RadioGetStatus( void )
{
 8008584:	b580      	push	{r7, lr}
 8008586:	af00      	add	r7, sp, #0
    switch( SUBGRF_GetOperatingMode( ) )
 8008588:	f001 ff82 	bl	800a490 <SUBGRF_GetOperatingMode>
 800858c:	4603      	mov	r3, r0
 800858e:	2b07      	cmp	r3, #7
 8008590:	d00a      	beq.n	80085a8 <RadioGetStatus+0x24>
 8008592:	2b07      	cmp	r3, #7
 8008594:	dc0a      	bgt.n	80085ac <RadioGetStatus+0x28>
 8008596:	2b04      	cmp	r3, #4
 8008598:	d002      	beq.n	80085a0 <RadioGetStatus+0x1c>
 800859a:	2b05      	cmp	r3, #5
 800859c:	d002      	beq.n	80085a4 <RadioGetStatus+0x20>
 800859e:	e005      	b.n	80085ac <RadioGetStatus+0x28>
    {
        case MODE_TX:
            return RF_TX_RUNNING;
 80085a0:	2302      	movs	r3, #2
 80085a2:	e004      	b.n	80085ae <RadioGetStatus+0x2a>
        case MODE_RX:
            return RF_RX_RUNNING;
 80085a4:	2301      	movs	r3, #1
 80085a6:	e002      	b.n	80085ae <RadioGetStatus+0x2a>
        case MODE_CAD:
            return RF_CAD;
 80085a8:	2303      	movs	r3, #3
 80085aa:	e000      	b.n	80085ae <RadioGetStatus+0x2a>
        default:
            return RF_IDLE;
 80085ac:	2300      	movs	r3, #0
    }
}
 80085ae:	4618      	mov	r0, r3
 80085b0:	bd80      	pop	{r7, pc}
	...

080085b4 <RadioSetModem>:

static void RadioSetModem( RadioModems_t modem )
{
 80085b4:	b580      	push	{r7, lr}
 80085b6:	b082      	sub	sp, #8
 80085b8:	af00      	add	r7, sp, #0
 80085ba:	4603      	mov	r3, r0
 80085bc:	71fb      	strb	r3, [r7, #7]
    SubgRf.Modem = modem;
 80085be:	4a2a      	ldr	r2, [pc, #168]	@ (8008668 <RadioSetModem+0xb4>)
 80085c0:	79fb      	ldrb	r3, [r7, #7]
 80085c2:	7013      	strb	r3, [r2, #0]
    RFW_SetRadioModem( modem );
 80085c4:	79fb      	ldrb	r3, [r7, #7]
 80085c6:	4618      	mov	r0, r3
 80085c8:	f003 f945 	bl	800b856 <RFW_SetRadioModem>
    switch( modem )
 80085cc:	79fb      	ldrb	r3, [r7, #7]
 80085ce:	2b05      	cmp	r3, #5
 80085d0:	d80e      	bhi.n	80085f0 <RadioSetModem+0x3c>
 80085d2:	a201      	add	r2, pc, #4	@ (adr r2, 80085d8 <RadioSetModem+0x24>)
 80085d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085d8:	080085ff 	.word	0x080085ff
 80085dc:	0800860d 	.word	0x0800860d
 80085e0:	080085f1 	.word	0x080085f1
 80085e4:	08008633 	.word	0x08008633
 80085e8:	08008641 	.word	0x08008641
 80085ec:	0800864f 	.word	0x0800864f
    {
    default:
    case MODEM_MSK:
        SUBGRF_SetPacketType( PACKET_TYPE_GMSK );
 80085f0:	2003      	movs	r0, #3
 80085f2:	f002 fb09 	bl	800ac08 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 80085f6:	4b1c      	ldr	r3, [pc, #112]	@ (8008668 <RadioSetModem+0xb4>)
 80085f8:	2200      	movs	r2, #0
 80085fa:	735a      	strb	r2, [r3, #13]
        break;
 80085fc:	e02f      	b.n	800865e <RadioSetModem+0xaa>
    case MODEM_FSK:
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 80085fe:	2000      	movs	r0, #0
 8008600:	f002 fb02 	bl	800ac08 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8008604:	4b18      	ldr	r3, [pc, #96]	@ (8008668 <RadioSetModem+0xb4>)
 8008606:	2200      	movs	r2, #0
 8008608:	735a      	strb	r2, [r3, #13]
        break;
 800860a:	e028      	b.n	800865e <RadioSetModem+0xaa>
    case MODEM_LORA:
        SUBGRF_SetPacketType( PACKET_TYPE_LORA );
 800860c:	2001      	movs	r0, #1
 800860e:	f002 fafb 	bl	800ac08 <SUBGRF_SetPacketType>
        // Public/Private network register is reset when switching modems
        if( SubgRf.PublicNetwork.Current != SubgRf.PublicNetwork.Previous )
 8008612:	4b15      	ldr	r3, [pc, #84]	@ (8008668 <RadioSetModem+0xb4>)
 8008614:	7b5a      	ldrb	r2, [r3, #13]
 8008616:	4b14      	ldr	r3, [pc, #80]	@ (8008668 <RadioSetModem+0xb4>)
 8008618:	7b1b      	ldrb	r3, [r3, #12]
 800861a:	429a      	cmp	r2, r3
 800861c:	d01e      	beq.n	800865c <RadioSetModem+0xa8>
        {
            SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous;
 800861e:	4b12      	ldr	r3, [pc, #72]	@ (8008668 <RadioSetModem+0xb4>)
 8008620:	7b1a      	ldrb	r2, [r3, #12]
 8008622:	4b11      	ldr	r3, [pc, #68]	@ (8008668 <RadioSetModem+0xb4>)
 8008624:	735a      	strb	r2, [r3, #13]
            RadioSetPublicNetwork( SubgRf.PublicNetwork.Current );
 8008626:	4b10      	ldr	r3, [pc, #64]	@ (8008668 <RadioSetModem+0xb4>)
 8008628:	7b5b      	ldrb	r3, [r3, #13]
 800862a:	4618      	mov	r0, r3
 800862c:	f000 ff84 	bl	8009538 <RadioSetPublicNetwork>
        }
        break;
 8008630:	e014      	b.n	800865c <RadioSetModem+0xa8>
    case MODEM_BPSK:
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 8008632:	2002      	movs	r0, #2
 8008634:	f002 fae8 	bl	800ac08 <SUBGRF_SetPacketType>
        // When switching to BPSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8008638:	4b0b      	ldr	r3, [pc, #44]	@ (8008668 <RadioSetModem+0xb4>)
 800863a:	2200      	movs	r2, #0
 800863c:	735a      	strb	r2, [r3, #13]
        break;
 800863e:	e00e      	b.n	800865e <RadioSetModem+0xaa>
#if (RADIO_SIGFOX_ENABLE == 1)
    case MODEM_SIGFOX_TX:
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 8008640:	2002      	movs	r0, #2
 8008642:	f002 fae1 	bl	800ac08 <SUBGRF_SetPacketType>
        // When switching to BPSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8008646:	4b08      	ldr	r3, [pc, #32]	@ (8008668 <RadioSetModem+0xb4>)
 8008648:	2200      	movs	r2, #0
 800864a:	735a      	strb	r2, [r3, #13]
        break;
 800864c:	e007      	b.n	800865e <RadioSetModem+0xaa>
    case MODEM_SIGFOX_RX:
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 800864e:	2000      	movs	r0, #0
 8008650:	f002 fada 	bl	800ac08 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8008654:	4b04      	ldr	r3, [pc, #16]	@ (8008668 <RadioSetModem+0xb4>)
 8008656:	2200      	movs	r2, #0
 8008658:	735a      	strb	r2, [r3, #13]
        break;
 800865a:	e000      	b.n	800865e <RadioSetModem+0xaa>
        break;
 800865c:	bf00      	nop
#endif /*RADIO_SIGFOX_ENABLE == 1*/
    }
}
 800865e:	bf00      	nop
 8008660:	3708      	adds	r7, #8
 8008662:	46bd      	mov	sp, r7
 8008664:	bd80      	pop	{r7, pc}
 8008666:	bf00      	nop
 8008668:	200002d0 	.word	0x200002d0

0800866c <RadioSetChannel>:

static void RadioSetChannel( uint32_t freq )
{
 800866c:	b580      	push	{r7, lr}
 800866e:	b082      	sub	sp, #8
 8008670:	af00      	add	r7, sp, #0
 8008672:	6078      	str	r0, [r7, #4]
    SUBGRF_SetRfFrequency( freq );
 8008674:	6878      	ldr	r0, [r7, #4]
 8008676:	f002 fa81 	bl	800ab7c <SUBGRF_SetRfFrequency>
}
 800867a:	bf00      	nop
 800867c:	3708      	adds	r7, #8
 800867e:	46bd      	mov	sp, r7
 8008680:	bd80      	pop	{r7, pc}

08008682 <RadioIsChannelFree>:

static bool RadioIsChannelFree( uint32_t freq, uint32_t rxBandwidth, int16_t rssiThresh, uint32_t maxCarrierSenseTime )
{
 8008682:	b580      	push	{r7, lr}
 8008684:	b090      	sub	sp, #64	@ 0x40
 8008686:	af0a      	add	r7, sp, #40	@ 0x28
 8008688:	60f8      	str	r0, [r7, #12]
 800868a:	60b9      	str	r1, [r7, #8]
 800868c:	603b      	str	r3, [r7, #0]
 800868e:	4613      	mov	r3, r2
 8008690:	80fb      	strh	r3, [r7, #6]
    bool status = true;
 8008692:	2301      	movs	r3, #1
 8008694:	75fb      	strb	r3, [r7, #23]
    int16_t rssi = 0;
 8008696:	2300      	movs	r3, #0
 8008698:	82bb      	strh	r3, [r7, #20]
    uint32_t carrierSenseTime = 0;
 800869a:	2300      	movs	r3, #0
 800869c:	613b      	str	r3, [r7, #16]

    RadioStandby( );  /* ST_WORKAROUND: Prevent multiple sleeps with TXCO delay */
 800869e:	f000 fddc 	bl	800925a <RadioStandby>

    RadioSetModem( MODEM_FSK );
 80086a2:	2000      	movs	r0, #0
 80086a4:	f7ff ff86 	bl	80085b4 <RadioSetModem>

    RadioSetChannel( freq );
 80086a8:	68f8      	ldr	r0, [r7, #12]
 80086aa:	f7ff ffdf 	bl	800866c <RadioSetChannel>

    // Set Rx bandwidth. Other parameters are not used.
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 80086ae:	2301      	movs	r3, #1
 80086b0:	9309      	str	r3, [sp, #36]	@ 0x24
 80086b2:	2300      	movs	r3, #0
 80086b4:	9308      	str	r3, [sp, #32]
 80086b6:	2300      	movs	r3, #0
 80086b8:	9307      	str	r3, [sp, #28]
 80086ba:	2300      	movs	r3, #0
 80086bc:	9306      	str	r3, [sp, #24]
 80086be:	2300      	movs	r3, #0
 80086c0:	9305      	str	r3, [sp, #20]
 80086c2:	2300      	movs	r3, #0
 80086c4:	9304      	str	r3, [sp, #16]
 80086c6:	2300      	movs	r3, #0
 80086c8:	9303      	str	r3, [sp, #12]
 80086ca:	2300      	movs	r3, #0
 80086cc:	9302      	str	r3, [sp, #8]
 80086ce:	2303      	movs	r3, #3
 80086d0:	9301      	str	r3, [sp, #4]
 80086d2:	68bb      	ldr	r3, [r7, #8]
 80086d4:	9300      	str	r3, [sp, #0]
 80086d6:	2300      	movs	r3, #0
 80086d8:	f44f 7216 	mov.w	r2, #600	@ 0x258
 80086dc:	68b9      	ldr	r1, [r7, #8]
 80086de:	2000      	movs	r0, #0
 80086e0:	f000 f83c 	bl	800875c <RadioSetRxConfig>
                      0, false, 0, 0, false, true );
    RadioRx( 0 );
 80086e4:	2000      	movs	r0, #0
 80086e6:	f000 fdbf 	bl	8009268 <RadioRx>

    RADIO_DELAY_MS( RadioGetWakeupTime( ) );
 80086ea:	f000 ff53 	bl	8009594 <RadioGetWakeupTime>
 80086ee:	4603      	mov	r3, r0
 80086f0:	4618      	mov	r0, r3
 80086f2:	f7f8 fd5d 	bl	80011b0 <HAL_Delay>

    carrierSenseTime = TimerGetCurrentTime( );
 80086f6:	f004 f995 	bl	800ca24 <UTIL_TIMER_GetCurrentTime>
 80086fa:	6138      	str	r0, [r7, #16]

    // Perform carrier sense for maxCarrierSenseTime
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 80086fc:	e00d      	b.n	800871a <RadioIsChannelFree+0x98>
    {
        rssi = RadioRssi( MODEM_FSK );
 80086fe:	2000      	movs	r0, #0
 8008700:	f000 fe9a 	bl	8009438 <RadioRssi>
 8008704:	4603      	mov	r3, r0
 8008706:	82bb      	strh	r3, [r7, #20]

        if( rssi > rssiThresh )
 8008708:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 800870c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008710:	429a      	cmp	r2, r3
 8008712:	dd02      	ble.n	800871a <RadioIsChannelFree+0x98>
        {
            status = false;
 8008714:	2300      	movs	r3, #0
 8008716:	75fb      	strb	r3, [r7, #23]
            break;
 8008718:	e006      	b.n	8008728 <RadioIsChannelFree+0xa6>
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 800871a:	6938      	ldr	r0, [r7, #16]
 800871c:	f004 f994 	bl	800ca48 <UTIL_TIMER_GetElapsedTime>
 8008720:	4602      	mov	r2, r0
 8008722:	683b      	ldr	r3, [r7, #0]
 8008724:	4293      	cmp	r3, r2
 8008726:	d8ea      	bhi.n	80086fe <RadioIsChannelFree+0x7c>
        }
    }
    RadioStandby( ); /* ST_WORKAROUND: Prevent multiple sleeps with TXCO delay */
 8008728:	f000 fd97 	bl	800925a <RadioStandby>

    return status;
 800872c:	7dfb      	ldrb	r3, [r7, #23]
}
 800872e:	4618      	mov	r0, r3
 8008730:	3718      	adds	r7, #24
 8008732:	46bd      	mov	sp, r7
 8008734:	bd80      	pop	{r7, pc}

08008736 <RadioRandom>:

static uint32_t RadioRandom( void )
{
 8008736:	b580      	push	{r7, lr}
 8008738:	b082      	sub	sp, #8
 800873a:	af00      	add	r7, sp, #0
    uint32_t rnd = 0;
 800873c:	2300      	movs	r3, #0
 800873e:	607b      	str	r3, [r7, #4]

    /*
     * Radio setup for random number generation
     */
    // Disable modem interrupts
    SUBGRF_SetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8008740:	2300      	movs	r3, #0
 8008742:	2200      	movs	r2, #0
 8008744:	2100      	movs	r1, #0
 8008746:	2000      	movs	r0, #0
 8008748:	f002 f9bc 	bl	800aac4 <SUBGRF_SetDioIrqParams>

    rnd = SUBGRF_GetRandom();
 800874c:	f001 ff71 	bl	800a632 <SUBGRF_GetRandom>
 8008750:	6078      	str	r0, [r7, #4]

    return rnd;
 8008752:	687b      	ldr	r3, [r7, #4]
}
 8008754:	4618      	mov	r0, r3
 8008756:	3708      	adds	r7, #8
 8008758:	46bd      	mov	sp, r7
 800875a:	bd80      	pop	{r7, pc}

0800875c <RadioSetRxConfig>:
                              uint32_t bandwidthAfc, uint16_t preambleLen,
                              uint16_t symbTimeout, bool fixLen,
                              uint8_t payloadLen,
                              bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                              bool iqInverted, bool rxContinuous )
{
 800875c:	b580      	push	{r7, lr}
 800875e:	b08a      	sub	sp, #40	@ 0x28
 8008760:	af00      	add	r7, sp, #0
 8008762:	60b9      	str	r1, [r7, #8]
 8008764:	607a      	str	r2, [r7, #4]
 8008766:	461a      	mov	r2, r3
 8008768:	4603      	mov	r3, r0
 800876a:	73fb      	strb	r3, [r7, #15]
 800876c:	4613      	mov	r3, r2
 800876e:	73bb      	strb	r3, [r7, #14]
#if (RADIO_SIGFOX_ENABLE == 1)
    uint8_t modReg;
#endif
    SubgRf.RxContinuous = rxContinuous;
 8008770:	4ab9      	ldr	r2, [pc, #740]	@ (8008a58 <RadioSetRxConfig+0x2fc>)
 8008772:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8008776:	7053      	strb	r3, [r2, #1]
    RFW_DeInit(); /* ST_WORKAROUND: Switch Off FwPacketDecoding by default */
 8008778:	f003 f82b 	bl	800b7d2 <RFW_DeInit>
    if( rxContinuous == true )
 800877c:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8008780:	2b00      	cmp	r3, #0
 8008782:	d001      	beq.n	8008788 <RadioSetRxConfig+0x2c>
    {
        symbTimeout = 0;
 8008784:	2300      	movs	r3, #0
 8008786:	873b      	strh	r3, [r7, #56]	@ 0x38
    }
    if( fixLen == true )
 8008788:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800878c:	2b00      	cmp	r3, #0
 800878e:	d004      	beq.n	800879a <RadioSetRxConfig+0x3e>
    {
        MaxPayloadLength = payloadLen;
 8008790:	4ab2      	ldr	r2, [pc, #712]	@ (8008a5c <RadioSetRxConfig+0x300>)
 8008792:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8008796:	7013      	strb	r3, [r2, #0]
 8008798:	e002      	b.n	80087a0 <RadioSetRxConfig+0x44>
    }
    else
    {
        MaxPayloadLength = 0xFF;
 800879a:	4bb0      	ldr	r3, [pc, #704]	@ (8008a5c <RadioSetRxConfig+0x300>)
 800879c:	22ff      	movs	r2, #255	@ 0xff
 800879e:	701a      	strb	r2, [r3, #0]
    }

    switch( modem )
 80087a0:	7bfb      	ldrb	r3, [r7, #15]
 80087a2:	2b05      	cmp	r3, #5
 80087a4:	d009      	beq.n	80087ba <RadioSetRxConfig+0x5e>
 80087a6:	2b05      	cmp	r3, #5
 80087a8:	f300 81ca 	bgt.w	8008b40 <RadioSetRxConfig+0x3e4>
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	f000 80bf 	beq.w	8008930 <RadioSetRxConfig+0x1d4>
 80087b2:	2b01      	cmp	r3, #1
 80087b4:	f000 8124 	beq.w	8008a00 <RadioSetRxConfig+0x2a4>
            // Timeout Max, Timeout handled directly in SetRx function
            SubgRf.RxTimeout = 0xFFFF;

            break;
        default:
            break;
 80087b8:	e1c2      	b.n	8008b40 <RadioSetRxConfig+0x3e4>
            SUBGRF_SetStopRxTimerOnPreambleDetect( true );
 80087ba:	2001      	movs	r0, #1
 80087bc:	f002 f87e 	bl	800a8bc <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 80087c0:	4ba5      	ldr	r3, [pc, #660]	@ (8008a58 <RadioSetRxConfig+0x2fc>)
 80087c2:	2200      	movs	r2, #0
 80087c4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 80087c8:	4aa3      	ldr	r2, [pc, #652]	@ (8008a58 <RadioSetRxConfig+0x2fc>)
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_05;
 80087ce:	4ba2      	ldr	r3, [pc, #648]	@ (8008a58 <RadioSetRxConfig+0x2fc>)
 80087d0:	2209      	movs	r2, #9
 80087d2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = 800;
 80087d6:	4ba0      	ldr	r3, [pc, #640]	@ (8008a58 <RadioSetRxConfig+0x2fc>)
 80087d8:	f44f 7248 	mov.w	r2, #800	@ 0x320
 80087dc:	641a      	str	r2, [r3, #64]	@ 0x40
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 80087de:	68b8      	ldr	r0, [r7, #8]
 80087e0:	f002 ff2a 	bl	800b638 <SUBGRF_GetFskBandwidthRegValue>
 80087e4:	4603      	mov	r3, r0
 80087e6:	461a      	mov	r2, r3
 80087e8:	4b9b      	ldr	r3, [pc, #620]	@ (8008a58 <RadioSetRxConfig+0x2fc>)
 80087ea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 80087ee:	4b9a      	ldr	r3, [pc, #616]	@ (8008a58 <RadioSetRxConfig+0x2fc>)
 80087f0:	2200      	movs	r2, #0
 80087f2:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 80087f4:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80087f6:	00db      	lsls	r3, r3, #3
 80087f8:	b29a      	uxth	r2, r3
 80087fa:	4b97      	ldr	r3, [pc, #604]	@ (8008a58 <RadioSetRxConfig+0x2fc>)
 80087fc:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_OFF;
 80087fe:	4b96      	ldr	r3, [pc, #600]	@ (8008a58 <RadioSetRxConfig+0x2fc>)
 8008800:	2200      	movs	r2, #0
 8008802:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 2 << 3; // convert byte into bit
 8008804:	4b94      	ldr	r3, [pc, #592]	@ (8008a58 <RadioSetRxConfig+0x2fc>)
 8008806:	2210      	movs	r2, #16
 8008808:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 800880a:	4b93      	ldr	r3, [pc, #588]	@ (8008a58 <RadioSetRxConfig+0x2fc>)
 800880c:	2200      	movs	r2, #0
 800880e:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = RADIO_PACKET_FIXED_LENGTH;
 8008810:	4b91      	ldr	r3, [pc, #580]	@ (8008a58 <RadioSetRxConfig+0x2fc>)
 8008812:	2200      	movs	r2, #0
 8008814:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 8008816:	4b91      	ldr	r3, [pc, #580]	@ (8008a5c <RadioSetRxConfig+0x300>)
 8008818:	781a      	ldrb	r2, [r3, #0]
 800881a:	4b8f      	ldr	r3, [pc, #572]	@ (8008a58 <RadioSetRxConfig+0x2fc>)
 800881c:	759a      	strb	r2, [r3, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 800881e:	4b8e      	ldr	r3, [pc, #568]	@ (8008a58 <RadioSetRxConfig+0x2fc>)
 8008820:	2201      	movs	r2, #1
 8008822:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREE_OFF;
 8008824:	4b8c      	ldr	r3, [pc, #560]	@ (8008a58 <RadioSetRxConfig+0x2fc>)
 8008826:	2200      	movs	r2, #0
 8008828:	761a      	strb	r2, [r3, #24]
            RadioSetModem( MODEM_SIGFOX_RX );
 800882a:	2005      	movs	r0, #5
 800882c:	f7ff fec2 	bl	80085b4 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8008830:	488b      	ldr	r0, [pc, #556]	@ (8008a60 <RadioSetRxConfig+0x304>)
 8008832:	f002 fadd 	bl	800adf0 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8008836:	488b      	ldr	r0, [pc, #556]	@ (8008a64 <RadioSetRxConfig+0x308>)
 8008838:	f002 fbac 	bl	800af94 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){0xB2, 0x27, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 800883c:	4a8a      	ldr	r2, [pc, #552]	@ (8008a68 <RadioSetRxConfig+0x30c>)
 800883e:	f107 031c 	add.w	r3, r7, #28
 8008842:	e892 0003 	ldmia.w	r2, {r0, r1}
 8008846:	e883 0003 	stmia.w	r3, {r0, r1}
 800884a:	f107 031c 	add.w	r3, r7, #28
 800884e:	4618      	mov	r0, r3
 8008850:	f001 fe6d 	bl	800a52e <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8008854:	f240 10ff 	movw	r0, #511	@ 0x1ff
 8008858:	f001 feb8 	bl	800a5cc <SUBGRF_SetWhiteningSeed>
            modReg= RadioRead(SUBGHZ_AGCGFORSTCFGR);
 800885c:	f640 00b8 	movw	r0, #2232	@ 0x8b8
 8008860:	f000 fe08 	bl	8009474 <RadioRead>
 8008864:	4603      	mov	r3, r0
 8008866:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=RADIO_BIT_MASK(4);
 800886a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800886e:	f023 0310 	bic.w	r3, r3, #16
 8008872:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_AGCGFORSTCFGR, modReg);
 8008876:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800887a:	4619      	mov	r1, r3
 800887c:	f640 00b8 	movw	r0, #2232	@ 0x8b8
 8008880:	f000 fde6 	bl	8009450 <RadioWrite>
            RadioWrite(SUBGHZ_AGCGFORSTPOWTHR, 0x4 );
 8008884:	2104      	movs	r1, #4
 8008886:	f640 00b9 	movw	r0, #2233	@ 0x8b9
 800888a:	f000 fde1 	bl	8009450 <RadioWrite>
            modReg= RadioRead(SUBGHZ_AGCRSSICTL0R);
 800888e:	f640 009b 	movw	r0, #2203	@ 0x89b
 8008892:	f000 fdef 	bl	8009474 <RadioRead>
 8008896:	4603      	mov	r3, r0
 8008898:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=( RADIO_BIT_MASK(2) & RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 800889c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80088a0:	f023 031c 	bic.w	r3, r3, #28
 80088a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_AGCRSSICTL0R, (modReg| (0x1<<3) ) );
 80088a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80088ac:	f043 0308 	orr.w	r3, r3, #8
 80088b0:	b2db      	uxtb	r3, r3
 80088b2:	4619      	mov	r1, r3
 80088b4:	f640 009b 	movw	r0, #2203	@ 0x89b
 80088b8:	f000 fdca 	bl	8009450 <RadioWrite>
            modReg= RadioRead(SUBGHZ_GAFCR);
 80088bc:	f240 60d1 	movw	r0, #1745	@ 0x6d1
 80088c0:	f000 fdd8 	bl	8009474 <RadioRead>
 80088c4:	4603      	mov	r3, r0
 80088c6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=( RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 80088ca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80088ce:	f023 0318 	bic.w	r3, r3, #24
 80088d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_GAFCR, (modReg| (0x3<<3) ));
 80088d6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80088da:	f043 0318 	orr.w	r3, r3, #24
 80088de:	b2db      	uxtb	r3, r3
 80088e0:	4619      	mov	r1, r3
 80088e2:	f240 60d1 	movw	r0, #1745	@ 0x6d1
 80088e6:	f000 fdb3 	bl	8009450 <RadioWrite>
            modReg= RadioRead(SUBGHZ_GBSYNCR);
 80088ea:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 80088ee:	f000 fdc1 	bl	8009474 <RadioRead>
 80088f2:	4603      	mov	r3, r0
 80088f4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=( RADIO_BIT_MASK(4) & RADIO_BIT_MASK(5) & RADIO_BIT_MASK(6) );
 80088f8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80088fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008900:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_GBSYNCR, (modReg| (0x5<<4) ));
 8008904:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008908:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 800890c:	b2db      	uxtb	r3, r3
 800890e:	4619      	mov	r1, r3
 8008910:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 8008914:	f000 fd9c 	bl	8009450 <RadioWrite>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 8008918:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800891a:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 800891e:	fb02 f303 	mul.w	r3, r2, r3
 8008922:	461a      	mov	r2, r3
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	fbb2 f3f3 	udiv	r3, r2, r3
 800892a:	4a4b      	ldr	r2, [pc, #300]	@ (8008a58 <RadioSetRxConfig+0x2fc>)
 800892c:	6093      	str	r3, [r2, #8]
            break;
 800892e:	e108      	b.n	8008b42 <RadioSetRxConfig+0x3e6>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 8008930:	2000      	movs	r0, #0
 8008932:	f001 ffc3 	bl	800a8bc <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8008936:	4b48      	ldr	r3, [pc, #288]	@ (8008a58 <RadioSetRxConfig+0x2fc>)
 8008938:	2200      	movs	r2, #0
 800893a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 800893e:	4a46      	ldr	r2, [pc, #280]	@ (8008a58 <RadioSetRxConfig+0x2fc>)
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 8008944:	4b44      	ldr	r3, [pc, #272]	@ (8008a58 <RadioSetRxConfig+0x2fc>)
 8008946:	220b      	movs	r2, #11
 8008948:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 800894c:	68b8      	ldr	r0, [r7, #8]
 800894e:	f002 fe73 	bl	800b638 <SUBGRF_GetFskBandwidthRegValue>
 8008952:	4603      	mov	r3, r0
 8008954:	461a      	mov	r2, r3
 8008956:	4b40      	ldr	r3, [pc, #256]	@ (8008a58 <RadioSetRxConfig+0x2fc>)
 8008958:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 800895c:	4b3e      	ldr	r3, [pc, #248]	@ (8008a58 <RadioSetRxConfig+0x2fc>)
 800895e:	2200      	movs	r2, #0
 8008960:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8008962:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8008964:	00db      	lsls	r3, r3, #3
 8008966:	b29a      	uxth	r2, r3
 8008968:	4b3b      	ldr	r3, [pc, #236]	@ (8008a58 <RadioSetRxConfig+0x2fc>)
 800896a:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 800896c:	4b3a      	ldr	r3, [pc, #232]	@ (8008a58 <RadioSetRxConfig+0x2fc>)
 800896e:	2204      	movs	r2, #4
 8008970:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3; // convert byte into bit
 8008972:	4b39      	ldr	r3, [pc, #228]	@ (8008a58 <RadioSetRxConfig+0x2fc>)
 8008974:	2218      	movs	r2, #24
 8008976:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8008978:	4b37      	ldr	r3, [pc, #220]	@ (8008a58 <RadioSetRxConfig+0x2fc>)
 800897a:	2200      	movs	r2, #0
 800897c:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 800897e:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8008982:	f083 0301 	eor.w	r3, r3, #1
 8008986:	b2db      	uxtb	r3, r3
 8008988:	461a      	mov	r2, r3
 800898a:	4b33      	ldr	r3, [pc, #204]	@ (8008a58 <RadioSetRxConfig+0x2fc>)
 800898c:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 800898e:	4b33      	ldr	r3, [pc, #204]	@ (8008a5c <RadioSetRxConfig+0x300>)
 8008990:	781a      	ldrb	r2, [r3, #0]
 8008992:	4b31      	ldr	r3, [pc, #196]	@ (8008a58 <RadioSetRxConfig+0x2fc>)
 8008994:	759a      	strb	r2, [r3, #22]
            if( crcOn == true )
 8008996:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 800899a:	2b00      	cmp	r3, #0
 800899c:	d003      	beq.n	80089a6 <RadioSetRxConfig+0x24a>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 800899e:	4b2e      	ldr	r3, [pc, #184]	@ (8008a58 <RadioSetRxConfig+0x2fc>)
 80089a0:	22f2      	movs	r2, #242	@ 0xf2
 80089a2:	75da      	strb	r2, [r3, #23]
 80089a4:	e002      	b.n	80089ac <RadioSetRxConfig+0x250>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 80089a6:	4b2c      	ldr	r3, [pc, #176]	@ (8008a58 <RadioSetRxConfig+0x2fc>)
 80089a8:	2201      	movs	r2, #1
 80089aa:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 80089ac:	4b2a      	ldr	r3, [pc, #168]	@ (8008a58 <RadioSetRxConfig+0x2fc>)
 80089ae:	2201      	movs	r2, #1
 80089b0:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 80089b2:	f000 fc52 	bl	800925a <RadioStandby>
            RadioSetModem( MODEM_FSK );
 80089b6:	2000      	movs	r0, #0
 80089b8:	f7ff fdfc 	bl	80085b4 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80089bc:	4828      	ldr	r0, [pc, #160]	@ (8008a60 <RadioSetRxConfig+0x304>)
 80089be:	f002 fa17 	bl	800adf0 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80089c2:	4828      	ldr	r0, [pc, #160]	@ (8008a64 <RadioSetRxConfig+0x308>)
 80089c4:	f002 fae6 	bl	800af94 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 80089c8:	4a28      	ldr	r2, [pc, #160]	@ (8008a6c <RadioSetRxConfig+0x310>)
 80089ca:	f107 0314 	add.w	r3, r7, #20
 80089ce:	e892 0003 	ldmia.w	r2, {r0, r1}
 80089d2:	e883 0003 	stmia.w	r3, {r0, r1}
 80089d6:	f107 0314 	add.w	r3, r7, #20
 80089da:	4618      	mov	r0, r3
 80089dc:	f001 fda7 	bl	800a52e <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 80089e0:	f240 10ff 	movw	r0, #511	@ 0x1ff
 80089e4:	f001 fdf2 	bl	800a5cc <SUBGRF_SetWhiteningSeed>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 80089e8:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80089ea:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 80089ee:	fb02 f303 	mul.w	r3, r2, r3
 80089f2:	461a      	mov	r2, r3
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80089fa:	4a17      	ldr	r2, [pc, #92]	@ (8008a58 <RadioSetRxConfig+0x2fc>)
 80089fc:	6093      	str	r3, [r2, #8]
            break;
 80089fe:	e0a0      	b.n	8008b42 <RadioSetRxConfig+0x3e6>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 8008a00:	2000      	movs	r0, #0
 8008a02:	f001 ff5b 	bl	800a8bc <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8008a06:	4b14      	ldr	r3, [pc, #80]	@ (8008a58 <RadioSetRxConfig+0x2fc>)
 8008a08:	2201      	movs	r2, #1
 8008a0a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	b2da      	uxtb	r2, r3
 8008a12:	4b11      	ldr	r3, [pc, #68]	@ (8008a58 <RadioSetRxConfig+0x2fc>)
 8008a14:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 8008a18:	4a15      	ldr	r2, [pc, #84]	@ (8008a70 <RadioSetRxConfig+0x314>)
 8008a1a:	68bb      	ldr	r3, [r7, #8]
 8008a1c:	4413      	add	r3, r2
 8008a1e:	781a      	ldrb	r2, [r3, #0]
 8008a20:	4b0d      	ldr	r3, [pc, #52]	@ (8008a58 <RadioSetRxConfig+0x2fc>)
 8008a22:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 8008a26:	4a0c      	ldr	r2, [pc, #48]	@ (8008a58 <RadioSetRxConfig+0x2fc>)
 8008a28:	7bbb      	ldrb	r3, [r7, #14]
 8008a2a:	f882 3052 	strb.w	r3, [r2, #82]	@ 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8008a2e:	68bb      	ldr	r3, [r7, #8]
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d105      	bne.n	8008a40 <RadioSetRxConfig+0x2e4>
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	2b0b      	cmp	r3, #11
 8008a38:	d008      	beq.n	8008a4c <RadioSetRxConfig+0x2f0>
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	2b0c      	cmp	r3, #12
 8008a3e:	d005      	beq.n	8008a4c <RadioSetRxConfig+0x2f0>
 8008a40:	68bb      	ldr	r3, [r7, #8]
 8008a42:	2b01      	cmp	r3, #1
 8008a44:	d116      	bne.n	8008a74 <RadioSetRxConfig+0x318>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	2b0c      	cmp	r3, #12
 8008a4a:	d113      	bne.n	8008a74 <RadioSetRxConfig+0x318>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 8008a4c:	4b02      	ldr	r3, [pc, #8]	@ (8008a58 <RadioSetRxConfig+0x2fc>)
 8008a4e:	2201      	movs	r2, #1
 8008a50:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 8008a54:	e012      	b.n	8008a7c <RadioSetRxConfig+0x320>
 8008a56:	bf00      	nop
 8008a58:	200002d0 	.word	0x200002d0
 8008a5c:	20000008 	.word	0x20000008
 8008a60:	20000308 	.word	0x20000308
 8008a64:	200002de 	.word	0x200002de
 8008a68:	0800d168 	.word	0x0800d168
 8008a6c:	0800d170 	.word	0x0800d170
 8008a70:	0800d478 	.word	0x0800d478
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 8008a74:	4b35      	ldr	r3, [pc, #212]	@ (8008b4c <RadioSetRxConfig+0x3f0>)
 8008a76:	2200      	movs	r2, #0
 8008a78:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8008a7c:	4b33      	ldr	r3, [pc, #204]	@ (8008b4c <RadioSetRxConfig+0x3f0>)
 8008a7e:	2201      	movs	r2, #1
 8008a80:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8008a82:	4b32      	ldr	r3, [pc, #200]	@ (8008b4c <RadioSetRxConfig+0x3f0>)
 8008a84:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8008a88:	2b05      	cmp	r3, #5
 8008a8a:	d004      	beq.n	8008a96 <RadioSetRxConfig+0x33a>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 8008a8c:	4b2f      	ldr	r3, [pc, #188]	@ (8008b4c <RadioSetRxConfig+0x3f0>)
 8008a8e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8008a92:	2b06      	cmp	r3, #6
 8008a94:	d10a      	bne.n	8008aac <RadioSetRxConfig+0x350>
                if( preambleLen < 12 )
 8008a96:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8008a98:	2b0b      	cmp	r3, #11
 8008a9a:	d803      	bhi.n	8008aa4 <RadioSetRxConfig+0x348>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 8008a9c:	4b2b      	ldr	r3, [pc, #172]	@ (8008b4c <RadioSetRxConfig+0x3f0>)
 8008a9e:	220c      	movs	r2, #12
 8008aa0:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 8008aa2:	e006      	b.n	8008ab2 <RadioSetRxConfig+0x356>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8008aa4:	4a29      	ldr	r2, [pc, #164]	@ (8008b4c <RadioSetRxConfig+0x3f0>)
 8008aa6:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8008aa8:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 8008aaa:	e002      	b.n	8008ab2 <RadioSetRxConfig+0x356>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8008aac:	4a27      	ldr	r2, [pc, #156]	@ (8008b4c <RadioSetRxConfig+0x3f0>)
 8008aae:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8008ab0:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 8008ab2:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 8008ab6:	4b25      	ldr	r3, [pc, #148]	@ (8008b4c <RadioSetRxConfig+0x3f0>)
 8008ab8:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8008aba:	4b25      	ldr	r3, [pc, #148]	@ (8008b50 <RadioSetRxConfig+0x3f4>)
 8008abc:	781a      	ldrb	r2, [r3, #0]
 8008abe:	4b23      	ldr	r3, [pc, #140]	@ (8008b4c <RadioSetRxConfig+0x3f0>)
 8008ac0:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 8008ac2:	f897 2044 	ldrb.w	r2, [r7, #68]	@ 0x44
 8008ac6:	4b21      	ldr	r3, [pc, #132]	@ (8008b4c <RadioSetRxConfig+0x3f0>)
 8008ac8:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 8008acc:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 8008ad0:	4b1e      	ldr	r3, [pc, #120]	@ (8008b4c <RadioSetRxConfig+0x3f0>)
 8008ad2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
            RadioStandby( );
 8008ad6:	f000 fbc0 	bl	800925a <RadioStandby>
            RadioSetModem( MODEM_LORA );
 8008ada:	2001      	movs	r0, #1
 8008adc:	f7ff fd6a 	bl	80085b4 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8008ae0:	481c      	ldr	r0, [pc, #112]	@ (8008b54 <RadioSetRxConfig+0x3f8>)
 8008ae2:	f002 f985 	bl	800adf0 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8008ae6:	481c      	ldr	r0, [pc, #112]	@ (8008b58 <RadioSetRxConfig+0x3fc>)
 8008ae8:	f002 fa54 	bl	800af94 <SUBGRF_SetPacketParams>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 8008aec:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8008aee:	b2db      	uxtb	r3, r3
 8008af0:	4618      	mov	r0, r3
 8008af2:	f001 fef2 	bl	800a8da <SUBGRF_SetLoRaSymbNumTimeout>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 8008af6:	4b15      	ldr	r3, [pc, #84]	@ (8008b4c <RadioSetRxConfig+0x3f0>)
 8008af8:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8008afc:	2b01      	cmp	r3, #1
 8008afe:	d10d      	bne.n	8008b1c <RadioSetRxConfig+0x3c0>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 8008b00:	f240 7036 	movw	r0, #1846	@ 0x736
 8008b04:	f002 fba2 	bl	800b24c <SUBGRF_ReadRegister>
 8008b08:	4603      	mov	r3, r0
 8008b0a:	f023 0304 	bic.w	r3, r3, #4
 8008b0e:	b2db      	uxtb	r3, r3
 8008b10:	4619      	mov	r1, r3
 8008b12:	f240 7036 	movw	r0, #1846	@ 0x736
 8008b16:	f002 fb85 	bl	800b224 <SUBGRF_WriteRegister>
 8008b1a:	e00c      	b.n	8008b36 <RadioSetRxConfig+0x3da>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 8008b1c:	f240 7036 	movw	r0, #1846	@ 0x736
 8008b20:	f002 fb94 	bl	800b24c <SUBGRF_ReadRegister>
 8008b24:	4603      	mov	r3, r0
 8008b26:	f043 0304 	orr.w	r3, r3, #4
 8008b2a:	b2db      	uxtb	r3, r3
 8008b2c:	4619      	mov	r1, r3
 8008b2e:	f240 7036 	movw	r0, #1846	@ 0x736
 8008b32:	f002 fb77 	bl	800b224 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 8008b36:	4b05      	ldr	r3, [pc, #20]	@ (8008b4c <RadioSetRxConfig+0x3f0>)
 8008b38:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008b3c:	609a      	str	r2, [r3, #8]
            break;
 8008b3e:	e000      	b.n	8008b42 <RadioSetRxConfig+0x3e6>
            break;
 8008b40:	bf00      	nop
    }
}
 8008b42:	bf00      	nop
 8008b44:	3728      	adds	r7, #40	@ 0x28
 8008b46:	46bd      	mov	sp, r7
 8008b48:	bd80      	pop	{r7, pc}
 8008b4a:	bf00      	nop
 8008b4c:	200002d0 	.word	0x200002d0
 8008b50:	20000008 	.word	0x20000008
 8008b54:	20000308 	.word	0x20000308
 8008b58:	200002de 	.word	0x200002de

08008b5c <RadioSetTxConfig>:
static void RadioSetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                              uint32_t bandwidth, uint32_t datarate,
                              uint8_t coderate, uint16_t preambleLen,
                              bool fixLen, bool crcOn, bool freqHopOn,
                              uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 8008b5c:	b580      	push	{r7, lr}
 8008b5e:	b086      	sub	sp, #24
 8008b60:	af00      	add	r7, sp, #0
 8008b62:	60ba      	str	r2, [r7, #8]
 8008b64:	607b      	str	r3, [r7, #4]
 8008b66:	4603      	mov	r3, r0
 8008b68:	73fb      	strb	r3, [r7, #15]
 8008b6a:	460b      	mov	r3, r1
 8008b6c:	73bb      	strb	r3, [r7, #14]
    RFW_DeInit(); /* ST_WORKAROUND: Switch Off FwPacketDecoding by default */
 8008b6e:	f002 fe30 	bl	800b7d2 <RFW_DeInit>
    switch( modem )
 8008b72:	7bfb      	ldrb	r3, [r7, #15]
 8008b74:	2b04      	cmp	r3, #4
 8008b76:	f000 80c7 	beq.w	8008d08 <RadioSetTxConfig+0x1ac>
 8008b7a:	2b04      	cmp	r3, #4
 8008b7c:	f300 80d6 	bgt.w	8008d2c <RadioSetTxConfig+0x1d0>
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d002      	beq.n	8008b8a <RadioSetTxConfig+0x2e>
 8008b84:	2b01      	cmp	r3, #1
 8008b86:	d059      	beq.n	8008c3c <RadioSetTxConfig+0xe0>
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            break;
#endif /*RADIO_SIGFOX_ENABLE == 1*/
        default:
            break;
 8008b88:	e0d0      	b.n	8008d2c <RadioSetTxConfig+0x1d0>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8008b8a:	4b74      	ldr	r3, [pc, #464]	@ (8008d5c <RadioSetTxConfig+0x200>)
 8008b8c:	2200      	movs	r2, #0
 8008b8e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8008b92:	4a72      	ldr	r2, [pc, #456]	@ (8008d5c <RadioSetTxConfig+0x200>)
 8008b94:	6a3b      	ldr	r3, [r7, #32]
 8008b96:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 8008b98:	4b70      	ldr	r3, [pc, #448]	@ (8008d5c <RadioSetTxConfig+0x200>)
 8008b9a:	220b      	movs	r2, #11
 8008b9c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 8008ba0:	6878      	ldr	r0, [r7, #4]
 8008ba2:	f002 fd49 	bl	800b638 <SUBGRF_GetFskBandwidthRegValue>
 8008ba6:	4603      	mov	r3, r0
 8008ba8:	461a      	mov	r2, r3
 8008baa:	4b6c      	ldr	r3, [pc, #432]	@ (8008d5c <RadioSetTxConfig+0x200>)
 8008bac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = fdev;
 8008bb0:	4a6a      	ldr	r2, [pc, #424]	@ (8008d5c <RadioSetTxConfig+0x200>)
 8008bb2:	68bb      	ldr	r3, [r7, #8]
 8008bb4:	6413      	str	r3, [r2, #64]	@ 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8008bb6:	4b69      	ldr	r3, [pc, #420]	@ (8008d5c <RadioSetTxConfig+0x200>)
 8008bb8:	2200      	movs	r2, #0
 8008bba:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8008bbc:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008bbe:	00db      	lsls	r3, r3, #3
 8008bc0:	b29a      	uxth	r2, r3
 8008bc2:	4b66      	ldr	r3, [pc, #408]	@ (8008d5c <RadioSetTxConfig+0x200>)
 8008bc4:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 8008bc6:	4b65      	ldr	r3, [pc, #404]	@ (8008d5c <RadioSetTxConfig+0x200>)
 8008bc8:	2204      	movs	r2, #4
 8008bca:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3 ; // convert byte into bit
 8008bcc:	4b63      	ldr	r3, [pc, #396]	@ (8008d5c <RadioSetTxConfig+0x200>)
 8008bce:	2218      	movs	r2, #24
 8008bd0:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8008bd2:	4b62      	ldr	r3, [pc, #392]	@ (8008d5c <RadioSetTxConfig+0x200>)
 8008bd4:	2200      	movs	r2, #0
 8008bd6:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 8008bd8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8008bdc:	f083 0301 	eor.w	r3, r3, #1
 8008be0:	b2db      	uxtb	r3, r3
 8008be2:	461a      	mov	r2, r3
 8008be4:	4b5d      	ldr	r3, [pc, #372]	@ (8008d5c <RadioSetTxConfig+0x200>)
 8008be6:	755a      	strb	r2, [r3, #21]
            if( crcOn == true )
 8008be8:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d003      	beq.n	8008bf8 <RadioSetTxConfig+0x9c>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 8008bf0:	4b5a      	ldr	r3, [pc, #360]	@ (8008d5c <RadioSetTxConfig+0x200>)
 8008bf2:	22f2      	movs	r2, #242	@ 0xf2
 8008bf4:	75da      	strb	r2, [r3, #23]
 8008bf6:	e002      	b.n	8008bfe <RadioSetTxConfig+0xa2>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8008bf8:	4b58      	ldr	r3, [pc, #352]	@ (8008d5c <RadioSetTxConfig+0x200>)
 8008bfa:	2201      	movs	r2, #1
 8008bfc:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 8008bfe:	4b57      	ldr	r3, [pc, #348]	@ (8008d5c <RadioSetTxConfig+0x200>)
 8008c00:	2201      	movs	r2, #1
 8008c02:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 8008c04:	f000 fb29 	bl	800925a <RadioStandby>
            RadioSetModem(  MODEM_FSK  );
 8008c08:	2000      	movs	r0, #0
 8008c0a:	f7ff fcd3 	bl	80085b4 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8008c0e:	4854      	ldr	r0, [pc, #336]	@ (8008d60 <RadioSetTxConfig+0x204>)
 8008c10:	f002 f8ee 	bl	800adf0 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8008c14:	4853      	ldr	r0, [pc, #332]	@ (8008d64 <RadioSetTxConfig+0x208>)
 8008c16:	f002 f9bd 	bl	800af94 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8008c1a:	4a53      	ldr	r2, [pc, #332]	@ (8008d68 <RadioSetTxConfig+0x20c>)
 8008c1c:	f107 0310 	add.w	r3, r7, #16
 8008c20:	e892 0003 	ldmia.w	r2, {r0, r1}
 8008c24:	e883 0003 	stmia.w	r3, {r0, r1}
 8008c28:	f107 0310 	add.w	r3, r7, #16
 8008c2c:	4618      	mov	r0, r3
 8008c2e:	f001 fc7e 	bl	800a52e <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8008c32:	f240 10ff 	movw	r0, #511	@ 0x1ff
 8008c36:	f001 fcc9 	bl	800a5cc <SUBGRF_SetWhiteningSeed>
            break;
 8008c3a:	e078      	b.n	8008d2e <RadioSetTxConfig+0x1d2>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8008c3c:	4b47      	ldr	r3, [pc, #284]	@ (8008d5c <RadioSetTxConfig+0x200>)
 8008c3e:	2201      	movs	r2, #1
 8008c40:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 8008c44:	6a3b      	ldr	r3, [r7, #32]
 8008c46:	b2da      	uxtb	r2, r3
 8008c48:	4b44      	ldr	r3, [pc, #272]	@ (8008d5c <RadioSetTxConfig+0x200>)
 8008c4a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 8008c4e:	4a47      	ldr	r2, [pc, #284]	@ (8008d6c <RadioSetTxConfig+0x210>)
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	4413      	add	r3, r2
 8008c54:	781a      	ldrb	r2, [r3, #0]
 8008c56:	4b41      	ldr	r3, [pc, #260]	@ (8008d5c <RadioSetTxConfig+0x200>)
 8008c58:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 8008c5c:	4a3f      	ldr	r2, [pc, #252]	@ (8008d5c <RadioSetTxConfig+0x200>)
 8008c5e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008c62:	f882 3052 	strb.w	r3, [r2, #82]	@ 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d105      	bne.n	8008c78 <RadioSetTxConfig+0x11c>
 8008c6c:	6a3b      	ldr	r3, [r7, #32]
 8008c6e:	2b0b      	cmp	r3, #11
 8008c70:	d008      	beq.n	8008c84 <RadioSetTxConfig+0x128>
 8008c72:	6a3b      	ldr	r3, [r7, #32]
 8008c74:	2b0c      	cmp	r3, #12
 8008c76:	d005      	beq.n	8008c84 <RadioSetTxConfig+0x128>
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	2b01      	cmp	r3, #1
 8008c7c:	d107      	bne.n	8008c8e <RadioSetTxConfig+0x132>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8008c7e:	6a3b      	ldr	r3, [r7, #32]
 8008c80:	2b0c      	cmp	r3, #12
 8008c82:	d104      	bne.n	8008c8e <RadioSetTxConfig+0x132>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 8008c84:	4b35      	ldr	r3, [pc, #212]	@ (8008d5c <RadioSetTxConfig+0x200>)
 8008c86:	2201      	movs	r2, #1
 8008c88:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 8008c8c:	e003      	b.n	8008c96 <RadioSetTxConfig+0x13a>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 8008c8e:	4b33      	ldr	r3, [pc, #204]	@ (8008d5c <RadioSetTxConfig+0x200>)
 8008c90:	2200      	movs	r2, #0
 8008c92:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8008c96:	4b31      	ldr	r3, [pc, #196]	@ (8008d5c <RadioSetTxConfig+0x200>)
 8008c98:	2201      	movs	r2, #1
 8008c9a:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8008c9c:	4b2f      	ldr	r3, [pc, #188]	@ (8008d5c <RadioSetTxConfig+0x200>)
 8008c9e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8008ca2:	2b05      	cmp	r3, #5
 8008ca4:	d004      	beq.n	8008cb0 <RadioSetTxConfig+0x154>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 8008ca6:	4b2d      	ldr	r3, [pc, #180]	@ (8008d5c <RadioSetTxConfig+0x200>)
 8008ca8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8008cac:	2b06      	cmp	r3, #6
 8008cae:	d10a      	bne.n	8008cc6 <RadioSetTxConfig+0x16a>
                if( preambleLen < 12 )
 8008cb0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008cb2:	2b0b      	cmp	r3, #11
 8008cb4:	d803      	bhi.n	8008cbe <RadioSetTxConfig+0x162>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 8008cb6:	4b29      	ldr	r3, [pc, #164]	@ (8008d5c <RadioSetTxConfig+0x200>)
 8008cb8:	220c      	movs	r2, #12
 8008cba:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 8008cbc:	e006      	b.n	8008ccc <RadioSetTxConfig+0x170>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8008cbe:	4a27      	ldr	r2, [pc, #156]	@ (8008d5c <RadioSetTxConfig+0x200>)
 8008cc0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008cc2:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 8008cc4:	e002      	b.n	8008ccc <RadioSetTxConfig+0x170>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8008cc6:	4a25      	ldr	r2, [pc, #148]	@ (8008d5c <RadioSetTxConfig+0x200>)
 8008cc8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008cca:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 8008ccc:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8008cd0:	4b22      	ldr	r3, [pc, #136]	@ (8008d5c <RadioSetTxConfig+0x200>)
 8008cd2:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8008cd4:	4b26      	ldr	r3, [pc, #152]	@ (8008d70 <RadioSetTxConfig+0x214>)
 8008cd6:	781a      	ldrb	r2, [r3, #0]
 8008cd8:	4b20      	ldr	r3, [pc, #128]	@ (8008d5c <RadioSetTxConfig+0x200>)
 8008cda:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 8008cdc:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8008ce0:	4b1e      	ldr	r3, [pc, #120]	@ (8008d5c <RadioSetTxConfig+0x200>)
 8008ce2:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 8008ce6:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 8008cea:	4b1c      	ldr	r3, [pc, #112]	@ (8008d5c <RadioSetTxConfig+0x200>)
 8008cec:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
            RadioStandby( );
 8008cf0:	f000 fab3 	bl	800925a <RadioStandby>
            RadioSetModem( MODEM_LORA );
 8008cf4:	2001      	movs	r0, #1
 8008cf6:	f7ff fc5d 	bl	80085b4 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8008cfa:	4819      	ldr	r0, [pc, #100]	@ (8008d60 <RadioSetTxConfig+0x204>)
 8008cfc:	f002 f878 	bl	800adf0 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8008d00:	4818      	ldr	r0, [pc, #96]	@ (8008d64 <RadioSetTxConfig+0x208>)
 8008d02:	f002 f947 	bl	800af94 <SUBGRF_SetPacketParams>
            break;
 8008d06:	e012      	b.n	8008d2e <RadioSetTxConfig+0x1d2>
            RadioSetModem(MODEM_SIGFOX_TX);
 8008d08:	2004      	movs	r0, #4
 8008d0a:	f7ff fc53 	bl	80085b4 <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 8008d0e:	4b13      	ldr	r3, [pc, #76]	@ (8008d5c <RadioSetTxConfig+0x200>)
 8008d10:	2202      	movs	r2, #2
 8008d12:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = datarate;
 8008d16:	4a11      	ldr	r2, [pc, #68]	@ (8008d5c <RadioSetTxConfig+0x200>)
 8008d18:	6a3b      	ldr	r3, [r7, #32]
 8008d1a:	6493      	str	r3, [r2, #72]	@ 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 8008d1c:	4b0f      	ldr	r3, [pc, #60]	@ (8008d5c <RadioSetTxConfig+0x200>)
 8008d1e:	2216      	movs	r2, #22
 8008d20:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8008d24:	480e      	ldr	r0, [pc, #56]	@ (8008d60 <RadioSetTxConfig+0x204>)
 8008d26:	f002 f863 	bl	800adf0 <SUBGRF_SetModulationParams>
            break;
 8008d2a:	e000      	b.n	8008d2e <RadioSetTxConfig+0x1d2>
            break;
 8008d2c:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 8008d2e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008d32:	4618      	mov	r0, r3
 8008d34:	f002 fb92 	bl	800b45c <SUBGRF_SetRfTxPower>
 8008d38:	4603      	mov	r3, r0
 8008d3a:	461a      	mov	r2, r3
 8008d3c:	4b07      	ldr	r3, [pc, #28]	@ (8008d5c <RadioSetTxConfig+0x200>)
 8008d3e:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect ); /* ST_WORKAROUND: ?????? */
 8008d42:	4b06      	ldr	r3, [pc, #24]	@ (8008d5c <RadioSetTxConfig+0x200>)
 8008d44:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8008d48:	4618      	mov	r0, r3
 8008d4a:	f002 fd56 	bl	800b7fa <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 8008d4e:	4a03      	ldr	r2, [pc, #12]	@ (8008d5c <RadioSetTxConfig+0x200>)
 8008d50:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008d52:	6053      	str	r3, [r2, #4]
}
 8008d54:	bf00      	nop
 8008d56:	3718      	adds	r7, #24
 8008d58:	46bd      	mov	sp, r7
 8008d5a:	bd80      	pop	{r7, pc}
 8008d5c:	200002d0 	.word	0x200002d0
 8008d60:	20000308 	.word	0x20000308
 8008d64:	200002de 	.word	0x200002de
 8008d68:	0800d170 	.word	0x0800d170
 8008d6c:	0800d478 	.word	0x0800d478
 8008d70:	20000008 	.word	0x20000008

08008d74 <RadioCheckRfFrequency>:

static bool RadioCheckRfFrequency( uint32_t frequency )
{
 8008d74:	b480      	push	{r7}
 8008d76:	b083      	sub	sp, #12
 8008d78:	af00      	add	r7, sp, #0
 8008d7a:	6078      	str	r0, [r7, #4]
    return true;
 8008d7c:	2301      	movs	r3, #1
}
 8008d7e:	4618      	mov	r0, r3
 8008d80:	370c      	adds	r7, #12
 8008d82:	46bd      	mov	sp, r7
 8008d84:	bc80      	pop	{r7}
 8008d86:	4770      	bx	lr

08008d88 <RadioGetLoRaBandwidthInHz>:

static uint32_t RadioGetLoRaBandwidthInHz( RadioLoRaBandwidths_t bw )
{
 8008d88:	b480      	push	{r7}
 8008d8a:	b085      	sub	sp, #20
 8008d8c:	af00      	add	r7, sp, #0
 8008d8e:	4603      	mov	r3, r0
 8008d90:	71fb      	strb	r3, [r7, #7]
    uint32_t bandwidthInHz = 0;
 8008d92:	2300      	movs	r3, #0
 8008d94:	60fb      	str	r3, [r7, #12]

    switch( bw )
 8008d96:	79fb      	ldrb	r3, [r7, #7]
 8008d98:	2b0a      	cmp	r3, #10
 8008d9a:	d83e      	bhi.n	8008e1a <RadioGetLoRaBandwidthInHz+0x92>
 8008d9c:	a201      	add	r2, pc, #4	@ (adr r2, 8008da4 <RadioGetLoRaBandwidthInHz+0x1c>)
 8008d9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008da2:	bf00      	nop
 8008da4:	08008dd1 	.word	0x08008dd1
 8008da8:	08008de1 	.word	0x08008de1
 8008dac:	08008df1 	.word	0x08008df1
 8008db0:	08008e01 	.word	0x08008e01
 8008db4:	08008e09 	.word	0x08008e09
 8008db8:	08008e0f 	.word	0x08008e0f
 8008dbc:	08008e15 	.word	0x08008e15
 8008dc0:	08008e1b 	.word	0x08008e1b
 8008dc4:	08008dd9 	.word	0x08008dd9
 8008dc8:	08008de9 	.word	0x08008de9
 8008dcc:	08008df9 	.word	0x08008df9
    {
    case LORA_BW_007:
        bandwidthInHz = 7812UL;
 8008dd0:	f641 6384 	movw	r3, #7812	@ 0x1e84
 8008dd4:	60fb      	str	r3, [r7, #12]
        break;
 8008dd6:	e020      	b.n	8008e1a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_010:
        bandwidthInHz = 10417UL;
 8008dd8:	f642 03b1 	movw	r3, #10417	@ 0x28b1
 8008ddc:	60fb      	str	r3, [r7, #12]
        break;
 8008dde:	e01c      	b.n	8008e1a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_015:
        bandwidthInHz = 15625UL;
 8008de0:	f643 5309 	movw	r3, #15625	@ 0x3d09
 8008de4:	60fb      	str	r3, [r7, #12]
        break;
 8008de6:	e018      	b.n	8008e1a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_020:
        bandwidthInHz = 20833UL;
 8008de8:	f245 1361 	movw	r3, #20833	@ 0x5161
 8008dec:	60fb      	str	r3, [r7, #12]
        break;
 8008dee:	e014      	b.n	8008e1a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_031:
        bandwidthInHz = 31250UL;
 8008df0:	f647 2312 	movw	r3, #31250	@ 0x7a12
 8008df4:	60fb      	str	r3, [r7, #12]
        break;
 8008df6:	e010      	b.n	8008e1a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_041:
        bandwidthInHz = 41667UL;
 8008df8:	f24a 23c3 	movw	r3, #41667	@ 0xa2c3
 8008dfc:	60fb      	str	r3, [r7, #12]
        break;
 8008dfe:	e00c      	b.n	8008e1a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_062:
        bandwidthInHz = 62500UL;
 8008e00:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8008e04:	60fb      	str	r3, [r7, #12]
        break;
 8008e06:	e008      	b.n	8008e1a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_125:
        bandwidthInHz = 125000UL;
 8008e08:	4b07      	ldr	r3, [pc, #28]	@ (8008e28 <RadioGetLoRaBandwidthInHz+0xa0>)
 8008e0a:	60fb      	str	r3, [r7, #12]
        break;
 8008e0c:	e005      	b.n	8008e1a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_250:
        bandwidthInHz = 250000UL;
 8008e0e:	4b07      	ldr	r3, [pc, #28]	@ (8008e2c <RadioGetLoRaBandwidthInHz+0xa4>)
 8008e10:	60fb      	str	r3, [r7, #12]
        break;
 8008e12:	e002      	b.n	8008e1a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_500:
        bandwidthInHz = 500000UL;
 8008e14:	4b06      	ldr	r3, [pc, #24]	@ (8008e30 <RadioGetLoRaBandwidthInHz+0xa8>)
 8008e16:	60fb      	str	r3, [r7, #12]
        break;
 8008e18:	bf00      	nop
    }

    return bandwidthInHz;
 8008e1a:	68fb      	ldr	r3, [r7, #12]
}
 8008e1c:	4618      	mov	r0, r3
 8008e1e:	3714      	adds	r7, #20
 8008e20:	46bd      	mov	sp, r7
 8008e22:	bc80      	pop	{r7}
 8008e24:	4770      	bx	lr
 8008e26:	bf00      	nop
 8008e28:	0001e848 	.word	0x0001e848
 8008e2c:	0003d090 	.word	0x0003d090
 8008e30:	0007a120 	.word	0x0007a120

08008e34 <RadioGetGfskTimeOnAirNumerator>:

static uint32_t RadioGetGfskTimeOnAirNumerator( uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 8008e34:	b480      	push	{r7}
 8008e36:	b083      	sub	sp, #12
 8008e38:	af00      	add	r7, sp, #0
 8008e3a:	6078      	str	r0, [r7, #4]
 8008e3c:	4608      	mov	r0, r1
 8008e3e:	4611      	mov	r1, r2
 8008e40:	461a      	mov	r2, r3
 8008e42:	4603      	mov	r3, r0
 8008e44:	70fb      	strb	r3, [r7, #3]
 8008e46:	460b      	mov	r3, r1
 8008e48:	803b      	strh	r3, [r7, #0]
 8008e4a:	4613      	mov	r3, r2
 8008e4c:	70bb      	strb	r3, [r7, #2]
    /* ST_WORKAROUND_BEGIN: Simplified calculation without const values */
    return ( preambleLen << 3 ) +
 8008e4e:	883b      	ldrh	r3, [r7, #0]
 8008e50:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 8008e52:	78ba      	ldrb	r2, [r7, #2]
 8008e54:	f082 0201 	eor.w	r2, r2, #1
 8008e58:	b2d2      	uxtb	r2, r2
 8008e5a:	2a00      	cmp	r2, #0
 8008e5c:	d001      	beq.n	8008e62 <RadioGetGfskTimeOnAirNumerator+0x2e>
 8008e5e:	2208      	movs	r2, #8
 8008e60:	e000      	b.n	8008e64 <RadioGetGfskTimeOnAirNumerator+0x30>
 8008e62:	2200      	movs	r2, #0
    return ( preambleLen << 3 ) +
 8008e64:	4413      	add	r3, r2
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 8008e66:	f103 0218 	add.w	r2, r3, #24
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 8008e6a:	7c3b      	ldrb	r3, [r7, #16]
 8008e6c:	7d39      	ldrb	r1, [r7, #20]
 8008e6e:	2900      	cmp	r1, #0
 8008e70:	d001      	beq.n	8008e76 <RadioGetGfskTimeOnAirNumerator+0x42>
 8008e72:	2102      	movs	r1, #2
 8008e74:	e000      	b.n	8008e78 <RadioGetGfskTimeOnAirNumerator+0x44>
 8008e76:	2100      	movs	r1, #0
 8008e78:	440b      	add	r3, r1
 8008e7a:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 8008e7c:	4413      	add	r3, r2
    /* ST_WORKAROUND_END */
}
 8008e7e:	4618      	mov	r0, r3
 8008e80:	370c      	adds	r7, #12
 8008e82:	46bd      	mov	sp, r7
 8008e84:	bc80      	pop	{r7}
 8008e86:	4770      	bx	lr

08008e88 <RadioGetLoRaTimeOnAirNumerator>:

static uint32_t RadioGetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                                                uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 8008e88:	b480      	push	{r7}
 8008e8a:	b08b      	sub	sp, #44	@ 0x2c
 8008e8c:	af00      	add	r7, sp, #0
 8008e8e:	60f8      	str	r0, [r7, #12]
 8008e90:	60b9      	str	r1, [r7, #8]
 8008e92:	4611      	mov	r1, r2
 8008e94:	461a      	mov	r2, r3
 8008e96:	460b      	mov	r3, r1
 8008e98:	71fb      	strb	r3, [r7, #7]
 8008e9a:	4613      	mov	r3, r2
 8008e9c:	80bb      	strh	r3, [r7, #4]
    int32_t crDenom           = coderate + 4;
 8008e9e:	79fb      	ldrb	r3, [r7, #7]
 8008ea0:	3304      	adds	r3, #4
 8008ea2:	617b      	str	r3, [r7, #20]
    bool    lowDatareOptimize = false;
 8008ea4:	2300      	movs	r3, #0
 8008ea6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    // Ensure that the preamble length is at least 12 symbols when using SF5 or SF6
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 8008eaa:	68bb      	ldr	r3, [r7, #8]
 8008eac:	2b05      	cmp	r3, #5
 8008eae:	d002      	beq.n	8008eb6 <RadioGetLoRaTimeOnAirNumerator+0x2e>
 8008eb0:	68bb      	ldr	r3, [r7, #8]
 8008eb2:	2b06      	cmp	r3, #6
 8008eb4:	d104      	bne.n	8008ec0 <RadioGetLoRaTimeOnAirNumerator+0x38>
    {
        if( preambleLen < 12 )
 8008eb6:	88bb      	ldrh	r3, [r7, #4]
 8008eb8:	2b0b      	cmp	r3, #11
 8008eba:	d801      	bhi.n	8008ec0 <RadioGetLoRaTimeOnAirNumerator+0x38>
        {
            preambleLen = 12;
 8008ebc:	230c      	movs	r3, #12
 8008ebe:	80bb      	strh	r3, [r7, #4]
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d105      	bne.n	8008ed2 <RadioGetLoRaTimeOnAirNumerator+0x4a>
 8008ec6:	68bb      	ldr	r3, [r7, #8]
 8008ec8:	2b0b      	cmp	r3, #11
 8008eca:	d008      	beq.n	8008ede <RadioGetLoRaTimeOnAirNumerator+0x56>
 8008ecc:	68bb      	ldr	r3, [r7, #8]
 8008ece:	2b0c      	cmp	r3, #12
 8008ed0:	d005      	beq.n	8008ede <RadioGetLoRaTimeOnAirNumerator+0x56>
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	2b01      	cmp	r3, #1
 8008ed6:	d105      	bne.n	8008ee4 <RadioGetLoRaTimeOnAirNumerator+0x5c>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8008ed8:	68bb      	ldr	r3, [r7, #8]
 8008eda:	2b0c      	cmp	r3, #12
 8008edc:	d102      	bne.n	8008ee4 <RadioGetLoRaTimeOnAirNumerator+0x5c>
    {
        lowDatareOptimize = true;
 8008ede:	2301      	movs	r3, #1
 8008ee0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8008ee4:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8008ee8:	00db      	lsls	r3, r3, #3
                            ( crcOn ? 16 : 0 ) -
 8008eea:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8008eee:	2a00      	cmp	r2, #0
 8008ef0:	d001      	beq.n	8008ef6 <RadioGetLoRaTimeOnAirNumerator+0x6e>
 8008ef2:	2210      	movs	r2, #16
 8008ef4:	e000      	b.n	8008ef8 <RadioGetLoRaTimeOnAirNumerator+0x70>
 8008ef6:	2200      	movs	r2, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8008ef8:	4413      	add	r3, r2
 8008efa:	461a      	mov	r2, r3
                            ( 4 * datarate ) +
 8008efc:	68bb      	ldr	r3, [r7, #8]
 8008efe:	009b      	lsls	r3, r3, #2
                            ( crcOn ? 16 : 0 ) -
 8008f00:	1ad3      	subs	r3, r2, r3
                            ( fixLen ? 0 : 20 );
 8008f02:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8008f06:	2a00      	cmp	r2, #0
 8008f08:	d001      	beq.n	8008f0e <RadioGetLoRaTimeOnAirNumerator+0x86>
 8008f0a:	2200      	movs	r2, #0
 8008f0c:	e000      	b.n	8008f10 <RadioGetLoRaTimeOnAirNumerator+0x88>
 8008f0e:	2214      	movs	r2, #20
                            ( 4 * datarate ) +
 8008f10:	4413      	add	r3, r2
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8008f12:	61fb      	str	r3, [r7, #28]

    if( datarate <= 6 )
 8008f14:	68bb      	ldr	r3, [r7, #8]
 8008f16:	2b06      	cmp	r3, #6
 8008f18:	d803      	bhi.n	8008f22 <RadioGetLoRaTimeOnAirNumerator+0x9a>
    {
        ceilDenominator = 4 * datarate;
 8008f1a:	68bb      	ldr	r3, [r7, #8]
 8008f1c:	009b      	lsls	r3, r3, #2
 8008f1e:	623b      	str	r3, [r7, #32]
 8008f20:	e00e      	b.n	8008f40 <RadioGetLoRaTimeOnAirNumerator+0xb8>
    }
    else
    {
        ceilNumerator += 8;
 8008f22:	69fb      	ldr	r3, [r7, #28]
 8008f24:	3308      	adds	r3, #8
 8008f26:	61fb      	str	r3, [r7, #28]

        if( lowDatareOptimize == true )
 8008f28:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d004      	beq.n	8008f3a <RadioGetLoRaTimeOnAirNumerator+0xb2>
        {
            ceilDenominator = 4 * ( datarate - 2 );
 8008f30:	68bb      	ldr	r3, [r7, #8]
 8008f32:	3b02      	subs	r3, #2
 8008f34:	009b      	lsls	r3, r3, #2
 8008f36:	623b      	str	r3, [r7, #32]
 8008f38:	e002      	b.n	8008f40 <RadioGetLoRaTimeOnAirNumerator+0xb8>
        }
        else
        {
            ceilDenominator = 4 * datarate;
 8008f3a:	68bb      	ldr	r3, [r7, #8]
 8008f3c:	009b      	lsls	r3, r3, #2
 8008f3e:	623b      	str	r3, [r7, #32]
        }
    }

    if( ceilNumerator < 0 )
 8008f40:	69fb      	ldr	r3, [r7, #28]
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	da01      	bge.n	8008f4a <RadioGetLoRaTimeOnAirNumerator+0xc2>
    {
        ceilNumerator = 0;
 8008f46:	2300      	movs	r3, #0
 8008f48:	61fb      	str	r3, [r7, #28]
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 8008f4a:	69fa      	ldr	r2, [r7, #28]
 8008f4c:	6a3b      	ldr	r3, [r7, #32]
 8008f4e:	4413      	add	r3, r2
 8008f50:	1e5a      	subs	r2, r3, #1
 8008f52:	6a3b      	ldr	r3, [r7, #32]
 8008f54:	fb92 f3f3 	sdiv	r3, r2, r3
 8008f58:	697a      	ldr	r2, [r7, #20]
 8008f5a:	fb03 f202 	mul.w	r2, r3, r2
 8008f5e:	88bb      	ldrh	r3, [r7, #4]
 8008f60:	4413      	add	r3, r2
    int32_t intermediate =
 8008f62:	330c      	adds	r3, #12
 8008f64:	61bb      	str	r3, [r7, #24]

    if( datarate <= 6 )
 8008f66:	68bb      	ldr	r3, [r7, #8]
 8008f68:	2b06      	cmp	r3, #6
 8008f6a:	d802      	bhi.n	8008f72 <RadioGetLoRaTimeOnAirNumerator+0xea>
    {
        intermediate += 2;
 8008f6c:	69bb      	ldr	r3, [r7, #24]
 8008f6e:	3302      	adds	r3, #2
 8008f70:	61bb      	str	r3, [r7, #24]
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 8008f72:	69bb      	ldr	r3, [r7, #24]
 8008f74:	009b      	lsls	r3, r3, #2
 8008f76:	1c5a      	adds	r2, r3, #1
 8008f78:	68bb      	ldr	r3, [r7, #8]
 8008f7a:	3b02      	subs	r3, #2
 8008f7c:	fa02 f303 	lsl.w	r3, r2, r3
}
 8008f80:	4618      	mov	r0, r3
 8008f82:	372c      	adds	r7, #44	@ 0x2c
 8008f84:	46bd      	mov	sp, r7
 8008f86:	bc80      	pop	{r7}
 8008f88:	4770      	bx	lr
	...

08008f8c <RadioTimeOnAir>:

static uint32_t RadioTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                                uint32_t datarate, uint8_t coderate,
                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                bool crcOn )
{
 8008f8c:	b580      	push	{r7, lr}
 8008f8e:	b08a      	sub	sp, #40	@ 0x28
 8008f90:	af04      	add	r7, sp, #16
 8008f92:	60b9      	str	r1, [r7, #8]
 8008f94:	607a      	str	r2, [r7, #4]
 8008f96:	461a      	mov	r2, r3
 8008f98:	4603      	mov	r3, r0
 8008f9a:	73fb      	strb	r3, [r7, #15]
 8008f9c:	4613      	mov	r3, r2
 8008f9e:	73bb      	strb	r3, [r7, #14]
    uint32_t numerator = 0;
 8008fa0:	2300      	movs	r3, #0
 8008fa2:	617b      	str	r3, [r7, #20]
    uint32_t denominator = 1;
 8008fa4:	2301      	movs	r3, #1
 8008fa6:	613b      	str	r3, [r7, #16]

    switch( modem )
 8008fa8:	7bfb      	ldrb	r3, [r7, #15]
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	d002      	beq.n	8008fb4 <RadioTimeOnAir+0x28>
 8008fae:	2b01      	cmp	r3, #1
 8008fb0:	d017      	beq.n	8008fe2 <RadioTimeOnAir+0x56>
                                                                  fixLen, payloadLen, crcOn );
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
        }
        break;
    default:
        break;
 8008fb2:	e035      	b.n	8009020 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 8008fb4:	f897 0024 	ldrb.w	r0, [r7, #36]	@ 0x24
 8008fb8:	8c3a      	ldrh	r2, [r7, #32]
 8008fba:	7bb9      	ldrb	r1, [r7, #14]
 8008fbc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8008fc0:	9301      	str	r3, [sp, #4]
 8008fc2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008fc6:	9300      	str	r3, [sp, #0]
 8008fc8:	4603      	mov	r3, r0
 8008fca:	6878      	ldr	r0, [r7, #4]
 8008fcc:	f7ff ff32 	bl	8008e34 <RadioGetGfskTimeOnAirNumerator>
 8008fd0:	4603      	mov	r3, r0
 8008fd2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8008fd6:	fb02 f303 	mul.w	r3, r2, r3
 8008fda:	617b      	str	r3, [r7, #20]
            denominator = datarate;
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	613b      	str	r3, [r7, #16]
        break;
 8008fe0:	e01e      	b.n	8009020 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 8008fe2:	8c39      	ldrh	r1, [r7, #32]
 8008fe4:	7bba      	ldrb	r2, [r7, #14]
 8008fe6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8008fea:	9302      	str	r3, [sp, #8]
 8008fec:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008ff0:	9301      	str	r3, [sp, #4]
 8008ff2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008ff6:	9300      	str	r3, [sp, #0]
 8008ff8:	460b      	mov	r3, r1
 8008ffa:	6879      	ldr	r1, [r7, #4]
 8008ffc:	68b8      	ldr	r0, [r7, #8]
 8008ffe:	f7ff ff43 	bl	8008e88 <RadioGetLoRaTimeOnAirNumerator>
 8009002:	4603      	mov	r3, r0
 8009004:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8009008:	fb02 f303 	mul.w	r3, r2, r3
 800900c:	617b      	str	r3, [r7, #20]
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 800900e:	4a0a      	ldr	r2, [pc, #40]	@ (8009038 <RadioTimeOnAir+0xac>)
 8009010:	68bb      	ldr	r3, [r7, #8]
 8009012:	4413      	add	r3, r2
 8009014:	781b      	ldrb	r3, [r3, #0]
 8009016:	4618      	mov	r0, r3
 8009018:	f7ff feb6 	bl	8008d88 <RadioGetLoRaBandwidthInHz>
 800901c:	6138      	str	r0, [r7, #16]
        break;
 800901e:	bf00      	nop
    }
    // Perform integral ceil()
    return DIVC( numerator, denominator ); /* ST_WORKAROUND : simplified calculation with macro usage */
 8009020:	697a      	ldr	r2, [r7, #20]
 8009022:	693b      	ldr	r3, [r7, #16]
 8009024:	4413      	add	r3, r2
 8009026:	1e5a      	subs	r2, r3, #1
 8009028:	693b      	ldr	r3, [r7, #16]
 800902a:	fbb2 f3f3 	udiv	r3, r2, r3
}
 800902e:	4618      	mov	r0, r3
 8009030:	3718      	adds	r7, #24
 8009032:	46bd      	mov	sp, r7
 8009034:	bd80      	pop	{r7, pc}
 8009036:	bf00      	nop
 8009038:	0800d478 	.word	0x0800d478

0800903c <RadioSend>:

static void RadioSend( uint8_t *buffer, uint8_t size )
{
 800903c:	b580      	push	{r7, lr}
 800903e:	b084      	sub	sp, #16
 8009040:	af00      	add	r7, sp, #0
 8009042:	6078      	str	r0, [r7, #4]
 8009044:	460b      	mov	r3, r1
 8009046:	70fb      	strb	r3, [r7, #3]
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_TX_DBG,
 8009048:	2300      	movs	r3, #0
 800904a:	2200      	movs	r2, #0
 800904c:	f240 2101 	movw	r1, #513	@ 0x201
 8009050:	f240 2001 	movw	r0, #513	@ 0x201
 8009054:	f001 fd36 	bl	800aac4 <SUBGRF_SetDioIrqParams>
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* Set DBG pin */
    DBG_GPIO_RADIO_TX( SET );

    /* Set RF switch */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 8009058:	4b71      	ldr	r3, [pc, #452]	@ (8009220 <RadioSend+0x1e4>)
 800905a:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 800905e:	2101      	movs	r1, #1
 8009060:	4618      	mov	r0, r3
 8009062:	f002 f9d3 	bl	800b40c <SUBGRF_SetSwitch>
    /* WORKAROUND - Modulation Quality with 500 kHz LoRaTM Bandwidth*/
    /* RegTxModulation = @address 0x0889 */
    if( ( SubgRf.Modem == MODEM_LORA ) && ( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ) )
 8009066:	4b6e      	ldr	r3, [pc, #440]	@ (8009220 <RadioSend+0x1e4>)
 8009068:	781b      	ldrb	r3, [r3, #0]
 800906a:	2b01      	cmp	r3, #1
 800906c:	d112      	bne.n	8009094 <RadioSend+0x58>
 800906e:	4b6c      	ldr	r3, [pc, #432]	@ (8009220 <RadioSend+0x1e4>)
 8009070:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009074:	2b06      	cmp	r3, #6
 8009076:	d10d      	bne.n	8009094 <RadioSend+0x58>
    {
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 8009078:	f640 0089 	movw	r0, #2185	@ 0x889
 800907c:	f002 f8e6 	bl	800b24c <SUBGRF_ReadRegister>
 8009080:	4603      	mov	r3, r0
 8009082:	f023 0304 	bic.w	r3, r3, #4
 8009086:	b2db      	uxtb	r3, r3
 8009088:	4619      	mov	r1, r3
 800908a:	f640 0089 	movw	r0, #2185	@ 0x889
 800908e:	f002 f8c9 	bl	800b224 <SUBGRF_WriteRegister>
 8009092:	e00c      	b.n	80090ae <RadioSend+0x72>
    }
    else
    {
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 8009094:	f640 0089 	movw	r0, #2185	@ 0x889
 8009098:	f002 f8d8 	bl	800b24c <SUBGRF_ReadRegister>
 800909c:	4603      	mov	r3, r0
 800909e:	f043 0304 	orr.w	r3, r3, #4
 80090a2:	b2db      	uxtb	r3, r3
 80090a4:	4619      	mov	r1, r3
 80090a6:	f640 0089 	movw	r0, #2185	@ 0x889
 80090aa:	f002 f8bb 	bl	800b224 <SUBGRF_WriteRegister>
    }
    /* WORKAROUND END */
    switch( SubgRf.Modem )
 80090ae:	4b5c      	ldr	r3, [pc, #368]	@ (8009220 <RadioSend+0x1e4>)
 80090b0:	781b      	ldrb	r3, [r3, #0]
 80090b2:	2b04      	cmp	r3, #4
 80090b4:	f200 80a7 	bhi.w	8009206 <RadioSend+0x1ca>
 80090b8:	a201      	add	r2, pc, #4	@ (adr r2, 80090c0 <RadioSend+0x84>)
 80090ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090be:	bf00      	nop
 80090c0:	080090ef 	.word	0x080090ef
 80090c4:	080090d5 	.word	0x080090d5
 80090c8:	080090ef 	.word	0x080090ef
 80090cc:	0800914f 	.word	0x0800914f
 80090d0:	0800916f 	.word	0x0800916f
    {
        case MODEM_LORA:
        {
            SubgRf.PacketParams.Params.LoRa.PayloadLength = size;
 80090d4:	4a52      	ldr	r2, [pc, #328]	@ (8009220 <RadioSend+0x1e4>)
 80090d6:	78fb      	ldrb	r3, [r7, #3]
 80090d8:	77d3      	strb	r3, [r2, #31]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80090da:	4852      	ldr	r0, [pc, #328]	@ (8009224 <RadioSend+0x1e8>)
 80090dc:	f001 ff5a 	bl	800af94 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 80090e0:	78fb      	ldrb	r3, [r7, #3]
 80090e2:	2200      	movs	r2, #0
 80090e4:	4619      	mov	r1, r3
 80090e6:	6878      	ldr	r0, [r7, #4]
 80090e8:	f001 fa0e 	bl	800a508 <SUBGRF_SendPayload>
            break;
 80090ec:	e08c      	b.n	8009208 <RadioSend+0x1cc>
        }
        case MODEM_MSK:
        case MODEM_FSK:
        {
            if ( 1UL == RFW_Is_Init( ) )
 80090ee:	f002 fb76 	bl	800b7de <RFW_Is_Init>
 80090f2:	4603      	mov	r3, r0
 80090f4:	2b01      	cmp	r3, #1
 80090f6:	d11d      	bne.n	8009134 <RadioSend+0xf8>
            {
              uint8_t outsize;
              if ( 0UL == RFW_TransmitInit( buffer,size, &outsize ) )
 80090f8:	f107 020d 	add.w	r2, r7, #13
 80090fc:	78fb      	ldrb	r3, [r7, #3]
 80090fe:	4619      	mov	r1, r3
 8009100:	6878      	ldr	r0, [r7, #4]
 8009102:	f002 fb84 	bl	800b80e <RFW_TransmitInit>
 8009106:	4603      	mov	r3, r0
 8009108:	2b00      	cmp	r3, #0
 800910a:	d10c      	bne.n	8009126 <RadioSend+0xea>
              {
                  SubgRf.PacketParams.Params.Gfsk.PayloadLength = outsize;
 800910c:	7b7a      	ldrb	r2, [r7, #13]
 800910e:	4b44      	ldr	r3, [pc, #272]	@ (8009220 <RadioSend+0x1e4>)
 8009110:	759a      	strb	r2, [r3, #22]
                  SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8009112:	4844      	ldr	r0, [pc, #272]	@ (8009224 <RadioSend+0x1e8>)
 8009114:	f001 ff3e 	bl	800af94 <SUBGRF_SetPacketParams>
                  SUBGRF_SendPayload( buffer, outsize, 0 );
 8009118:	7b7b      	ldrb	r3, [r7, #13]
 800911a:	2200      	movs	r2, #0
 800911c:	4619      	mov	r1, r3
 800911e:	6878      	ldr	r0, [r7, #4]
 8009120:	f001 f9f2 	bl	800a508 <SUBGRF_SendPayload>
            {
              SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
              SUBGRF_SetPacketParams( &SubgRf.PacketParams );
              SUBGRF_SendPayload( buffer, size, 0 );
            }
            break;
 8009124:	e070      	b.n	8009208 <RadioSend+0x1cc>
                MW_LOG( TS_ON, VLEVEL_M, "RadioSend Oversize\r\n");
 8009126:	4b40      	ldr	r3, [pc, #256]	@ (8009228 <RadioSend+0x1ec>)
 8009128:	2201      	movs	r2, #1
 800912a:	2100      	movs	r1, #0
 800912c:	2002      	movs	r0, #2
 800912e:	f003 fd57 	bl	800cbe0 <UTIL_ADV_TRACE_COND_FSend>
 8009132:	e072      	b.n	800921a <RadioSend+0x1de>
              SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
 8009134:	4a3a      	ldr	r2, [pc, #232]	@ (8009220 <RadioSend+0x1e4>)
 8009136:	78fb      	ldrb	r3, [r7, #3]
 8009138:	7593      	strb	r3, [r2, #22]
              SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800913a:	483a      	ldr	r0, [pc, #232]	@ (8009224 <RadioSend+0x1e8>)
 800913c:	f001 ff2a 	bl	800af94 <SUBGRF_SetPacketParams>
              SUBGRF_SendPayload( buffer, size, 0 );
 8009140:	78fb      	ldrb	r3, [r7, #3]
 8009142:	2200      	movs	r2, #0
 8009144:	4619      	mov	r1, r3
 8009146:	6878      	ldr	r0, [r7, #4]
 8009148:	f001 f9de 	bl	800a508 <SUBGRF_SendPayload>
            break;
 800914c:	e05c      	b.n	8009208 <RadioSend+0x1cc>
        }
        case MODEM_BPSK:
        {
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 800914e:	4b34      	ldr	r3, [pc, #208]	@ (8009220 <RadioSend+0x1e4>)
 8009150:	2202      	movs	r2, #2
 8009152:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size;
 8009154:	4a32      	ldr	r2, [pc, #200]	@ (8009220 <RadioSend+0x1e4>)
 8009156:	78fb      	ldrb	r3, [r7, #3]
 8009158:	7693      	strb	r3, [r2, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800915a:	4832      	ldr	r0, [pc, #200]	@ (8009224 <RadioSend+0x1e8>)
 800915c:	f001 ff1a 	bl	800af94 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 8009160:	78fb      	ldrb	r3, [r7, #3]
 8009162:	2200      	movs	r2, #0
 8009164:	4619      	mov	r1, r3
 8009166:	6878      	ldr	r0, [r7, #4]
 8009168:	f001 f9ce 	bl	800a508 <SUBGRF_SendPayload>
            break;
 800916c:	e04c      	b.n	8009208 <RadioSend+0x1cc>
        case MODEM_SIGFOX_TX:
        {
            /* from bpsk to dbpsk */
            /* first 1 bit duplicated */
            /* RadioBuffer is 1 bytes more */
            payload_integration( RadioBuffer, buffer, size );
 800916e:	78fb      	ldrb	r3, [r7, #3]
 8009170:	461a      	mov	r2, r3
 8009172:	6879      	ldr	r1, [r7, #4]
 8009174:	482d      	ldr	r0, [pc, #180]	@ (800922c <RadioSend+0x1f0>)
 8009176:	f000 fcbc 	bl	8009af2 <payload_integration>

            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 800917a:	4b29      	ldr	r3, [pc, #164]	@ (8009220 <RadioSend+0x1e4>)
 800917c:	2202      	movs	r2, #2
 800917e:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size + 1;
 8009180:	78fb      	ldrb	r3, [r7, #3]
 8009182:	3301      	adds	r3, #1
 8009184:	b2da      	uxtb	r2, r3
 8009186:	4b26      	ldr	r3, [pc, #152]	@ (8009220 <RadioSend+0x1e4>)
 8009188:	769a      	strb	r2, [r3, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800918a:	4826      	ldr	r0, [pc, #152]	@ (8009224 <RadioSend+0x1e8>)
 800918c:	f001 ff02 	bl	800af94 <SUBGRF_SetPacketParams>

            RadioWrite( SUBGHZ_RAM_RAMPUPL, 0 ); // clean start-up LSB
 8009190:	2100      	movs	r1, #0
 8009192:	20f1      	movs	r0, #241	@ 0xf1
 8009194:	f000 f95c 	bl	8009450 <RadioWrite>
            RadioWrite( SUBGHZ_RAM_RAMPUPH, 0 ); // clean start-up MSB
 8009198:	2100      	movs	r1, #0
 800919a:	20f0      	movs	r0, #240	@ 0xf0
 800919c:	f000 f958 	bl	8009450 <RadioWrite>
            if( SubgRf.ModulationParams.Params.Bpsk.BitRate == 100 )
 80091a0:	4b1f      	ldr	r3, [pc, #124]	@ (8009220 <RadioSend+0x1e4>)
 80091a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80091a4:	2b64      	cmp	r3, #100	@ 0x64
 80091a6:	d108      	bne.n	80091ba <RadioSend+0x17e>
            {
                RadioWrite( SUBGHZ_RAM_RAMPDNL, 0x70 ); // clean end of frame LSB
 80091a8:	2170      	movs	r1, #112	@ 0x70
 80091aa:	20f3      	movs	r0, #243	@ 0xf3
 80091ac:	f000 f950 	bl	8009450 <RadioWrite>
                RadioWrite( SUBGHZ_RAM_RAMPDNH, 0x1D ); // clean end of frame MSB
 80091b0:	211d      	movs	r1, #29
 80091b2:	20f2      	movs	r0, #242	@ 0xf2
 80091b4:	f000 f94c 	bl	8009450 <RadioWrite>
 80091b8:	e007      	b.n	80091ca <RadioSend+0x18e>
            }
            else // 600 bps
            {
                RadioWrite( SUBGHZ_RAM_RAMPDNL, 0xE1 ); // clean end of frame LSB
 80091ba:	21e1      	movs	r1, #225	@ 0xe1
 80091bc:	20f3      	movs	r0, #243	@ 0xf3
 80091be:	f000 f947 	bl	8009450 <RadioWrite>
                RadioWrite( SUBGHZ_RAM_RAMPDNH, 0x04 ); // clean end of frame MSB
 80091c2:	2104      	movs	r1, #4
 80091c4:	20f2      	movs	r0, #242	@ 0xf2
 80091c6:	f000 f943 	bl	8009450 <RadioWrite>
            }

            uint16_t bitNum = ( size * 8 ) + 2;
 80091ca:	78fb      	ldrb	r3, [r7, #3]
 80091cc:	b29b      	uxth	r3, r3
 80091ce:	00db      	lsls	r3, r3, #3
 80091d0:	b29b      	uxth	r3, r3
 80091d2:	3302      	adds	r3, #2
 80091d4:	81fb      	strh	r3, [r7, #14]
            RadioWrite( SUBGHZ_RAM_FRAMELIMH, ( bitNum >> 8 ) & 0x00FF );    // limit frame
 80091d6:	89fb      	ldrh	r3, [r7, #14]
 80091d8:	0a1b      	lsrs	r3, r3, #8
 80091da:	b29b      	uxth	r3, r3
 80091dc:	b2db      	uxtb	r3, r3
 80091de:	4619      	mov	r1, r3
 80091e0:	20f4      	movs	r0, #244	@ 0xf4
 80091e2:	f000 f935 	bl	8009450 <RadioWrite>
            RadioWrite( SUBGHZ_RAM_FRAMELIML, bitNum & 0x00FF );             // limit frame
 80091e6:	89fb      	ldrh	r3, [r7, #14]
 80091e8:	b2db      	uxtb	r3, r3
 80091ea:	4619      	mov	r1, r3
 80091ec:	20f5      	movs	r0, #245	@ 0xf5
 80091ee:	f000 f92f 	bl	8009450 <RadioWrite>
            SUBGRF_SendPayload( RadioBuffer, size+1 , 0xFFFFFF );
 80091f2:	78fb      	ldrb	r3, [r7, #3]
 80091f4:	3301      	adds	r3, #1
 80091f6:	b2db      	uxtb	r3, r3
 80091f8:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
 80091fc:	4619      	mov	r1, r3
 80091fe:	480b      	ldr	r0, [pc, #44]	@ (800922c <RadioSend+0x1f0>)
 8009200:	f001 f982 	bl	800a508 <SUBGRF_SendPayload>
            break;
 8009204:	e000      	b.n	8009208 <RadioSend+0x1cc>
        }
#endif /*RADIO_SIGFOX_ENABLE == 1*/
        default:
            break;
 8009206:	bf00      	nop
    }

    TimerSetValue( &TxTimeoutTimer, SubgRf.TxTimeout );
 8009208:	4b05      	ldr	r3, [pc, #20]	@ (8009220 <RadioSend+0x1e4>)
 800920a:	685b      	ldr	r3, [r3, #4]
 800920c:	4619      	mov	r1, r3
 800920e:	4808      	ldr	r0, [pc, #32]	@ (8009230 <RadioSend+0x1f4>)
 8009210:	f003 fb5e 	bl	800c8d0 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 8009214:	4806      	ldr	r0, [pc, #24]	@ (8009230 <RadioSend+0x1f4>)
 8009216:	f003 fa7d 	bl	800c714 <UTIL_TIMER_Start>
}
 800921a:	3710      	adds	r7, #16
 800921c:	46bd      	mov	sp, r7
 800921e:	bd80      	pop	{r7, pc}
 8009220:	200002d0 	.word	0x200002d0
 8009224:	200002de 	.word	0x200002de
 8009228:	0800d178 	.word	0x0800d178
 800922c:	200001cc 	.word	0x200001cc
 8009230:	2000032c 	.word	0x2000032c

08009234 <RadioSleep>:

static void RadioSleep( void )
{
 8009234:	b580      	push	{r7, lr}
 8009236:	b082      	sub	sp, #8
 8009238:	af00      	add	r7, sp, #0
    SleepParams_t params = { 0 };
 800923a:	2300      	movs	r3, #0
 800923c:	713b      	strb	r3, [r7, #4]

    params.Fields.WarmStart = 1;
 800923e:	793b      	ldrb	r3, [r7, #4]
 8009240:	f043 0304 	orr.w	r3, r3, #4
 8009244:	713b      	strb	r3, [r7, #4]
    SUBGRF_SetSleep( params );
 8009246:	7938      	ldrb	r0, [r7, #4]
 8009248:	f001 fa3a 	bl	800a6c0 <SUBGRF_SetSleep>

    RADIO_DELAY_MS( 2 );
 800924c:	2002      	movs	r0, #2
 800924e:	f7f7 ffaf 	bl	80011b0 <HAL_Delay>
}
 8009252:	bf00      	nop
 8009254:	3708      	adds	r7, #8
 8009256:	46bd      	mov	sp, r7
 8009258:	bd80      	pop	{r7, pc}

0800925a <RadioStandby>:

static void RadioStandby( void )
{
 800925a:	b580      	push	{r7, lr}
 800925c:	af00      	add	r7, sp, #0
    SUBGRF_SetStandby( STDBY_RC );
 800925e:	2000      	movs	r0, #0
 8009260:	f001 fa60 	bl	800a724 <SUBGRF_SetStandby>
}
 8009264:	bf00      	nop
 8009266:	bd80      	pop	{r7, pc}

08009268 <RadioRx>:

static void RadioRx( uint32_t timeout )
{
 8009268:	b580      	push	{r7, lr}
 800926a:	b082      	sub	sp, #8
 800926c:	af00      	add	r7, sp, #0
 800926e:	6078      	str	r0, [r7, #4]
    if( 1UL == RFW_Is_Init( ) )
 8009270:	f002 fab5 	bl	800b7de <RFW_Is_Init>
 8009274:	4603      	mov	r3, r0
 8009276:	2b01      	cmp	r3, #1
 8009278:	d102      	bne.n	8009280 <RadioRx+0x18>
    {
        RFW_ReceiveInit( );
 800927a:	f002 fad8 	bl	800b82e <RFW_ReceiveInit>
 800927e:	e007      	b.n	8009290 <RadioRx+0x28>
    }
    else
    {
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 8009280:	2300      	movs	r3, #0
 8009282:	2200      	movs	r2, #0
 8009284:	f240 2162 	movw	r1, #610	@ 0x262
 8009288:	f240 2062 	movw	r0, #610	@ 0x262
 800928c:	f001 fc1a 	bl	800aac4 <SUBGRF_SetDioIrqParams>
                                IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
                                IRQ_RADIO_NONE,
                                IRQ_RADIO_NONE );
    }

    if( timeout != 0 )
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	2b00      	cmp	r3, #0
 8009294:	d006      	beq.n	80092a4 <RadioRx+0x3c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 8009296:	6879      	ldr	r1, [r7, #4]
 8009298:	4811      	ldr	r0, [pc, #68]	@ (80092e0 <RadioRx+0x78>)
 800929a:	f003 fb19 	bl	800c8d0 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 800929e:	4810      	ldr	r0, [pc, #64]	@ (80092e0 <RadioRx+0x78>)
 80092a0:	f003 fa38 	bl	800c714 <UTIL_TIMER_Start>
    }
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* switch off RxDcPreambleDetect See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 80092a4:	4b0f      	ldr	r3, [pc, #60]	@ (80092e4 <RadioRx+0x7c>)
 80092a6:	2200      	movs	r2, #0
 80092a8:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX( SET );
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 80092aa:	4b0e      	ldr	r3, [pc, #56]	@ (80092e4 <RadioRx+0x7c>)
 80092ac:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 80092b0:	2100      	movs	r1, #0
 80092b2:	4618      	mov	r0, r3
 80092b4:	f002 f8aa 	bl	800b40c <SUBGRF_SetSwitch>
    /* ST_WORKAROUND_END */

    if( SubgRf.RxContinuous == true )
 80092b8:	4b0a      	ldr	r3, [pc, #40]	@ (80092e4 <RadioRx+0x7c>)
 80092ba:	785b      	ldrb	r3, [r3, #1]
 80092bc:	2b00      	cmp	r3, #0
 80092be:	d004      	beq.n	80092ca <RadioRx+0x62>
    {
        SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 80092c0:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 80092c4:	f001 fa6a 	bl	800a79c <SUBGRF_SetRx>
    }
    else
    {
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
    }
}
 80092c8:	e005      	b.n	80092d6 <RadioRx+0x6e>
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 80092ca:	4b06      	ldr	r3, [pc, #24]	@ (80092e4 <RadioRx+0x7c>)
 80092cc:	689b      	ldr	r3, [r3, #8]
 80092ce:	019b      	lsls	r3, r3, #6
 80092d0:	4618      	mov	r0, r3
 80092d2:	f001 fa63 	bl	800a79c <SUBGRF_SetRx>
}
 80092d6:	bf00      	nop
 80092d8:	3708      	adds	r7, #8
 80092da:	46bd      	mov	sp, r7
 80092dc:	bd80      	pop	{r7, pc}
 80092de:	bf00      	nop
 80092e0:	20000344 	.word	0x20000344
 80092e4:	200002d0 	.word	0x200002d0

080092e8 <RadioRxBoosted>:

static void RadioRxBoosted( uint32_t timeout )
{
 80092e8:	b580      	push	{r7, lr}
 80092ea:	b082      	sub	sp, #8
 80092ec:	af00      	add	r7, sp, #0
 80092ee:	6078      	str	r0, [r7, #4]
    if( 1UL == RFW_Is_Init() )
 80092f0:	f002 fa75 	bl	800b7de <RFW_Is_Init>
 80092f4:	4603      	mov	r3, r0
 80092f6:	2b01      	cmp	r3, #1
 80092f8:	d102      	bne.n	8009300 <RadioRxBoosted+0x18>
    {
        RFW_ReceiveInit();
 80092fa:	f002 fa98 	bl	800b82e <RFW_ReceiveInit>
 80092fe:	e007      	b.n	8009310 <RadioRxBoosted+0x28>
    }
    else
    {
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 8009300:	2300      	movs	r3, #0
 8009302:	2200      	movs	r2, #0
 8009304:	f240 2162 	movw	r1, #610	@ 0x262
 8009308:	f240 2062 	movw	r0, #610	@ 0x262
 800930c:	f001 fbda 	bl	800aac4 <SUBGRF_SetDioIrqParams>
                                IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
                                IRQ_RADIO_NONE,
                                IRQ_RADIO_NONE );
    }
    if( timeout != 0 )
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	2b00      	cmp	r3, #0
 8009314:	d006      	beq.n	8009324 <RadioRxBoosted+0x3c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 8009316:	6879      	ldr	r1, [r7, #4]
 8009318:	4811      	ldr	r0, [pc, #68]	@ (8009360 <RadioRxBoosted+0x78>)
 800931a:	f003 fad9 	bl	800c8d0 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 800931e:	4810      	ldr	r0, [pc, #64]	@ (8009360 <RadioRxBoosted+0x78>)
 8009320:	f003 f9f8 	bl	800c714 <UTIL_TIMER_Start>
    }
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* switch off RxDcPreambleDetect See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 8009324:	4b0f      	ldr	r3, [pc, #60]	@ (8009364 <RadioRxBoosted+0x7c>)
 8009326:	2200      	movs	r2, #0
 8009328:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX( SET );
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 800932a:	4b0e      	ldr	r3, [pc, #56]	@ (8009364 <RadioRxBoosted+0x7c>)
 800932c:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8009330:	2100      	movs	r1, #0
 8009332:	4618      	mov	r0, r3
 8009334:	f002 f86a 	bl	800b40c <SUBGRF_SetSwitch>
    /* ST_WORKAROUND_END */

    if( SubgRf.RxContinuous == true )
 8009338:	4b0a      	ldr	r3, [pc, #40]	@ (8009364 <RadioRxBoosted+0x7c>)
 800933a:	785b      	ldrb	r3, [r3, #1]
 800933c:	2b00      	cmp	r3, #0
 800933e:	d004      	beq.n	800934a <RadioRxBoosted+0x62>
    {
        SUBGRF_SetRxBoosted( 0xFFFFFF ); // Rx Continuous
 8009340:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 8009344:	f001 fa4a 	bl	800a7dc <SUBGRF_SetRxBoosted>
    }
    else
    {
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
    }
}
 8009348:	e005      	b.n	8009356 <RadioRxBoosted+0x6e>
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 800934a:	4b06      	ldr	r3, [pc, #24]	@ (8009364 <RadioRxBoosted+0x7c>)
 800934c:	689b      	ldr	r3, [r3, #8]
 800934e:	019b      	lsls	r3, r3, #6
 8009350:	4618      	mov	r0, r3
 8009352:	f001 fa43 	bl	800a7dc <SUBGRF_SetRxBoosted>
}
 8009356:	bf00      	nop
 8009358:	3708      	adds	r7, #8
 800935a:	46bd      	mov	sp, r7
 800935c:	bd80      	pop	{r7, pc}
 800935e:	bf00      	nop
 8009360:	20000344 	.word	0x20000344
 8009364:	200002d0 	.word	0x200002d0

08009368 <RadioSetRxDutyCycle>:

static void RadioSetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 8009368:	b580      	push	{r7, lr}
 800936a:	b082      	sub	sp, #8
 800936c:	af00      	add	r7, sp, #0
 800936e:	6078      	str	r0, [r7, #4]
 8009370:	6039      	str	r1, [r7, #0]
    /*See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 2 * rxTime + sleepTime;
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	005a      	lsls	r2, r3, #1
 8009376:	683b      	ldr	r3, [r7, #0]
 8009378:	4413      	add	r3, r2
 800937a:	4a0c      	ldr	r2, [pc, #48]	@ (80093ac <RadioSetRxDutyCycle+0x44>)
 800937c:	6593      	str	r3, [r2, #88]	@ 0x58
    /*Enable also the IRQ_PREAMBLE_DETECTED*/
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 800937e:	2300      	movs	r3, #0
 8009380:	2200      	movs	r2, #0
 8009382:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8009386:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 800938a:	f001 fb9b 	bl	800aac4 <SUBGRF_SetDioIrqParams>
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 800938e:	4b07      	ldr	r3, [pc, #28]	@ (80093ac <RadioSetRxDutyCycle+0x44>)
 8009390:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8009394:	2100      	movs	r1, #0
 8009396:	4618      	mov	r0, r3
 8009398:	f002 f838 	bl	800b40c <SUBGRF_SetSwitch>
    /* Start Rx DutyCycle*/
    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 800939c:	6839      	ldr	r1, [r7, #0]
 800939e:	6878      	ldr	r0, [r7, #4]
 80093a0:	f001 fa40 	bl	800a824 <SUBGRF_SetRxDutyCycle>
}
 80093a4:	bf00      	nop
 80093a6:	3708      	adds	r7, #8
 80093a8:	46bd      	mov	sp, r7
 80093aa:	bd80      	pop	{r7, pc}
 80093ac:	200002d0 	.word	0x200002d0

080093b0 <RadioStartCad>:

static void RadioStartCad( void )
{
 80093b0:	b580      	push	{r7, lr}
 80093b2:	af00      	add	r7, sp, #0
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 80093b4:	4b09      	ldr	r3, [pc, #36]	@ (80093dc <RadioStartCad+0x2c>)
 80093b6:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 80093ba:	2100      	movs	r1, #0
 80093bc:	4618      	mov	r0, r3
 80093be:	f002 f825 	bl	800b40c <SUBGRF_SetSwitch>

    SUBGRF_SetDioIrqParams( IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
 80093c2:	2300      	movs	r3, #0
 80093c4:	2200      	movs	r2, #0
 80093c6:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 80093ca:	f44f 70c0 	mov.w	r0, #384	@ 0x180
 80093ce:	f001 fb79 	bl	800aac4 <SUBGRF_SetDioIrqParams>
                            IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );
    SUBGRF_SetCad( );
 80093d2:	f001 fa53 	bl	800a87c <SUBGRF_SetCad>
}
 80093d6:	bf00      	nop
 80093d8:	bd80      	pop	{r7, pc}
 80093da:	bf00      	nop
 80093dc:	200002d0 	.word	0x200002d0

080093e0 <RadioSetTxContinuousWave>:

static void RadioSetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 80093e0:	b580      	push	{r7, lr}
 80093e2:	b084      	sub	sp, #16
 80093e4:	af00      	add	r7, sp, #0
 80093e6:	6078      	str	r0, [r7, #4]
 80093e8:	460b      	mov	r3, r1
 80093ea:	70fb      	strb	r3, [r7, #3]
 80093ec:	4613      	mov	r3, r2
 80093ee:	803b      	strh	r3, [r7, #0]
    uint32_t timeout = ( uint32_t )time * 1000;
 80093f0:	883b      	ldrh	r3, [r7, #0]
 80093f2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80093f6:	fb02 f303 	mul.w	r3, r2, r3
 80093fa:	60fb      	str	r3, [r7, #12]
    uint8_t antswitchpow;

    SUBGRF_SetRfFrequency( freq );
 80093fc:	6878      	ldr	r0, [r7, #4]
 80093fe:	f001 fbbd 	bl	800ab7c <SUBGRF_SetRfFrequency>

    antswitchpow = SUBGRF_SetRfTxPower( power );
 8009402:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009406:	4618      	mov	r0, r3
 8009408:	f002 f828 	bl	800b45c <SUBGRF_SetRfTxPower>
 800940c:	4603      	mov	r3, r0
 800940e:	72fb      	strb	r3, [r7, #11]

    /* Set RF switch */
    SUBGRF_SetSwitch( antswitchpow, RFSWITCH_TX );
 8009410:	7afb      	ldrb	r3, [r7, #11]
 8009412:	2101      	movs	r1, #1
 8009414:	4618      	mov	r0, r3
 8009416:	f001 fff9 	bl	800b40c <SUBGRF_SetSwitch>

    SUBGRF_SetTxContinuousWave( );
 800941a:	f001 fa3d 	bl	800a898 <SUBGRF_SetTxContinuousWave>

    TimerSetValue( &TxTimeoutTimer, timeout );
 800941e:	68f9      	ldr	r1, [r7, #12]
 8009420:	4804      	ldr	r0, [pc, #16]	@ (8009434 <RadioSetTxContinuousWave+0x54>)
 8009422:	f003 fa55 	bl	800c8d0 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 8009426:	4803      	ldr	r0, [pc, #12]	@ (8009434 <RadioSetTxContinuousWave+0x54>)
 8009428:	f003 f974 	bl	800c714 <UTIL_TIMER_Start>
}
 800942c:	bf00      	nop
 800942e:	3710      	adds	r7, #16
 8009430:	46bd      	mov	sp, r7
 8009432:	bd80      	pop	{r7, pc}
 8009434:	2000032c 	.word	0x2000032c

08009438 <RadioRssi>:

static int16_t RadioRssi( RadioModems_t modem )
{
 8009438:	b580      	push	{r7, lr}
 800943a:	b082      	sub	sp, #8
 800943c:	af00      	add	r7, sp, #0
 800943e:	4603      	mov	r3, r0
 8009440:	71fb      	strb	r3, [r7, #7]
    return SUBGRF_GetRssiInst( );
 8009442:	f001 fe5c 	bl	800b0fe <SUBGRF_GetRssiInst>
 8009446:	4603      	mov	r3, r0
}
 8009448:	4618      	mov	r0, r3
 800944a:	3708      	adds	r7, #8
 800944c:	46bd      	mov	sp, r7
 800944e:	bd80      	pop	{r7, pc}

08009450 <RadioWrite>:

static void RadioWrite( uint16_t addr, uint8_t data )
{
 8009450:	b580      	push	{r7, lr}
 8009452:	b082      	sub	sp, #8
 8009454:	af00      	add	r7, sp, #0
 8009456:	4603      	mov	r3, r0
 8009458:	460a      	mov	r2, r1
 800945a:	80fb      	strh	r3, [r7, #6]
 800945c:	4613      	mov	r3, r2
 800945e:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegister( addr, data );
 8009460:	797a      	ldrb	r2, [r7, #5]
 8009462:	88fb      	ldrh	r3, [r7, #6]
 8009464:	4611      	mov	r1, r2
 8009466:	4618      	mov	r0, r3
 8009468:	f001 fedc 	bl	800b224 <SUBGRF_WriteRegister>
}
 800946c:	bf00      	nop
 800946e:	3708      	adds	r7, #8
 8009470:	46bd      	mov	sp, r7
 8009472:	bd80      	pop	{r7, pc}

08009474 <RadioRead>:

static uint8_t RadioRead( uint16_t addr )
{
 8009474:	b580      	push	{r7, lr}
 8009476:	b082      	sub	sp, #8
 8009478:	af00      	add	r7, sp, #0
 800947a:	4603      	mov	r3, r0
 800947c:	80fb      	strh	r3, [r7, #6]
    return SUBGRF_ReadRegister( addr );
 800947e:	88fb      	ldrh	r3, [r7, #6]
 8009480:	4618      	mov	r0, r3
 8009482:	f001 fee3 	bl	800b24c <SUBGRF_ReadRegister>
 8009486:	4603      	mov	r3, r0
}
 8009488:	4618      	mov	r0, r3
 800948a:	3708      	adds	r7, #8
 800948c:	46bd      	mov	sp, r7
 800948e:	bd80      	pop	{r7, pc}

08009490 <RadioWriteRegisters>:

static void RadioWriteRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 8009490:	b580      	push	{r7, lr}
 8009492:	b082      	sub	sp, #8
 8009494:	af00      	add	r7, sp, #0
 8009496:	4603      	mov	r3, r0
 8009498:	6039      	str	r1, [r7, #0]
 800949a:	80fb      	strh	r3, [r7, #6]
 800949c:	4613      	mov	r3, r2
 800949e:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegisters( addr, buffer, size );
 80094a0:	797b      	ldrb	r3, [r7, #5]
 80094a2:	b29a      	uxth	r2, r3
 80094a4:	88fb      	ldrh	r3, [r7, #6]
 80094a6:	6839      	ldr	r1, [r7, #0]
 80094a8:	4618      	mov	r0, r3
 80094aa:	f001 fee3 	bl	800b274 <SUBGRF_WriteRegisters>
}
 80094ae:	bf00      	nop
 80094b0:	3708      	adds	r7, #8
 80094b2:	46bd      	mov	sp, r7
 80094b4:	bd80      	pop	{r7, pc}

080094b6 <RadioReadRegisters>:

static void RadioReadRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 80094b6:	b580      	push	{r7, lr}
 80094b8:	b082      	sub	sp, #8
 80094ba:	af00      	add	r7, sp, #0
 80094bc:	4603      	mov	r3, r0
 80094be:	6039      	str	r1, [r7, #0]
 80094c0:	80fb      	strh	r3, [r7, #6]
 80094c2:	4613      	mov	r3, r2
 80094c4:	717b      	strb	r3, [r7, #5]
    SUBGRF_ReadRegisters( addr, buffer, size );
 80094c6:	797b      	ldrb	r3, [r7, #5]
 80094c8:	b29a      	uxth	r2, r3
 80094ca:	88fb      	ldrh	r3, [r7, #6]
 80094cc:	6839      	ldr	r1, [r7, #0]
 80094ce:	4618      	mov	r0, r3
 80094d0:	f001 fef2 	bl	800b2b8 <SUBGRF_ReadRegisters>
}
 80094d4:	bf00      	nop
 80094d6:	3708      	adds	r7, #8
 80094d8:	46bd      	mov	sp, r7
 80094da:	bd80      	pop	{r7, pc}

080094dc <RadioSetMaxPayloadLength>:

static void RadioSetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 80094dc:	b580      	push	{r7, lr}
 80094de:	b082      	sub	sp, #8
 80094e0:	af00      	add	r7, sp, #0
 80094e2:	4603      	mov	r3, r0
 80094e4:	460a      	mov	r2, r1
 80094e6:	71fb      	strb	r3, [r7, #7]
 80094e8:	4613      	mov	r3, r2
 80094ea:	71bb      	strb	r3, [r7, #6]
    if( modem == MODEM_LORA )
 80094ec:	79fb      	ldrb	r3, [r7, #7]
 80094ee:	2b01      	cmp	r3, #1
 80094f0:	d10a      	bne.n	8009508 <RadioSetMaxPayloadLength+0x2c>
    {
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 80094f2:	4a0e      	ldr	r2, [pc, #56]	@ (800952c <RadioSetMaxPayloadLength+0x50>)
 80094f4:	79bb      	ldrb	r3, [r7, #6]
 80094f6:	7013      	strb	r3, [r2, #0]
 80094f8:	4b0c      	ldr	r3, [pc, #48]	@ (800952c <RadioSetMaxPayloadLength+0x50>)
 80094fa:	781a      	ldrb	r2, [r3, #0]
 80094fc:	4b0c      	ldr	r3, [pc, #48]	@ (8009530 <RadioSetMaxPayloadLength+0x54>)
 80094fe:	77da      	strb	r2, [r3, #31]
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8009500:	480c      	ldr	r0, [pc, #48]	@ (8009534 <RadioSetMaxPayloadLength+0x58>)
 8009502:	f001 fd47 	bl	800af94 <SUBGRF_SetPacketParams>
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        }
    }
}
 8009506:	e00d      	b.n	8009524 <RadioSetMaxPayloadLength+0x48>
        if( SubgRf.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 8009508:	4b09      	ldr	r3, [pc, #36]	@ (8009530 <RadioSetMaxPayloadLength+0x54>)
 800950a:	7d5b      	ldrb	r3, [r3, #21]
 800950c:	2b01      	cmp	r3, #1
 800950e:	d109      	bne.n	8009524 <RadioSetMaxPayloadLength+0x48>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 8009510:	4a06      	ldr	r2, [pc, #24]	@ (800952c <RadioSetMaxPayloadLength+0x50>)
 8009512:	79bb      	ldrb	r3, [r7, #6]
 8009514:	7013      	strb	r3, [r2, #0]
 8009516:	4b05      	ldr	r3, [pc, #20]	@ (800952c <RadioSetMaxPayloadLength+0x50>)
 8009518:	781a      	ldrb	r2, [r3, #0]
 800951a:	4b05      	ldr	r3, [pc, #20]	@ (8009530 <RadioSetMaxPayloadLength+0x54>)
 800951c:	759a      	strb	r2, [r3, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800951e:	4805      	ldr	r0, [pc, #20]	@ (8009534 <RadioSetMaxPayloadLength+0x58>)
 8009520:	f001 fd38 	bl	800af94 <SUBGRF_SetPacketParams>
}
 8009524:	bf00      	nop
 8009526:	3708      	adds	r7, #8
 8009528:	46bd      	mov	sp, r7
 800952a:	bd80      	pop	{r7, pc}
 800952c:	20000008 	.word	0x20000008
 8009530:	200002d0 	.word	0x200002d0
 8009534:	200002de 	.word	0x200002de

08009538 <RadioSetPublicNetwork>:

static void RadioSetPublicNetwork( bool enable )
{
 8009538:	b580      	push	{r7, lr}
 800953a:	b082      	sub	sp, #8
 800953c:	af00      	add	r7, sp, #0
 800953e:	4603      	mov	r3, r0
 8009540:	71fb      	strb	r3, [r7, #7]
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 8009542:	4a13      	ldr	r2, [pc, #76]	@ (8009590 <RadioSetPublicNetwork+0x58>)
 8009544:	79fb      	ldrb	r3, [r7, #7]
 8009546:	7313      	strb	r3, [r2, #12]
 8009548:	4b11      	ldr	r3, [pc, #68]	@ (8009590 <RadioSetPublicNetwork+0x58>)
 800954a:	7b1a      	ldrb	r2, [r3, #12]
 800954c:	4b10      	ldr	r3, [pc, #64]	@ (8009590 <RadioSetPublicNetwork+0x58>)
 800954e:	735a      	strb	r2, [r3, #13]

    RadioSetModem( MODEM_LORA );
 8009550:	2001      	movs	r0, #1
 8009552:	f7ff f82f 	bl	80085b4 <RadioSetModem>
    if( enable == true )
 8009556:	79fb      	ldrb	r3, [r7, #7]
 8009558:	2b00      	cmp	r3, #0
 800955a:	d00a      	beq.n	8009572 <RadioSetPublicNetwork+0x3a>
    {
        // Change LoRa modem SyncWord
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 800955c:	2134      	movs	r1, #52	@ 0x34
 800955e:	f44f 60e8 	mov.w	r0, #1856	@ 0x740
 8009562:	f001 fe5f 	bl	800b224 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 8009566:	2144      	movs	r1, #68	@ 0x44
 8009568:	f240 7041 	movw	r0, #1857	@ 0x741
 800956c:	f001 fe5a 	bl	800b224 <SUBGRF_WriteRegister>
    {
        // Change LoRa modem SyncWord
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
    }
}
 8009570:	e009      	b.n	8009586 <RadioSetPublicNetwork+0x4e>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 8009572:	2114      	movs	r1, #20
 8009574:	f44f 60e8 	mov.w	r0, #1856	@ 0x740
 8009578:	f001 fe54 	bl	800b224 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 800957c:	2124      	movs	r1, #36	@ 0x24
 800957e:	f240 7041 	movw	r0, #1857	@ 0x741
 8009582:	f001 fe4f 	bl	800b224 <SUBGRF_WriteRegister>
}
 8009586:	bf00      	nop
 8009588:	3708      	adds	r7, #8
 800958a:	46bd      	mov	sp, r7
 800958c:	bd80      	pop	{r7, pc}
 800958e:	bf00      	nop
 8009590:	200002d0 	.word	0x200002d0

08009594 <RadioGetWakeupTime>:

static uint32_t RadioGetWakeupTime( void )
{
 8009594:	b580      	push	{r7, lr}
 8009596:	af00      	add	r7, sp, #0
    return SUBGRF_GetRadioWakeUpTime() + RADIO_WAKEUP_TIME;
 8009598:	f001 ff94 	bl	800b4c4 <SUBGRF_GetRadioWakeUpTime>
 800959c:	4603      	mov	r3, r0
 800959e:	3303      	adds	r3, #3
}
 80095a0:	4618      	mov	r0, r3
 80095a2:	bd80      	pop	{r7, pc}

080095a4 <RadioOnTxTimeoutIrq>:

static void RadioOnTxTimeoutIrq( void *context )
{
 80095a4:	b580      	push	{r7, lr}
 80095a6:	b082      	sub	sp, #8
 80095a8:	af00      	add	r7, sp, #0
 80095aa:	6078      	str	r0, [r7, #4]
    RADIO_TX_TIMEOUT_PROCESS();
 80095ac:	f000 f80e 	bl	80095cc <RadioOnTxTimeoutProcess>
}
 80095b0:	bf00      	nop
 80095b2:	3708      	adds	r7, #8
 80095b4:	46bd      	mov	sp, r7
 80095b6:	bd80      	pop	{r7, pc}

080095b8 <RadioOnRxTimeoutIrq>:

static void RadioOnRxTimeoutIrq( void *context )
{
 80095b8:	b580      	push	{r7, lr}
 80095ba:	b082      	sub	sp, #8
 80095bc:	af00      	add	r7, sp, #0
 80095be:	6078      	str	r0, [r7, #4]
    RADIO_RX_TIMEOUT_PROCESS();
 80095c0:	f000 f818 	bl	80095f4 <RadioOnRxTimeoutProcess>
}
 80095c4:	bf00      	nop
 80095c6:	3708      	adds	r7, #8
 80095c8:	46bd      	mov	sp, r7
 80095ca:	bd80      	pop	{r7, pc}

080095cc <RadioOnTxTimeoutProcess>:

static void RadioOnTxTimeoutProcess( void )
{
 80095cc:	b580      	push	{r7, lr}
 80095ce:	af00      	add	r7, sp, #0
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_TX( RST );
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 80095d0:	4b07      	ldr	r3, [pc, #28]	@ (80095f0 <RadioOnTxTimeoutProcess+0x24>)
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	d008      	beq.n	80095ea <RadioOnTxTimeoutProcess+0x1e>
 80095d8:	4b05      	ldr	r3, [pc, #20]	@ (80095f0 <RadioOnTxTimeoutProcess+0x24>)
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	685b      	ldr	r3, [r3, #4]
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d003      	beq.n	80095ea <RadioOnTxTimeoutProcess+0x1e>
    {
        RadioEvents->TxTimeout( );
 80095e2:	4b03      	ldr	r3, [pc, #12]	@ (80095f0 <RadioOnTxTimeoutProcess+0x24>)
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	685b      	ldr	r3, [r3, #4]
 80095e8:	4798      	blx	r3
    }
}
 80095ea:	bf00      	nop
 80095ec:	bd80      	pop	{r7, pc}
 80095ee:	bf00      	nop
 80095f0:	200002cc 	.word	0x200002cc

080095f4 <RadioOnRxTimeoutProcess>:

static void RadioOnRxTimeoutProcess( void )
{
 80095f4:	b580      	push	{r7, lr}
 80095f6:	af00      	add	r7, sp, #0
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_RX( RST );
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 80095f8:	4b07      	ldr	r3, [pc, #28]	@ (8009618 <RadioOnRxTimeoutProcess+0x24>)
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d008      	beq.n	8009612 <RadioOnRxTimeoutProcess+0x1e>
 8009600:	4b05      	ldr	r3, [pc, #20]	@ (8009618 <RadioOnRxTimeoutProcess+0x24>)
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	68db      	ldr	r3, [r3, #12]
 8009606:	2b00      	cmp	r3, #0
 8009608:	d003      	beq.n	8009612 <RadioOnRxTimeoutProcess+0x1e>
    {
        RadioEvents->RxTimeout( );
 800960a:	4b03      	ldr	r3, [pc, #12]	@ (8009618 <RadioOnRxTimeoutProcess+0x24>)
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	68db      	ldr	r3, [r3, #12]
 8009610:	4798      	blx	r3
    }
}
 8009612:	bf00      	nop
 8009614:	bd80      	pop	{r7, pc}
 8009616:	bf00      	nop
 8009618:	200002cc 	.word	0x200002cc

0800961c <RadioOnDioIrq>:

static void RadioOnDioIrq( RadioIrqMasks_t radioIrq )
{
 800961c:	b580      	push	{r7, lr}
 800961e:	b082      	sub	sp, #8
 8009620:	af00      	add	r7, sp, #0
 8009622:	4603      	mov	r3, r0
 8009624:	80fb      	strh	r3, [r7, #6]
    SubgRf.RadioIrq = radioIrq;
 8009626:	4a05      	ldr	r2, [pc, #20]	@ (800963c <RadioOnDioIrq+0x20>)
 8009628:	88fb      	ldrh	r3, [r7, #6]
 800962a:	f8a2 3054 	strh.w	r3, [r2, #84]	@ 0x54

    RADIO_IRQ_PROCESS();
 800962e:	f000 f807 	bl	8009640 <RadioIrqProcess>
}
 8009632:	bf00      	nop
 8009634:	3708      	adds	r7, #8
 8009636:	46bd      	mov	sp, r7
 8009638:	bd80      	pop	{r7, pc}
 800963a:	bf00      	nop
 800963c:	200002d0 	.word	0x200002d0

08009640 <RadioIrqProcess>:

static void RadioIrqProcess( void )
{
 8009640:	b5b0      	push	{r4, r5, r7, lr}
 8009642:	b082      	sub	sp, #8
 8009644:	af00      	add	r7, sp, #0
    uint8_t size = 0;
 8009646:	2300      	movs	r3, #0
 8009648:	71fb      	strb	r3, [r7, #7]
    int32_t cfo = 0;
 800964a:	2300      	movs	r3, #0
 800964c:	603b      	str	r3, [r7, #0]

    switch( SubgRf.RadioIrq )
 800964e:	4ba8      	ldr	r3, [pc, #672]	@ (80098f0 <RadioIrqProcess+0x2b0>)
 8009650:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8009654:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009658:	f000 810d 	beq.w	8009876 <RadioIrqProcess+0x236>
 800965c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009660:	f300 81e8 	bgt.w	8009a34 <RadioIrqProcess+0x3f4>
 8009664:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009668:	f000 80f1 	beq.w	800984e <RadioIrqProcess+0x20e>
 800966c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009670:	f300 81e0 	bgt.w	8009a34 <RadioIrqProcess+0x3f4>
 8009674:	2b80      	cmp	r3, #128	@ 0x80
 8009676:	f000 80d6 	beq.w	8009826 <RadioIrqProcess+0x1e6>
 800967a:	2b80      	cmp	r3, #128	@ 0x80
 800967c:	f300 81da 	bgt.w	8009a34 <RadioIrqProcess+0x3f4>
 8009680:	2b20      	cmp	r3, #32
 8009682:	dc49      	bgt.n	8009718 <RadioIrqProcess+0xd8>
 8009684:	2b00      	cmp	r3, #0
 8009686:	f340 81d5 	ble.w	8009a34 <RadioIrqProcess+0x3f4>
 800968a:	3b01      	subs	r3, #1
 800968c:	2b1f      	cmp	r3, #31
 800968e:	f200 81d1 	bhi.w	8009a34 <RadioIrqProcess+0x3f4>
 8009692:	a201      	add	r2, pc, #4	@ (adr r2, 8009698 <RadioIrqProcess+0x58>)
 8009694:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009698:	08009721 	.word	0x08009721
 800969c:	0800975b 	.word	0x0800975b
 80096a0:	08009a35 	.word	0x08009a35
 80096a4:	08009911 	.word	0x08009911
 80096a8:	08009a35 	.word	0x08009a35
 80096ac:	08009a35 	.word	0x08009a35
 80096b0:	08009a35 	.word	0x08009a35
 80096b4:	0800998d 	.word	0x0800998d
 80096b8:	08009a35 	.word	0x08009a35
 80096bc:	08009a35 	.word	0x08009a35
 80096c0:	08009a35 	.word	0x08009a35
 80096c4:	08009a35 	.word	0x08009a35
 80096c8:	08009a35 	.word	0x08009a35
 80096cc:	08009a35 	.word	0x08009a35
 80096d0:	08009a35 	.word	0x08009a35
 80096d4:	080099a9 	.word	0x080099a9
 80096d8:	08009a35 	.word	0x08009a35
 80096dc:	08009a35 	.word	0x08009a35
 80096e0:	08009a35 	.word	0x08009a35
 80096e4:	08009a35 	.word	0x08009a35
 80096e8:	08009a35 	.word	0x08009a35
 80096ec:	08009a35 	.word	0x08009a35
 80096f0:	08009a35 	.word	0x08009a35
 80096f4:	08009a35 	.word	0x08009a35
 80096f8:	08009a35 	.word	0x08009a35
 80096fc:	08009a35 	.word	0x08009a35
 8009700:	08009a35 	.word	0x08009a35
 8009704:	08009a35 	.word	0x08009a35
 8009708:	08009a35 	.word	0x08009a35
 800970c:	08009a35 	.word	0x08009a35
 8009710:	08009a35 	.word	0x08009a35
 8009714:	080099b7 	.word	0x080099b7
 8009718:	2b40      	cmp	r3, #64	@ 0x40
 800971a:	f000 816d 	beq.w	80099f8 <RadioIrqProcess+0x3b8>
        {
            RadioEvents->RxError( );
        }
        break;
    default:
        break;
 800971e:	e189      	b.n	8009a34 <RadioIrqProcess+0x3f4>
        TimerStop( &TxTimeoutTimer );
 8009720:	4874      	ldr	r0, [pc, #464]	@ (80098f4 <RadioIrqProcess+0x2b4>)
 8009722:	f003 f865 	bl	800c7f0 <UTIL_TIMER_Stop>
        SUBGRF_SetStandby( STDBY_RC );
 8009726:	2000      	movs	r0, #0
 8009728:	f000 fffc 	bl	800a724 <SUBGRF_SetStandby>
        if( RFW_Is_LongPacketModeEnabled() == 1 )
 800972c:	f002 f85e 	bl	800b7ec <RFW_Is_LongPacketModeEnabled>
 8009730:	4603      	mov	r3, r0
 8009732:	2b01      	cmp	r3, #1
 8009734:	d101      	bne.n	800973a <RadioIrqProcess+0xfa>
            RFW_DeInit_TxLongPacket( );
 8009736:	f002 f882 	bl	800b83e <RFW_DeInit_TxLongPacket>
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 800973a:	4b6f      	ldr	r3, [pc, #444]	@ (80098f8 <RadioIrqProcess+0x2b8>)
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	2b00      	cmp	r3, #0
 8009740:	f000 817a 	beq.w	8009a38 <RadioIrqProcess+0x3f8>
 8009744:	4b6c      	ldr	r3, [pc, #432]	@ (80098f8 <RadioIrqProcess+0x2b8>)
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	2b00      	cmp	r3, #0
 800974c:	f000 8174 	beq.w	8009a38 <RadioIrqProcess+0x3f8>
            RadioEvents->TxDone( );
 8009750:	4b69      	ldr	r3, [pc, #420]	@ (80098f8 <RadioIrqProcess+0x2b8>)
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	4798      	blx	r3
        break;
 8009758:	e16e      	b.n	8009a38 <RadioIrqProcess+0x3f8>
        TimerStop( &RxTimeoutTimer );
 800975a:	4868      	ldr	r0, [pc, #416]	@ (80098fc <RadioIrqProcess+0x2bc>)
 800975c:	f003 f848 	bl	800c7f0 <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 8009760:	4b63      	ldr	r3, [pc, #396]	@ (80098f0 <RadioIrqProcess+0x2b0>)
 8009762:	785b      	ldrb	r3, [r3, #1]
 8009764:	f083 0301 	eor.w	r3, r3, #1
 8009768:	b2db      	uxtb	r3, r3
 800976a:	2b00      	cmp	r3, #0
 800976c:	d014      	beq.n	8009798 <RadioIrqProcess+0x158>
            SUBGRF_SetStandby( STDBY_RC );
 800976e:	2000      	movs	r0, #0
 8009770:	f000 ffd8 	bl	800a724 <SUBGRF_SetStandby>
            SUBGRF_WriteRegister( SUBGHZ_RTCCTLR, 0x00 );
 8009774:	2100      	movs	r1, #0
 8009776:	f640 1002 	movw	r0, #2306	@ 0x902
 800977a:	f001 fd53 	bl	800b224 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( SUBGHZ_EVENTMASKR, SUBGRF_ReadRegister( SUBGHZ_EVENTMASKR ) | ( 1 << 1 ) );
 800977e:	f640 1044 	movw	r0, #2372	@ 0x944
 8009782:	f001 fd63 	bl	800b24c <SUBGRF_ReadRegister>
 8009786:	4603      	mov	r3, r0
 8009788:	f043 0302 	orr.w	r3, r3, #2
 800978c:	b2db      	uxtb	r3, r3
 800978e:	4619      	mov	r1, r3
 8009790:	f640 1044 	movw	r0, #2372	@ 0x944
 8009794:	f001 fd46 	bl	800b224 <SUBGRF_WriteRegister>
        SUBGRF_GetPayload( RadioBuffer, &size, 255 );
 8009798:	1dfb      	adds	r3, r7, #7
 800979a:	22ff      	movs	r2, #255	@ 0xff
 800979c:	4619      	mov	r1, r3
 800979e:	4858      	ldr	r0, [pc, #352]	@ (8009900 <RadioIrqProcess+0x2c0>)
 80097a0:	f000 fe90 	bl	800a4c4 <SUBGRF_GetPayload>
        SUBGRF_GetPacketStatus( &( SubgRf.PacketStatus ) );
 80097a4:	4857      	ldr	r0, [pc, #348]	@ (8009904 <RadioIrqProcess+0x2c4>)
 80097a6:	f001 fceb 	bl	800b180 <SUBGRF_GetPacketStatus>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 80097aa:	4b53      	ldr	r3, [pc, #332]	@ (80098f8 <RadioIrqProcess+0x2b8>)
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	f000 8144 	beq.w	8009a3c <RadioIrqProcess+0x3fc>
 80097b4:	4b50      	ldr	r3, [pc, #320]	@ (80098f8 <RadioIrqProcess+0x2b8>)
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	689b      	ldr	r3, [r3, #8]
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	f000 813e 	beq.w	8009a3c <RadioIrqProcess+0x3fc>
            switch( SubgRf.PacketStatus.packetType )
 80097c0:	4b4b      	ldr	r3, [pc, #300]	@ (80098f0 <RadioIrqProcess+0x2b0>)
 80097c2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80097c6:	2b01      	cmp	r3, #1
 80097c8:	d10e      	bne.n	80097e8 <RadioIrqProcess+0x1a8>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.LoRa.RssiPkt, SubgRf.PacketStatus.Params.LoRa.SnrPkt );
 80097ca:	4b4b      	ldr	r3, [pc, #300]	@ (80098f8 <RadioIrqProcess+0x2b8>)
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	689c      	ldr	r4, [r3, #8]
 80097d0:	79fb      	ldrb	r3, [r7, #7]
 80097d2:	4619      	mov	r1, r3
 80097d4:	4b46      	ldr	r3, [pc, #280]	@ (80098f0 <RadioIrqProcess+0x2b0>)
 80097d6:	f993 3030 	ldrsb.w	r3, [r3, #48]	@ 0x30
 80097da:	461a      	mov	r2, r3
 80097dc:	4b44      	ldr	r3, [pc, #272]	@ (80098f0 <RadioIrqProcess+0x2b0>)
 80097de:	f993 3031 	ldrsb.w	r3, [r3, #49]	@ 0x31
 80097e2:	4847      	ldr	r0, [pc, #284]	@ (8009900 <RadioIrqProcess+0x2c0>)
 80097e4:	47a0      	blx	r4
                break;
 80097e6:	e01d      	b.n	8009824 <RadioIrqProcess+0x1e4>
                SUBGRF_GetCFO( SubgRf.ModulationParams.Params.Gfsk.BitRate, &cfo );
 80097e8:	4b41      	ldr	r3, [pc, #260]	@ (80098f0 <RadioIrqProcess+0x2b0>)
 80097ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80097ec:	463a      	mov	r2, r7
 80097ee:	4611      	mov	r1, r2
 80097f0:	4618      	mov	r0, r3
 80097f2:	f001 ff49 	bl	800b688 <SUBGRF_GetCFO>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.Gfsk.RssiAvg, (int8_t) DIVR(cfo, 1000) );
 80097f6:	4b40      	ldr	r3, [pc, #256]	@ (80098f8 <RadioIrqProcess+0x2b8>)
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	689c      	ldr	r4, [r3, #8]
 80097fc:	79fb      	ldrb	r3, [r7, #7]
 80097fe:	4619      	mov	r1, r3
 8009800:	4b3b      	ldr	r3, [pc, #236]	@ (80098f0 <RadioIrqProcess+0x2b0>)
 8009802:	f993 3029 	ldrsb.w	r3, [r3, #41]	@ 0x29
 8009806:	4618      	mov	r0, r3
 8009808:	683b      	ldr	r3, [r7, #0]
 800980a:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800980e:	4a3e      	ldr	r2, [pc, #248]	@ (8009908 <RadioIrqProcess+0x2c8>)
 8009810:	fb82 5203 	smull	r5, r2, r2, r3
 8009814:	1192      	asrs	r2, r2, #6
 8009816:	17db      	asrs	r3, r3, #31
 8009818:	1ad3      	subs	r3, r2, r3
 800981a:	b25b      	sxtb	r3, r3
 800981c:	4602      	mov	r2, r0
 800981e:	4838      	ldr	r0, [pc, #224]	@ (8009900 <RadioIrqProcess+0x2c0>)
 8009820:	47a0      	blx	r4
                break;
 8009822:	bf00      	nop
        break;
 8009824:	e10a      	b.n	8009a3c <RadioIrqProcess+0x3fc>
        SUBGRF_SetStandby( STDBY_RC );
 8009826:	2000      	movs	r0, #0
 8009828:	f000 ff7c 	bl	800a724 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 800982c:	4b32      	ldr	r3, [pc, #200]	@ (80098f8 <RadioIrqProcess+0x2b8>)
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	2b00      	cmp	r3, #0
 8009832:	f000 8105 	beq.w	8009a40 <RadioIrqProcess+0x400>
 8009836:	4b30      	ldr	r3, [pc, #192]	@ (80098f8 <RadioIrqProcess+0x2b8>)
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	699b      	ldr	r3, [r3, #24]
 800983c:	2b00      	cmp	r3, #0
 800983e:	f000 80ff 	beq.w	8009a40 <RadioIrqProcess+0x400>
            RadioEvents->CadDone( false );
 8009842:	4b2d      	ldr	r3, [pc, #180]	@ (80098f8 <RadioIrqProcess+0x2b8>)
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	699b      	ldr	r3, [r3, #24]
 8009848:	2000      	movs	r0, #0
 800984a:	4798      	blx	r3
        break;
 800984c:	e0f8      	b.n	8009a40 <RadioIrqProcess+0x400>
        SUBGRF_SetStandby( STDBY_RC );
 800984e:	2000      	movs	r0, #0
 8009850:	f000 ff68 	bl	800a724 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8009854:	4b28      	ldr	r3, [pc, #160]	@ (80098f8 <RadioIrqProcess+0x2b8>)
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	2b00      	cmp	r3, #0
 800985a:	f000 80f3 	beq.w	8009a44 <RadioIrqProcess+0x404>
 800985e:	4b26      	ldr	r3, [pc, #152]	@ (80098f8 <RadioIrqProcess+0x2b8>)
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	699b      	ldr	r3, [r3, #24]
 8009864:	2b00      	cmp	r3, #0
 8009866:	f000 80ed 	beq.w	8009a44 <RadioIrqProcess+0x404>
            RadioEvents->CadDone( true );
 800986a:	4b23      	ldr	r3, [pc, #140]	@ (80098f8 <RadioIrqProcess+0x2b8>)
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	699b      	ldr	r3, [r3, #24]
 8009870:	2001      	movs	r0, #1
 8009872:	4798      	blx	r3
        break;
 8009874:	e0e6      	b.n	8009a44 <RadioIrqProcess+0x404>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_RX_TX_TIMEOUT\r\n" );
 8009876:	4b25      	ldr	r3, [pc, #148]	@ (800990c <RadioIrqProcess+0x2cc>)
 8009878:	2201      	movs	r2, #1
 800987a:	2100      	movs	r1, #0
 800987c:	2002      	movs	r0, #2
 800987e:	f003 f9af 	bl	800cbe0 <UTIL_ADV_TRACE_COND_FSend>
        if( SUBGRF_GetOperatingMode( ) == MODE_TX )
 8009882:	f000 fe05 	bl	800a490 <SUBGRF_GetOperatingMode>
 8009886:	4603      	mov	r3, r0
 8009888:	2b04      	cmp	r3, #4
 800988a:	d115      	bne.n	80098b8 <RadioIrqProcess+0x278>
            TimerStop( &TxTimeoutTimer );
 800988c:	4819      	ldr	r0, [pc, #100]	@ (80098f4 <RadioIrqProcess+0x2b4>)
 800988e:	f002 ffaf 	bl	800c7f0 <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 8009892:	2000      	movs	r0, #0
 8009894:	f000 ff46 	bl	800a724 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8009898:	4b17      	ldr	r3, [pc, #92]	@ (80098f8 <RadioIrqProcess+0x2b8>)
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	2b00      	cmp	r3, #0
 800989e:	f000 80d3 	beq.w	8009a48 <RadioIrqProcess+0x408>
 80098a2:	4b15      	ldr	r3, [pc, #84]	@ (80098f8 <RadioIrqProcess+0x2b8>)
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	685b      	ldr	r3, [r3, #4]
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	f000 80cd 	beq.w	8009a48 <RadioIrqProcess+0x408>
                RadioEvents->TxTimeout( );
 80098ae:	4b12      	ldr	r3, [pc, #72]	@ (80098f8 <RadioIrqProcess+0x2b8>)
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	685b      	ldr	r3, [r3, #4]
 80098b4:	4798      	blx	r3
        break;
 80098b6:	e0c7      	b.n	8009a48 <RadioIrqProcess+0x408>
        else if( SUBGRF_GetOperatingMode( ) == MODE_RX )
 80098b8:	f000 fdea 	bl	800a490 <SUBGRF_GetOperatingMode>
 80098bc:	4603      	mov	r3, r0
 80098be:	2b05      	cmp	r3, #5
 80098c0:	f040 80c2 	bne.w	8009a48 <RadioIrqProcess+0x408>
            TimerStop( &RxTimeoutTimer );
 80098c4:	480d      	ldr	r0, [pc, #52]	@ (80098fc <RadioIrqProcess+0x2bc>)
 80098c6:	f002 ff93 	bl	800c7f0 <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 80098ca:	2000      	movs	r0, #0
 80098cc:	f000 ff2a 	bl	800a724 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 80098d0:	4b09      	ldr	r3, [pc, #36]	@ (80098f8 <RadioIrqProcess+0x2b8>)
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	f000 80b7 	beq.w	8009a48 <RadioIrqProcess+0x408>
 80098da:	4b07      	ldr	r3, [pc, #28]	@ (80098f8 <RadioIrqProcess+0x2b8>)
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	68db      	ldr	r3, [r3, #12]
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	f000 80b1 	beq.w	8009a48 <RadioIrqProcess+0x408>
                RadioEvents->RxTimeout( );
 80098e6:	4b04      	ldr	r3, [pc, #16]	@ (80098f8 <RadioIrqProcess+0x2b8>)
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	68db      	ldr	r3, [r3, #12]
 80098ec:	4798      	blx	r3
        break;
 80098ee:	e0ab      	b.n	8009a48 <RadioIrqProcess+0x408>
 80098f0:	200002d0 	.word	0x200002d0
 80098f4:	2000032c 	.word	0x2000032c
 80098f8:	200002cc 	.word	0x200002cc
 80098fc:	20000344 	.word	0x20000344
 8009900:	200001cc 	.word	0x200001cc
 8009904:	200002f4 	.word	0x200002f4
 8009908:	10624dd3 	.word	0x10624dd3
 800990c:	0800d190 	.word	0x0800d190
        MW_LOG( TS_ON, VLEVEL_M,  "PRE OK\r\n" );
 8009910:	4b54      	ldr	r3, [pc, #336]	@ (8009a64 <RadioIrqProcess+0x424>)
 8009912:	2201      	movs	r2, #1
 8009914:	2100      	movs	r1, #0
 8009916:	2002      	movs	r0, #2
 8009918:	f003 f962 	bl	800cbe0 <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxDcPreambleDetectTimeout != 0 )
 800991c:	4b52      	ldr	r3, [pc, #328]	@ (8009a68 <RadioIrqProcess+0x428>)
 800991e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009920:	2b00      	cmp	r3, #0
 8009922:	f000 8093 	beq.w	8009a4c <RadioIrqProcess+0x40c>
          Radio.Write(SUBGHZ_RTCPRDR2, (SubgRf.RxDcPreambleDetectTimeout>>16)&0xFF); /*Update Radio RTC Period MSB*/
 8009926:	4a51      	ldr	r2, [pc, #324]	@ (8009a6c <RadioIrqProcess+0x42c>)
 8009928:	4b4f      	ldr	r3, [pc, #316]	@ (8009a68 <RadioIrqProcess+0x428>)
 800992a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800992c:	0c1b      	lsrs	r3, r3, #16
 800992e:	b2db      	uxtb	r3, r3
 8009930:	4619      	mov	r1, r3
 8009932:	f640 1003 	movw	r0, #2307	@ 0x903
 8009936:	4790      	blx	r2
          Radio.Write(SUBGHZ_RTCPRDR1, (SubgRf.RxDcPreambleDetectTimeout>>8)&0xFF); /*Update Radio RTC Period MidByte*/
 8009938:	4a4c      	ldr	r2, [pc, #304]	@ (8009a6c <RadioIrqProcess+0x42c>)
 800993a:	4b4b      	ldr	r3, [pc, #300]	@ (8009a68 <RadioIrqProcess+0x428>)
 800993c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800993e:	0a1b      	lsrs	r3, r3, #8
 8009940:	b2db      	uxtb	r3, r3
 8009942:	4619      	mov	r1, r3
 8009944:	f640 1004 	movw	r0, #2308	@ 0x904
 8009948:	4790      	blx	r2
          Radio.Write(SUBGHZ_RTCPRDR0, (SubgRf.RxDcPreambleDetectTimeout)&0xFF); /*Update Radio RTC Period lsb*/
 800994a:	4a48      	ldr	r2, [pc, #288]	@ (8009a6c <RadioIrqProcess+0x42c>)
 800994c:	4b46      	ldr	r3, [pc, #280]	@ (8009a68 <RadioIrqProcess+0x428>)
 800994e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009950:	b2db      	uxtb	r3, r3
 8009952:	4619      	mov	r1, r3
 8009954:	f640 1005 	movw	r0, #2309	@ 0x905
 8009958:	4790      	blx	r2
          Radio.Write(SUBGHZ_RTCCTLR, Radio.Read(SUBGHZ_RTCCTLR)|0x1); /*restart Radio RTC*/
 800995a:	4c44      	ldr	r4, [pc, #272]	@ (8009a6c <RadioIrqProcess+0x42c>)
 800995c:	4b44      	ldr	r3, [pc, #272]	@ (8009a70 <RadioIrqProcess+0x430>)
 800995e:	f640 1002 	movw	r0, #2306	@ 0x902
 8009962:	4798      	blx	r3
 8009964:	4603      	mov	r3, r0
 8009966:	f043 0301 	orr.w	r3, r3, #1
 800996a:	b2db      	uxtb	r3, r3
 800996c:	4619      	mov	r1, r3
 800996e:	f640 1002 	movw	r0, #2306	@ 0x902
 8009972:	47a0      	blx	r4
          SubgRf.RxDcPreambleDetectTimeout = 0;
 8009974:	4b3c      	ldr	r3, [pc, #240]	@ (8009a68 <RadioIrqProcess+0x428>)
 8009976:	2200      	movs	r2, #0
 8009978:	659a      	str	r2, [r3, #88]	@ 0x58
          SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 800997a:	2300      	movs	r3, #0
 800997c:	2200      	movs	r2, #0
 800997e:	f240 2162 	movw	r1, #610	@ 0x262
 8009982:	f240 2062 	movw	r0, #610	@ 0x262
 8009986:	f001 f89d 	bl	800aac4 <SUBGRF_SetDioIrqParams>
        break;
 800998a:	e05f      	b.n	8009a4c <RadioIrqProcess+0x40c>
        MW_LOG( TS_ON, VLEVEL_M,  "SYNC OK\r\n" );
 800998c:	4b39      	ldr	r3, [pc, #228]	@ (8009a74 <RadioIrqProcess+0x434>)
 800998e:	2201      	movs	r2, #1
 8009990:	2100      	movs	r1, #0
 8009992:	2002      	movs	r0, #2
 8009994:	f003 f924 	bl	800cbe0 <UTIL_ADV_TRACE_COND_FSend>
        if( 1UL == RFW_Is_Init( ) )
 8009998:	f001 ff21 	bl	800b7de <RFW_Is_Init>
 800999c:	4603      	mov	r3, r0
 800999e:	2b01      	cmp	r3, #1
 80099a0:	d156      	bne.n	8009a50 <RadioIrqProcess+0x410>
            RFW_ReceivePayload( );
 80099a2:	f001 ff52 	bl	800b84a <RFW_ReceivePayload>
        break;
 80099a6:	e053      	b.n	8009a50 <RadioIrqProcess+0x410>
        MW_LOG( TS_ON, VLEVEL_M,  "HDR OK\r\n" );
 80099a8:	4b33      	ldr	r3, [pc, #204]	@ (8009a78 <RadioIrqProcess+0x438>)
 80099aa:	2201      	movs	r2, #1
 80099ac:	2100      	movs	r1, #0
 80099ae:	2002      	movs	r0, #2
 80099b0:	f003 f916 	bl	800cbe0 <UTIL_ADV_TRACE_COND_FSend>
        break;
 80099b4:	e051      	b.n	8009a5a <RadioIrqProcess+0x41a>
        TimerStop( &RxTimeoutTimer );
 80099b6:	4831      	ldr	r0, [pc, #196]	@ (8009a7c <RadioIrqProcess+0x43c>)
 80099b8:	f002 ff1a 	bl	800c7f0 <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 80099bc:	4b2a      	ldr	r3, [pc, #168]	@ (8009a68 <RadioIrqProcess+0x428>)
 80099be:	785b      	ldrb	r3, [r3, #1]
 80099c0:	f083 0301 	eor.w	r3, r3, #1
 80099c4:	b2db      	uxtb	r3, r3
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d002      	beq.n	80099d0 <RadioIrqProcess+0x390>
            SUBGRF_SetStandby( STDBY_RC );
 80099ca:	2000      	movs	r0, #0
 80099cc:	f000 feaa 	bl	800a724 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 80099d0:	4b2b      	ldr	r3, [pc, #172]	@ (8009a80 <RadioIrqProcess+0x440>)
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d03d      	beq.n	8009a54 <RadioIrqProcess+0x414>
 80099d8:	4b29      	ldr	r3, [pc, #164]	@ (8009a80 <RadioIrqProcess+0x440>)
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	68db      	ldr	r3, [r3, #12]
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d038      	beq.n	8009a54 <RadioIrqProcess+0x414>
            RadioEvents->RxTimeout( );
 80099e2:	4b27      	ldr	r3, [pc, #156]	@ (8009a80 <RadioIrqProcess+0x440>)
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	68db      	ldr	r3, [r3, #12]
 80099e8:	4798      	blx	r3
            MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
 80099ea:	4b26      	ldr	r3, [pc, #152]	@ (8009a84 <RadioIrqProcess+0x444>)
 80099ec:	2201      	movs	r2, #1
 80099ee:	2100      	movs	r1, #0
 80099f0:	2002      	movs	r0, #2
 80099f2:	f003 f8f5 	bl	800cbe0 <UTIL_ADV_TRACE_COND_FSend>
        break;
 80099f6:	e02d      	b.n	8009a54 <RadioIrqProcess+0x414>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_CRC_ERROR\r\n" );
 80099f8:	4b23      	ldr	r3, [pc, #140]	@ (8009a88 <RadioIrqProcess+0x448>)
 80099fa:	2201      	movs	r2, #1
 80099fc:	2100      	movs	r1, #0
 80099fe:	2002      	movs	r0, #2
 8009a00:	f003 f8ee 	bl	800cbe0 <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxContinuous == false )
 8009a04:	4b18      	ldr	r3, [pc, #96]	@ (8009a68 <RadioIrqProcess+0x428>)
 8009a06:	785b      	ldrb	r3, [r3, #1]
 8009a08:	f083 0301 	eor.w	r3, r3, #1
 8009a0c:	b2db      	uxtb	r3, r3
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d002      	beq.n	8009a18 <RadioIrqProcess+0x3d8>
            SUBGRF_SetStandby( STDBY_RC );
 8009a12:	2000      	movs	r0, #0
 8009a14:	f000 fe86 	bl	800a724 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 8009a18:	4b19      	ldr	r3, [pc, #100]	@ (8009a80 <RadioIrqProcess+0x440>)
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d01b      	beq.n	8009a58 <RadioIrqProcess+0x418>
 8009a20:	4b17      	ldr	r3, [pc, #92]	@ (8009a80 <RadioIrqProcess+0x440>)
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	691b      	ldr	r3, [r3, #16]
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	d016      	beq.n	8009a58 <RadioIrqProcess+0x418>
            RadioEvents->RxError( );
 8009a2a:	4b15      	ldr	r3, [pc, #84]	@ (8009a80 <RadioIrqProcess+0x440>)
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	691b      	ldr	r3, [r3, #16]
 8009a30:	4798      	blx	r3
        break;
 8009a32:	e011      	b.n	8009a58 <RadioIrqProcess+0x418>
        break;
 8009a34:	bf00      	nop
 8009a36:	e010      	b.n	8009a5a <RadioIrqProcess+0x41a>
        break;
 8009a38:	bf00      	nop
 8009a3a:	e00e      	b.n	8009a5a <RadioIrqProcess+0x41a>
        break;
 8009a3c:	bf00      	nop
 8009a3e:	e00c      	b.n	8009a5a <RadioIrqProcess+0x41a>
        break;
 8009a40:	bf00      	nop
 8009a42:	e00a      	b.n	8009a5a <RadioIrqProcess+0x41a>
        break;
 8009a44:	bf00      	nop
 8009a46:	e008      	b.n	8009a5a <RadioIrqProcess+0x41a>
        break;
 8009a48:	bf00      	nop
 8009a4a:	e006      	b.n	8009a5a <RadioIrqProcess+0x41a>
        break;
 8009a4c:	bf00      	nop
 8009a4e:	e004      	b.n	8009a5a <RadioIrqProcess+0x41a>
        break;
 8009a50:	bf00      	nop
 8009a52:	e002      	b.n	8009a5a <RadioIrqProcess+0x41a>
        break;
 8009a54:	bf00      	nop
 8009a56:	e000      	b.n	8009a5a <RadioIrqProcess+0x41a>
        break;
 8009a58:	bf00      	nop
    }
}
 8009a5a:	bf00      	nop
 8009a5c:	3708      	adds	r7, #8
 8009a5e:	46bd      	mov	sp, r7
 8009a60:	bdb0      	pop	{r4, r5, r7, pc}
 8009a62:	bf00      	nop
 8009a64:	0800d1a4 	.word	0x0800d1a4
 8009a68:	200002d0 	.word	0x200002d0
 8009a6c:	08009451 	.word	0x08009451
 8009a70:	08009475 	.word	0x08009475
 8009a74:	0800d1b0 	.word	0x0800d1b0
 8009a78:	0800d1bc 	.word	0x0800d1bc
 8009a7c:	20000344 	.word	0x20000344
 8009a80:	200002cc 	.word	0x200002cc
 8009a84:	0800d1c8 	.word	0x0800d1c8
 8009a88:	0800d1d4 	.word	0x0800d1d4

08009a8c <RadioTxPrbs>:

static void RadioTxPrbs( void )
{
 8009a8c:	b580      	push	{r7, lr}
 8009a8e:	af00      	add	r7, sp, #0
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 8009a90:	4b09      	ldr	r3, [pc, #36]	@ (8009ab8 <RadioTxPrbs+0x2c>)
 8009a92:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8009a96:	2101      	movs	r1, #1
 8009a98:	4618      	mov	r0, r3
 8009a9a:	f001 fcb7 	bl	800b40c <SUBGRF_SetSwitch>
    Radio.Write( SUBGHZ_GPKTCTL1AR, 0x2d );  // sel mode prbs9 instead of preamble
 8009a9e:	4b07      	ldr	r3, [pc, #28]	@ (8009abc <RadioTxPrbs+0x30>)
 8009aa0:	212d      	movs	r1, #45	@ 0x2d
 8009aa2:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 8009aa6:	4798      	blx	r3
    SUBGRF_SetTxInfinitePreamble( );
 8009aa8:	f000 feff 	bl	800a8aa <SUBGRF_SetTxInfinitePreamble>
    SUBGRF_SetTx( 0x0fffff );
 8009aac:	4804      	ldr	r0, [pc, #16]	@ (8009ac0 <RadioTxPrbs+0x34>)
 8009aae:	f000 fe55 	bl	800a75c <SUBGRF_SetTx>
}
 8009ab2:	bf00      	nop
 8009ab4:	bd80      	pop	{r7, pc}
 8009ab6:	bf00      	nop
 8009ab8:	200002d0 	.word	0x200002d0
 8009abc:	08009451 	.word	0x08009451
 8009ac0:	000fffff 	.word	0x000fffff

08009ac4 <RadioTxCw>:

static void RadioTxCw( int8_t power )
{
 8009ac4:	b580      	push	{r7, lr}
 8009ac6:	b084      	sub	sp, #16
 8009ac8:	af00      	add	r7, sp, #0
 8009aca:	4603      	mov	r3, r0
 8009acc:	71fb      	strb	r3, [r7, #7]
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 8009ace:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009ad2:	4618      	mov	r0, r3
 8009ad4:	f001 fcc2 	bl	800b45c <SUBGRF_SetRfTxPower>
 8009ad8:	4603      	mov	r3, r0
 8009ada:	73fb      	strb	r3, [r7, #15]
    SUBGRF_SetSwitch( paselect, RFSWITCH_TX );
 8009adc:	7bfb      	ldrb	r3, [r7, #15]
 8009ade:	2101      	movs	r1, #1
 8009ae0:	4618      	mov	r0, r3
 8009ae2:	f001 fc93 	bl	800b40c <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave( );
 8009ae6:	f000 fed7 	bl	800a898 <SUBGRF_SetTxContinuousWave>
}
 8009aea:	bf00      	nop
 8009aec:	3710      	adds	r7, #16
 8009aee:	46bd      	mov	sp, r7
 8009af0:	bd80      	pop	{r7, pc}

08009af2 <payload_integration>:

#if (RADIO_SIGFOX_ENABLE == 1)
static void payload_integration( uint8_t *outBuffer, uint8_t *inBuffer, uint8_t size )
{
 8009af2:	b480      	push	{r7}
 8009af4:	b089      	sub	sp, #36	@ 0x24
 8009af6:	af00      	add	r7, sp, #0
 8009af8:	60f8      	str	r0, [r7, #12]
 8009afa:	60b9      	str	r1, [r7, #8]
 8009afc:	4613      	mov	r3, r2
 8009afe:	71fb      	strb	r3, [r7, #7]
    uint8_t prevInt = 0;
 8009b00:	2300      	movs	r3, #0
 8009b02:	77fb      	strb	r3, [r7, #31]
    uint8_t currBit;
    uint8_t index_bit;
    uint8_t index_byte;
    uint8_t index_bit_out;
    uint8_t index_byte_out;
    int32_t i = 0;
 8009b04:	2300      	movs	r3, #0
 8009b06:	61bb      	str	r3, [r7, #24]

    for( i = 0; i < size; i++ )
 8009b08:	2300      	movs	r3, #0
 8009b0a:	61bb      	str	r3, [r7, #24]
 8009b0c:	e011      	b.n	8009b32 <payload_integration+0x40>
    {
        /* reverse all inputs */
        inBuffer[i] = ~inBuffer[i];
 8009b0e:	69bb      	ldr	r3, [r7, #24]
 8009b10:	68ba      	ldr	r2, [r7, #8]
 8009b12:	4413      	add	r3, r2
 8009b14:	781a      	ldrb	r2, [r3, #0]
 8009b16:	69bb      	ldr	r3, [r7, #24]
 8009b18:	68b9      	ldr	r1, [r7, #8]
 8009b1a:	440b      	add	r3, r1
 8009b1c:	43d2      	mvns	r2, r2
 8009b1e:	b2d2      	uxtb	r2, r2
 8009b20:	701a      	strb	r2, [r3, #0]
        /* init outBuffer */
        outBuffer[i] = 0;
 8009b22:	69bb      	ldr	r3, [r7, #24]
 8009b24:	68fa      	ldr	r2, [r7, #12]
 8009b26:	4413      	add	r3, r2
 8009b28:	2200      	movs	r2, #0
 8009b2a:	701a      	strb	r2, [r3, #0]
    for( i = 0; i < size; i++ )
 8009b2c:	69bb      	ldr	r3, [r7, #24]
 8009b2e:	3301      	adds	r3, #1
 8009b30:	61bb      	str	r3, [r7, #24]
 8009b32:	79fb      	ldrb	r3, [r7, #7]
 8009b34:	69ba      	ldr	r2, [r7, #24]
 8009b36:	429a      	cmp	r2, r3
 8009b38:	dbe9      	blt.n	8009b0e <payload_integration+0x1c>
    }

    for( i = 0; i < ( size * 8 ); i++ )
 8009b3a:	2300      	movs	r3, #0
 8009b3c:	61bb      	str	r3, [r7, #24]
 8009b3e:	e049      	b.n	8009bd4 <payload_integration+0xe2>
    {
        /* index to take bit in inBuffer */
        index_bit = 7 - ( i % 8 );
 8009b40:	69bb      	ldr	r3, [r7, #24]
 8009b42:	425a      	negs	r2, r3
 8009b44:	f003 0307 	and.w	r3, r3, #7
 8009b48:	f002 0207 	and.w	r2, r2, #7
 8009b4c:	bf58      	it	pl
 8009b4e:	4253      	negpl	r3, r2
 8009b50:	b2db      	uxtb	r3, r3
 8009b52:	f1c3 0307 	rsb	r3, r3, #7
 8009b56:	75fb      	strb	r3, [r7, #23]
        index_byte = i / 8;
 8009b58:	69bb      	ldr	r3, [r7, #24]
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	da00      	bge.n	8009b60 <payload_integration+0x6e>
 8009b5e:	3307      	adds	r3, #7
 8009b60:	10db      	asrs	r3, r3, #3
 8009b62:	75bb      	strb	r3, [r7, #22]
        /* index to place bit in outBuffer is shifted 1 bit right */
        index_bit_out = 7 - ( ( i + 1 ) % 8 );
 8009b64:	69bb      	ldr	r3, [r7, #24]
 8009b66:	3301      	adds	r3, #1
 8009b68:	425a      	negs	r2, r3
 8009b6a:	f003 0307 	and.w	r3, r3, #7
 8009b6e:	f002 0207 	and.w	r2, r2, #7
 8009b72:	bf58      	it	pl
 8009b74:	4253      	negpl	r3, r2
 8009b76:	b2db      	uxtb	r3, r3
 8009b78:	f1c3 0307 	rsb	r3, r3, #7
 8009b7c:	757b      	strb	r3, [r7, #21]
        index_byte_out = ( i + 1 ) / 8;
 8009b7e:	69bb      	ldr	r3, [r7, #24]
 8009b80:	3301      	adds	r3, #1
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	da00      	bge.n	8009b88 <payload_integration+0x96>
 8009b86:	3307      	adds	r3, #7
 8009b88:	10db      	asrs	r3, r3, #3
 8009b8a:	753b      	strb	r3, [r7, #20]
        /* extract current bit from input */
        currBit = ( inBuffer[index_byte] >> index_bit ) & 0x01;
 8009b8c:	7dbb      	ldrb	r3, [r7, #22]
 8009b8e:	68ba      	ldr	r2, [r7, #8]
 8009b90:	4413      	add	r3, r2
 8009b92:	781b      	ldrb	r3, [r3, #0]
 8009b94:	461a      	mov	r2, r3
 8009b96:	7dfb      	ldrb	r3, [r7, #23]
 8009b98:	fa42 f303 	asr.w	r3, r2, r3
 8009b9c:	b2db      	uxtb	r3, r3
 8009b9e:	f003 0301 	and.w	r3, r3, #1
 8009ba2:	74fb      	strb	r3, [r7, #19]
        /* integration */
        prevInt ^= currBit;
 8009ba4:	7ffa      	ldrb	r2, [r7, #31]
 8009ba6:	7cfb      	ldrb	r3, [r7, #19]
 8009ba8:	4053      	eors	r3, r2
 8009baa:	77fb      	strb	r3, [r7, #31]
        /* write result integration in output */
        outBuffer[index_byte_out] |= ( prevInt << index_bit_out );
 8009bac:	7d3b      	ldrb	r3, [r7, #20]
 8009bae:	68fa      	ldr	r2, [r7, #12]
 8009bb0:	4413      	add	r3, r2
 8009bb2:	781b      	ldrb	r3, [r3, #0]
 8009bb4:	b25a      	sxtb	r2, r3
 8009bb6:	7ff9      	ldrb	r1, [r7, #31]
 8009bb8:	7d7b      	ldrb	r3, [r7, #21]
 8009bba:	fa01 f303 	lsl.w	r3, r1, r3
 8009bbe:	b25b      	sxtb	r3, r3
 8009bc0:	4313      	orrs	r3, r2
 8009bc2:	b259      	sxtb	r1, r3
 8009bc4:	7d3b      	ldrb	r3, [r7, #20]
 8009bc6:	68fa      	ldr	r2, [r7, #12]
 8009bc8:	4413      	add	r3, r2
 8009bca:	b2ca      	uxtb	r2, r1
 8009bcc:	701a      	strb	r2, [r3, #0]
    for( i = 0; i < ( size * 8 ); i++ )
 8009bce:	69bb      	ldr	r3, [r7, #24]
 8009bd0:	3301      	adds	r3, #1
 8009bd2:	61bb      	str	r3, [r7, #24]
 8009bd4:	79fb      	ldrb	r3, [r7, #7]
 8009bd6:	00db      	lsls	r3, r3, #3
 8009bd8:	69ba      	ldr	r2, [r7, #24]
 8009bda:	429a      	cmp	r2, r3
 8009bdc:	dbb0      	blt.n	8009b40 <payload_integration+0x4e>
    }

    outBuffer[size] = ( prevInt << 7 ) | ( prevInt << 6 ) | ( ( ( !prevInt ) & 0x01 ) << 5 ) ;
 8009bde:	7ffb      	ldrb	r3, [r7, #31]
 8009be0:	01db      	lsls	r3, r3, #7
 8009be2:	b25a      	sxtb	r2, r3
 8009be4:	7ffb      	ldrb	r3, [r7, #31]
 8009be6:	019b      	lsls	r3, r3, #6
 8009be8:	b25b      	sxtb	r3, r3
 8009bea:	4313      	orrs	r3, r2
 8009bec:	b25b      	sxtb	r3, r3
 8009bee:	7ffa      	ldrb	r2, [r7, #31]
 8009bf0:	2a00      	cmp	r2, #0
 8009bf2:	d101      	bne.n	8009bf8 <payload_integration+0x106>
 8009bf4:	2220      	movs	r2, #32
 8009bf6:	e000      	b.n	8009bfa <payload_integration+0x108>
 8009bf8:	2200      	movs	r2, #0
 8009bfa:	4313      	orrs	r3, r2
 8009bfc:	b259      	sxtb	r1, r3
 8009bfe:	79fb      	ldrb	r3, [r7, #7]
 8009c00:	68fa      	ldr	r2, [r7, #12]
 8009c02:	4413      	add	r3, r2
 8009c04:	b2ca      	uxtb	r2, r1
 8009c06:	701a      	strb	r2, [r3, #0]
}
 8009c08:	bf00      	nop
 8009c0a:	3724      	adds	r7, #36	@ 0x24
 8009c0c:	46bd      	mov	sp, r7
 8009c0e:	bc80      	pop	{r7}
 8009c10:	4770      	bx	lr
	...

08009c14 <RadioSetRxGenericConfig>:
#endif /*RADIO_SIGFOX_ENABLE == 1*/

static int32_t RadioSetRxGenericConfig( GenericModems_t modem, RxConfigGeneric_t* config, uint32_t rxContinuous, uint32_t symbTimeout )
{
 8009c14:	b580      	push	{r7, lr}
 8009c16:	b08c      	sub	sp, #48	@ 0x30
 8009c18:	af00      	add	r7, sp, #0
 8009c1a:	60b9      	str	r1, [r7, #8]
 8009c1c:	607a      	str	r2, [r7, #4]
 8009c1e:	603b      	str	r3, [r7, #0]
 8009c20:	4603      	mov	r3, r0
 8009c22:	73fb      	strb	r3, [r7, #15]
#if (RADIO_GENERIC_CONFIG_ENABLE == 1)
    int32_t status = 0;
 8009c24:	2300      	movs	r3, #0
 8009c26:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint8_t syncword[8] = {0};
 8009c28:	2300      	movs	r3, #0
 8009c2a:	623b      	str	r3, [r7, #32]
 8009c2c:	2300      	movs	r3, #0
 8009c2e:	627b      	str	r3, [r7, #36]	@ 0x24
    uint8_t MaxPayloadLength;

    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 8009c30:	f001 fdcf 	bl	800b7d2 <RFW_DeInit>

    if( rxContinuous != 0 )
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d001      	beq.n	8009c3e <RadioSetRxGenericConfig+0x2a>
    {
        symbTimeout = 0;
 8009c3a:	2300      	movs	r3, #0
 8009c3c:	603b      	str	r3, [r7, #0]
    }
    SubgRf.RxContinuous = ( rxContinuous == 0 ) ? false : true;
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	bf14      	ite	ne
 8009c44:	2301      	movne	r3, #1
 8009c46:	2300      	moveq	r3, #0
 8009c48:	b2da      	uxtb	r2, r3
 8009c4a:	4ba3      	ldr	r3, [pc, #652]	@ (8009ed8 <RadioSetRxGenericConfig+0x2c4>)
 8009c4c:	705a      	strb	r2, [r3, #1]

    switch( modem )
 8009c4e:	7bfb      	ldrb	r3, [r7, #15]
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d003      	beq.n	8009c5c <RadioSetRxGenericConfig+0x48>
 8009c54:	2b01      	cmp	r3, #1
 8009c56:	f000 80dc 	beq.w	8009e12 <RadioSetRxGenericConfig+0x1fe>

        // Timeout Max, Timeout handled directly in SetRx function
        SubgRf.RxTimeout = 0xFFFF;
        break;
    default:
        break;
 8009c5a:	e194      	b.n	8009f86 <RadioSetRxGenericConfig+0x372>
        if( ( config->fsk.BitRate == 0 ) || ( config->fsk.PreambleLen == 0 ) )
 8009c5c:	68bb      	ldr	r3, [r7, #8]
 8009c5e:	689b      	ldr	r3, [r3, #8]
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d003      	beq.n	8009c6c <RadioSetRxGenericConfig+0x58>
 8009c64:	68bb      	ldr	r3, [r7, #8]
 8009c66:	68db      	ldr	r3, [r3, #12]
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	d102      	bne.n	8009c72 <RadioSetRxGenericConfig+0x5e>
            return -1;
 8009c6c:	f04f 33ff 	mov.w	r3, #4294967295
 8009c70:	e18a      	b.n	8009f88 <RadioSetRxGenericConfig+0x374>
        if( config->fsk.SyncWordLength > 8 )
 8009c72:	68bb      	ldr	r3, [r7, #8]
 8009c74:	7f9b      	ldrb	r3, [r3, #30]
 8009c76:	2b08      	cmp	r3, #8
 8009c78:	d902      	bls.n	8009c80 <RadioSetRxGenericConfig+0x6c>
            return -1;
 8009c7a:	f04f 33ff 	mov.w	r3, #4294967295
 8009c7e:	e183      	b.n	8009f88 <RadioSetRxGenericConfig+0x374>
            RADIO_MEMCPY8( syncword, config->fsk.SyncWord, config->fsk.SyncWordLength );
 8009c80:	68bb      	ldr	r3, [r7, #8]
 8009c82:	6919      	ldr	r1, [r3, #16]
 8009c84:	68bb      	ldr	r3, [r7, #8]
 8009c86:	7f9b      	ldrb	r3, [r3, #30]
 8009c88:	461a      	mov	r2, r3
 8009c8a:	f107 0320 	add.w	r3, r7, #32
 8009c8e:	4618      	mov	r0, r3
 8009c90:	f002 f8a8 	bl	800bde4 <UTIL_MEM_cpy_8>
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->fsk.StopTimerOnPreambleDetect == 0 ) ? false : true );
 8009c94:	68bb      	ldr	r3, [r7, #8]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	bf14      	ite	ne
 8009c9c:	2301      	movne	r3, #1
 8009c9e:	2300      	moveq	r3, #0
 8009ca0:	b2db      	uxtb	r3, r3
 8009ca2:	4618      	mov	r0, r3
 8009ca4:	f000 fe0a 	bl	800a8bc <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8009ca8:	4b8b      	ldr	r3, [pc, #556]	@ (8009ed8 <RadioSetRxGenericConfig+0x2c4>)
 8009caa:	2200      	movs	r2, #0
 8009cac:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 8009cb0:	68bb      	ldr	r3, [r7, #8]
 8009cb2:	689b      	ldr	r3, [r3, #8]
 8009cb4:	4a88      	ldr	r2, [pc, #544]	@ (8009ed8 <RadioSetRxGenericConfig+0x2c4>)
 8009cb6:	63d3      	str	r3, [r2, #60]	@ 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = (RadioModShapings_t) config->fsk.ModulationShaping;
 8009cb8:	68bb      	ldr	r3, [r7, #8]
 8009cba:	f893 2020 	ldrb.w	r2, [r3, #32]
 8009cbe:	4b86      	ldr	r3, [pc, #536]	@ (8009ed8 <RadioSetRxGenericConfig+0x2c4>)
 8009cc0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( config->fsk.Bandwidth );
 8009cc4:	68bb      	ldr	r3, [r7, #8]
 8009cc6:	685b      	ldr	r3, [r3, #4]
 8009cc8:	4618      	mov	r0, r3
 8009cca:	f001 fcb5 	bl	800b638 <SUBGRF_GetFskBandwidthRegValue>
 8009cce:	4603      	mov	r3, r0
 8009cd0:	461a      	mov	r2, r3
 8009cd2:	4b81      	ldr	r3, [pc, #516]	@ (8009ed8 <RadioSetRxGenericConfig+0x2c4>)
 8009cd4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8009cd8:	4b7f      	ldr	r3, [pc, #508]	@ (8009ed8 <RadioSetRxGenericConfig+0x2c4>)
 8009cda:	2200      	movs	r2, #0
 8009cdc:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3 ; // convert byte into bit
 8009cde:	68bb      	ldr	r3, [r7, #8]
 8009ce0:	68db      	ldr	r3, [r3, #12]
 8009ce2:	b29b      	uxth	r3, r3
 8009ce4:	00db      	lsls	r3, r3, #3
 8009ce6:	b29a      	uxth	r2, r3
 8009ce8:	4b7b      	ldr	r3, [pc, #492]	@ (8009ed8 <RadioSetRxGenericConfig+0x2c4>)
 8009cea:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = ( RadioPreambleDetection_t ) config->fsk.PreambleMinDetect;
 8009cec:	68bb      	ldr	r3, [r7, #8]
 8009cee:	7fda      	ldrb	r2, [r3, #31]
 8009cf0:	4b79      	ldr	r3, [pc, #484]	@ (8009ed8 <RadioSetRxGenericConfig+0x2c4>)
 8009cf2:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 8009cf4:	68bb      	ldr	r3, [r7, #8]
 8009cf6:	7f9b      	ldrb	r3, [r3, #30]
 8009cf8:	00db      	lsls	r3, r3, #3
 8009cfa:	b2da      	uxtb	r2, r3
 8009cfc:	4b76      	ldr	r3, [pc, #472]	@ (8009ed8 <RadioSetRxGenericConfig+0x2c4>)
 8009cfe:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = ( RadioAddressComp_t ) config->fsk.AddrComp;
 8009d00:	68bb      	ldr	r3, [r7, #8]
 8009d02:	f893 2021 	ldrb.w	r2, [r3, #33]	@ 0x21
 8009d06:	4b74      	ldr	r3, [pc, #464]	@ (8009ed8 <RadioSetRxGenericConfig+0x2c4>)
 8009d08:	751a      	strb	r2, [r3, #20]
        if( config->fsk.LengthMode == RADIO_FSK_PACKET_FIXED_LENGTH )
 8009d0a:	68bb      	ldr	r3, [r7, #8]
 8009d0c:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d105      	bne.n	8009d20 <RadioSetRxGenericConfig+0x10c>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = config->fsk.MaxPayloadLength;
 8009d14:	68bb      	ldr	r3, [r7, #8]
 8009d16:	695b      	ldr	r3, [r3, #20]
 8009d18:	b2da      	uxtb	r2, r3
 8009d1a:	4b6f      	ldr	r3, [pc, #444]	@ (8009ed8 <RadioSetRxGenericConfig+0x2c4>)
 8009d1c:	759a      	strb	r2, [r3, #22]
 8009d1e:	e00b      	b.n	8009d38 <RadioSetRxGenericConfig+0x124>
        else if( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH )
 8009d20:	68bb      	ldr	r3, [r7, #8]
 8009d22:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8009d26:	2b02      	cmp	r3, #2
 8009d28:	d103      	bne.n	8009d32 <RadioSetRxGenericConfig+0x11e>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 8009d2a:	4b6b      	ldr	r3, [pc, #428]	@ (8009ed8 <RadioSetRxGenericConfig+0x2c4>)
 8009d2c:	22ff      	movs	r2, #255	@ 0xff
 8009d2e:	759a      	strb	r2, [r3, #22]
 8009d30:	e002      	b.n	8009d38 <RadioSetRxGenericConfig+0x124>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 8009d32:	4b69      	ldr	r3, [pc, #420]	@ (8009ed8 <RadioSetRxGenericConfig+0x2c4>)
 8009d34:	22ff      	movs	r2, #255	@ 0xff
 8009d36:	759a      	strb	r2, [r3, #22]
        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING ) || ( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 8009d38:	68bb      	ldr	r3, [r7, #8]
 8009d3a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8009d3e:	2b02      	cmp	r3, #2
 8009d40:	d004      	beq.n	8009d4c <RadioSetRxGenericConfig+0x138>
 8009d42:	68bb      	ldr	r3, [r7, #8]
 8009d44:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8009d48:	2b02      	cmp	r3, #2
 8009d4a:	d12d      	bne.n	8009da8 <RadioSetRxGenericConfig+0x194>
          if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 8009d4c:	68bb      	ldr	r3, [r7, #8]
 8009d4e:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8009d52:	2bf1      	cmp	r3, #241	@ 0xf1
 8009d54:	d00c      	beq.n	8009d70 <RadioSetRxGenericConfig+0x15c>
 8009d56:	68bb      	ldr	r3, [r7, #8]
 8009d58:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8009d5c:	2bf2      	cmp	r3, #242	@ 0xf2
 8009d5e:	d007      	beq.n	8009d70 <RadioSetRxGenericConfig+0x15c>
 8009d60:	68bb      	ldr	r3, [r7, #8]
 8009d62:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8009d66:	2b01      	cmp	r3, #1
 8009d68:	d002      	beq.n	8009d70 <RadioSetRxGenericConfig+0x15c>
            return -1;
 8009d6a:	f04f 33ff 	mov.w	r3, #4294967295
 8009d6e:	e10b      	b.n	8009f88 <RadioSetRxGenericConfig+0x374>
          ConfigGeneric.rtx = CONFIG_RX;
 8009d70:	2300      	movs	r3, #0
 8009d72:	773b      	strb	r3, [r7, #28]
          ConfigGeneric.RxConfig = config;
 8009d74:	68bb      	ldr	r3, [r7, #8]
 8009d76:	61bb      	str	r3, [r7, #24]
          if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &RxTimeoutTimer ) )
 8009d78:	4b58      	ldr	r3, [pc, #352]	@ (8009edc <RadioSetRxGenericConfig+0x2c8>)
 8009d7a:	6819      	ldr	r1, [r3, #0]
 8009d7c:	f107 0314 	add.w	r3, r7, #20
 8009d80:	4a57      	ldr	r2, [pc, #348]	@ (8009ee0 <RadioSetRxGenericConfig+0x2cc>)
 8009d82:	4618      	mov	r0, r3
 8009d84:	f001 fd18 	bl	800b7b8 <RFW_Init>
 8009d88:	4603      	mov	r3, r0
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d002      	beq.n	8009d94 <RadioSetRxGenericConfig+0x180>
            return -1;
 8009d8e:	f04f 33ff 	mov.w	r3, #4294967295
 8009d92:	e0f9      	b.n	8009f88 <RadioSetRxGenericConfig+0x374>
          SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 8009d94:	4b50      	ldr	r3, [pc, #320]	@ (8009ed8 <RadioSetRxGenericConfig+0x2c4>)
 8009d96:	2200      	movs	r2, #0
 8009d98:	761a      	strb	r2, [r3, #24]
          SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 8009d9a:	4b4f      	ldr	r3, [pc, #316]	@ (8009ed8 <RadioSetRxGenericConfig+0x2c4>)
 8009d9c:	2201      	movs	r2, #1
 8009d9e:	75da      	strb	r2, [r3, #23]
          SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 8009da0:	4b4d      	ldr	r3, [pc, #308]	@ (8009ed8 <RadioSetRxGenericConfig+0x2c4>)
 8009da2:	2200      	movs	r2, #0
 8009da4:	755a      	strb	r2, [r3, #21]
        {
 8009da6:	e00e      	b.n	8009dc6 <RadioSetRxGenericConfig+0x1b2>
          SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 8009da8:	68bb      	ldr	r3, [r7, #8]
 8009daa:	f893 2023 	ldrb.w	r2, [r3, #35]	@ 0x23
 8009dae:	4b4a      	ldr	r3, [pc, #296]	@ (8009ed8 <RadioSetRxGenericConfig+0x2c4>)
 8009db0:	75da      	strb	r2, [r3, #23]
          SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 8009db2:	68bb      	ldr	r3, [r7, #8]
 8009db4:	f893 2024 	ldrb.w	r2, [r3, #36]	@ 0x24
 8009db8:	4b47      	ldr	r3, [pc, #284]	@ (8009ed8 <RadioSetRxGenericConfig+0x2c4>)
 8009dba:	761a      	strb	r2, [r3, #24]
          SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.LengthMode;
 8009dbc:	68bb      	ldr	r3, [r7, #8]
 8009dbe:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 8009dc2:	4b45      	ldr	r3, [pc, #276]	@ (8009ed8 <RadioSetRxGenericConfig+0x2c4>)
 8009dc4:	755a      	strb	r2, [r3, #21]
        RadioStandby( );
 8009dc6:	f7ff fa48 	bl	800925a <RadioStandby>
        RadioSetModem( MODEM_FSK );
 8009dca:	2000      	movs	r0, #0
 8009dcc:	f7fe fbf2 	bl	80085b4 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8009dd0:	4844      	ldr	r0, [pc, #272]	@ (8009ee4 <RadioSetRxGenericConfig+0x2d0>)
 8009dd2:	f001 f80d 	bl	800adf0 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8009dd6:	4844      	ldr	r0, [pc, #272]	@ (8009ee8 <RadioSetRxGenericConfig+0x2d4>)
 8009dd8:	f001 f8dc 	bl	800af94 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 8009ddc:	f107 0320 	add.w	r3, r7, #32
 8009de0:	4618      	mov	r0, r3
 8009de2:	f000 fba4 	bl	800a52e <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 8009de6:	68bb      	ldr	r3, [r7, #8]
 8009de8:	8b9b      	ldrh	r3, [r3, #28]
 8009dea:	4618      	mov	r0, r3
 8009dec:	f000 fbee 	bl	800a5cc <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->fsk.CrcPolynomial );
 8009df0:	68bb      	ldr	r3, [r7, #8]
 8009df2:	8b1b      	ldrh	r3, [r3, #24]
 8009df4:	4618      	mov	r0, r3
 8009df6:	f000 fbc9 	bl	800a58c <SUBGRF_SetCrcPolynomial>
        SubgRf.RxTimeout = ( uint32_t )( ( symbTimeout * 1000 * 8 ) / config->fsk.BitRate );
 8009dfa:	683b      	ldr	r3, [r7, #0]
 8009dfc:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8009e00:	fb03 f202 	mul.w	r2, r3, r2
 8009e04:	68bb      	ldr	r3, [r7, #8]
 8009e06:	689b      	ldr	r3, [r3, #8]
 8009e08:	fbb2 f3f3 	udiv	r3, r2, r3
 8009e0c:	4a32      	ldr	r2, [pc, #200]	@ (8009ed8 <RadioSetRxGenericConfig+0x2c4>)
 8009e0e:	6093      	str	r3, [r2, #8]
        break;
 8009e10:	e0b9      	b.n	8009f86 <RadioSetRxGenericConfig+0x372>
        if( config->lora.PreambleLen == 0 )
 8009e12:	68bb      	ldr	r3, [r7, #8]
 8009e14:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d102      	bne.n	8009e20 <RadioSetRxGenericConfig+0x20c>
            return -1;
 8009e1a:	f04f 33ff 	mov.w	r3, #4294967295
 8009e1e:	e0b3      	b.n	8009f88 <RadioSetRxGenericConfig+0x374>
        if( config->lora.LengthMode == RADIO_LORA_PACKET_FIXED_LENGTH )
 8009e20:	68bb      	ldr	r3, [r7, #8]
 8009e22:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8009e26:	2b01      	cmp	r3, #1
 8009e28:	d104      	bne.n	8009e34 <RadioSetRxGenericConfig+0x220>
            MaxPayloadLength = config->fsk.MaxPayloadLength;
 8009e2a:	68bb      	ldr	r3, [r7, #8]
 8009e2c:	695b      	ldr	r3, [r3, #20]
 8009e2e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8009e32:	e002      	b.n	8009e3a <RadioSetRxGenericConfig+0x226>
            MaxPayloadLength = 0xFF;
 8009e34:	23ff      	movs	r3, #255	@ 0xff
 8009e36:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->lora.StopTimerOnPreambleDetect == 0 ) ? false : true );
 8009e3a:	68bb      	ldr	r3, [r7, #8]
 8009e3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	bf14      	ite	ne
 8009e42:	2301      	movne	r3, #1
 8009e44:	2300      	moveq	r3, #0
 8009e46:	b2db      	uxtb	r3, r3
 8009e48:	4618      	mov	r0, r3
 8009e4a:	f000 fd37 	bl	800a8bc <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 8009e4e:	683b      	ldr	r3, [r7, #0]
 8009e50:	b2db      	uxtb	r3, r3
 8009e52:	4618      	mov	r0, r3
 8009e54:	f000 fd41 	bl	800a8da <SUBGRF_SetLoRaSymbNumTimeout>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8009e58:	4b1f      	ldr	r3, [pc, #124]	@ (8009ed8 <RadioSetRxGenericConfig+0x2c4>)
 8009e5a:	2201      	movs	r2, #1
 8009e5c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 8009e60:	68bb      	ldr	r3, [r7, #8]
 8009e62:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 8009e66:	4b1c      	ldr	r3, [pc, #112]	@ (8009ed8 <RadioSetRxGenericConfig+0x2c4>)
 8009e68:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 8009e6c:	68bb      	ldr	r3, [r7, #8]
 8009e6e:	f893 202d 	ldrb.w	r2, [r3, #45]	@ 0x2d
 8009e72:	4b19      	ldr	r3, [pc, #100]	@ (8009ed8 <RadioSetRxGenericConfig+0x2c4>)
 8009e74:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 8009e78:	68bb      	ldr	r3, [r7, #8]
 8009e7a:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 8009e7e:	4b16      	ldr	r3, [pc, #88]	@ (8009ed8 <RadioSetRxGenericConfig+0x2c4>)
 8009e80:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
        switch( config->lora.LowDatarateOptimize )
 8009e84:	68bb      	ldr	r3, [r7, #8]
 8009e86:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8009e8a:	2b02      	cmp	r3, #2
 8009e8c:	d010      	beq.n	8009eb0 <RadioSetRxGenericConfig+0x29c>
 8009e8e:	2b02      	cmp	r3, #2
 8009e90:	dc2c      	bgt.n	8009eec <RadioSetRxGenericConfig+0x2d8>
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d002      	beq.n	8009e9c <RadioSetRxGenericConfig+0x288>
 8009e96:	2b01      	cmp	r3, #1
 8009e98:	d005      	beq.n	8009ea6 <RadioSetRxGenericConfig+0x292>
            break;
 8009e9a:	e027      	b.n	8009eec <RadioSetRxGenericConfig+0x2d8>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8009e9c:	4b0e      	ldr	r3, [pc, #56]	@ (8009ed8 <RadioSetRxGenericConfig+0x2c4>)
 8009e9e:	2200      	movs	r2, #0
 8009ea0:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 8009ea4:	e023      	b.n	8009eee <RadioSetRxGenericConfig+0x2da>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8009ea6:	4b0c      	ldr	r3, [pc, #48]	@ (8009ed8 <RadioSetRxGenericConfig+0x2c4>)
 8009ea8:	2201      	movs	r2, #1
 8009eaa:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 8009eae:	e01e      	b.n	8009eee <RadioSetRxGenericConfig+0x2da>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 8009eb0:	68bb      	ldr	r3, [r7, #8]
 8009eb2:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8009eb6:	2b0b      	cmp	r3, #11
 8009eb8:	d004      	beq.n	8009ec4 <RadioSetRxGenericConfig+0x2b0>
 8009eba:	68bb      	ldr	r3, [r7, #8]
 8009ebc:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8009ec0:	2b0c      	cmp	r3, #12
 8009ec2:	d104      	bne.n	8009ece <RadioSetRxGenericConfig+0x2ba>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8009ec4:	4b04      	ldr	r3, [pc, #16]	@ (8009ed8 <RadioSetRxGenericConfig+0x2c4>)
 8009ec6:	2201      	movs	r2, #1
 8009ec8:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 8009ecc:	e00f      	b.n	8009eee <RadioSetRxGenericConfig+0x2da>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8009ece:	4b02      	ldr	r3, [pc, #8]	@ (8009ed8 <RadioSetRxGenericConfig+0x2c4>)
 8009ed0:	2200      	movs	r2, #0
 8009ed2:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 8009ed6:	e00a      	b.n	8009eee <RadioSetRxGenericConfig+0x2da>
 8009ed8:	200002d0 	.word	0x200002d0
 8009edc:	200002cc 	.word	0x200002cc
 8009ee0:	20000344 	.word	0x20000344
 8009ee4:	20000308 	.word	0x20000308
 8009ee8:	200002de 	.word	0x200002de
            break;
 8009eec:	bf00      	nop
        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8009eee:	4b28      	ldr	r3, [pc, #160]	@ (8009f90 <RadioSetRxGenericConfig+0x37c>)
 8009ef0:	2201      	movs	r2, #1
 8009ef2:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 8009ef4:	68bb      	ldr	r3, [r7, #8]
 8009ef6:	8e1a      	ldrh	r2, [r3, #48]	@ 0x30
 8009ef8:	4b25      	ldr	r3, [pc, #148]	@ (8009f90 <RadioSetRxGenericConfig+0x37c>)
 8009efa:	839a      	strh	r2, [r3, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 8009efc:	68bb      	ldr	r3, [r7, #8]
 8009efe:	f893 2032 	ldrb.w	r2, [r3, #50]	@ 0x32
 8009f02:	4b23      	ldr	r3, [pc, #140]	@ (8009f90 <RadioSetRxGenericConfig+0x37c>)
 8009f04:	779a      	strb	r2, [r3, #30]
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8009f06:	4a22      	ldr	r2, [pc, #136]	@ (8009f90 <RadioSetRxGenericConfig+0x37c>)
 8009f08:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009f0c:	77d3      	strb	r3, [r2, #31]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 8009f0e:	68bb      	ldr	r3, [r7, #8]
 8009f10:	f893 2034 	ldrb.w	r2, [r3, #52]	@ 0x34
 8009f14:	4b1e      	ldr	r3, [pc, #120]	@ (8009f90 <RadioSetRxGenericConfig+0x37c>)
 8009f16:	f883 2020 	strb.w	r2, [r3, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 8009f1a:	68bb      	ldr	r3, [r7, #8]
 8009f1c:	f893 2035 	ldrb.w	r2, [r3, #53]	@ 0x35
 8009f20:	4b1b      	ldr	r3, [pc, #108]	@ (8009f90 <RadioSetRxGenericConfig+0x37c>)
 8009f22:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        RadioStandby( );
 8009f26:	f7ff f998 	bl	800925a <RadioStandby>
        RadioSetModem( MODEM_LORA );
 8009f2a:	2001      	movs	r0, #1
 8009f2c:	f7fe fb42 	bl	80085b4 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8009f30:	4818      	ldr	r0, [pc, #96]	@ (8009f94 <RadioSetRxGenericConfig+0x380>)
 8009f32:	f000 ff5d 	bl	800adf0 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8009f36:	4818      	ldr	r0, [pc, #96]	@ (8009f98 <RadioSetRxGenericConfig+0x384>)
 8009f38:	f001 f82c 	bl	800af94 <SUBGRF_SetPacketParams>
        if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 8009f3c:	4b14      	ldr	r3, [pc, #80]	@ (8009f90 <RadioSetRxGenericConfig+0x37c>)
 8009f3e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8009f42:	2b01      	cmp	r3, #1
 8009f44:	d10d      	bne.n	8009f62 <RadioSetRxGenericConfig+0x34e>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 8009f46:	f240 7036 	movw	r0, #1846	@ 0x736
 8009f4a:	f001 f97f 	bl	800b24c <SUBGRF_ReadRegister>
 8009f4e:	4603      	mov	r3, r0
 8009f50:	f023 0304 	bic.w	r3, r3, #4
 8009f54:	b2db      	uxtb	r3, r3
 8009f56:	4619      	mov	r1, r3
 8009f58:	f240 7036 	movw	r0, #1846	@ 0x736
 8009f5c:	f001 f962 	bl	800b224 <SUBGRF_WriteRegister>
 8009f60:	e00c      	b.n	8009f7c <RadioSetRxGenericConfig+0x368>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 8009f62:	f240 7036 	movw	r0, #1846	@ 0x736
 8009f66:	f001 f971 	bl	800b24c <SUBGRF_ReadRegister>
 8009f6a:	4603      	mov	r3, r0
 8009f6c:	f043 0304 	orr.w	r3, r3, #4
 8009f70:	b2db      	uxtb	r3, r3
 8009f72:	4619      	mov	r1, r3
 8009f74:	f240 7036 	movw	r0, #1846	@ 0x736
 8009f78:	f001 f954 	bl	800b224 <SUBGRF_WriteRegister>
        SubgRf.RxTimeout = 0xFFFF;
 8009f7c:	4b04      	ldr	r3, [pc, #16]	@ (8009f90 <RadioSetRxGenericConfig+0x37c>)
 8009f7e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009f82:	609a      	str	r2, [r3, #8]
        break;
 8009f84:	bf00      	nop
    }
    return status;
 8009f86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
#else /* RADIO_GENERIC_CONFIG_ENABLE == 1*/
    return -1;
#endif /* RADIO_GENERIC_CONFIG_ENABLE == 0*/
}
 8009f88:	4618      	mov	r0, r3
 8009f8a:	3730      	adds	r7, #48	@ 0x30
 8009f8c:	46bd      	mov	sp, r7
 8009f8e:	bd80      	pop	{r7, pc}
 8009f90:	200002d0 	.word	0x200002d0
 8009f94:	20000308 	.word	0x20000308
 8009f98:	200002de 	.word	0x200002de

08009f9c <RadioSetTxGenericConfig>:

static int32_t RadioSetTxGenericConfig( GenericModems_t modem, TxConfigGeneric_t* config, int8_t power, uint32_t timeout )
{
 8009f9c:	b580      	push	{r7, lr}
 8009f9e:	b08e      	sub	sp, #56	@ 0x38
 8009fa0:	af00      	add	r7, sp, #0
 8009fa2:	60b9      	str	r1, [r7, #8]
 8009fa4:	607b      	str	r3, [r7, #4]
 8009fa6:	4603      	mov	r3, r0
 8009fa8:	73fb      	strb	r3, [r7, #15]
 8009faa:	4613      	mov	r3, r2
 8009fac:	73bb      	strb	r3, [r7, #14]
#if (RADIO_GENERIC_CONFIG_ENABLE == 1)
    uint8_t syncword[8] = {0};
 8009fae:	2300      	movs	r3, #0
 8009fb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009fb2:	2300      	movs	r3, #0
 8009fb4:	633b      	str	r3, [r7, #48]	@ 0x30
    RadioModems_t radio_modem;
    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 8009fb6:	f001 fc0c 	bl	800b7d2 <RFW_DeInit>
    switch( modem )
 8009fba:	7bfb      	ldrb	r3, [r7, #15]
 8009fbc:	2b03      	cmp	r3, #3
 8009fbe:	f200 8204 	bhi.w	800a3ca <RadioSetTxGenericConfig+0x42e>
 8009fc2:	a201      	add	r2, pc, #4	@ (adr r2, 8009fc8 <RadioSetTxGenericConfig+0x2c>)
 8009fc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fc8:	0800a14d 	.word	0x0800a14d
 8009fcc:	0800a295 	.word	0x0800a295
 8009fd0:	0800a38d 	.word	0x0800a38d
 8009fd4:	08009fd9 	.word	0x08009fd9
    {
    case GENERIC_MSK:
        if( config->msk.SyncWordLength > 8 )
 8009fd8:	68bb      	ldr	r3, [r7, #8]
 8009fda:	7c9b      	ldrb	r3, [r3, #18]
 8009fdc:	2b08      	cmp	r3, #8
 8009fde:	d902      	bls.n	8009fe6 <RadioSetTxGenericConfig+0x4a>
        {
            return -1;
 8009fe0:	f04f 33ff 	mov.w	r3, #4294967295
 8009fe4:	e206      	b.n	800a3f4 <RadioSetTxGenericConfig+0x458>
        }
        else
        {
          RADIO_MEMCPY8(syncword, config->msk.SyncWord, config->msk.SyncWordLength);
 8009fe6:	68bb      	ldr	r3, [r7, #8]
 8009fe8:	6899      	ldr	r1, [r3, #8]
 8009fea:	68bb      	ldr	r3, [r7, #8]
 8009fec:	7c9b      	ldrb	r3, [r3, #18]
 8009fee:	461a      	mov	r2, r3
 8009ff0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8009ff4:	4618      	mov	r0, r3
 8009ff6:	f001 fef5 	bl	800bde4 <UTIL_MEM_cpy_8>
        }
        if( ( config->msk.BitRate == 0 ) )
 8009ffa:	68bb      	ldr	r3, [r7, #8]
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d102      	bne.n	800a008 <RadioSetTxGenericConfig+0x6c>
        {
            return -1;
 800a002:	f04f 33ff 	mov.w	r3, #4294967295
 800a006:	e1f5      	b.n	800a3f4 <RadioSetTxGenericConfig+0x458>
        }
        else if (config->msk.BitRate<= 10000)
 800a008:	68bb      	ldr	r3, [r7, #8]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	f242 7210 	movw	r2, #10000	@ 0x2710
 800a010:	4293      	cmp	r3, r2
 800a012:	d813      	bhi.n	800a03c <RadioSetTxGenericConfig+0xa0>
        {
          /*max msk modulator datarate is 10kbps*/
          radio_modem= MODEM_MSK;
 800a014:	2302      	movs	r3, #2
 800a016:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
          SubgRf.PacketParams.PacketType = PACKET_TYPE_GMSK;
 800a01a:	4b99      	ldr	r3, [pc, #612]	@ (800a280 <RadioSetTxGenericConfig+0x2e4>)
 800a01c:	2203      	movs	r2, #3
 800a01e:	739a      	strb	r2, [r3, #14]
          SubgRf.ModulationParams.PacketType = PACKET_TYPE_GMSK;
 800a020:	4b97      	ldr	r3, [pc, #604]	@ (800a280 <RadioSetTxGenericConfig+0x2e4>)
 800a022:	2203      	movs	r2, #3
 800a024:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
          SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 800a028:	68bb      	ldr	r3, [r7, #8]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	4a94      	ldr	r2, [pc, #592]	@ (800a280 <RadioSetTxGenericConfig+0x2e4>)
 800a02e:	63d3      	str	r3, [r2, #60]	@ 0x3c
          SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 800a030:	68bb      	ldr	r3, [r7, #8]
 800a032:	7cda      	ldrb	r2, [r3, #19]
 800a034:	4b92      	ldr	r3, [pc, #584]	@ (800a280 <RadioSetTxGenericConfig+0x2e4>)
 800a036:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a03a:	e017      	b.n	800a06c <RadioSetTxGenericConfig+0xd0>
        }
        else
        {
          radio_modem= MODEM_FSK;
 800a03c:	2300      	movs	r3, #0
 800a03e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
          SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 800a042:	4b8f      	ldr	r3, [pc, #572]	@ (800a280 <RadioSetTxGenericConfig+0x2e4>)
 800a044:	2200      	movs	r2, #0
 800a046:	739a      	strb	r2, [r3, #14]
          SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 800a048:	4b8d      	ldr	r3, [pc, #564]	@ (800a280 <RadioSetTxGenericConfig+0x2e4>)
 800a04a:	2200      	movs	r2, #0
 800a04c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
          SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 800a050:	68bb      	ldr	r3, [r7, #8]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	4a8a      	ldr	r2, [pc, #552]	@ (800a280 <RadioSetTxGenericConfig+0x2e4>)
 800a056:	63d3      	str	r3, [r2, #60]	@ 0x3c
          SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 800a058:	68bb      	ldr	r3, [r7, #8]
 800a05a:	7cda      	ldrb	r2, [r3, #19]
 800a05c:	4b88      	ldr	r3, [pc, #544]	@ (800a280 <RadioSetTxGenericConfig+0x2e4>)
 800a05e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
          /*do msk with gfsk modulator*/
          SubgRf.ModulationParams.Params.Gfsk.Fdev = config->msk.BitRate/4;
 800a062:	68bb      	ldr	r3, [r7, #8]
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	089b      	lsrs	r3, r3, #2
 800a068:	4a85      	ldr	r2, [pc, #532]	@ (800a280 <RadioSetTxGenericConfig+0x2e4>)
 800a06a:	6413      	str	r3, [r2, #64]	@ 0x40
        }

        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->msk.PreambleLen ) << 3; // convert byte into bit
 800a06c:	68bb      	ldr	r3, [r7, #8]
 800a06e:	685b      	ldr	r3, [r3, #4]
 800a070:	b29b      	uxth	r3, r3
 800a072:	00db      	lsls	r3, r3, #3
 800a074:	b29a      	uxth	r2, r3
 800a076:	4b82      	ldr	r3, [pc, #520]	@ (800a280 <RadioSetTxGenericConfig+0x2e4>)
 800a078:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 800a07a:	4b81      	ldr	r3, [pc, #516]	@ (800a280 <RadioSetTxGenericConfig+0x2e4>)
 800a07c:	2204      	movs	r2, #4
 800a07e:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->msk.SyncWordLength ) << 3; // convert byte into bit
 800a080:	68bb      	ldr	r3, [r7, #8]
 800a082:	7c9b      	ldrb	r3, [r3, #18]
 800a084:	00db      	lsls	r3, r3, #3
 800a086:	b2da      	uxtb	r2, r3
 800a088:	4b7d      	ldr	r3, [pc, #500]	@ (800a280 <RadioSetTxGenericConfig+0x2e4>)
 800a08a:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 800a08c:	4b7c      	ldr	r3, [pc, #496]	@ (800a280 <RadioSetTxGenericConfig+0x2e4>)
 800a08e:	2200      	movs	r2, #0
 800a090:	751a      	strb	r2, [r3, #20]

        if( ( config->msk.Whitening == RADIO_FSK_DC_IBM_WHITENING ) || ( config->msk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 800a092:	68bb      	ldr	r3, [r7, #8]
 800a094:	7d9b      	ldrb	r3, [r3, #22]
 800a096:	2b02      	cmp	r3, #2
 800a098:	d003      	beq.n	800a0a2 <RadioSetTxGenericConfig+0x106>
 800a09a:	68bb      	ldr	r3, [r7, #8]
 800a09c:	7d1b      	ldrb	r3, [r3, #20]
 800a09e:	2b02      	cmp	r3, #2
 800a0a0:	d12b      	bne.n	800a0fa <RadioSetTxGenericConfig+0x15e>
        {
            /* Supports only RADIO_FSK_CRC_2_BYTES_IBM or RADIO_FSK_CRC_2_BYTES_CCIT */
            if( ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT ) &&( config->msk.CrcLength != RADIO_FSK_CRC_OFF ) )
 800a0a2:	68bb      	ldr	r3, [r7, #8]
 800a0a4:	7d5b      	ldrb	r3, [r3, #21]
 800a0a6:	2bf1      	cmp	r3, #241	@ 0xf1
 800a0a8:	d00a      	beq.n	800a0c0 <RadioSetTxGenericConfig+0x124>
 800a0aa:	68bb      	ldr	r3, [r7, #8]
 800a0ac:	7d5b      	ldrb	r3, [r3, #21]
 800a0ae:	2bf2      	cmp	r3, #242	@ 0xf2
 800a0b0:	d006      	beq.n	800a0c0 <RadioSetTxGenericConfig+0x124>
 800a0b2:	68bb      	ldr	r3, [r7, #8]
 800a0b4:	7d5b      	ldrb	r3, [r3, #21]
 800a0b6:	2b01      	cmp	r3, #1
 800a0b8:	d002      	beq.n	800a0c0 <RadioSetTxGenericConfig+0x124>
            {
                return -1;
 800a0ba:	f04f 33ff 	mov.w	r3, #4294967295
 800a0be:	e199      	b.n	800a3f4 <RadioSetTxGenericConfig+0x458>
            }
            ConfigGeneric_t ConfigGeneric;
            /*msk and fsk are union, no need for copy as fsk/msk struct are on same address*/
            ConfigGeneric.TxConfig= config;
 800a0c0:	68bb      	ldr	r3, [r7, #8]
 800a0c2:	623b      	str	r3, [r7, #32]
            ConfigGeneric.rtx = CONFIG_TX;
 800a0c4:	2301      	movs	r3, #1
 800a0c6:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 800a0ca:	4b6e      	ldr	r3, [pc, #440]	@ (800a284 <RadioSetTxGenericConfig+0x2e8>)
 800a0cc:	6819      	ldr	r1, [r3, #0]
 800a0ce:	f107 0320 	add.w	r3, r7, #32
 800a0d2:	4a6d      	ldr	r2, [pc, #436]	@ (800a288 <RadioSetTxGenericConfig+0x2ec>)
 800a0d4:	4618      	mov	r0, r3
 800a0d6:	f001 fb6f 	bl	800b7b8 <RFW_Init>
 800a0da:	4603      	mov	r3, r0
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	d002      	beq.n	800a0e6 <RadioSetTxGenericConfig+0x14a>
            {
              return -1;
 800a0e0:	f04f 33ff 	mov.w	r3, #4294967295
 800a0e4:	e186      	b.n	800a3f4 <RadioSetTxGenericConfig+0x458>
            }
            /* whitening off, will be processed by FW, switch off built-in radio whitening */
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 800a0e6:	4b66      	ldr	r3, [pc, #408]	@ (800a280 <RadioSetTxGenericConfig+0x2e4>)
 800a0e8:	2200      	movs	r2, #0
 800a0ea:	761a      	strb	r2, [r3, #24]
            /* Crc processed by FW, switch off built-in radio Crc */
            SubgRf.PacketParams.Params.Gfsk.CrcLength = (RadioCrcTypes_t) RADIO_CRC_OFF;
 800a0ec:	4b64      	ldr	r3, [pc, #400]	@ (800a280 <RadioSetTxGenericConfig+0x2e4>)
 800a0ee:	2201      	movs	r2, #1
 800a0f0:	75da      	strb	r2, [r3, #23]
            /* length contained in Tx, but will be processed by FW after de-whitening */
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 800a0f2:	4b63      	ldr	r3, [pc, #396]	@ (800a280 <RadioSetTxGenericConfig+0x2e4>)
 800a0f4:	2200      	movs	r2, #0
 800a0f6:	755a      	strb	r2, [r3, #21]
        {
 800a0f8:	e00b      	b.n	800a112 <RadioSetTxGenericConfig+0x176>
        }
        else
        {
          SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->msk.CrcLength;
 800a0fa:	68bb      	ldr	r3, [r7, #8]
 800a0fc:	7d5a      	ldrb	r2, [r3, #21]
 800a0fe:	4b60      	ldr	r3, [pc, #384]	@ (800a280 <RadioSetTxGenericConfig+0x2e4>)
 800a100:	75da      	strb	r2, [r3, #23]
          SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->msk.Whitening;
 800a102:	68bb      	ldr	r3, [r7, #8]
 800a104:	7d9a      	ldrb	r2, [r3, #22]
 800a106:	4b5e      	ldr	r3, [pc, #376]	@ (800a280 <RadioSetTxGenericConfig+0x2e4>)
 800a108:	761a      	strb	r2, [r3, #24]
          SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->msk.HeaderType;
 800a10a:	68bb      	ldr	r3, [r7, #8]
 800a10c:	7d1a      	ldrb	r2, [r3, #20]
 800a10e:	4b5c      	ldr	r3, [pc, #368]	@ (800a280 <RadioSetTxGenericConfig+0x2e4>)
 800a110:	755a      	strb	r2, [r3, #21]
        }

        RadioStandby( );
 800a112:	f7ff f8a2 	bl	800925a <RadioStandby>
        RadioSetModem( radio_modem );
 800a116:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a11a:	4618      	mov	r0, r3
 800a11c:	f7fe fa4a 	bl	80085b4 <RadioSetModem>

        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800a120:	485a      	ldr	r0, [pc, #360]	@ (800a28c <RadioSetTxGenericConfig+0x2f0>)
 800a122:	f000 fe65 	bl	800adf0 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800a126:	485a      	ldr	r0, [pc, #360]	@ (800a290 <RadioSetTxGenericConfig+0x2f4>)
 800a128:	f000 ff34 	bl	800af94 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 800a12c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800a130:	4618      	mov	r0, r3
 800a132:	f000 f9fc 	bl	800a52e <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->msk.whiteSeed );
 800a136:	68bb      	ldr	r3, [r7, #8]
 800a138:	8a1b      	ldrh	r3, [r3, #16]
 800a13a:	4618      	mov	r0, r3
 800a13c:	f000 fa46 	bl	800a5cc <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial(config->msk.CrcPolynomial );
 800a140:	68bb      	ldr	r3, [r7, #8]
 800a142:	899b      	ldrh	r3, [r3, #12]
 800a144:	4618      	mov	r0, r3
 800a146:	f000 fa21 	bl	800a58c <SUBGRF_SetCrcPolynomial>
        break;
 800a14a:	e13f      	b.n	800a3cc <RadioSetTxGenericConfig+0x430>
    case GENERIC_FSK:
        if( config->fsk.BitRate == 0 )
 800a14c:	68bb      	ldr	r3, [r7, #8]
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	2b00      	cmp	r3, #0
 800a152:	d102      	bne.n	800a15a <RadioSetTxGenericConfig+0x1be>
        {
            return -1;
 800a154:	f04f 33ff 	mov.w	r3, #4294967295
 800a158:	e14c      	b.n	800a3f4 <RadioSetTxGenericConfig+0x458>
        }
        if( config->fsk.SyncWordLength > 8 )
 800a15a:	68bb      	ldr	r3, [r7, #8]
 800a15c:	7c9b      	ldrb	r3, [r3, #18]
 800a15e:	2b08      	cmp	r3, #8
 800a160:	d902      	bls.n	800a168 <RadioSetTxGenericConfig+0x1cc>
        {
            return -1;
 800a162:	f04f 33ff 	mov.w	r3, #4294967295
 800a166:	e145      	b.n	800a3f4 <RadioSetTxGenericConfig+0x458>
        }
        else
        {
            RADIO_MEMCPY8(syncword, config->fsk.SyncWord, config->fsk.SyncWordLength);
 800a168:	68bb      	ldr	r3, [r7, #8]
 800a16a:	6899      	ldr	r1, [r3, #8]
 800a16c:	68bb      	ldr	r3, [r7, #8]
 800a16e:	7c9b      	ldrb	r3, [r3, #18]
 800a170:	461a      	mov	r2, r3
 800a172:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800a176:	4618      	mov	r0, r3
 800a178:	f001 fe34 	bl	800bde4 <UTIL_MEM_cpy_8>
        }
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 800a17c:	4b40      	ldr	r3, [pc, #256]	@ (800a280 <RadioSetTxGenericConfig+0x2e4>)
 800a17e:	2200      	movs	r2, #0
 800a180:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 800a184:	68bb      	ldr	r3, [r7, #8]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	4a3d      	ldr	r2, [pc, #244]	@ (800a280 <RadioSetTxGenericConfig+0x2e4>)
 800a18a:	63d3      	str	r3, [r2, #60]	@ 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->fsk.ModulationShaping;
 800a18c:	68bb      	ldr	r3, [r7, #8]
 800a18e:	7cda      	ldrb	r2, [r3, #19]
 800a190:	4b3b      	ldr	r3, [pc, #236]	@ (800a280 <RadioSetTxGenericConfig+0x2e4>)
 800a192:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        SubgRf.ModulationParams.Params.Gfsk.Fdev = config->fsk.FrequencyDeviation;
 800a196:	68bb      	ldr	r3, [r7, #8]
 800a198:	699b      	ldr	r3, [r3, #24]
 800a19a:	4a39      	ldr	r2, [pc, #228]	@ (800a280 <RadioSetTxGenericConfig+0x2e4>)
 800a19c:	6413      	str	r3, [r2, #64]	@ 0x40

        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 800a19e:	4b38      	ldr	r3, [pc, #224]	@ (800a280 <RadioSetTxGenericConfig+0x2e4>)
 800a1a0:	2200      	movs	r2, #0
 800a1a2:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3; // convert byte into bit
 800a1a4:	68bb      	ldr	r3, [r7, #8]
 800a1a6:	685b      	ldr	r3, [r3, #4]
 800a1a8:	b29b      	uxth	r3, r3
 800a1aa:	00db      	lsls	r3, r3, #3
 800a1ac:	b29a      	uxth	r2, r3
 800a1ae:	4b34      	ldr	r3, [pc, #208]	@ (800a280 <RadioSetTxGenericConfig+0x2e4>)
 800a1b0:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 800a1b2:	4b33      	ldr	r3, [pc, #204]	@ (800a280 <RadioSetTxGenericConfig+0x2e4>)
 800a1b4:	2204      	movs	r2, #4
 800a1b6:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 800a1b8:	68bb      	ldr	r3, [r7, #8]
 800a1ba:	7c9b      	ldrb	r3, [r3, #18]
 800a1bc:	00db      	lsls	r3, r3, #3
 800a1be:	b2da      	uxtb	r2, r3
 800a1c0:	4b2f      	ldr	r3, [pc, #188]	@ (800a280 <RadioSetTxGenericConfig+0x2e4>)
 800a1c2:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 800a1c4:	4b2e      	ldr	r3, [pc, #184]	@ (800a280 <RadioSetTxGenericConfig+0x2e4>)
 800a1c6:	2200      	movs	r2, #0
 800a1c8:	751a      	strb	r2, [r3, #20]

        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING ) || ( config->fsk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 800a1ca:	68bb      	ldr	r3, [r7, #8]
 800a1cc:	7d9b      	ldrb	r3, [r3, #22]
 800a1ce:	2b02      	cmp	r3, #2
 800a1d0:	d003      	beq.n	800a1da <RadioSetTxGenericConfig+0x23e>
 800a1d2:	68bb      	ldr	r3, [r7, #8]
 800a1d4:	7d1b      	ldrb	r3, [r3, #20]
 800a1d6:	2b02      	cmp	r3, #2
 800a1d8:	d12a      	bne.n	800a230 <RadioSetTxGenericConfig+0x294>
        {
            /* Supports only RADIO_FSK_CRC_2_BYTES_IBM or RADIO_FSK_CRC_2_BYTES_CCIT */
            if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT ) &&( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 800a1da:	68bb      	ldr	r3, [r7, #8]
 800a1dc:	7d5b      	ldrb	r3, [r3, #21]
 800a1de:	2bf1      	cmp	r3, #241	@ 0xf1
 800a1e0:	d00a      	beq.n	800a1f8 <RadioSetTxGenericConfig+0x25c>
 800a1e2:	68bb      	ldr	r3, [r7, #8]
 800a1e4:	7d5b      	ldrb	r3, [r3, #21]
 800a1e6:	2bf2      	cmp	r3, #242	@ 0xf2
 800a1e8:	d006      	beq.n	800a1f8 <RadioSetTxGenericConfig+0x25c>
 800a1ea:	68bb      	ldr	r3, [r7, #8]
 800a1ec:	7d5b      	ldrb	r3, [r3, #21]
 800a1ee:	2b01      	cmp	r3, #1
 800a1f0:	d002      	beq.n	800a1f8 <RadioSetTxGenericConfig+0x25c>
            {
                return -1;
 800a1f2:	f04f 33ff 	mov.w	r3, #4294967295
 800a1f6:	e0fd      	b.n	800a3f4 <RadioSetTxGenericConfig+0x458>
            }
            ConfigGeneric_t ConfigGeneric;
            ConfigGeneric.rtx = CONFIG_TX;
 800a1f8:	2301      	movs	r3, #1
 800a1fa:	773b      	strb	r3, [r7, #28]
            ConfigGeneric.TxConfig = config;
 800a1fc:	68bb      	ldr	r3, [r7, #8]
 800a1fe:	617b      	str	r3, [r7, #20]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 800a200:	4b20      	ldr	r3, [pc, #128]	@ (800a284 <RadioSetTxGenericConfig+0x2e8>)
 800a202:	6819      	ldr	r1, [r3, #0]
 800a204:	f107 0314 	add.w	r3, r7, #20
 800a208:	4a1f      	ldr	r2, [pc, #124]	@ (800a288 <RadioSetTxGenericConfig+0x2ec>)
 800a20a:	4618      	mov	r0, r3
 800a20c:	f001 fad4 	bl	800b7b8 <RFW_Init>
 800a210:	4603      	mov	r3, r0
 800a212:	2b00      	cmp	r3, #0
 800a214:	d002      	beq.n	800a21c <RadioSetTxGenericConfig+0x280>
            {
              return -1;
 800a216:	f04f 33ff 	mov.w	r3, #4294967295
 800a21a:	e0eb      	b.n	800a3f4 <RadioSetTxGenericConfig+0x458>
            }
            /* whitening off, will be processed by FW, switch off built-in radio whitening */
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 800a21c:	4b18      	ldr	r3, [pc, #96]	@ (800a280 <RadioSetTxGenericConfig+0x2e4>)
 800a21e:	2200      	movs	r2, #0
 800a220:	761a      	strb	r2, [r3, #24]
            /* Crc processed by FW, switch off built-in radio Crc */
            SubgRf.PacketParams.Params.Gfsk.CrcLength = (RadioCrcTypes_t) RADIO_CRC_OFF;
 800a222:	4b17      	ldr	r3, [pc, #92]	@ (800a280 <RadioSetTxGenericConfig+0x2e4>)
 800a224:	2201      	movs	r2, #1
 800a226:	75da      	strb	r2, [r3, #23]
            /* length contained in Tx, but will be processed by FW after de-whitening */
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 800a228:	4b15      	ldr	r3, [pc, #84]	@ (800a280 <RadioSetTxGenericConfig+0x2e4>)
 800a22a:	2200      	movs	r2, #0
 800a22c:	755a      	strb	r2, [r3, #21]
        {
 800a22e:	e00b      	b.n	800a248 <RadioSetTxGenericConfig+0x2ac>
        }
        else
        {
          SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 800a230:	68bb      	ldr	r3, [r7, #8]
 800a232:	7d5a      	ldrb	r2, [r3, #21]
 800a234:	4b12      	ldr	r3, [pc, #72]	@ (800a280 <RadioSetTxGenericConfig+0x2e4>)
 800a236:	75da      	strb	r2, [r3, #23]
          SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 800a238:	68bb      	ldr	r3, [r7, #8]
 800a23a:	7d9a      	ldrb	r2, [r3, #22]
 800a23c:	4b10      	ldr	r3, [pc, #64]	@ (800a280 <RadioSetTxGenericConfig+0x2e4>)
 800a23e:	761a      	strb	r2, [r3, #24]
          SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.HeaderType;
 800a240:	68bb      	ldr	r3, [r7, #8]
 800a242:	7d1a      	ldrb	r2, [r3, #20]
 800a244:	4b0e      	ldr	r3, [pc, #56]	@ (800a280 <RadioSetTxGenericConfig+0x2e4>)
 800a246:	755a      	strb	r2, [r3, #21]
        }

        RadioStandby( );
 800a248:	f7ff f807 	bl	800925a <RadioStandby>
        RadioSetModem( MODEM_FSK );
 800a24c:	2000      	movs	r0, #0
 800a24e:	f7fe f9b1 	bl	80085b4 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800a252:	480e      	ldr	r0, [pc, #56]	@ (800a28c <RadioSetTxGenericConfig+0x2f0>)
 800a254:	f000 fdcc 	bl	800adf0 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800a258:	480d      	ldr	r0, [pc, #52]	@ (800a290 <RadioSetTxGenericConfig+0x2f4>)
 800a25a:	f000 fe9b 	bl	800af94 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 800a25e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800a262:	4618      	mov	r0, r3
 800a264:	f000 f963 	bl	800a52e <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 800a268:	68bb      	ldr	r3, [r7, #8]
 800a26a:	8a1b      	ldrh	r3, [r3, #16]
 800a26c:	4618      	mov	r0, r3
 800a26e:	f000 f9ad 	bl	800a5cc <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial(config->fsk.CrcPolynomial );
 800a272:	68bb      	ldr	r3, [r7, #8]
 800a274:	899b      	ldrh	r3, [r3, #12]
 800a276:	4618      	mov	r0, r3
 800a278:	f000 f988 	bl	800a58c <SUBGRF_SetCrcPolynomial>
        break;
 800a27c:	e0a6      	b.n	800a3cc <RadioSetTxGenericConfig+0x430>
 800a27e:	bf00      	nop
 800a280:	200002d0 	.word	0x200002d0
 800a284:	200002cc 	.word	0x200002cc
 800a288:	2000032c 	.word	0x2000032c
 800a28c:	20000308 	.word	0x20000308
 800a290:	200002de 	.word	0x200002de
    case GENERIC_LORA:
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 800a294:	4b59      	ldr	r3, [pc, #356]	@ (800a3fc <RadioSetTxGenericConfig+0x460>)
 800a296:	2201      	movs	r2, #1
 800a298:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 800a29c:	68bb      	ldr	r3, [r7, #8]
 800a29e:	781a      	ldrb	r2, [r3, #0]
 800a2a0:	4b56      	ldr	r3, [pc, #344]	@ (800a3fc <RadioSetTxGenericConfig+0x460>)
 800a2a2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 800a2a6:	68bb      	ldr	r3, [r7, #8]
 800a2a8:	785a      	ldrb	r2, [r3, #1]
 800a2aa:	4b54      	ldr	r3, [pc, #336]	@ (800a3fc <RadioSetTxGenericConfig+0x460>)
 800a2ac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 800a2b0:	68bb      	ldr	r3, [r7, #8]
 800a2b2:	789a      	ldrb	r2, [r3, #2]
 800a2b4:	4b51      	ldr	r3, [pc, #324]	@ (800a3fc <RadioSetTxGenericConfig+0x460>)
 800a2b6:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
        switch( config->lora.LowDatarateOptimize )
 800a2ba:	68bb      	ldr	r3, [r7, #8]
 800a2bc:	78db      	ldrb	r3, [r3, #3]
 800a2be:	2b02      	cmp	r3, #2
 800a2c0:	d010      	beq.n	800a2e4 <RadioSetTxGenericConfig+0x348>
 800a2c2:	2b02      	cmp	r3, #2
 800a2c4:	dc20      	bgt.n	800a308 <RadioSetTxGenericConfig+0x36c>
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d002      	beq.n	800a2d0 <RadioSetTxGenericConfig+0x334>
 800a2ca:	2b01      	cmp	r3, #1
 800a2cc:	d005      	beq.n	800a2da <RadioSetTxGenericConfig+0x33e>
            {
              SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
            }
            break;
          default:
            break;
 800a2ce:	e01b      	b.n	800a308 <RadioSetTxGenericConfig+0x36c>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 800a2d0:	4b4a      	ldr	r3, [pc, #296]	@ (800a3fc <RadioSetTxGenericConfig+0x460>)
 800a2d2:	2200      	movs	r2, #0
 800a2d4:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 800a2d8:	e017      	b.n	800a30a <RadioSetTxGenericConfig+0x36e>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 800a2da:	4b48      	ldr	r3, [pc, #288]	@ (800a3fc <RadioSetTxGenericConfig+0x460>)
 800a2dc:	2201      	movs	r2, #1
 800a2de:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 800a2e2:	e012      	b.n	800a30a <RadioSetTxGenericConfig+0x36e>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 800a2e4:	68bb      	ldr	r3, [r7, #8]
 800a2e6:	781b      	ldrb	r3, [r3, #0]
 800a2e8:	2b0b      	cmp	r3, #11
 800a2ea:	d003      	beq.n	800a2f4 <RadioSetTxGenericConfig+0x358>
 800a2ec:	68bb      	ldr	r3, [r7, #8]
 800a2ee:	781b      	ldrb	r3, [r3, #0]
 800a2f0:	2b0c      	cmp	r3, #12
 800a2f2:	d104      	bne.n	800a2fe <RadioSetTxGenericConfig+0x362>
              SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 800a2f4:	4b41      	ldr	r3, [pc, #260]	@ (800a3fc <RadioSetTxGenericConfig+0x460>)
 800a2f6:	2201      	movs	r2, #1
 800a2f8:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 800a2fc:	e005      	b.n	800a30a <RadioSetTxGenericConfig+0x36e>
              SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 800a2fe:	4b3f      	ldr	r3, [pc, #252]	@ (800a3fc <RadioSetTxGenericConfig+0x460>)
 800a300:	2200      	movs	r2, #0
 800a302:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 800a306:	e000      	b.n	800a30a <RadioSetTxGenericConfig+0x36e>
            break;
 800a308:	bf00      	nop
        }

        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 800a30a:	4b3c      	ldr	r3, [pc, #240]	@ (800a3fc <RadioSetTxGenericConfig+0x460>)
 800a30c:	2201      	movs	r2, #1
 800a30e:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 800a310:	68bb      	ldr	r3, [r7, #8]
 800a312:	889a      	ldrh	r2, [r3, #4]
 800a314:	4b39      	ldr	r3, [pc, #228]	@ (800a3fc <RadioSetTxGenericConfig+0x460>)
 800a316:	839a      	strh	r2, [r3, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 800a318:	68bb      	ldr	r3, [r7, #8]
 800a31a:	799a      	ldrb	r2, [r3, #6]
 800a31c:	4b37      	ldr	r3, [pc, #220]	@ (800a3fc <RadioSetTxGenericConfig+0x460>)
 800a31e:	779a      	strb	r2, [r3, #30]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 800a320:	68bb      	ldr	r3, [r7, #8]
 800a322:	79da      	ldrb	r2, [r3, #7]
 800a324:	4b35      	ldr	r3, [pc, #212]	@ (800a3fc <RadioSetTxGenericConfig+0x460>)
 800a326:	f883 2020 	strb.w	r2, [r3, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 800a32a:	68bb      	ldr	r3, [r7, #8]
 800a32c:	7a1a      	ldrb	r2, [r3, #8]
 800a32e:	4b33      	ldr	r3, [pc, #204]	@ (800a3fc <RadioSetTxGenericConfig+0x460>)
 800a330:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        RadioStandby( );
 800a334:	f7fe ff91 	bl	800925a <RadioStandby>
        RadioSetModem( MODEM_LORA );
 800a338:	2001      	movs	r0, #1
 800a33a:	f7fe f93b 	bl	80085b4 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800a33e:	4830      	ldr	r0, [pc, #192]	@ (800a400 <RadioSetTxGenericConfig+0x464>)
 800a340:	f000 fd56 	bl	800adf0 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800a344:	482f      	ldr	r0, [pc, #188]	@ (800a404 <RadioSetTxGenericConfig+0x468>)
 800a346:	f000 fe25 	bl	800af94 <SUBGRF_SetPacketParams>

        // WORKAROUND - Modulation Quality with 500 kHz LoRa Bandwidth, see STM32WL Erratasheet
        if( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 )
 800a34a:	4b2c      	ldr	r3, [pc, #176]	@ (800a3fc <RadioSetTxGenericConfig+0x460>)
 800a34c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a350:	2b06      	cmp	r3, #6
 800a352:	d10d      	bne.n	800a370 <RadioSetTxGenericConfig+0x3d4>
        {
            // RegTxModulation = @address 0x0889
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 800a354:	f640 0089 	movw	r0, #2185	@ 0x889
 800a358:	f000 ff78 	bl	800b24c <SUBGRF_ReadRegister>
 800a35c:	4603      	mov	r3, r0
 800a35e:	f023 0304 	bic.w	r3, r3, #4
 800a362:	b2db      	uxtb	r3, r3
 800a364:	4619      	mov	r1, r3
 800a366:	f640 0089 	movw	r0, #2185	@ 0x889
 800a36a:	f000 ff5b 	bl	800b224 <SUBGRF_WriteRegister>
        {
            // RegTxModulation = @address 0x0889
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
        }
        // WORKAROUND END
        break;
 800a36e:	e02d      	b.n	800a3cc <RadioSetTxGenericConfig+0x430>
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 800a370:	f640 0089 	movw	r0, #2185	@ 0x889
 800a374:	f000 ff6a 	bl	800b24c <SUBGRF_ReadRegister>
 800a378:	4603      	mov	r3, r0
 800a37a:	f043 0304 	orr.w	r3, r3, #4
 800a37e:	b2db      	uxtb	r3, r3
 800a380:	4619      	mov	r1, r3
 800a382:	f640 0089 	movw	r0, #2185	@ 0x889
 800a386:	f000 ff4d 	bl	800b224 <SUBGRF_WriteRegister>
        break;
 800a38a:	e01f      	b.n	800a3cc <RadioSetTxGenericConfig+0x430>
    case GENERIC_BPSK:
        if( ( config->bpsk.BitRate == 0 ) || ( config->bpsk.BitRate > 1000 ) )
 800a38c:	68bb      	ldr	r3, [r7, #8]
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	2b00      	cmp	r3, #0
 800a392:	d004      	beq.n	800a39e <RadioSetTxGenericConfig+0x402>
 800a394:	68bb      	ldr	r3, [r7, #8]
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a39c:	d902      	bls.n	800a3a4 <RadioSetTxGenericConfig+0x408>
        {
            return -1;
 800a39e:	f04f 33ff 	mov.w	r3, #4294967295
 800a3a2:	e027      	b.n	800a3f4 <RadioSetTxGenericConfig+0x458>
        }
        RadioSetModem( MODEM_BPSK );
 800a3a4:	2003      	movs	r0, #3
 800a3a6:	f7fe f905 	bl	80085b4 <RadioSetModem>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 800a3aa:	4b14      	ldr	r3, [pc, #80]	@ (800a3fc <RadioSetTxGenericConfig+0x460>)
 800a3ac:	2202      	movs	r2, #2
 800a3ae:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Bpsk.BitRate = config->bpsk.BitRate;
 800a3b2:	68bb      	ldr	r3, [r7, #8]
 800a3b4:	681b      	ldr	r3, [r3, #0]
 800a3b6:	4a11      	ldr	r2, [pc, #68]	@ (800a3fc <RadioSetTxGenericConfig+0x460>)
 800a3b8:	6493      	str	r3, [r2, #72]	@ 0x48
        SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 800a3ba:	4b10      	ldr	r3, [pc, #64]	@ (800a3fc <RadioSetTxGenericConfig+0x460>)
 800a3bc:	2216      	movs	r2, #22
 800a3be:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800a3c2:	480f      	ldr	r0, [pc, #60]	@ (800a400 <RadioSetTxGenericConfig+0x464>)
 800a3c4:	f000 fd14 	bl	800adf0 <SUBGRF_SetModulationParams>
        break;
 800a3c8:	e000      	b.n	800a3cc <RadioSetTxGenericConfig+0x430>
    default:
        break;
 800a3ca:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 800a3cc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a3d0:	4618      	mov	r0, r3
 800a3d2:	f001 f843 	bl	800b45c <SUBGRF_SetRfTxPower>
 800a3d6:	4603      	mov	r3, r0
 800a3d8:	461a      	mov	r2, r3
 800a3da:	4b08      	ldr	r3, [pc, #32]	@ (800a3fc <RadioSetTxGenericConfig+0x460>)
 800a3dc:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 800a3e0:	4b06      	ldr	r3, [pc, #24]	@ (800a3fc <RadioSetTxGenericConfig+0x460>)
 800a3e2:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 800a3e6:	4618      	mov	r0, r3
 800a3e8:	f001 fa07 	bl	800b7fa <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 800a3ec:	4a03      	ldr	r2, [pc, #12]	@ (800a3fc <RadioSetTxGenericConfig+0x460>)
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	6053      	str	r3, [r2, #4]
    return 0;
 800a3f2:	2300      	movs	r3, #0
#else /* RADIO_GENERIC_CONFIG_ENABLE == 1*/
    return -1;
#endif /* RADIO_GENERIC_CONFIG_ENABLE == 0*/
}
 800a3f4:	4618      	mov	r0, r3
 800a3f6:	3738      	adds	r7, #56	@ 0x38
 800a3f8:	46bd      	mov	sp, r7
 800a3fa:	bd80      	pop	{r7, pc}
 800a3fc:	200002d0 	.word	0x200002d0
 800a400:	20000308 	.word	0x20000308
 800a404:	200002de 	.word	0x200002de

0800a408 <SUBGRF_Init>:
static void SUBGRF_ReadCommand( SUBGHZ_RadioGetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size );

/* Exported functions ---------------------------------------------------------*/
void SUBGRF_Init( DioIrqHandler dioIrq )
{
 800a408:	b580      	push	{r7, lr}
 800a40a:	b084      	sub	sp, #16
 800a40c:	af00      	add	r7, sp, #0
 800a40e:	6078      	str	r0, [r7, #4]
    if ( dioIrq != NULL)
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	2b00      	cmp	r3, #0
 800a414:	d002      	beq.n	800a41c <SUBGRF_Init+0x14>
    {
        RadioOnDioIrqCb = dioIrq;
 800a416:	4a1b      	ldr	r2, [pc, #108]	@ (800a484 <SUBGRF_Init+0x7c>)
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	6013      	str	r3, [r2, #0]
    }

    RADIO_INIT();
 800a41c:	f7f6 fe02 	bl	8001024 <MX_SUBGHZ_Init>

    /* set default SMPS current drive to default*/
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 800a420:	2002      	movs	r0, #2
 800a422:	f001 f8e7 	bl	800b5f4 <Radio_SMPS_Set>

    ImageCalibrated = false;
 800a426:	4b18      	ldr	r3, [pc, #96]	@ (800a488 <SUBGRF_Init+0x80>)
 800a428:	2200      	movs	r2, #0
 800a42a:	701a      	strb	r2, [r3, #0]

    SUBGRF_SetStandby( STDBY_RC );
 800a42c:	2000      	movs	r0, #0
 800a42e:	f000 f979 	bl	800a724 <SUBGRF_SetStandby>

    // Initialize TCXO control
    if (1U == RBI_IsTCXO() )
 800a432:	f001 fc15 	bl	800bc60 <RBI_IsTCXO>
 800a436:	4603      	mov	r3, r0
 800a438:	2b01      	cmp	r3, #1
 800a43a:	d10f      	bne.n	800a45c <SUBGRF_Init+0x54>
    {
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RF_WAKEUP_TIME << 6 );// 100 ms
 800a43c:	f44f 7120 	mov.w	r1, #640	@ 0x280
 800a440:	2001      	movs	r0, #1
 800a442:	f000 fb79 	bl	800ab38 <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 800a446:	2100      	movs	r1, #0
 800a448:	f640 1011 	movw	r0, #2321	@ 0x911
 800a44c:	f000 feea 	bl	800b224 <SUBGRF_WriteRegister>

        /*enable calibration for cut1.1 and later*/
        CalibrationParams_t calibParam;
        calibParam.Value = 0x7F;
 800a450:	237f      	movs	r3, #127	@ 0x7f
 800a452:	733b      	strb	r3, [r7, #12]
        SUBGRF_Calibrate( calibParam );
 800a454:	7b38      	ldrb	r0, [r7, #12]
 800a456:	f000 fa86 	bl	800a966 <SUBGRF_Calibrate>
 800a45a:	e009      	b.n	800a470 <SUBGRF_Init+0x68>
    }
    else
    {
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 800a45c:	2120      	movs	r1, #32
 800a45e:	f640 1011 	movw	r0, #2321	@ 0x911
 800a462:	f000 fedf 	bl	800b224 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 800a466:	2120      	movs	r1, #32
 800a468:	f640 1012 	movw	r0, #2322	@ 0x912
 800a46c:	f000 feda 	bl	800b224 <SUBGRF_WriteRegister>
    }
    /* Init RF Switch */
    RBI_Init();
 800a470:	f001 fbda 	bl	800bc28 <RBI_Init>

    OperatingMode = MODE_STDBY_RC;
 800a474:	4b05      	ldr	r3, [pc, #20]	@ (800a48c <SUBGRF_Init+0x84>)
 800a476:	2201      	movs	r2, #1
 800a478:	701a      	strb	r2, [r3, #0]
}
 800a47a:	bf00      	nop
 800a47c:	3710      	adds	r7, #16
 800a47e:	46bd      	mov	sp, r7
 800a480:	bd80      	pop	{r7, pc}
 800a482:	bf00      	nop
 800a484:	20000368 	.word	0x20000368
 800a488:	20000364 	.word	0x20000364
 800a48c:	2000035c 	.word	0x2000035c

0800a490 <SUBGRF_GetOperatingMode>:

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
 800a490:	b480      	push	{r7}
 800a492:	af00      	add	r7, sp, #0
    return OperatingMode;
 800a494:	4b02      	ldr	r3, [pc, #8]	@ (800a4a0 <SUBGRF_GetOperatingMode+0x10>)
 800a496:	781b      	ldrb	r3, [r3, #0]
}
 800a498:	4618      	mov	r0, r3
 800a49a:	46bd      	mov	sp, r7
 800a49c:	bc80      	pop	{r7}
 800a49e:	4770      	bx	lr
 800a4a0:	2000035c 	.word	0x2000035c

0800a4a4 <SUBGRF_SetPayload>:

void SUBGRF_SetPayload( uint8_t *payload, uint8_t size )
{
 800a4a4:	b580      	push	{r7, lr}
 800a4a6:	b082      	sub	sp, #8
 800a4a8:	af00      	add	r7, sp, #0
 800a4aa:	6078      	str	r0, [r7, #4]
 800a4ac:	460b      	mov	r3, r1
 800a4ae:	70fb      	strb	r3, [r7, #3]
    SUBGRF_WriteBuffer( 0x00, payload, size );
 800a4b0:	78fb      	ldrb	r3, [r7, #3]
 800a4b2:	461a      	mov	r2, r3
 800a4b4:	6879      	ldr	r1, [r7, #4]
 800a4b6:	2000      	movs	r0, #0
 800a4b8:	f000 ff20 	bl	800b2fc <SUBGRF_WriteBuffer>
}
 800a4bc:	bf00      	nop
 800a4be:	3708      	adds	r7, #8
 800a4c0:	46bd      	mov	sp, r7
 800a4c2:	bd80      	pop	{r7, pc}

0800a4c4 <SUBGRF_GetPayload>:

uint8_t SUBGRF_GetPayload( uint8_t *buffer, uint8_t *size,  uint8_t maxSize )
{
 800a4c4:	b580      	push	{r7, lr}
 800a4c6:	b086      	sub	sp, #24
 800a4c8:	af00      	add	r7, sp, #0
 800a4ca:	60f8      	str	r0, [r7, #12]
 800a4cc:	60b9      	str	r1, [r7, #8]
 800a4ce:	4613      	mov	r3, r2
 800a4d0:	71fb      	strb	r3, [r7, #7]
    uint8_t offset = 0;
 800a4d2:	2300      	movs	r3, #0
 800a4d4:	75fb      	strb	r3, [r7, #23]

    SUBGRF_GetRxBufferStatus( size, &offset );
 800a4d6:	f107 0317 	add.w	r3, r7, #23
 800a4da:	4619      	mov	r1, r3
 800a4dc:	68b8      	ldr	r0, [r7, #8]
 800a4de:	f000 fe23 	bl	800b128 <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 800a4e2:	68bb      	ldr	r3, [r7, #8]
 800a4e4:	781b      	ldrb	r3, [r3, #0]
 800a4e6:	79fa      	ldrb	r2, [r7, #7]
 800a4e8:	429a      	cmp	r2, r3
 800a4ea:	d201      	bcs.n	800a4f0 <SUBGRF_GetPayload+0x2c>
    {
        return 1;
 800a4ec:	2301      	movs	r3, #1
 800a4ee:	e007      	b.n	800a500 <SUBGRF_GetPayload+0x3c>
    }
    SUBGRF_ReadBuffer( offset, buffer, *size );
 800a4f0:	7df8      	ldrb	r0, [r7, #23]
 800a4f2:	68bb      	ldr	r3, [r7, #8]
 800a4f4:	781b      	ldrb	r3, [r3, #0]
 800a4f6:	461a      	mov	r2, r3
 800a4f8:	68f9      	ldr	r1, [r7, #12]
 800a4fa:	f000 ff21 	bl	800b340 <SUBGRF_ReadBuffer>

    return 0;
 800a4fe:	2300      	movs	r3, #0
}
 800a500:	4618      	mov	r0, r3
 800a502:	3718      	adds	r7, #24
 800a504:	46bd      	mov	sp, r7
 800a506:	bd80      	pop	{r7, pc}

0800a508 <SUBGRF_SendPayload>:

void SUBGRF_SendPayload( uint8_t *payload, uint8_t size, uint32_t timeout)
{
 800a508:	b580      	push	{r7, lr}
 800a50a:	b084      	sub	sp, #16
 800a50c:	af00      	add	r7, sp, #0
 800a50e:	60f8      	str	r0, [r7, #12]
 800a510:	460b      	mov	r3, r1
 800a512:	607a      	str	r2, [r7, #4]
 800a514:	72fb      	strb	r3, [r7, #11]
    SUBGRF_SetPayload( payload, size );
 800a516:	7afb      	ldrb	r3, [r7, #11]
 800a518:	4619      	mov	r1, r3
 800a51a:	68f8      	ldr	r0, [r7, #12]
 800a51c:	f7ff ffc2 	bl	800a4a4 <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 800a520:	6878      	ldr	r0, [r7, #4]
 800a522:	f000 f91b 	bl	800a75c <SUBGRF_SetTx>
}
 800a526:	bf00      	nop
 800a528:	3710      	adds	r7, #16
 800a52a:	46bd      	mov	sp, r7
 800a52c:	bd80      	pop	{r7, pc}

0800a52e <SUBGRF_SetSyncWord>:

uint8_t SUBGRF_SetSyncWord( uint8_t *syncWord )
{
 800a52e:	b580      	push	{r7, lr}
 800a530:	b082      	sub	sp, #8
 800a532:	af00      	add	r7, sp, #0
 800a534:	6078      	str	r0, [r7, #4]
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 800a536:	2208      	movs	r2, #8
 800a538:	6879      	ldr	r1, [r7, #4]
 800a53a:	f44f 60d8 	mov.w	r0, #1728	@ 0x6c0
 800a53e:	f000 fe99 	bl	800b274 <SUBGRF_WriteRegisters>
    return 0;
 800a542:	2300      	movs	r3, #0
}
 800a544:	4618      	mov	r0, r3
 800a546:	3708      	adds	r7, #8
 800a548:	46bd      	mov	sp, r7
 800a54a:	bd80      	pop	{r7, pc}

0800a54c <SUBGRF_SetCrcSeed>:

void SUBGRF_SetCrcSeed( uint16_t seed )
{
 800a54c:	b580      	push	{r7, lr}
 800a54e:	b084      	sub	sp, #16
 800a550:	af00      	add	r7, sp, #0
 800a552:	4603      	mov	r3, r0
 800a554:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 800a556:	88fb      	ldrh	r3, [r7, #6]
 800a558:	0a1b      	lsrs	r3, r3, #8
 800a55a:	b29b      	uxth	r3, r3
 800a55c:	b2db      	uxtb	r3, r3
 800a55e:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( seed & 0xFF );
 800a560:	88fb      	ldrh	r3, [r7, #6]
 800a562:	b2db      	uxtb	r3, r3
 800a564:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 800a566:	f000 fb6b 	bl	800ac40 <SUBGRF_GetPacketType>
 800a56a:	4603      	mov	r3, r0
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	d108      	bne.n	800a582 <SUBGRF_SetCrcSeed+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 800a570:	f107 030c 	add.w	r3, r7, #12
 800a574:	2202      	movs	r2, #2
 800a576:	4619      	mov	r1, r3
 800a578:	f240 60bc 	movw	r0, #1724	@ 0x6bc
 800a57c:	f000 fe7a 	bl	800b274 <SUBGRF_WriteRegisters>
            break;
 800a580:	e000      	b.n	800a584 <SUBGRF_SetCrcSeed+0x38>

        default:
            break;
 800a582:	bf00      	nop
    }
}
 800a584:	bf00      	nop
 800a586:	3710      	adds	r7, #16
 800a588:	46bd      	mov	sp, r7
 800a58a:	bd80      	pop	{r7, pc}

0800a58c <SUBGRF_SetCrcPolynomial>:

void SUBGRF_SetCrcPolynomial( uint16_t polynomial )
{
 800a58c:	b580      	push	{r7, lr}
 800a58e:	b084      	sub	sp, #16
 800a590:	af00      	add	r7, sp, #0
 800a592:	4603      	mov	r3, r0
 800a594:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 800a596:	88fb      	ldrh	r3, [r7, #6]
 800a598:	0a1b      	lsrs	r3, r3, #8
 800a59a:	b29b      	uxth	r3, r3
 800a59c:	b2db      	uxtb	r3, r3
 800a59e:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 800a5a0:	88fb      	ldrh	r3, [r7, #6]
 800a5a2:	b2db      	uxtb	r3, r3
 800a5a4:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 800a5a6:	f000 fb4b 	bl	800ac40 <SUBGRF_GetPacketType>
 800a5aa:	4603      	mov	r3, r0
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	d108      	bne.n	800a5c2 <SUBGRF_SetCrcPolynomial+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 800a5b0:	f107 030c 	add.w	r3, r7, #12
 800a5b4:	2202      	movs	r2, #2
 800a5b6:	4619      	mov	r1, r3
 800a5b8:	f240 60be 	movw	r0, #1726	@ 0x6be
 800a5bc:	f000 fe5a 	bl	800b274 <SUBGRF_WriteRegisters>
            break;
 800a5c0:	e000      	b.n	800a5c4 <SUBGRF_SetCrcPolynomial+0x38>

        default:
            break;
 800a5c2:	bf00      	nop
    }
}
 800a5c4:	bf00      	nop
 800a5c6:	3710      	adds	r7, #16
 800a5c8:	46bd      	mov	sp, r7
 800a5ca:	bd80      	pop	{r7, pc}

0800a5cc <SUBGRF_SetWhiteningSeed>:

void SUBGRF_SetWhiteningSeed( uint16_t seed )
{
 800a5cc:	b580      	push	{r7, lr}
 800a5ce:	b084      	sub	sp, #16
 800a5d0:	af00      	add	r7, sp, #0
 800a5d2:	4603      	mov	r3, r0
 800a5d4:	80fb      	strh	r3, [r7, #6]
    uint8_t regValue = 0;
 800a5d6:	2300      	movs	r3, #0
 800a5d8:	73fb      	strb	r3, [r7, #15]

    switch( SUBGRF_GetPacketType( ) )
 800a5da:	f000 fb31 	bl	800ac40 <SUBGRF_GetPacketType>
 800a5de:	4603      	mov	r3, r0
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	d121      	bne.n	800a628 <SUBGRF_SetWhiteningSeed+0x5c>
    {
        case PACKET_TYPE_GFSK:
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 800a5e4:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 800a5e8:	f000 fe30 	bl	800b24c <SUBGRF_ReadRegister>
 800a5ec:	4603      	mov	r3, r0
 800a5ee:	f023 0301 	bic.w	r3, r3, #1
 800a5f2:	73fb      	strb	r3, [r7, #15]
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 800a5f4:	88fb      	ldrh	r3, [r7, #6]
 800a5f6:	0a1b      	lsrs	r3, r3, #8
 800a5f8:	b29b      	uxth	r3, r3
 800a5fa:	b25b      	sxtb	r3, r3
 800a5fc:	f003 0301 	and.w	r3, r3, #1
 800a600:	b25a      	sxtb	r2, r3
 800a602:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a606:	4313      	orrs	r3, r2
 800a608:	b25b      	sxtb	r3, r3
 800a60a:	73fb      	strb	r3, [r7, #15]
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 800a60c:	7bfb      	ldrb	r3, [r7, #15]
 800a60e:	4619      	mov	r1, r3
 800a610:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 800a614:	f000 fe06 	bl	800b224 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 800a618:	88fb      	ldrh	r3, [r7, #6]
 800a61a:	b2db      	uxtb	r3, r3
 800a61c:	4619      	mov	r1, r3
 800a61e:	f240 60b9 	movw	r0, #1721	@ 0x6b9
 800a622:	f000 fdff 	bl	800b224 <SUBGRF_WriteRegister>
            break;
 800a626:	e000      	b.n	800a62a <SUBGRF_SetWhiteningSeed+0x5e>

        default:
            break;
 800a628:	bf00      	nop
    }
}
 800a62a:	bf00      	nop
 800a62c:	3710      	adds	r7, #16
 800a62e:	46bd      	mov	sp, r7
 800a630:	bd80      	pop	{r7, pc}

0800a632 <SUBGRF_GetRandom>:

uint32_t SUBGRF_GetRandom( void )
{
 800a632:	b580      	push	{r7, lr}
 800a634:	b082      	sub	sp, #8
 800a636:	af00      	add	r7, sp, #0
    uint32_t number = 0;
 800a638:	2300      	movs	r3, #0
 800a63a:	603b      	str	r3, [r7, #0]
    uint8_t regAnaLna = 0;
 800a63c:	2300      	movs	r3, #0
 800a63e:	71fb      	strb	r3, [r7, #7]
    uint8_t regAnaMixer = 0;
 800a640:	2300      	movs	r3, #0
 800a642:	71bb      	strb	r3, [r7, #6]

    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 800a644:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 800a648:	f000 fe00 	bl	800b24c <SUBGRF_ReadRegister>
 800a64c:	4603      	mov	r3, r0
 800a64e:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 800a650:	79fb      	ldrb	r3, [r7, #7]
 800a652:	f023 0301 	bic.w	r3, r3, #1
 800a656:	b2db      	uxtb	r3, r3
 800a658:	4619      	mov	r1, r3
 800a65a:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 800a65e:	f000 fde1 	bl	800b224 <SUBGRF_WriteRegister>

    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 800a662:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 800a666:	f000 fdf1 	bl	800b24c <SUBGRF_ReadRegister>
 800a66a:	4603      	mov	r3, r0
 800a66c:	71bb      	strb	r3, [r7, #6]
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 800a66e:	79bb      	ldrb	r3, [r7, #6]
 800a670:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a674:	b2db      	uxtb	r3, r3
 800a676:	4619      	mov	r1, r3
 800a678:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 800a67c:	f000 fdd2 	bl	800b224 <SUBGRF_WriteRegister>

    // Set radio in continuous reception
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 800a680:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 800a684:	f000 f88a 	bl	800a79c <SUBGRF_SetRx>

    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 800a688:	463b      	mov	r3, r7
 800a68a:	2204      	movs	r2, #4
 800a68c:	4619      	mov	r1, r3
 800a68e:	f640 0019 	movw	r0, #2073	@ 0x819
 800a692:	f000 fe11 	bl	800b2b8 <SUBGRF_ReadRegisters>

    SUBGRF_SetStandby( STDBY_RC );
 800a696:	2000      	movs	r0, #0
 800a698:	f000 f844 	bl	800a724 <SUBGRF_SetStandby>

    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 800a69c:	79fb      	ldrb	r3, [r7, #7]
 800a69e:	4619      	mov	r1, r3
 800a6a0:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 800a6a4:	f000 fdbe 	bl	800b224 <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 800a6a8:	79bb      	ldrb	r3, [r7, #6]
 800a6aa:	4619      	mov	r1, r3
 800a6ac:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 800a6b0:	f000 fdb8 	bl	800b224 <SUBGRF_WriteRegister>

    return number;
 800a6b4:	683b      	ldr	r3, [r7, #0]
}
 800a6b6:	4618      	mov	r0, r3
 800a6b8:	3708      	adds	r7, #8
 800a6ba:	46bd      	mov	sp, r7
 800a6bc:	bd80      	pop	{r7, pc}
	...

0800a6c0 <SUBGRF_SetSleep>:

void SUBGRF_SetSleep( SleepParams_t sleepConfig )
{
 800a6c0:	b580      	push	{r7, lr}
 800a6c2:	b084      	sub	sp, #16
 800a6c4:	af00      	add	r7, sp, #0
 800a6c6:	7138      	strb	r0, [r7, #4]
    /* switch the antenna OFF by SW */
    RBI_ConfigRFSwitch(RBI_SWITCH_OFF);
 800a6c8:	2000      	movs	r0, #0
 800a6ca:	f001 fab4 	bl	800bc36 <RBI_ConfigRFSwitch>

    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 800a6ce:	2002      	movs	r0, #2
 800a6d0:	f000 ff90 	bl	800b5f4 <Radio_SMPS_Set>

    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 800a6d4:	793b      	ldrb	r3, [r7, #4]
 800a6d6:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800a6da:	b2db      	uxtb	r3, r3
 800a6dc:	009b      	lsls	r3, r3, #2
 800a6de:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 800a6e0:	793b      	ldrb	r3, [r7, #4]
 800a6e2:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800a6e6:	b2db      	uxtb	r3, r3
 800a6e8:	005b      	lsls	r3, r3, #1
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 800a6ea:	b25b      	sxtb	r3, r3
 800a6ec:	4313      	orrs	r3, r2
 800a6ee:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 800a6f0:	793b      	ldrb	r3, [r7, #4]
 800a6f2:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800a6f6:	b2db      	uxtb	r3, r3
 800a6f8:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 800a6fa:	4313      	orrs	r3, r2
 800a6fc:	b25b      	sxtb	r3, r3
 800a6fe:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 800a700:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 800a702:	f107 030f 	add.w	r3, r7, #15
 800a706:	2201      	movs	r2, #1
 800a708:	4619      	mov	r1, r3
 800a70a:	2084      	movs	r0, #132	@ 0x84
 800a70c:	f000 fe3a 	bl	800b384 <SUBGRF_WriteCommand>
    OperatingMode = MODE_SLEEP;
 800a710:	4b03      	ldr	r3, [pc, #12]	@ (800a720 <SUBGRF_SetSleep+0x60>)
 800a712:	2200      	movs	r2, #0
 800a714:	701a      	strb	r2, [r3, #0]
}
 800a716:	bf00      	nop
 800a718:	3710      	adds	r7, #16
 800a71a:	46bd      	mov	sp, r7
 800a71c:	bd80      	pop	{r7, pc}
 800a71e:	bf00      	nop
 800a720:	2000035c 	.word	0x2000035c

0800a724 <SUBGRF_SetStandby>:

void SUBGRF_SetStandby( RadioStandbyModes_t standbyConfig )
{
 800a724:	b580      	push	{r7, lr}
 800a726:	b082      	sub	sp, #8
 800a728:	af00      	add	r7, sp, #0
 800a72a:	4603      	mov	r3, r0
 800a72c:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 800a72e:	1dfb      	adds	r3, r7, #7
 800a730:	2201      	movs	r2, #1
 800a732:	4619      	mov	r1, r3
 800a734:	2080      	movs	r0, #128	@ 0x80
 800a736:	f000 fe25 	bl	800b384 <SUBGRF_WriteCommand>
    if( standbyConfig == STDBY_RC )
 800a73a:	79fb      	ldrb	r3, [r7, #7]
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d103      	bne.n	800a748 <SUBGRF_SetStandby+0x24>
    {
        OperatingMode = MODE_STDBY_RC;
 800a740:	4b05      	ldr	r3, [pc, #20]	@ (800a758 <SUBGRF_SetStandby+0x34>)
 800a742:	2201      	movs	r2, #1
 800a744:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        OperatingMode = MODE_STDBY_XOSC;
    }
}
 800a746:	e002      	b.n	800a74e <SUBGRF_SetStandby+0x2a>
        OperatingMode = MODE_STDBY_XOSC;
 800a748:	4b03      	ldr	r3, [pc, #12]	@ (800a758 <SUBGRF_SetStandby+0x34>)
 800a74a:	2202      	movs	r2, #2
 800a74c:	701a      	strb	r2, [r3, #0]
}
 800a74e:	bf00      	nop
 800a750:	3708      	adds	r7, #8
 800a752:	46bd      	mov	sp, r7
 800a754:	bd80      	pop	{r7, pc}
 800a756:	bf00      	nop
 800a758:	2000035c 	.word	0x2000035c

0800a75c <SUBGRF_SetTx>:
    SUBGRF_WriteCommand( RADIO_SET_FS, 0, 0 );
    OperatingMode = MODE_FS;
}

void SUBGRF_SetTx( uint32_t timeout )
{
 800a75c:	b580      	push	{r7, lr}
 800a75e:	b084      	sub	sp, #16
 800a760:	af00      	add	r7, sp, #0
 800a762:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_TX;
 800a764:	4b0c      	ldr	r3, [pc, #48]	@ (800a798 <SUBGRF_SetTx+0x3c>)
 800a766:	2204      	movs	r2, #4
 800a768:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	0c1b      	lsrs	r3, r3, #16
 800a76e:	b2db      	uxtb	r3, r3
 800a770:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	0a1b      	lsrs	r3, r3, #8
 800a776:	b2db      	uxtb	r3, r3
 800a778:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	b2db      	uxtb	r3, r3
 800a77e:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 800a780:	f107 030c 	add.w	r3, r7, #12
 800a784:	2203      	movs	r2, #3
 800a786:	4619      	mov	r1, r3
 800a788:	2083      	movs	r0, #131	@ 0x83
 800a78a:	f000 fdfb 	bl	800b384 <SUBGRF_WriteCommand>
}
 800a78e:	bf00      	nop
 800a790:	3710      	adds	r7, #16
 800a792:	46bd      	mov	sp, r7
 800a794:	bd80      	pop	{r7, pc}
 800a796:	bf00      	nop
 800a798:	2000035c 	.word	0x2000035c

0800a79c <SUBGRF_SetRx>:

void SUBGRF_SetRx( uint32_t timeout )
{
 800a79c:	b580      	push	{r7, lr}
 800a79e:	b084      	sub	sp, #16
 800a7a0:	af00      	add	r7, sp, #0
 800a7a2:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 800a7a4:	4b0c      	ldr	r3, [pc, #48]	@ (800a7d8 <SUBGRF_SetRx+0x3c>)
 800a7a6:	2205      	movs	r2, #5
 800a7a8:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	0c1b      	lsrs	r3, r3, #16
 800a7ae:	b2db      	uxtb	r3, r3
 800a7b0:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	0a1b      	lsrs	r3, r3, #8
 800a7b6:	b2db      	uxtb	r3, r3
 800a7b8:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	b2db      	uxtb	r3, r3
 800a7be:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 800a7c0:	f107 030c 	add.w	r3, r7, #12
 800a7c4:	2203      	movs	r2, #3
 800a7c6:	4619      	mov	r1, r3
 800a7c8:	2082      	movs	r0, #130	@ 0x82
 800a7ca:	f000 fddb 	bl	800b384 <SUBGRF_WriteCommand>
}
 800a7ce:	bf00      	nop
 800a7d0:	3710      	adds	r7, #16
 800a7d2:	46bd      	mov	sp, r7
 800a7d4:	bd80      	pop	{r7, pc}
 800a7d6:	bf00      	nop
 800a7d8:	2000035c 	.word	0x2000035c

0800a7dc <SUBGRF_SetRxBoosted>:

void SUBGRF_SetRxBoosted( uint32_t timeout )
{
 800a7dc:	b580      	push	{r7, lr}
 800a7de:	b084      	sub	sp, #16
 800a7e0:	af00      	add	r7, sp, #0
 800a7e2:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 800a7e4:	4b0e      	ldr	r3, [pc, #56]	@ (800a820 <SUBGRF_SetRxBoosted+0x44>)
 800a7e6:	2205      	movs	r2, #5
 800a7e8:	701a      	strb	r2, [r3, #0]

    /* ST_WORKAROUND_BEGIN: Sigfox patch > 0x96 replaced by 0x97 */
    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 800a7ea:	2197      	movs	r1, #151	@ 0x97
 800a7ec:	f640 00ac 	movw	r0, #2220	@ 0x8ac
 800a7f0:	f000 fd18 	bl	800b224 <SUBGRF_WriteRegister>
    /* ST_WORKAROUND_END */

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	0c1b      	lsrs	r3, r3, #16
 800a7f8:	b2db      	uxtb	r3, r3
 800a7fa:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	0a1b      	lsrs	r3, r3, #8
 800a800:	b2db      	uxtb	r3, r3
 800a802:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	b2db      	uxtb	r3, r3
 800a808:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 800a80a:	f107 030c 	add.w	r3, r7, #12
 800a80e:	2203      	movs	r2, #3
 800a810:	4619      	mov	r1, r3
 800a812:	2082      	movs	r0, #130	@ 0x82
 800a814:	f000 fdb6 	bl	800b384 <SUBGRF_WriteCommand>
}
 800a818:	bf00      	nop
 800a81a:	3710      	adds	r7, #16
 800a81c:	46bd      	mov	sp, r7
 800a81e:	bd80      	pop	{r7, pc}
 800a820:	2000035c 	.word	0x2000035c

0800a824 <SUBGRF_SetRxDutyCycle>:

void SUBGRF_SetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 800a824:	b580      	push	{r7, lr}
 800a826:	b084      	sub	sp, #16
 800a828:	af00      	add	r7, sp, #0
 800a82a:	6078      	str	r0, [r7, #4]
 800a82c:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];

    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	0c1b      	lsrs	r3, r3, #16
 800a832:	b2db      	uxtb	r3, r3
 800a834:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	0a1b      	lsrs	r3, r3, #8
 800a83a:	b2db      	uxtb	r3, r3
 800a83c:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	b2db      	uxtb	r3, r3
 800a842:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 800a844:	683b      	ldr	r3, [r7, #0]
 800a846:	0c1b      	lsrs	r3, r3, #16
 800a848:	b2db      	uxtb	r3, r3
 800a84a:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 800a84c:	683b      	ldr	r3, [r7, #0]
 800a84e:	0a1b      	lsrs	r3, r3, #8
 800a850:	b2db      	uxtb	r3, r3
 800a852:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( sleepTime & 0xFF );
 800a854:	683b      	ldr	r3, [r7, #0]
 800a856:	b2db      	uxtb	r3, r3
 800a858:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 800a85a:	f107 0308 	add.w	r3, r7, #8
 800a85e:	2206      	movs	r2, #6
 800a860:	4619      	mov	r1, r3
 800a862:	2094      	movs	r0, #148	@ 0x94
 800a864:	f000 fd8e 	bl	800b384 <SUBGRF_WriteCommand>
    OperatingMode = MODE_RX_DC;
 800a868:	4b03      	ldr	r3, [pc, #12]	@ (800a878 <SUBGRF_SetRxDutyCycle+0x54>)
 800a86a:	2206      	movs	r2, #6
 800a86c:	701a      	strb	r2, [r3, #0]
}
 800a86e:	bf00      	nop
 800a870:	3710      	adds	r7, #16
 800a872:	46bd      	mov	sp, r7
 800a874:	bd80      	pop	{r7, pc}
 800a876:	bf00      	nop
 800a878:	2000035c 	.word	0x2000035c

0800a87c <SUBGRF_SetCad>:

void SUBGRF_SetCad( void )
{
 800a87c:	b580      	push	{r7, lr}
 800a87e:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 800a880:	2200      	movs	r2, #0
 800a882:	2100      	movs	r1, #0
 800a884:	20c5      	movs	r0, #197	@ 0xc5
 800a886:	f000 fd7d 	bl	800b384 <SUBGRF_WriteCommand>
    OperatingMode = MODE_CAD;
 800a88a:	4b02      	ldr	r3, [pc, #8]	@ (800a894 <SUBGRF_SetCad+0x18>)
 800a88c:	2207      	movs	r2, #7
 800a88e:	701a      	strb	r2, [r3, #0]
}
 800a890:	bf00      	nop
 800a892:	bd80      	pop	{r7, pc}
 800a894:	2000035c 	.word	0x2000035c

0800a898 <SUBGRF_SetTxContinuousWave>:

void SUBGRF_SetTxContinuousWave( void )
{
 800a898:	b580      	push	{r7, lr}
 800a89a:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 800a89c:	2200      	movs	r2, #0
 800a89e:	2100      	movs	r1, #0
 800a8a0:	20d1      	movs	r0, #209	@ 0xd1
 800a8a2:	f000 fd6f 	bl	800b384 <SUBGRF_WriteCommand>
}
 800a8a6:	bf00      	nop
 800a8a8:	bd80      	pop	{r7, pc}

0800a8aa <SUBGRF_SetTxInfinitePreamble>:

void SUBGRF_SetTxInfinitePreamble( void )
{
 800a8aa:	b580      	push	{r7, lr}
 800a8ac:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 800a8ae:	2200      	movs	r2, #0
 800a8b0:	2100      	movs	r1, #0
 800a8b2:	20d2      	movs	r0, #210	@ 0xd2
 800a8b4:	f000 fd66 	bl	800b384 <SUBGRF_WriteCommand>
}
 800a8b8:	bf00      	nop
 800a8ba:	bd80      	pop	{r7, pc}

0800a8bc <SUBGRF_SetStopRxTimerOnPreambleDetect>:

void SUBGRF_SetStopRxTimerOnPreambleDetect( bool enable )
{
 800a8bc:	b580      	push	{r7, lr}
 800a8be:	b082      	sub	sp, #8
 800a8c0:	af00      	add	r7, sp, #0
 800a8c2:	4603      	mov	r3, r0
 800a8c4:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 800a8c6:	1dfb      	adds	r3, r7, #7
 800a8c8:	2201      	movs	r2, #1
 800a8ca:	4619      	mov	r1, r3
 800a8cc:	209f      	movs	r0, #159	@ 0x9f
 800a8ce:	f000 fd59 	bl	800b384 <SUBGRF_WriteCommand>
}
 800a8d2:	bf00      	nop
 800a8d4:	3708      	adds	r7, #8
 800a8d6:	46bd      	mov	sp, r7
 800a8d8:	bd80      	pop	{r7, pc}

0800a8da <SUBGRF_SetLoRaSymbNumTimeout>:

void SUBGRF_SetLoRaSymbNumTimeout( uint8_t symbNum )
{
 800a8da:	b580      	push	{r7, lr}
 800a8dc:	b084      	sub	sp, #16
 800a8de:	af00      	add	r7, sp, #0
 800a8e0:	4603      	mov	r3, r0
 800a8e2:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 800a8e4:	1dfb      	adds	r3, r7, #7
 800a8e6:	2201      	movs	r2, #1
 800a8e8:	4619      	mov	r1, r3
 800a8ea:	20a0      	movs	r0, #160	@ 0xa0
 800a8ec:	f000 fd4a 	bl	800b384 <SUBGRF_WriteCommand>

    if( symbNum >= 64 )
 800a8f0:	79fb      	ldrb	r3, [r7, #7]
 800a8f2:	2b3f      	cmp	r3, #63	@ 0x3f
 800a8f4:	d91c      	bls.n	800a930 <SUBGRF_SetLoRaSymbNumTimeout+0x56>
    {
        uint8_t mant = symbNum >> 1;
 800a8f6:	79fb      	ldrb	r3, [r7, #7]
 800a8f8:	085b      	lsrs	r3, r3, #1
 800a8fa:	73fb      	strb	r3, [r7, #15]
        uint8_t exp  = 0;
 800a8fc:	2300      	movs	r3, #0
 800a8fe:	73bb      	strb	r3, [r7, #14]
        uint8_t reg  = 0;
 800a900:	2300      	movs	r3, #0
 800a902:	737b      	strb	r3, [r7, #13]

        while( mant > 31 )
 800a904:	e005      	b.n	800a912 <SUBGRF_SetLoRaSymbNumTimeout+0x38>
        {
            mant >>= 2;
 800a906:	7bfb      	ldrb	r3, [r7, #15]
 800a908:	089b      	lsrs	r3, r3, #2
 800a90a:	73fb      	strb	r3, [r7, #15]
            exp++;
 800a90c:	7bbb      	ldrb	r3, [r7, #14]
 800a90e:	3301      	adds	r3, #1
 800a910:	73bb      	strb	r3, [r7, #14]
        while( mant > 31 )
 800a912:	7bfb      	ldrb	r3, [r7, #15]
 800a914:	2b1f      	cmp	r3, #31
 800a916:	d8f6      	bhi.n	800a906 <SUBGRF_SetLoRaSymbNumTimeout+0x2c>
        }

        reg = exp + ( mant << 3 );
 800a918:	7bfb      	ldrb	r3, [r7, #15]
 800a91a:	00db      	lsls	r3, r3, #3
 800a91c:	b2da      	uxtb	r2, r3
 800a91e:	7bbb      	ldrb	r3, [r7, #14]
 800a920:	4413      	add	r3, r2
 800a922:	737b      	strb	r3, [r7, #13]
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 800a924:	7b7b      	ldrb	r3, [r7, #13]
 800a926:	4619      	mov	r1, r3
 800a928:	f240 7006 	movw	r0, #1798	@ 0x706
 800a92c:	f000 fc7a 	bl	800b224 <SUBGRF_WriteRegister>
    }
}
 800a930:	bf00      	nop
 800a932:	3710      	adds	r7, #16
 800a934:	46bd      	mov	sp, r7
 800a936:	bd80      	pop	{r7, pc}

0800a938 <SUBGRF_SetRegulatorMode>:

void SUBGRF_SetRegulatorMode( void )
{
 800a938:	b580      	push	{r7, lr}
 800a93a:	b082      	sub	sp, #8
 800a93c:	af00      	add	r7, sp, #0
    /* ST_WORKAROUND_BEGIN: Get RegulatorMode value from RBI */
    RadioRegulatorMode_t mode;

    if ( ( 1UL == RBI_IsDCDC() ) && ( 1UL == DCDC_ENABLE ) )
 800a93e:	f001 f996 	bl	800bc6e <RBI_IsDCDC>
 800a942:	4603      	mov	r3, r0
 800a944:	2b01      	cmp	r3, #1
 800a946:	d102      	bne.n	800a94e <SUBGRF_SetRegulatorMode+0x16>
    {
        mode = USE_DCDC ;
 800a948:	2301      	movs	r3, #1
 800a94a:	71fb      	strb	r3, [r7, #7]
 800a94c:	e001      	b.n	800a952 <SUBGRF_SetRegulatorMode+0x1a>
    }
    else
    {
        mode = USE_LDO ;
 800a94e:	2300      	movs	r3, #0
 800a950:	71fb      	strb	r3, [r7, #7]
    }
    /* ST_WORKAROUND_END */
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 800a952:	1dfb      	adds	r3, r7, #7
 800a954:	2201      	movs	r2, #1
 800a956:	4619      	mov	r1, r3
 800a958:	2096      	movs	r0, #150	@ 0x96
 800a95a:	f000 fd13 	bl	800b384 <SUBGRF_WriteCommand>
}
 800a95e:	bf00      	nop
 800a960:	3708      	adds	r7, #8
 800a962:	46bd      	mov	sp, r7
 800a964:	bd80      	pop	{r7, pc}

0800a966 <SUBGRF_Calibrate>:

void SUBGRF_Calibrate( CalibrationParams_t calibParam )
{
 800a966:	b580      	push	{r7, lr}
 800a968:	b084      	sub	sp, #16
 800a96a:	af00      	add	r7, sp, #0
 800a96c:	7138      	strb	r0, [r7, #4]
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 800a96e:	793b      	ldrb	r3, [r7, #4]
 800a970:	f3c3 1380 	ubfx	r3, r3, #6, #1
 800a974:	b2db      	uxtb	r3, r3
 800a976:	019b      	lsls	r3, r3, #6
 800a978:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 800a97a:	793b      	ldrb	r3, [r7, #4]
 800a97c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800a980:	b2db      	uxtb	r3, r3
 800a982:	015b      	lsls	r3, r3, #5
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 800a984:	b25b      	sxtb	r3, r3
 800a986:	4313      	orrs	r3, r2
 800a988:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 800a98a:	793b      	ldrb	r3, [r7, #4]
 800a98c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800a990:	b2db      	uxtb	r3, r3
 800a992:	011b      	lsls	r3, r3, #4
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 800a994:	b25b      	sxtb	r3, r3
 800a996:	4313      	orrs	r3, r2
 800a998:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 800a99a:	793b      	ldrb	r3, [r7, #4]
 800a99c:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800a9a0:	b2db      	uxtb	r3, r3
 800a9a2:	00db      	lsls	r3, r3, #3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 800a9a4:	b25b      	sxtb	r3, r3
 800a9a6:	4313      	orrs	r3, r2
 800a9a8:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 800a9aa:	793b      	ldrb	r3, [r7, #4]
 800a9ac:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800a9b0:	b2db      	uxtb	r3, r3
 800a9b2:	009b      	lsls	r3, r3, #2
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 800a9b4:	b25b      	sxtb	r3, r3
 800a9b6:	4313      	orrs	r3, r2
 800a9b8:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 800a9ba:	793b      	ldrb	r3, [r7, #4]
 800a9bc:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800a9c0:	b2db      	uxtb	r3, r3
 800a9c2:	005b      	lsls	r3, r3, #1
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 800a9c4:	b25b      	sxtb	r3, r3
 800a9c6:	4313      	orrs	r3, r2
 800a9c8:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 800a9ca:	793b      	ldrb	r3, [r7, #4]
 800a9cc:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800a9d0:	b2db      	uxtb	r3, r3
 800a9d2:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 800a9d4:	4313      	orrs	r3, r2
 800a9d6:	b25b      	sxtb	r3, r3
 800a9d8:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 800a9da:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 800a9dc:	f107 030f 	add.w	r3, r7, #15
 800a9e0:	2201      	movs	r2, #1
 800a9e2:	4619      	mov	r1, r3
 800a9e4:	2089      	movs	r0, #137	@ 0x89
 800a9e6:	f000 fccd 	bl	800b384 <SUBGRF_WriteCommand>
}
 800a9ea:	bf00      	nop
 800a9ec:	3710      	adds	r7, #16
 800a9ee:	46bd      	mov	sp, r7
 800a9f0:	bd80      	pop	{r7, pc}
	...

0800a9f4 <SUBGRF_CalibrateImage>:

void SUBGRF_CalibrateImage( uint32_t freq )
{
 800a9f4:	b580      	push	{r7, lr}
 800a9f6:	b084      	sub	sp, #16
 800a9f8:	af00      	add	r7, sp, #0
 800a9fa:	6078      	str	r0, [r7, #4]
    uint8_t calFreq[2];

    if( freq > 900000000 )
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	4a1b      	ldr	r2, [pc, #108]	@ (800aa6c <SUBGRF_CalibrateImage+0x78>)
 800aa00:	4293      	cmp	r3, r2
 800aa02:	d904      	bls.n	800aa0e <SUBGRF_CalibrateImage+0x1a>
    {
        calFreq[0] = 0xE1;
 800aa04:	23e1      	movs	r3, #225	@ 0xe1
 800aa06:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xE9;
 800aa08:	23e9      	movs	r3, #233	@ 0xe9
 800aa0a:	737b      	strb	r3, [r7, #13]
 800aa0c:	e022      	b.n	800aa54 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 850000000 )
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	4a17      	ldr	r2, [pc, #92]	@ (800aa70 <SUBGRF_CalibrateImage+0x7c>)
 800aa12:	4293      	cmp	r3, r2
 800aa14:	d904      	bls.n	800aa20 <SUBGRF_CalibrateImage+0x2c>
    {
        calFreq[0] = 0xD7;
 800aa16:	23d7      	movs	r3, #215	@ 0xd7
 800aa18:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xDB;
 800aa1a:	23db      	movs	r3, #219	@ 0xdb
 800aa1c:	737b      	strb	r3, [r7, #13]
 800aa1e:	e019      	b.n	800aa54 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 770000000 )
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	4a14      	ldr	r2, [pc, #80]	@ (800aa74 <SUBGRF_CalibrateImage+0x80>)
 800aa24:	4293      	cmp	r3, r2
 800aa26:	d904      	bls.n	800aa32 <SUBGRF_CalibrateImage+0x3e>
    {
        calFreq[0] = 0xC1;
 800aa28:	23c1      	movs	r3, #193	@ 0xc1
 800aa2a:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xC5;
 800aa2c:	23c5      	movs	r3, #197	@ 0xc5
 800aa2e:	737b      	strb	r3, [r7, #13]
 800aa30:	e010      	b.n	800aa54 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 460000000 )
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	4a10      	ldr	r2, [pc, #64]	@ (800aa78 <SUBGRF_CalibrateImage+0x84>)
 800aa36:	4293      	cmp	r3, r2
 800aa38:	d904      	bls.n	800aa44 <SUBGRF_CalibrateImage+0x50>
    {
        calFreq[0] = 0x75;
 800aa3a:	2375      	movs	r3, #117	@ 0x75
 800aa3c:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x81;
 800aa3e:	2381      	movs	r3, #129	@ 0x81
 800aa40:	737b      	strb	r3, [r7, #13]
 800aa42:	e007      	b.n	800aa54 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 425000000 )
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	4a0d      	ldr	r2, [pc, #52]	@ (800aa7c <SUBGRF_CalibrateImage+0x88>)
 800aa48:	4293      	cmp	r3, r2
 800aa4a:	d903      	bls.n	800aa54 <SUBGRF_CalibrateImage+0x60>
    {
        calFreq[0] = 0x6B;
 800aa4c:	236b      	movs	r3, #107	@ 0x6b
 800aa4e:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x6F;
 800aa50:	236f      	movs	r3, #111	@ 0x6f
 800aa52:	737b      	strb	r3, [r7, #13]
    }
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 800aa54:	f107 030c 	add.w	r3, r7, #12
 800aa58:	2202      	movs	r2, #2
 800aa5a:	4619      	mov	r1, r3
 800aa5c:	2098      	movs	r0, #152	@ 0x98
 800aa5e:	f000 fc91 	bl	800b384 <SUBGRF_WriteCommand>
}
 800aa62:	bf00      	nop
 800aa64:	3710      	adds	r7, #16
 800aa66:	46bd      	mov	sp, r7
 800aa68:	bd80      	pop	{r7, pc}
 800aa6a:	bf00      	nop
 800aa6c:	35a4e900 	.word	0x35a4e900
 800aa70:	32a9f880 	.word	0x32a9f880
 800aa74:	2de54480 	.word	0x2de54480
 800aa78:	1b6b0b00 	.word	0x1b6b0b00
 800aa7c:	1954fc40 	.word	0x1954fc40

0800aa80 <SUBGRF_SetPaConfig>:

void SUBGRF_SetPaConfig( uint8_t paDutyCycle, uint8_t hpMax, uint8_t deviceSel, uint8_t paLut )
{
 800aa80:	b590      	push	{r4, r7, lr}
 800aa82:	b085      	sub	sp, #20
 800aa84:	af00      	add	r7, sp, #0
 800aa86:	4604      	mov	r4, r0
 800aa88:	4608      	mov	r0, r1
 800aa8a:	4611      	mov	r1, r2
 800aa8c:	461a      	mov	r2, r3
 800aa8e:	4623      	mov	r3, r4
 800aa90:	71fb      	strb	r3, [r7, #7]
 800aa92:	4603      	mov	r3, r0
 800aa94:	71bb      	strb	r3, [r7, #6]
 800aa96:	460b      	mov	r3, r1
 800aa98:	717b      	strb	r3, [r7, #5]
 800aa9a:	4613      	mov	r3, r2
 800aa9c:	713b      	strb	r3, [r7, #4]
    uint8_t buf[4];

    buf[0] = paDutyCycle;
 800aa9e:	79fb      	ldrb	r3, [r7, #7]
 800aaa0:	733b      	strb	r3, [r7, #12]
    buf[1] = hpMax;
 800aaa2:	79bb      	ldrb	r3, [r7, #6]
 800aaa4:	737b      	strb	r3, [r7, #13]
    buf[2] = deviceSel;
 800aaa6:	797b      	ldrb	r3, [r7, #5]
 800aaa8:	73bb      	strb	r3, [r7, #14]
    buf[3] = paLut;
 800aaaa:	793b      	ldrb	r3, [r7, #4]
 800aaac:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 800aaae:	f107 030c 	add.w	r3, r7, #12
 800aab2:	2204      	movs	r2, #4
 800aab4:	4619      	mov	r1, r3
 800aab6:	2095      	movs	r0, #149	@ 0x95
 800aab8:	f000 fc64 	bl	800b384 <SUBGRF_WriteCommand>
}
 800aabc:	bf00      	nop
 800aabe:	3714      	adds	r7, #20
 800aac0:	46bd      	mov	sp, r7
 800aac2:	bd90      	pop	{r4, r7, pc}

0800aac4 <SUBGRF_SetDioIrqParams>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
}

void SUBGRF_SetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 800aac4:	b590      	push	{r4, r7, lr}
 800aac6:	b085      	sub	sp, #20
 800aac8:	af00      	add	r7, sp, #0
 800aaca:	4604      	mov	r4, r0
 800aacc:	4608      	mov	r0, r1
 800aace:	4611      	mov	r1, r2
 800aad0:	461a      	mov	r2, r3
 800aad2:	4623      	mov	r3, r4
 800aad4:	80fb      	strh	r3, [r7, #6]
 800aad6:	4603      	mov	r3, r0
 800aad8:	80bb      	strh	r3, [r7, #4]
 800aada:	460b      	mov	r3, r1
 800aadc:	807b      	strh	r3, [r7, #2]
 800aade:	4613      	mov	r3, r2
 800aae0:	803b      	strh	r3, [r7, #0]
    uint8_t buf[8];

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 800aae2:	88fb      	ldrh	r3, [r7, #6]
 800aae4:	0a1b      	lsrs	r3, r3, #8
 800aae6:	b29b      	uxth	r3, r3
 800aae8:	b2db      	uxtb	r3, r3
 800aaea:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 800aaec:	88fb      	ldrh	r3, [r7, #6]
 800aaee:	b2db      	uxtb	r3, r3
 800aaf0:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 800aaf2:	88bb      	ldrh	r3, [r7, #4]
 800aaf4:	0a1b      	lsrs	r3, r3, #8
 800aaf6:	b29b      	uxth	r3, r3
 800aaf8:	b2db      	uxtb	r3, r3
 800aafa:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 800aafc:	88bb      	ldrh	r3, [r7, #4]
 800aafe:	b2db      	uxtb	r3, r3
 800ab00:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 800ab02:	887b      	ldrh	r3, [r7, #2]
 800ab04:	0a1b      	lsrs	r3, r3, #8
 800ab06:	b29b      	uxth	r3, r3
 800ab08:	b2db      	uxtb	r3, r3
 800ab0a:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 800ab0c:	887b      	ldrh	r3, [r7, #2]
 800ab0e:	b2db      	uxtb	r3, r3
 800ab10:	737b      	strb	r3, [r7, #13]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 800ab12:	883b      	ldrh	r3, [r7, #0]
 800ab14:	0a1b      	lsrs	r3, r3, #8
 800ab16:	b29b      	uxth	r3, r3
 800ab18:	b2db      	uxtb	r3, r3
 800ab1a:	73bb      	strb	r3, [r7, #14]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 800ab1c:	883b      	ldrh	r3, [r7, #0]
 800ab1e:	b2db      	uxtb	r3, r3
 800ab20:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 800ab22:	f107 0308 	add.w	r3, r7, #8
 800ab26:	2208      	movs	r2, #8
 800ab28:	4619      	mov	r1, r3
 800ab2a:	2008      	movs	r0, #8
 800ab2c:	f000 fc2a 	bl	800b384 <SUBGRF_WriteCommand>
}
 800ab30:	bf00      	nop
 800ab32:	3714      	adds	r7, #20
 800ab34:	46bd      	mov	sp, r7
 800ab36:	bd90      	pop	{r4, r7, pc}

0800ab38 <SUBGRF_SetTcxoMode>:
    SUBGRF_ReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
    return ( irqStatus[0] << 8 ) | irqStatus[1];
}

void SUBGRF_SetTcxoMode (RadioTcxoCtrlVoltage_t tcxoVoltage, uint32_t timeout )
{
 800ab38:	b580      	push	{r7, lr}
 800ab3a:	b084      	sub	sp, #16
 800ab3c:	af00      	add	r7, sp, #0
 800ab3e:	4603      	mov	r3, r0
 800ab40:	6039      	str	r1, [r7, #0]
 800ab42:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[4];

    buf[0] = tcxoVoltage & 0x07;
 800ab44:	79fb      	ldrb	r3, [r7, #7]
 800ab46:	f003 0307 	and.w	r3, r3, #7
 800ab4a:	b2db      	uxtb	r3, r3
 800ab4c:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800ab4e:	683b      	ldr	r3, [r7, #0]
 800ab50:	0c1b      	lsrs	r3, r3, #16
 800ab52:	b2db      	uxtb	r3, r3
 800ab54:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 800ab56:	683b      	ldr	r3, [r7, #0]
 800ab58:	0a1b      	lsrs	r3, r3, #8
 800ab5a:	b2db      	uxtb	r3, r3
 800ab5c:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 800ab5e:	683b      	ldr	r3, [r7, #0]
 800ab60:	b2db      	uxtb	r3, r3
 800ab62:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 800ab64:	f107 030c 	add.w	r3, r7, #12
 800ab68:	2204      	movs	r2, #4
 800ab6a:	4619      	mov	r1, r3
 800ab6c:	2097      	movs	r0, #151	@ 0x97
 800ab6e:	f000 fc09 	bl	800b384 <SUBGRF_WriteCommand>
}
 800ab72:	bf00      	nop
 800ab74:	3710      	adds	r7, #16
 800ab76:	46bd      	mov	sp, r7
 800ab78:	bd80      	pop	{r7, pc}
	...

0800ab7c <SUBGRF_SetRfFrequency>:

void SUBGRF_SetRfFrequency( uint32_t frequency )
{
 800ab7c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800ab80:	b084      	sub	sp, #16
 800ab82:	af00      	add	r7, sp, #0
 800ab84:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];
    uint32_t chan = 0;
 800ab86:	2300      	movs	r3, #0
 800ab88:	60fb      	str	r3, [r7, #12]

    if( ImageCalibrated == false )
 800ab8a:	4b1d      	ldr	r3, [pc, #116]	@ (800ac00 <SUBGRF_SetRfFrequency+0x84>)
 800ab8c:	781b      	ldrb	r3, [r3, #0]
 800ab8e:	f083 0301 	eor.w	r3, r3, #1
 800ab92:	b2db      	uxtb	r3, r3
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	d005      	beq.n	800aba4 <SUBGRF_SetRfFrequency+0x28>
    {
        SUBGRF_CalibrateImage( frequency );
 800ab98:	6878      	ldr	r0, [r7, #4]
 800ab9a:	f7ff ff2b 	bl	800a9f4 <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 800ab9e:	4b18      	ldr	r3, [pc, #96]	@ (800ac00 <SUBGRF_SetRfFrequency+0x84>)
 800aba0:	2201      	movs	r2, #1
 800aba2:	701a      	strb	r2, [r3, #0]
    }
    /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
    SX_FREQ_TO_CHANNEL(chan, frequency);
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	2200      	movs	r2, #0
 800aba8:	461c      	mov	r4, r3
 800abaa:	4615      	mov	r5, r2
 800abac:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 800abb0:	ea4f 6844 	mov.w	r8, r4, lsl #25
 800abb4:	4a13      	ldr	r2, [pc, #76]	@ (800ac04 <SUBGRF_SetRfFrequency+0x88>)
 800abb6:	f04f 0300 	mov.w	r3, #0
 800abba:	4640      	mov	r0, r8
 800abbc:	4649      	mov	r1, r9
 800abbe:	f7f5 fd41 	bl	8000644 <__aeabi_uldivmod>
 800abc2:	4602      	mov	r2, r0
 800abc4:	460b      	mov	r3, r1
 800abc6:	4613      	mov	r3, r2
 800abc8:	60fb      	str	r3, [r7, #12]
    /* ST_WORKAROUND_END */
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 800abca:	68fb      	ldr	r3, [r7, #12]
 800abcc:	0e1b      	lsrs	r3, r3, #24
 800abce:	b2db      	uxtb	r3, r3
 800abd0:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 800abd2:	68fb      	ldr	r3, [r7, #12]
 800abd4:	0c1b      	lsrs	r3, r3, #16
 800abd6:	b2db      	uxtb	r3, r3
 800abd8:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 800abda:	68fb      	ldr	r3, [r7, #12]
 800abdc:	0a1b      	lsrs	r3, r3, #8
 800abde:	b2db      	uxtb	r3, r3
 800abe0:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( chan & 0xFF );
 800abe2:	68fb      	ldr	r3, [r7, #12]
 800abe4:	b2db      	uxtb	r3, r3
 800abe6:	72fb      	strb	r3, [r7, #11]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 800abe8:	f107 0308 	add.w	r3, r7, #8
 800abec:	2204      	movs	r2, #4
 800abee:	4619      	mov	r1, r3
 800abf0:	2086      	movs	r0, #134	@ 0x86
 800abf2:	f000 fbc7 	bl	800b384 <SUBGRF_WriteCommand>
}
 800abf6:	bf00      	nop
 800abf8:	3710      	adds	r7, #16
 800abfa:	46bd      	mov	sp, r7
 800abfc:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800ac00:	20000364 	.word	0x20000364
 800ac04:	01e84800 	.word	0x01e84800

0800ac08 <SUBGRF_SetPacketType>:

void SUBGRF_SetPacketType( RadioPacketTypes_t packetType )
{
 800ac08:	b580      	push	{r7, lr}
 800ac0a:	b082      	sub	sp, #8
 800ac0c:	af00      	add	r7, sp, #0
 800ac0e:	4603      	mov	r3, r0
 800ac10:	71fb      	strb	r3, [r7, #7]
    // Save packet type internally to avoid questioning the radio
    PacketType = packetType;
 800ac12:	79fa      	ldrb	r2, [r7, #7]
 800ac14:	4b09      	ldr	r3, [pc, #36]	@ (800ac3c <SUBGRF_SetPacketType+0x34>)
 800ac16:	701a      	strb	r2, [r3, #0]

    if( packetType == PACKET_TYPE_GFSK )
 800ac18:	79fb      	ldrb	r3, [r7, #7]
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	d104      	bne.n	800ac28 <SUBGRF_SetPacketType+0x20>
    {
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 800ac1e:	2100      	movs	r1, #0
 800ac20:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 800ac24:	f000 fafe 	bl	800b224 <SUBGRF_WriteRegister>
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 800ac28:	1dfb      	adds	r3, r7, #7
 800ac2a:	2201      	movs	r2, #1
 800ac2c:	4619      	mov	r1, r3
 800ac2e:	208a      	movs	r0, #138	@ 0x8a
 800ac30:	f000 fba8 	bl	800b384 <SUBGRF_WriteCommand>
}
 800ac34:	bf00      	nop
 800ac36:	3708      	adds	r7, #8
 800ac38:	46bd      	mov	sp, r7
 800ac3a:	bd80      	pop	{r7, pc}
 800ac3c:	2000035d 	.word	0x2000035d

0800ac40 <SUBGRF_GetPacketType>:

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
 800ac40:	b480      	push	{r7}
 800ac42:	af00      	add	r7, sp, #0
    return PacketType;
 800ac44:	4b02      	ldr	r3, [pc, #8]	@ (800ac50 <SUBGRF_GetPacketType+0x10>)
 800ac46:	781b      	ldrb	r3, [r3, #0]
}
 800ac48:	4618      	mov	r0, r3
 800ac4a:	46bd      	mov	sp, r7
 800ac4c:	bc80      	pop	{r7}
 800ac4e:	4770      	bx	lr
 800ac50:	2000035d 	.word	0x2000035d

0800ac54 <SUBGRF_SetTxParams>:

void SUBGRF_SetTxParams( uint8_t paSelect, int8_t power, RadioRampTimes_t rampTime )
{
 800ac54:	b580      	push	{r7, lr}
 800ac56:	b084      	sub	sp, #16
 800ac58:	af00      	add	r7, sp, #0
 800ac5a:	4603      	mov	r3, r0
 800ac5c:	71fb      	strb	r3, [r7, #7]
 800ac5e:	460b      	mov	r3, r1
 800ac60:	71bb      	strb	r3, [r7, #6]
 800ac62:	4613      	mov	r3, r2
 800ac64:	717b      	strb	r3, [r7, #5]
    uint8_t buf[2];
    int32_t max_power;

    if (paSelect == RFO_LP)
 800ac66:	79fb      	ldrb	r3, [r7, #7]
 800ac68:	2b01      	cmp	r3, #1
 800ac6a:	d149      	bne.n	800ad00 <SUBGRF_SetTxParams+0xac>
    {
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_LP_MAXPOWER);
 800ac6c:	2000      	movs	r0, #0
 800ac6e:	f001 f805 	bl	800bc7c <RBI_GetRFOMaxPowerConfig>
 800ac72:	60f8      	str	r0, [r7, #12]
        if (power >  max_power)
 800ac74:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800ac78:	68fa      	ldr	r2, [r7, #12]
 800ac7a:	429a      	cmp	r2, r3
 800ac7c:	da01      	bge.n	800ac82 <SUBGRF_SetTxParams+0x2e>
        {
          power = max_power;
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 14)
 800ac82:	68fb      	ldr	r3, [r7, #12]
 800ac84:	2b0e      	cmp	r3, #14
 800ac86:	d10e      	bne.n	800aca6 <SUBGRF_SetTxParams+0x52>
        {
            SUBGRF_SetPaConfig(0x04, 0x00, 0x01, 0x01);
 800ac88:	2301      	movs	r3, #1
 800ac8a:	2201      	movs	r2, #1
 800ac8c:	2100      	movs	r1, #0
 800ac8e:	2004      	movs	r0, #4
 800ac90:	f7ff fef6 	bl	800aa80 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 800ac94:	79ba      	ldrb	r2, [r7, #6]
 800ac96:	68fb      	ldr	r3, [r7, #12]
 800ac98:	b2db      	uxtb	r3, r3
 800ac9a:	1ad3      	subs	r3, r2, r3
 800ac9c:	b2db      	uxtb	r3, r3
 800ac9e:	330e      	adds	r3, #14
 800aca0:	b2db      	uxtb	r3, r3
 800aca2:	71bb      	strb	r3, [r7, #6]
 800aca4:	e01f      	b.n	800ace6 <SUBGRF_SetTxParams+0x92>
        }
        else if (max_power == 10)
 800aca6:	68fb      	ldr	r3, [r7, #12]
 800aca8:	2b0a      	cmp	r3, #10
 800acaa:	d10e      	bne.n	800acca <SUBGRF_SetTxParams+0x76>
        {
            SUBGRF_SetPaConfig(0x01, 0x00, 0x01, 0x01);
 800acac:	2301      	movs	r3, #1
 800acae:	2201      	movs	r2, #1
 800acb0:	2100      	movs	r1, #0
 800acb2:	2001      	movs	r0, #1
 800acb4:	f7ff fee4 	bl	800aa80 <SUBGRF_SetPaConfig>
            power = 0x0D - (max_power - power);
 800acb8:	79ba      	ldrb	r2, [r7, #6]
 800acba:	68fb      	ldr	r3, [r7, #12]
 800acbc:	b2db      	uxtb	r3, r3
 800acbe:	1ad3      	subs	r3, r2, r3
 800acc0:	b2db      	uxtb	r3, r3
 800acc2:	330d      	adds	r3, #13
 800acc4:	b2db      	uxtb	r3, r3
 800acc6:	71bb      	strb	r3, [r7, #6]
 800acc8:	e00d      	b.n	800ace6 <SUBGRF_SetTxParams+0x92>
        }
        else /*default 15dBm*/
        {
            SUBGRF_SetPaConfig(0x06, 0x00, 0x01, 0x01);
 800acca:	2301      	movs	r3, #1
 800accc:	2201      	movs	r2, #1
 800acce:	2100      	movs	r1, #0
 800acd0:	2006      	movs	r0, #6
 800acd2:	f7ff fed5 	bl	800aa80 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 800acd6:	79ba      	ldrb	r2, [r7, #6]
 800acd8:	68fb      	ldr	r3, [r7, #12]
 800acda:	b2db      	uxtb	r3, r3
 800acdc:	1ad3      	subs	r3, r2, r3
 800acde:	b2db      	uxtb	r3, r3
 800ace0:	330e      	adds	r3, #14
 800ace2:	b2db      	uxtb	r3, r3
 800ace4:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -17)
 800ace6:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800acea:	f113 0f11 	cmn.w	r3, #17
 800acee:	da01      	bge.n	800acf4 <SUBGRF_SetTxParams+0xa0>
        {
            power = -17;
 800acf0:	23ef      	movs	r3, #239	@ 0xef
 800acf2:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x18);   /* current max is 80 mA for the whole device*/
 800acf4:	2118      	movs	r1, #24
 800acf6:	f640 00e7 	movw	r0, #2279	@ 0x8e7
 800acfa:	f000 fa93 	bl	800b224 <SUBGRF_WriteRegister>
 800acfe:	e067      	b.n	800add0 <SUBGRF_SetTxParams+0x17c>
    }
    else /* rfo_hp*/
    {
        /* WORKAROUND - Better Resistance of the RFO High Power Tx to Antenna Mismatch, see STM32WL Erratasheet*/
        SUBGRF_WriteRegister(REG_TX_CLAMP, SUBGRF_ReadRegister(REG_TX_CLAMP) | (0x0F << 1));
 800ad00:	f640 00d8 	movw	r0, #2264	@ 0x8d8
 800ad04:	f000 faa2 	bl	800b24c <SUBGRF_ReadRegister>
 800ad08:	4603      	mov	r3, r0
 800ad0a:	f043 031e 	orr.w	r3, r3, #30
 800ad0e:	b2db      	uxtb	r3, r3
 800ad10:	4619      	mov	r1, r3
 800ad12:	f640 00d8 	movw	r0, #2264	@ 0x8d8
 800ad16:	f000 fa85 	bl	800b224 <SUBGRF_WriteRegister>
        /* WORKAROUND END*/
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_HP_MAXPOWER);
 800ad1a:	2001      	movs	r0, #1
 800ad1c:	f000 ffae 	bl	800bc7c <RBI_GetRFOMaxPowerConfig>
 800ad20:	60f8      	str	r0, [r7, #12]
        if (power > max_power)
 800ad22:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800ad26:	68fa      	ldr	r2, [r7, #12]
 800ad28:	429a      	cmp	r2, r3
 800ad2a:	da01      	bge.n	800ad30 <SUBGRF_SetTxParams+0xdc>
        {
            power = max_power;
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 20)
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	2b14      	cmp	r3, #20
 800ad34:	d10e      	bne.n	800ad54 <SUBGRF_SetTxParams+0x100>
        {
            SUBGRF_SetPaConfig(0x03, 0x05, 0x00, 0x01);
 800ad36:	2301      	movs	r3, #1
 800ad38:	2200      	movs	r2, #0
 800ad3a:	2105      	movs	r1, #5
 800ad3c:	2003      	movs	r0, #3
 800ad3e:	f7ff fe9f 	bl	800aa80 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 800ad42:	79ba      	ldrb	r2, [r7, #6]
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	b2db      	uxtb	r3, r3
 800ad48:	1ad3      	subs	r3, r2, r3
 800ad4a:	b2db      	uxtb	r3, r3
 800ad4c:	3316      	adds	r3, #22
 800ad4e:	b2db      	uxtb	r3, r3
 800ad50:	71bb      	strb	r3, [r7, #6]
 800ad52:	e031      	b.n	800adb8 <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 17)
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	2b11      	cmp	r3, #17
 800ad58:	d10e      	bne.n	800ad78 <SUBGRF_SetTxParams+0x124>
        {
            SUBGRF_SetPaConfig(0x02, 0x03, 0x00, 0x01);
 800ad5a:	2301      	movs	r3, #1
 800ad5c:	2200      	movs	r2, #0
 800ad5e:	2103      	movs	r1, #3
 800ad60:	2002      	movs	r0, #2
 800ad62:	f7ff fe8d 	bl	800aa80 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 800ad66:	79ba      	ldrb	r2, [r7, #6]
 800ad68:	68fb      	ldr	r3, [r7, #12]
 800ad6a:	b2db      	uxtb	r3, r3
 800ad6c:	1ad3      	subs	r3, r2, r3
 800ad6e:	b2db      	uxtb	r3, r3
 800ad70:	3316      	adds	r3, #22
 800ad72:	b2db      	uxtb	r3, r3
 800ad74:	71bb      	strb	r3, [r7, #6]
 800ad76:	e01f      	b.n	800adb8 <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 14)
 800ad78:	68fb      	ldr	r3, [r7, #12]
 800ad7a:	2b0e      	cmp	r3, #14
 800ad7c:	d10e      	bne.n	800ad9c <SUBGRF_SetTxParams+0x148>
        {
            SUBGRF_SetPaConfig(0x02, 0x02, 0x00, 0x01);
 800ad7e:	2301      	movs	r3, #1
 800ad80:	2200      	movs	r2, #0
 800ad82:	2102      	movs	r1, #2
 800ad84:	2002      	movs	r0, #2
 800ad86:	f7ff fe7b 	bl	800aa80 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 800ad8a:	79ba      	ldrb	r2, [r7, #6]
 800ad8c:	68fb      	ldr	r3, [r7, #12]
 800ad8e:	b2db      	uxtb	r3, r3
 800ad90:	1ad3      	subs	r3, r2, r3
 800ad92:	b2db      	uxtb	r3, r3
 800ad94:	330e      	adds	r3, #14
 800ad96:	b2db      	uxtb	r3, r3
 800ad98:	71bb      	strb	r3, [r7, #6]
 800ad9a:	e00d      	b.n	800adb8 <SUBGRF_SetTxParams+0x164>
        }
        else /*22dBm*/
        {
            SUBGRF_SetPaConfig(0x04, 0x07, 0x00, 0x01);
 800ad9c:	2301      	movs	r3, #1
 800ad9e:	2200      	movs	r2, #0
 800ada0:	2107      	movs	r1, #7
 800ada2:	2004      	movs	r0, #4
 800ada4:	f7ff fe6c 	bl	800aa80 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 800ada8:	79ba      	ldrb	r2, [r7, #6]
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	b2db      	uxtb	r3, r3
 800adae:	1ad3      	subs	r3, r2, r3
 800adb0:	b2db      	uxtb	r3, r3
 800adb2:	3316      	adds	r3, #22
 800adb4:	b2db      	uxtb	r3, r3
 800adb6:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -9)
 800adb8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800adbc:	f113 0f09 	cmn.w	r3, #9
 800adc0:	da01      	bge.n	800adc6 <SUBGRF_SetTxParams+0x172>
        {
            power = -9;
 800adc2:	23f7      	movs	r3, #247	@ 0xf7
 800adc4:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x38);   /*current max 160mA for the whole device*/
 800adc6:	2138      	movs	r1, #56	@ 0x38
 800adc8:	f640 00e7 	movw	r0, #2279	@ 0x8e7
 800adcc:	f000 fa2a 	bl	800b224 <SUBGRF_WriteRegister>
    }
    buf[0] = power;
 800add0:	79bb      	ldrb	r3, [r7, #6]
 800add2:	723b      	strb	r3, [r7, #8]
    buf[1] = (uint8_t)rampTime;
 800add4:	797b      	ldrb	r3, [r7, #5]
 800add6:	727b      	strb	r3, [r7, #9]
    SUBGRF_WriteCommand(RADIO_SET_TXPARAMS, buf, 2);
 800add8:	f107 0308 	add.w	r3, r7, #8
 800addc:	2202      	movs	r2, #2
 800adde:	4619      	mov	r1, r3
 800ade0:	208e      	movs	r0, #142	@ 0x8e
 800ade2:	f000 facf 	bl	800b384 <SUBGRF_WriteCommand>
}
 800ade6:	bf00      	nop
 800ade8:	3710      	adds	r7, #16
 800adea:	46bd      	mov	sp, r7
 800adec:	bd80      	pop	{r7, pc}
	...

0800adf0 <SUBGRF_SetModulationParams>:

void SUBGRF_SetModulationParams( ModulationParams_t *modulationParams )
{
 800adf0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800adf4:	b086      	sub	sp, #24
 800adf6:	af00      	add	r7, sp, #0
 800adf8:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint32_t tempVal = 0;
 800adfa:	2300      	movs	r3, #0
 800adfc:	617b      	str	r3, [r7, #20]
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 800adfe:	4a61      	ldr	r2, [pc, #388]	@ (800af84 <SUBGRF_SetModulationParams+0x194>)
 800ae00:	f107 0308 	add.w	r3, r7, #8
 800ae04:	e892 0003 	ldmia.w	r2, {r0, r1}
 800ae08:	e883 0003 	stmia.w	r3, {r0, r1}

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != modulationParams->PacketType )
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	781a      	ldrb	r2, [r3, #0]
 800ae10:	4b5d      	ldr	r3, [pc, #372]	@ (800af88 <SUBGRF_SetModulationParams+0x198>)
 800ae12:	781b      	ldrb	r3, [r3, #0]
 800ae14:	429a      	cmp	r2, r3
 800ae16:	d004      	beq.n	800ae22 <SUBGRF_SetModulationParams+0x32>
    {
        SUBGRF_SetPacketType( modulationParams->PacketType );
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	781b      	ldrb	r3, [r3, #0]
 800ae1c:	4618      	mov	r0, r3
 800ae1e:	f7ff fef3 	bl	800ac08 <SUBGRF_SetPacketType>
    }

    switch( modulationParams->PacketType )
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	781b      	ldrb	r3, [r3, #0]
 800ae26:	2b03      	cmp	r3, #3
 800ae28:	f200 80a5 	bhi.w	800af76 <SUBGRF_SetModulationParams+0x186>
 800ae2c:	a201      	add	r2, pc, #4	@ (adr r2, 800ae34 <SUBGRF_SetModulationParams+0x44>)
 800ae2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae32:	bf00      	nop
 800ae34:	0800ae45 	.word	0x0800ae45
 800ae38:	0800af05 	.word	0x0800af05
 800ae3c:	0800aec7 	.word	0x0800aec7
 800ae40:	0800af33 	.word	0x0800af33
    {
    case PACKET_TYPE_GFSK:
        n = 8;
 800ae44:	2308      	movs	r3, #8
 800ae46:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	685b      	ldr	r3, [r3, #4]
 800ae4c:	4a4f      	ldr	r2, [pc, #316]	@ (800af8c <SUBGRF_SetModulationParams+0x19c>)
 800ae4e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ae52:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 800ae54:	697b      	ldr	r3, [r7, #20]
 800ae56:	0c1b      	lsrs	r3, r3, #16
 800ae58:	b2db      	uxtb	r3, r3
 800ae5a:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 800ae5c:	697b      	ldr	r3, [r7, #20]
 800ae5e:	0a1b      	lsrs	r3, r3, #8
 800ae60:	b2db      	uxtb	r3, r3
 800ae62:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 800ae64:	697b      	ldr	r3, [r7, #20]
 800ae66:	b2db      	uxtb	r3, r3
 800ae68:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	7b1b      	ldrb	r3, [r3, #12]
 800ae6e:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	7b5b      	ldrb	r3, [r3, #13]
 800ae74:	733b      	strb	r3, [r7, #12]
        /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	689b      	ldr	r3, [r3, #8]
 800ae7a:	2200      	movs	r2, #0
 800ae7c:	461c      	mov	r4, r3
 800ae7e:	4615      	mov	r5, r2
 800ae80:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 800ae84:	ea4f 6844 	mov.w	r8, r4, lsl #25
 800ae88:	4a41      	ldr	r2, [pc, #260]	@ (800af90 <SUBGRF_SetModulationParams+0x1a0>)
 800ae8a:	f04f 0300 	mov.w	r3, #0
 800ae8e:	4640      	mov	r0, r8
 800ae90:	4649      	mov	r1, r9
 800ae92:	f7f5 fbd7 	bl	8000644 <__aeabi_uldivmod>
 800ae96:	4602      	mov	r2, r0
 800ae98:	460b      	mov	r3, r1
 800ae9a:	4613      	mov	r3, r2
 800ae9c:	617b      	str	r3, [r7, #20]
        /* ST_WORKAROUND_END */
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 800ae9e:	697b      	ldr	r3, [r7, #20]
 800aea0:	0c1b      	lsrs	r3, r3, #16
 800aea2:	b2db      	uxtb	r3, r3
 800aea4:	737b      	strb	r3, [r7, #13]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 800aea6:	697b      	ldr	r3, [r7, #20]
 800aea8:	0a1b      	lsrs	r3, r3, #8
 800aeaa:	b2db      	uxtb	r3, r3
 800aeac:	73bb      	strb	r3, [r7, #14]
        buf[7] = ( tempVal& 0xFF );
 800aeae:	697b      	ldr	r3, [r7, #20]
 800aeb0:	b2db      	uxtb	r3, r3
 800aeb2:	73fb      	strb	r3, [r7, #15]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 800aeb4:	7cfb      	ldrb	r3, [r7, #19]
 800aeb6:	b29a      	uxth	r2, r3
 800aeb8:	f107 0308 	add.w	r3, r7, #8
 800aebc:	4619      	mov	r1, r3
 800aebe:	208b      	movs	r0, #139	@ 0x8b
 800aec0:	f000 fa60 	bl	800b384 <SUBGRF_WriteCommand>
        break;
 800aec4:	e058      	b.n	800af78 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_BPSK:
        n = 4;
 800aec6:	2304      	movs	r3, #4
 800aec8:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	691b      	ldr	r3, [r3, #16]
 800aece:	4a2f      	ldr	r2, [pc, #188]	@ (800af8c <SUBGRF_SetModulationParams+0x19c>)
 800aed0:	fbb2 f3f3 	udiv	r3, r2, r3
 800aed4:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 800aed6:	697b      	ldr	r3, [r7, #20]
 800aed8:	0c1b      	lsrs	r3, r3, #16
 800aeda:	b2db      	uxtb	r3, r3
 800aedc:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 800aede:	697b      	ldr	r3, [r7, #20]
 800aee0:	0a1b      	lsrs	r3, r3, #8
 800aee2:	b2db      	uxtb	r3, r3
 800aee4:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 800aee6:	697b      	ldr	r3, [r7, #20]
 800aee8:	b2db      	uxtb	r3, r3
 800aeea:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	7d1b      	ldrb	r3, [r3, #20]
 800aef0:	72fb      	strb	r3, [r7, #11]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 800aef2:	7cfb      	ldrb	r3, [r7, #19]
 800aef4:	b29a      	uxth	r2, r3
 800aef6:	f107 0308 	add.w	r3, r7, #8
 800aefa:	4619      	mov	r1, r3
 800aefc:	208b      	movs	r0, #139	@ 0x8b
 800aefe:	f000 fa41 	bl	800b384 <SUBGRF_WriteCommand>
        break;
 800af02:	e039      	b.n	800af78 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_LORA:
        n = 4;
 800af04:	2304      	movs	r3, #4
 800af06:	74fb      	strb	r3, [r7, #19]
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	7e1b      	ldrb	r3, [r3, #24]
 800af0c:	723b      	strb	r3, [r7, #8]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	7e5b      	ldrb	r3, [r3, #25]
 800af12:	727b      	strb	r3, [r7, #9]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	7e9b      	ldrb	r3, [r3, #26]
 800af18:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	7edb      	ldrb	r3, [r3, #27]
 800af1e:	72fb      	strb	r3, [r7, #11]

        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 800af20:	7cfb      	ldrb	r3, [r7, #19]
 800af22:	b29a      	uxth	r2, r3
 800af24:	f107 0308 	add.w	r3, r7, #8
 800af28:	4619      	mov	r1, r3
 800af2a:	208b      	movs	r0, #139	@ 0x8b
 800af2c:	f000 fa2a 	bl	800b384 <SUBGRF_WriteCommand>

        break;
 800af30:	e022      	b.n	800af78 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_GMSK:
        n = 5;
 800af32:	2305      	movs	r3, #5
 800af34:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	685b      	ldr	r3, [r3, #4]
 800af3a:	4a14      	ldr	r2, [pc, #80]	@ (800af8c <SUBGRF_SetModulationParams+0x19c>)
 800af3c:	fbb2 f3f3 	udiv	r3, r2, r3
 800af40:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 800af42:	697b      	ldr	r3, [r7, #20]
 800af44:	0c1b      	lsrs	r3, r3, #16
 800af46:	b2db      	uxtb	r3, r3
 800af48:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 800af4a:	697b      	ldr	r3, [r7, #20]
 800af4c:	0a1b      	lsrs	r3, r3, #8
 800af4e:	b2db      	uxtb	r3, r3
 800af50:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 800af52:	697b      	ldr	r3, [r7, #20]
 800af54:	b2db      	uxtb	r3, r3
 800af56:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	7b1b      	ldrb	r3, [r3, #12]
 800af5c:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	7b5b      	ldrb	r3, [r3, #13]
 800af62:	733b      	strb	r3, [r7, #12]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 800af64:	7cfb      	ldrb	r3, [r7, #19]
 800af66:	b29a      	uxth	r2, r3
 800af68:	f107 0308 	add.w	r3, r7, #8
 800af6c:	4619      	mov	r1, r3
 800af6e:	208b      	movs	r0, #139	@ 0x8b
 800af70:	f000 fa08 	bl	800b384 <SUBGRF_WriteCommand>
        break;
 800af74:	e000      	b.n	800af78 <SUBGRF_SetModulationParams+0x188>
    default:
    case PACKET_TYPE_NONE:
      break;
 800af76:	bf00      	nop
    }
}
 800af78:	bf00      	nop
 800af7a:	3718      	adds	r7, #24
 800af7c:	46bd      	mov	sp, r7
 800af7e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800af82:	bf00      	nop
 800af84:	0800d1e4 	.word	0x0800d1e4
 800af88:	2000035d 	.word	0x2000035d
 800af8c:	3d090000 	.word	0x3d090000
 800af90:	01e84800 	.word	0x01e84800

0800af94 <SUBGRF_SetPacketParams>:

void SUBGRF_SetPacketParams( PacketParams_t *packetParams )
{
 800af94:	b580      	push	{r7, lr}
 800af96:	b086      	sub	sp, #24
 800af98:	af00      	add	r7, sp, #0
 800af9a:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint8_t crcVal = 0;
 800af9c:	2300      	movs	r3, #0
 800af9e:	75bb      	strb	r3, [r7, #22]
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 800afa0:	4a48      	ldr	r2, [pc, #288]	@ (800b0c4 <SUBGRF_SetPacketParams+0x130>)
 800afa2:	f107 030c 	add.w	r3, r7, #12
 800afa6:	ca07      	ldmia	r2, {r0, r1, r2}
 800afa8:	c303      	stmia	r3!, {r0, r1}
 800afaa:	701a      	strb	r2, [r3, #0]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != packetParams->PacketType )
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	781a      	ldrb	r2, [r3, #0]
 800afb0:	4b45      	ldr	r3, [pc, #276]	@ (800b0c8 <SUBGRF_SetPacketParams+0x134>)
 800afb2:	781b      	ldrb	r3, [r3, #0]
 800afb4:	429a      	cmp	r2, r3
 800afb6:	d004      	beq.n	800afc2 <SUBGRF_SetPacketParams+0x2e>
    {
        SUBGRF_SetPacketType( packetParams->PacketType );
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	781b      	ldrb	r3, [r3, #0]
 800afbc:	4618      	mov	r0, r3
 800afbe:	f7ff fe23 	bl	800ac08 <SUBGRF_SetPacketType>
    }

    switch( packetParams->PacketType )
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	781b      	ldrb	r3, [r3, #0]
 800afc6:	2b03      	cmp	r3, #3
 800afc8:	d878      	bhi.n	800b0bc <SUBGRF_SetPacketParams+0x128>
 800afca:	a201      	add	r2, pc, #4	@ (adr r2, 800afd0 <SUBGRF_SetPacketParams+0x3c>)
 800afcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800afd0:	0800afe1 	.word	0x0800afe1
 800afd4:	0800b071 	.word	0x0800b071
 800afd8:	0800b065 	.word	0x0800b065
 800afdc:	0800afe1 	.word	0x0800afe1
    {
    case PACKET_TYPE_GMSK:
    case PACKET_TYPE_GFSK:
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	7a5b      	ldrb	r3, [r3, #9]
 800afe4:	2bf1      	cmp	r3, #241	@ 0xf1
 800afe6:	d10a      	bne.n	800affe <SUBGRF_SetPacketParams+0x6a>
        {
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 800afe8:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 800afec:	f7ff faae 	bl	800a54c <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 800aff0:	f248 0005 	movw	r0, #32773	@ 0x8005
 800aff4:	f7ff faca 	bl	800a58c <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 800aff8:	2302      	movs	r3, #2
 800affa:	75bb      	strb	r3, [r7, #22]
 800affc:	e011      	b.n	800b022 <SUBGRF_SetPacketParams+0x8e>
        }
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	7a5b      	ldrb	r3, [r3, #9]
 800b002:	2bf2      	cmp	r3, #242	@ 0xf2
 800b004:	d10a      	bne.n	800b01c <SUBGRF_SetPacketParams+0x88>
        {
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 800b006:	f641 500f 	movw	r0, #7439	@ 0x1d0f
 800b00a:	f7ff fa9f 	bl	800a54c <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 800b00e:	f241 0021 	movw	r0, #4129	@ 0x1021
 800b012:	f7ff fabb 	bl	800a58c <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 800b016:	2306      	movs	r3, #6
 800b018:	75bb      	strb	r3, [r7, #22]
 800b01a:	e002      	b.n	800b022 <SUBGRF_SetPacketParams+0x8e>
        }
        else
        {
            crcVal = packetParams->Params.Gfsk.CrcLength;
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	7a5b      	ldrb	r3, [r3, #9]
 800b020:	75bb      	strb	r3, [r7, #22]
        }
        n = 9;
 800b022:	2309      	movs	r3, #9
 800b024:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	885b      	ldrh	r3, [r3, #2]
 800b02a:	0a1b      	lsrs	r3, r3, #8
 800b02c:	b29b      	uxth	r3, r3
 800b02e:	b2db      	uxtb	r3, r3
 800b030:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	885b      	ldrh	r3, [r3, #2]
 800b036:	b2db      	uxtb	r3, r3
 800b038:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	791b      	ldrb	r3, [r3, #4]
 800b03e:	73bb      	strb	r3, [r7, #14]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	795b      	ldrb	r3, [r3, #5]
 800b044:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	799b      	ldrb	r3, [r3, #6]
 800b04a:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	79db      	ldrb	r3, [r3, #7]
 800b050:	747b      	strb	r3, [r7, #17]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	7a1b      	ldrb	r3, [r3, #8]
 800b056:	74bb      	strb	r3, [r7, #18]
        buf[7] = crcVal;
 800b058:	7dbb      	ldrb	r3, [r7, #22]
 800b05a:	74fb      	strb	r3, [r7, #19]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	7a9b      	ldrb	r3, [r3, #10]
 800b060:	753b      	strb	r3, [r7, #20]
        break;
 800b062:	e022      	b.n	800b0aa <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_BPSK:
        n = 1;
 800b064:	2301      	movs	r3, #1
 800b066:	75fb      	strb	r3, [r7, #23]
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	7b1b      	ldrb	r3, [r3, #12]
 800b06c:	733b      	strb	r3, [r7, #12]
        break;
 800b06e:	e01c      	b.n	800b0aa <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_LORA:
        n = 6;
 800b070:	2306      	movs	r3, #6
 800b072:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	89db      	ldrh	r3, [r3, #14]
 800b078:	0a1b      	lsrs	r3, r3, #8
 800b07a:	b29b      	uxth	r3, r3
 800b07c:	b2db      	uxtb	r3, r3
 800b07e:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	89db      	ldrh	r3, [r3, #14]
 800b084:	b2db      	uxtb	r3, r3
 800b086:	737b      	strb	r3, [r7, #13]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	7c1a      	ldrb	r2, [r3, #16]
 800b08c:	4b0f      	ldr	r3, [pc, #60]	@ (800b0cc <SUBGRF_SetPacketParams+0x138>)
 800b08e:	4611      	mov	r1, r2
 800b090:	7019      	strb	r1, [r3, #0]
 800b092:	4613      	mov	r3, r2
 800b094:	73bb      	strb	r3, [r7, #14]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	7c5b      	ldrb	r3, [r3, #17]
 800b09a:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	7c9b      	ldrb	r3, [r3, #18]
 800b0a0:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	7cdb      	ldrb	r3, [r3, #19]
 800b0a6:	747b      	strb	r3, [r7, #17]
        break;
 800b0a8:	bf00      	nop
    default:
    case PACKET_TYPE_NONE:
        return;
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 800b0aa:	7dfb      	ldrb	r3, [r7, #23]
 800b0ac:	b29a      	uxth	r2, r3
 800b0ae:	f107 030c 	add.w	r3, r7, #12
 800b0b2:	4619      	mov	r1, r3
 800b0b4:	208c      	movs	r0, #140	@ 0x8c
 800b0b6:	f000 f965 	bl	800b384 <SUBGRF_WriteCommand>
 800b0ba:	e000      	b.n	800b0be <SUBGRF_SetPacketParams+0x12a>
        return;
 800b0bc:	bf00      	nop
}
 800b0be:	3718      	adds	r7, #24
 800b0c0:	46bd      	mov	sp, r7
 800b0c2:	bd80      	pop	{r7, pc}
 800b0c4:	0800d1ec 	.word	0x0800d1ec
 800b0c8:	2000035d 	.word	0x2000035d
 800b0cc:	2000035e 	.word	0x2000035e

0800b0d0 <SUBGRF_SetBufferBaseAddress>:
    SUBGRF_WriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
    OperatingMode = MODE_CAD;
}

void SUBGRF_SetBufferBaseAddress( uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 800b0d0:	b580      	push	{r7, lr}
 800b0d2:	b084      	sub	sp, #16
 800b0d4:	af00      	add	r7, sp, #0
 800b0d6:	4603      	mov	r3, r0
 800b0d8:	460a      	mov	r2, r1
 800b0da:	71fb      	strb	r3, [r7, #7]
 800b0dc:	4613      	mov	r3, r2
 800b0de:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = txBaseAddress;
 800b0e0:	79fb      	ldrb	r3, [r7, #7]
 800b0e2:	733b      	strb	r3, [r7, #12]
    buf[1] = rxBaseAddress;
 800b0e4:	79bb      	ldrb	r3, [r7, #6]
 800b0e6:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 800b0e8:	f107 030c 	add.w	r3, r7, #12
 800b0ec:	2202      	movs	r2, #2
 800b0ee:	4619      	mov	r1, r3
 800b0f0:	208f      	movs	r0, #143	@ 0x8f
 800b0f2:	f000 f947 	bl	800b384 <SUBGRF_WriteCommand>
}
 800b0f6:	bf00      	nop
 800b0f8:	3710      	adds	r7, #16
 800b0fa:	46bd      	mov	sp, r7
 800b0fc:	bd80      	pop	{r7, pc}

0800b0fe <SUBGRF_GetRssiInst>:
    status.Fields.ChipMode = ( stat & ( 0x07 << 4 ) ) >> 4;
    return status;
}

int8_t SUBGRF_GetRssiInst( void )
{
 800b0fe:	b580      	push	{r7, lr}
 800b100:	b082      	sub	sp, #8
 800b102:	af00      	add	r7, sp, #0
    uint8_t buf[1];
    int8_t rssi = 0;
 800b104:	2300      	movs	r3, #0
 800b106:	71fb      	strb	r3, [r7, #7]

    SUBGRF_ReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 800b108:	1d3b      	adds	r3, r7, #4
 800b10a:	2201      	movs	r2, #1
 800b10c:	4619      	mov	r1, r3
 800b10e:	2015      	movs	r0, #21
 800b110:	f000 f95a 	bl	800b3c8 <SUBGRF_ReadCommand>
    rssi = -buf[0] >> 1;
 800b114:	793b      	ldrb	r3, [r7, #4]
 800b116:	425b      	negs	r3, r3
 800b118:	105b      	asrs	r3, r3, #1
 800b11a:	71fb      	strb	r3, [r7, #7]
    return rssi;
 800b11c:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 800b120:	4618      	mov	r0, r3
 800b122:	3708      	adds	r7, #8
 800b124:	46bd      	mov	sp, r7
 800b126:	bd80      	pop	{r7, pc}

0800b128 <SUBGRF_GetRxBufferStatus>:

void SUBGRF_GetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
{
 800b128:	b580      	push	{r7, lr}
 800b12a:	b084      	sub	sp, #16
 800b12c:	af00      	add	r7, sp, #0
 800b12e:	6078      	str	r0, [r7, #4]
 800b130:	6039      	str	r1, [r7, #0]
    uint8_t status[2];

    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 800b132:	f107 030c 	add.w	r3, r7, #12
 800b136:	2202      	movs	r2, #2
 800b138:	4619      	mov	r1, r3
 800b13a:	2013      	movs	r0, #19
 800b13c:	f000 f944 	bl	800b3c8 <SUBGRF_ReadCommand>

    // In case of LORA fixed header, the payloadLength is obtained by reading
    // the register REG_LR_PAYLOADLENGTH
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 800b140:	f7ff fd7e 	bl	800ac40 <SUBGRF_GetPacketType>
 800b144:	4603      	mov	r3, r0
 800b146:	2b01      	cmp	r3, #1
 800b148:	d10d      	bne.n	800b166 <SUBGRF_GetRxBufferStatus+0x3e>
 800b14a:	4b0c      	ldr	r3, [pc, #48]	@ (800b17c <SUBGRF_GetRxBufferStatus+0x54>)
 800b14c:	781b      	ldrb	r3, [r3, #0]
 800b14e:	b2db      	uxtb	r3, r3
 800b150:	2b01      	cmp	r3, #1
 800b152:	d108      	bne.n	800b166 <SUBGRF_GetRxBufferStatus+0x3e>
    {
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 800b154:	f240 7002 	movw	r0, #1794	@ 0x702
 800b158:	f000 f878 	bl	800b24c <SUBGRF_ReadRegister>
 800b15c:	4603      	mov	r3, r0
 800b15e:	461a      	mov	r2, r3
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	701a      	strb	r2, [r3, #0]
 800b164:	e002      	b.n	800b16c <SUBGRF_GetRxBufferStatus+0x44>
    }
    else
    {
        *payloadLength = status[0];
 800b166:	7b3a      	ldrb	r2, [r7, #12]
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	701a      	strb	r2, [r3, #0]
    }
    *rxStartBufferPointer = status[1];
 800b16c:	7b7a      	ldrb	r2, [r7, #13]
 800b16e:	683b      	ldr	r3, [r7, #0]
 800b170:	701a      	strb	r2, [r3, #0]
}
 800b172:	bf00      	nop
 800b174:	3710      	adds	r7, #16
 800b176:	46bd      	mov	sp, r7
 800b178:	bd80      	pop	{r7, pc}
 800b17a:	bf00      	nop
 800b17c:	2000035e 	.word	0x2000035e

0800b180 <SUBGRF_GetPacketStatus>:

void SUBGRF_GetPacketStatus( PacketStatus_t *pktStatus )
{
 800b180:	b580      	push	{r7, lr}
 800b182:	b084      	sub	sp, #16
 800b184:	af00      	add	r7, sp, #0
 800b186:	6078      	str	r0, [r7, #4]
    uint8_t status[3];

    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 800b188:	f107 030c 	add.w	r3, r7, #12
 800b18c:	2203      	movs	r2, #3
 800b18e:	4619      	mov	r1, r3
 800b190:	2014      	movs	r0, #20
 800b192:	f000 f919 	bl	800b3c8 <SUBGRF_ReadCommand>

    pktStatus->packetType = SUBGRF_GetPacketType( );
 800b196:	f7ff fd53 	bl	800ac40 <SUBGRF_GetPacketType>
 800b19a:	4603      	mov	r3, r0
 800b19c:	461a      	mov	r2, r3
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	701a      	strb	r2, [r3, #0]
    switch( pktStatus->packetType )
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	781b      	ldrb	r3, [r3, #0]
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	d002      	beq.n	800b1b0 <SUBGRF_GetPacketStatus+0x30>
 800b1aa:	2b01      	cmp	r3, #1
 800b1ac:	d013      	beq.n	800b1d6 <SUBGRF_GetPacketStatus+0x56>
 800b1ae:	e02a      	b.n	800b206 <SUBGRF_GetPacketStatus+0x86>
    {
        case PACKET_TYPE_GFSK:
            pktStatus->Params.Gfsk.RxStatus = status[0];
 800b1b0:	7b3a      	ldrb	r2, [r7, #12]
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	711a      	strb	r2, [r3, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 800b1b6:	7b7b      	ldrb	r3, [r7, #13]
 800b1b8:	425b      	negs	r3, r3
 800b1ba:	105b      	asrs	r3, r3, #1
 800b1bc:	b25a      	sxtb	r2, r3
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	719a      	strb	r2, [r3, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 800b1c2:	7bbb      	ldrb	r3, [r7, #14]
 800b1c4:	425b      	negs	r3, r3
 800b1c6:	105b      	asrs	r3, r3, #1
 800b1c8:	b25a      	sxtb	r2, r3
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	715a      	strb	r2, [r3, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	2200      	movs	r2, #0
 800b1d2:	609a      	str	r2, [r3, #8]
            break;
 800b1d4:	e020      	b.n	800b218 <SUBGRF_GetPacketStatus+0x98>

        case PACKET_TYPE_LORA:
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 800b1d6:	7b3b      	ldrb	r3, [r7, #12]
 800b1d8:	425b      	negs	r3, r3
 800b1da:	105b      	asrs	r3, r3, #1
 800b1dc:	b25a      	sxtb	r2, r3
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	731a      	strb	r2, [r3, #12]
            // Returns SNR value [dB] rounded to the nearest integer value
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 800b1e2:	7b7b      	ldrb	r3, [r7, #13]
 800b1e4:	b25b      	sxtb	r3, r3
 800b1e6:	3302      	adds	r3, #2
 800b1e8:	109b      	asrs	r3, r3, #2
 800b1ea:	b25a      	sxtb	r2, r3
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	735a      	strb	r2, [r3, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 800b1f0:	7bbb      	ldrb	r3, [r7, #14]
 800b1f2:	425b      	negs	r3, r3
 800b1f4:	105b      	asrs	r3, r3, #1
 800b1f6:	b25a      	sxtb	r2, r3
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	739a      	strb	r2, [r3, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 800b1fc:	4b08      	ldr	r3, [pc, #32]	@ (800b220 <SUBGRF_GetPacketStatus+0xa0>)
 800b1fe:	681a      	ldr	r2, [r3, #0]
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	611a      	str	r2, [r3, #16]
            break;
 800b204:	e008      	b.n	800b218 <SUBGRF_GetPacketStatus+0x98>

        default:
        case PACKET_TYPE_NONE:
            // In that specific case, we set everything in the pktStatus to zeros
            // and reset the packet type accordingly
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 800b206:	2214      	movs	r2, #20
 800b208:	2100      	movs	r1, #0
 800b20a:	6878      	ldr	r0, [r7, #4]
 800b20c:	f000 fe09 	bl	800be22 <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	220f      	movs	r2, #15
 800b214:	701a      	strb	r2, [r3, #0]
            break;
 800b216:	bf00      	nop
    }
}
 800b218:	bf00      	nop
 800b21a:	3710      	adds	r7, #16
 800b21c:	46bd      	mov	sp, r7
 800b21e:	bd80      	pop	{r7, pc}
 800b220:	20000360 	.word	0x20000360

0800b224 <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 800b224:	b580      	push	{r7, lr}
 800b226:	b082      	sub	sp, #8
 800b228:	af00      	add	r7, sp, #0
 800b22a:	4603      	mov	r3, r0
 800b22c:	460a      	mov	r2, r1
 800b22e:	80fb      	strh	r3, [r7, #6]
 800b230:	4613      	mov	r3, r2
 800b232:	717b      	strb	r3, [r7, #5]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 800b234:	1d7a      	adds	r2, r7, #5
 800b236:	88f9      	ldrh	r1, [r7, #6]
 800b238:	2301      	movs	r3, #1
 800b23a:	4803      	ldr	r0, [pc, #12]	@ (800b248 <SUBGRF_WriteRegister+0x24>)
 800b23c:	f7fa fc06 	bl	8005a4c <HAL_SUBGHZ_WriteRegisters>
}
 800b240:	bf00      	nop
 800b242:	3708      	adds	r7, #8
 800b244:	46bd      	mov	sp, r7
 800b246:	bd80      	pop	{r7, pc}
 800b248:	200000bc 	.word	0x200000bc

0800b24c <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 800b24c:	b580      	push	{r7, lr}
 800b24e:	b084      	sub	sp, #16
 800b250:	af00      	add	r7, sp, #0
 800b252:	4603      	mov	r3, r0
 800b254:	80fb      	strh	r3, [r7, #6]
    uint8_t data;
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 800b256:	f107 020f 	add.w	r2, r7, #15
 800b25a:	88f9      	ldrh	r1, [r7, #6]
 800b25c:	2301      	movs	r3, #1
 800b25e:	4804      	ldr	r0, [pc, #16]	@ (800b270 <SUBGRF_ReadRegister+0x24>)
 800b260:	f7fa fc53 	bl	8005b0a <HAL_SUBGHZ_ReadRegisters>
    return data;
 800b264:	7bfb      	ldrb	r3, [r7, #15]
}
 800b266:	4618      	mov	r0, r3
 800b268:	3710      	adds	r7, #16
 800b26a:	46bd      	mov	sp, r7
 800b26c:	bd80      	pop	{r7, pc}
 800b26e:	bf00      	nop
 800b270:	200000bc 	.word	0x200000bc

0800b274 <SUBGRF_WriteRegisters>:

void SUBGRF_WriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 800b274:	b580      	push	{r7, lr}
 800b276:	b086      	sub	sp, #24
 800b278:	af00      	add	r7, sp, #0
 800b27a:	4603      	mov	r3, r0
 800b27c:	6039      	str	r1, [r7, #0]
 800b27e:	80fb      	strh	r3, [r7, #6]
 800b280:	4613      	mov	r3, r2
 800b282:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b284:	f3ef 8310 	mrs	r3, PRIMASK
 800b288:	60fb      	str	r3, [r7, #12]
  return(result);
 800b28a:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 800b28c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800b28e:	b672      	cpsid	i
}
 800b290:	bf00      	nop
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 800b292:	88bb      	ldrh	r3, [r7, #4]
 800b294:	88f9      	ldrh	r1, [r7, #6]
 800b296:	683a      	ldr	r2, [r7, #0]
 800b298:	4806      	ldr	r0, [pc, #24]	@ (800b2b4 <SUBGRF_WriteRegisters+0x40>)
 800b29a:	f7fa fbd7 	bl	8005a4c <HAL_SUBGHZ_WriteRegisters>
 800b29e:	697b      	ldr	r3, [r7, #20]
 800b2a0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b2a2:	693b      	ldr	r3, [r7, #16]
 800b2a4:	f383 8810 	msr	PRIMASK, r3
}
 800b2a8:	bf00      	nop
    CRITICAL_SECTION_END();
}
 800b2aa:	bf00      	nop
 800b2ac:	3718      	adds	r7, #24
 800b2ae:	46bd      	mov	sp, r7
 800b2b0:	bd80      	pop	{r7, pc}
 800b2b2:	bf00      	nop
 800b2b4:	200000bc 	.word	0x200000bc

0800b2b8 <SUBGRF_ReadRegisters>:

void SUBGRF_ReadRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 800b2b8:	b580      	push	{r7, lr}
 800b2ba:	b086      	sub	sp, #24
 800b2bc:	af00      	add	r7, sp, #0
 800b2be:	4603      	mov	r3, r0
 800b2c0:	6039      	str	r1, [r7, #0]
 800b2c2:	80fb      	strh	r3, [r7, #6]
 800b2c4:	4613      	mov	r3, r2
 800b2c6:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b2c8:	f3ef 8310 	mrs	r3, PRIMASK
 800b2cc:	60fb      	str	r3, [r7, #12]
  return(result);
 800b2ce:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 800b2d0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800b2d2:	b672      	cpsid	i
}
 800b2d4:	bf00      	nop
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 800b2d6:	88bb      	ldrh	r3, [r7, #4]
 800b2d8:	88f9      	ldrh	r1, [r7, #6]
 800b2da:	683a      	ldr	r2, [r7, #0]
 800b2dc:	4806      	ldr	r0, [pc, #24]	@ (800b2f8 <SUBGRF_ReadRegisters+0x40>)
 800b2de:	f7fa fc14 	bl	8005b0a <HAL_SUBGHZ_ReadRegisters>
 800b2e2:	697b      	ldr	r3, [r7, #20]
 800b2e4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b2e6:	693b      	ldr	r3, [r7, #16]
 800b2e8:	f383 8810 	msr	PRIMASK, r3
}
 800b2ec:	bf00      	nop
    CRITICAL_SECTION_END();
}
 800b2ee:	bf00      	nop
 800b2f0:	3718      	adds	r7, #24
 800b2f2:	46bd      	mov	sp, r7
 800b2f4:	bd80      	pop	{r7, pc}
 800b2f6:	bf00      	nop
 800b2f8:	200000bc 	.word	0x200000bc

0800b2fc <SUBGRF_WriteBuffer>:

void SUBGRF_WriteBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 800b2fc:	b580      	push	{r7, lr}
 800b2fe:	b086      	sub	sp, #24
 800b300:	af00      	add	r7, sp, #0
 800b302:	4603      	mov	r3, r0
 800b304:	6039      	str	r1, [r7, #0]
 800b306:	71fb      	strb	r3, [r7, #7]
 800b308:	4613      	mov	r3, r2
 800b30a:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b30c:	f3ef 8310 	mrs	r3, PRIMASK
 800b310:	60fb      	str	r3, [r7, #12]
  return(result);
 800b312:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 800b314:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800b316:	b672      	cpsid	i
}
 800b318:	bf00      	nop
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 800b31a:	79bb      	ldrb	r3, [r7, #6]
 800b31c:	b29b      	uxth	r3, r3
 800b31e:	79f9      	ldrb	r1, [r7, #7]
 800b320:	683a      	ldr	r2, [r7, #0]
 800b322:	4806      	ldr	r0, [pc, #24]	@ (800b33c <SUBGRF_WriteBuffer+0x40>)
 800b324:	f7fa fd05 	bl	8005d32 <HAL_SUBGHZ_WriteBuffer>
 800b328:	697b      	ldr	r3, [r7, #20]
 800b32a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b32c:	693b      	ldr	r3, [r7, #16]
 800b32e:	f383 8810 	msr	PRIMASK, r3
}
 800b332:	bf00      	nop
    CRITICAL_SECTION_END();
}
 800b334:	bf00      	nop
 800b336:	3718      	adds	r7, #24
 800b338:	46bd      	mov	sp, r7
 800b33a:	bd80      	pop	{r7, pc}
 800b33c:	200000bc 	.word	0x200000bc

0800b340 <SUBGRF_ReadBuffer>:

void SUBGRF_ReadBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 800b340:	b580      	push	{r7, lr}
 800b342:	b086      	sub	sp, #24
 800b344:	af00      	add	r7, sp, #0
 800b346:	4603      	mov	r3, r0
 800b348:	6039      	str	r1, [r7, #0]
 800b34a:	71fb      	strb	r3, [r7, #7]
 800b34c:	4613      	mov	r3, r2
 800b34e:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b350:	f3ef 8310 	mrs	r3, PRIMASK
 800b354:	60fb      	str	r3, [r7, #12]
  return(result);
 800b356:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 800b358:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800b35a:	b672      	cpsid	i
}
 800b35c:	bf00      	nop
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 800b35e:	79bb      	ldrb	r3, [r7, #6]
 800b360:	b29b      	uxth	r3, r3
 800b362:	79f9      	ldrb	r1, [r7, #7]
 800b364:	683a      	ldr	r2, [r7, #0]
 800b366:	4806      	ldr	r0, [pc, #24]	@ (800b380 <SUBGRF_ReadBuffer+0x40>)
 800b368:	f7fa fd36 	bl	8005dd8 <HAL_SUBGHZ_ReadBuffer>
 800b36c:	697b      	ldr	r3, [r7, #20]
 800b36e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b370:	693b      	ldr	r3, [r7, #16]
 800b372:	f383 8810 	msr	PRIMASK, r3
}
 800b376:	bf00      	nop
    CRITICAL_SECTION_END();
}
 800b378:	bf00      	nop
 800b37a:	3718      	adds	r7, #24
 800b37c:	46bd      	mov	sp, r7
 800b37e:	bd80      	pop	{r7, pc}
 800b380:	200000bc 	.word	0x200000bc

0800b384 <SUBGRF_WriteCommand>:

void SUBGRF_WriteCommand( SUBGHZ_RadioSetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 800b384:	b580      	push	{r7, lr}
 800b386:	b086      	sub	sp, #24
 800b388:	af00      	add	r7, sp, #0
 800b38a:	4603      	mov	r3, r0
 800b38c:	6039      	str	r1, [r7, #0]
 800b38e:	71fb      	strb	r3, [r7, #7]
 800b390:	4613      	mov	r3, r2
 800b392:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b394:	f3ef 8310 	mrs	r3, PRIMASK
 800b398:	60fb      	str	r3, [r7, #12]
  return(result);
 800b39a:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 800b39c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800b39e:	b672      	cpsid	i
}
 800b3a0:	bf00      	nop
    HAL_SUBGHZ_ExecSetCmd( &hsubghz, Command, pBuffer, Size );
 800b3a2:	88bb      	ldrh	r3, [r7, #4]
 800b3a4:	79f9      	ldrb	r1, [r7, #7]
 800b3a6:	683a      	ldr	r2, [r7, #0]
 800b3a8:	4806      	ldr	r0, [pc, #24]	@ (800b3c4 <SUBGRF_WriteCommand+0x40>)
 800b3aa:	f7fa fc0f 	bl	8005bcc <HAL_SUBGHZ_ExecSetCmd>
 800b3ae:	697b      	ldr	r3, [r7, #20]
 800b3b0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b3b2:	693b      	ldr	r3, [r7, #16]
 800b3b4:	f383 8810 	msr	PRIMASK, r3
}
 800b3b8:	bf00      	nop
    CRITICAL_SECTION_END();
}
 800b3ba:	bf00      	nop
 800b3bc:	3718      	adds	r7, #24
 800b3be:	46bd      	mov	sp, r7
 800b3c0:	bd80      	pop	{r7, pc}
 800b3c2:	bf00      	nop
 800b3c4:	200000bc 	.word	0x200000bc

0800b3c8 <SUBGRF_ReadCommand>:

void SUBGRF_ReadCommand( SUBGHZ_RadioGetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 800b3c8:	b580      	push	{r7, lr}
 800b3ca:	b086      	sub	sp, #24
 800b3cc:	af00      	add	r7, sp, #0
 800b3ce:	4603      	mov	r3, r0
 800b3d0:	6039      	str	r1, [r7, #0]
 800b3d2:	71fb      	strb	r3, [r7, #7]
 800b3d4:	4613      	mov	r3, r2
 800b3d6:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b3d8:	f3ef 8310 	mrs	r3, PRIMASK
 800b3dc:	60fb      	str	r3, [r7, #12]
  return(result);
 800b3de:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 800b3e0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800b3e2:	b672      	cpsid	i
}
 800b3e4:	bf00      	nop
    HAL_SUBGHZ_ExecGetCmd( &hsubghz, Command, pBuffer, Size );
 800b3e6:	88bb      	ldrh	r3, [r7, #4]
 800b3e8:	79f9      	ldrb	r1, [r7, #7]
 800b3ea:	683a      	ldr	r2, [r7, #0]
 800b3ec:	4806      	ldr	r0, [pc, #24]	@ (800b408 <SUBGRF_ReadCommand+0x40>)
 800b3ee:	f7fa fc4c 	bl	8005c8a <HAL_SUBGHZ_ExecGetCmd>
 800b3f2:	697b      	ldr	r3, [r7, #20]
 800b3f4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b3f6:	693b      	ldr	r3, [r7, #16]
 800b3f8:	f383 8810 	msr	PRIMASK, r3
}
 800b3fc:	bf00      	nop
    CRITICAL_SECTION_END();
}
 800b3fe:	bf00      	nop
 800b400:	3718      	adds	r7, #24
 800b402:	46bd      	mov	sp, r7
 800b404:	bd80      	pop	{r7, pc}
 800b406:	bf00      	nop
 800b408:	200000bc 	.word	0x200000bc

0800b40c <SUBGRF_SetSwitch>:

void SUBGRF_SetSwitch( uint8_t paSelect, RFState_t rxtx )
{
 800b40c:	b580      	push	{r7, lr}
 800b40e:	b084      	sub	sp, #16
 800b410:	af00      	add	r7, sp, #0
 800b412:	4603      	mov	r3, r0
 800b414:	460a      	mov	r2, r1
 800b416:	71fb      	strb	r3, [r7, #7]
 800b418:	4613      	mov	r3, r2
 800b41a:	71bb      	strb	r3, [r7, #6]
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 800b41c:	2301      	movs	r3, #1
 800b41e:	73fb      	strb	r3, [r7, #15]

    if (rxtx == RFSWITCH_TX)
 800b420:	79bb      	ldrb	r3, [r7, #6]
 800b422:	2b01      	cmp	r3, #1
 800b424:	d10d      	bne.n	800b442 <SUBGRF_SetSwitch+0x36>
    {
        if (paSelect == RFO_LP)
 800b426:	79fb      	ldrb	r3, [r7, #7]
 800b428:	2b01      	cmp	r3, #1
 800b42a:	d104      	bne.n	800b436 <SUBGRF_SetSwitch+0x2a>
        {
            state = RBI_SWITCH_RFO_LP;
 800b42c:	2302      	movs	r3, #2
 800b42e:	73fb      	strb	r3, [r7, #15]
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 800b430:	2004      	movs	r0, #4
 800b432:	f000 f8df 	bl	800b5f4 <Radio_SMPS_Set>
        }
        if (paSelect == RFO_HP)
 800b436:	79fb      	ldrb	r3, [r7, #7]
 800b438:	2b02      	cmp	r3, #2
 800b43a:	d107      	bne.n	800b44c <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RFO_HP;
 800b43c:	2303      	movs	r3, #3
 800b43e:	73fb      	strb	r3, [r7, #15]
 800b440:	e004      	b.n	800b44c <SUBGRF_SetSwitch+0x40>
        }
    }
    else
    {
        if (rxtx == RFSWITCH_RX)
 800b442:	79bb      	ldrb	r3, [r7, #6]
 800b444:	2b00      	cmp	r3, #0
 800b446:	d101      	bne.n	800b44c <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RX;
 800b448:	2301      	movs	r3, #1
 800b44a:	73fb      	strb	r3, [r7, #15]
        }
    }
    RBI_ConfigRFSwitch(state);
 800b44c:	7bfb      	ldrb	r3, [r7, #15]
 800b44e:	4618      	mov	r0, r3
 800b450:	f000 fbf1 	bl	800bc36 <RBI_ConfigRFSwitch>
}
 800b454:	bf00      	nop
 800b456:	3710      	adds	r7, #16
 800b458:	46bd      	mov	sp, r7
 800b45a:	bd80      	pop	{r7, pc}

0800b45c <SUBGRF_SetRfTxPower>:

uint8_t SUBGRF_SetRfTxPower( int8_t power )
{
 800b45c:	b580      	push	{r7, lr}
 800b45e:	b084      	sub	sp, #16
 800b460:	af00      	add	r7, sp, #0
 800b462:	4603      	mov	r3, r0
 800b464:	71fb      	strb	r3, [r7, #7]
    uint8_t paSelect= RFO_LP;
 800b466:	2301      	movs	r3, #1
 800b468:	73fb      	strb	r3, [r7, #15]

    int32_t TxConfig = RBI_GetTxConfig();
 800b46a:	f000 fbf2 	bl	800bc52 <RBI_GetTxConfig>
 800b46e:	60b8      	str	r0, [r7, #8]

    switch (TxConfig)
 800b470:	68bb      	ldr	r3, [r7, #8]
 800b472:	2b02      	cmp	r3, #2
 800b474:	d016      	beq.n	800b4a4 <SUBGRF_SetRfTxPower+0x48>
 800b476:	68bb      	ldr	r3, [r7, #8]
 800b478:	2b02      	cmp	r3, #2
 800b47a:	dc16      	bgt.n	800b4aa <SUBGRF_SetRfTxPower+0x4e>
 800b47c:	68bb      	ldr	r3, [r7, #8]
 800b47e:	2b00      	cmp	r3, #0
 800b480:	d003      	beq.n	800b48a <SUBGRF_SetRfTxPower+0x2e>
 800b482:	68bb      	ldr	r3, [r7, #8]
 800b484:	2b01      	cmp	r3, #1
 800b486:	d00a      	beq.n	800b49e <SUBGRF_SetRfTxPower+0x42>
        {
            paSelect = RFO_HP;
            break;
        }
        default:
            break;
 800b488:	e00f      	b.n	800b4aa <SUBGRF_SetRfTxPower+0x4e>
            if (power > 15)
 800b48a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b48e:	2b0f      	cmp	r3, #15
 800b490:	dd02      	ble.n	800b498 <SUBGRF_SetRfTxPower+0x3c>
                paSelect = RFO_HP;
 800b492:	2302      	movs	r3, #2
 800b494:	73fb      	strb	r3, [r7, #15]
            break;
 800b496:	e009      	b.n	800b4ac <SUBGRF_SetRfTxPower+0x50>
                paSelect = RFO_LP;
 800b498:	2301      	movs	r3, #1
 800b49a:	73fb      	strb	r3, [r7, #15]
            break;
 800b49c:	e006      	b.n	800b4ac <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_LP;
 800b49e:	2301      	movs	r3, #1
 800b4a0:	73fb      	strb	r3, [r7, #15]
            break;
 800b4a2:	e003      	b.n	800b4ac <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_HP;
 800b4a4:	2302      	movs	r3, #2
 800b4a6:	73fb      	strb	r3, [r7, #15]
            break;
 800b4a8:	e000      	b.n	800b4ac <SUBGRF_SetRfTxPower+0x50>
            break;
 800b4aa:	bf00      	nop
    }

    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 800b4ac:	f997 1007 	ldrsb.w	r1, [r7, #7]
 800b4b0:	7bfb      	ldrb	r3, [r7, #15]
 800b4b2:	2202      	movs	r2, #2
 800b4b4:	4618      	mov	r0, r3
 800b4b6:	f7ff fbcd 	bl	800ac54 <SUBGRF_SetTxParams>

    return paSelect;
 800b4ba:	7bfb      	ldrb	r3, [r7, #15]
}
 800b4bc:	4618      	mov	r0, r3
 800b4be:	3710      	adds	r7, #16
 800b4c0:	46bd      	mov	sp, r7
 800b4c2:	bd80      	pop	{r7, pc}

0800b4c4 <SUBGRF_GetRadioWakeUpTime>:

uint32_t SUBGRF_GetRadioWakeUpTime( void )
{
 800b4c4:	b480      	push	{r7}
 800b4c6:	af00      	add	r7, sp, #0
    return RF_WAKEUP_TIME;
 800b4c8:	230a      	movs	r3, #10
}
 800b4ca:	4618      	mov	r0, r3
 800b4cc:	46bd      	mov	sp, r7
 800b4ce:	bc80      	pop	{r7}
 800b4d0:	4770      	bx	lr
	...

0800b4d4 <HAL_SUBGHZ_TxCpltCallback>:

/* HAL_SUBGHz Callbacks definitions */
void HAL_SUBGHZ_TxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800b4d4:	b580      	push	{r7, lr}
 800b4d6:	b082      	sub	sp, #8
 800b4d8:	af00      	add	r7, sp, #0
 800b4da:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_TX_DONE );
 800b4dc:	4b03      	ldr	r3, [pc, #12]	@ (800b4ec <HAL_SUBGHZ_TxCpltCallback+0x18>)
 800b4de:	681b      	ldr	r3, [r3, #0]
 800b4e0:	2001      	movs	r0, #1
 800b4e2:	4798      	blx	r3
}
 800b4e4:	bf00      	nop
 800b4e6:	3708      	adds	r7, #8
 800b4e8:	46bd      	mov	sp, r7
 800b4ea:	bd80      	pop	{r7, pc}
 800b4ec:	20000368 	.word	0x20000368

0800b4f0 <HAL_SUBGHZ_RxCpltCallback>:

void HAL_SUBGHZ_RxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800b4f0:	b580      	push	{r7, lr}
 800b4f2:	b082      	sub	sp, #8
 800b4f4:	af00      	add	r7, sp, #0
 800b4f6:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_DONE );
 800b4f8:	4b03      	ldr	r3, [pc, #12]	@ (800b508 <HAL_SUBGHZ_RxCpltCallback+0x18>)
 800b4fa:	681b      	ldr	r3, [r3, #0]
 800b4fc:	2002      	movs	r0, #2
 800b4fe:	4798      	blx	r3
}
 800b500:	bf00      	nop
 800b502:	3708      	adds	r7, #8
 800b504:	46bd      	mov	sp, r7
 800b506:	bd80      	pop	{r7, pc}
 800b508:	20000368 	.word	0x20000368

0800b50c <HAL_SUBGHZ_CRCErrorCallback>:

void HAL_SUBGHZ_CRCErrorCallback (SUBGHZ_HandleTypeDef *hsubghz)
{
 800b50c:	b580      	push	{r7, lr}
 800b50e:	b082      	sub	sp, #8
 800b510:	af00      	add	r7, sp, #0
 800b512:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 800b514:	4b03      	ldr	r3, [pc, #12]	@ (800b524 <HAL_SUBGHZ_CRCErrorCallback+0x18>)
 800b516:	681b      	ldr	r3, [r3, #0]
 800b518:	2040      	movs	r0, #64	@ 0x40
 800b51a:	4798      	blx	r3
}
 800b51c:	bf00      	nop
 800b51e:	3708      	adds	r7, #8
 800b520:	46bd      	mov	sp, r7
 800b522:	bd80      	pop	{r7, pc}
 800b524:	20000368 	.word	0x20000368

0800b528 <HAL_SUBGHZ_CADStatusCallback>:

void HAL_SUBGHZ_CADStatusCallback(SUBGHZ_HandleTypeDef *hsubghz, HAL_SUBGHZ_CadStatusTypeDef cadstatus)
{
 800b528:	b580      	push	{r7, lr}
 800b52a:	b082      	sub	sp, #8
 800b52c:	af00      	add	r7, sp, #0
 800b52e:	6078      	str	r0, [r7, #4]
 800b530:	460b      	mov	r3, r1
 800b532:	70fb      	strb	r3, [r7, #3]
    switch (cadstatus)
 800b534:	78fb      	ldrb	r3, [r7, #3]
 800b536:	2b00      	cmp	r3, #0
 800b538:	d002      	beq.n	800b540 <HAL_SUBGHZ_CADStatusCallback+0x18>
 800b53a:	2b01      	cmp	r3, #1
 800b53c:	d005      	beq.n	800b54a <HAL_SUBGHZ_CADStatusCallback+0x22>
            break;
        case HAL_SUBGHZ_CAD_DETECTED:
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
            break;
        default:
            break;
 800b53e:	e00a      	b.n	800b556 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 800b540:	4b07      	ldr	r3, [pc, #28]	@ (800b560 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 800b542:	681b      	ldr	r3, [r3, #0]
 800b544:	2080      	movs	r0, #128	@ 0x80
 800b546:	4798      	blx	r3
            break;
 800b548:	e005      	b.n	800b556 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 800b54a:	4b05      	ldr	r3, [pc, #20]	@ (800b560 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 800b54c:	681b      	ldr	r3, [r3, #0]
 800b54e:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800b552:	4798      	blx	r3
            break;
 800b554:	bf00      	nop
    }
}
 800b556:	bf00      	nop
 800b558:	3708      	adds	r7, #8
 800b55a:	46bd      	mov	sp, r7
 800b55c:	bd80      	pop	{r7, pc}
 800b55e:	bf00      	nop
 800b560:	20000368 	.word	0x20000368

0800b564 <HAL_SUBGHZ_RxTxTimeoutCallback>:

void HAL_SUBGHZ_RxTxTimeoutCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800b564:	b580      	push	{r7, lr}
 800b566:	b082      	sub	sp, #8
 800b568:	af00      	add	r7, sp, #0
 800b56a:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 800b56c:	4b04      	ldr	r3, [pc, #16]	@ (800b580 <HAL_SUBGHZ_RxTxTimeoutCallback+0x1c>)
 800b56e:	681b      	ldr	r3, [r3, #0]
 800b570:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800b574:	4798      	blx	r3
}
 800b576:	bf00      	nop
 800b578:	3708      	adds	r7, #8
 800b57a:	46bd      	mov	sp, r7
 800b57c:	bd80      	pop	{r7, pc}
 800b57e:	bf00      	nop
 800b580:	20000368 	.word	0x20000368

0800b584 <HAL_SUBGHZ_HeaderErrorCallback>:

void HAL_SUBGHZ_HeaderErrorCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800b584:	b580      	push	{r7, lr}
 800b586:	b082      	sub	sp, #8
 800b588:	af00      	add	r7, sp, #0
 800b58a:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 800b58c:	4b03      	ldr	r3, [pc, #12]	@ (800b59c <HAL_SUBGHZ_HeaderErrorCallback+0x18>)
 800b58e:	681b      	ldr	r3, [r3, #0]
 800b590:	2020      	movs	r0, #32
 800b592:	4798      	blx	r3
}
 800b594:	bf00      	nop
 800b596:	3708      	adds	r7, #8
 800b598:	46bd      	mov	sp, r7
 800b59a:	bd80      	pop	{r7, pc}
 800b59c:	20000368 	.word	0x20000368

0800b5a0 <HAL_SUBGHZ_PreambleDetectedCallback>:

void HAL_SUBGHZ_PreambleDetectedCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800b5a0:	b580      	push	{r7, lr}
 800b5a2:	b082      	sub	sp, #8
 800b5a4:	af00      	add	r7, sp, #0
 800b5a6:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 800b5a8:	4b03      	ldr	r3, [pc, #12]	@ (800b5b8 <HAL_SUBGHZ_PreambleDetectedCallback+0x18>)
 800b5aa:	681b      	ldr	r3, [r3, #0]
 800b5ac:	2004      	movs	r0, #4
 800b5ae:	4798      	blx	r3
}
 800b5b0:	bf00      	nop
 800b5b2:	3708      	adds	r7, #8
 800b5b4:	46bd      	mov	sp, r7
 800b5b6:	bd80      	pop	{r7, pc}
 800b5b8:	20000368 	.word	0x20000368

0800b5bc <HAL_SUBGHZ_SyncWordValidCallback>:

void HAL_SUBGHZ_SyncWordValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800b5bc:	b580      	push	{r7, lr}
 800b5be:	b082      	sub	sp, #8
 800b5c0:	af00      	add	r7, sp, #0
 800b5c2:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 800b5c4:	4b03      	ldr	r3, [pc, #12]	@ (800b5d4 <HAL_SUBGHZ_SyncWordValidCallback+0x18>)
 800b5c6:	681b      	ldr	r3, [r3, #0]
 800b5c8:	2008      	movs	r0, #8
 800b5ca:	4798      	blx	r3
}
 800b5cc:	bf00      	nop
 800b5ce:	3708      	adds	r7, #8
 800b5d0:	46bd      	mov	sp, r7
 800b5d2:	bd80      	pop	{r7, pc}
 800b5d4:	20000368 	.word	0x20000368

0800b5d8 <HAL_SUBGHZ_HeaderValidCallback>:

void HAL_SUBGHZ_HeaderValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800b5d8:	b580      	push	{r7, lr}
 800b5da:	b082      	sub	sp, #8
 800b5dc:	af00      	add	r7, sp, #0
 800b5de:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 800b5e0:	4b03      	ldr	r3, [pc, #12]	@ (800b5f0 <HAL_SUBGHZ_HeaderValidCallback+0x18>)
 800b5e2:	681b      	ldr	r3, [r3, #0]
 800b5e4:	2010      	movs	r0, #16
 800b5e6:	4798      	blx	r3
}
 800b5e8:	bf00      	nop
 800b5ea:	3708      	adds	r7, #8
 800b5ec:	46bd      	mov	sp, r7
 800b5ee:	bd80      	pop	{r7, pc}
 800b5f0:	20000368 	.word	0x20000368

0800b5f4 <Radio_SMPS_Set>:

static void Radio_SMPS_Set(uint8_t level)
{
 800b5f4:	b580      	push	{r7, lr}
 800b5f6:	b084      	sub	sp, #16
 800b5f8:	af00      	add	r7, sp, #0
 800b5fa:	4603      	mov	r3, r0
 800b5fc:	71fb      	strb	r3, [r7, #7]
  if ( 1U == RBI_IsDCDC() )
 800b5fe:	f000 fb36 	bl	800bc6e <RBI_IsDCDC>
 800b602:	4603      	mov	r3, r0
 800b604:	2b01      	cmp	r3, #1
 800b606:	d112      	bne.n	800b62e <Radio_SMPS_Set+0x3a>
  {
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 800b608:	f640 1023 	movw	r0, #2339	@ 0x923
 800b60c:	f7ff fe1e 	bl	800b24c <SUBGRF_ReadRegister>
 800b610:	4603      	mov	r3, r0
 800b612:	73fb      	strb	r3, [r7, #15]
    modReg&= (~SMPS_DRV_MASK);
 800b614:	7bfb      	ldrb	r3, [r7, #15]
 800b616:	f023 0306 	bic.w	r3, r3, #6
 800b61a:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 800b61c:	7bfa      	ldrb	r2, [r7, #15]
 800b61e:	79fb      	ldrb	r3, [r7, #7]
 800b620:	4313      	orrs	r3, r2
 800b622:	b2db      	uxtb	r3, r3
 800b624:	4619      	mov	r1, r3
 800b626:	f640 1023 	movw	r0, #2339	@ 0x923
 800b62a:	f7ff fdfb 	bl	800b224 <SUBGRF_WriteRegister>
  }
}
 800b62e:	bf00      	nop
 800b630:	3710      	adds	r7, #16
 800b632:	46bd      	mov	sp, r7
 800b634:	bd80      	pop	{r7, pc}
	...

0800b638 <SUBGRF_GetFskBandwidthRegValue>:

uint8_t SUBGRF_GetFskBandwidthRegValue( uint32_t bandwidth )
{
 800b638:	b480      	push	{r7}
 800b63a:	b085      	sub	sp, #20
 800b63c:	af00      	add	r7, sp, #0
 800b63e:	6078      	str	r0, [r7, #4]
    uint8_t i;

    if( bandwidth == 0 )
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	2b00      	cmp	r3, #0
 800b644:	d101      	bne.n	800b64a <SUBGRF_GetFskBandwidthRegValue+0x12>
    {
        return( 0x1F );
 800b646:	231f      	movs	r3, #31
 800b648:	e017      	b.n	800b67a <SUBGRF_GetFskBandwidthRegValue+0x42>
    }

    /* ST_WORKAROUND_BEGIN: Simplified loop */
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 800b64a:	2300      	movs	r3, #0
 800b64c:	73fb      	strb	r3, [r7, #15]
 800b64e:	e00f      	b.n	800b670 <SUBGRF_GetFskBandwidthRegValue+0x38>
    {
        if ( bandwidth < FskBandwidths[i].bandwidth )
 800b650:	7bfb      	ldrb	r3, [r7, #15]
 800b652:	4a0c      	ldr	r2, [pc, #48]	@ (800b684 <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 800b654:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800b658:	687a      	ldr	r2, [r7, #4]
 800b65a:	429a      	cmp	r2, r3
 800b65c:	d205      	bcs.n	800b66a <SUBGRF_GetFskBandwidthRegValue+0x32>
        {
            return FskBandwidths[i].RegValue;
 800b65e:	7bfb      	ldrb	r3, [r7, #15]
 800b660:	4a08      	ldr	r2, [pc, #32]	@ (800b684 <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 800b662:	00db      	lsls	r3, r3, #3
 800b664:	4413      	add	r3, r2
 800b666:	791b      	ldrb	r3, [r3, #4]
 800b668:	e007      	b.n	800b67a <SUBGRF_GetFskBandwidthRegValue+0x42>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 800b66a:	7bfb      	ldrb	r3, [r7, #15]
 800b66c:	3301      	adds	r3, #1
 800b66e:	73fb      	strb	r3, [r7, #15]
 800b670:	7bfb      	ldrb	r3, [r7, #15]
 800b672:	2b15      	cmp	r3, #21
 800b674:	d9ec      	bls.n	800b650 <SUBGRF_GetFskBandwidthRegValue+0x18>
        }
    }
    /* ST_WORKAROUND_END */
    // ERROR: Value not found
    while( 1 );
 800b676:	bf00      	nop
 800b678:	e7fd      	b.n	800b676 <SUBGRF_GetFskBandwidthRegValue+0x3e>
}
 800b67a:	4618      	mov	r0, r3
 800b67c:	3714      	adds	r7, #20
 800b67e:	46bd      	mov	sp, r7
 800b680:	bc80      	pop	{r7}
 800b682:	4770      	bx	lr
 800b684:	0800d47c 	.word	0x0800d47c

0800b688 <SUBGRF_GetCFO>:
void SUBGRF_GetCFO( uint32_t bitRate, int32_t *cfo)
{
 800b688:	b580      	push	{r7, lr}
 800b68a:	b08a      	sub	sp, #40	@ 0x28
 800b68c:	af00      	add	r7, sp, #0
 800b68e:	6078      	str	r0, [r7, #4]
 800b690:	6039      	str	r1, [r7, #0]
  uint8_t BwMant[] = {4, 8, 10, 12};
 800b692:	4b35      	ldr	r3, [pc, #212]	@ (800b768 <SUBGRF_GetCFO+0xe0>)
 800b694:	60fb      	str	r3, [r7, #12]
  /* read demod bandwidth: mant bit4:3, exp bits 2:0 */
  uint8_t reg = (SUBGRF_ReadRegister( SUBGHZ_BWSELR ));
 800b696:	f640 0007 	movw	r0, #2055	@ 0x807
 800b69a:	f7ff fdd7 	bl	800b24c <SUBGRF_ReadRegister>
 800b69e:	4603      	mov	r3, r0
 800b6a0:	77fb      	strb	r3, [r7, #31]
  uint8_t bandwidth_mant = BwMant[( reg >> 3 ) & 0x3];
 800b6a2:	7ffb      	ldrb	r3, [r7, #31]
 800b6a4:	08db      	lsrs	r3, r3, #3
 800b6a6:	b2db      	uxtb	r3, r3
 800b6a8:	f003 0303 	and.w	r3, r3, #3
 800b6ac:	3328      	adds	r3, #40	@ 0x28
 800b6ae:	443b      	add	r3, r7
 800b6b0:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 800b6b4:	77bb      	strb	r3, [r7, #30]
  uint8_t bandwidth_exp = reg & 0x7;
 800b6b6:	7ffb      	ldrb	r3, [r7, #31]
 800b6b8:	f003 0307 	and.w	r3, r3, #7
 800b6bc:	777b      	strb	r3, [r7, #29]
  uint32_t cf_fs = XTAL_FREQ / ( bandwidth_mant * ( 1 << ( bandwidth_exp - 1 )));
 800b6be:	7fba      	ldrb	r2, [r7, #30]
 800b6c0:	7f7b      	ldrb	r3, [r7, #29]
 800b6c2:	3b01      	subs	r3, #1
 800b6c4:	fa02 f303 	lsl.w	r3, r2, r3
 800b6c8:	461a      	mov	r2, r3
 800b6ca:	4b28      	ldr	r3, [pc, #160]	@ (800b76c <SUBGRF_GetCFO+0xe4>)
 800b6cc:	fbb3 f3f2 	udiv	r3, r3, r2
 800b6d0:	61bb      	str	r3, [r7, #24]
  uint32_t cf_osr = cf_fs / bitRate;
 800b6d2:	69ba      	ldr	r2, [r7, #24]
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	fbb2 f3f3 	udiv	r3, r2, r3
 800b6da:	617b      	str	r3, [r7, #20]
  uint8_t interp = 1;
 800b6dc:	2301      	movs	r3, #1
 800b6de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  /* calculate demod interpolation factor */
  if (cf_osr * interp < 8)
 800b6e2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b6e6:	697a      	ldr	r2, [r7, #20]
 800b6e8:	fb02 f303 	mul.w	r3, r2, r3
 800b6ec:	2b07      	cmp	r3, #7
 800b6ee:	d802      	bhi.n	800b6f6 <SUBGRF_GetCFO+0x6e>
  {
    interp = 2;
 800b6f0:	2302      	movs	r3, #2
 800b6f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  if (cf_osr * interp < 4)
 800b6f6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b6fa:	697a      	ldr	r2, [r7, #20]
 800b6fc:	fb02 f303 	mul.w	r3, r2, r3
 800b700:	2b03      	cmp	r3, #3
 800b702:	d802      	bhi.n	800b70a <SUBGRF_GetCFO+0x82>
  {
    interp = 4;
 800b704:	2304      	movs	r3, #4
 800b706:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  /* calculate demod sampling frequency */
  uint32_t fs = cf_fs* interp;
 800b70a:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800b70e:	69bb      	ldr	r3, [r7, #24]
 800b710:	fb02 f303 	mul.w	r3, r2, r3
 800b714:	613b      	str	r3, [r7, #16]
  /* get the cfo registers */
  int32_t cfo_bin = ( SUBGRF_ReadRegister( SUBGHZ_GCFORH ) & 0xF ) << 8;
 800b716:	f44f 60d6 	mov.w	r0, #1712	@ 0x6b0
 800b71a:	f7ff fd97 	bl	800b24c <SUBGRF_ReadRegister>
 800b71e:	4603      	mov	r3, r0
 800b720:	021b      	lsls	r3, r3, #8
 800b722:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800b726:	623b      	str	r3, [r7, #32]
  cfo_bin |= SUBGRF_ReadRegister( SUBGHZ_GCFORL );
 800b728:	f240 60b1 	movw	r0, #1713	@ 0x6b1
 800b72c:	f7ff fd8e 	bl	800b24c <SUBGRF_ReadRegister>
 800b730:	4603      	mov	r3, r0
 800b732:	461a      	mov	r2, r3
 800b734:	6a3b      	ldr	r3, [r7, #32]
 800b736:	4313      	orrs	r3, r2
 800b738:	623b      	str	r3, [r7, #32]
  /* negate if 12 bits sign bit is 1 */
  if (( cfo_bin & 0x800 ) == 0x800 )
 800b73a:	6a3b      	ldr	r3, [r7, #32]
 800b73c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b740:	2b00      	cmp	r3, #0
 800b742:	d005      	beq.n	800b750 <SUBGRF_GetCFO+0xc8>
  {
    cfo_bin |= 0xFFFFF000;
 800b744:	6a3b      	ldr	r3, [r7, #32]
 800b746:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800b74a:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800b74e:	623b      	str	r3, [r7, #32]
  }
  /* calculate cfo in Hz */
  /* shift by 5 first to not saturate, cfo_bin on 12bits */
  *cfo = ((int32_t)( cfo_bin * ( fs >> 5 ))) >> ( 12 - 5 );
 800b750:	693b      	ldr	r3, [r7, #16]
 800b752:	095b      	lsrs	r3, r3, #5
 800b754:	6a3a      	ldr	r2, [r7, #32]
 800b756:	fb02 f303 	mul.w	r3, r2, r3
 800b75a:	11da      	asrs	r2, r3, #7
 800b75c:	683b      	ldr	r3, [r7, #0]
 800b75e:	601a      	str	r2, [r3, #0]
}
 800b760:	bf00      	nop
 800b762:	3728      	adds	r7, #40	@ 0x28
 800b764:	46bd      	mov	sp, r7
 800b766:	bd80      	pop	{r7, pc}
 800b768:	0c0a0804 	.word	0x0c0a0804
 800b76c:	01e84800 	.word	0x01e84800

0800b770 <RFW_TransmitLongPacket>:
static void RFW_GetPayload( uint8_t Offset, uint8_t Length );
#endif

/* Exported functions --------------------------------------------------------*/
int32_t RFW_TransmitLongPacket( uint16_t payload_size, uint32_t timeout, void (*TxLongPacketGetNextChunkCb) (uint8_t** buffer, uint8_t buffer_size) )
{
 800b770:	b480      	push	{r7}
 800b772:	b087      	sub	sp, #28
 800b774:	af00      	add	r7, sp, #0
 800b776:	4603      	mov	r3, r0
 800b778:	60b9      	str	r1, [r7, #8]
 800b77a:	607a      	str	r2, [r7, #4]
 800b77c:	81fb      	strh	r3, [r7, #14]
  int32_t status=0;
 800b77e:	2300      	movs	r3, #0
 800b780:	617b      	str	r3, [r7, #20]
        default:
            break;
    }
  }
#else
  status= -1;
 800b782:	f04f 33ff 	mov.w	r3, #4294967295
 800b786:	617b      	str	r3, [r7, #20]
#endif
  return status;
 800b788:	697b      	ldr	r3, [r7, #20]
}
 800b78a:	4618      	mov	r0, r3
 800b78c:	371c      	adds	r7, #28
 800b78e:	46bd      	mov	sp, r7
 800b790:	bc80      	pop	{r7}
 800b792:	4770      	bx	lr

0800b794 <RFW_ReceiveLongPacket>:

int32_t RFW_ReceiveLongPacket( uint8_t boosted_mode, uint32_t timeout, void (*RxLongPacketStoreChunkCb) (uint8_t* buffer, uint8_t chunk_size) )
{
 800b794:	b480      	push	{r7}
 800b796:	b087      	sub	sp, #28
 800b798:	af00      	add	r7, sp, #0
 800b79a:	4603      	mov	r3, r0
 800b79c:	60b9      	str	r1, [r7, #8]
 800b79e:	607a      	str	r2, [r7, #4]
 800b7a0:	73fb      	strb	r3, [r7, #15]
  int32_t status=0;
 800b7a2:	2300      	movs	r3, #0
 800b7a4:	617b      	str	r3, [r7, #20]
    {
      SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
    }
  }
#else
  status= -1;
 800b7a6:	f04f 33ff 	mov.w	r3, #4294967295
 800b7aa:	617b      	str	r3, [r7, #20]
#endif
  return status;
 800b7ac:	697b      	ldr	r3, [r7, #20]
}
 800b7ae:	4618      	mov	r0, r3
 800b7b0:	371c      	adds	r7, #28
 800b7b2:	46bd      	mov	sp, r7
 800b7b4:	bc80      	pop	{r7}
 800b7b6:	4770      	bx	lr

0800b7b8 <RFW_Init>:

int32_t RFW_Init( ConfigGeneric_t* config, RadioEvents_t* RadioEvents, TimerEvent_t* TimeoutTimerEvent)
{
 800b7b8:	b480      	push	{r7}
 800b7ba:	b085      	sub	sp, #20
 800b7bc:	af00      	add	r7, sp, #0
 800b7be:	60f8      	str	r0, [r7, #12]
 800b7c0:	60b9      	str	r1, [r7, #8]
 800b7c2:	607a      	str	r2, [r7, #4]
  RFWPacket.Init.Enable=1;
  /* Initialize Timer for end of fixed packet, started at sync*/
  TimerInit( &RFWPacket.Timer, RFW_GetPayloadTimerEvent );
  return 0;
#else
  return -1;
 800b7c4:	f04f 33ff 	mov.w	r3, #4294967295
#endif
}
 800b7c8:	4618      	mov	r0, r3
 800b7ca:	3714      	adds	r7, #20
 800b7cc:	46bd      	mov	sp, r7
 800b7ce:	bc80      	pop	{r7}
 800b7d0:	4770      	bx	lr

0800b7d2 <RFW_DeInit>:

void RFW_DeInit( void)
{
 800b7d2:	b480      	push	{r7}
 800b7d4:	af00      	add	r7, sp, #0
#if (RFW_ENABLE ==1 )
  RFWPacket.Init.Enable=0; /*Disable the RFWPacket decoding*/
#endif
}
 800b7d6:	bf00      	nop
 800b7d8:	46bd      	mov	sp, r7
 800b7da:	bc80      	pop	{r7}
 800b7dc:	4770      	bx	lr

0800b7de <RFW_Is_Init>:

uint8_t RFW_Is_Init( void)
{
 800b7de:	b480      	push	{r7}
 800b7e0:	af00      	add	r7, sp, #0
#if (RFW_ENABLE ==1 )
  return RFWPacket.Init.Enable;
#else
  return 0;
 800b7e2:	2300      	movs	r3, #0
#endif
}
 800b7e4:	4618      	mov	r0, r3
 800b7e6:	46bd      	mov	sp, r7
 800b7e8:	bc80      	pop	{r7}
 800b7ea:	4770      	bx	lr

0800b7ec <RFW_Is_LongPacketModeEnabled>:

uint8_t RFW_Is_LongPacketModeEnabled( void)
{
 800b7ec:	b480      	push	{r7}
 800b7ee:	af00      	add	r7, sp, #0
#if (RFW_ENABLE ==1 )
  return RFWPacket.LongPacketModeEnable;
#else
  return 0;
 800b7f0:	2300      	movs	r3, #0
#endif
}
 800b7f2:	4618      	mov	r0, r3
 800b7f4:	46bd      	mov	sp, r7
 800b7f6:	bc80      	pop	{r7}
 800b7f8:	4770      	bx	lr

0800b7fa <RFW_SetAntSwitch>:

void RFW_SetAntSwitch( uint8_t AntSwitch)
{
 800b7fa:	b480      	push	{r7}
 800b7fc:	b083      	sub	sp, #12
 800b7fe:	af00      	add	r7, sp, #0
 800b800:	4603      	mov	r3, r0
 800b802:	71fb      	strb	r3, [r7, #7]
#if (RFW_ENABLE ==1 )
  RFWPacket.AntSwitchPaSelect=AntSwitch;
#endif
}
 800b804:	bf00      	nop
 800b806:	370c      	adds	r7, #12
 800b808:	46bd      	mov	sp, r7
 800b80a:	bc80      	pop	{r7}
 800b80c:	4770      	bx	lr

0800b80e <RFW_TransmitInit>:

int32_t RFW_TransmitInit(uint8_t* inOutBuffer, uint8_t size, uint8_t* outSize)
{
 800b80e:	b480      	push	{r7}
 800b810:	b087      	sub	sp, #28
 800b812:	af00      	add	r7, sp, #0
 800b814:	60f8      	str	r0, [r7, #12]
 800b816:	460b      	mov	r3, r1
 800b818:	607a      	str	r2, [r7, #4]
 800b81a:	72fb      	strb	r3, [r7, #11]
  int32_t status=-1;
 800b81c:	f04f 33ff 	mov.w	r3, #4294967295
 800b820:	617b      	str	r3, [r7, #20]
    RFWPacket.LongPacketModeEnable=0;

    status= 0;
  }
#endif
  return status;
 800b822:	697b      	ldr	r3, [r7, #20]
}
 800b824:	4618      	mov	r0, r3
 800b826:	371c      	adds	r7, #28
 800b828:	46bd      	mov	sp, r7
 800b82a:	bc80      	pop	{r7}
 800b82c:	4770      	bx	lr

0800b82e <RFW_ReceiveInit>:

int32_t RFW_ReceiveInit( void )
{
 800b82e:	b480      	push	{r7}
 800b830:	af00      	add	r7, sp, #0
  RFWPacket.RxPayloadOffset=0;

  RFWPacket.LongPacketModeEnable=0;
  return 0;
#else
  return -1;
 800b832:	f04f 33ff 	mov.w	r3, #4294967295
#endif
}
 800b836:	4618      	mov	r0, r3
 800b838:	46bd      	mov	sp, r7
 800b83a:	bc80      	pop	{r7}
 800b83c:	4770      	bx	lr

0800b83e <RFW_DeInit_TxLongPacket>:

void RFW_DeInit_TxLongPacket(void)
{
 800b83e:	b480      	push	{r7}
 800b840:	af00      	add	r7, sp, #0
  /*long packet WA*/
  uint8_t reg = SUBGRF_ReadRegister(SUBGHZ_GPKTCTL1AR);
  SUBGRF_WriteRegister(SUBGHZ_GPKTCTL1AR, reg & ~0x02);//clear infinite_sequence bit
  SUBGRF_WriteRegister(SUBGHZ_GRTXPLDLEN, 0xFF); //RxTxPldLen: reset to 0xFF
#endif
}
 800b842:	bf00      	nop
 800b844:	46bd      	mov	sp, r7
 800b846:	bc80      	pop	{r7}
 800b848:	4770      	bx	lr

0800b84a <RFW_ReceivePayload>:

void RFW_ReceivePayload( void )
{
 800b84a:	b480      	push	{r7}
 800b84c:	af00      	add	r7, sp, #0
    /*timeout*/
    SUBGRF_SetStandby( STDBY_RC );
    RFWPacket.Init.RadioEvents->RxTimeout( );
  }
#endif
}
 800b84e:	bf00      	nop
 800b850:	46bd      	mov	sp, r7
 800b852:	bc80      	pop	{r7}
 800b854:	4770      	bx	lr

0800b856 <RFW_SetRadioModem>:

void RFW_SetRadioModem(RadioModems_t Modem)
{
 800b856:	b480      	push	{r7}
 800b858:	b083      	sub	sp, #12
 800b85a:	af00      	add	r7, sp, #0
 800b85c:	4603      	mov	r3, r0
 800b85e:	71fb      	strb	r3, [r7, #7]
#if (RFW_ENABLE ==1 )
  RFWPacket.Init.Modem= Modem;
#endif
}
 800b860:	bf00      	nop
 800b862:	370c      	adds	r7, #12
 800b864:	46bd      	mov	sp, r7
 800b866:	bc80      	pop	{r7}
 800b868:	4770      	bx	lr

0800b86a <MX_SubGHz_Phy_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void MX_SubGHz_Phy_Init(void)
{
 800b86a:	b580      	push	{r7, lr}
 800b86c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_SubGHz_Phy_Init_1 */

  /* USER CODE END MX_SubGHz_Phy_Init_1 */
  SystemApp_Init();
 800b86e:	f7f5 fc11 	bl	8001094 <SystemApp_Init>
  /* USER CODE BEGIN MX_SubGHz_Phy_Init_1_1 */

  /* USER CODE END MX_SubGHz_Phy_Init_1_1 */
  SubghzApp_Init();
 800b872:	f000 f80b 	bl	800b88c <SubghzApp_Init>
  /* USER CODE BEGIN MX_SubGHz_Phy_Init_2 */

  /* USER CODE END MX_SubGHz_Phy_Init_2 */
}
 800b876:	bf00      	nop
 800b878:	bd80      	pop	{r7, pc}

0800b87a <MX_SubGHz_Phy_Process>:

void MX_SubGHz_Phy_Process(void)
{
 800b87a:	b580      	push	{r7, lr}
 800b87c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_SubGHz_Phy_Process_1 */

  /* USER CODE END MX_SubGHz_Phy_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 800b87e:	f04f 30ff 	mov.w	r0, #4294967295
 800b882:	f000 fdc1 	bl	800c408 <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_SubGHz_Phy_Process_2 */

  /* USER CODE END MX_SubGHz_Phy_Process_2 */
}
 800b886:	bf00      	nop
 800b888:	bd80      	pop	{r7, pc}
	...

0800b88c <SubghzApp_Init>:
void MPU_ReadAccel_f(float* ax, float* ay, float* az);
/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
void SubghzApp_Init(void)
{
 800b88c:	b590      	push	{r4, r7, lr}
 800b88e:	b08b      	sub	sp, #44	@ 0x2c
 800b890:	af0a      	add	r7, sp, #40	@ 0x28
  /* USER CODE BEGIN SubghzApp_Init_1 */
	MPU_Init();
 800b892:	f000 f8f3 	bl	800ba7c <MPU_Init>

  /* USER CODE END SubghzApp_Init_1 */

  /* Radio initialization */
  RadioEvents.TxDone = OnTxDone;
 800b896:	4b2f      	ldr	r3, [pc, #188]	@ (800b954 <SubghzApp_Init+0xc8>)
 800b898:	4a2f      	ldr	r2, [pc, #188]	@ (800b958 <SubghzApp_Init+0xcc>)
 800b89a:	601a      	str	r2, [r3, #0]
  RadioEvents.RxDone = OnRxDone;
 800b89c:	4b2d      	ldr	r3, [pc, #180]	@ (800b954 <SubghzApp_Init+0xc8>)
 800b89e:	4a2f      	ldr	r2, [pc, #188]	@ (800b95c <SubghzApp_Init+0xd0>)
 800b8a0:	609a      	str	r2, [r3, #8]
  RadioEvents.TxTimeout = OnTxTimeout;
 800b8a2:	4b2c      	ldr	r3, [pc, #176]	@ (800b954 <SubghzApp_Init+0xc8>)
 800b8a4:	4a2e      	ldr	r2, [pc, #184]	@ (800b960 <SubghzApp_Init+0xd4>)
 800b8a6:	605a      	str	r2, [r3, #4]
  RadioEvents.RxTimeout = OnRxTimeout;
 800b8a8:	4b2a      	ldr	r3, [pc, #168]	@ (800b954 <SubghzApp_Init+0xc8>)
 800b8aa:	4a2e      	ldr	r2, [pc, #184]	@ (800b964 <SubghzApp_Init+0xd8>)
 800b8ac:	60da      	str	r2, [r3, #12]
  RadioEvents.RxError = OnRxError;
 800b8ae:	4b29      	ldr	r3, [pc, #164]	@ (800b954 <SubghzApp_Init+0xc8>)
 800b8b0:	4a2d      	ldr	r2, [pc, #180]	@ (800b968 <SubghzApp_Init+0xdc>)
 800b8b2:	611a      	str	r2, [r3, #16]

  Radio.Init(&RadioEvents);
 800b8b4:	4b2d      	ldr	r3, [pc, #180]	@ (800b96c <SubghzApp_Init+0xe0>)
 800b8b6:	681b      	ldr	r3, [r3, #0]
 800b8b8:	4826      	ldr	r0, [pc, #152]	@ (800b954 <SubghzApp_Init+0xc8>)
 800b8ba:	4798      	blx	r3

  /* USER CODE BEGIN SubghzApp_Init_2 */
  APP_LOG(TS_ON, VLEVEL_L, "******TRANSMITTER******\n\r");
 800b8bc:	4b2c      	ldr	r3, [pc, #176]	@ (800b970 <SubghzApp_Init+0xe4>)
 800b8be:	2201      	movs	r2, #1
 800b8c0:	2100      	movs	r1, #0
 800b8c2:	2001      	movs	r0, #1
 800b8c4:	f001 f98c 	bl	800cbe0 <UTIL_ADV_TRACE_COND_FSend>
  Radio.SetTxConfig(MODEM_LORA, TX_OUTPUT_POWER, 0, LORA_BANDWIDTH,
 800b8c8:	4b28      	ldr	r3, [pc, #160]	@ (800b96c <SubghzApp_Init+0xe0>)
 800b8ca:	69dc      	ldr	r4, [r3, #28]
 800b8cc:	f241 3388 	movw	r3, #5000	@ 0x1388
 800b8d0:	9308      	str	r3, [sp, #32]
 800b8d2:	2300      	movs	r3, #0
 800b8d4:	9307      	str	r3, [sp, #28]
 800b8d6:	2300      	movs	r3, #0
 800b8d8:	9306      	str	r3, [sp, #24]
 800b8da:	2300      	movs	r3, #0
 800b8dc:	9305      	str	r3, [sp, #20]
 800b8de:	2301      	movs	r3, #1
 800b8e0:	9304      	str	r3, [sp, #16]
 800b8e2:	2300      	movs	r3, #0
 800b8e4:	9303      	str	r3, [sp, #12]
 800b8e6:	2308      	movs	r3, #8
 800b8e8:	9302      	str	r3, [sp, #8]
 800b8ea:	2301      	movs	r3, #1
 800b8ec:	9301      	str	r3, [sp, #4]
 800b8ee:	2307      	movs	r3, #7
 800b8f0:	9300      	str	r3, [sp, #0]
 800b8f2:	2300      	movs	r3, #0
 800b8f4:	2200      	movs	r2, #0
 800b8f6:	2164      	movs	r1, #100	@ 0x64
 800b8f8:	2001      	movs	r0, #1
 800b8fa:	47a0      	blx	r4
                        LORA_SPREADING_FACTOR, LORA_CODINGRATE,
                        LORA_PREAMBLE_LENGTH, LORA_FIX_LENGTH_PAYLOAD_ON,
                        true, 0, 0, LORA_IQ_INVERSION_ON, TX_TIMEOUT_VALUE);

  Radio.SetMaxPayloadLength(MODEM_LORA, BUFFER_SIZE);
 800b8fc:	4b1b      	ldr	r3, [pc, #108]	@ (800b96c <SubghzApp_Init+0xe0>)
 800b8fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b900:	210e      	movs	r1, #14
 800b902:	2001      	movs	r0, #1
 800b904:	4798      	blx	r3
  Radio.SetChannel(RF_FREQUENCY);
 800b906:	4b19      	ldr	r3, [pc, #100]	@ (800b96c <SubghzApp_Init+0xe0>)
 800b908:	68db      	ldr	r3, [r3, #12]
 800b90a:	481a      	ldr	r0, [pc, #104]	@ (800b974 <SubghzApp_Init+0xe8>)
 800b90c:	4798      	blx	r3

  	Buffer[0] = '4';
 800b90e:	4b1a      	ldr	r3, [pc, #104]	@ (800b978 <SubghzApp_Init+0xec>)
 800b910:	2234      	movs	r2, #52	@ 0x34
 800b912:	701a      	strb	r2, [r3, #0]
    Buffer[1] = '2';
 800b914:	4b18      	ldr	r3, [pc, #96]	@ (800b978 <SubghzApp_Init+0xec>)
 800b916:	2232      	movs	r2, #50	@ 0x32
 800b918:	705a      	strb	r2, [r3, #1]
    //Buffer[8] = 'T';
    //Buffer[9] = 'X';

    /* Add delay between TX and RX =
    time Busy_signal is ON in RX opening window */
    HAL_Delay(Radio.GetWakeupTime() + 50);
 800b91a:	4b14      	ldr	r3, [pc, #80]	@ (800b96c <SubghzApp_Init+0xe0>)
 800b91c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b91e:	4798      	blx	r3
 800b920:	4603      	mov	r3, r0
 800b922:	3332      	adds	r3, #50	@ 0x32
 800b924:	4618      	mov	r0, r3
 800b926:	f7f5 fc43 	bl	80011b0 <HAL_Delay>

    UTIL_TIMER_Create(&timerTransmit, 0xFFFFFFFFU, UTIL_TIMER_ONESHOT, TransmitPacket, NULL);
 800b92a:	2300      	movs	r3, #0
 800b92c:	9300      	str	r3, [sp, #0]
 800b92e:	4b13      	ldr	r3, [pc, #76]	@ (800b97c <SubghzApp_Init+0xf0>)
 800b930:	2200      	movs	r2, #0
 800b932:	f04f 31ff 	mov.w	r1, #4294967295
 800b936:	4812      	ldr	r0, [pc, #72]	@ (800b980 <SubghzApp_Init+0xf4>)
 800b938:	f000 feb6 	bl	800c6a8 <UTIL_TIMER_Create>
    UTIL_TIMER_SetPeriod(&timerTransmit, TRANSMIT_PERIOD_MS);
 800b93c:	f241 3188 	movw	r1, #5000	@ 0x1388
 800b940:	480f      	ldr	r0, [pc, #60]	@ (800b980 <SubghzApp_Init+0xf4>)
 800b942:	f000 ffc5 	bl	800c8d0 <UTIL_TIMER_SetPeriod>
    UTIL_TIMER_Start(&timerTransmit);  // start transmitting packets every 2s
 800b946:	480e      	ldr	r0, [pc, #56]	@ (800b980 <SubghzApp_Init+0xf4>)
 800b948:	f000 fee4 	bl	800c714 <UTIL_TIMER_Start>

  /* USER CODE END SubghzApp_Init_2 */
}
 800b94c:	bf00      	nop
 800b94e:	3704      	adds	r7, #4
 800b950:	46bd      	mov	sp, r7
 800b952:	bd90      	pop	{r4, r7, pc}
 800b954:	20000384 	.word	0x20000384
 800b958:	0800bbbd 	.word	0x0800bbbd
 800b95c:	0800bbe1 	.word	0x0800bbe1
 800b960:	0800bc05 	.word	0x0800bc05
 800b964:	0800bc11 	.word	0x0800bc11
 800b968:	0800bc1d 	.word	0x0800bc1d
 800b96c:	0800d3f4 	.word	0x0800d3f4
 800b970:	0800d1f8 	.word	0x0800d1f8
 800b974:	33be27a0 	.word	0x33be27a0
 800b978:	200003a0 	.word	0x200003a0
 800b97c:	0800b985 	.word	0x0800b985
 800b980:	2000036c 	.word	0x2000036c

0800b984 <TransmitPacket>:

/* USER CODE BEGIN EF */
static void TransmitPacket(void *context)
{
 800b984:	b580      	push	{r7, lr}
 800b986:	b088      	sub	sp, #32
 800b988:	af02      	add	r7, sp, #8
 800b98a:	6078      	str	r0, [r7, #4]
  float ax = 111111111111111.11111111111111;
 800b98c:	4b16      	ldr	r3, [pc, #88]	@ (800b9e8 <TransmitPacket+0x64>)
 800b98e:	617b      	str	r3, [r7, #20]
  float ay = 2.0;
 800b990:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800b994:	613b      	str	r3, [r7, #16]
  float az = 3.0;
 800b996:	4b15      	ldr	r3, [pc, #84]	@ (800b9ec <TransmitPacket+0x68>)
 800b998:	60fb      	str	r3, [r7, #12]
  MPU_ReadAccel_f(&ax, &ay, &az);
 800b99a:	f107 020c 	add.w	r2, r7, #12
 800b99e:	f107 0110 	add.w	r1, r7, #16
 800b9a2:	f107 0314 	add.w	r3, r7, #20
 800b9a6:	4618      	mov	r0, r3
 800b9a8:	f000 f898 	bl	800badc <MPU_ReadAccel_f>
  //APP_LOG(TS_ON, VLEVEL_L, "x:%.2f\n", ax);
  memcpy(Buffer+2, &ax, 4);
 800b9ac:	4a10      	ldr	r2, [pc, #64]	@ (800b9f0 <TransmitPacket+0x6c>)
 800b9ae:	697b      	ldr	r3, [r7, #20]
 800b9b0:	6013      	str	r3, [r2, #0]
  memcpy(Buffer+6, &ay, 4);
 800b9b2:	4a10      	ldr	r2, [pc, #64]	@ (800b9f4 <TransmitPacket+0x70>)
 800b9b4:	693b      	ldr	r3, [r7, #16]
 800b9b6:	6013      	str	r3, [r2, #0]
  memcpy(Buffer+10, &az, 4);
 800b9b8:	4a0f      	ldr	r2, [pc, #60]	@ (800b9f8 <TransmitPacket+0x74>)
 800b9ba:	68fb      	ldr	r3, [r7, #12]
 800b9bc:	6013      	str	r3, [r2, #0]
  APP_LOG(TS_ON, VLEVEL_L, "%s\n\r", Buffer);
 800b9be:	4b0f      	ldr	r3, [pc, #60]	@ (800b9fc <TransmitPacket+0x78>)
 800b9c0:	9300      	str	r3, [sp, #0]
 800b9c2:	4b0f      	ldr	r3, [pc, #60]	@ (800ba00 <TransmitPacket+0x7c>)
 800b9c4:	2201      	movs	r2, #1
 800b9c6:	2100      	movs	r1, #0
 800b9c8:	2001      	movs	r0, #1
 800b9ca:	f001 f909 	bl	800cbe0 <UTIL_ADV_TRACE_COND_FSend>
  Radio.Send(Buffer, BufferSize);
 800b9ce:	4b0d      	ldr	r3, [pc, #52]	@ (800ba04 <TransmitPacket+0x80>)
 800b9d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b9d2:	4a0d      	ldr	r2, [pc, #52]	@ (800ba08 <TransmitPacket+0x84>)
 800b9d4:	8812      	ldrh	r2, [r2, #0]
 800b9d6:	b2d2      	uxtb	r2, r2
 800b9d8:	4611      	mov	r1, r2
 800b9da:	4808      	ldr	r0, [pc, #32]	@ (800b9fc <TransmitPacket+0x78>)
 800b9dc:	4798      	blx	r3
}
 800b9de:	bf00      	nop
 800b9e0:	3718      	adds	r7, #24
 800b9e2:	46bd      	mov	sp, r7
 800b9e4:	bd80      	pop	{r7, pc}
 800b9e6:	bf00      	nop
 800b9e8:	56ca1c25 	.word	0x56ca1c25
 800b9ec:	40400000 	.word	0x40400000
 800b9f0:	200003a2 	.word	0x200003a2
 800b9f4:	200003a6 	.word	0x200003a6
 800b9f8:	200003aa 	.word	0x200003aa
 800b9fc:	200003a0 	.word	0x200003a0
 800ba00:	0800d214 	.word	0x0800d214
 800ba04:	0800d3f4 	.word	0x0800d3f4
 800ba08:	2000000a 	.word	0x2000000a

0800ba0c <MPU_ReadReg>:

// ---- Simple helper functions ----
uint8_t MPU_ReadReg(uint8_t reg) {
 800ba0c:	b580      	push	{r7, lr}
 800ba0e:	b088      	sub	sp, #32
 800ba10:	af04      	add	r7, sp, #16
 800ba12:	4603      	mov	r3, r0
 800ba14:	71fb      	strb	r3, [r7, #7]
    uint8_t data;
    HAL_I2C_Mem_Read(&hi2c2, MPU_ADDR, reg, 1, &data, 1, HAL_MAX_DELAY);
 800ba16:	79fb      	ldrb	r3, [r7, #7]
 800ba18:	b29a      	uxth	r2, r3
 800ba1a:	f04f 33ff 	mov.w	r3, #4294967295
 800ba1e:	9302      	str	r3, [sp, #8]
 800ba20:	2301      	movs	r3, #1
 800ba22:	9301      	str	r3, [sp, #4]
 800ba24:	f107 030f 	add.w	r3, r7, #15
 800ba28:	9300      	str	r3, [sp, #0]
 800ba2a:	2301      	movs	r3, #1
 800ba2c:	21d0      	movs	r1, #208	@ 0xd0
 800ba2e:	4804      	ldr	r0, [pc, #16]	@ (800ba40 <MPU_ReadReg+0x34>)
 800ba30:	f7f7 fb52 	bl	80030d8 <HAL_I2C_Mem_Read>
    return data;
 800ba34:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba36:	4618      	mov	r0, r3
 800ba38:	3710      	adds	r7, #16
 800ba3a:	46bd      	mov	sp, r7
 800ba3c:	bd80      	pop	{r7, pc}
 800ba3e:	bf00      	nop
 800ba40:	20000038 	.word	0x20000038

0800ba44 <MPU_WriteReg>:

void MPU_WriteReg(uint8_t reg, uint8_t value) {
 800ba44:	b580      	push	{r7, lr}
 800ba46:	b086      	sub	sp, #24
 800ba48:	af04      	add	r7, sp, #16
 800ba4a:	4603      	mov	r3, r0
 800ba4c:	460a      	mov	r2, r1
 800ba4e:	71fb      	strb	r3, [r7, #7]
 800ba50:	4613      	mov	r3, r2
 800ba52:	71bb      	strb	r3, [r7, #6]
    HAL_I2C_Mem_Write(&hi2c2, MPU_ADDR, reg, 1, &value, 1, HAL_MAX_DELAY);
 800ba54:	79fb      	ldrb	r3, [r7, #7]
 800ba56:	b29a      	uxth	r2, r3
 800ba58:	f04f 33ff 	mov.w	r3, #4294967295
 800ba5c:	9302      	str	r3, [sp, #8]
 800ba5e:	2301      	movs	r3, #1
 800ba60:	9301      	str	r3, [sp, #4]
 800ba62:	1dbb      	adds	r3, r7, #6
 800ba64:	9300      	str	r3, [sp, #0]
 800ba66:	2301      	movs	r3, #1
 800ba68:	21d0      	movs	r1, #208	@ 0xd0
 800ba6a:	4803      	ldr	r0, [pc, #12]	@ (800ba78 <MPU_WriteReg+0x34>)
 800ba6c:	f7f7 fa20 	bl	8002eb0 <HAL_I2C_Mem_Write>
}
 800ba70:	bf00      	nop
 800ba72:	3708      	adds	r7, #8
 800ba74:	46bd      	mov	sp, r7
 800ba76:	bd80      	pop	{r7, pc}
 800ba78:	20000038 	.word	0x20000038

0800ba7c <MPU_Init>:

void MPU_Init(void) {
 800ba7c:	b580      	push	{r7, lr}
 800ba7e:	b084      	sub	sp, #16
 800ba80:	af02      	add	r7, sp, #8
    // Wake up the MPU
    MPU_WriteReg(PWR_MGMT_1_REG, 0x00);
 800ba82:	2100      	movs	r1, #0
 800ba84:	206b      	movs	r0, #107	@ 0x6b
 800ba86:	f7ff ffdd 	bl	800ba44 <MPU_WriteReg>
    HAL_Delay(100);
 800ba8a:	2064      	movs	r0, #100	@ 0x64
 800ba8c:	f7f5 fb90 	bl	80011b0 <HAL_Delay>

    // Verify communication
    uint8_t who_am_i = MPU_ReadReg(WHO_AM_I_REG);
 800ba90:	2075      	movs	r0, #117	@ 0x75
 800ba92:	f7ff ffbb 	bl	800ba0c <MPU_ReadReg>
 800ba96:	4603      	mov	r3, r0
 800ba98:	71fb      	strb	r3, [r7, #7]
    if (who_am_i == 0x71 || who_am_i == 0x73) {
 800ba9a:	79fb      	ldrb	r3, [r7, #7]
 800ba9c:	2b71      	cmp	r3, #113	@ 0x71
 800ba9e:	d002      	beq.n	800baa6 <MPU_Init+0x2a>
 800baa0:	79fb      	ldrb	r3, [r7, #7]
 800baa2:	2b73      	cmp	r3, #115	@ 0x73
 800baa4:	d108      	bne.n	800bab8 <MPU_Init+0x3c>
    	APP_LOG(TS_ON, VLEVEL_L,"MPU9250 detected! WHO_AM_I = 0x%X\r\n", who_am_i);
 800baa6:	79fb      	ldrb	r3, [r7, #7]
 800baa8:	9300      	str	r3, [sp, #0]
 800baaa:	4b0a      	ldr	r3, [pc, #40]	@ (800bad4 <MPU_Init+0x58>)
 800baac:	2201      	movs	r2, #1
 800baae:	2100      	movs	r1, #0
 800bab0:	2001      	movs	r0, #1
 800bab2:	f001 f895 	bl	800cbe0 <UTIL_ADV_TRACE_COND_FSend>
 800bab6:	e008      	b.n	800baca <MPU_Init+0x4e>
    } else {
    	APP_LOG(TS_ON, VLEVEL_L,"MPU9250 not found! Read: 0x%X\r\n", who_am_i);
 800bab8:	79fb      	ldrb	r3, [r7, #7]
 800baba:	9300      	str	r3, [sp, #0]
 800babc:	4b06      	ldr	r3, [pc, #24]	@ (800bad8 <MPU_Init+0x5c>)
 800babe:	2201      	movs	r2, #1
 800bac0:	2100      	movs	r1, #0
 800bac2:	2001      	movs	r0, #1
 800bac4:	f001 f88c 	bl	800cbe0 <UTIL_ADV_TRACE_COND_FSend>
    }
}
 800bac8:	bf00      	nop
 800baca:	bf00      	nop
 800bacc:	3708      	adds	r7, #8
 800bace:	46bd      	mov	sp, r7
 800bad0:	bd80      	pop	{r7, pc}
 800bad2:	bf00      	nop
 800bad4:	0800d21c 	.word	0x0800d21c
 800bad8:	0800d240 	.word	0x0800d240

0800badc <MPU_ReadAccel_f>:


void MPU_ReadAccel_f(float* ax, float* ay, float* az) {
 800badc:	b580      	push	{r7, lr}
 800bade:	b08e      	sub	sp, #56	@ 0x38
 800bae0:	af04      	add	r7, sp, #16
 800bae2:	60f8      	str	r0, [r7, #12]
 800bae4:	60b9      	str	r1, [r7, #8]
 800bae6:	607a      	str	r2, [r7, #4]
	 *
	 */
    int16_t rawX, rawY, rawZ;
    uint8_t rawData[6];

    HAL_I2C_Mem_Read(&hi2c2, MPU_ADDR, ACCEL_XOUT_H, 1, rawData, 6, HAL_MAX_DELAY);
 800bae8:	f04f 33ff 	mov.w	r3, #4294967295
 800baec:	9302      	str	r3, [sp, #8]
 800baee:	2306      	movs	r3, #6
 800baf0:	9301      	str	r3, [sp, #4]
 800baf2:	f107 0310 	add.w	r3, r7, #16
 800baf6:	9300      	str	r3, [sp, #0]
 800baf8:	2301      	movs	r3, #1
 800bafa:	223b      	movs	r2, #59	@ 0x3b
 800bafc:	21d0      	movs	r1, #208	@ 0xd0
 800bafe:	482d      	ldr	r0, [pc, #180]	@ (800bbb4 <MPU_ReadAccel_f+0xd8>)
 800bb00:	f7f7 faea 	bl	80030d8 <HAL_I2C_Mem_Read>
    rawX = ((int16_t)rawData[0] << 8) | rawData[1];
 800bb04:	7c3b      	ldrb	r3, [r7, #16]
 800bb06:	021b      	lsls	r3, r3, #8
 800bb08:	b21a      	sxth	r2, r3
 800bb0a:	7c7b      	ldrb	r3, [r7, #17]
 800bb0c:	b21b      	sxth	r3, r3
 800bb0e:	4313      	orrs	r3, r2
 800bb10:	84fb      	strh	r3, [r7, #38]	@ 0x26
    rawY = ((int16_t)rawData[2] << 8) | rawData[3];
 800bb12:	7cbb      	ldrb	r3, [r7, #18]
 800bb14:	021b      	lsls	r3, r3, #8
 800bb16:	b21a      	sxth	r2, r3
 800bb18:	7cfb      	ldrb	r3, [r7, #19]
 800bb1a:	b21b      	sxth	r3, r3
 800bb1c:	4313      	orrs	r3, r2
 800bb1e:	84bb      	strh	r3, [r7, #36]	@ 0x24
    rawZ = ((int16_t)rawData[4] << 8) | rawData[5];
 800bb20:	7d3b      	ldrb	r3, [r7, #20]
 800bb22:	021b      	lsls	r3, r3, #8
 800bb24:	b21a      	sxth	r2, r3
 800bb26:	7d7b      	ldrb	r3, [r7, #21]
 800bb28:	b21b      	sxth	r3, r3
 800bb2a:	4313      	orrs	r3, r2
 800bb2c:	847b      	strh	r3, [r7, #34]	@ 0x22

    float sensitivity = 16384.0f;  // for +-2g
 800bb2e:	f04f 438d 	mov.w	r3, #1182793728	@ 0x46800000
 800bb32:	61fb      	str	r3, [r7, #28]
    float g = 9.81f;
 800bb34:	4b20      	ldr	r3, [pc, #128]	@ (800bbb8 <MPU_ReadAccel_f+0xdc>)
 800bb36:	61bb      	str	r3, [r7, #24]
    *ax = (float)rawX / sensitivity * g;
 800bb38:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 800bb3c:	4618      	mov	r0, r3
 800bb3e:	f7f4 fbdd 	bl	80002fc <__aeabi_i2f>
 800bb42:	4603      	mov	r3, r0
 800bb44:	69f9      	ldr	r1, [r7, #28]
 800bb46:	4618      	mov	r0, r3
 800bb48:	f7f4 fce0 	bl	800050c <__aeabi_fdiv>
 800bb4c:	4603      	mov	r3, r0
 800bb4e:	69b9      	ldr	r1, [r7, #24]
 800bb50:	4618      	mov	r0, r3
 800bb52:	f7f4 fc27 	bl	80003a4 <__aeabi_fmul>
 800bb56:	4603      	mov	r3, r0
 800bb58:	461a      	mov	r2, r3
 800bb5a:	68fb      	ldr	r3, [r7, #12]
 800bb5c:	601a      	str	r2, [r3, #0]
    *ay = (float)rawY / sensitivity * g;
 800bb5e:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 800bb62:	4618      	mov	r0, r3
 800bb64:	f7f4 fbca 	bl	80002fc <__aeabi_i2f>
 800bb68:	4603      	mov	r3, r0
 800bb6a:	69f9      	ldr	r1, [r7, #28]
 800bb6c:	4618      	mov	r0, r3
 800bb6e:	f7f4 fccd 	bl	800050c <__aeabi_fdiv>
 800bb72:	4603      	mov	r3, r0
 800bb74:	69b9      	ldr	r1, [r7, #24]
 800bb76:	4618      	mov	r0, r3
 800bb78:	f7f4 fc14 	bl	80003a4 <__aeabi_fmul>
 800bb7c:	4603      	mov	r3, r0
 800bb7e:	461a      	mov	r2, r3
 800bb80:	68bb      	ldr	r3, [r7, #8]
 800bb82:	601a      	str	r2, [r3, #0]
    *az = (float)rawZ / sensitivity * g;
 800bb84:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 800bb88:	4618      	mov	r0, r3
 800bb8a:	f7f4 fbb7 	bl	80002fc <__aeabi_i2f>
 800bb8e:	4603      	mov	r3, r0
 800bb90:	69f9      	ldr	r1, [r7, #28]
 800bb92:	4618      	mov	r0, r3
 800bb94:	f7f4 fcba 	bl	800050c <__aeabi_fdiv>
 800bb98:	4603      	mov	r3, r0
 800bb9a:	69b9      	ldr	r1, [r7, #24]
 800bb9c:	4618      	mov	r0, r3
 800bb9e:	f7f4 fc01 	bl	80003a4 <__aeabi_fmul>
 800bba2:	4603      	mov	r3, r0
 800bba4:	461a      	mov	r2, r3
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	601a      	str	r2, [r3, #0]
    return;
 800bbaa:	bf00      	nop
}
 800bbac:	3728      	adds	r7, #40	@ 0x28
 800bbae:	46bd      	mov	sp, r7
 800bbb0:	bd80      	pop	{r7, pc}
 800bbb2:	bf00      	nop
 800bbb4:	20000038 	.word	0x20000038
 800bbb8:	411cf5c3 	.word	0x411cf5c3

0800bbbc <OnTxDone>:

/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/
static void OnTxDone(void)
{
 800bbbc:	b580      	push	{r7, lr}
 800bbbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnTxDone */
  //[JT]
  APP_LOG(TS_ON, VLEVEL_L, "OnTxDone\n\r");
 800bbc0:	4b05      	ldr	r3, [pc, #20]	@ (800bbd8 <OnTxDone+0x1c>)
 800bbc2:	2201      	movs	r2, #1
 800bbc4:	2100      	movs	r1, #0
 800bbc6:	2001      	movs	r0, #1
 800bbc8:	f001 f80a 	bl	800cbe0 <UTIL_ADV_TRACE_COND_FSend>
  UTIL_TIMER_Start(&timerTransmit);  //Transmit packet in 2s
 800bbcc:	4803      	ldr	r0, [pc, #12]	@ (800bbdc <OnTxDone+0x20>)
 800bbce:	f000 fda1 	bl	800c714 <UTIL_TIMER_Start>
  /* USER CODE END OnTxDone */
}
 800bbd2:	bf00      	nop
 800bbd4:	bd80      	pop	{r7, pc}
 800bbd6:	bf00      	nop
 800bbd8:	0800d260 	.word	0x0800d260
 800bbdc:	2000036c 	.word	0x2000036c

0800bbe0 <OnRxDone>:

static void OnRxDone(uint8_t *payload, uint16_t size, int16_t rssi, int8_t LoraSnr_FskCfo)
{
 800bbe0:	b480      	push	{r7}
 800bbe2:	b085      	sub	sp, #20
 800bbe4:	af00      	add	r7, sp, #0
 800bbe6:	60f8      	str	r0, [r7, #12]
 800bbe8:	4608      	mov	r0, r1
 800bbea:	4611      	mov	r1, r2
 800bbec:	461a      	mov	r2, r3
 800bbee:	4603      	mov	r3, r0
 800bbf0:	817b      	strh	r3, [r7, #10]
 800bbf2:	460b      	mov	r3, r1
 800bbf4:	813b      	strh	r3, [r7, #8]
 800bbf6:	4613      	mov	r3, r2
 800bbf8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnRxDone */
  /* USER CODE END OnRxDone */
}
 800bbfa:	bf00      	nop
 800bbfc:	3714      	adds	r7, #20
 800bbfe:	46bd      	mov	sp, r7
 800bc00:	bc80      	pop	{r7}
 800bc02:	4770      	bx	lr

0800bc04 <OnTxTimeout>:

static void OnTxTimeout(void)
{
 800bc04:	b480      	push	{r7}
 800bc06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnTxTimeout */
  /* USER CODE END OnTxTimeout */
}
 800bc08:	bf00      	nop
 800bc0a:	46bd      	mov	sp, r7
 800bc0c:	bc80      	pop	{r7}
 800bc0e:	4770      	bx	lr

0800bc10 <OnRxTimeout>:

static void OnRxTimeout(void)
{
 800bc10:	b480      	push	{r7}
 800bc12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnRxTimeout */
  /* USER CODE END OnRxTimeout */
}
 800bc14:	bf00      	nop
 800bc16:	46bd      	mov	sp, r7
 800bc18:	bc80      	pop	{r7}
 800bc1a:	4770      	bx	lr

0800bc1c <OnRxError>:

static void OnRxError(void)
{
 800bc1c:	b480      	push	{r7}
 800bc1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnRxError */
  /* USER CODE END OnRxError */
}
 800bc20:	bf00      	nop
 800bc22:	46bd      	mov	sp, r7
 800bc24:	bc80      	pop	{r7}
 800bc26:	4770      	bx	lr

0800bc28 <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 800bc28:	b580      	push	{r7, lr}
 800bc2a:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_Init();
 800bc2c:	f7f5 ffe6 	bl	8001bfc <BSP_RADIO_Init>
 800bc30:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_Init_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_Init_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800bc32:	4618      	mov	r0, r3
 800bc34:	bd80      	pop	{r7, pc}

0800bc36 <RBI_ConfigRFSwitch>:
  return retcode;
#endif  /* USE_BSP_DRIVER */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 800bc36:	b580      	push	{r7, lr}
 800bc38:	b082      	sub	sp, #8
 800bc3a:	af00      	add	r7, sp, #0
 800bc3c:	4603      	mov	r3, r0
 800bc3e:	71fb      	strb	r3, [r7, #7]
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
 800bc40:	79fb      	ldrb	r3, [r7, #7]
 800bc42:	4618      	mov	r0, r3
 800bc44:	f7f6 f818 	bl	8001c78 <BSP_RADIO_ConfigRFSwitch>
 800bc48:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_ConfigRFSwitch_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_ConfigRFSwitch_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 800bc4a:	4618      	mov	r0, r3
 800bc4c:	3708      	adds	r7, #8
 800bc4e:	46bd      	mov	sp, r7
 800bc50:	bd80      	pop	{r7, pc}

0800bc52 <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 800bc52:	b580      	push	{r7, lr}
 800bc54:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetTxConfig();
 800bc56:	f7f6 f86b 	bl	8001d30 <BSP_RADIO_GetTxConfig>
 800bc5a:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_GetTxConfig_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_GetTxConfig_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 800bc5c:	4618      	mov	r0, r3
 800bc5e:	bd80      	pop	{r7, pc}

0800bc60 <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 800bc60:	b580      	push	{r7, lr}
 800bc62:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsTCXO();
 800bc64:	f7f6 f86b 	bl	8001d3e <BSP_RADIO_IsTCXO>
 800bc68:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsTCXO_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsTCXO_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800bc6a:	4618      	mov	r0, r3
 800bc6c:	bd80      	pop	{r7, pc}

0800bc6e <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 800bc6e:	b580      	push	{r7, lr}
 800bc70:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsDCDC();
 800bc72:	f7f6 f86b 	bl	8001d4c <BSP_RADIO_IsDCDC>
 800bc76:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsDCDC_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsDCDC_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800bc78:	4618      	mov	r0, r3
 800bc7a:	bd80      	pop	{r7, pc}

0800bc7c <RBI_GetRFOMaxPowerConfig>:

int32_t RBI_GetRFOMaxPowerConfig(RBI_RFOMaxPowerConfig_TypeDef Config)
{
 800bc7c:	b580      	push	{r7, lr}
 800bc7e:	b082      	sub	sp, #8
 800bc80:	af00      	add	r7, sp, #0
 800bc82:	4603      	mov	r3, r0
 800bc84:	71fb      	strb	r3, [r7, #7]
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetRFOMaxPowerConfig((BSP_RADIO_RFOMaxPowerConfig_TypeDef) Config);
 800bc86:	79fb      	ldrb	r3, [r7, #7]
 800bc88:	4618      	mov	r0, r3
 800bc8a:	f7f6 f866 	bl	8001d5a <BSP_RADIO_GetRFOMaxPowerConfig>
 800bc8e:	4603      	mov	r3, r0
    ret = 22; /*dBm*/
  }
  /* USER CODE END RBI_GetRFOMaxPowerConfig_2 */
  return ret;
#endif  /* USE_BSP_DRIVER  */
}
 800bc90:	4618      	mov	r0, r3
 800bc92:	3708      	adds	r7, #8
 800bc94:	46bd      	mov	sp, r7
 800bc96:	bd80      	pop	{r7, pc}

0800bc98 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 800bc98:	b480      	push	{r7}
 800bc9a:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 800bc9c:	4b04      	ldr	r3, [pc, #16]	@ (800bcb0 <UTIL_LPM_Init+0x18>)
 800bc9e:	2200      	movs	r2, #0
 800bca0:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 800bca2:	4b04      	ldr	r3, [pc, #16]	@ (800bcb4 <UTIL_LPM_Init+0x1c>)
 800bca4:	2200      	movs	r2, #0
 800bca6:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 800bca8:	bf00      	nop
 800bcaa:	46bd      	mov	sp, r7
 800bcac:	bc80      	pop	{r7}
 800bcae:	4770      	bx	lr
 800bcb0:	200003b0 	.word	0x200003b0
 800bcb4:	200003b4 	.word	0x200003b4

0800bcb8 <UTIL_LPM_SetStopMode>:
void UTIL_LPM_DeInit( void )
{
}

void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 800bcb8:	b480      	push	{r7}
 800bcba:	b087      	sub	sp, #28
 800bcbc:	af00      	add	r7, sp, #0
 800bcbe:	6078      	str	r0, [r7, #4]
 800bcc0:	460b      	mov	r3, r1
 800bcc2:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800bcc4:	f3ef 8310 	mrs	r3, PRIMASK
 800bcc8:	613b      	str	r3, [r7, #16]
  return(result);
 800bcca:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 800bccc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800bcce:	b672      	cpsid	i
}
 800bcd0:	bf00      	nop
  
  switch( state )
 800bcd2:	78fb      	ldrb	r3, [r7, #3]
 800bcd4:	2b00      	cmp	r3, #0
 800bcd6:	d008      	beq.n	800bcea <UTIL_LPM_SetStopMode+0x32>
 800bcd8:	2b01      	cmp	r3, #1
 800bcda:	d10e      	bne.n	800bcfa <UTIL_LPM_SetStopMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      StopModeDisable |= lpm_id_bm;
 800bcdc:	4b0d      	ldr	r3, [pc, #52]	@ (800bd14 <UTIL_LPM_SetStopMode+0x5c>)
 800bcde:	681a      	ldr	r2, [r3, #0]
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	4313      	orrs	r3, r2
 800bce4:	4a0b      	ldr	r2, [pc, #44]	@ (800bd14 <UTIL_LPM_SetStopMode+0x5c>)
 800bce6:	6013      	str	r3, [r2, #0]
      break;
 800bce8:	e008      	b.n	800bcfc <UTIL_LPM_SetStopMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      StopModeDisable &= ( ~lpm_id_bm );
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	43da      	mvns	r2, r3
 800bcee:	4b09      	ldr	r3, [pc, #36]	@ (800bd14 <UTIL_LPM_SetStopMode+0x5c>)
 800bcf0:	681b      	ldr	r3, [r3, #0]
 800bcf2:	4013      	ands	r3, r2
 800bcf4:	4a07      	ldr	r2, [pc, #28]	@ (800bd14 <UTIL_LPM_SetStopMode+0x5c>)
 800bcf6:	6013      	str	r3, [r2, #0]
      break;
 800bcf8:	e000      	b.n	800bcfc <UTIL_LPM_SetStopMode+0x44>
    }
  default :
    {
      break;
 800bcfa:	bf00      	nop
 800bcfc:	697b      	ldr	r3, [r7, #20]
 800bcfe:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bd00:	68fb      	ldr	r3, [r7, #12]
 800bd02:	f383 8810 	msr	PRIMASK, r3
}
 800bd06:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 800bd08:	bf00      	nop
 800bd0a:	371c      	adds	r7, #28
 800bd0c:	46bd      	mov	sp, r7
 800bd0e:	bc80      	pop	{r7}
 800bd10:	4770      	bx	lr
 800bd12:	bf00      	nop
 800bd14:	200003b0 	.word	0x200003b0

0800bd18 <UTIL_LPM_SetOffMode>:

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 800bd18:	b480      	push	{r7}
 800bd1a:	b087      	sub	sp, #28
 800bd1c:	af00      	add	r7, sp, #0
 800bd1e:	6078      	str	r0, [r7, #4]
 800bd20:	460b      	mov	r3, r1
 800bd22:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800bd24:	f3ef 8310 	mrs	r3, PRIMASK
 800bd28:	613b      	str	r3, [r7, #16]
  return(result);
 800bd2a:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 800bd2c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800bd2e:	b672      	cpsid	i
}
 800bd30:	bf00      	nop
  
  switch(state)
 800bd32:	78fb      	ldrb	r3, [r7, #3]
 800bd34:	2b00      	cmp	r3, #0
 800bd36:	d008      	beq.n	800bd4a <UTIL_LPM_SetOffMode+0x32>
 800bd38:	2b01      	cmp	r3, #1
 800bd3a:	d10e      	bne.n	800bd5a <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 800bd3c:	4b0d      	ldr	r3, [pc, #52]	@ (800bd74 <UTIL_LPM_SetOffMode+0x5c>)
 800bd3e:	681a      	ldr	r2, [r3, #0]
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	4313      	orrs	r3, r2
 800bd44:	4a0b      	ldr	r2, [pc, #44]	@ (800bd74 <UTIL_LPM_SetOffMode+0x5c>)
 800bd46:	6013      	str	r3, [r2, #0]
      break;
 800bd48:	e008      	b.n	800bd5c <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	43da      	mvns	r2, r3
 800bd4e:	4b09      	ldr	r3, [pc, #36]	@ (800bd74 <UTIL_LPM_SetOffMode+0x5c>)
 800bd50:	681b      	ldr	r3, [r3, #0]
 800bd52:	4013      	ands	r3, r2
 800bd54:	4a07      	ldr	r2, [pc, #28]	@ (800bd74 <UTIL_LPM_SetOffMode+0x5c>)
 800bd56:	6013      	str	r3, [r2, #0]
      break;
 800bd58:	e000      	b.n	800bd5c <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 800bd5a:	bf00      	nop
 800bd5c:	697b      	ldr	r3, [r7, #20]
 800bd5e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bd60:	68fb      	ldr	r3, [r7, #12]
 800bd62:	f383 8810 	msr	PRIMASK, r3
}
 800bd66:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 800bd68:	bf00      	nop
 800bd6a:	371c      	adds	r7, #28
 800bd6c:	46bd      	mov	sp, r7
 800bd6e:	bc80      	pop	{r7}
 800bd70:	4770      	bx	lr
 800bd72:	bf00      	nop
 800bd74:	200003b4 	.word	0x200003b4

0800bd78 <UTIL_LPM_EnterLowPower>:

  return mode_selected;
}

void UTIL_LPM_EnterLowPower( void )
{
 800bd78:	b580      	push	{r7, lr}
 800bd7a:	b084      	sub	sp, #16
 800bd7c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800bd7e:	f3ef 8310 	mrs	r3, PRIMASK
 800bd82:	60bb      	str	r3, [r7, #8]
  return(result);
 800bd84:	68bb      	ldr	r3, [r7, #8]
  UTIL_LPM_ENTER_CRITICAL_SECTION_ELP( );
 800bd86:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800bd88:	b672      	cpsid	i
}
 800bd8a:	bf00      	nop

  if( StopModeDisable != UTIL_LPM_NO_BIT_SET )
 800bd8c:	4b12      	ldr	r3, [pc, #72]	@ (800bdd8 <UTIL_LPM_EnterLowPower+0x60>)
 800bd8e:	681b      	ldr	r3, [r3, #0]
 800bd90:	2b00      	cmp	r3, #0
 800bd92:	d006      	beq.n	800bda2 <UTIL_LPM_EnterLowPower+0x2a>
  {
    /**
     * At least one user disallows Stop Mode
     * SLEEP mode is required
     */
      UTIL_PowerDriver.EnterSleepMode( );
 800bd94:	4b11      	ldr	r3, [pc, #68]	@ (800bddc <UTIL_LPM_EnterLowPower+0x64>)
 800bd96:	681b      	ldr	r3, [r3, #0]
 800bd98:	4798      	blx	r3
      UTIL_PowerDriver.ExitSleepMode( );
 800bd9a:	4b10      	ldr	r3, [pc, #64]	@ (800bddc <UTIL_LPM_EnterLowPower+0x64>)
 800bd9c:	685b      	ldr	r3, [r3, #4]
 800bd9e:	4798      	blx	r3
 800bda0:	e010      	b.n	800bdc4 <UTIL_LPM_EnterLowPower+0x4c>
  }
  else
  { 
    if( OffModeDisable != UTIL_LPM_NO_BIT_SET )
 800bda2:	4b0f      	ldr	r3, [pc, #60]	@ (800bde0 <UTIL_LPM_EnterLowPower+0x68>)
 800bda4:	681b      	ldr	r3, [r3, #0]
 800bda6:	2b00      	cmp	r3, #0
 800bda8:	d006      	beq.n	800bdb8 <UTIL_LPM_EnterLowPower+0x40>
    {
      /**
       * At least one user disallows Off Mode
       * STOP mode is required
       */
        UTIL_PowerDriver.EnterStopMode( );
 800bdaa:	4b0c      	ldr	r3, [pc, #48]	@ (800bddc <UTIL_LPM_EnterLowPower+0x64>)
 800bdac:	689b      	ldr	r3, [r3, #8]
 800bdae:	4798      	blx	r3
        UTIL_PowerDriver.ExitStopMode( );
 800bdb0:	4b0a      	ldr	r3, [pc, #40]	@ (800bddc <UTIL_LPM_EnterLowPower+0x64>)
 800bdb2:	68db      	ldr	r3, [r3, #12]
 800bdb4:	4798      	blx	r3
 800bdb6:	e005      	b.n	800bdc4 <UTIL_LPM_EnterLowPower+0x4c>
    else
    {
      /**
       * OFF mode is required
       */
      UTIL_PowerDriver.EnterOffMode( );
 800bdb8:	4b08      	ldr	r3, [pc, #32]	@ (800bddc <UTIL_LPM_EnterLowPower+0x64>)
 800bdba:	691b      	ldr	r3, [r3, #16]
 800bdbc:	4798      	blx	r3
      UTIL_PowerDriver.ExitOffMode( );
 800bdbe:	4b07      	ldr	r3, [pc, #28]	@ (800bddc <UTIL_LPM_EnterLowPower+0x64>)
 800bdc0:	695b      	ldr	r3, [r3, #20]
 800bdc2:	4798      	blx	r3
 800bdc4:	68fb      	ldr	r3, [r7, #12]
 800bdc6:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	f383 8810 	msr	PRIMASK, r3
}
 800bdce:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION_ELP( );
}
 800bdd0:	bf00      	nop
 800bdd2:	3710      	adds	r7, #16
 800bdd4:	46bd      	mov	sp, r7
 800bdd6:	bd80      	pop	{r7, pc}
 800bdd8:	200003b0 	.word	0x200003b0
 800bddc:	0800d2c4 	.word	0x0800d2c4
 800bde0:	200003b4 	.word	0x200003b4

0800bde4 <UTIL_MEM_cpy_8>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

void UTIL_MEM_cpy_8( void *dst, const void *src, uint16_t size )
{
 800bde4:	b480      	push	{r7}
 800bde6:	b087      	sub	sp, #28
 800bde8:	af00      	add	r7, sp, #0
 800bdea:	60f8      	str	r0, [r7, #12]
 800bdec:	60b9      	str	r1, [r7, #8]
 800bdee:	4613      	mov	r3, r2
 800bdf0:	80fb      	strh	r3, [r7, #6]
  uint8_t* dst8= (uint8_t *) dst;
 800bdf2:	68fb      	ldr	r3, [r7, #12]
 800bdf4:	617b      	str	r3, [r7, #20]
  uint8_t* src8= (uint8_t *) src;
 800bdf6:	68bb      	ldr	r3, [r7, #8]
 800bdf8:	613b      	str	r3, [r7, #16]

  while( size-- )
 800bdfa:	e007      	b.n	800be0c <UTIL_MEM_cpy_8+0x28>
    {
        *dst8++ = *src8++;
 800bdfc:	693a      	ldr	r2, [r7, #16]
 800bdfe:	1c53      	adds	r3, r2, #1
 800be00:	613b      	str	r3, [r7, #16]
 800be02:	697b      	ldr	r3, [r7, #20]
 800be04:	1c59      	adds	r1, r3, #1
 800be06:	6179      	str	r1, [r7, #20]
 800be08:	7812      	ldrb	r2, [r2, #0]
 800be0a:	701a      	strb	r2, [r3, #0]
  while( size-- )
 800be0c:	88fb      	ldrh	r3, [r7, #6]
 800be0e:	1e5a      	subs	r2, r3, #1
 800be10:	80fa      	strh	r2, [r7, #6]
 800be12:	2b00      	cmp	r3, #0
 800be14:	d1f2      	bne.n	800bdfc <UTIL_MEM_cpy_8+0x18>
    }
}
 800be16:	bf00      	nop
 800be18:	bf00      	nop
 800be1a:	371c      	adds	r7, #28
 800be1c:	46bd      	mov	sp, r7
 800be1e:	bc80      	pop	{r7}
 800be20:	4770      	bx	lr

0800be22 <UTIL_MEM_set_8>:
        *dst8-- = *src8++;
    }
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
 800be22:	b480      	push	{r7}
 800be24:	b085      	sub	sp, #20
 800be26:	af00      	add	r7, sp, #0
 800be28:	6078      	str	r0, [r7, #4]
 800be2a:	460b      	mov	r3, r1
 800be2c:	70fb      	strb	r3, [r7, #3]
 800be2e:	4613      	mov	r3, r2
 800be30:	803b      	strh	r3, [r7, #0]
  uint8_t* dst8= (uint8_t *) dst;
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	60fb      	str	r3, [r7, #12]
  while( size-- )
 800be36:	e004      	b.n	800be42 <UTIL_MEM_set_8+0x20>
  {
    *dst8++ = value;
 800be38:	68fb      	ldr	r3, [r7, #12]
 800be3a:	1c5a      	adds	r2, r3, #1
 800be3c:	60fa      	str	r2, [r7, #12]
 800be3e:	78fa      	ldrb	r2, [r7, #3]
 800be40:	701a      	strb	r2, [r3, #0]
  while( size-- )
 800be42:	883b      	ldrh	r3, [r7, #0]
 800be44:	1e5a      	subs	r2, r3, #1
 800be46:	803a      	strh	r2, [r7, #0]
 800be48:	2b00      	cmp	r3, #0
 800be4a:	d1f5      	bne.n	800be38 <UTIL_MEM_set_8+0x16>
  }
}
 800be4c:	bf00      	nop
 800be4e:	bf00      	nop
 800be50:	3714      	adds	r7, #20
 800be52:	46bd      	mov	sp, r7
 800be54:	bc80      	pop	{r7}
 800be56:	4770      	bx	lr

0800be58 <SysTimeAdd>:
  * @addtogroup SYSTIME_exported_function
  *  @{
  */

SysTime_t SysTimeAdd( SysTime_t a, SysTime_t b )
{
 800be58:	b082      	sub	sp, #8
 800be5a:	b480      	push	{r7}
 800be5c:	b087      	sub	sp, #28
 800be5e:	af00      	add	r7, sp, #0
 800be60:	60f8      	str	r0, [r7, #12]
 800be62:	1d38      	adds	r0, r7, #4
 800be64:	e880 0006 	stmia.w	r0, {r1, r2}
 800be68:	627b      	str	r3, [r7, #36]	@ 0x24
  SysTime_t c =  { .Seconds = 0, .SubSeconds = 0 };
 800be6a:	2300      	movs	r3, #0
 800be6c:	613b      	str	r3, [r7, #16]
 800be6e:	2300      	movs	r3, #0
 800be70:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds + b.Seconds;
 800be72:	687a      	ldr	r2, [r7, #4]
 800be74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be76:	4413      	add	r3, r2
 800be78:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds + b.SubSeconds;
 800be7a:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800be7e:	b29a      	uxth	r2, r3
 800be80:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 800be84:	b29b      	uxth	r3, r3
 800be86:	4413      	add	r3, r2
 800be88:	b29b      	uxth	r3, r3
 800be8a:	b21b      	sxth	r3, r3
 800be8c:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds >= 1000 )
 800be8e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800be92:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800be96:	db0a      	blt.n	800beae <SysTimeAdd+0x56>
  {
    c.Seconds++;
 800be98:	693b      	ldr	r3, [r7, #16]
 800be9a:	3301      	adds	r3, #1
 800be9c:	613b      	str	r3, [r7, #16]
    c.SubSeconds -= 1000;
 800be9e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800bea2:	b29b      	uxth	r3, r3
 800bea4:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 800bea8:	b29b      	uxth	r3, r3
 800beaa:	b21b      	sxth	r3, r3
 800beac:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 800beae:	68fb      	ldr	r3, [r7, #12]
 800beb0:	461a      	mov	r2, r3
 800beb2:	f107 0310 	add.w	r3, r7, #16
 800beb6:	e893 0003 	ldmia.w	r3, {r0, r1}
 800beba:	e882 0003 	stmia.w	r2, {r0, r1}
}
 800bebe:	68f8      	ldr	r0, [r7, #12]
 800bec0:	371c      	adds	r7, #28
 800bec2:	46bd      	mov	sp, r7
 800bec4:	bc80      	pop	{r7}
 800bec6:	b002      	add	sp, #8
 800bec8:	4770      	bx	lr
	...

0800becc <SysTimeGet>:
  UTIL_SYSTIMDriver.BKUPWrite_Seconds( DeltaTime.Seconds );
  UTIL_SYSTIMDriver.BKUPWrite_SubSeconds( ( uint32_t ) DeltaTime.SubSeconds );
}

SysTime_t SysTimeGet( void )
{
 800becc:	b580      	push	{r7, lr}
 800bece:	b08a      	sub	sp, #40	@ 0x28
 800bed0:	af02      	add	r7, sp, #8
 800bed2:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 800bed4:	2300      	movs	r3, #0
 800bed6:	61bb      	str	r3, [r7, #24]
 800bed8:	2300      	movs	r3, #0
 800beda:	83bb      	strh	r3, [r7, #28]
  SysTime_t sysTime = { .Seconds = 0, .SubSeconds = 0 };
 800bedc:	2300      	movs	r3, #0
 800bede:	613b      	str	r3, [r7, #16]
 800bee0:	2300      	movs	r3, #0
 800bee2:	82bb      	strh	r3, [r7, #20]
  SysTime_t DeltaTime;

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 800bee4:	4b14      	ldr	r3, [pc, #80]	@ (800bf38 <SysTimeGet+0x6c>)
 800bee6:	691b      	ldr	r3, [r3, #16]
 800bee8:	f107 0218 	add.w	r2, r7, #24
 800beec:	3204      	adds	r2, #4
 800beee:	4610      	mov	r0, r2
 800bef0:	4798      	blx	r3
 800bef2:	4603      	mov	r3, r0
 800bef4:	61bb      	str	r3, [r7, #24]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 800bef6:	4b10      	ldr	r3, [pc, #64]	@ (800bf38 <SysTimeGet+0x6c>)
 800bef8:	68db      	ldr	r3, [r3, #12]
 800befa:	4798      	blx	r3
 800befc:	4603      	mov	r3, r0
 800befe:	b21b      	sxth	r3, r3
 800bf00:	81bb      	strh	r3, [r7, #12]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 800bf02:	4b0d      	ldr	r3, [pc, #52]	@ (800bf38 <SysTimeGet+0x6c>)
 800bf04:	685b      	ldr	r3, [r3, #4]
 800bf06:	4798      	blx	r3
 800bf08:	4603      	mov	r3, r0
 800bf0a:	60bb      	str	r3, [r7, #8]

  sysTime = SysTimeAdd( DeltaTime, calendarTime );
 800bf0c:	f107 0010 	add.w	r0, r7, #16
 800bf10:	69fb      	ldr	r3, [r7, #28]
 800bf12:	9300      	str	r3, [sp, #0]
 800bf14:	69bb      	ldr	r3, [r7, #24]
 800bf16:	f107 0208 	add.w	r2, r7, #8
 800bf1a:	ca06      	ldmia	r2, {r1, r2}
 800bf1c:	f7ff ff9c 	bl	800be58 <SysTimeAdd>

  return sysTime;
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	461a      	mov	r2, r3
 800bf24:	f107 0310 	add.w	r3, r7, #16
 800bf28:	e893 0003 	ldmia.w	r3, {r0, r1}
 800bf2c:	e882 0003 	stmia.w	r2, {r0, r1}
}
 800bf30:	6878      	ldr	r0, [r7, #4]
 800bf32:	3720      	adds	r7, #32
 800bf34:	46bd      	mov	sp, r7
 800bf36:	bd80      	pop	{r7, pc}
 800bf38:	0800d3a8 	.word	0x0800d3a8

0800bf3c <ee_skip_atoi>:
  return sc - s;
}
#endif

static int ee_skip_atoi(const char **s)
{
 800bf3c:	b480      	push	{r7}
 800bf3e:	b085      	sub	sp, #20
 800bf40:	af00      	add	r7, sp, #0
 800bf42:	6078      	str	r0, [r7, #4]
  int i = 0;
 800bf44:	2300      	movs	r3, #0
 800bf46:	60fb      	str	r3, [r7, #12]
  while (is_digit(**s)) i = i*10 + *((*s)++) - '0';
 800bf48:	e00e      	b.n	800bf68 <ee_skip_atoi+0x2c>
 800bf4a:	68fa      	ldr	r2, [r7, #12]
 800bf4c:	4613      	mov	r3, r2
 800bf4e:	009b      	lsls	r3, r3, #2
 800bf50:	4413      	add	r3, r2
 800bf52:	005b      	lsls	r3, r3, #1
 800bf54:	4618      	mov	r0, r3
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	681b      	ldr	r3, [r3, #0]
 800bf5a:	1c59      	adds	r1, r3, #1
 800bf5c:	687a      	ldr	r2, [r7, #4]
 800bf5e:	6011      	str	r1, [r2, #0]
 800bf60:	781b      	ldrb	r3, [r3, #0]
 800bf62:	4403      	add	r3, r0
 800bf64:	3b30      	subs	r3, #48	@ 0x30
 800bf66:	60fb      	str	r3, [r7, #12]
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	681b      	ldr	r3, [r3, #0]
 800bf6c:	781b      	ldrb	r3, [r3, #0]
 800bf6e:	2b2f      	cmp	r3, #47	@ 0x2f
 800bf70:	d904      	bls.n	800bf7c <ee_skip_atoi+0x40>
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	781b      	ldrb	r3, [r3, #0]
 800bf78:	2b39      	cmp	r3, #57	@ 0x39
 800bf7a:	d9e6      	bls.n	800bf4a <ee_skip_atoi+0xe>
  return i;
 800bf7c:	68fb      	ldr	r3, [r7, #12]
}
 800bf7e:	4618      	mov	r0, r3
 800bf80:	3714      	adds	r7, #20
 800bf82:	46bd      	mov	sp, r7
 800bf84:	bc80      	pop	{r7}
 800bf86:	4770      	bx	lr

0800bf88 <ee_number>:

#define ASSIGN_STR(_c)  do { *str++ = (_c); max_size--; if (max_size == 0) return str; } while (0)

static char *ee_number(char *str, int max_size, long num, int base, int size, int precision, int type)
{
 800bf88:	b480      	push	{r7}
 800bf8a:	b099      	sub	sp, #100	@ 0x64
 800bf8c:	af00      	add	r7, sp, #0
 800bf8e:	60f8      	str	r0, [r7, #12]
 800bf90:	60b9      	str	r1, [r7, #8]
 800bf92:	607a      	str	r2, [r7, #4]
 800bf94:	603b      	str	r3, [r7, #0]
  char c;
  char sign, tmp[66];
  char *dig = lower_digits;
 800bf96:	4b71      	ldr	r3, [pc, #452]	@ (800c15c <ee_number+0x1d4>)
 800bf98:	681b      	ldr	r3, [r3, #0]
 800bf9a:	65bb      	str	r3, [r7, #88]	@ 0x58
  int i;

  if (type & UPPERCASE)  dig = upper_digits;
 800bf9c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bf9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bfa2:	2b00      	cmp	r3, #0
 800bfa4:	d002      	beq.n	800bfac <ee_number+0x24>
 800bfa6:	4b6e      	ldr	r3, [pc, #440]	@ (800c160 <ee_number+0x1d8>)
 800bfa8:	681b      	ldr	r3, [r3, #0]
 800bfaa:	65bb      	str	r3, [r7, #88]	@ 0x58
#ifdef TINY_PRINTF
#else
  if (type & LEFT) type &= ~ZEROPAD;
#endif
  if (base < 2 || base > 36) return 0;
 800bfac:	683b      	ldr	r3, [r7, #0]
 800bfae:	2b01      	cmp	r3, #1
 800bfb0:	dd02      	ble.n	800bfb8 <ee_number+0x30>
 800bfb2:	683b      	ldr	r3, [r7, #0]
 800bfb4:	2b24      	cmp	r3, #36	@ 0x24
 800bfb6:	dd01      	ble.n	800bfbc <ee_number+0x34>
 800bfb8:	2300      	movs	r3, #0
 800bfba:	e0ca      	b.n	800c152 <ee_number+0x1ca>

  c = (type & ZEROPAD) ? '0' : ' ';
 800bfbc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bfbe:	f003 0301 	and.w	r3, r3, #1
 800bfc2:	2b00      	cmp	r3, #0
 800bfc4:	d001      	beq.n	800bfca <ee_number+0x42>
 800bfc6:	2330      	movs	r3, #48	@ 0x30
 800bfc8:	e000      	b.n	800bfcc <ee_number+0x44>
 800bfca:	2320      	movs	r3, #32
 800bfcc:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  sign = 0;
 800bfd0:	2300      	movs	r3, #0
 800bfd2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  if (type & SIGN)
 800bfd6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bfd8:	f003 0302 	and.w	r3, r3, #2
 800bfdc:	2b00      	cmp	r3, #0
 800bfde:	d00b      	beq.n	800bff8 <ee_number+0x70>
  {
    if (num < 0)
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	da08      	bge.n	800bff8 <ee_number+0x70>
    {
      sign = '-';
 800bfe6:	232d      	movs	r3, #45	@ 0x2d
 800bfe8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      num = -num;
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	425b      	negs	r3, r3
 800bff0:	607b      	str	r3, [r7, #4]
      size--;
 800bff2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bff4:	3b01      	subs	r3, #1
 800bff6:	66bb      	str	r3, [r7, #104]	@ 0x68
    else if (base == 8)
      size--;
  }
#endif

  i = 0;
 800bff8:	2300      	movs	r3, #0
 800bffa:	657b      	str	r3, [r7, #84]	@ 0x54

  if (num == 0)
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	2b00      	cmp	r3, #0
 800c000:	d11e      	bne.n	800c040 <ee_number+0xb8>
    tmp[i++] = '0';
 800c002:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c004:	1c5a      	adds	r2, r3, #1
 800c006:	657a      	str	r2, [r7, #84]	@ 0x54
 800c008:	3360      	adds	r3, #96	@ 0x60
 800c00a:	443b      	add	r3, r7
 800c00c:	2230      	movs	r2, #48	@ 0x30
 800c00e:	f803 2c50 	strb.w	r2, [r3, #-80]
 800c012:	e018      	b.n	800c046 <ee_number+0xbe>
  else
  {
    while (num != 0)
    {
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	683a      	ldr	r2, [r7, #0]
 800c018:	fbb3 f1f2 	udiv	r1, r3, r2
 800c01c:	fb01 f202 	mul.w	r2, r1, r2
 800c020:	1a9b      	subs	r3, r3, r2
 800c022:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c024:	441a      	add	r2, r3
 800c026:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c028:	1c59      	adds	r1, r3, #1
 800c02a:	6579      	str	r1, [r7, #84]	@ 0x54
 800c02c:	7812      	ldrb	r2, [r2, #0]
 800c02e:	3360      	adds	r3, #96	@ 0x60
 800c030:	443b      	add	r3, r7
 800c032:	f803 2c50 	strb.w	r2, [r3, #-80]
      num = ((unsigned long) num) / (unsigned) base;
 800c036:	687a      	ldr	r2, [r7, #4]
 800c038:	683b      	ldr	r3, [r7, #0]
 800c03a:	fbb2 f3f3 	udiv	r3, r2, r3
 800c03e:	607b      	str	r3, [r7, #4]
    while (num != 0)
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	2b00      	cmp	r3, #0
 800c044:	d1e6      	bne.n	800c014 <ee_number+0x8c>
    }
  }

  if (i > precision) precision = i;
 800c046:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c048:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c04a:	429a      	cmp	r2, r3
 800c04c:	dd01      	ble.n	800c052 <ee_number+0xca>
 800c04e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c050:	66fb      	str	r3, [r7, #108]	@ 0x6c
  size -= precision;
 800c052:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800c054:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c056:	1ad3      	subs	r3, r2, r3
 800c058:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 800c05a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c05c:	f003 0301 	and.w	r3, r3, #1
 800c060:	2b00      	cmp	r3, #0
 800c062:	d112      	bne.n	800c08a <ee_number+0x102>
 800c064:	e00c      	b.n	800c080 <ee_number+0xf8>
 800c066:	68fb      	ldr	r3, [r7, #12]
 800c068:	1c5a      	adds	r2, r3, #1
 800c06a:	60fa      	str	r2, [r7, #12]
 800c06c:	2220      	movs	r2, #32
 800c06e:	701a      	strb	r2, [r3, #0]
 800c070:	68bb      	ldr	r3, [r7, #8]
 800c072:	3b01      	subs	r3, #1
 800c074:	60bb      	str	r3, [r7, #8]
 800c076:	68bb      	ldr	r3, [r7, #8]
 800c078:	2b00      	cmp	r3, #0
 800c07a:	d101      	bne.n	800c080 <ee_number+0xf8>
 800c07c:	68fb      	ldr	r3, [r7, #12]
 800c07e:	e068      	b.n	800c152 <ee_number+0x1ca>
 800c080:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c082:	1e5a      	subs	r2, r3, #1
 800c084:	66ba      	str	r2, [r7, #104]	@ 0x68
 800c086:	2b00      	cmp	r3, #0
 800c088:	dced      	bgt.n	800c066 <ee_number+0xde>
  if (sign) ASSIGN_STR(sign);
 800c08a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c08e:	2b00      	cmp	r3, #0
 800c090:	d01b      	beq.n	800c0ca <ee_number+0x142>
 800c092:	68fb      	ldr	r3, [r7, #12]
 800c094:	1c5a      	adds	r2, r3, #1
 800c096:	60fa      	str	r2, [r7, #12]
 800c098:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 800c09c:	701a      	strb	r2, [r3, #0]
 800c09e:	68bb      	ldr	r3, [r7, #8]
 800c0a0:	3b01      	subs	r3, #1
 800c0a2:	60bb      	str	r3, [r7, #8]
 800c0a4:	68bb      	ldr	r3, [r7, #8]
 800c0a6:	2b00      	cmp	r3, #0
 800c0a8:	d10f      	bne.n	800c0ca <ee_number+0x142>
 800c0aa:	68fb      	ldr	r3, [r7, #12]
 800c0ac:	e051      	b.n	800c152 <ee_number+0x1ca>
    }
  }
#endif

#ifdef TINY_PRINTF
  while (size-- > 0) ASSIGN_STR(c);
 800c0ae:	68fb      	ldr	r3, [r7, #12]
 800c0b0:	1c5a      	adds	r2, r3, #1
 800c0b2:	60fa      	str	r2, [r7, #12]
 800c0b4:	f897 2053 	ldrb.w	r2, [r7, #83]	@ 0x53
 800c0b8:	701a      	strb	r2, [r3, #0]
 800c0ba:	68bb      	ldr	r3, [r7, #8]
 800c0bc:	3b01      	subs	r3, #1
 800c0be:	60bb      	str	r3, [r7, #8]
 800c0c0:	68bb      	ldr	r3, [r7, #8]
 800c0c2:	2b00      	cmp	r3, #0
 800c0c4:	d101      	bne.n	800c0ca <ee_number+0x142>
 800c0c6:	68fb      	ldr	r3, [r7, #12]
 800c0c8:	e043      	b.n	800c152 <ee_number+0x1ca>
 800c0ca:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c0cc:	1e5a      	subs	r2, r3, #1
 800c0ce:	66ba      	str	r2, [r7, #104]	@ 0x68
 800c0d0:	2b00      	cmp	r3, #0
 800c0d2:	dcec      	bgt.n	800c0ae <ee_number+0x126>
#else
  if (!(type & LEFT)) while (size-- > 0) ASSIGN_STR(c);
#endif
  while (i < precision--) ASSIGN_STR('0');
 800c0d4:	e00c      	b.n	800c0f0 <ee_number+0x168>
 800c0d6:	68fb      	ldr	r3, [r7, #12]
 800c0d8:	1c5a      	adds	r2, r3, #1
 800c0da:	60fa      	str	r2, [r7, #12]
 800c0dc:	2230      	movs	r2, #48	@ 0x30
 800c0de:	701a      	strb	r2, [r3, #0]
 800c0e0:	68bb      	ldr	r3, [r7, #8]
 800c0e2:	3b01      	subs	r3, #1
 800c0e4:	60bb      	str	r3, [r7, #8]
 800c0e6:	68bb      	ldr	r3, [r7, #8]
 800c0e8:	2b00      	cmp	r3, #0
 800c0ea:	d101      	bne.n	800c0f0 <ee_number+0x168>
 800c0ec:	68fb      	ldr	r3, [r7, #12]
 800c0ee:	e030      	b.n	800c152 <ee_number+0x1ca>
 800c0f0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c0f2:	1e5a      	subs	r2, r3, #1
 800c0f4:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800c0f6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c0f8:	429a      	cmp	r2, r3
 800c0fa:	dbec      	blt.n	800c0d6 <ee_number+0x14e>
  while (i-- > 0) ASSIGN_STR(tmp[i]);
 800c0fc:	e010      	b.n	800c120 <ee_number+0x198>
 800c0fe:	68fb      	ldr	r3, [r7, #12]
 800c100:	1c5a      	adds	r2, r3, #1
 800c102:	60fa      	str	r2, [r7, #12]
 800c104:	f107 0110 	add.w	r1, r7, #16
 800c108:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c10a:	440a      	add	r2, r1
 800c10c:	7812      	ldrb	r2, [r2, #0]
 800c10e:	701a      	strb	r2, [r3, #0]
 800c110:	68bb      	ldr	r3, [r7, #8]
 800c112:	3b01      	subs	r3, #1
 800c114:	60bb      	str	r3, [r7, #8]
 800c116:	68bb      	ldr	r3, [r7, #8]
 800c118:	2b00      	cmp	r3, #0
 800c11a:	d101      	bne.n	800c120 <ee_number+0x198>
 800c11c:	68fb      	ldr	r3, [r7, #12]
 800c11e:	e018      	b.n	800c152 <ee_number+0x1ca>
 800c120:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c122:	1e5a      	subs	r2, r3, #1
 800c124:	657a      	str	r2, [r7, #84]	@ 0x54
 800c126:	2b00      	cmp	r3, #0
 800c128:	dce9      	bgt.n	800c0fe <ee_number+0x176>
  while (size-- > 0) ASSIGN_STR(' ');
 800c12a:	e00c      	b.n	800c146 <ee_number+0x1be>
 800c12c:	68fb      	ldr	r3, [r7, #12]
 800c12e:	1c5a      	adds	r2, r3, #1
 800c130:	60fa      	str	r2, [r7, #12]
 800c132:	2220      	movs	r2, #32
 800c134:	701a      	strb	r2, [r3, #0]
 800c136:	68bb      	ldr	r3, [r7, #8]
 800c138:	3b01      	subs	r3, #1
 800c13a:	60bb      	str	r3, [r7, #8]
 800c13c:	68bb      	ldr	r3, [r7, #8]
 800c13e:	2b00      	cmp	r3, #0
 800c140:	d101      	bne.n	800c146 <ee_number+0x1be>
 800c142:	68fb      	ldr	r3, [r7, #12]
 800c144:	e005      	b.n	800c152 <ee_number+0x1ca>
 800c146:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c148:	1e5a      	subs	r2, r3, #1
 800c14a:	66ba      	str	r2, [r7, #104]	@ 0x68
 800c14c:	2b00      	cmp	r3, #0
 800c14e:	dced      	bgt.n	800c12c <ee_number+0x1a4>

  return str;
 800c150:	68fb      	ldr	r3, [r7, #12]
}
 800c152:	4618      	mov	r0, r3
 800c154:	3764      	adds	r7, #100	@ 0x64
 800c156:	46bd      	mov	sp, r7
 800c158:	bc80      	pop	{r7}
 800c15a:	4770      	bx	lr
 800c15c:	2000000c 	.word	0x2000000c
 800c160:	20000010 	.word	0x20000010

0800c164 <tiny_vsnprintf_like>:

#define CHECK_STR_SIZE(_buf, _str, _size) \
  if ((((_str) - (_buf)) >= ((_size)-1))) { break; }

int tiny_vsnprintf_like(char *buf, const int size, const char *fmt, va_list args)
{
 800c164:	b580      	push	{r7, lr}
 800c166:	b092      	sub	sp, #72	@ 0x48
 800c168:	af04      	add	r7, sp, #16
 800c16a:	60f8      	str	r0, [r7, #12]
 800c16c:	60b9      	str	r1, [r7, #8]
 800c16e:	607a      	str	r2, [r7, #4]
 800c170:	603b      	str	r3, [r7, #0]

  int field_width;      // Width of output field
  int precision;        // Min. # of digits for integers; max number of chars for from string
  int qualifier;        // 'h', 'l', or 'L' for integer fields

  if (size <= 0)
 800c172:	68bb      	ldr	r3, [r7, #8]
 800c174:	2b00      	cmp	r3, #0
 800c176:	dc01      	bgt.n	800c17c <tiny_vsnprintf_like+0x18>
  {
    return 0;
 800c178:	2300      	movs	r3, #0
 800c17a:	e13e      	b.n	800c3fa <tiny_vsnprintf_like+0x296>
  }

  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 800c17c:	68fb      	ldr	r3, [r7, #12]
 800c17e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c180:	e128      	b.n	800c3d4 <tiny_vsnprintf_like+0x270>
  {
    CHECK_STR_SIZE(buf, str, size);
 800c182:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c184:	68fb      	ldr	r3, [r7, #12]
 800c186:	1ad2      	subs	r2, r2, r3
 800c188:	68bb      	ldr	r3, [r7, #8]
 800c18a:	3b01      	subs	r3, #1
 800c18c:	429a      	cmp	r2, r3
 800c18e:	f280 812e 	bge.w	800c3ee <tiny_vsnprintf_like+0x28a>

    if (*fmt != '%')
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	781b      	ldrb	r3, [r3, #0]
 800c196:	2b25      	cmp	r3, #37	@ 0x25
 800c198:	d006      	beq.n	800c1a8 <tiny_vsnprintf_like+0x44>
    {
      *str++ = *fmt;
 800c19a:	687a      	ldr	r2, [r7, #4]
 800c19c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c19e:	1c59      	adds	r1, r3, #1
 800c1a0:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800c1a2:	7812      	ldrb	r2, [r2, #0]
 800c1a4:	701a      	strb	r2, [r3, #0]
      continue;
 800c1a6:	e112      	b.n	800c3ce <tiny_vsnprintf_like+0x26a>
    }

    // Process flags
    flags = 0;
 800c1a8:	2300      	movs	r3, #0
 800c1aa:	623b      	str	r3, [r7, #32]
#ifdef TINY_PRINTF
    /* Support %0, but not %-, %+, %space and %# */
    fmt++;
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	3301      	adds	r3, #1
 800c1b0:	607b      	str	r3, [r7, #4]
    if (*fmt == '0')
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	781b      	ldrb	r3, [r3, #0]
 800c1b6:	2b30      	cmp	r3, #48	@ 0x30
 800c1b8:	d103      	bne.n	800c1c2 <tiny_vsnprintf_like+0x5e>
    {
      flags |= ZEROPAD;
 800c1ba:	6a3b      	ldr	r3, [r7, #32]
 800c1bc:	f043 0301 	orr.w	r3, r3, #1
 800c1c0:	623b      	str	r3, [r7, #32]
      case '0': flags |= ZEROPAD; goto repeat;
    }
#endif

    // Get field width
    field_width = -1;
 800c1c2:	f04f 33ff 	mov.w	r3, #4294967295
 800c1c6:	61fb      	str	r3, [r7, #28]
    if (is_digit(*fmt))
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	781b      	ldrb	r3, [r3, #0]
 800c1cc:	2b2f      	cmp	r3, #47	@ 0x2f
 800c1ce:	d908      	bls.n	800c1e2 <tiny_vsnprintf_like+0x7e>
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	781b      	ldrb	r3, [r3, #0]
 800c1d4:	2b39      	cmp	r3, #57	@ 0x39
 800c1d6:	d804      	bhi.n	800c1e2 <tiny_vsnprintf_like+0x7e>
      field_width = ee_skip_atoi(&fmt);
 800c1d8:	1d3b      	adds	r3, r7, #4
 800c1da:	4618      	mov	r0, r3
 800c1dc:	f7ff feae 	bl	800bf3c <ee_skip_atoi>
 800c1e0:	61f8      	str	r0, [r7, #28]
      }
    }
#endif

    // Get the precision
    precision = -1;
 800c1e2:	f04f 33ff 	mov.w	r3, #4294967295
 800c1e6:	61bb      	str	r3, [r7, #24]
      if (precision < 0) precision = 0;
    }
#endif

    // Get the conversion qualifier
    qualifier = -1;
 800c1e8:	f04f 33ff 	mov.w	r3, #4294967295
 800c1ec:	617b      	str	r3, [r7, #20]
      fmt++;
    }
#endif

    // Default base
    base = 10;
 800c1ee:	230a      	movs	r3, #10
 800c1f0:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (*fmt)
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	781b      	ldrb	r3, [r3, #0]
 800c1f6:	3b58      	subs	r3, #88	@ 0x58
 800c1f8:	2b20      	cmp	r3, #32
 800c1fa:	f200 8094 	bhi.w	800c326 <tiny_vsnprintf_like+0x1c2>
 800c1fe:	a201      	add	r2, pc, #4	@ (adr r2, 800c204 <tiny_vsnprintf_like+0xa0>)
 800c200:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c204:	0800c30f 	.word	0x0800c30f
 800c208:	0800c327 	.word	0x0800c327
 800c20c:	0800c327 	.word	0x0800c327
 800c210:	0800c327 	.word	0x0800c327
 800c214:	0800c327 	.word	0x0800c327
 800c218:	0800c327 	.word	0x0800c327
 800c21c:	0800c327 	.word	0x0800c327
 800c220:	0800c327 	.word	0x0800c327
 800c224:	0800c327 	.word	0x0800c327
 800c228:	0800c327 	.word	0x0800c327
 800c22c:	0800c327 	.word	0x0800c327
 800c230:	0800c293 	.word	0x0800c293
 800c234:	0800c31d 	.word	0x0800c31d
 800c238:	0800c327 	.word	0x0800c327
 800c23c:	0800c327 	.word	0x0800c327
 800c240:	0800c327 	.word	0x0800c327
 800c244:	0800c327 	.word	0x0800c327
 800c248:	0800c31d 	.word	0x0800c31d
 800c24c:	0800c327 	.word	0x0800c327
 800c250:	0800c327 	.word	0x0800c327
 800c254:	0800c327 	.word	0x0800c327
 800c258:	0800c327 	.word	0x0800c327
 800c25c:	0800c327 	.word	0x0800c327
 800c260:	0800c327 	.word	0x0800c327
 800c264:	0800c327 	.word	0x0800c327
 800c268:	0800c327 	.word	0x0800c327
 800c26c:	0800c327 	.word	0x0800c327
 800c270:	0800c2b3 	.word	0x0800c2b3
 800c274:	0800c327 	.word	0x0800c327
 800c278:	0800c373 	.word	0x0800c373
 800c27c:	0800c327 	.word	0x0800c327
 800c280:	0800c327 	.word	0x0800c327
 800c284:	0800c317 	.word	0x0800c317
      case 'c':
#ifdef TINY_PRINTF
#else
        if (!(flags & LEFT))
#endif
          while (--field_width > 0) *str++ = ' ';
 800c288:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c28a:	1c5a      	adds	r2, r3, #1
 800c28c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c28e:	2220      	movs	r2, #32
 800c290:	701a      	strb	r2, [r3, #0]
 800c292:	69fb      	ldr	r3, [r7, #28]
 800c294:	3b01      	subs	r3, #1
 800c296:	61fb      	str	r3, [r7, #28]
 800c298:	69fb      	ldr	r3, [r7, #28]
 800c29a:	2b00      	cmp	r3, #0
 800c29c:	dcf4      	bgt.n	800c288 <tiny_vsnprintf_like+0x124>
        *str++ = (unsigned char) va_arg(args, int);
 800c29e:	683b      	ldr	r3, [r7, #0]
 800c2a0:	1d1a      	adds	r2, r3, #4
 800c2a2:	603a      	str	r2, [r7, #0]
 800c2a4:	6819      	ldr	r1, [r3, #0]
 800c2a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c2a8:	1c5a      	adds	r2, r3, #1
 800c2aa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c2ac:	b2ca      	uxtb	r2, r1
 800c2ae:	701a      	strb	r2, [r3, #0]
#ifdef TINY_PRINTF
#else
        while (--field_width > 0) *str++ = ' ';
#endif
        continue;
 800c2b0:	e08d      	b.n	800c3ce <tiny_vsnprintf_like+0x26a>

      case 's':
        s = va_arg(args, char *);
 800c2b2:	683b      	ldr	r3, [r7, #0]
 800c2b4:	1d1a      	adds	r2, r3, #4
 800c2b6:	603a      	str	r2, [r7, #0]
 800c2b8:	681b      	ldr	r3, [r3, #0]
 800c2ba:	627b      	str	r3, [r7, #36]	@ 0x24
        if (!s) s = "<NULL>";
 800c2bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2be:	2b00      	cmp	r3, #0
 800c2c0:	d101      	bne.n	800c2c6 <tiny_vsnprintf_like+0x162>
 800c2c2:	4b50      	ldr	r3, [pc, #320]	@ (800c404 <tiny_vsnprintf_like+0x2a0>)
 800c2c4:	627b      	str	r3, [r7, #36]	@ 0x24
#ifdef TINY_PRINTF
        len = strlen(s);
 800c2c6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c2c8:	f7f3 ff56 	bl	8000178 <strlen>
 800c2cc:	4603      	mov	r3, r0
 800c2ce:	613b      	str	r3, [r7, #16]
#else
        len = strnlen(s, precision);
        if (!(flags & LEFT))
#endif
          while (len < field_width--) *str++ = ' ';
 800c2d0:	e004      	b.n	800c2dc <tiny_vsnprintf_like+0x178>
 800c2d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c2d4:	1c5a      	adds	r2, r3, #1
 800c2d6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c2d8:	2220      	movs	r2, #32
 800c2da:	701a      	strb	r2, [r3, #0]
 800c2dc:	69fb      	ldr	r3, [r7, #28]
 800c2de:	1e5a      	subs	r2, r3, #1
 800c2e0:	61fa      	str	r2, [r7, #28]
 800c2e2:	693a      	ldr	r2, [r7, #16]
 800c2e4:	429a      	cmp	r2, r3
 800c2e6:	dbf4      	blt.n	800c2d2 <tiny_vsnprintf_like+0x16e>
        for (i = 0; i < len; ++i) *str++ = *s++;
 800c2e8:	2300      	movs	r3, #0
 800c2ea:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c2ec:	e00a      	b.n	800c304 <tiny_vsnprintf_like+0x1a0>
 800c2ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c2f0:	1c53      	adds	r3, r2, #1
 800c2f2:	627b      	str	r3, [r7, #36]	@ 0x24
 800c2f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c2f6:	1c59      	adds	r1, r3, #1
 800c2f8:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800c2fa:	7812      	ldrb	r2, [r2, #0]
 800c2fc:	701a      	strb	r2, [r3, #0]
 800c2fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c300:	3301      	adds	r3, #1
 800c302:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c304:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c306:	693b      	ldr	r3, [r7, #16]
 800c308:	429a      	cmp	r2, r3
 800c30a:	dbf0      	blt.n	800c2ee <tiny_vsnprintf_like+0x18a>
#ifdef TINY_PRINTF
#else
        while (len < field_width--) *str++ = ' ';
#endif
        continue;
 800c30c:	e05f      	b.n	800c3ce <tiny_vsnprintf_like+0x26a>
        base = 8;
        break;
#endif

      case 'X':
        flags |= UPPERCASE;
 800c30e:	6a3b      	ldr	r3, [r7, #32]
 800c310:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c314:	623b      	str	r3, [r7, #32]

      case 'x':
        base = 16;
 800c316:	2310      	movs	r3, #16
 800c318:	633b      	str	r3, [r7, #48]	@ 0x30
        break;
 800c31a:	e02b      	b.n	800c374 <tiny_vsnprintf_like+0x210>

      case 'd':
      case 'i':
        flags |= SIGN;
 800c31c:	6a3b      	ldr	r3, [r7, #32]
 800c31e:	f043 0302 	orr.w	r3, r3, #2
 800c322:	623b      	str	r3, [r7, #32]

      case 'u':
        break;
 800c324:	e025      	b.n	800c372 <tiny_vsnprintf_like+0x20e>
        continue;

#endif

      default:
        if (*fmt != '%') *str++ = '%';
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	781b      	ldrb	r3, [r3, #0]
 800c32a:	2b25      	cmp	r3, #37	@ 0x25
 800c32c:	d004      	beq.n	800c338 <tiny_vsnprintf_like+0x1d4>
 800c32e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c330:	1c5a      	adds	r2, r3, #1
 800c332:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c334:	2225      	movs	r2, #37	@ 0x25
 800c336:	701a      	strb	r2, [r3, #0]
        CHECK_STR_SIZE(buf, str, size);
 800c338:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c33a:	68fb      	ldr	r3, [r7, #12]
 800c33c:	1ad2      	subs	r2, r2, r3
 800c33e:	68bb      	ldr	r3, [r7, #8]
 800c340:	3b01      	subs	r3, #1
 800c342:	429a      	cmp	r2, r3
 800c344:	da16      	bge.n	800c374 <tiny_vsnprintf_like+0x210>
        if (*fmt)
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	781b      	ldrb	r3, [r3, #0]
 800c34a:	2b00      	cmp	r3, #0
 800c34c:	d006      	beq.n	800c35c <tiny_vsnprintf_like+0x1f8>
          *str++ = *fmt;
 800c34e:	687a      	ldr	r2, [r7, #4]
 800c350:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c352:	1c59      	adds	r1, r3, #1
 800c354:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800c356:	7812      	ldrb	r2, [r2, #0]
 800c358:	701a      	strb	r2, [r3, #0]
 800c35a:	e002      	b.n	800c362 <tiny_vsnprintf_like+0x1fe>
        else
          --fmt;
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	3b01      	subs	r3, #1
 800c360:	607b      	str	r3, [r7, #4]
        CHECK_STR_SIZE(buf, str, size);
 800c362:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c364:	68fb      	ldr	r3, [r7, #12]
 800c366:	1ad2      	subs	r2, r2, r3
 800c368:	68bb      	ldr	r3, [r7, #8]
 800c36a:	3b01      	subs	r3, #1
 800c36c:	429a      	cmp	r2, r3
 800c36e:	db2d      	blt.n	800c3cc <tiny_vsnprintf_like+0x268>
 800c370:	e000      	b.n	800c374 <tiny_vsnprintf_like+0x210>
        break;
 800c372:	bf00      	nop
        continue;
    }

    if (qualifier == 'l')
 800c374:	697b      	ldr	r3, [r7, #20]
 800c376:	2b6c      	cmp	r3, #108	@ 0x6c
 800c378:	d105      	bne.n	800c386 <tiny_vsnprintf_like+0x222>
      num = va_arg(args, unsigned long);
 800c37a:	683b      	ldr	r3, [r7, #0]
 800c37c:	1d1a      	adds	r2, r3, #4
 800c37e:	603a      	str	r2, [r7, #0]
 800c380:	681b      	ldr	r3, [r3, #0]
 800c382:	637b      	str	r3, [r7, #52]	@ 0x34
 800c384:	e00f      	b.n	800c3a6 <tiny_vsnprintf_like+0x242>
    else if (flags & SIGN)
 800c386:	6a3b      	ldr	r3, [r7, #32]
 800c388:	f003 0302 	and.w	r3, r3, #2
 800c38c:	2b00      	cmp	r3, #0
 800c38e:	d005      	beq.n	800c39c <tiny_vsnprintf_like+0x238>
      num = va_arg(args, int);
 800c390:	683b      	ldr	r3, [r7, #0]
 800c392:	1d1a      	adds	r2, r3, #4
 800c394:	603a      	str	r2, [r7, #0]
 800c396:	681b      	ldr	r3, [r3, #0]
 800c398:	637b      	str	r3, [r7, #52]	@ 0x34
 800c39a:	e004      	b.n	800c3a6 <tiny_vsnprintf_like+0x242>
    else
      num = va_arg(args, unsigned int);
 800c39c:	683b      	ldr	r3, [r7, #0]
 800c39e:	1d1a      	adds	r2, r3, #4
 800c3a0:	603a      	str	r2, [r7, #0]
 800c3a2:	681b      	ldr	r3, [r3, #0]
 800c3a4:	637b      	str	r3, [r7, #52]	@ 0x34

    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
 800c3a6:	68bb      	ldr	r3, [r7, #8]
 800c3a8:	1e5a      	subs	r2, r3, #1
 800c3aa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c3ac:	68fb      	ldr	r3, [r7, #12]
 800c3ae:	1acb      	subs	r3, r1, r3
 800c3b0:	1ad1      	subs	r1, r2, r3
 800c3b2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c3b4:	6a3b      	ldr	r3, [r7, #32]
 800c3b6:	9302      	str	r3, [sp, #8]
 800c3b8:	69bb      	ldr	r3, [r7, #24]
 800c3ba:	9301      	str	r3, [sp, #4]
 800c3bc:	69fb      	ldr	r3, [r7, #28]
 800c3be:	9300      	str	r3, [sp, #0]
 800c3c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c3c2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c3c4:	f7ff fde0 	bl	800bf88 <ee_number>
 800c3c8:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800c3ca:	e000      	b.n	800c3ce <tiny_vsnprintf_like+0x26a>
        continue;
 800c3cc:	bf00      	nop
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	3301      	adds	r3, #1
 800c3d2:	607b      	str	r3, [r7, #4]
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	781b      	ldrb	r3, [r3, #0]
 800c3d8:	2b00      	cmp	r3, #0
 800c3da:	f47f aed2 	bne.w	800c182 <tiny_vsnprintf_like+0x1e>
 800c3de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c3e0:	68fb      	ldr	r3, [r7, #12]
 800c3e2:	1ad2      	subs	r2, r2, r3
 800c3e4:	68bb      	ldr	r3, [r7, #8]
 800c3e6:	3b01      	subs	r3, #1
 800c3e8:	429a      	cmp	r2, r3
 800c3ea:	f6bf aeca 	bge.w	800c182 <tiny_vsnprintf_like+0x1e>
  }

  *str = '\0';
 800c3ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3f0:	2200      	movs	r2, #0
 800c3f2:	701a      	strb	r2, [r3, #0]
  return str - buf;
 800c3f4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c3f6:	68fb      	ldr	r3, [r7, #12]
 800c3f8:	1ad3      	subs	r3, r2, r3
}
 800c3fa:	4618      	mov	r0, r3
 800c3fc:	3738      	adds	r7, #56	@ 0x38
 800c3fe:	46bd      	mov	sp, r7
 800c400:	bd80      	pop	{r7, pc}
 800c402:	bf00      	nop
 800c404:	0800d2bc 	.word	0x0800d2bc

0800c408 <UTIL_SEQ_Run>:
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 *
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 800c408:	b580      	push	{r7, lr}
 800c40a:	b090      	sub	sp, #64	@ 0x40
 800c40c:	af00      	add	r7, sp, #0
 800c40e:	6078      	str	r0, [r7, #4]
  /*
   * When this function is nested, the mask to be applied cannot be larger than the first call
   * The mask is always getting smaller and smaller
   * A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 800c410:	4b73      	ldr	r3, [pc, #460]	@ (800c5e0 <UTIL_SEQ_Run+0x1d8>)
 800c412:	681b      	ldr	r3, [r3, #0]
 800c414:	62bb      	str	r3, [r7, #40]	@ 0x28
  SuperMask &= Mask_bm;
 800c416:	4b72      	ldr	r3, [pc, #456]	@ (800c5e0 <UTIL_SEQ_Run+0x1d8>)
 800c418:	681a      	ldr	r2, [r3, #0]
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	4013      	ands	r3, r2
 800c41e:	4a70      	ldr	r2, [pc, #448]	@ (800c5e0 <UTIL_SEQ_Run+0x1d8>)
 800c420:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  local_taskset = TaskSet;
 800c422:	4b70      	ldr	r3, [pc, #448]	@ (800c5e4 <UTIL_SEQ_Run+0x1dc>)
 800c424:	681b      	ldr	r3, [r3, #0]
 800c426:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 800c428:	4b6f      	ldr	r3, [pc, #444]	@ (800c5e8 <UTIL_SEQ_Run+0x1e0>)
 800c42a:	681b      	ldr	r3, [r3, #0]
 800c42c:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 800c42e:	4b6f      	ldr	r3, [pc, #444]	@ (800c5ec <UTIL_SEQ_Run+0x1e4>)
 800c430:	681b      	ldr	r3, [r3, #0]
 800c432:	633b      	str	r3, [r7, #48]	@ 0x30
  local_evtwaited =  EvtWaited;
 800c434:	4b6e      	ldr	r3, [pc, #440]	@ (800c5f0 <UTIL_SEQ_Run+0x1e8>)
 800c436:	681b      	ldr	r3, [r3, #0]
 800c438:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 800c43a:	e08d      	b.n	800c558 <UTIL_SEQ_Run+0x150>
  {
    counter = 0U;
 800c43c:	2300      	movs	r3, #0
 800c43e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /*
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 800c440:	e002      	b.n	800c448 <UTIL_SEQ_Run+0x40>
    {
      counter++;
 800c442:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c444:	3301      	adds	r3, #1
 800c446:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 800c448:	4a6a      	ldr	r2, [pc, #424]	@ (800c5f4 <UTIL_SEQ_Run+0x1ec>)
 800c44a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c44c:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800c450:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c452:	401a      	ands	r2, r3
 800c454:	4b62      	ldr	r3, [pc, #392]	@ (800c5e0 <UTIL_SEQ_Run+0x1d8>)
 800c456:	681b      	ldr	r3, [r3, #0]
 800c458:	4013      	ands	r3, r2
 800c45a:	2b00      	cmp	r3, #0
 800c45c:	d0f1      	beq.n	800c442 <UTIL_SEQ_Run+0x3a>
    }

    current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 800c45e:	4a65      	ldr	r2, [pc, #404]	@ (800c5f4 <UTIL_SEQ_Run+0x1ec>)
 800c460:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c462:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800c466:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c468:	401a      	ands	r2, r3
 800c46a:	4b5d      	ldr	r3, [pc, #372]	@ (800c5e0 <UTIL_SEQ_Run+0x1d8>)
 800c46c:	681b      	ldr	r3, [r3, #0]
 800c46e:	4013      	ands	r3, r2
 800c470:	627b      	str	r3, [r7, #36]	@ 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reinitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 800c472:	4a60      	ldr	r2, [pc, #384]	@ (800c5f4 <UTIL_SEQ_Run+0x1ec>)
 800c474:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c476:	00db      	lsls	r3, r3, #3
 800c478:	4413      	add	r3, r2
 800c47a:	685a      	ldr	r2, [r3, #4]
 800c47c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c47e:	4013      	ands	r3, r2
 800c480:	2b00      	cmp	r3, #0
 800c482:	d106      	bne.n	800c492 <UTIL_SEQ_Run+0x8a>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 800c484:	4a5b      	ldr	r2, [pc, #364]	@ (800c5f4 <UTIL_SEQ_Run+0x1ec>)
 800c486:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c488:	00db      	lsls	r3, r3, #3
 800c48a:	4413      	add	r3, r2
 800c48c:	f04f 32ff 	mov.w	r2, #4294967295
 800c490:	605a      	str	r2, [r3, #4]
  /*
   * Read the flag index of the task to be executed
	 * Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 * before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 800c492:	4a58      	ldr	r2, [pc, #352]	@ (800c5f4 <UTIL_SEQ_Run+0x1ec>)
 800c494:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c496:	00db      	lsls	r3, r3, #3
 800c498:	4413      	add	r3, r2
 800c49a:	685a      	ldr	r2, [r3, #4]
 800c49c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c49e:	4013      	ands	r3, r2
 800c4a0:	4618      	mov	r0, r3
 800c4a2:	f000 f8b9 	bl	800c618 <SEQ_BitPosition>
 800c4a6:	4603      	mov	r3, r0
 800c4a8:	461a      	mov	r2, r3
 800c4aa:	4b53      	ldr	r3, [pc, #332]	@ (800c5f8 <UTIL_SEQ_Run+0x1f0>)
 800c4ac:	601a      	str	r2, [r3, #0]

    /*
     * remove from the roun_robin mask the task that has been selected to be executed
     */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 800c4ae:	4a51      	ldr	r2, [pc, #324]	@ (800c5f4 <UTIL_SEQ_Run+0x1ec>)
 800c4b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c4b2:	00db      	lsls	r3, r3, #3
 800c4b4:	4413      	add	r3, r2
 800c4b6:	685a      	ldr	r2, [r3, #4]
 800c4b8:	4b4f      	ldr	r3, [pc, #316]	@ (800c5f8 <UTIL_SEQ_Run+0x1f0>)
 800c4ba:	681b      	ldr	r3, [r3, #0]
 800c4bc:	2101      	movs	r1, #1
 800c4be:	fa01 f303 	lsl.w	r3, r1, r3
 800c4c2:	43db      	mvns	r3, r3
 800c4c4:	401a      	ands	r2, r3
 800c4c6:	494b      	ldr	r1, [pc, #300]	@ (800c5f4 <UTIL_SEQ_Run+0x1ec>)
 800c4c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c4ca:	00db      	lsls	r3, r3, #3
 800c4cc:	440b      	add	r3, r1
 800c4ce:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c4d0:	f3ef 8310 	mrs	r3, PRIMASK
 800c4d4:	61bb      	str	r3, [r7, #24]
  return(result);
 800c4d6:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800c4d8:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 800c4da:	b672      	cpsid	i
}
 800c4dc:	bf00      	nop
    /* remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 800c4de:	4b46      	ldr	r3, [pc, #280]	@ (800c5f8 <UTIL_SEQ_Run+0x1f0>)
 800c4e0:	681b      	ldr	r3, [r3, #0]
 800c4e2:	2201      	movs	r2, #1
 800c4e4:	fa02 f303 	lsl.w	r3, r2, r3
 800c4e8:	43da      	mvns	r2, r3
 800c4ea:	4b3e      	ldr	r3, [pc, #248]	@ (800c5e4 <UTIL_SEQ_Run+0x1dc>)
 800c4ec:	681b      	ldr	r3, [r3, #0]
 800c4ee:	4013      	ands	r3, r2
 800c4f0:	4a3c      	ldr	r2, [pc, #240]	@ (800c5e4 <UTIL_SEQ_Run+0x1dc>)
 800c4f2:	6013      	str	r3, [r2, #0]
    /* remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 800c4f4:	2301      	movs	r3, #1
 800c4f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c4f8:	e013      	b.n	800c522 <UTIL_SEQ_Run+0x11a>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 800c4fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c4fc:	3b01      	subs	r3, #1
 800c4fe:	4a3d      	ldr	r2, [pc, #244]	@ (800c5f4 <UTIL_SEQ_Run+0x1ec>)
 800c500:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 800c504:	4b3c      	ldr	r3, [pc, #240]	@ (800c5f8 <UTIL_SEQ_Run+0x1f0>)
 800c506:	681b      	ldr	r3, [r3, #0]
 800c508:	2201      	movs	r2, #1
 800c50a:	fa02 f303 	lsl.w	r3, r2, r3
 800c50e:	43da      	mvns	r2, r3
 800c510:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c512:	3b01      	subs	r3, #1
 800c514:	400a      	ands	r2, r1
 800c516:	4937      	ldr	r1, [pc, #220]	@ (800c5f4 <UTIL_SEQ_Run+0x1ec>)
 800c518:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 800c51c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c51e:	3b01      	subs	r3, #1
 800c520:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c522:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c524:	2b00      	cmp	r3, #0
 800c526:	d1e8      	bne.n	800c4fa <UTIL_SEQ_Run+0xf2>
 800c528:	6a3b      	ldr	r3, [r7, #32]
 800c52a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c52c:	697b      	ldr	r3, [r7, #20]
 800c52e:	f383 8810 	msr	PRIMASK, r3
}
 800c532:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    /* Execute the task */
    TaskCb[CurrentTaskIdx]( );
 800c534:	4b30      	ldr	r3, [pc, #192]	@ (800c5f8 <UTIL_SEQ_Run+0x1f0>)
 800c536:	681b      	ldr	r3, [r3, #0]
 800c538:	4a30      	ldr	r2, [pc, #192]	@ (800c5fc <UTIL_SEQ_Run+0x1f4>)
 800c53a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c53e:	4798      	blx	r3

    local_taskset = TaskSet;
 800c540:	4b28      	ldr	r3, [pc, #160]	@ (800c5e4 <UTIL_SEQ_Run+0x1dc>)
 800c542:	681b      	ldr	r3, [r3, #0]
 800c544:	63bb      	str	r3, [r7, #56]	@ 0x38
    local_evtset = EvtSet;
 800c546:	4b28      	ldr	r3, [pc, #160]	@ (800c5e8 <UTIL_SEQ_Run+0x1e0>)
 800c548:	681b      	ldr	r3, [r3, #0]
 800c54a:	637b      	str	r3, [r7, #52]	@ 0x34
    local_taskmask = TaskMask;
 800c54c:	4b27      	ldr	r3, [pc, #156]	@ (800c5ec <UTIL_SEQ_Run+0x1e4>)
 800c54e:	681b      	ldr	r3, [r3, #0]
 800c550:	633b      	str	r3, [r7, #48]	@ 0x30
    local_evtwaited = EvtWaited;
 800c552:	4b27      	ldr	r3, [pc, #156]	@ (800c5f0 <UTIL_SEQ_Run+0x1e8>)
 800c554:	681b      	ldr	r3, [r3, #0]
 800c556:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 800c558:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c55a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c55c:	401a      	ands	r2, r3
 800c55e:	4b20      	ldr	r3, [pc, #128]	@ (800c5e0 <UTIL_SEQ_Run+0x1d8>)
 800c560:	681b      	ldr	r3, [r3, #0]
 800c562:	4013      	ands	r3, r2
 800c564:	2b00      	cmp	r3, #0
 800c566:	d005      	beq.n	800c574 <UTIL_SEQ_Run+0x16c>
 800c568:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c56a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c56c:	4013      	ands	r3, r2
 800c56e:	2b00      	cmp	r3, #0
 800c570:	f43f af64 	beq.w	800c43c <UTIL_SEQ_Run+0x34>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 800c574:	4b20      	ldr	r3, [pc, #128]	@ (800c5f8 <UTIL_SEQ_Run+0x1f0>)
 800c576:	f04f 32ff 	mov.w	r2, #4294967295
 800c57a:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 800c57c:	f000 f840 	bl	800c600 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c580:	f3ef 8310 	mrs	r3, PRIMASK
 800c584:	613b      	str	r3, [r7, #16]
  return(result);
 800c586:	693b      	ldr	r3, [r7, #16]

  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 800c588:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800c58a:	b672      	cpsid	i
}
 800c58c:	bf00      	nop
  local_taskset = TaskSet;
 800c58e:	4b15      	ldr	r3, [pc, #84]	@ (800c5e4 <UTIL_SEQ_Run+0x1dc>)
 800c590:	681b      	ldr	r3, [r3, #0]
 800c592:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 800c594:	4b14      	ldr	r3, [pc, #80]	@ (800c5e8 <UTIL_SEQ_Run+0x1e0>)
 800c596:	681b      	ldr	r3, [r3, #0]
 800c598:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 800c59a:	4b14      	ldr	r3, [pc, #80]	@ (800c5ec <UTIL_SEQ_Run+0x1e4>)
 800c59c:	681b      	ldr	r3, [r3, #0]
 800c59e:	633b      	str	r3, [r7, #48]	@ 0x30
  if ((local_taskset & local_taskmask & SuperMask) == 0U)
 800c5a0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c5a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c5a4:	401a      	ands	r2, r3
 800c5a6:	4b0e      	ldr	r3, [pc, #56]	@ (800c5e0 <UTIL_SEQ_Run+0x1d8>)
 800c5a8:	681b      	ldr	r3, [r3, #0]
 800c5aa:	4013      	ands	r3, r2
 800c5ac:	2b00      	cmp	r3, #0
 800c5ae:	d107      	bne.n	800c5c0 <UTIL_SEQ_Run+0x1b8>
  {
    if ((local_evtset & EvtWaited)== 0U)
 800c5b0:	4b0f      	ldr	r3, [pc, #60]	@ (800c5f0 <UTIL_SEQ_Run+0x1e8>)
 800c5b2:	681a      	ldr	r2, [r3, #0]
 800c5b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c5b6:	4013      	ands	r3, r2
 800c5b8:	2b00      	cmp	r3, #0
 800c5ba:	d101      	bne.n	800c5c0 <UTIL_SEQ_Run+0x1b8>
    {
      UTIL_SEQ_Idle( );
 800c5bc:	f7f4 fd8e 	bl	80010dc <UTIL_SEQ_Idle>
 800c5c0:	69fb      	ldr	r3, [r7, #28]
 800c5c2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c5c4:	68fb      	ldr	r3, [r7, #12]
 800c5c6:	f383 8810 	msr	PRIMASK, r3
}
 800c5ca:	bf00      	nop
    }
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );

  UTIL_SEQ_PostIdle( );
 800c5cc:	f000 f81e 	bl	800c60c <UTIL_SEQ_PostIdle>

  /* restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 800c5d0:	4a03      	ldr	r2, [pc, #12]	@ (800c5e0 <UTIL_SEQ_Run+0x1d8>)
 800c5d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c5d4:	6013      	str	r3, [r2, #0]

  return;
 800c5d6:	bf00      	nop
}
 800c5d8:	3740      	adds	r7, #64	@ 0x40
 800c5da:	46bd      	mov	sp, r7
 800c5dc:	bd80      	pop	{r7, pc}
 800c5de:	bf00      	nop
 800c5e0:	20000018 	.word	0x20000018
 800c5e4:	200003b8 	.word	0x200003b8
 800c5e8:	200003bc 	.word	0x200003bc
 800c5ec:	20000014 	.word	0x20000014
 800c5f0:	200003c0 	.word	0x200003c0
 800c5f4:	200003cc 	.word	0x200003cc
 800c5f8:	200003c4 	.word	0x200003c4
 800c5fc:	200003c8 	.word	0x200003c8

0800c600 <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 800c600:	b480      	push	{r7}
 800c602:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 800c604:	bf00      	nop
}
 800c606:	46bd      	mov	sp, r7
 800c608:	bc80      	pop	{r7}
 800c60a:	4770      	bx	lr

0800c60c <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 800c60c:	b480      	push	{r7}
 800c60e:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 800c610:	bf00      	nop
}
 800c612:	46bd      	mov	sp, r7
 800c614:	bc80      	pop	{r7}
 800c616:	4770      	bx	lr

0800c618 <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 800c618:	b480      	push	{r7}
 800c61a:	b085      	sub	sp, #20
 800c61c:	af00      	add	r7, sp, #0
 800c61e:	6078      	str	r0, [r7, #4]
uint8_t n = 0U;
 800c620:	2300      	movs	r3, #0
 800c622:	73fb      	strb	r3, [r7, #15]
uint32_t lvalue = Value;
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	60bb      	str	r3, [r7, #8]

  if ((lvalue & 0xFFFF0000U) == 0U)  { n  = 16U; lvalue <<= 16U;  }
 800c628:	68bb      	ldr	r3, [r7, #8]
 800c62a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c62e:	d204      	bcs.n	800c63a <SEQ_BitPosition+0x22>
 800c630:	2310      	movs	r3, #16
 800c632:	73fb      	strb	r3, [r7, #15]
 800c634:	68bb      	ldr	r3, [r7, #8]
 800c636:	041b      	lsls	r3, r3, #16
 800c638:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xFF000000U) == 0U)  { n +=  8U; lvalue <<=  8U;  }
 800c63a:	68bb      	ldr	r3, [r7, #8]
 800c63c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c640:	d205      	bcs.n	800c64e <SEQ_BitPosition+0x36>
 800c642:	7bfb      	ldrb	r3, [r7, #15]
 800c644:	3308      	adds	r3, #8
 800c646:	73fb      	strb	r3, [r7, #15]
 800c648:	68bb      	ldr	r3, [r7, #8]
 800c64a:	021b      	lsls	r3, r3, #8
 800c64c:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xF0000000U) == 0U)  { n +=  4U; lvalue <<=  4U;  }
 800c64e:	68bb      	ldr	r3, [r7, #8]
 800c650:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c654:	d205      	bcs.n	800c662 <SEQ_BitPosition+0x4a>
 800c656:	7bfb      	ldrb	r3, [r7, #15]
 800c658:	3304      	adds	r3, #4
 800c65a:	73fb      	strb	r3, [r7, #15]
 800c65c:	68bb      	ldr	r3, [r7, #8]
 800c65e:	011b      	lsls	r3, r3, #4
 800c660:	60bb      	str	r3, [r7, #8]

  n += SEQ_clz_table_4bit[lvalue >> (32-4)];
 800c662:	68bb      	ldr	r3, [r7, #8]
 800c664:	0f1b      	lsrs	r3, r3, #28
 800c666:	4a07      	ldr	r2, [pc, #28]	@ (800c684 <SEQ_BitPosition+0x6c>)
 800c668:	5cd2      	ldrb	r2, [r2, r3]
 800c66a:	7bfb      	ldrb	r3, [r7, #15]
 800c66c:	4413      	add	r3, r2
 800c66e:	73fb      	strb	r3, [r7, #15]

  return (uint8_t)(31U-n);
 800c670:	7bfb      	ldrb	r3, [r7, #15]
 800c672:	f1c3 031f 	rsb	r3, r3, #31
 800c676:	b2db      	uxtb	r3, r3
}
 800c678:	4618      	mov	r0, r3
 800c67a:	3714      	adds	r7, #20
 800c67c:	46bd      	mov	sp, r7
 800c67e:	bc80      	pop	{r7}
 800c680:	4770      	bx	lr
 800c682:	bf00      	nop
 800c684:	0800d52c 	.word	0x0800d52c

0800c688 <UTIL_TIMER_Init>:
  * @addtogroup TIMER_SERVER_exported_function
  *  @{
  */

UTIL_TIMER_Status_t UTIL_TIMER_Init(void)
{
 800c688:	b580      	push	{r7, lr}
 800c68a:	af00      	add	r7, sp, #0
  UTIL_TIMER_INIT_CRITICAL_SECTION();
  TimerListHead = NULL;
 800c68c:	4b04      	ldr	r3, [pc, #16]	@ (800c6a0 <UTIL_TIMER_Init+0x18>)
 800c68e:	2200      	movs	r2, #0
 800c690:	601a      	str	r2, [r3, #0]
  return UTIL_TimerDriver.InitTimer();
 800c692:	4b04      	ldr	r3, [pc, #16]	@ (800c6a4 <UTIL_TIMER_Init+0x1c>)
 800c694:	681b      	ldr	r3, [r3, #0]
 800c696:	4798      	blx	r3
 800c698:	4603      	mov	r3, r0
}
 800c69a:	4618      	mov	r0, r3
 800c69c:	bd80      	pop	{r7, pc}
 800c69e:	bf00      	nop
 800c6a0:	200003d4 	.word	0x200003d4
 800c6a4:	0800d37c 	.word	0x0800d37c

0800c6a8 <UTIL_TIMER_Create>:
{
  return UTIL_TimerDriver.DeInitTimer();
}

UTIL_TIMER_Status_t UTIL_TIMER_Create( UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue, UTIL_TIMER_Mode_t Mode, void ( *Callback )( void *), void *Argument)
{
 800c6a8:	b580      	push	{r7, lr}
 800c6aa:	b084      	sub	sp, #16
 800c6ac:	af00      	add	r7, sp, #0
 800c6ae:	60f8      	str	r0, [r7, #12]
 800c6b0:	60b9      	str	r1, [r7, #8]
 800c6b2:	603b      	str	r3, [r7, #0]
 800c6b4:	4613      	mov	r3, r2
 800c6b6:	71fb      	strb	r3, [r7, #7]
  if((TimerObject != NULL) && (Callback != NULL))
 800c6b8:	68fb      	ldr	r3, [r7, #12]
 800c6ba:	2b00      	cmp	r3, #0
 800c6bc:	d023      	beq.n	800c706 <UTIL_TIMER_Create+0x5e>
 800c6be:	683b      	ldr	r3, [r7, #0]
 800c6c0:	2b00      	cmp	r3, #0
 800c6c2:	d020      	beq.n	800c706 <UTIL_TIMER_Create+0x5e>
  {
    TimerObject->Timestamp = 0U;
 800c6c4:	68fb      	ldr	r3, [r7, #12]
 800c6c6:	2200      	movs	r2, #0
 800c6c8:	601a      	str	r2, [r3, #0]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 800c6ca:	4b11      	ldr	r3, [pc, #68]	@ (800c710 <UTIL_TIMER_Create+0x68>)
 800c6cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c6ce:	68b8      	ldr	r0, [r7, #8]
 800c6d0:	4798      	blx	r3
 800c6d2:	4602      	mov	r2, r0
 800c6d4:	68fb      	ldr	r3, [r7, #12]
 800c6d6:	605a      	str	r2, [r3, #4]
    TimerObject->IsPending = 0U;
 800c6d8:	68fb      	ldr	r3, [r7, #12]
 800c6da:	2200      	movs	r2, #0
 800c6dc:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 0U;
 800c6de:	68fb      	ldr	r3, [r7, #12]
 800c6e0:	2200      	movs	r2, #0
 800c6e2:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 800c6e4:	68fb      	ldr	r3, [r7, #12]
 800c6e6:	2200      	movs	r2, #0
 800c6e8:	729a      	strb	r2, [r3, #10]
    TimerObject->Callback = Callback;
 800c6ea:	68fb      	ldr	r3, [r7, #12]
 800c6ec:	683a      	ldr	r2, [r7, #0]
 800c6ee:	60da      	str	r2, [r3, #12]
    TimerObject->argument = Argument;
 800c6f0:	68fb      	ldr	r3, [r7, #12]
 800c6f2:	69ba      	ldr	r2, [r7, #24]
 800c6f4:	611a      	str	r2, [r3, #16]
    TimerObject->Mode = Mode;
 800c6f6:	68fb      	ldr	r3, [r7, #12]
 800c6f8:	79fa      	ldrb	r2, [r7, #7]
 800c6fa:	72da      	strb	r2, [r3, #11]
    TimerObject->Next = NULL;
 800c6fc:	68fb      	ldr	r3, [r7, #12]
 800c6fe:	2200      	movs	r2, #0
 800c700:	615a      	str	r2, [r3, #20]
    return UTIL_TIMER_OK;
 800c702:	2300      	movs	r3, #0
 800c704:	e000      	b.n	800c708 <UTIL_TIMER_Create+0x60>
  }
  else
  {
    return UTIL_TIMER_INVALID_PARAM;
 800c706:	2301      	movs	r3, #1
  }
}
 800c708:	4618      	mov	r0, r3
 800c70a:	3710      	adds	r7, #16
 800c70c:	46bd      	mov	sp, r7
 800c70e:	bd80      	pop	{r7, pc}
 800c710:	0800d37c 	.word	0x0800d37c

0800c714 <UTIL_TIMER_Start>:

UTIL_TIMER_Status_t UTIL_TIMER_Start( UTIL_TIMER_Object_t *TimerObject)
{
 800c714:	b580      	push	{r7, lr}
 800c716:	b08a      	sub	sp, #40	@ 0x28
 800c718:	af00      	add	r7, sp, #0
 800c71a:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 800c71c:	2300      	movs	r3, #0
 800c71e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t elapsedTime;
  uint32_t minValue;
  uint32_t ticks;
    
  if(( TimerObject != NULL ) && ( TimerExists( TimerObject ) == false ) && (TimerObject->IsRunning == 0U))
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	2b00      	cmp	r3, #0
 800c726:	d056      	beq.n	800c7d6 <UTIL_TIMER_Start+0xc2>
 800c728:	6878      	ldr	r0, [r7, #4]
 800c72a:	f000 f9a9 	bl	800ca80 <TimerExists>
 800c72e:	4603      	mov	r3, r0
 800c730:	f083 0301 	eor.w	r3, r3, #1
 800c734:	b2db      	uxtb	r3, r3
 800c736:	2b00      	cmp	r3, #0
 800c738:	d04d      	beq.n	800c7d6 <UTIL_TIMER_Start+0xc2>
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	7a5b      	ldrb	r3, [r3, #9]
 800c73e:	2b00      	cmp	r3, #0
 800c740:	d149      	bne.n	800c7d6 <UTIL_TIMER_Start+0xc2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c742:	f3ef 8310 	mrs	r3, PRIMASK
 800c746:	613b      	str	r3, [r7, #16]
  return(result);
 800c748:	693b      	ldr	r3, [r7, #16]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 800c74a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800c74c:	b672      	cpsid	i
}
 800c74e:	bf00      	nop
    ticks = TimerObject->ReloadValue;
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	685b      	ldr	r3, [r3, #4]
 800c754:	623b      	str	r3, [r7, #32]
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 800c756:	4b24      	ldr	r3, [pc, #144]	@ (800c7e8 <UTIL_TIMER_Start+0xd4>)
 800c758:	6a1b      	ldr	r3, [r3, #32]
 800c75a:	4798      	blx	r3
 800c75c:	61b8      	str	r0, [r7, #24]
    
    if( ticks < minValue )
 800c75e:	6a3a      	ldr	r2, [r7, #32]
 800c760:	69bb      	ldr	r3, [r7, #24]
 800c762:	429a      	cmp	r2, r3
 800c764:	d201      	bcs.n	800c76a <UTIL_TIMER_Start+0x56>
    {
      ticks = minValue;
 800c766:	69bb      	ldr	r3, [r7, #24]
 800c768:	623b      	str	r3, [r7, #32]
    }
    
    TimerObject->Timestamp = ticks;
 800c76a:	687b      	ldr	r3, [r7, #4]
 800c76c:	6a3a      	ldr	r2, [r7, #32]
 800c76e:	601a      	str	r2, [r3, #0]
    TimerObject->IsPending = 0U;
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	2200      	movs	r2, #0
 800c774:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 1U;
 800c776:	687b      	ldr	r3, [r7, #4]
 800c778:	2201      	movs	r2, #1
 800c77a:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	2200      	movs	r2, #0
 800c780:	729a      	strb	r2, [r3, #10]
    if( TimerListHead == NULL )
 800c782:	4b1a      	ldr	r3, [pc, #104]	@ (800c7ec <UTIL_TIMER_Start+0xd8>)
 800c784:	681b      	ldr	r3, [r3, #0]
 800c786:	2b00      	cmp	r3, #0
 800c788:	d106      	bne.n	800c798 <UTIL_TIMER_Start+0x84>
    {
      UTIL_TimerDriver.SetTimerContext();
 800c78a:	4b17      	ldr	r3, [pc, #92]	@ (800c7e8 <UTIL_TIMER_Start+0xd4>)
 800c78c:	691b      	ldr	r3, [r3, #16]
 800c78e:	4798      	blx	r3
      TimerInsertNewHeadTimer( TimerObject ); /* insert a timeout at now+obj->Timestamp */
 800c790:	6878      	ldr	r0, [r7, #4]
 800c792:	f000 f9eb 	bl	800cb6c <TimerInsertNewHeadTimer>
 800c796:	e017      	b.n	800c7c8 <UTIL_TIMER_Start+0xb4>
    }
    else 
    {
      elapsedTime = UTIL_TimerDriver.GetTimerElapsedTime( );
 800c798:	4b13      	ldr	r3, [pc, #76]	@ (800c7e8 <UTIL_TIMER_Start+0xd4>)
 800c79a:	699b      	ldr	r3, [r3, #24]
 800c79c:	4798      	blx	r3
 800c79e:	6178      	str	r0, [r7, #20]
      TimerObject->Timestamp += elapsedTime;
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	681a      	ldr	r2, [r3, #0]
 800c7a4:	697b      	ldr	r3, [r7, #20]
 800c7a6:	441a      	add	r2, r3
 800c7a8:	687b      	ldr	r3, [r7, #4]
 800c7aa:	601a      	str	r2, [r3, #0]
      
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	681a      	ldr	r2, [r3, #0]
 800c7b0:	4b0e      	ldr	r3, [pc, #56]	@ (800c7ec <UTIL_TIMER_Start+0xd8>)
 800c7b2:	681b      	ldr	r3, [r3, #0]
 800c7b4:	681b      	ldr	r3, [r3, #0]
 800c7b6:	429a      	cmp	r2, r3
 800c7b8:	d203      	bcs.n	800c7c2 <UTIL_TIMER_Start+0xae>
      {
        TimerInsertNewHeadTimer( TimerObject);
 800c7ba:	6878      	ldr	r0, [r7, #4]
 800c7bc:	f000 f9d6 	bl	800cb6c <TimerInsertNewHeadTimer>
 800c7c0:	e002      	b.n	800c7c8 <UTIL_TIMER_Start+0xb4>
      }
      else
      {
        TimerInsertTimer( TimerObject);
 800c7c2:	6878      	ldr	r0, [r7, #4]
 800c7c4:	f000 f9a2 	bl	800cb0c <TimerInsertTimer>
 800c7c8:	69fb      	ldr	r3, [r7, #28]
 800c7ca:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c7cc:	68fb      	ldr	r3, [r7, #12]
 800c7ce:	f383 8810 	msr	PRIMASK, r3
}
 800c7d2:	bf00      	nop
  {
 800c7d4:	e002      	b.n	800c7dc <UTIL_TIMER_Start+0xc8>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret =  UTIL_TIMER_INVALID_PARAM;
 800c7d6:	2301      	movs	r3, #1
 800c7d8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  return ret;
 800c7dc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800c7e0:	4618      	mov	r0, r3
 800c7e2:	3728      	adds	r7, #40	@ 0x28
 800c7e4:	46bd      	mov	sp, r7
 800c7e6:	bd80      	pop	{r7, pc}
 800c7e8:	0800d37c 	.word	0x0800d37c
 800c7ec:	200003d4 	.word	0x200003d4

0800c7f0 <UTIL_TIMER_Stop>:
  }
  return ret;
}

UTIL_TIMER_Status_t UTIL_TIMER_Stop( UTIL_TIMER_Object_t *TimerObject )
{
 800c7f0:	b580      	push	{r7, lr}
 800c7f2:	b088      	sub	sp, #32
 800c7f4:	af00      	add	r7, sp, #0
 800c7f6:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 800c7f8:	2300      	movs	r3, #0
 800c7fa:	77fb      	strb	r3, [r7, #31]

  if (NULL != TimerObject)
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	2b00      	cmp	r3, #0
 800c800:	d05b      	beq.n	800c8ba <UTIL_TIMER_Stop+0xca>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c802:	f3ef 8310 	mrs	r3, PRIMASK
 800c806:	60fb      	str	r3, [r7, #12]
  return(result);
 800c808:	68fb      	ldr	r3, [r7, #12]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 800c80a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800c80c:	b672      	cpsid	i
}
 800c80e:	bf00      	nop
    UTIL_TIMER_Object_t* prev = TimerListHead;
 800c810:	4b2d      	ldr	r3, [pc, #180]	@ (800c8c8 <UTIL_TIMER_Stop+0xd8>)
 800c812:	681b      	ldr	r3, [r3, #0]
 800c814:	61bb      	str	r3, [r7, #24]
    UTIL_TIMER_Object_t* cur = TimerListHead;
 800c816:	4b2c      	ldr	r3, [pc, #176]	@ (800c8c8 <UTIL_TIMER_Stop+0xd8>)
 800c818:	681b      	ldr	r3, [r3, #0]
 800c81a:	617b      	str	r3, [r7, #20]
    TimerObject->IsReloadStopped = 1U;
 800c81c:	687b      	ldr	r3, [r7, #4]
 800c81e:	2201      	movs	r2, #1
 800c820:	729a      	strb	r2, [r3, #10]
    
    /* List is empty or the Obj to stop does not exist  */
    if(NULL != TimerListHead)
 800c822:	4b29      	ldr	r3, [pc, #164]	@ (800c8c8 <UTIL_TIMER_Stop+0xd8>)
 800c824:	681b      	ldr	r3, [r3, #0]
 800c826:	2b00      	cmp	r3, #0
 800c828:	d041      	beq.n	800c8ae <UTIL_TIMER_Stop+0xbe>
    {
      TimerObject->IsRunning = 0U;
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	2200      	movs	r2, #0
 800c82e:	725a      	strb	r2, [r3, #9]
      
      if( TimerListHead == TimerObject ) /* Stop the Head */
 800c830:	4b25      	ldr	r3, [pc, #148]	@ (800c8c8 <UTIL_TIMER_Stop+0xd8>)
 800c832:	681b      	ldr	r3, [r3, #0]
 800c834:	687a      	ldr	r2, [r7, #4]
 800c836:	429a      	cmp	r2, r3
 800c838:	d134      	bne.n	800c8a4 <UTIL_TIMER_Stop+0xb4>
      {
          TimerListHead->IsPending = 0;
 800c83a:	4b23      	ldr	r3, [pc, #140]	@ (800c8c8 <UTIL_TIMER_Stop+0xd8>)
 800c83c:	681b      	ldr	r3, [r3, #0]
 800c83e:	2200      	movs	r2, #0
 800c840:	721a      	strb	r2, [r3, #8]
          if( TimerListHead->Next != NULL )
 800c842:	4b21      	ldr	r3, [pc, #132]	@ (800c8c8 <UTIL_TIMER_Stop+0xd8>)
 800c844:	681b      	ldr	r3, [r3, #0]
 800c846:	695b      	ldr	r3, [r3, #20]
 800c848:	2b00      	cmp	r3, #0
 800c84a:	d00a      	beq.n	800c862 <UTIL_TIMER_Stop+0x72>
          {
            TimerListHead = TimerListHead->Next;
 800c84c:	4b1e      	ldr	r3, [pc, #120]	@ (800c8c8 <UTIL_TIMER_Stop+0xd8>)
 800c84e:	681b      	ldr	r3, [r3, #0]
 800c850:	695b      	ldr	r3, [r3, #20]
 800c852:	4a1d      	ldr	r2, [pc, #116]	@ (800c8c8 <UTIL_TIMER_Stop+0xd8>)
 800c854:	6013      	str	r3, [r2, #0]
            TimerSetTimeout( TimerListHead );
 800c856:	4b1c      	ldr	r3, [pc, #112]	@ (800c8c8 <UTIL_TIMER_Stop+0xd8>)
 800c858:	681b      	ldr	r3, [r3, #0]
 800c85a:	4618      	mov	r0, r3
 800c85c:	f000 f92c 	bl	800cab8 <TimerSetTimeout>
 800c860:	e023      	b.n	800c8aa <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            UTIL_TimerDriver.StopTimerEvt( );
 800c862:	4b1a      	ldr	r3, [pc, #104]	@ (800c8cc <UTIL_TIMER_Stop+0xdc>)
 800c864:	68db      	ldr	r3, [r3, #12]
 800c866:	4798      	blx	r3
            TimerListHead = NULL;
 800c868:	4b17      	ldr	r3, [pc, #92]	@ (800c8c8 <UTIL_TIMER_Stop+0xd8>)
 800c86a:	2200      	movs	r2, #0
 800c86c:	601a      	str	r2, [r3, #0]
 800c86e:	e01c      	b.n	800c8aa <UTIL_TIMER_Stop+0xba>
      }
      else /* Stop an object within the list */
      {      
        while( cur != NULL )
        {
          if( cur == TimerObject )
 800c870:	697a      	ldr	r2, [r7, #20]
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	429a      	cmp	r2, r3
 800c876:	d110      	bne.n	800c89a <UTIL_TIMER_Stop+0xaa>
          {
            if( cur->Next != NULL )
 800c878:	697b      	ldr	r3, [r7, #20]
 800c87a:	695b      	ldr	r3, [r3, #20]
 800c87c:	2b00      	cmp	r3, #0
 800c87e:	d006      	beq.n	800c88e <UTIL_TIMER_Stop+0x9e>
            {
              cur = cur->Next;
 800c880:	697b      	ldr	r3, [r7, #20]
 800c882:	695b      	ldr	r3, [r3, #20]
 800c884:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 800c886:	69bb      	ldr	r3, [r7, #24]
 800c888:	697a      	ldr	r2, [r7, #20]
 800c88a:	615a      	str	r2, [r3, #20]
            else
            {
              cur = NULL;
              prev->Next = cur;
            }
            break;
 800c88c:	e00d      	b.n	800c8aa <UTIL_TIMER_Stop+0xba>
              cur = NULL;
 800c88e:	2300      	movs	r3, #0
 800c890:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 800c892:	69bb      	ldr	r3, [r7, #24]
 800c894:	697a      	ldr	r2, [r7, #20]
 800c896:	615a      	str	r2, [r3, #20]
            break;
 800c898:	e007      	b.n	800c8aa <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            prev = cur;
 800c89a:	697b      	ldr	r3, [r7, #20]
 800c89c:	61bb      	str	r3, [r7, #24]
            cur = cur->Next;
 800c89e:	697b      	ldr	r3, [r7, #20]
 800c8a0:	695b      	ldr	r3, [r3, #20]
 800c8a2:	617b      	str	r3, [r7, #20]
        while( cur != NULL )
 800c8a4:	697b      	ldr	r3, [r7, #20]
 800c8a6:	2b00      	cmp	r3, #0
 800c8a8:	d1e2      	bne.n	800c870 <UTIL_TIMER_Stop+0x80>
          }
        }   
      }
      ret = UTIL_TIMER_OK;
 800c8aa:	2300      	movs	r3, #0
 800c8ac:	77fb      	strb	r3, [r7, #31]
 800c8ae:	693b      	ldr	r3, [r7, #16]
 800c8b0:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c8b2:	68bb      	ldr	r3, [r7, #8]
 800c8b4:	f383 8810 	msr	PRIMASK, r3
}
 800c8b8:	e001      	b.n	800c8be <UTIL_TIMER_Stop+0xce>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret = UTIL_TIMER_INVALID_PARAM;
 800c8ba:	2301      	movs	r3, #1
 800c8bc:	77fb      	strb	r3, [r7, #31]
  }
  return ret;
 800c8be:	7ffb      	ldrb	r3, [r7, #31]
}
 800c8c0:	4618      	mov	r0, r3
 800c8c2:	3720      	adds	r7, #32
 800c8c4:	46bd      	mov	sp, r7
 800c8c6:	bd80      	pop	{r7, pc}
 800c8c8:	200003d4 	.word	0x200003d4
 800c8cc:	0800d37c 	.word	0x0800d37c

0800c8d0 <UTIL_TIMER_SetPeriod>:

UTIL_TIMER_Status_t UTIL_TIMER_SetPeriod(UTIL_TIMER_Object_t *TimerObject, uint32_t NewPeriodValue)
{
 800c8d0:	b580      	push	{r7, lr}
 800c8d2:	b084      	sub	sp, #16
 800c8d4:	af00      	add	r7, sp, #0
 800c8d6:	6078      	str	r0, [r7, #4]
 800c8d8:	6039      	str	r1, [r7, #0]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 800c8da:	2300      	movs	r3, #0
 800c8dc:	73fb      	strb	r3, [r7, #15]
  
  if(NULL == TimerObject)
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	2b00      	cmp	r3, #0
 800c8e2:	d102      	bne.n	800c8ea <UTIL_TIMER_SetPeriod+0x1a>
  {
	  ret = UTIL_TIMER_INVALID_PARAM;
 800c8e4:	2301      	movs	r3, #1
 800c8e6:	73fb      	strb	r3, [r7, #15]
 800c8e8:	e014      	b.n	800c914 <UTIL_TIMER_SetPeriod+0x44>
  }
  else
  {
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(NewPeriodValue);
 800c8ea:	4b0d      	ldr	r3, [pc, #52]	@ (800c920 <UTIL_TIMER_SetPeriod+0x50>)
 800c8ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c8ee:	6838      	ldr	r0, [r7, #0]
 800c8f0:	4798      	blx	r3
 800c8f2:	4602      	mov	r2, r0
 800c8f4:	687b      	ldr	r3, [r7, #4]
 800c8f6:	605a      	str	r2, [r3, #4]
    if(TimerExists(TimerObject))
 800c8f8:	6878      	ldr	r0, [r7, #4]
 800c8fa:	f000 f8c1 	bl	800ca80 <TimerExists>
 800c8fe:	4603      	mov	r3, r0
 800c900:	2b00      	cmp	r3, #0
 800c902:	d007      	beq.n	800c914 <UTIL_TIMER_SetPeriod+0x44>
    {
      (void)UTIL_TIMER_Stop(TimerObject);
 800c904:	6878      	ldr	r0, [r7, #4]
 800c906:	f7ff ff73 	bl	800c7f0 <UTIL_TIMER_Stop>
      ret = UTIL_TIMER_Start(TimerObject);
 800c90a:	6878      	ldr	r0, [r7, #4]
 800c90c:	f7ff ff02 	bl	800c714 <UTIL_TIMER_Start>
 800c910:	4603      	mov	r3, r0
 800c912:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 800c914:	7bfb      	ldrb	r3, [r7, #15]
}
 800c916:	4618      	mov	r0, r3
 800c918:	3710      	adds	r7, #16
 800c91a:	46bd      	mov	sp, r7
 800c91c:	bd80      	pop	{r7, pc}
 800c91e:	bf00      	nop
 800c920:	0800d37c 	.word	0x0800d37c

0800c924 <UTIL_TIMER_IRQ_Handler>:
	}
	return NextTimer;
}

void UTIL_TIMER_IRQ_Handler( void )
{
 800c924:	b590      	push	{r4, r7, lr}
 800c926:	b089      	sub	sp, #36	@ 0x24
 800c928:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c92a:	f3ef 8310 	mrs	r3, PRIMASK
 800c92e:	60bb      	str	r3, [r7, #8]
  return(result);
 800c930:	68bb      	ldr	r3, [r7, #8]
  UTIL_TIMER_Object_t* cur;
  uint32_t old, now, DeltaContext;

  UTIL_TIMER_ENTER_CRITICAL_SECTION();
 800c932:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 800c934:	b672      	cpsid	i
}
 800c936:	bf00      	nop

  old  =  UTIL_TimerDriver.GetTimerContext( );
 800c938:	4b38      	ldr	r3, [pc, #224]	@ (800ca1c <UTIL_TIMER_IRQ_Handler+0xf8>)
 800c93a:	695b      	ldr	r3, [r3, #20]
 800c93c:	4798      	blx	r3
 800c93e:	6178      	str	r0, [r7, #20]
  now  =  UTIL_TimerDriver.SetTimerContext( );
 800c940:	4b36      	ldr	r3, [pc, #216]	@ (800ca1c <UTIL_TIMER_IRQ_Handler+0xf8>)
 800c942:	691b      	ldr	r3, [r3, #16]
 800c944:	4798      	blx	r3
 800c946:	6138      	str	r0, [r7, #16]

  DeltaContext = now  - old; /*intentional wrap around */
 800c948:	693a      	ldr	r2, [r7, #16]
 800c94a:	697b      	ldr	r3, [r7, #20]
 800c94c:	1ad3      	subs	r3, r2, r3
 800c94e:	60fb      	str	r3, [r7, #12]
  
  /* update timeStamp based upon new Time Reference*/
  /* because delta context should never exceed 2^32*/
  if ( TimerListHead != NULL )
 800c950:	4b33      	ldr	r3, [pc, #204]	@ (800ca20 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800c952:	681b      	ldr	r3, [r3, #0]
 800c954:	2b00      	cmp	r3, #0
 800c956:	d037      	beq.n	800c9c8 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
    cur = TimerListHead;
 800c958:	4b31      	ldr	r3, [pc, #196]	@ (800ca20 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800c95a:	681b      	ldr	r3, [r3, #0]
 800c95c:	61fb      	str	r3, [r7, #28]
	do {
      if (cur->Timestamp > DeltaContext)
 800c95e:	69fb      	ldr	r3, [r7, #28]
 800c960:	681b      	ldr	r3, [r3, #0]
 800c962:	68fa      	ldr	r2, [r7, #12]
 800c964:	429a      	cmp	r2, r3
 800c966:	d206      	bcs.n	800c976 <UTIL_TIMER_IRQ_Handler+0x52>
      {
        cur->Timestamp -= DeltaContext;
 800c968:	69fb      	ldr	r3, [r7, #28]
 800c96a:	681a      	ldr	r2, [r3, #0]
 800c96c:	68fb      	ldr	r3, [r7, #12]
 800c96e:	1ad2      	subs	r2, r2, r3
 800c970:	69fb      	ldr	r3, [r7, #28]
 800c972:	601a      	str	r2, [r3, #0]
 800c974:	e002      	b.n	800c97c <UTIL_TIMER_IRQ_Handler+0x58>
      }
      else
      {
        cur->Timestamp = 0;
 800c976:	69fb      	ldr	r3, [r7, #28]
 800c978:	2200      	movs	r2, #0
 800c97a:	601a      	str	r2, [r3, #0]
      }
      cur = cur->Next;
 800c97c:	69fb      	ldr	r3, [r7, #28]
 800c97e:	695b      	ldr	r3, [r3, #20]
 800c980:	61fb      	str	r3, [r7, #28]
    } while(cur != NULL);
 800c982:	69fb      	ldr	r3, [r7, #28]
 800c984:	2b00      	cmp	r3, #0
 800c986:	d1ea      	bne.n	800c95e <UTIL_TIMER_IRQ_Handler+0x3a>
  }

  /* Execute expired timer and update the list */
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 800c988:	e01e      	b.n	800c9c8 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
      cur = TimerListHead;
 800c98a:	4b25      	ldr	r3, [pc, #148]	@ (800ca20 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800c98c:	681b      	ldr	r3, [r3, #0]
 800c98e:	61fb      	str	r3, [r7, #28]
      TimerListHead = TimerListHead->Next;
 800c990:	4b23      	ldr	r3, [pc, #140]	@ (800ca20 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800c992:	681b      	ldr	r3, [r3, #0]
 800c994:	695b      	ldr	r3, [r3, #20]
 800c996:	4a22      	ldr	r2, [pc, #136]	@ (800ca20 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800c998:	6013      	str	r3, [r2, #0]
      cur->IsPending = 0;
 800c99a:	69fb      	ldr	r3, [r7, #28]
 800c99c:	2200      	movs	r2, #0
 800c99e:	721a      	strb	r2, [r3, #8]
      cur->IsRunning = 0;
 800c9a0:	69fb      	ldr	r3, [r7, #28]
 800c9a2:	2200      	movs	r2, #0
 800c9a4:	725a      	strb	r2, [r3, #9]
      cur->Callback(cur->argument);
 800c9a6:	69fb      	ldr	r3, [r7, #28]
 800c9a8:	68db      	ldr	r3, [r3, #12]
 800c9aa:	69fa      	ldr	r2, [r7, #28]
 800c9ac:	6912      	ldr	r2, [r2, #16]
 800c9ae:	4610      	mov	r0, r2
 800c9b0:	4798      	blx	r3
      if(( cur->Mode == UTIL_TIMER_PERIODIC) && (cur->IsReloadStopped == 0U))
 800c9b2:	69fb      	ldr	r3, [r7, #28]
 800c9b4:	7adb      	ldrb	r3, [r3, #11]
 800c9b6:	2b01      	cmp	r3, #1
 800c9b8:	d106      	bne.n	800c9c8 <UTIL_TIMER_IRQ_Handler+0xa4>
 800c9ba:	69fb      	ldr	r3, [r7, #28]
 800c9bc:	7a9b      	ldrb	r3, [r3, #10]
 800c9be:	2b00      	cmp	r3, #0
 800c9c0:	d102      	bne.n	800c9c8 <UTIL_TIMER_IRQ_Handler+0xa4>
      {
        (void)UTIL_TIMER_Start(cur);
 800c9c2:	69f8      	ldr	r0, [r7, #28]
 800c9c4:	f7ff fea6 	bl	800c714 <UTIL_TIMER_Start>
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 800c9c8:	4b15      	ldr	r3, [pc, #84]	@ (800ca20 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800c9ca:	681b      	ldr	r3, [r3, #0]
 800c9cc:	2b00      	cmp	r3, #0
 800c9ce:	d00d      	beq.n	800c9ec <UTIL_TIMER_IRQ_Handler+0xc8>
 800c9d0:	4b13      	ldr	r3, [pc, #76]	@ (800ca20 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800c9d2:	681b      	ldr	r3, [r3, #0]
 800c9d4:	681b      	ldr	r3, [r3, #0]
 800c9d6:	2b00      	cmp	r3, #0
 800c9d8:	d0d7      	beq.n	800c98a <UTIL_TIMER_IRQ_Handler+0x66>
 800c9da:	4b11      	ldr	r3, [pc, #68]	@ (800ca20 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800c9dc:	681b      	ldr	r3, [r3, #0]
 800c9de:	681c      	ldr	r4, [r3, #0]
 800c9e0:	4b0e      	ldr	r3, [pc, #56]	@ (800ca1c <UTIL_TIMER_IRQ_Handler+0xf8>)
 800c9e2:	699b      	ldr	r3, [r3, #24]
 800c9e4:	4798      	blx	r3
 800c9e6:	4603      	mov	r3, r0
 800c9e8:	429c      	cmp	r4, r3
 800c9ea:	d3ce      	bcc.n	800c98a <UTIL_TIMER_IRQ_Handler+0x66>
      }
  }

  /* start the next TimerListHead if it exists and it is not pending*/
  if(( TimerListHead != NULL ) && (TimerListHead->IsPending == 0U))
 800c9ec:	4b0c      	ldr	r3, [pc, #48]	@ (800ca20 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800c9ee:	681b      	ldr	r3, [r3, #0]
 800c9f0:	2b00      	cmp	r3, #0
 800c9f2:	d009      	beq.n	800ca08 <UTIL_TIMER_IRQ_Handler+0xe4>
 800c9f4:	4b0a      	ldr	r3, [pc, #40]	@ (800ca20 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800c9f6:	681b      	ldr	r3, [r3, #0]
 800c9f8:	7a1b      	ldrb	r3, [r3, #8]
 800c9fa:	2b00      	cmp	r3, #0
 800c9fc:	d104      	bne.n	800ca08 <UTIL_TIMER_IRQ_Handler+0xe4>
  {
    TimerSetTimeout( TimerListHead );
 800c9fe:	4b08      	ldr	r3, [pc, #32]	@ (800ca20 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800ca00:	681b      	ldr	r3, [r3, #0]
 800ca02:	4618      	mov	r0, r3
 800ca04:	f000 f858 	bl	800cab8 <TimerSetTimeout>
 800ca08:	69bb      	ldr	r3, [r7, #24]
 800ca0a:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ca0c:	687b      	ldr	r3, [r7, #4]
 800ca0e:	f383 8810 	msr	PRIMASK, r3
}
 800ca12:	bf00      	nop
  }
  UTIL_TIMER_EXIT_CRITICAL_SECTION();
}
 800ca14:	bf00      	nop
 800ca16:	3724      	adds	r7, #36	@ 0x24
 800ca18:	46bd      	mov	sp, r7
 800ca1a:	bd90      	pop	{r4, r7, pc}
 800ca1c:	0800d37c 	.word	0x0800d37c
 800ca20:	200003d4 	.word	0x200003d4

0800ca24 <UTIL_TIMER_GetCurrentTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetCurrentTime(void)
{
 800ca24:	b580      	push	{r7, lr}
 800ca26:	b082      	sub	sp, #8
 800ca28:	af00      	add	r7, sp, #0
  uint32_t now = UTIL_TimerDriver.GetTimerValue( );
 800ca2a:	4b06      	ldr	r3, [pc, #24]	@ (800ca44 <UTIL_TIMER_GetCurrentTime+0x20>)
 800ca2c:	69db      	ldr	r3, [r3, #28]
 800ca2e:	4798      	blx	r3
 800ca30:	6078      	str	r0, [r7, #4]
  return  UTIL_TimerDriver.Tick2ms(now);
 800ca32:	4b04      	ldr	r3, [pc, #16]	@ (800ca44 <UTIL_TIMER_GetCurrentTime+0x20>)
 800ca34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ca36:	6878      	ldr	r0, [r7, #4]
 800ca38:	4798      	blx	r3
 800ca3a:	4603      	mov	r3, r0
}
 800ca3c:	4618      	mov	r0, r3
 800ca3e:	3708      	adds	r7, #8
 800ca40:	46bd      	mov	sp, r7
 800ca42:	bd80      	pop	{r7, pc}
 800ca44:	0800d37c 	.word	0x0800d37c

0800ca48 <UTIL_TIMER_GetElapsedTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetElapsedTime(UTIL_TIMER_Time_t past )
{
 800ca48:	b580      	push	{r7, lr}
 800ca4a:	b084      	sub	sp, #16
 800ca4c:	af00      	add	r7, sp, #0
 800ca4e:	6078      	str	r0, [r7, #4]
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 800ca50:	4b0a      	ldr	r3, [pc, #40]	@ (800ca7c <UTIL_TIMER_GetElapsedTime+0x34>)
 800ca52:	69db      	ldr	r3, [r3, #28]
 800ca54:	4798      	blx	r3
 800ca56:	60f8      	str	r0, [r7, #12]
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 800ca58:	4b08      	ldr	r3, [pc, #32]	@ (800ca7c <UTIL_TIMER_GetElapsedTime+0x34>)
 800ca5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ca5c:	6878      	ldr	r0, [r7, #4]
 800ca5e:	4798      	blx	r3
 800ca60:	60b8      	str	r0, [r7, #8]
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return UTIL_TimerDriver.Tick2ms( nowInTicks- pastInTicks );
 800ca62:	4b06      	ldr	r3, [pc, #24]	@ (800ca7c <UTIL_TIMER_GetElapsedTime+0x34>)
 800ca64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ca66:	68f9      	ldr	r1, [r7, #12]
 800ca68:	68ba      	ldr	r2, [r7, #8]
 800ca6a:	1a8a      	subs	r2, r1, r2
 800ca6c:	4610      	mov	r0, r2
 800ca6e:	4798      	blx	r3
 800ca70:	4603      	mov	r3, r0
}
 800ca72:	4618      	mov	r0, r3
 800ca74:	3710      	adds	r7, #16
 800ca76:	46bd      	mov	sp, r7
 800ca78:	bd80      	pop	{r7, pc}
 800ca7a:	bf00      	nop
 800ca7c:	0800d37c 	.word	0x0800d37c

0800ca80 <TimerExists>:
 *
 * @param TimerObject Structure containing the timer object parameters
 * @retval 1 (the object is already in the list) or 0
 */
bool TimerExists( UTIL_TIMER_Object_t *TimerObject )
{
 800ca80:	b480      	push	{r7}
 800ca82:	b085      	sub	sp, #20
 800ca84:	af00      	add	r7, sp, #0
 800ca86:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 800ca88:	4b0a      	ldr	r3, [pc, #40]	@ (800cab4 <TimerExists+0x34>)
 800ca8a:	681b      	ldr	r3, [r3, #0]
 800ca8c:	60fb      	str	r3, [r7, #12]

  while( cur != NULL )
 800ca8e:	e008      	b.n	800caa2 <TimerExists+0x22>
  {
    if( cur == TimerObject )
 800ca90:	68fa      	ldr	r2, [r7, #12]
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	429a      	cmp	r2, r3
 800ca96:	d101      	bne.n	800ca9c <TimerExists+0x1c>
    {
      return true;
 800ca98:	2301      	movs	r3, #1
 800ca9a:	e006      	b.n	800caaa <TimerExists+0x2a>
    }
    cur = cur->Next;
 800ca9c:	68fb      	ldr	r3, [r7, #12]
 800ca9e:	695b      	ldr	r3, [r3, #20]
 800caa0:	60fb      	str	r3, [r7, #12]
  while( cur != NULL )
 800caa2:	68fb      	ldr	r3, [r7, #12]
 800caa4:	2b00      	cmp	r3, #0
 800caa6:	d1f3      	bne.n	800ca90 <TimerExists+0x10>
  }
  return false;
 800caa8:	2300      	movs	r3, #0
}
 800caaa:	4618      	mov	r0, r3
 800caac:	3714      	adds	r7, #20
 800caae:	46bd      	mov	sp, r7
 800cab0:	bc80      	pop	{r7}
 800cab2:	4770      	bx	lr
 800cab4:	200003d4 	.word	0x200003d4

0800cab8 <TimerSetTimeout>:
 * @brief Sets a timeout with the duration "timestamp"
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerSetTimeout( UTIL_TIMER_Object_t *TimerObject )
{
 800cab8:	b590      	push	{r4, r7, lr}
 800caba:	b085      	sub	sp, #20
 800cabc:	af00      	add	r7, sp, #0
 800cabe:	6078      	str	r0, [r7, #4]
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 800cac0:	4b11      	ldr	r3, [pc, #68]	@ (800cb08 <TimerSetTimeout+0x50>)
 800cac2:	6a1b      	ldr	r3, [r3, #32]
 800cac4:	4798      	blx	r3
 800cac6:	60f8      	str	r0, [r7, #12]
  TimerObject->IsPending = 1;
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	2201      	movs	r2, #1
 800cacc:	721a      	strb	r2, [r3, #8]

  /* In case deadline too soon */
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	681c      	ldr	r4, [r3, #0]
 800cad2:	4b0d      	ldr	r3, [pc, #52]	@ (800cb08 <TimerSetTimeout+0x50>)
 800cad4:	699b      	ldr	r3, [r3, #24]
 800cad6:	4798      	blx	r3
 800cad8:	4602      	mov	r2, r0
 800cada:	68fb      	ldr	r3, [r7, #12]
 800cadc:	4413      	add	r3, r2
 800cade:	429c      	cmp	r4, r3
 800cae0:	d207      	bcs.n	800caf2 <TimerSetTimeout+0x3a>
  {
	  TimerObject->Timestamp = UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks;
 800cae2:	4b09      	ldr	r3, [pc, #36]	@ (800cb08 <TimerSetTimeout+0x50>)
 800cae4:	699b      	ldr	r3, [r3, #24]
 800cae6:	4798      	blx	r3
 800cae8:	4602      	mov	r2, r0
 800caea:	68fb      	ldr	r3, [r7, #12]
 800caec:	441a      	add	r2, r3
 800caee:	687b      	ldr	r3, [r7, #4]
 800caf0:	601a      	str	r2, [r3, #0]
  }
  UTIL_TimerDriver.StartTimerEvt( TimerObject->Timestamp );
 800caf2:	4b05      	ldr	r3, [pc, #20]	@ (800cb08 <TimerSetTimeout+0x50>)
 800caf4:	689b      	ldr	r3, [r3, #8]
 800caf6:	687a      	ldr	r2, [r7, #4]
 800caf8:	6812      	ldr	r2, [r2, #0]
 800cafa:	4610      	mov	r0, r2
 800cafc:	4798      	blx	r3
}
 800cafe:	bf00      	nop
 800cb00:	3714      	adds	r7, #20
 800cb02:	46bd      	mov	sp, r7
 800cb04:	bd90      	pop	{r4, r7, pc}
 800cb06:	bf00      	nop
 800cb08:	0800d37c 	.word	0x0800d37c

0800cb0c <TimerInsertTimer>:
 *     next timer to expire.
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerInsertTimer( UTIL_TIMER_Object_t *TimerObject)
{
 800cb0c:	b480      	push	{r7}
 800cb0e:	b085      	sub	sp, #20
 800cb10:	af00      	add	r7, sp, #0
 800cb12:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 800cb14:	4b14      	ldr	r3, [pc, #80]	@ (800cb68 <TimerInsertTimer+0x5c>)
 800cb16:	681b      	ldr	r3, [r3, #0]
 800cb18:	60fb      	str	r3, [r7, #12]
  UTIL_TIMER_Object_t* next = TimerListHead->Next;
 800cb1a:	4b13      	ldr	r3, [pc, #76]	@ (800cb68 <TimerInsertTimer+0x5c>)
 800cb1c:	681b      	ldr	r3, [r3, #0]
 800cb1e:	695b      	ldr	r3, [r3, #20]
 800cb20:	60bb      	str	r3, [r7, #8]

  while (cur->Next != NULL )
 800cb22:	e012      	b.n	800cb4a <TimerInsertTimer+0x3e>
  {  
    if( TimerObject->Timestamp  > next->Timestamp )
 800cb24:	687b      	ldr	r3, [r7, #4]
 800cb26:	681a      	ldr	r2, [r3, #0]
 800cb28:	68bb      	ldr	r3, [r7, #8]
 800cb2a:	681b      	ldr	r3, [r3, #0]
 800cb2c:	429a      	cmp	r2, r3
 800cb2e:	d905      	bls.n	800cb3c <TimerInsertTimer+0x30>
    {
        cur = next;
 800cb30:	68bb      	ldr	r3, [r7, #8]
 800cb32:	60fb      	str	r3, [r7, #12]
        next = next->Next;
 800cb34:	68bb      	ldr	r3, [r7, #8]
 800cb36:	695b      	ldr	r3, [r3, #20]
 800cb38:	60bb      	str	r3, [r7, #8]
 800cb3a:	e006      	b.n	800cb4a <TimerInsertTimer+0x3e>
    }
    else
    {
        cur->Next = TimerObject;
 800cb3c:	68fb      	ldr	r3, [r7, #12]
 800cb3e:	687a      	ldr	r2, [r7, #4]
 800cb40:	615a      	str	r2, [r3, #20]
        TimerObject->Next = next;
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	68ba      	ldr	r2, [r7, #8]
 800cb46:	615a      	str	r2, [r3, #20]
        return;
 800cb48:	e009      	b.n	800cb5e <TimerInsertTimer+0x52>
  while (cur->Next != NULL )
 800cb4a:	68fb      	ldr	r3, [r7, #12]
 800cb4c:	695b      	ldr	r3, [r3, #20]
 800cb4e:	2b00      	cmp	r3, #0
 800cb50:	d1e8      	bne.n	800cb24 <TimerInsertTimer+0x18>

    }
  }
  cur->Next = TimerObject;
 800cb52:	68fb      	ldr	r3, [r7, #12]
 800cb54:	687a      	ldr	r2, [r7, #4]
 800cb56:	615a      	str	r2, [r3, #20]
  TimerObject->Next = NULL;
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	2200      	movs	r2, #0
 800cb5c:	615a      	str	r2, [r3, #20]
}
 800cb5e:	3714      	adds	r7, #20
 800cb60:	46bd      	mov	sp, r7
 800cb62:	bc80      	pop	{r7}
 800cb64:	4770      	bx	lr
 800cb66:	bf00      	nop
 800cb68:	200003d4 	.word	0x200003d4

0800cb6c <TimerInsertNewHeadTimer>:
 *
 * @remark The list is automatically sorted. The list head always contains the
 *         next timer to expire.
 */
void TimerInsertNewHeadTimer( UTIL_TIMER_Object_t *TimerObject )
{
 800cb6c:	b580      	push	{r7, lr}
 800cb6e:	b084      	sub	sp, #16
 800cb70:	af00      	add	r7, sp, #0
 800cb72:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 800cb74:	4b0b      	ldr	r3, [pc, #44]	@ (800cba4 <TimerInsertNewHeadTimer+0x38>)
 800cb76:	681b      	ldr	r3, [r3, #0]
 800cb78:	60fb      	str	r3, [r7, #12]

  if( cur != NULL )
 800cb7a:	68fb      	ldr	r3, [r7, #12]
 800cb7c:	2b00      	cmp	r3, #0
 800cb7e:	d002      	beq.n	800cb86 <TimerInsertNewHeadTimer+0x1a>
  {
    cur->IsPending = 0;
 800cb80:	68fb      	ldr	r3, [r7, #12]
 800cb82:	2200      	movs	r2, #0
 800cb84:	721a      	strb	r2, [r3, #8]
  }

  TimerObject->Next = cur;
 800cb86:	687b      	ldr	r3, [r7, #4]
 800cb88:	68fa      	ldr	r2, [r7, #12]
 800cb8a:	615a      	str	r2, [r3, #20]
  TimerListHead = TimerObject;
 800cb8c:	4a05      	ldr	r2, [pc, #20]	@ (800cba4 <TimerInsertNewHeadTimer+0x38>)
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	6013      	str	r3, [r2, #0]
  TimerSetTimeout( TimerListHead );
 800cb92:	4b04      	ldr	r3, [pc, #16]	@ (800cba4 <TimerInsertNewHeadTimer+0x38>)
 800cb94:	681b      	ldr	r3, [r3, #0]
 800cb96:	4618      	mov	r0, r3
 800cb98:	f7ff ff8e 	bl	800cab8 <TimerSetTimeout>
}
 800cb9c:	bf00      	nop
 800cb9e:	3710      	adds	r7, #16
 800cba0:	46bd      	mov	sp, r7
 800cba2:	bd80      	pop	{r7, pc}
 800cba4:	200003d4 	.word	0x200003d4

0800cba8 <UTIL_ADV_TRACE_Init>:

/** @addtogroup ADV_TRACE_exported_function
 *  @{
 */
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_Init(void)
{
 800cba8:	b580      	push	{r7, lr}
 800cbaa:	af00      	add	r7, sp, #0
  /* initialize the Ptr for Read/Write */
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Ctx, 0x0, sizeof(ADV_TRACE_Context));
 800cbac:	2218      	movs	r2, #24
 800cbae:	2100      	movs	r1, #0
 800cbb0:	4807      	ldr	r0, [pc, #28]	@ (800cbd0 <UTIL_ADV_TRACE_Init+0x28>)
 800cbb2:	f7ff f936 	bl	800be22 <UTIL_MEM_set_8>
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Buffer, 0x0, sizeof(ADV_TRACE_Buffer));
 800cbb6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800cbba:	2100      	movs	r1, #0
 800cbbc:	4805      	ldr	r0, [pc, #20]	@ (800cbd4 <UTIL_ADV_TRACE_Init+0x2c>)
 800cbbe:	f7ff f930 	bl	800be22 <UTIL_MEM_set_8>
#endif
  /* Allocate Lock resource */
  UTIL_ADV_TRACE_INIT_CRITICAL_SECTION();

  /* Initialize the Low Level interface */
  return UTIL_TraceDriver.Init(TRACE_TxCpltCallback);
 800cbc2:	4b05      	ldr	r3, [pc, #20]	@ (800cbd8 <UTIL_ADV_TRACE_Init+0x30>)
 800cbc4:	681b      	ldr	r3, [r3, #0]
 800cbc6:	4805      	ldr	r0, [pc, #20]	@ (800cbdc <UTIL_ADV_TRACE_Init+0x34>)
 800cbc8:	4798      	blx	r3
 800cbca:	4603      	mov	r3, r0
}
 800cbcc:	4618      	mov	r0, r3
 800cbce:	bd80      	pop	{r7, pc}
 800cbd0:	200003d8 	.word	0x200003d8
 800cbd4:	200003f0 	.word	0x200003f0
 800cbd8:	0800d3bc 	.word	0x0800d3bc
 800cbdc:	0800ce25 	.word	0x0800ce25

0800cbe0 <UTIL_ADV_TRACE_COND_FSend>:
  return UTIL_TraceDriver.StartRx(UserCallback);
}

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_COND_FSend(uint32_t VerboseLevel, uint32_t Region, uint32_t TimeStampState, const char *strFormat, ...)
{
 800cbe0:	b408      	push	{r3}
 800cbe2:	b580      	push	{r7, lr}
 800cbe4:	b08d      	sub	sp, #52	@ 0x34
 800cbe6:	af00      	add	r7, sp, #0
 800cbe8:	60f8      	str	r0, [r7, #12]
 800cbea:	60b9      	str	r1, [r7, #8]
 800cbec:	607a      	str	r2, [r7, #4]
  va_list vaArgs;
#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  uint8_t buf[UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
  uint16_t timestamp_size = 0u;
 800cbee:	2300      	movs	r3, #0
 800cbf0:	82fb      	strh	r3, [r7, #22]
  uint16_t writepos;
  uint16_t idx;
#else
  uint8_t buf[UTIL_ADV_TRACE_TMP_BUF_SIZE+UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
#endif
  uint16_t buff_size = 0u;
 800cbf2:	2300      	movs	r3, #0
 800cbf4:	85bb      	strh	r3, [r7, #44]	@ 0x2c

  /* check verbose level */
  if(!(ADV_TRACE_Ctx.CurrentVerboseLevel >= VerboseLevel))
 800cbf6:	4b37      	ldr	r3, [pc, #220]	@ (800ccd4 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 800cbf8:	7a1b      	ldrb	r3, [r3, #8]
 800cbfa:	461a      	mov	r2, r3
 800cbfc:	68fb      	ldr	r3, [r7, #12]
 800cbfe:	4293      	cmp	r3, r2
 800cc00:	d902      	bls.n	800cc08 <UTIL_ADV_TRACE_COND_FSend+0x28>
  {
    return UTIL_ADV_TRACE_GIVEUP;
 800cc02:	f06f 0304 	mvn.w	r3, #4
 800cc06:	e05e      	b.n	800ccc6 <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

  if((Region & ADV_TRACE_Ctx.RegionMask) != Region)
 800cc08:	4b32      	ldr	r3, [pc, #200]	@ (800ccd4 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 800cc0a:	68da      	ldr	r2, [r3, #12]
 800cc0c:	68bb      	ldr	r3, [r7, #8]
 800cc0e:	4013      	ands	r3, r2
 800cc10:	68ba      	ldr	r2, [r7, #8]
 800cc12:	429a      	cmp	r2, r3
 800cc14:	d002      	beq.n	800cc1c <UTIL_ADV_TRACE_COND_FSend+0x3c>
  {
    return UTIL_ADV_TRACE_REGIONMASKED;
 800cc16:	f06f 0305 	mvn.w	r3, #5
 800cc1a:	e054      	b.n	800ccc6 <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if((ADV_TRACE_Ctx.timestamp_func != NULL) && (TimeStampState != 0u))
 800cc1c:	4b2d      	ldr	r3, [pc, #180]	@ (800ccd4 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 800cc1e:	685b      	ldr	r3, [r3, #4]
 800cc20:	2b00      	cmp	r3, #0
 800cc22:	d00a      	beq.n	800cc3a <UTIL_ADV_TRACE_COND_FSend+0x5a>
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	2b00      	cmp	r3, #0
 800cc28:	d007      	beq.n	800cc3a <UTIL_ADV_TRACE_COND_FSend+0x5a>
  {
    ADV_TRACE_Ctx.timestamp_func(buf,&timestamp_size);
 800cc2a:	4b2a      	ldr	r3, [pc, #168]	@ (800ccd4 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 800cc2c:	685b      	ldr	r3, [r3, #4]
 800cc2e:	f107 0116 	add.w	r1, r7, #22
 800cc32:	f107 0218 	add.w	r2, r7, #24
 800cc36:	4610      	mov	r0, r2
 800cc38:	4798      	blx	r3
  }

  va_start( vaArgs, strFormat);
 800cc3a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800cc3e:	62bb      	str	r3, [r7, #40]	@ 0x28
  buff_size =(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)sztmp,UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 800cc40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc42:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800cc44:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800cc48:	4823      	ldr	r0, [pc, #140]	@ (800ccd8 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 800cc4a:	f7ff fa8b 	bl	800c164 <tiny_vsnprintf_like>
 800cc4e:	4603      	mov	r3, r0
 800cc50:	85bb      	strh	r3, [r7, #44]	@ 0x2c

  TRACE_Lock();
 800cc52:	f000 f9f1 	bl	800d038 <TRACE_Lock>

  /* if allocation is ok, write data into the buffer */
  if (TRACE_AllocateBufer((buff_size+timestamp_size),&writepos) != -1)
 800cc56:	8afa      	ldrh	r2, [r7, #22]
 800cc58:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800cc5a:	4413      	add	r3, r2
 800cc5c:	b29b      	uxth	r3, r3
 800cc5e:	f107 0214 	add.w	r2, r7, #20
 800cc62:	4611      	mov	r1, r2
 800cc64:	4618      	mov	r0, r3
 800cc66:	f000 f969 	bl	800cf3c <TRACE_AllocateBufer>
 800cc6a:	4603      	mov	r3, r0
 800cc6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cc70:	d025      	beq.n	800ccbe <UTIL_ADV_TRACE_COND_FSend+0xde>
    }
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

    /* copy the timestamp */
    for (idx = 0u; idx < timestamp_size; idx++)
 800cc72:	2300      	movs	r3, #0
 800cc74:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800cc76:	e00e      	b.n	800cc96 <UTIL_ADV_TRACE_COND_FSend+0xb6>
    {
      ADV_TRACE_Buffer[writepos] = buf[idx];
 800cc78:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800cc7a:	8aba      	ldrh	r2, [r7, #20]
 800cc7c:	3330      	adds	r3, #48	@ 0x30
 800cc7e:	443b      	add	r3, r7
 800cc80:	f813 1c18 	ldrb.w	r1, [r3, #-24]
 800cc84:	4b15      	ldr	r3, [pc, #84]	@ (800ccdc <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 800cc86:	5499      	strb	r1, [r3, r2]
      writepos = writepos + 1u;
 800cc88:	8abb      	ldrh	r3, [r7, #20]
 800cc8a:	3301      	adds	r3, #1
 800cc8c:	b29b      	uxth	r3, r3
 800cc8e:	82bb      	strh	r3, [r7, #20]
    for (idx = 0u; idx < timestamp_size; idx++)
 800cc90:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800cc92:	3301      	adds	r3, #1
 800cc94:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800cc96:	8afb      	ldrh	r3, [r7, #22]
 800cc98:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800cc9a:	429a      	cmp	r2, r3
 800cc9c:	d3ec      	bcc.n	800cc78 <UTIL_ADV_TRACE_COND_FSend+0x98>
    }

    /* copy the data */
    (void)UTIL_ADV_TRACE_VSNPRINTF((char *)(&ADV_TRACE_Buffer[writepos]), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 800cc9e:	8abb      	ldrh	r3, [r7, #20]
 800cca0:	461a      	mov	r2, r3
 800cca2:	4b0e      	ldr	r3, [pc, #56]	@ (800ccdc <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 800cca4:	18d0      	adds	r0, r2, r3
 800cca6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cca8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800ccaa:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800ccae:	f7ff fa59 	bl	800c164 <tiny_vsnprintf_like>
    va_end(vaArgs);

    TRACE_UnLock();
 800ccb2:	f000 f9df 	bl	800d074 <TRACE_UnLock>

    return TRACE_Send();
 800ccb6:	f000 f831 	bl	800cd1c <TRACE_Send>
 800ccba:	4603      	mov	r3, r0
 800ccbc:	e003      	b.n	800ccc6 <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

  va_end(vaArgs);
  TRACE_UnLock();
 800ccbe:	f000 f9d9 	bl	800d074 <TRACE_UnLock>
    ADV_TRACE_Ctx.OverRunStatus = TRACE_OVERRUN_INDICATION;
  }
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

  return UTIL_ADV_TRACE_MEM_FULL;
 800ccc2:	f06f 0302 	mvn.w	r3, #2
  buff_size += (uint16_t) UTIL_ADV_TRACE_VSNPRINTF((char* )(buf + buff_size), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
  va_end(vaArgs);

  return UTIL_ADV_TRACE_Send(buf, buff_size);
#endif
}
 800ccc6:	4618      	mov	r0, r3
 800ccc8:	3734      	adds	r7, #52	@ 0x34
 800ccca:	46bd      	mov	sp, r7
 800cccc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ccd0:	b001      	add	sp, #4
 800ccd2:	4770      	bx	lr
 800ccd4:	200003d8 	.word	0x200003d8
 800ccd8:	200005f0 	.word	0x200005f0
 800ccdc:	200003f0 	.word	0x200003f0

0800cce0 <UTIL_ADV_TRACE_RegisterTimeStampFunction>:
}
#endif

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
void UTIL_ADV_TRACE_RegisterTimeStampFunction(cb_timestamp *cb)
{
 800cce0:	b480      	push	{r7}
 800cce2:	b083      	sub	sp, #12
 800cce4:	af00      	add	r7, sp, #0
 800cce6:	6078      	str	r0, [r7, #4]
  ADV_TRACE_Ctx.timestamp_func = *cb;
 800cce8:	4a03      	ldr	r2, [pc, #12]	@ (800ccf8 <UTIL_ADV_TRACE_RegisterTimeStampFunction+0x18>)
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	6053      	str	r3, [r2, #4]
}
 800ccee:	bf00      	nop
 800ccf0:	370c      	adds	r7, #12
 800ccf2:	46bd      	mov	sp, r7
 800ccf4:	bc80      	pop	{r7}
 800ccf6:	4770      	bx	lr
 800ccf8:	200003d8 	.word	0x200003d8

0800ccfc <UTIL_ADV_TRACE_SetVerboseLevel>:

void UTIL_ADV_TRACE_SetVerboseLevel(uint8_t Level)
{
 800ccfc:	b480      	push	{r7}
 800ccfe:	b083      	sub	sp, #12
 800cd00:	af00      	add	r7, sp, #0
 800cd02:	4603      	mov	r3, r0
 800cd04:	71fb      	strb	r3, [r7, #7]
  ADV_TRACE_Ctx.CurrentVerboseLevel = Level;
 800cd06:	4a04      	ldr	r2, [pc, #16]	@ (800cd18 <UTIL_ADV_TRACE_SetVerboseLevel+0x1c>)
 800cd08:	79fb      	ldrb	r3, [r7, #7]
 800cd0a:	7213      	strb	r3, [r2, #8]
}
 800cd0c:	bf00      	nop
 800cd0e:	370c      	adds	r7, #12
 800cd10:	46bd      	mov	sp, r7
 800cd12:	bc80      	pop	{r7}
 800cd14:	4770      	bx	lr
 800cd16:	bf00      	nop
 800cd18:	200003d8 	.word	0x200003d8

0800cd1c <TRACE_Send>:
/**
 * @brief send the data of the trace to low layer
 * @retval Status based on @ref UTIL_ADV_TRACE_Status_t
 */
static UTIL_ADV_TRACE_Status_t TRACE_Send(void)
{
 800cd1c:	b580      	push	{r7, lr}
 800cd1e:	b088      	sub	sp, #32
 800cd20:	af00      	add	r7, sp, #0
  UTIL_ADV_TRACE_Status_t ret = UTIL_ADV_TRACE_OK;
 800cd22:	2300      	movs	r3, #0
 800cd24:	77fb      	strb	r3, [r7, #31]
  uint8_t *ptr = NULL;
 800cd26:	2300      	movs	r3, #0
 800cd28:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cd2a:	f3ef 8310 	mrs	r3, PRIMASK
 800cd2e:	613b      	str	r3, [r7, #16]
  return(result);
 800cd30:	693b      	ldr	r3, [r7, #16]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 800cd32:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800cd34:	b672      	cpsid	i
}
 800cd36:	bf00      	nop

  if(TRACE_IsLocked() == 0u)
 800cd38:	f000 f9ba 	bl	800d0b0 <TRACE_IsLocked>
 800cd3c:	4603      	mov	r3, r0
 800cd3e:	2b00      	cmp	r3, #0
 800cd40:	d15d      	bne.n	800cdfe <TRACE_Send+0xe2>
  {
    TRACE_Lock();
 800cd42:	f000 f979 	bl	800d038 <TRACE_Lock>

    if(ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr)
 800cd46:	4b34      	ldr	r3, [pc, #208]	@ (800ce18 <TRACE_Send+0xfc>)
 800cd48:	8a1a      	ldrh	r2, [r3, #16]
 800cd4a:	4b33      	ldr	r3, [pc, #204]	@ (800ce18 <TRACE_Send+0xfc>)
 800cd4c:	8a5b      	ldrh	r3, [r3, #18]
 800cd4e:	429a      	cmp	r2, r3
 800cd50:	d04d      	beq.n	800cdee <TRACE_Send+0xd2>
    {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 800cd52:	4b31      	ldr	r3, [pc, #196]	@ (800ce18 <TRACE_Send+0xfc>)
 800cd54:	789b      	ldrb	r3, [r3, #2]
 800cd56:	2b01      	cmp	r3, #1
 800cd58:	d117      	bne.n	800cd8a <TRACE_Send+0x6e>
      {
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t) (ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 800cd5a:	4b2f      	ldr	r3, [pc, #188]	@ (800ce18 <TRACE_Send+0xfc>)
 800cd5c:	881a      	ldrh	r2, [r3, #0]
 800cd5e:	4b2e      	ldr	r3, [pc, #184]	@ (800ce18 <TRACE_Send+0xfc>)
 800cd60:	8a1b      	ldrh	r3, [r3, #16]
 800cd62:	1ad3      	subs	r3, r2, r3
 800cd64:	b29a      	uxth	r2, r3
 800cd66:	4b2c      	ldr	r3, [pc, #176]	@ (800ce18 <TRACE_Send+0xfc>)
 800cd68:	829a      	strh	r2, [r3, #20]
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 800cd6a:	4b2b      	ldr	r3, [pc, #172]	@ (800ce18 <TRACE_Send+0xfc>)
 800cd6c:	2202      	movs	r2, #2
 800cd6e:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = 0;
 800cd70:	4b29      	ldr	r3, [pc, #164]	@ (800ce18 <TRACE_Send+0xfc>)
 800cd72:	2200      	movs	r2, #0
 800cd74:	801a      	strh	r2, [r3, #0]

        UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n", ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);

        if(0u == ADV_TRACE_Ctx.TraceSentSize)
 800cd76:	4b28      	ldr	r3, [pc, #160]	@ (800ce18 <TRACE_Send+0xfc>)
 800cd78:	8a9b      	ldrh	r3, [r3, #20]
 800cd7a:	2b00      	cmp	r3, #0
 800cd7c:	d105      	bne.n	800cd8a <TRACE_Send+0x6e>
        {
          ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 800cd7e:	4b26      	ldr	r3, [pc, #152]	@ (800ce18 <TRACE_Send+0xfc>)
 800cd80:	2200      	movs	r2, #0
 800cd82:	709a      	strb	r2, [r3, #2]
          ADV_TRACE_Ctx.TraceRdPtr = 0;
 800cd84:	4b24      	ldr	r3, [pc, #144]	@ (800ce18 <TRACE_Send+0xfc>)
 800cd86:	2200      	movs	r2, #0
 800cd88:	821a      	strh	r2, [r3, #16]
        }
      }

      if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 800cd8a:	4b23      	ldr	r3, [pc, #140]	@ (800ce18 <TRACE_Send+0xfc>)
 800cd8c:	789b      	ldrb	r3, [r3, #2]
 800cd8e:	2b00      	cmp	r3, #0
 800cd90:	d115      	bne.n	800cdbe <TRACE_Send+0xa2>
      {
#endif
        if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 800cd92:	4b21      	ldr	r3, [pc, #132]	@ (800ce18 <TRACE_Send+0xfc>)
 800cd94:	8a5a      	ldrh	r2, [r3, #18]
 800cd96:	4b20      	ldr	r3, [pc, #128]	@ (800ce18 <TRACE_Send+0xfc>)
 800cd98:	8a1b      	ldrh	r3, [r3, #16]
 800cd9a:	429a      	cmp	r2, r3
 800cd9c:	d908      	bls.n	800cdb0 <TRACE_Send+0x94>
        {
          ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 800cd9e:	4b1e      	ldr	r3, [pc, #120]	@ (800ce18 <TRACE_Send+0xfc>)
 800cda0:	8a5a      	ldrh	r2, [r3, #18]
 800cda2:	4b1d      	ldr	r3, [pc, #116]	@ (800ce18 <TRACE_Send+0xfc>)
 800cda4:	8a1b      	ldrh	r3, [r3, #16]
 800cda6:	1ad3      	subs	r3, r2, r3
 800cda8:	b29a      	uxth	r2, r3
 800cdaa:	4b1b      	ldr	r3, [pc, #108]	@ (800ce18 <TRACE_Send+0xfc>)
 800cdac:	829a      	strh	r2, [r3, #20]
 800cdae:	e006      	b.n	800cdbe <TRACE_Send+0xa2>
        }
        else /* TraceRdPtr > TraceWrPtr */
        {
          ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 800cdb0:	4b19      	ldr	r3, [pc, #100]	@ (800ce18 <TRACE_Send+0xfc>)
 800cdb2:	8a1b      	ldrh	r3, [r3, #16]
 800cdb4:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800cdb8:	b29a      	uxth	r2, r3
 800cdba:	4b17      	ldr	r3, [pc, #92]	@ (800ce18 <TRACE_Send+0xfc>)
 800cdbc:	829a      	strh	r2, [r3, #20]

        }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      }
#endif
      ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 800cdbe:	4b16      	ldr	r3, [pc, #88]	@ (800ce18 <TRACE_Send+0xfc>)
 800cdc0:	8a1b      	ldrh	r3, [r3, #16]
 800cdc2:	461a      	mov	r2, r3
 800cdc4:	4b15      	ldr	r3, [pc, #84]	@ (800ce1c <TRACE_Send+0x100>)
 800cdc6:	4413      	add	r3, r2
 800cdc8:	61bb      	str	r3, [r7, #24]
 800cdca:	697b      	ldr	r3, [r7, #20]
 800cdcc:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cdce:	68fb      	ldr	r3, [r7, #12]
 800cdd0:	f383 8810 	msr	PRIMASK, r3
}
 800cdd4:	bf00      	nop

      UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
      UTIL_ADV_TRACE_PreSendHook();
 800cdd6:	f7f4 f9a7 	bl	8001128 <UTIL_ADV_TRACE_PreSendHook>

      UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
      ret = UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 800cdda:	4b11      	ldr	r3, [pc, #68]	@ (800ce20 <TRACE_Send+0x104>)
 800cddc:	68db      	ldr	r3, [r3, #12]
 800cdde:	4a0e      	ldr	r2, [pc, #56]	@ (800ce18 <TRACE_Send+0xfc>)
 800cde0:	8a92      	ldrh	r2, [r2, #20]
 800cde2:	4611      	mov	r1, r2
 800cde4:	69b8      	ldr	r0, [r7, #24]
 800cde6:	4798      	blx	r3
 800cde8:	4603      	mov	r3, r0
 800cdea:	77fb      	strb	r3, [r7, #31]
 800cdec:	e00d      	b.n	800ce0a <TRACE_Send+0xee>
    }
    else
    {
      TRACE_UnLock();
 800cdee:	f000 f941 	bl	800d074 <TRACE_UnLock>
 800cdf2:	697b      	ldr	r3, [r7, #20]
 800cdf4:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cdf6:	68bb      	ldr	r3, [r7, #8]
 800cdf8:	f383 8810 	msr	PRIMASK, r3
}
 800cdfc:	e005      	b.n	800ce0a <TRACE_Send+0xee>
 800cdfe:	697b      	ldr	r3, [r7, #20]
 800ce00:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ce02:	687b      	ldr	r3, [r7, #4]
 800ce04:	f383 8810 	msr	PRIMASK, r3
}
 800ce08:	bf00      	nop
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  }

  return ret;
 800ce0a:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800ce0e:	4618      	mov	r0, r3
 800ce10:	3720      	adds	r7, #32
 800ce12:	46bd      	mov	sp, r7
 800ce14:	bd80      	pop	{r7, pc}
 800ce16:	bf00      	nop
 800ce18:	200003d8 	.word	0x200003d8
 800ce1c:	200003f0 	.word	0x200003f0
 800ce20:	0800d3bc 	.word	0x0800d3bc

0800ce24 <TRACE_TxCpltCallback>:
 * @brief Tx callback called by the low layer level to inform a transfer complete
 * @param Ptr pointer not used only for HAL compatibility
 * @retval none
 */
static void TRACE_TxCpltCallback(void *Ptr)
{
 800ce24:	b580      	push	{r7, lr}
 800ce26:	b088      	sub	sp, #32
 800ce28:	af00      	add	r7, sp, #0
 800ce2a:	6078      	str	r0, [r7, #4]
  uint8_t *ptr = NULL;
 800ce2c:	2300      	movs	r3, #0
 800ce2e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ce30:	f3ef 8310 	mrs	r3, PRIMASK
 800ce34:	617b      	str	r3, [r7, #20]
  return(result);
 800ce36:	697b      	ldr	r3, [r7, #20]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 800ce38:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 800ce3a:	b672      	cpsid	i
}
 800ce3c:	bf00      	nop
    ADV_TRACE_Ctx.TraceSentSize = 0u;
  }
#endif

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if(TRACE_UNCHUNK_TRANSFER == ADV_TRACE_Ctx.unchunk_status)
 800ce3e:	4b3c      	ldr	r3, [pc, #240]	@ (800cf30 <TRACE_TxCpltCallback+0x10c>)
 800ce40:	789b      	ldrb	r3, [r3, #2]
 800ce42:	2b02      	cmp	r3, #2
 800ce44:	d106      	bne.n	800ce54 <TRACE_TxCpltCallback+0x30>
  {
    ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 800ce46:	4b3a      	ldr	r3, [pc, #232]	@ (800cf30 <TRACE_TxCpltCallback+0x10c>)
 800ce48:	2200      	movs	r2, #0
 800ce4a:	709a      	strb	r2, [r3, #2]
    ADV_TRACE_Ctx.TraceRdPtr = 0;
 800ce4c:	4b38      	ldr	r3, [pc, #224]	@ (800cf30 <TRACE_TxCpltCallback+0x10c>)
 800ce4e:	2200      	movs	r2, #0
 800ce50:	821a      	strh	r2, [r3, #16]
 800ce52:	e00a      	b.n	800ce6a <TRACE_TxCpltCallback+0x46>
    UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk complete\n");
  }
  else
  {
    ADV_TRACE_Ctx.TraceRdPtr = (ADV_TRACE_Ctx.TraceRdPtr + ADV_TRACE_Ctx.TraceSentSize) % UTIL_ADV_TRACE_FIFO_SIZE;
 800ce54:	4b36      	ldr	r3, [pc, #216]	@ (800cf30 <TRACE_TxCpltCallback+0x10c>)
 800ce56:	8a1a      	ldrh	r2, [r3, #16]
 800ce58:	4b35      	ldr	r3, [pc, #212]	@ (800cf30 <TRACE_TxCpltCallback+0x10c>)
 800ce5a:	8a9b      	ldrh	r3, [r3, #20]
 800ce5c:	4413      	add	r3, r2
 800ce5e:	b29b      	uxth	r3, r3
 800ce60:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ce64:	b29a      	uxth	r2, r3
 800ce66:	4b32      	ldr	r3, [pc, #200]	@ (800cf30 <TRACE_TxCpltCallback+0x10c>)
 800ce68:	821a      	strh	r2, [r3, #16]
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
    return;
  }
#endif

  if((ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr) && (1u == ADV_TRACE_Ctx.TraceLock))
 800ce6a:	4b31      	ldr	r3, [pc, #196]	@ (800cf30 <TRACE_TxCpltCallback+0x10c>)
 800ce6c:	8a1a      	ldrh	r2, [r3, #16]
 800ce6e:	4b30      	ldr	r3, [pc, #192]	@ (800cf30 <TRACE_TxCpltCallback+0x10c>)
 800ce70:	8a5b      	ldrh	r3, [r3, #18]
 800ce72:	429a      	cmp	r2, r3
 800ce74:	d04d      	beq.n	800cf12 <TRACE_TxCpltCallback+0xee>
 800ce76:	4b2e      	ldr	r3, [pc, #184]	@ (800cf30 <TRACE_TxCpltCallback+0x10c>)
 800ce78:	8adb      	ldrh	r3, [r3, #22]
 800ce7a:	2b01      	cmp	r3, #1
 800ce7c:	d149      	bne.n	800cf12 <TRACE_TxCpltCallback+0xee>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 800ce7e:	4b2c      	ldr	r3, [pc, #176]	@ (800cf30 <TRACE_TxCpltCallback+0x10c>)
 800ce80:	789b      	ldrb	r3, [r3, #2]
 800ce82:	2b01      	cmp	r3, #1
 800ce84:	d117      	bne.n	800ceb6 <TRACE_TxCpltCallback+0x92>
    {
      ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr;
 800ce86:	4b2a      	ldr	r3, [pc, #168]	@ (800cf30 <TRACE_TxCpltCallback+0x10c>)
 800ce88:	881a      	ldrh	r2, [r3, #0]
 800ce8a:	4b29      	ldr	r3, [pc, #164]	@ (800cf30 <TRACE_TxCpltCallback+0x10c>)
 800ce8c:	8a1b      	ldrh	r3, [r3, #16]
 800ce8e:	1ad3      	subs	r3, r2, r3
 800ce90:	b29a      	uxth	r2, r3
 800ce92:	4b27      	ldr	r3, [pc, #156]	@ (800cf30 <TRACE_TxCpltCallback+0x10c>)
 800ce94:	829a      	strh	r2, [r3, #20]
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 800ce96:	4b26      	ldr	r3, [pc, #152]	@ (800cf30 <TRACE_TxCpltCallback+0x10c>)
 800ce98:	2202      	movs	r2, #2
 800ce9a:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = 0;
 800ce9c:	4b24      	ldr	r3, [pc, #144]	@ (800cf30 <TRACE_TxCpltCallback+0x10c>)
 800ce9e:	2200      	movs	r2, #0
 800cea0:	801a      	strh	r2, [r3, #0]

      UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n", ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);

      if(0u == ADV_TRACE_Ctx.TraceSentSize)
 800cea2:	4b23      	ldr	r3, [pc, #140]	@ (800cf30 <TRACE_TxCpltCallback+0x10c>)
 800cea4:	8a9b      	ldrh	r3, [r3, #20]
 800cea6:	2b00      	cmp	r3, #0
 800cea8:	d105      	bne.n	800ceb6 <TRACE_TxCpltCallback+0x92>
      {
        /* this case occurs when an ongoing write aligned the Rd position with chunk position */
        /* in that case the unchunk is forgot */
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 800ceaa:	4b21      	ldr	r3, [pc, #132]	@ (800cf30 <TRACE_TxCpltCallback+0x10c>)
 800ceac:	2200      	movs	r2, #0
 800ceae:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.TraceRdPtr = 0;
 800ceb0:	4b1f      	ldr	r3, [pc, #124]	@ (800cf30 <TRACE_TxCpltCallback+0x10c>)
 800ceb2:	2200      	movs	r2, #0
 800ceb4:	821a      	strh	r2, [r3, #16]
      }
    }

    if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 800ceb6:	4b1e      	ldr	r3, [pc, #120]	@ (800cf30 <TRACE_TxCpltCallback+0x10c>)
 800ceb8:	789b      	ldrb	r3, [r3, #2]
 800ceba:	2b00      	cmp	r3, #0
 800cebc:	d115      	bne.n	800ceea <TRACE_TxCpltCallback+0xc6>
    {
#endif
      if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 800cebe:	4b1c      	ldr	r3, [pc, #112]	@ (800cf30 <TRACE_TxCpltCallback+0x10c>)
 800cec0:	8a5a      	ldrh	r2, [r3, #18]
 800cec2:	4b1b      	ldr	r3, [pc, #108]	@ (800cf30 <TRACE_TxCpltCallback+0x10c>)
 800cec4:	8a1b      	ldrh	r3, [r3, #16]
 800cec6:	429a      	cmp	r2, r3
 800cec8:	d908      	bls.n	800cedc <TRACE_TxCpltCallback+0xb8>
      {
        ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 800ceca:	4b19      	ldr	r3, [pc, #100]	@ (800cf30 <TRACE_TxCpltCallback+0x10c>)
 800cecc:	8a5a      	ldrh	r2, [r3, #18]
 800cece:	4b18      	ldr	r3, [pc, #96]	@ (800cf30 <TRACE_TxCpltCallback+0x10c>)
 800ced0:	8a1b      	ldrh	r3, [r3, #16]
 800ced2:	1ad3      	subs	r3, r2, r3
 800ced4:	b29a      	uxth	r2, r3
 800ced6:	4b16      	ldr	r3, [pc, #88]	@ (800cf30 <TRACE_TxCpltCallback+0x10c>)
 800ced8:	829a      	strh	r2, [r3, #20]
 800ceda:	e006      	b.n	800ceea <TRACE_TxCpltCallback+0xc6>
      }
      else /* TraceRdPtr > TraceWrPtr */
      {
        ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 800cedc:	4b14      	ldr	r3, [pc, #80]	@ (800cf30 <TRACE_TxCpltCallback+0x10c>)
 800cede:	8a1b      	ldrh	r3, [r3, #16]
 800cee0:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800cee4:	b29a      	uxth	r2, r3
 800cee6:	4b12      	ldr	r3, [pc, #72]	@ (800cf30 <TRACE_TxCpltCallback+0x10c>)
 800cee8:	829a      	strh	r2, [r3, #20]
      }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    }
#endif
    ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 800ceea:	4b11      	ldr	r3, [pc, #68]	@ (800cf30 <TRACE_TxCpltCallback+0x10c>)
 800ceec:	8a1b      	ldrh	r3, [r3, #16]
 800ceee:	461a      	mov	r2, r3
 800cef0:	4b10      	ldr	r3, [pc, #64]	@ (800cf34 <TRACE_TxCpltCallback+0x110>)
 800cef2:	4413      	add	r3, r2
 800cef4:	61fb      	str	r3, [r7, #28]
 800cef6:	69bb      	ldr	r3, [r7, #24]
 800cef8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cefa:	693b      	ldr	r3, [r7, #16]
 800cefc:	f383 8810 	msr	PRIMASK, r3
}
 800cf00:	bf00      	nop
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
    UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 800cf02:	4b0d      	ldr	r3, [pc, #52]	@ (800cf38 <TRACE_TxCpltCallback+0x114>)
 800cf04:	68db      	ldr	r3, [r3, #12]
 800cf06:	4a0a      	ldr	r2, [pc, #40]	@ (800cf30 <TRACE_TxCpltCallback+0x10c>)
 800cf08:	8a92      	ldrh	r2, [r2, #20]
 800cf0a:	4611      	mov	r1, r2
 800cf0c:	69f8      	ldr	r0, [r7, #28]
 800cf0e:	4798      	blx	r3
 800cf10:	e00a      	b.n	800cf28 <TRACE_TxCpltCallback+0x104>
 800cf12:	69bb      	ldr	r3, [r7, #24]
 800cf14:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cf16:	68fb      	ldr	r3, [r7, #12]
 800cf18:	f383 8810 	msr	PRIMASK, r3
}
 800cf1c:	bf00      	nop
  }
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
    UTIL_ADV_TRACE_PostSendHook();
 800cf1e:	f7f4 f90b 	bl	8001138 <UTIL_ADV_TRACE_PostSendHook>
    TRACE_UnLock();
 800cf22:	f000 f8a7 	bl	800d074 <TRACE_UnLock>
  }
}
 800cf26:	bf00      	nop
 800cf28:	bf00      	nop
 800cf2a:	3720      	adds	r7, #32
 800cf2c:	46bd      	mov	sp, r7
 800cf2e:	bd80      	pop	{r7, pc}
 800cf30:	200003d8 	.word	0x200003d8
 800cf34:	200003f0 	.word	0x200003f0
 800cf38:	0800d3bc 	.word	0x0800d3bc

0800cf3c <TRACE_AllocateBufer>:
 * @param  Size to allocate within fifo
 * @param  Pos position within the fifo
 * @retval write position inside the buffer is -1 no space available.
 */
static int16_t TRACE_AllocateBufer(uint16_t Size, uint16_t *Pos)
{
 800cf3c:	b480      	push	{r7}
 800cf3e:	b087      	sub	sp, #28
 800cf40:	af00      	add	r7, sp, #0
 800cf42:	4603      	mov	r3, r0
 800cf44:	6039      	str	r1, [r7, #0]
 800cf46:	80fb      	strh	r3, [r7, #6]
  uint16_t freesize;
  int16_t ret = -1;
 800cf48:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800cf4c:	82bb      	strh	r3, [r7, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cf4e:	f3ef 8310 	mrs	r3, PRIMASK
 800cf52:	60fb      	str	r3, [r7, #12]
  return(result);
 800cf54:	68fb      	ldr	r3, [r7, #12]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 800cf56:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800cf58:	b672      	cpsid	i
}
 800cf5a:	bf00      	nop

  if(ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 800cf5c:	4b35      	ldr	r3, [pc, #212]	@ (800d034 <TRACE_AllocateBufer+0xf8>)
 800cf5e:	8a5a      	ldrh	r2, [r3, #18]
 800cf60:	4b34      	ldr	r3, [pc, #208]	@ (800d034 <TRACE_AllocateBufer+0xf8>)
 800cf62:	8a1b      	ldrh	r3, [r3, #16]
 800cf64:	429a      	cmp	r2, r3
 800cf66:	d11b      	bne.n	800cfa0 <TRACE_AllocateBufer+0x64>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 800cf68:	4b32      	ldr	r3, [pc, #200]	@ (800d034 <TRACE_AllocateBufer+0xf8>)
 800cf6a:	8a5b      	ldrh	r3, [r3, #18]
 800cf6c:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800cf70:	82fb      	strh	r3, [r7, #22]
    if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size))
 800cf72:	88fa      	ldrh	r2, [r7, #6]
 800cf74:	8afb      	ldrh	r3, [r7, #22]
 800cf76:	429a      	cmp	r2, r3
 800cf78:	d33a      	bcc.n	800cff0 <TRACE_AllocateBufer+0xb4>
 800cf7a:	4b2e      	ldr	r3, [pc, #184]	@ (800d034 <TRACE_AllocateBufer+0xf8>)
 800cf7c:	8a1b      	ldrh	r3, [r3, #16]
 800cf7e:	88fa      	ldrh	r2, [r7, #6]
 800cf80:	429a      	cmp	r2, r3
 800cf82:	d235      	bcs.n	800cff0 <TRACE_AllocateBufer+0xb4>
    {
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 800cf84:	4b2b      	ldr	r3, [pc, #172]	@ (800d034 <TRACE_AllocateBufer+0xf8>)
 800cf86:	2201      	movs	r2, #1
 800cf88:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 800cf8a:	4b2a      	ldr	r3, [pc, #168]	@ (800d034 <TRACE_AllocateBufer+0xf8>)
 800cf8c:	8a5a      	ldrh	r2, [r3, #18]
 800cf8e:	4b29      	ldr	r3, [pc, #164]	@ (800d034 <TRACE_AllocateBufer+0xf8>)
 800cf90:	801a      	strh	r2, [r3, #0]
      freesize = ADV_TRACE_Ctx.TraceRdPtr;
 800cf92:	4b28      	ldr	r3, [pc, #160]	@ (800d034 <TRACE_AllocateBufer+0xf8>)
 800cf94:	8a1b      	ldrh	r3, [r3, #16]
 800cf96:	82fb      	strh	r3, [r7, #22]
      ADV_TRACE_Ctx.TraceWrPtr = 0;
 800cf98:	4b26      	ldr	r3, [pc, #152]	@ (800d034 <TRACE_AllocateBufer+0xf8>)
 800cf9a:	2200      	movs	r2, #0
 800cf9c:	825a      	strh	r2, [r3, #18]
 800cf9e:	e027      	b.n	800cff0 <TRACE_AllocateBufer+0xb4>
#endif
  }
  else
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 800cfa0:	4b24      	ldr	r3, [pc, #144]	@ (800d034 <TRACE_AllocateBufer+0xf8>)
 800cfa2:	8a5a      	ldrh	r2, [r3, #18]
 800cfa4:	4b23      	ldr	r3, [pc, #140]	@ (800d034 <TRACE_AllocateBufer+0xf8>)
 800cfa6:	8a1b      	ldrh	r3, [r3, #16]
 800cfa8:	429a      	cmp	r2, r3
 800cfaa:	d91b      	bls.n	800cfe4 <TRACE_AllocateBufer+0xa8>
    {
      freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 800cfac:	4b21      	ldr	r3, [pc, #132]	@ (800d034 <TRACE_AllocateBufer+0xf8>)
 800cfae:	8a5b      	ldrh	r3, [r3, #18]
 800cfb0:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800cfb4:	82fb      	strh	r3, [r7, #22]
      if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size)) 
 800cfb6:	88fa      	ldrh	r2, [r7, #6]
 800cfb8:	8afb      	ldrh	r3, [r7, #22]
 800cfba:	429a      	cmp	r2, r3
 800cfbc:	d318      	bcc.n	800cff0 <TRACE_AllocateBufer+0xb4>
 800cfbe:	4b1d      	ldr	r3, [pc, #116]	@ (800d034 <TRACE_AllocateBufer+0xf8>)
 800cfc0:	8a1b      	ldrh	r3, [r3, #16]
 800cfc2:	88fa      	ldrh	r2, [r7, #6]
 800cfc4:	429a      	cmp	r2, r3
 800cfc6:	d213      	bcs.n	800cff0 <TRACE_AllocateBufer+0xb4>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 800cfc8:	4b1a      	ldr	r3, [pc, #104]	@ (800d034 <TRACE_AllocateBufer+0xf8>)
 800cfca:	2201      	movs	r2, #1
 800cfcc:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 800cfce:	4b19      	ldr	r3, [pc, #100]	@ (800d034 <TRACE_AllocateBufer+0xf8>)
 800cfd0:	8a5a      	ldrh	r2, [r3, #18]
 800cfd2:	4b18      	ldr	r3, [pc, #96]	@ (800d034 <TRACE_AllocateBufer+0xf8>)
 800cfd4:	801a      	strh	r2, [r3, #0]
        freesize = ADV_TRACE_Ctx.TraceRdPtr;
 800cfd6:	4b17      	ldr	r3, [pc, #92]	@ (800d034 <TRACE_AllocateBufer+0xf8>)
 800cfd8:	8a1b      	ldrh	r3, [r3, #16]
 800cfda:	82fb      	strh	r3, [r7, #22]
        ADV_TRACE_Ctx.TraceWrPtr = 0;
 800cfdc:	4b15      	ldr	r3, [pc, #84]	@ (800d034 <TRACE_AllocateBufer+0xf8>)
 800cfde:	2200      	movs	r2, #0
 800cfe0:	825a      	strh	r2, [r3, #18]
 800cfe2:	e005      	b.n	800cff0 <TRACE_AllocateBufer+0xb4>
      }
    }
    else
    {
      freesize = (uint16_t)(ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr);
 800cfe4:	4b13      	ldr	r3, [pc, #76]	@ (800d034 <TRACE_AllocateBufer+0xf8>)
 800cfe6:	8a1a      	ldrh	r2, [r3, #16]
 800cfe8:	4b12      	ldr	r3, [pc, #72]	@ (800d034 <TRACE_AllocateBufer+0xf8>)
 800cfea:	8a5b      	ldrh	r3, [r3, #18]
 800cfec:	1ad3      	subs	r3, r2, r3
 800cfee:	82fb      	strh	r3, [r7, #22]
      freesize = ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr;
    }
#endif
  }

  if(freesize > Size)
 800cff0:	8afa      	ldrh	r2, [r7, #22]
 800cff2:	88fb      	ldrh	r3, [r7, #6]
 800cff4:	429a      	cmp	r2, r3
 800cff6:	d90f      	bls.n	800d018 <TRACE_AllocateBufer+0xdc>
  {
    *Pos = ADV_TRACE_Ctx.TraceWrPtr;
 800cff8:	4b0e      	ldr	r3, [pc, #56]	@ (800d034 <TRACE_AllocateBufer+0xf8>)
 800cffa:	8a5a      	ldrh	r2, [r3, #18]
 800cffc:	683b      	ldr	r3, [r7, #0]
 800cffe:	801a      	strh	r2, [r3, #0]
    ADV_TRACE_Ctx.TraceWrPtr = (ADV_TRACE_Ctx.TraceWrPtr + Size) % UTIL_ADV_TRACE_FIFO_SIZE;
 800d000:	4b0c      	ldr	r3, [pc, #48]	@ (800d034 <TRACE_AllocateBufer+0xf8>)
 800d002:	8a5a      	ldrh	r2, [r3, #18]
 800d004:	88fb      	ldrh	r3, [r7, #6]
 800d006:	4413      	add	r3, r2
 800d008:	b29b      	uxth	r3, r3
 800d00a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d00e:	b29a      	uxth	r2, r3
 800d010:	4b08      	ldr	r3, [pc, #32]	@ (800d034 <TRACE_AllocateBufer+0xf8>)
 800d012:	825a      	strh	r2, [r3, #18]
    ret = 0;
 800d014:	2300      	movs	r3, #0
 800d016:	82bb      	strh	r3, [r7, #20]
 800d018:	693b      	ldr	r3, [r7, #16]
 800d01a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d01c:	68bb      	ldr	r3, [r7, #8]
 800d01e:	f383 8810 	msr	PRIMASK, r3
}
 800d022:	bf00      	nop
    }
  }
#endif

  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  return ret;
 800d024:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
}
 800d028:	4618      	mov	r0, r3
 800d02a:	371c      	adds	r7, #28
 800d02c:	46bd      	mov	sp, r7
 800d02e:	bc80      	pop	{r7}
 800d030:	4770      	bx	lr
 800d032:	bf00      	nop
 800d034:	200003d8 	.word	0x200003d8

0800d038 <TRACE_Lock>:
/**
 * @brief  Lock the trace buffer.
 * @retval None.
 */
static void TRACE_Lock(void)
{
 800d038:	b480      	push	{r7}
 800d03a:	b085      	sub	sp, #20
 800d03c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d03e:	f3ef 8310 	mrs	r3, PRIMASK
 800d042:	607b      	str	r3, [r7, #4]
  return(result);
 800d044:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 800d046:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800d048:	b672      	cpsid	i
}
 800d04a:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock++;
 800d04c:	4b08      	ldr	r3, [pc, #32]	@ (800d070 <TRACE_Lock+0x38>)
 800d04e:	8adb      	ldrh	r3, [r3, #22]
 800d050:	3301      	adds	r3, #1
 800d052:	b29a      	uxth	r2, r3
 800d054:	4b06      	ldr	r3, [pc, #24]	@ (800d070 <TRACE_Lock+0x38>)
 800d056:	82da      	strh	r2, [r3, #22]
 800d058:	68fb      	ldr	r3, [r7, #12]
 800d05a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d05c:	68bb      	ldr	r3, [r7, #8]
 800d05e:	f383 8810 	msr	PRIMASK, r3
}
 800d062:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 800d064:	bf00      	nop
 800d066:	3714      	adds	r7, #20
 800d068:	46bd      	mov	sp, r7
 800d06a:	bc80      	pop	{r7}
 800d06c:	4770      	bx	lr
 800d06e:	bf00      	nop
 800d070:	200003d8 	.word	0x200003d8

0800d074 <TRACE_UnLock>:
/**
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static void TRACE_UnLock(void)
{
 800d074:	b480      	push	{r7}
 800d076:	b085      	sub	sp, #20
 800d078:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d07a:	f3ef 8310 	mrs	r3, PRIMASK
 800d07e:	607b      	str	r3, [r7, #4]
  return(result);
 800d080:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 800d082:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800d084:	b672      	cpsid	i
}
 800d086:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock--;
 800d088:	4b08      	ldr	r3, [pc, #32]	@ (800d0ac <TRACE_UnLock+0x38>)
 800d08a:	8adb      	ldrh	r3, [r3, #22]
 800d08c:	3b01      	subs	r3, #1
 800d08e:	b29a      	uxth	r2, r3
 800d090:	4b06      	ldr	r3, [pc, #24]	@ (800d0ac <TRACE_UnLock+0x38>)
 800d092:	82da      	strh	r2, [r3, #22]
 800d094:	68fb      	ldr	r3, [r7, #12]
 800d096:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d098:	68bb      	ldr	r3, [r7, #8]
 800d09a:	f383 8810 	msr	PRIMASK, r3
}
 800d09e:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 800d0a0:	bf00      	nop
 800d0a2:	3714      	adds	r7, #20
 800d0a4:	46bd      	mov	sp, r7
 800d0a6:	bc80      	pop	{r7}
 800d0a8:	4770      	bx	lr
 800d0aa:	bf00      	nop
 800d0ac:	200003d8 	.word	0x200003d8

0800d0b0 <TRACE_IsLocked>:
/**
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static uint32_t TRACE_IsLocked(void)
{
 800d0b0:	b480      	push	{r7}
 800d0b2:	af00      	add	r7, sp, #0
  return (ADV_TRACE_Ctx.TraceLock == 0u? 0u: 1u);
 800d0b4:	4b05      	ldr	r3, [pc, #20]	@ (800d0cc <TRACE_IsLocked+0x1c>)
 800d0b6:	8adb      	ldrh	r3, [r3, #22]
 800d0b8:	2b00      	cmp	r3, #0
 800d0ba:	bf14      	ite	ne
 800d0bc:	2301      	movne	r3, #1
 800d0be:	2300      	moveq	r3, #0
 800d0c0:	b2db      	uxtb	r3, r3
}
 800d0c2:	4618      	mov	r0, r3
 800d0c4:	46bd      	mov	sp, r7
 800d0c6:	bc80      	pop	{r7}
 800d0c8:	4770      	bx	lr
 800d0ca:	bf00      	nop
 800d0cc:	200003d8 	.word	0x200003d8

0800d0d0 <memset>:
 800d0d0:	4402      	add	r2, r0
 800d0d2:	4603      	mov	r3, r0
 800d0d4:	4293      	cmp	r3, r2
 800d0d6:	d100      	bne.n	800d0da <memset+0xa>
 800d0d8:	4770      	bx	lr
 800d0da:	f803 1b01 	strb.w	r1, [r3], #1
 800d0de:	e7f9      	b.n	800d0d4 <memset+0x4>

0800d0e0 <__libc_init_array>:
 800d0e0:	b570      	push	{r4, r5, r6, lr}
 800d0e2:	4d0d      	ldr	r5, [pc, #52]	@ (800d118 <__libc_init_array+0x38>)
 800d0e4:	4c0d      	ldr	r4, [pc, #52]	@ (800d11c <__libc_init_array+0x3c>)
 800d0e6:	1b64      	subs	r4, r4, r5
 800d0e8:	10a4      	asrs	r4, r4, #2
 800d0ea:	2600      	movs	r6, #0
 800d0ec:	42a6      	cmp	r6, r4
 800d0ee:	d109      	bne.n	800d104 <__libc_init_array+0x24>
 800d0f0:	4d0b      	ldr	r5, [pc, #44]	@ (800d120 <__libc_init_array+0x40>)
 800d0f2:	4c0c      	ldr	r4, [pc, #48]	@ (800d124 <__libc_init_array+0x44>)
 800d0f4:	f000 f818 	bl	800d128 <_init>
 800d0f8:	1b64      	subs	r4, r4, r5
 800d0fa:	10a4      	asrs	r4, r4, #2
 800d0fc:	2600      	movs	r6, #0
 800d0fe:	42a6      	cmp	r6, r4
 800d100:	d105      	bne.n	800d10e <__libc_init_array+0x2e>
 800d102:	bd70      	pop	{r4, r5, r6, pc}
 800d104:	f855 3b04 	ldr.w	r3, [r5], #4
 800d108:	4798      	blx	r3
 800d10a:	3601      	adds	r6, #1
 800d10c:	e7ee      	b.n	800d0ec <__libc_init_array+0xc>
 800d10e:	f855 3b04 	ldr.w	r3, [r5], #4
 800d112:	4798      	blx	r3
 800d114:	3601      	adds	r6, #1
 800d116:	e7f2      	b.n	800d0fe <__libc_init_array+0x1e>
 800d118:	0800d544 	.word	0x0800d544
 800d11c:	0800d544 	.word	0x0800d544
 800d120:	0800d544 	.word	0x0800d544
 800d124:	0800d548 	.word	0x0800d548

0800d128 <_init>:
 800d128:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d12a:	bf00      	nop
 800d12c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d12e:	bc08      	pop	{r3}
 800d130:	469e      	mov	lr, r3
 800d132:	4770      	bx	lr

0800d134 <_fini>:
 800d134:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d136:	bf00      	nop
 800d138:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d13a:	bc08      	pop	{r3}
 800d13c:	469e      	mov	lr, r3
 800d13e:	4770      	bx	lr
