{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1540153751645 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1540153751647 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 21 23:29:11 2018 " "Processing started: Sun Oct 21 23:29:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1540153751647 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1540153751647 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off barrel_shifter -c barrel_shifter " "Command: quartus_map --read_settings_files=on --write_settings_files=off barrel_shifter -c barrel_shifter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1540153751648 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1540153752022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_mips " "Found entity 1: alu_mips" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540153752151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540153752151 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_mips " "Elaborating entity \"alu_mips\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1540153752252 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(61) " "Verilog HDL Case Statement warning at alu.v(61): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 61 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1540153752269 "|alu_mips"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_result alu.v(48) " "Verilog HDL Always Construct warning at alu.v(48): inferring latch(es) for variable \"out_result\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1540153752270 "|alu_mips"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp_res alu.v(48) " "Verilog HDL Always Construct warning at alu.v(48): inferring latch(es) for variable \"tmp_res\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1540153752271 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[0\] alu.v(48) " "Inferred latch for \"out_result\[0\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153752273 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[1\] alu.v(48) " "Inferred latch for \"out_result\[1\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153752273 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[2\] alu.v(48) " "Inferred latch for \"out_result\[2\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153752273 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[3\] alu.v(48) " "Inferred latch for \"out_result\[3\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153752273 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[4\] alu.v(48) " "Inferred latch for \"out_result\[4\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153752273 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[5\] alu.v(48) " "Inferred latch for \"out_result\[5\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153752274 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[6\] alu.v(48) " "Inferred latch for \"out_result\[6\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153752274 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[7\] alu.v(48) " "Inferred latch for \"out_result\[7\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153752274 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[8\] alu.v(48) " "Inferred latch for \"out_result\[8\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153752274 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[9\] alu.v(48) " "Inferred latch for \"out_result\[9\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153752274 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[10\] alu.v(48) " "Inferred latch for \"out_result\[10\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153752274 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[11\] alu.v(48) " "Inferred latch for \"out_result\[11\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153752274 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[12\] alu.v(48) " "Inferred latch for \"out_result\[12\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153752274 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[13\] alu.v(48) " "Inferred latch for \"out_result\[13\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153752275 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[14\] alu.v(48) " "Inferred latch for \"out_result\[14\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153752275 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[15\] alu.v(48) " "Inferred latch for \"out_result\[15\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153752275 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[16\] alu.v(48) " "Inferred latch for \"out_result\[16\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153752275 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[17\] alu.v(48) " "Inferred latch for \"out_result\[17\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153752275 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[18\] alu.v(48) " "Inferred latch for \"out_result\[18\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153752275 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[19\] alu.v(48) " "Inferred latch for \"out_result\[19\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153752275 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[20\] alu.v(48) " "Inferred latch for \"out_result\[20\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153752275 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[21\] alu.v(48) " "Inferred latch for \"out_result\[21\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153752276 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[22\] alu.v(48) " "Inferred latch for \"out_result\[22\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153752276 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[23\] alu.v(48) " "Inferred latch for \"out_result\[23\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153752276 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[24\] alu.v(48) " "Inferred latch for \"out_result\[24\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153752276 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[25\] alu.v(48) " "Inferred latch for \"out_result\[25\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153752277 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[26\] alu.v(48) " "Inferred latch for \"out_result\[26\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153752277 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[27\] alu.v(48) " "Inferred latch for \"out_result\[27\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153752277 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[28\] alu.v(48) " "Inferred latch for \"out_result\[28\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153752277 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[29\] alu.v(48) " "Inferred latch for \"out_result\[29\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153752277 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[30\] alu.v(48) " "Inferred latch for \"out_result\[30\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153752278 "|alu_mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_result\[31\] alu.v(48) " "Inferred latch for \"out_result\[31\]\" at alu.v(48)" {  } { { "alu.v" "" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540153752278 "|alu_mips"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "shifter_obj barrel_shifter " "Node instance \"shifter_obj\" instantiates undefined entity \"barrel_shifter\"" {  } { { "alu.v" "shifter_obj" { Text "/home/max/Work dir/_University/_3 kurs/Assembler/HW/5 ALU/quartus/alu.v" 44 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540153752392 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "537 " "Peak virtual memory: 537 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1540153752597 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 21 23:29:12 2018 " "Processing ended: Sun Oct 21 23:29:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1540153752597 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1540153752597 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1540153752597 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1540153752597 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 3 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 3 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1540153752713 ""}
