

================================================================
== Vivado HLS Report for 'canny'
================================================================
* Date:           Fri Jul 06 13:00:35 2018

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        cannyedge
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.37|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+----------+
    |      Latency      |      Interval     | Pipeline |
    |   min   |   max   |   min   |   max   |   Type   |
    +---------+---------+---------+---------+----------+
    |  1069108|  1070139|  1069096|  1070138| dataflow |
    +---------+---------+---------+---------+----------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+------------------------------------+---------+---------+---------+---------+---------+
        |                                               |                                    |      Latency      |      Interval     | Pipeline|
        |                    Instance                   |               Module               |   min   |   max   |   min   |   max   |   Type  |
        +-----------------------------------------------+------------------------------------+---------+---------+---------+---------+---------+
        |stg_31_canny_Block_proc_fu_248                 |canny_Block_proc                    |        0|        0|        0|        0|   none  |
        |grp_canny_AXIvideo2Mat_8_1024_1024_0_s_fu_199  |canny_AXIvideo2Mat_8_1024_1024_0_s  |        3|  1052675|        3|  1052675|   none  |
        |grp_canny_GaussianBlur_fu_160                  |canny_GaussianBlur                  |      237|  1070137|      237|  1070137|   none  |
        |grp_canny_Duplicate_1024_1024_0_0_s_fu_241     |canny_Duplicate_1024_1024_0_0_s     |  1051649|  1051649|  1051649|  1051649|   none  |
        |grp_canny_Sobel_fu_168                         |canny_Sobel                         |  1069095|  1069095|  1069095|  1069095|   none  |
        |grp_canny_Sobel_1_fu_174                       |canny_Sobel_1                       |  1069095|  1069095|  1069095|  1069095|   none  |
        |grp_canny_grad_computation_fu_192              |canny_grad_computation              |  1053697|  1053697|  1053697|  1053697|   none  |
        |grp_canny_nonmax_supression_fu_180             |canny_nonmax_supression             |  1056776|  1056776|  1056776|  1056776|   none  |
        |grp_canny_hysterisis_fu_186                    |canny_hysterisis                    |  1053697|  1053697|  1053697|  1053697|   none  |
        |grp_canny_Mat2AXIvideo_8_1022_1022_0_s_fu_222  |canny_Mat2AXIvideo_8_1022_1022_0_s  |  1047551|  1047551|  1047551|  1047551|   none  |
        +-----------------------------------------------+------------------------------------+---------+---------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        0|      -|      65|    284|
|Instance         |       13|     21|    2640|   2393|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|      19|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       13|     21|    2724|   2677|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        4|      9|       2|      5|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------------+------------------------------------+---------+-------+-----+-----+
    |               Instance              |               Module               | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------------+------------------------------------+---------+-------+-----+-----+
    |canny_AXIvideo2Mat_8_1024_1024_0_U0  |canny_AXIvideo2Mat_8_1024_1024_0_s  |        0|      0|  116|  112|
    |canny_Block_proc_U0                  |canny_Block_proc                    |        0|      0|    2|    1|
    |canny_Duplicate_1024_1024_0_0_U0     |canny_Duplicate_1024_1024_0_0_s     |        0|      0|   41|   57|
    |canny_GaussianBlur_U0                |canny_GaussianBlur                  |        3|      9|  738|  679|
    |canny_Mat2AXIvideo_8_1022_1022_0_U0  |canny_Mat2AXIvideo_8_1022_1022_0_s  |        0|      0|   41|   56|
    |canny_Sobel_U0                       |canny_Sobel                         |        3|      6|  570|  478|
    |canny_Sobel_1_U0                     |canny_Sobel_1                       |        3|      6|  570|  478|
    |canny_grad_computation_U0            |canny_grad_computation              |        0|      0|   88|  172|
    |canny_hysterisis_U0                  |canny_hysterisis                    |        2|      0|  154|  131|
    |canny_nonmax_supression_U0           |canny_nonmax_supression             |        2|      0|  320|  229|
    +-------------------------------------+------------------------------------+---------+-------+-----+-----+
    |Total                                |                                    |       13|     21| 2640| 2393|
    +-------------------------------------+------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +----------------------------------+---------+---+----+------+-----+---------+
    |               Name               | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +----------------------------------+---------+---+----+------+-----+---------+
    |grad_out_data_stream_0_V_U        |        0|  5|  28|     1|   16|       16|
    |grad_x_data_stream_0_V_U          |        0|  5|  20|     1|    8|        8|
    |grad_y_data_stream_0_V_U          |        0|  5|  20|     1|    8|        8|
    |hysterisis_Image_data_stream_0_U  |        0|  5|  20|     1|    8|        8|
    |img_0_cols_V_channel20_U          |        0|  5|  24|     1|   12|       12|
    |img_0_cols_V_channel_U            |        0|  5|  24|     1|   12|       12|
    |img_0_data_stream_0_V_U           |        0|  5|  20|     1|    8|        8|
    |img_0_rows_V_channel19_U          |        0|  5|  24|     1|   12|       12|
    |img_0_rows_V_channel_U            |        0|  5|  24|     1|   12|       12|
    |img_1_data_stream_0_V_U           |        0|  5|  20|     1|    8|        8|
    |img_2_data_stream_0_V_U           |        0|  5|  20|     1|    8|        8|
    |img_3_data_stream_0_V_U           |        0|  5|  20|     1|    8|        8|
    |supressed_Image_data_stream_0_U   |        0|  5|  20|     1|    8|        8|
    +----------------------------------+---------+---+----+------+-----+---------+
    |Total                             |        0| 65| 284|    13|  128|      128|
    +----------------------------------+---------+---+----+------+-----+---------+

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +-----------------------------------------------------+---+----+-----+-----------+
    |                         Name                        | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------+---+----+-----+-----------+
    |ap_CS                                                |  1|   0|    1|          0|
    |ap_reg_procdone_canny_AXIvideo2Mat_8_1024_1024_0_U0  |  1|   0|    1|          0|
    |ap_reg_procdone_canny_Block_proc_U0                  |  1|   0|    1|          0|
    |ap_reg_procdone_canny_Duplicate_1024_1024_0_0_U0     |  1|   0|    1|          0|
    |ap_reg_procdone_canny_GaussianBlur_U0                |  1|   0|    1|          0|
    |ap_reg_procdone_canny_Mat2AXIvideo_8_1022_1022_0_U0  |  1|   0|    1|          0|
    |ap_reg_procdone_canny_Sobel_1_U0                     |  1|   0|    1|          0|
    |ap_reg_procdone_canny_Sobel_U0                       |  1|   0|    1|          0|
    |ap_reg_procdone_canny_grad_computation_U0            |  1|   0|    1|          0|
    |ap_reg_procdone_canny_hysterisis_U0                  |  1|   0|    1|          0|
    |ap_reg_procdone_canny_nonmax_supression_U0           |  1|   0|    1|          0|
    |canny_Duplicate_1024_1024_0_0_U0_ap_start            |  1|   0|    1|          0|
    |canny_GaussianBlur_U0_ap_start                       |  1|   0|    1|          0|
    |canny_Mat2AXIvideo_8_1022_1022_0_U0_ap_start         |  1|   0|    1|          0|
    |canny_Sobel_1_U0_ap_start                            |  1|   0|    1|          0|
    |canny_Sobel_U0_ap_start                              |  1|   0|    1|          0|
    |canny_grad_computation_U0_ap_start                   |  1|   0|    1|          0|
    |canny_hysterisis_U0_ap_start                         |  1|   0|    1|          0|
    |canny_nonmax_supression_U0_ap_start                  |  1|   0|    1|          0|
    +-----------------------------------------------------+---+----+-----+-----------+
    |Total                                                | 19|   0|   19|          0|
    +-----------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------------+-----+-----+------------+------------------------+--------------+
|input_stream_TDATA    |  in |    8|    axis    |  input_stream_V_data_V |    pointer   |
|input_stream_TKEEP    |  in |    1|    axis    |  input_stream_V_keep_V |    pointer   |
|input_stream_TSTRB    |  in |    1|    axis    |  input_stream_V_strb_V |    pointer   |
|input_stream_TUSER    |  in |    1|    axis    |  input_stream_V_user_V |    pointer   |
|input_stream_TLAST    |  in |    1|    axis    |  input_stream_V_last_V |    pointer   |
|input_stream_TID      |  in |    1|    axis    |   input_stream_V_id_V  |    pointer   |
|input_stream_TDEST    |  in |    1|    axis    |  input_stream_V_dest_V |    pointer   |
|input_stream_TVALID   |  in |    1|    axis    |  input_stream_V_dest_V |    pointer   |
|input_stream_TREADY   | out |    1|    axis    |  input_stream_V_dest_V |    pointer   |
|output_stream_TDATA   | out |    8|    axis    | output_stream_V_data_V |    pointer   |
|output_stream_TKEEP   | out |    1|    axis    | output_stream_V_keep_V |    pointer   |
|output_stream_TSTRB   | out |    1|    axis    | output_stream_V_strb_V |    pointer   |
|output_stream_TUSER   | out |    1|    axis    | output_stream_V_user_V |    pointer   |
|output_stream_TLAST   | out |    1|    axis    | output_stream_V_last_V |    pointer   |
|output_stream_TID     | out |    1|    axis    |  output_stream_V_id_V  |    pointer   |
|output_stream_TDEST   | out |    1|    axis    | output_stream_V_dest_V |    pointer   |
|output_stream_TVALID  | out |    1|    axis    | output_stream_V_dest_V |    pointer   |
|output_stream_TREADY  |  in |    1|    axis    | output_stream_V_dest_V |    pointer   |
|ap_clk                |  in |    1| ap_ctrl_hs |          canny         | return value |
|ap_rst_n              |  in |    1| ap_ctrl_hs |          canny         | return value |
|ap_start              |  in |    1| ap_ctrl_hs |          canny         | return value |
|ap_done               | out |    1| ap_ctrl_hs |          canny         | return value |
|ap_idle               | out |    1| ap_ctrl_hs |          canny         | return value |
|ap_ready              | out |    1| ap_ctrl_hs |          canny         | return value |
+----------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 17
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: img_0_cols_V_channel20 [1/1] 0.00ns
codeRepl:0  %img_0_cols_V_channel20 = alloca i12, align 2

ST_1: img_0_rows_V_channel19 [1/1] 0.00ns
codeRepl:1  %img_0_rows_V_channel19 = alloca i12, align 2

ST_1: img_0_cols_V_channel [1/1] 0.00ns
codeRepl:2  %img_0_cols_V_channel = alloca i12, align 2

ST_1: img_0_rows_V_channel [1/1] 0.00ns
codeRepl:3  %img_0_rows_V_channel = alloca i12, align 2

ST_1: img_0_data_stream_0_V [1/1] 0.00ns
codeRepl:20  %img_0_data_stream_0_V = alloca i8, align 1

ST_1: img_1_data_stream_0_V [1/1] 0.00ns
codeRepl:23  %img_1_data_stream_0_V = alloca i8, align 1

ST_1: img_2_data_stream_0_V [1/1] 0.00ns
codeRepl:26  %img_2_data_stream_0_V = alloca i8, align 1

ST_1: img_3_data_stream_0_V [1/1] 0.00ns
codeRepl:29  %img_3_data_stream_0_V = alloca i8, align 1

ST_1: grad_x_data_stream_0_V [1/1] 0.00ns
codeRepl:32  %grad_x_data_stream_0_V = alloca i8, align 1

ST_1: grad_y_data_stream_0_V [1/1] 0.00ns
codeRepl:35  %grad_y_data_stream_0_V = alloca i8, align 1

ST_1: grad_out_data_stream_0_V [1/1] 0.00ns
codeRepl:38  %grad_out_data_stream_0_V = alloca i16, align 2

ST_1: supressed_Image_data_stream_0 [1/1] 0.00ns
codeRepl:41  %supressed_Image_data_stream_0 = alloca i8, align 1

ST_1: hysterisis_Image_data_stream_0 [1/1] 0.00ns
codeRepl:44  %hysterisis_Image_data_stream_0 = alloca i8, align 1

ST_1: stg_31 [1/1] 0.00ns
codeRepl:54  call fastcc void @canny_Block__proc(i12* %img_0_rows_V_channel, i12* %img_0_cols_V_channel)


 <State 2>: 1.57ns
ST_2: stg_32 [2/2] 1.57ns
codeRepl:59  call fastcc void @"canny_AXIvideo2Mat<8, 1024, 1024, 0>"(i8* %input_stream_V_data_V, i1* %input_stream_V_keep_V, i1* %input_stream_V_strb_V, i1* %input_stream_V_user_V, i1* %input_stream_V_last_V, i1* %input_stream_V_id_V, i1* %input_stream_V_dest_V, i12* nocapture %img_0_rows_V_channel, i12* nocapture %img_0_cols_V_channel, i8* %img_0_data_stream_0_V, i12* %img_0_rows_V_channel19, i12* %img_0_cols_V_channel20)


 <State 3>: 0.00ns
ST_3: stg_33 [1/2] 0.00ns
codeRepl:59  call fastcc void @"canny_AXIvideo2Mat<8, 1024, 1024, 0>"(i8* %input_stream_V_data_V, i1* %input_stream_V_keep_V, i1* %input_stream_V_strb_V, i1* %input_stream_V_user_V, i1* %input_stream_V_last_V, i1* %input_stream_V_id_V, i1* %input_stream_V_dest_V, i12* nocapture %img_0_rows_V_channel, i12* nocapture %img_0_cols_V_channel, i8* %img_0_data_stream_0_V, i12* %img_0_rows_V_channel19, i12* %img_0_cols_V_channel20)


 <State 4>: 0.00ns
ST_4: stg_34 [2/2] 0.00ns
codeRepl:60  call fastcc void @canny_GaussianBlur(i12* nocapture %img_0_rows_V_channel19, i12* nocapture %img_0_cols_V_channel20, i8* %img_0_data_stream_0_V, i8* %img_1_data_stream_0_V)


 <State 5>: 0.00ns
ST_5: stg_35 [1/2] 0.00ns
codeRepl:60  call fastcc void @canny_GaussianBlur(i12* nocapture %img_0_rows_V_channel19, i12* nocapture %img_0_cols_V_channel20, i8* %img_0_data_stream_0_V, i8* %img_1_data_stream_0_V)


 <State 6>: 0.00ns
ST_6: stg_36 [2/2] 0.00ns
codeRepl:61  call fastcc void @"canny_Duplicate<1024, 1024, 0, 0>"(i8* %img_1_data_stream_0_V, i8* %img_2_data_stream_0_V, i8* %img_3_data_stream_0_V)


 <State 7>: 0.00ns
ST_7: stg_37 [1/2] 0.00ns
codeRepl:61  call fastcc void @"canny_Duplicate<1024, 1024, 0, 0>"(i8* %img_1_data_stream_0_V, i8* %img_2_data_stream_0_V, i8* %img_3_data_stream_0_V)


 <State 8>: 0.00ns
ST_8: stg_38 [2/2] 0.00ns
codeRepl:62  call fastcc void @canny_Sobel(i8* %img_2_data_stream_0_V, i8* %grad_x_data_stream_0_V)

ST_8: stg_39 [2/2] 0.00ns
codeRepl:63  call fastcc void @canny_Sobel.1(i8* %img_3_data_stream_0_V, i8* %grad_y_data_stream_0_V)


 <State 9>: 0.00ns
ST_9: stg_40 [1/2] 0.00ns
codeRepl:62  call fastcc void @canny_Sobel(i8* %img_2_data_stream_0_V, i8* %grad_x_data_stream_0_V)

ST_9: stg_41 [1/2] 0.00ns
codeRepl:63  call fastcc void @canny_Sobel.1(i8* %img_3_data_stream_0_V, i8* %grad_y_data_stream_0_V)


 <State 10>: 0.00ns
ST_10: stg_42 [2/2] 0.00ns
codeRepl:64  call fastcc void @canny_grad_computation(i8* %grad_x_data_stream_0_V, i8* %grad_y_data_stream_0_V, i16* %grad_out_data_stream_0_V)


 <State 11>: 0.00ns
ST_11: stg_43 [1/2] 0.00ns
codeRepl:64  call fastcc void @canny_grad_computation(i8* %grad_x_data_stream_0_V, i8* %grad_y_data_stream_0_V, i16* %grad_out_data_stream_0_V)


 <State 12>: 0.00ns
ST_12: stg_44 [2/2] 0.00ns
codeRepl:65  call fastcc void @canny_nonmax_supression(i16* %grad_out_data_stream_0_V, i8* %supressed_Image_data_stream_0)


 <State 13>: 0.00ns
ST_13: stg_45 [1/2] 0.00ns
codeRepl:65  call fastcc void @canny_nonmax_supression(i16* %grad_out_data_stream_0_V, i8* %supressed_Image_data_stream_0)


 <State 14>: 0.00ns
ST_14: stg_46 [2/2] 0.00ns
codeRepl:66  call fastcc void @canny_hysterisis(i8* %supressed_Image_data_stream_0, i8* %hysterisis_Image_data_stream_0)


 <State 15>: 0.00ns
ST_15: stg_47 [1/2] 0.00ns
codeRepl:66  call fastcc void @canny_hysterisis(i8* %supressed_Image_data_stream_0, i8* %hysterisis_Image_data_stream_0)


 <State 16>: 0.00ns
ST_16: stg_48 [2/2] 0.00ns
codeRepl:67  call fastcc void @"canny_Mat2AXIvideo<8, 1022, 1022, 0>"(i8* %hysterisis_Image_data_stream_0, i8* %output_stream_V_data_V, i1* %output_stream_V_keep_V, i1* %output_stream_V_strb_V, i1* %output_stream_V_user_V, i1* %output_stream_V_last_V, i1* %output_stream_V_id_V, i1* %output_stream_V_dest_V)


 <State 17>: 1.00ns
ST_17: stg_49 [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str1806) nounwind

ST_17: stg_50 [1/1] 0.00ns
codeRepl:5  call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_stream_V_data_V), !map !7

ST_17: stg_51 [1/1] 0.00ns
codeRepl:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_stream_V_keep_V), !map !11

ST_17: stg_52 [1/1] 0.00ns
codeRepl:7  call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_stream_V_strb_V), !map !15

ST_17: stg_53 [1/1] 0.00ns
codeRepl:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_stream_V_user_V), !map !19

ST_17: stg_54 [1/1] 0.00ns
codeRepl:9  call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_stream_V_last_V), !map !23

ST_17: stg_55 [1/1] 0.00ns
codeRepl:10  call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_stream_V_id_V), !map !27

ST_17: stg_56 [1/1] 0.00ns
codeRepl:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_stream_V_dest_V), !map !31

ST_17: stg_57 [1/1] 0.00ns
codeRepl:12  call void (...)* @_ssdm_op_SpecBitsMap(i8* %output_stream_V_data_V), !map !35

ST_17: stg_58 [1/1] 0.00ns
codeRepl:13  call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_stream_V_keep_V), !map !39

ST_17: stg_59 [1/1] 0.00ns
codeRepl:14  call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_stream_V_strb_V), !map !43

ST_17: stg_60 [1/1] 0.00ns
codeRepl:15  call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_stream_V_user_V), !map !47

ST_17: stg_61 [1/1] 0.00ns
codeRepl:16  call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_stream_V_last_V), !map !51

ST_17: stg_62 [1/1] 0.00ns
codeRepl:17  call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_stream_V_id_V), !map !55

ST_17: stg_63 [1/1] 0.00ns
codeRepl:18  call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_stream_V_dest_V), !map !59

ST_17: stg_64 [1/1] 0.00ns
codeRepl:19  call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @canny_str) nounwind

ST_17: empty [1/1] 0.00ns
codeRepl:21  %empty = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @img_0_OC_data_stream_LF_0_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %img_0_data_stream_0_V, i8* %img_0_data_stream_0_V)

ST_17: stg_66 [1/1] 0.00ns
codeRepl:22  call void (...)* @_ssdm_op_SpecInterface(i8* %img_0_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_17: empty_21 [1/1] 0.00ns
codeRepl:24  %empty_21 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @img_1_OC_data_stream_LF_0_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %img_1_data_stream_0_V, i8* %img_1_data_stream_0_V)

ST_17: stg_68 [1/1] 0.00ns
codeRepl:25  call void (...)* @_ssdm_op_SpecInterface(i8* %img_1_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_17: empty_22 [1/1] 0.00ns
codeRepl:27  %empty_22 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @img_2_OC_data_stream_LF_0_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %img_2_data_stream_0_V, i8* %img_2_data_stream_0_V)

ST_17: stg_70 [1/1] 0.00ns
codeRepl:28  call void (...)* @_ssdm_op_SpecInterface(i8* %img_2_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_17: empty_23 [1/1] 0.00ns
codeRepl:30  %empty_23 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @img_3_OC_data_stream_LF_0_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %img_3_data_stream_0_V, i8* %img_3_data_stream_0_V)

ST_17: stg_72 [1/1] 0.00ns
codeRepl:31  call void (...)* @_ssdm_op_SpecInterface(i8* %img_3_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_17: empty_24 [1/1] 0.00ns
codeRepl:33  %empty_24 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @grad_x_OC_data_stream_LF_0_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %grad_x_data_stream_0_V, i8* %grad_x_data_stream_0_V)

ST_17: stg_74 [1/1] 0.00ns
codeRepl:34  call void (...)* @_ssdm_op_SpecInterface(i8* %grad_x_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_17: empty_25 [1/1] 0.00ns
codeRepl:36  %empty_25 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @grad_y_OC_data_stream_LF_0_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %grad_y_data_stream_0_V, i8* %grad_y_data_stream_0_V)

ST_17: stg_76 [1/1] 0.00ns
codeRepl:37  call void (...)* @_ssdm_op_SpecInterface(i8* %grad_y_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_17: empty_26 [1/1] 0.00ns
codeRepl:39  %empty_26 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @grad_out_OC_data_stream_LF_0_N, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i16* %grad_out_data_stream_0_V, i16* %grad_out_data_stream_0_V)

ST_17: stg_78 [1/1] 0.00ns
codeRepl:40  call void (...)* @_ssdm_op_SpecInterface(i16* %grad_out_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_17: empty_27 [1/1] 0.00ns
codeRepl:42  %empty_27 = call i32 (...)* @_ssdm_op_SpecChannel([33 x i8]* @supressed_Image_OC_data_stream, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %supressed_Image_data_stream_0, i8* %supressed_Image_data_stream_0)

ST_17: stg_80 [1/1] 0.00ns
codeRepl:43  call void (...)* @_ssdm_op_SpecInterface(i8* %supressed_Image_data_stream_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_17: empty_28 [1/1] 0.00ns
codeRepl:45  %empty_28 = call i32 (...)* @_ssdm_op_SpecChannel([34 x i8]* @hysterisis_Image_OC_data_strea, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %hysterisis_Image_data_stream_0, i8* %hysterisis_Image_data_stream_0)

ST_17: stg_82 [1/1] 0.00ns
codeRepl:46  call void (...)* @_ssdm_op_SpecInterface(i8* %hysterisis_Image_data_stream_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_17: stg_83 [1/1] 0.00ns
codeRepl:47  call void (...)* @_ssdm_op_SpecInterface(i8* %input_stream_V_data_V, i1* %input_stream_V_keep_V, i1* %input_stream_V_strb_V, i1* %input_stream_V_user_V, i1* %input_stream_V_last_V, i1* %input_stream_V_id_V, i1* %input_stream_V_dest_V, [5 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_17: stg_84 [1/1] 0.00ns
codeRepl:48  call void (...)* @_ssdm_op_SpecInterface(i8* %output_stream_V_data_V, i1* %output_stream_V_keep_V, i1* %output_stream_V_strb_V, i1* %output_stream_V_user_V, i1* %output_stream_V_last_V, i1* %output_stream_V_id_V, i1* %output_stream_V_dest_V, [5 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_17: stg_85 [1/1] 0.00ns
codeRepl:49  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str1806, [10 x i8]* @p_str1810, [1 x i8]* @p_str1806, i32 -1, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [24 x i8]* @p_str1811)

ST_17: empty_29 [1/1] 0.00ns
codeRepl:50  %empty_29 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @img_0_OC_rows_OC_V_channel_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i12* %img_0_rows_V_channel, i12* %img_0_rows_V_channel)

ST_17: stg_87 [1/1] 0.00ns
codeRepl:51  call void (...)* @_ssdm_op_SpecInterface(i12* %img_0_rows_V_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_17: empty_30 [1/1] 0.00ns
codeRepl:52  %empty_30 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @img_0_OC_cols_OC_V_channel_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i12* %img_0_cols_V_channel, i12* %img_0_cols_V_channel)

ST_17: stg_89 [1/1] 0.00ns
codeRepl:53  call void (...)* @_ssdm_op_SpecInterface(i12* %img_0_cols_V_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_17: empty_31 [1/1] 0.00ns
codeRepl:55  %empty_31 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @img_0_OC_rows_OC_V_channel19_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i12* %img_0_rows_V_channel19, i12* %img_0_rows_V_channel19)

ST_17: stg_91 [1/1] 0.00ns
codeRepl:56  call void (...)* @_ssdm_op_SpecInterface(i12* %img_0_rows_V_channel19, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_17: empty_32 [1/1] 0.00ns
codeRepl:57  %empty_32 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @img_0_OC_cols_OC_V_channel20_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i12* %img_0_cols_V_channel20, i12* %img_0_cols_V_channel20)

ST_17: stg_93 [1/1] 0.00ns
codeRepl:58  call void (...)* @_ssdm_op_SpecInterface(i12* %img_0_cols_V_channel20, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_17: stg_94 [1/2] 1.00ns
codeRepl:67  call fastcc void @"canny_Mat2AXIvideo<8, 1022, 1022, 0>"(i8* %hysterisis_Image_data_stream_0, i8* %output_stream_V_data_V, i1* %output_stream_V_keep_V, i1* %output_stream_V_strb_V, i1* %output_stream_V_user_V, i1* %output_stream_V_last_V, i1* %output_stream_V_id_V, i1* %output_stream_V_dest_V)

ST_17: stg_95 [1/1] 0.00ns
codeRepl:68  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xccd87440e0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xccd87565f0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xccd87553f0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xccd8755630; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xccd8755a20; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xccd8755b40; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xccd8755d80; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0xccd8754940; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0xccd8755f30; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0xccd8755fc0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0xccd8758600; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0xccd8757ac0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0xccd8757880; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0xccd8758720; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
img_0_cols_V_channel20         (alloca              ) [ 001111111111111111]
img_0_rows_V_channel19         (alloca              ) [ 001111111111111111]
img_0_cols_V_channel           (alloca              ) [ 011111111111111111]
img_0_rows_V_channel           (alloca              ) [ 011111111111111111]
img_0_data_stream_0_V          (alloca              ) [ 001111111111111111]
img_1_data_stream_0_V          (alloca              ) [ 001111111111111111]
img_2_data_stream_0_V          (alloca              ) [ 001111111111111111]
img_3_data_stream_0_V          (alloca              ) [ 001111111111111111]
grad_x_data_stream_0_V         (alloca              ) [ 001111111111111111]
grad_y_data_stream_0_V         (alloca              ) [ 001111111111111111]
grad_out_data_stream_0_V       (alloca              ) [ 001111111111111111]
supressed_Image_data_stream_0  (alloca              ) [ 001111111111111111]
hysterisis_Image_data_stream_0 (alloca              ) [ 001111111111111111]
stg_31                         (call                ) [ 000000000000000000]
stg_33                         (call                ) [ 000000000000000000]
stg_35                         (call                ) [ 000000000000000000]
stg_37                         (call                ) [ 000000000000000000]
stg_40                         (call                ) [ 000000000000000000]
stg_41                         (call                ) [ 000000000000000000]
stg_43                         (call                ) [ 000000000000000000]
stg_45                         (call                ) [ 000000000000000000]
stg_47                         (call                ) [ 000000000000000000]
stg_49                         (specdataflowpipeline) [ 000000000000000000]
stg_50                         (specbitsmap         ) [ 000000000000000000]
stg_51                         (specbitsmap         ) [ 000000000000000000]
stg_52                         (specbitsmap         ) [ 000000000000000000]
stg_53                         (specbitsmap         ) [ 000000000000000000]
stg_54                         (specbitsmap         ) [ 000000000000000000]
stg_55                         (specbitsmap         ) [ 000000000000000000]
stg_56                         (specbitsmap         ) [ 000000000000000000]
stg_57                         (specbitsmap         ) [ 000000000000000000]
stg_58                         (specbitsmap         ) [ 000000000000000000]
stg_59                         (specbitsmap         ) [ 000000000000000000]
stg_60                         (specbitsmap         ) [ 000000000000000000]
stg_61                         (specbitsmap         ) [ 000000000000000000]
stg_62                         (specbitsmap         ) [ 000000000000000000]
stg_63                         (specbitsmap         ) [ 000000000000000000]
stg_64                         (spectopmodule       ) [ 000000000000000000]
empty                          (specchannel         ) [ 000000000000000000]
stg_66                         (specinterface       ) [ 000000000000000000]
empty_21                       (specchannel         ) [ 000000000000000000]
stg_68                         (specinterface       ) [ 000000000000000000]
empty_22                       (specchannel         ) [ 000000000000000000]
stg_70                         (specinterface       ) [ 000000000000000000]
empty_23                       (specchannel         ) [ 000000000000000000]
stg_72                         (specinterface       ) [ 000000000000000000]
empty_24                       (specchannel         ) [ 000000000000000000]
stg_74                         (specinterface       ) [ 000000000000000000]
empty_25                       (specchannel         ) [ 000000000000000000]
stg_76                         (specinterface       ) [ 000000000000000000]
empty_26                       (specchannel         ) [ 000000000000000000]
stg_78                         (specinterface       ) [ 000000000000000000]
empty_27                       (specchannel         ) [ 000000000000000000]
stg_80                         (specinterface       ) [ 000000000000000000]
empty_28                       (specchannel         ) [ 000000000000000000]
stg_82                         (specinterface       ) [ 000000000000000000]
stg_83                         (specinterface       ) [ 000000000000000000]
stg_84                         (specinterface       ) [ 000000000000000000]
stg_85                         (specifcore          ) [ 000000000000000000]
empty_29                       (specchannel         ) [ 000000000000000000]
stg_87                         (specinterface       ) [ 000000000000000000]
empty_30                       (specchannel         ) [ 000000000000000000]
stg_89                         (specinterface       ) [ 000000000000000000]
empty_31                       (specchannel         ) [ 000000000000000000]
stg_91                         (specinterface       ) [ 000000000000000000]
empty_32                       (specchannel         ) [ 000000000000000000]
stg_93                         (specinterface       ) [ 000000000000000000]
stg_94                         (call                ) [ 000000000000000000]
stg_95                         (ret                 ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_stream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_stream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_stream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_stream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_stream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_stream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_stream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_stream_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_stream_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_stream_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="output_stream_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_stream_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_stream_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_stream_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="canny_Block__proc"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="canny_AXIvideo2Mat<8, 1024, 1024, 0>"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="canny_GaussianBlur"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="canny_Duplicate<1024, 1024, 0, 0>"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="canny_Sobel"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="canny_Sobel.1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="canny_grad_computation"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="canny_nonmax_supression"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="canny_hysterisis"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="canny_Mat2AXIvideo<8, 1022, 1022, 0>"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="canny_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_0_OC_data_stream_LF_0_NF_s"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_1_OC_data_stream_LF_0_NF_s"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_2_OC_data_stream_LF_0_NF_s"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_3_OC_data_stream_LF_0_NF_s"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="grad_x_OC_data_stream_LF_0_NF_s"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="grad_y_OC_data_stream_LF_0_NF_s"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="grad_out_OC_data_stream_LF_0_N"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="supressed_Image_OC_data_stream"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hysterisis_Image_OC_data_strea"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1809"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1810"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1811"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_0_OC_rows_OC_V_channel_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_0_OC_cols_OC_V_channel_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_0_OC_rows_OC_V_channel19_s"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_0_OC_cols_OC_V_channel20_s"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="img_0_cols_V_channel20_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_0_cols_V_channel20/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="img_0_rows_V_channel19_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_0_rows_V_channel19/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="img_0_cols_V_channel_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_0_cols_V_channel/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="img_0_rows_V_channel_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_0_rows_V_channel/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="img_0_data_stream_0_V_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_0_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="img_1_data_stream_0_V_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_1_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="img_2_data_stream_0_V_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_2_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="img_3_data_stream_0_V_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_3_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grad_x_data_stream_0_V_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="grad_x_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grad_y_data_stream_0_V_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="grad_y_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grad_out_data_stream_0_V_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="grad_out_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="supressed_Image_data_stream_0_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="8" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="supressed_Image_data_stream_0/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="hysterisis_Image_data_stream_0_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="8" slack="13"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hysterisis_Image_data_stream_0/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_canny_GaussianBlur_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="12" slack="3"/>
<pin id="163" dir="0" index="2" bw="12" slack="3"/>
<pin id="164" dir="0" index="3" bw="8" slack="3"/>
<pin id="165" dir="0" index="4" bw="8" slack="3"/>
<pin id="166" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_34/4 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_canny_Sobel_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="8" slack="7"/>
<pin id="171" dir="0" index="2" bw="8" slack="7"/>
<pin id="172" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_38/8 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_canny_Sobel_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="0" slack="0"/>
<pin id="176" dir="0" index="1" bw="8" slack="7"/>
<pin id="177" dir="0" index="2" bw="8" slack="7"/>
<pin id="178" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_39/8 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_canny_nonmax_supression_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="16" slack="11"/>
<pin id="183" dir="0" index="2" bw="8" slack="11"/>
<pin id="184" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_44/12 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_canny_hysterisis_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="13"/>
<pin id="189" dir="0" index="2" bw="8" slack="13"/>
<pin id="190" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_46/14 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_canny_grad_computation_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="0" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="9"/>
<pin id="195" dir="0" index="2" bw="8" slack="9"/>
<pin id="196" dir="0" index="3" bw="16" slack="9"/>
<pin id="197" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_42/10 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_canny_AXIvideo2Mat_8_1024_1024_0_s_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="0" slack="0"/>
<pin id="201" dir="0" index="1" bw="8" slack="0"/>
<pin id="202" dir="0" index="2" bw="1" slack="0"/>
<pin id="203" dir="0" index="3" bw="1" slack="0"/>
<pin id="204" dir="0" index="4" bw="1" slack="0"/>
<pin id="205" dir="0" index="5" bw="1" slack="0"/>
<pin id="206" dir="0" index="6" bw="1" slack="0"/>
<pin id="207" dir="0" index="7" bw="1" slack="0"/>
<pin id="208" dir="0" index="8" bw="12" slack="1"/>
<pin id="209" dir="0" index="9" bw="12" slack="1"/>
<pin id="210" dir="0" index="10" bw="8" slack="1"/>
<pin id="211" dir="0" index="11" bw="12" slack="1"/>
<pin id="212" dir="0" index="12" bw="12" slack="1"/>
<pin id="213" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_32/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_canny_Mat2AXIvideo_8_1022_1022_0_s_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="0" slack="0"/>
<pin id="224" dir="0" index="1" bw="8" slack="15"/>
<pin id="225" dir="0" index="2" bw="8" slack="0"/>
<pin id="226" dir="0" index="3" bw="1" slack="0"/>
<pin id="227" dir="0" index="4" bw="1" slack="0"/>
<pin id="228" dir="0" index="5" bw="1" slack="0"/>
<pin id="229" dir="0" index="6" bw="1" slack="0"/>
<pin id="230" dir="0" index="7" bw="1" slack="0"/>
<pin id="231" dir="0" index="8" bw="1" slack="0"/>
<pin id="232" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_48/16 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_canny_Duplicate_1024_1024_0_0_s_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="0" slack="0"/>
<pin id="243" dir="0" index="1" bw="8" slack="5"/>
<pin id="244" dir="0" index="2" bw="8" slack="5"/>
<pin id="245" dir="0" index="3" bw="8" slack="5"/>
<pin id="246" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_36/6 "/>
</bind>
</comp>

<comp id="248" class="1004" name="stg_31_canny_Block_proc_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="0" slack="0"/>
<pin id="250" dir="0" index="1" bw="12" slack="0"/>
<pin id="251" dir="0" index="2" bw="12" slack="0"/>
<pin id="252" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_31/1 "/>
</bind>
</comp>

<comp id="254" class="1005" name="img_0_cols_V_channel20_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="12" slack="1"/>
<pin id="256" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="img_0_cols_V_channel20 "/>
</bind>
</comp>

<comp id="260" class="1005" name="img_0_rows_V_channel19_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="12" slack="1"/>
<pin id="262" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="img_0_rows_V_channel19 "/>
</bind>
</comp>

<comp id="266" class="1005" name="img_0_cols_V_channel_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="12" slack="0"/>
<pin id="268" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="img_0_cols_V_channel "/>
</bind>
</comp>

<comp id="272" class="1005" name="img_0_rows_V_channel_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="12" slack="0"/>
<pin id="274" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="img_0_rows_V_channel "/>
</bind>
</comp>

<comp id="278" class="1005" name="img_0_data_stream_0_V_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="1"/>
<pin id="280" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_0_data_stream_0_V "/>
</bind>
</comp>

<comp id="284" class="1005" name="img_1_data_stream_0_V_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="3"/>
<pin id="286" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="img_1_data_stream_0_V "/>
</bind>
</comp>

<comp id="290" class="1005" name="img_2_data_stream_0_V_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="5"/>
<pin id="292" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="img_2_data_stream_0_V "/>
</bind>
</comp>

<comp id="296" class="1005" name="img_3_data_stream_0_V_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="5"/>
<pin id="298" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="img_3_data_stream_0_V "/>
</bind>
</comp>

<comp id="302" class="1005" name="grad_x_data_stream_0_V_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="7"/>
<pin id="304" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="grad_x_data_stream_0_V "/>
</bind>
</comp>

<comp id="308" class="1005" name="grad_y_data_stream_0_V_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="7"/>
<pin id="310" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="grad_y_data_stream_0_V "/>
</bind>
</comp>

<comp id="314" class="1005" name="grad_out_data_stream_0_V_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="16" slack="9"/>
<pin id="316" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="grad_out_data_stream_0_V "/>
</bind>
</comp>

<comp id="320" class="1005" name="supressed_Image_data_stream_0_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="11"/>
<pin id="322" dir="1" index="1" bw="8" slack="11"/>
</pin_list>
<bind>
<opset="supressed_Image_data_stream_0 "/>
</bind>
</comp>

<comp id="326" class="1005" name="hysterisis_Image_data_stream_0_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="13"/>
<pin id="328" dir="1" index="1" bw="8" slack="13"/>
</pin_list>
<bind>
<opset="hysterisis_Image_data_stream_0 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="28" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="28" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="28" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="28" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="28" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="28" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="28" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="28" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="28" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="28" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="28" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="28" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="28" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="167"><net_src comp="34" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="173"><net_src comp="38" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="179"><net_src comp="40" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="185"><net_src comp="44" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="191"><net_src comp="46" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="198"><net_src comp="42" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="214"><net_src comp="32" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="215"><net_src comp="0" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="216"><net_src comp="2" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="217"><net_src comp="4" pin="0"/><net_sink comp="199" pin=3"/></net>

<net id="218"><net_src comp="6" pin="0"/><net_sink comp="199" pin=4"/></net>

<net id="219"><net_src comp="8" pin="0"/><net_sink comp="199" pin=5"/></net>

<net id="220"><net_src comp="10" pin="0"/><net_sink comp="199" pin=6"/></net>

<net id="221"><net_src comp="12" pin="0"/><net_sink comp="199" pin=7"/></net>

<net id="233"><net_src comp="48" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="234"><net_src comp="14" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="235"><net_src comp="16" pin="0"/><net_sink comp="222" pin=3"/></net>

<net id="236"><net_src comp="18" pin="0"/><net_sink comp="222" pin=4"/></net>

<net id="237"><net_src comp="20" pin="0"/><net_sink comp="222" pin=5"/></net>

<net id="238"><net_src comp="22" pin="0"/><net_sink comp="222" pin=6"/></net>

<net id="239"><net_src comp="24" pin="0"/><net_sink comp="222" pin=7"/></net>

<net id="240"><net_src comp="26" pin="0"/><net_sink comp="222" pin=8"/></net>

<net id="247"><net_src comp="36" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="253"><net_src comp="30" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="108" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="199" pin=12"/></net>

<net id="259"><net_src comp="254" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="263"><net_src comp="112" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="199" pin=11"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="269"><net_src comp="116" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="271"><net_src comp="266" pin="1"/><net_sink comp="199" pin=9"/></net>

<net id="275"><net_src comp="120" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="277"><net_src comp="272" pin="1"/><net_sink comp="199" pin=8"/></net>

<net id="281"><net_src comp="124" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="199" pin=10"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="160" pin=3"/></net>

<net id="287"><net_src comp="128" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="160" pin=4"/></net>

<net id="289"><net_src comp="284" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="293"><net_src comp="132" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="295"><net_src comp="290" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="299"><net_src comp="136" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="241" pin=3"/></net>

<net id="301"><net_src comp="296" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="305"><net_src comp="140" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="311"><net_src comp="144" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="313"><net_src comp="308" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="317"><net_src comp="148" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="192" pin=3"/></net>

<net id="319"><net_src comp="314" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="323"><net_src comp="152" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="325"><net_src comp="320" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="329"><net_src comp="156" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="331"><net_src comp="326" pin="1"/><net_sink comp="222" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_stream_V_data_V | {16 17 }
	Port: output_stream_V_keep_V | {16 17 }
	Port: output_stream_V_strb_V | {16 17 }
	Port: output_stream_V_user_V | {16 17 }
	Port: output_stream_V_last_V | {16 17 }
	Port: output_stream_V_id_V | {16 17 }
	Port: output_stream_V_dest_V | {16 17 }
  - Chain level:
	State 1
		stg_31 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                Functional Unit                |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|
|          |         grp_canny_GaussianBlur_fu_160         |    3    |    9    |  25.136 |   910   |   732   |
|          |             grp_canny_Sobel_fu_168            |    3    |    6    |  17.281 |   612   |   493   |
|          |            grp_canny_Sobel_1_fu_174           |    3    |    6    |  17.281 |   612   |   493   |
|          |       grp_canny_nonmax_supression_fu_180      |    2    |    0    |  6.284  |   291   |   228   |
|   call   |          grp_canny_hysterisis_fu_186          |    2    |    0    |  3.142  |   147   |   127   |
|          |       grp_canny_grad_computation_fu_192       |    0    |    0    |    0    |    88   |   125   |
|          | grp_canny_AXIvideo2Mat_8_1024_1024_0_s_fu_199 |    0    |    0    |  1.571  |   128   |    34   |
|          | grp_canny_Mat2AXIvideo_8_1022_1022_0_s_fu_222 |    0    |    0    |    0    |    44   |    32   |
|          |   grp_canny_Duplicate_1024_1024_0_0_s_fu_241  |    0    |    0    |    0    |    46   |    30   |
|          |         stg_31_canny_Block_proc_fu_248        |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                               |    13   |    21   |  70.695 |   2878  |   2294  |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------------+--------+
|                                      |   FF   |
+--------------------------------------+--------+
|   grad_out_data_stream_0_V_reg_314   |   16   |
|    grad_x_data_stream_0_V_reg_302    |    8   |
|    grad_y_data_stream_0_V_reg_308    |    8   |
|hysterisis_Image_data_stream_0_reg_326|    8   |
|    img_0_cols_V_channel20_reg_254    |   12   |
|     img_0_cols_V_channel_reg_266     |   12   |
|     img_0_data_stream_0_V_reg_278    |    8   |
|    img_0_rows_V_channel19_reg_260    |   12   |
|     img_0_rows_V_channel_reg_272     |   12   |
|     img_1_data_stream_0_V_reg_284    |    8   |
|     img_2_data_stream_0_V_reg_290    |    8   |
|     img_3_data_stream_0_V_reg_296    |    8   |
| supressed_Image_data_stream_0_reg_320|    8   |
+--------------------------------------+--------+
|                 Total                |   128  |
+--------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   13   |   21   |   70   |  2878  |  2294  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   128  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   13   |   21   |   70   |  3006  |  2294  |
+-----------+--------+--------+--------+--------+--------+
