{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558281808597 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558281808601 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 19 18:03:28 2019 " "Processing started: Sun May 19 18:03:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558281808601 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558281808601 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proc -c proc " "Command: quartus_map --read_settings_files=on --write_settings_files=off proc -c proc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558281808601 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558281809212 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558281809212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.v 1 1 " "Found 1 design units, including 1 entities, in source file regn.v" { { "Info" "ISGN_ENTITY_NAME" "1 regn " "Found entity 1: regn" {  } { { "regn.v" "" { Text "D:/OneDrive/sw/sw_proc/regn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558281818388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558281818388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_multiplexers.v 1 1 " "Found 1 design units, including 1 entities, in source file proc_multiplexers.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_multiplexers " "Found entity 1: proc_multiplexers" {  } { { "proc_multiplexers.v" "" { Text "D:/OneDrive/sw/sw_proc/proc_multiplexers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558281818393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558281818393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file dec3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec3to8 " "Found entity 1: dec3to8" {  } { { "dec3to8.v" "" { Text "D:/OneDrive/sw/sw_proc/dec3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558281818399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558281818399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file cu_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cu_FSM " "Found entity 1: cu_FSM" {  } { { "cu_FSM.v" "" { Text "D:/OneDrive/sw/sw_proc/cu_FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558281818404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558281818404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file add_sub_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unit " "Found entity 1: add_sub_unit" {  } { { "add_sub_unit.v" "" { Text "D:/OneDrive/sw/sw_proc/add_sub_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558281818409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558281818409 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AddSub addsub proc.v(26) " "Verilog HDL Declaration information at proc.v(26): object \"AddSub\" differs only in case from object \"addsub\" in the same scope" {  } { { "proc.v" "" { Text "D:/OneDrive/sw/sw_proc/proc.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558281818414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc.v 1 1 " "Found 1 design units, including 1 entities, in source file proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc " "Found entity 1: proc" {  } { { "proc.v" "" { Text "D:/OneDrive/sw/sw_proc/proc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558281818416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558281818416 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proc " "Elaborating entity \"proc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558281818447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_unit add_sub_unit:addsub " "Elaborating entity \"add_sub_unit\" for hierarchy \"add_sub_unit:addsub\"" {  } { { "proc.v" "addsub" { Text "D:/OneDrive/sw/sw_proc/proc.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558281818449 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "overflow add_sub_unit.v(11) " "Verilog HDL Always Construct warning at add_sub_unit.v(11): inferring latch(es) for variable \"overflow\", which holds its previous value in one or more paths through the always construct" {  } { { "add_sub_unit.v" "" { Text "D:/OneDrive/sw/sw_proc/add_sub_unit.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558281818450 "|proc|add_sub_unit:addsub"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "carry add_sub_unit.v(11) " "Verilog HDL Always Construct warning at add_sub_unit.v(11): inferring latch(es) for variable \"carry\", which holds its previous value in one or more paths through the always construct" {  } { { "add_sub_unit.v" "" { Text "D:/OneDrive/sw/sw_proc/add_sub_unit.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558281818450 "|proc|add_sub_unit:addsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry add_sub_unit.v(11) " "Inferred latch for \"carry\" at add_sub_unit.v(11)" {  } { { "add_sub_unit.v" "" { Text "D:/OneDrive/sw/sw_proc/add_sub_unit.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558281818450 "|proc|add_sub_unit:addsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow add_sub_unit.v(11) " "Inferred latch for \"overflow\" at add_sub_unit.v(11)" {  } { { "add_sub_unit.v" "" { Text "D:/OneDrive/sw/sw_proc/add_sub_unit.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558281818450 "|proc|add_sub_unit:addsub"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn regn:reg_0 " "Elaborating entity \"regn\" for hierarchy \"regn:reg_0\"" {  } { { "proc.v" "reg_0" { Text "D:/OneDrive/sw/sw_proc/proc.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558281818452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cu_FSM cu_FSM:cu " "Elaborating entity \"cu_FSM\" for hierarchy \"cu_FSM:cu\"" {  } { { "proc.v" "cu" { Text "D:/OneDrive/sw/sw_proc/proc.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558281818458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 cu_FSM:cu\|dec3to8:decX " "Elaborating entity \"dec3to8\" for hierarchy \"cu_FSM:cu\|dec3to8:decX\"" {  } { { "cu_FSM.v" "decX" { Text "D:/OneDrive/sw/sw_proc/cu_FSM.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558281818474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_multiplexers proc_multiplexers:multiplexers " "Elaborating entity \"proc_multiplexers\" for hierarchy \"proc_multiplexers:multiplexers\"" {  } { { "proc.v" "multiplexers" { Text "D:/OneDrive/sw/sw_proc/proc.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558281818476 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "G proc_multiplexers.v(17) " "Verilog HDL Always Construct warning at proc_multiplexers.v(17): variable \"G\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc_multiplexers.v" "" { Text "D:/OneDrive/sw/sw_proc/proc_multiplexers.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558281818477 "|proc|proc_multiplexers:multiplexers"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DIN proc_multiplexers.v(18) " "Verilog HDL Always Construct warning at proc_multiplexers.v(18): variable \"DIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc_multiplexers.v" "" { Text "D:/OneDrive/sw/sw_proc/proc_multiplexers.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558281818477 "|proc|proc_multiplexers:multiplexers"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R7 proc_multiplexers.v(19) " "Verilog HDL Always Construct warning at proc_multiplexers.v(19): variable \"R7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc_multiplexers.v" "" { Text "D:/OneDrive/sw/sw_proc/proc_multiplexers.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558281818477 "|proc|proc_multiplexers:multiplexers"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R6 proc_multiplexers.v(20) " "Verilog HDL Always Construct warning at proc_multiplexers.v(20): variable \"R6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc_multiplexers.v" "" { Text "D:/OneDrive/sw/sw_proc/proc_multiplexers.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558281818477 "|proc|proc_multiplexers:multiplexers"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R5 proc_multiplexers.v(21) " "Verilog HDL Always Construct warning at proc_multiplexers.v(21): variable \"R5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc_multiplexers.v" "" { Text "D:/OneDrive/sw/sw_proc/proc_multiplexers.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558281818477 "|proc|proc_multiplexers:multiplexers"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R4 proc_multiplexers.v(22) " "Verilog HDL Always Construct warning at proc_multiplexers.v(22): variable \"R4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc_multiplexers.v" "" { Text "D:/OneDrive/sw/sw_proc/proc_multiplexers.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558281818477 "|proc|proc_multiplexers:multiplexers"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R3 proc_multiplexers.v(23) " "Verilog HDL Always Construct warning at proc_multiplexers.v(23): variable \"R3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc_multiplexers.v" "" { Text "D:/OneDrive/sw/sw_proc/proc_multiplexers.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558281818477 "|proc|proc_multiplexers:multiplexers"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R2 proc_multiplexers.v(24) " "Verilog HDL Always Construct warning at proc_multiplexers.v(24): variable \"R2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc_multiplexers.v" "" { Text "D:/OneDrive/sw/sw_proc/proc_multiplexers.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558281818477 "|proc|proc_multiplexers:multiplexers"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R1 proc_multiplexers.v(25) " "Verilog HDL Always Construct warning at proc_multiplexers.v(25): variable \"R1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc_multiplexers.v" "" { Text "D:/OneDrive/sw/sw_proc/proc_multiplexers.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558281818477 "|proc|proc_multiplexers:multiplexers"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R0 proc_multiplexers.v(26) " "Verilog HDL Always Construct warning at proc_multiplexers.v(26): variable \"R0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc_multiplexers.v" "" { Text "D:/OneDrive/sw/sw_proc/proc_multiplexers.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558281818477 "|proc|proc_multiplexers:multiplexers"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "proc_multiplexers.v(16) " "Verilog HDL Case Statement information at proc_multiplexers.v(16): all case item expressions in this case statement are onehot" {  } { { "proc_multiplexers.v" "" { Text "D:/OneDrive/sw/sw_proc/proc_multiplexers.v" 16 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1558281818477 "|proc|proc_multiplexers:multiplexers"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1558281819058 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "cu_FSM:cu\|I\[1\] " "Logic cell \"cu_FSM:cu\|I\[1\]\"" {  } { { "cu_FSM.v" "I\[1\]" { Text "D:/OneDrive/sw/sw_proc/cu_FSM.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "cu_FSM:cu\|I\[2\] " "Logic cell \"cu_FSM:cu\|I\[2\]\"" {  } { { "cu_FSM.v" "I\[2\]" { Text "D:/OneDrive/sw/sw_proc/cu_FSM.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "cu_FSM:cu\|I\[0\] " "Logic cell \"cu_FSM:cu\|I\[0\]\"" {  } { { "cu_FSM.v" "I\[0\]" { Text "D:/OneDrive/sw/sw_proc/cu_FSM.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R2\[0\] " "Logic cell \"R2\[0\]\"" {  } { { "proc.v" "R2\[0\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R4\[0\] " "Logic cell \"R4\[0\]\"" {  } { { "proc.v" "R4\[0\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R5\[0\] " "Logic cell \"R5\[0\]\"" {  } { { "proc.v" "R5\[0\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R6\[0\] " "Logic cell \"R6\[0\]\"" {  } { { "proc.v" "R6\[0\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R3\[0\] " "Logic cell \"R3\[0\]\"" {  } { { "proc.v" "R3\[0\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R7\[0\] " "Logic cell \"R7\[0\]\"" {  } { { "proc.v" "R7\[0\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R0\[0\] " "Logic cell \"R0\[0\]\"" {  } { { "proc.v" "R0\[0\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R1\[0\] " "Logic cell \"R1\[0\]\"" {  } { { "proc.v" "R1\[0\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "G\[0\] " "Logic cell \"G\[0\]\"" {  } { { "proc.v" "G\[0\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R2\[1\] " "Logic cell \"R2\[1\]\"" {  } { { "proc.v" "R2\[1\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R4\[1\] " "Logic cell \"R4\[1\]\"" {  } { { "proc.v" "R4\[1\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R5\[1\] " "Logic cell \"R5\[1\]\"" {  } { { "proc.v" "R5\[1\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R6\[1\] " "Logic cell \"R6\[1\]\"" {  } { { "proc.v" "R6\[1\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R3\[1\] " "Logic cell \"R3\[1\]\"" {  } { { "proc.v" "R3\[1\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R7\[1\] " "Logic cell \"R7\[1\]\"" {  } { { "proc.v" "R7\[1\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R0\[1\] " "Logic cell \"R0\[1\]\"" {  } { { "proc.v" "R0\[1\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R1\[1\] " "Logic cell \"R1\[1\]\"" {  } { { "proc.v" "R1\[1\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "G\[1\] " "Logic cell \"G\[1\]\"" {  } { { "proc.v" "G\[1\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R2\[2\] " "Logic cell \"R2\[2\]\"" {  } { { "proc.v" "R2\[2\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R4\[2\] " "Logic cell \"R4\[2\]\"" {  } { { "proc.v" "R4\[2\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R5\[2\] " "Logic cell \"R5\[2\]\"" {  } { { "proc.v" "R5\[2\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R6\[2\] " "Logic cell \"R6\[2\]\"" {  } { { "proc.v" "R6\[2\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R3\[2\] " "Logic cell \"R3\[2\]\"" {  } { { "proc.v" "R3\[2\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R7\[2\] " "Logic cell \"R7\[2\]\"" {  } { { "proc.v" "R7\[2\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R0\[2\] " "Logic cell \"R0\[2\]\"" {  } { { "proc.v" "R0\[2\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R1\[2\] " "Logic cell \"R1\[2\]\"" {  } { { "proc.v" "R1\[2\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "G\[2\] " "Logic cell \"G\[2\]\"" {  } { { "proc.v" "G\[2\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R2\[3\] " "Logic cell \"R2\[3\]\"" {  } { { "proc.v" "R2\[3\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R4\[3\] " "Logic cell \"R4\[3\]\"" {  } { { "proc.v" "R4\[3\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R5\[3\] " "Logic cell \"R5\[3\]\"" {  } { { "proc.v" "R5\[3\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R6\[3\] " "Logic cell \"R6\[3\]\"" {  } { { "proc.v" "R6\[3\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R3\[3\] " "Logic cell \"R3\[3\]\"" {  } { { "proc.v" "R3\[3\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R7\[3\] " "Logic cell \"R7\[3\]\"" {  } { { "proc.v" "R7\[3\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R0\[3\] " "Logic cell \"R0\[3\]\"" {  } { { "proc.v" "R0\[3\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R1\[3\] " "Logic cell \"R1\[3\]\"" {  } { { "proc.v" "R1\[3\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "G\[3\] " "Logic cell \"G\[3\]\"" {  } { { "proc.v" "G\[3\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R2\[4\] " "Logic cell \"R2\[4\]\"" {  } { { "proc.v" "R2\[4\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R4\[4\] " "Logic cell \"R4\[4\]\"" {  } { { "proc.v" "R4\[4\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R5\[4\] " "Logic cell \"R5\[4\]\"" {  } { { "proc.v" "R5\[4\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R6\[4\] " "Logic cell \"R6\[4\]\"" {  } { { "proc.v" "R6\[4\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R3\[4\] " "Logic cell \"R3\[4\]\"" {  } { { "proc.v" "R3\[4\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R7\[4\] " "Logic cell \"R7\[4\]\"" {  } { { "proc.v" "R7\[4\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R0\[4\] " "Logic cell \"R0\[4\]\"" {  } { { "proc.v" "R0\[4\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R1\[4\] " "Logic cell \"R1\[4\]\"" {  } { { "proc.v" "R1\[4\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "G\[4\] " "Logic cell \"G\[4\]\"" {  } { { "proc.v" "G\[4\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R2\[5\] " "Logic cell \"R2\[5\]\"" {  } { { "proc.v" "R2\[5\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R4\[5\] " "Logic cell \"R4\[5\]\"" {  } { { "proc.v" "R4\[5\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R5\[5\] " "Logic cell \"R5\[5\]\"" {  } { { "proc.v" "R5\[5\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R6\[5\] " "Logic cell \"R6\[5\]\"" {  } { { "proc.v" "R6\[5\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R3\[5\] " "Logic cell \"R3\[5\]\"" {  } { { "proc.v" "R3\[5\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R7\[5\] " "Logic cell \"R7\[5\]\"" {  } { { "proc.v" "R7\[5\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R0\[5\] " "Logic cell \"R0\[5\]\"" {  } { { "proc.v" "R0\[5\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R1\[5\] " "Logic cell \"R1\[5\]\"" {  } { { "proc.v" "R1\[5\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "G\[5\] " "Logic cell \"G\[5\]\"" {  } { { "proc.v" "G\[5\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R2\[6\] " "Logic cell \"R2\[6\]\"" {  } { { "proc.v" "R2\[6\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R4\[6\] " "Logic cell \"R4\[6\]\"" {  } { { "proc.v" "R4\[6\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R5\[6\] " "Logic cell \"R5\[6\]\"" {  } { { "proc.v" "R5\[6\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R6\[6\] " "Logic cell \"R6\[6\]\"" {  } { { "proc.v" "R6\[6\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R3\[6\] " "Logic cell \"R3\[6\]\"" {  } { { "proc.v" "R3\[6\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R7\[6\] " "Logic cell \"R7\[6\]\"" {  } { { "proc.v" "R7\[6\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R0\[6\] " "Logic cell \"R0\[6\]\"" {  } { { "proc.v" "R0\[6\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R1\[6\] " "Logic cell \"R1\[6\]\"" {  } { { "proc.v" "R1\[6\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "G\[6\] " "Logic cell \"G\[6\]\"" {  } { { "proc.v" "G\[6\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R2\[7\] " "Logic cell \"R2\[7\]\"" {  } { { "proc.v" "R2\[7\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R4\[7\] " "Logic cell \"R4\[7\]\"" {  } { { "proc.v" "R4\[7\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R5\[7\] " "Logic cell \"R5\[7\]\"" {  } { { "proc.v" "R5\[7\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R6\[7\] " "Logic cell \"R6\[7\]\"" {  } { { "proc.v" "R6\[7\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R3\[7\] " "Logic cell \"R3\[7\]\"" {  } { { "proc.v" "R3\[7\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R7\[7\] " "Logic cell \"R7\[7\]\"" {  } { { "proc.v" "R7\[7\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R0\[7\] " "Logic cell \"R0\[7\]\"" {  } { { "proc.v" "R0\[7\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R1\[7\] " "Logic cell \"R1\[7\]\"" {  } { { "proc.v" "R1\[7\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "G\[7\] " "Logic cell \"G\[7\]\"" {  } { { "proc.v" "G\[7\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R2\[8\] " "Logic cell \"R2\[8\]\"" {  } { { "proc.v" "R2\[8\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R4\[8\] " "Logic cell \"R4\[8\]\"" {  } { { "proc.v" "R4\[8\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R5\[8\] " "Logic cell \"R5\[8\]\"" {  } { { "proc.v" "R5\[8\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R6\[8\] " "Logic cell \"R6\[8\]\"" {  } { { "proc.v" "R6\[8\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R3\[8\] " "Logic cell \"R3\[8\]\"" {  } { { "proc.v" "R3\[8\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R7\[8\] " "Logic cell \"R7\[8\]\"" {  } { { "proc.v" "R7\[8\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R0\[8\] " "Logic cell \"R0\[8\]\"" {  } { { "proc.v" "R0\[8\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "R1\[8\] " "Logic cell \"R1\[8\]\"" {  } { { "proc.v" "R1\[8\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "G\[8\] " "Logic cell \"G\[8\]\"" {  } { { "proc.v" "G\[8\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "A\[0\] " "Logic cell \"A\[0\]\"" {  } { { "proc.v" "A\[0\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "A\[1\] " "Logic cell \"A\[1\]\"" {  } { { "proc.v" "A\[1\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "A\[2\] " "Logic cell \"A\[2\]\"" {  } { { "proc.v" "A\[2\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "A\[3\] " "Logic cell \"A\[3\]\"" {  } { { "proc.v" "A\[3\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "A\[4\] " "Logic cell \"A\[4\]\"" {  } { { "proc.v" "A\[4\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "A\[5\] " "Logic cell \"A\[5\]\"" {  } { { "proc.v" "A\[5\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "A\[6\] " "Logic cell \"A\[6\]\"" {  } { { "proc.v" "A\[6\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "A\[7\] " "Logic cell \"A\[7\]\"" {  } { { "proc.v" "A\[7\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""} { "Info" "ISCL_SCL_CELL_NAME" "A\[8\] " "Logic cell \"A\[8\]\"" {  } { { "proc.v" "A\[8\]" { Text "D:/OneDrive/sw/sw_proc/proc.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558281819325 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1558281819325 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/OneDrive/sw/sw_proc/output_files/proc.map.smsg " "Generated suppressed messages file D:/OneDrive/sw/sw_proc/output_files/proc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558281819354 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1558281819472 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558281819472 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "327 " "Implemented 327 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1558281819537 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1558281819537 ""} { "Info" "ICUT_CUT_TM_LCELLS" "305 " "Implemented 305 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1558281819537 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1558281819537 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558281819568 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 19 18:03:39 2019 " "Processing ended: Sun May 19 18:03:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558281819568 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558281819568 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558281819568 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558281819568 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1558281820817 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558281820822 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 19 18:03:40 2019 " "Processing started: Sun May 19 18:03:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558281820822 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1558281820822 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off proc -c proc " "Command: quartus_fit --read_settings_files=off --write_settings_files=off proc -c proc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1558281820822 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1558281820961 ""}
{ "Info" "0" "" "Project  = proc" {  } {  } 0 0 "Project  = proc" 0 0 "Fitter" 0 0 1558281820962 ""}
{ "Info" "0" "" "Revision = proc" {  } {  } 0 0 "Revision = proc" 0 0 "Fitter" 0 0 1558281820962 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1558281821105 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1558281821105 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "proc 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"proc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1558281821112 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1558281821163 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1558281821163 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1558281821544 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1558281821567 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1558281821853 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "22 22 " "No exact pin location assignment(s) for 22 pins of 22 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1558281822063 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1558281832743 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Clock~inputCLKENA0 101 global CLKCTRL_G10 " "Clock~inputCLKENA0 with 101 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1558281832912 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1558281832912 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558281832912 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1558281832915 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1558281832915 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1558281832916 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1558281832917 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1558281832917 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1558281832917 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "proc.sdc " "Synopsys Design Constraints File file not found: 'proc.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1558281833420 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1558281833420 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1558281833423 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1558281833423 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1558281833423 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1558281833439 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1558281833440 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1558281833440 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558281833471 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1558281838972 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1558281839103 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558281840998 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1558281841576 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1558281842860 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558281842861 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1558281843802 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X78_Y11 X89_Y22 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X78_Y11 to location X89_Y22" {  } { { "loc" "" { Generic "D:/OneDrive/sw/sw_proc/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X78_Y11 to location X89_Y22"} { { 12 { 0 ""} 78 11 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1558281847808 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1558281847808 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1558281850680 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1558281850680 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558281850684 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.36 " "Total time spent on timing analysis during the Fitter is 0.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1558281851783 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1558281851822 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1558281852196 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1558281852196 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1558281852600 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558281854697 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/OneDrive/sw/sw_proc/output_files/proc.fit.smsg " "Generated suppressed messages file D:/OneDrive/sw/sw_proc/output_files/proc.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1558281854979 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6572 " "Peak virtual memory: 6572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558281855504 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 19 18:04:15 2019 " "Processing ended: Sun May 19 18:04:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558281855504 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558281855504 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558281855504 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1558281855504 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1558281856615 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558281856618 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 19 18:04:16 2019 " "Processing started: Sun May 19 18:04:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558281856618 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1558281856618 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off proc -c proc " "Command: quartus_asm --read_settings_files=off --write_settings_files=off proc -c proc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1558281856618 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1558281857431 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1558281862506 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558281862879 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 19 18:04:22 2019 " "Processing ended: Sun May 19 18:04:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558281862879 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558281862879 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558281862879 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1558281862879 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1558281863596 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1558281864193 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558281864197 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 19 18:04:23 2019 " "Processing started: Sun May 19 18:04:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558281864197 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1558281864197 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta proc -c proc " "Command: quartus_sta proc -c proc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1558281864197 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1558281864333 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1558281865208 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1558281865208 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558281865255 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558281865255 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "proc.sdc " "Synopsys Design Constraints File file not found: 'proc.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1558281865799 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1558281865800 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock Clock " "create_clock -period 1.000 -name Clock Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1558281865801 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558281865801 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1558281865803 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558281865803 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1558281865804 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1558281865813 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1558281865838 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1558281865838 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.411 " "Worst-case setup slack is -5.411" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558281865839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558281865839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.411            -424.445 Clock  " "   -5.411            -424.445 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558281865839 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558281865839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.631 " "Worst-case hold slack is 0.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558281865844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558281865844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.631               0.000 Clock  " "    0.631               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558281865844 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558281865844 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1558281865846 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1558281865889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558281865891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558281865891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -53.856 Clock  " "   -0.394             -53.856 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558281865891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558281865891 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1558281865904 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1558281865941 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1558281866846 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558281866919 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1558281866924 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1558281866924 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.562 " "Worst-case setup slack is -5.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558281866930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558281866930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.562            -427.207 Clock  " "   -5.562            -427.207 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558281866930 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558281866930 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.590 " "Worst-case hold slack is 0.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558281866939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558281866939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.590               0.000 Clock  " "    0.590               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558281866939 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558281866939 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1558281866946 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1558281866951 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558281866953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558281866953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -57.375 Clock  " "   -0.394             -57.375 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558281866953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558281866953 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1558281866962 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1558281867120 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1558281867836 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558281867904 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1558281867906 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1558281867906 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.462 " "Worst-case setup slack is -2.462" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558281867907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558281867907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.462            -189.256 Clock  " "   -2.462            -189.256 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558281867907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558281867907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.363 " "Worst-case hold slack is 0.363" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558281867912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558281867912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 Clock  " "    0.363               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558281867912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558281867912 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1558281867914 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1558281867918 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.084 " "Worst-case minimum pulse width slack is -0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558281867920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558281867920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.084              -8.087 Clock  " "   -0.084              -8.087 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558281867920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558281867920 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1558281867928 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558281868089 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1558281868091 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1558281868091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.240 " "Worst-case setup slack is -2.240" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558281868092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558281868092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.240            -168.666 Clock  " "   -2.240            -168.666 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558281868092 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558281868092 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.327 " "Worst-case hold slack is 0.327" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558281868096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558281868096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 Clock  " "    0.327               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558281868096 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558281868096 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1558281868100 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1558281868102 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.082 " "Worst-case minimum pulse width slack is -0.082" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558281868103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558281868103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.082              -7.939 Clock  " "   -0.082              -7.939 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558281868103 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558281868103 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1558281869340 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1558281869341 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5157 " "Peak virtual memory: 5157 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558281869400 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 19 18:04:29 2019 " "Processing ended: Sun May 19 18:04:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558281869400 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558281869400 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558281869400 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1558281869400 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 25 s " "Quartus Prime Full Compilation was successful. 0 errors, 25 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1558281870141 ""}
