/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [8:0] _00_;
  wire [2:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_2z;
  wire [14:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [2:0] _02_;
  always_ff @(posedge out_data[96], posedge clkin_data[32])
    if (clkin_data[32]) _02_ <= 3'h0;
    else _02_ <= { celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_15z };
  assign out_data[34:32] = _02_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _00_ <= 9'h000;
    else _00_ <= { in_data[134:129], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  reg [2:0] _04_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _04_ <= 3'h0;
    else _04_ <= _00_[2:0];
  assign { _01_[2], out_data[97], _01_[0] } = _04_;
  assign celloutsig_0_0z = in_data[54:52] && in_data[17:15];
  assign celloutsig_0_8z = in_data[24:6] && in_data[94:76];
  assign celloutsig_0_9z = { in_data[71:67], celloutsig_0_1z, celloutsig_0_5z } && { celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_0_14z = in_data[67:61] && { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_0z };
  assign celloutsig_0_4z = { in_data[45:36], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z } < { in_data[38:36], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_5z = { in_data[92], celloutsig_0_2z, celloutsig_0_0z } < { celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_6z = in_data[75:62] < { in_data[95:86], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_7z = { celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_5z } < { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_11z = in_data[62:54] < in_data[10:2];
  assign celloutsig_0_13z = { in_data[49:44], celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_2z } < { in_data[68:57], celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_1z = in_data[92:88] < { in_data[32:31], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_17z = { celloutsig_0_3z[4:2], celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_9z } < { out_data[34:33], celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_12z };
  assign celloutsig_1_2z = in_data[182:177] < _00_[8:3];
  assign celloutsig_0_15z = celloutsig_0_13z & ~(in_data[11]);
  assign celloutsig_1_7z = { in_data[101], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_6z, _01_[2], out_data[97], _01_[0] } % { 1'h1, _00_[5:0] };
  assign celloutsig_0_3z = in_data[68:63] % { 1'h1, in_data[82:78] };
  assign celloutsig_1_18z = | celloutsig_1_7z[5:1];
  assign celloutsig_0_10z = | { celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_12z = | { celloutsig_0_3z[4:1], celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_2z = | in_data[4:2];
  assign celloutsig_1_0z = ^ in_data[153:148];
  assign celloutsig_1_6z = ^ in_data[107:101];
  assign { celloutsig_1_4z[6:3], celloutsig_1_4z[14:7] } = { _01_[2], out_data[97], _01_[0], celloutsig_1_2z, _00_[8:1] } ^ { in_data[168:165], in_data[176:169] };
  assign { out_data[98], out_data[96], out_data[99] } = { _01_[2], _01_[0], celloutsig_1_0z } ^ { celloutsig_1_4z[10], celloutsig_1_18z, celloutsig_1_4z[11] };
  assign _01_[1] = out_data[97];
  assign celloutsig_1_4z[2:0] = 3'h0;
  assign { out_data[128], out_data[0] } = { celloutsig_1_18z, celloutsig_0_17z };
endmodule
