
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.140234                       # Number of seconds simulated
sim_ticks                                1140233687000                       # Number of ticks simulated
final_tick                               1140233687000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 362248                       # Simulator instruction rate (inst/s)
host_op_rate                                   587433                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              819394305                       # Simulator tick rate (ticks/s)
host_mem_usage                                 661668                       # Number of bytes of host memory used
host_seconds                                  1391.56                       # Real time elapsed on the host
sim_insts                                   504088751                       # Number of instructions simulated
sim_ops                                     817446081                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1140233687000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        23502656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           23525312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     22448064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22448064                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              354                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           367229                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              367583                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        350751                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             350751                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              19870                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           20612140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              20632009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         19870                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            19870                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        19687249                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             19687249                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        19687249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             19870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          20612140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             40319258                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1140233687000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1140233687000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   238245975                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    64374646                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5921                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           999                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1140233687000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1140233687000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   677335181                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            35                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1140233687000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       2280467374                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   504088751                       # Number of instructions committed
system.cpu.committedOps                     817446081                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             812629962                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1943                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     9452832                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     46565887                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    812629962                       # number of integer instructions
system.cpu.num_fp_insts                          1943                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          1822855533                       # number of times the integer registers were read
system.cpu.num_int_register_writes          705741295                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3767                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1480                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            297557760                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           279904580                       # number of times the CC registers were written
system.cpu.num_mem_refs                     302620620                       # number of memory refs
system.cpu.num_load_insts                   238245974                       # Number of load instructions
system.cpu.num_store_insts                   64374646                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2280467374                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          60772143                       # Number of branches fetched
system.cpu.op_class::No_OpClass               1362109      0.17%      0.17% # Class of executed instruction
system.cpu.op_class::IntAlu                 505014342     61.78%     61.95% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     61.95% # Class of executed instruction
system.cpu.op_class::IntDiv                   8448046      1.03%     62.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::MemRead                238245918     29.15%     92.12% # Class of executed instruction
system.cpu.op_class::MemWrite                64374231      7.88%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  56      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                415      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  817446081                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1140233687000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.828561                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           302620621                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            682608                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            443.330024                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            765000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.828561                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999665                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999665                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          422                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         605923850                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        605923850                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1140233687000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    237629879                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       237629879                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     64171762                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       64171762                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     301801641                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        301801641                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    301801641                       # number of overall hits
system.cpu.dcache.overall_hits::total       301801641                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       616096                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        616096                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       202884                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       202884                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       818980                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         818980                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       818980                       # number of overall misses
system.cpu.dcache.overall_misses::total        818980                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 135463712000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 135463712000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  25568349000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  25568349000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 161032061000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 161032061000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 161032061000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 161032061000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    238245975                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    238245975                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     64374646                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     64374646                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    302620621                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    302620621                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    302620621                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    302620621                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002586                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002586                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.003152                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003152                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002706                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002706                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002706                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002706                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 219874.357243                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 219874.357243                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 126024.472112                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 126024.472112                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 196625.144692                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 196625.144692                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 196625.144692                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 196625.144692                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       657307                       # number of writebacks
system.cpu.dcache.writebacks::total            657307                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       616096                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       616096                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       202884                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       202884                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       818980                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       818980                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       818980                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       818980                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 134847616000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 134847616000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  25365465000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  25365465000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 160213081000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 160213081000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 160213081000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 160213081000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002586                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002586                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.003152                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003152                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002706                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002706                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002706                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002706                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 218874.357243                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 218874.357243                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 125024.472112                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 125024.472112                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 195625.144692                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 195625.144692                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 195625.144692                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 195625.144692                       # average overall mshr miss latency
system.cpu.dcache.replacements                 682096                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1140233687000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1140233687000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1140233687000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           279.478077                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677335181                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               354                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1913376.217514                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            445000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   279.478077                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.545856                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.545856                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          306                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          267                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.597656                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1354670716                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1354670716                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1140233687000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    677334827                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677334827                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677334827                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677334827                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677334827                       # number of overall hits
system.cpu.icache.overall_hits::total       677334827                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          354                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           354                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          354                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            354                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          354                       # number of overall misses
system.cpu.icache.overall_misses::total           354                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     65160000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     65160000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     65160000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     65160000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     65160000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     65160000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677335181                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677335181                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677335181                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677335181                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677335181                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677335181                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 184067.796610                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 184067.796610                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 184067.796610                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 184067.796610                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 184067.796610                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 184067.796610                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           48                       # number of writebacks
system.cpu.icache.writebacks::total                48                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          354                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          354                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          354                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          354                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          354                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          354                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     64806000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     64806000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     64806000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     64806000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     64806000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     64806000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 183067.796610                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 183067.796610                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 183067.796610                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 183067.796610                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 183067.796610                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 183067.796610                       # average overall mshr miss latency
system.cpu.icache.replacements                     48                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1140233687000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1140233687000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1140233687000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2045.664414                       # Cycle average of tags in use
system.l2.tags.total_refs                     1501478                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    518840                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.893913                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    434500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.992827                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.897705                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2043.773883                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000485                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000438                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.997936                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998860                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          450                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1518                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12530664                       # Number of tag accesses
system.l2.tags.data_accesses                 12530664                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1140233687000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       657307                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           657307                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           48                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               48                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data            136372                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               136372                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               3076                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3076                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data         161153                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            161153                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                164229                       # number of demand (read+write) hits
system.l2.demand_hits::total                   164229                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data               164229                       # number of overall hits
system.l2.overall_hits::total                  164229                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            63436                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               63436                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           354                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              354                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       454943                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          454943                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 354                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              518379                       # number of demand (read+write) misses
system.l2.demand_misses::total                 518733                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                354                       # number of overall misses
system.l2.overall_misses::cpu.data             518379                       # number of overall misses
system.l2.overall_misses::total                518733                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  23596935000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   23596935000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     64274500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     64274500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 132231365500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 132231365500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      64274500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  155828300500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     155892575000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     64274500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 155828300500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    155892575000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       657307                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       657307                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           48                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           48                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data        136372                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           136372                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          66512                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             66512                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          354                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            354                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       616096                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        616096                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               354                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            682608                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               682962                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              354                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           682608                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              682962                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.953753                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.953753                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.738429                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.738429                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.759410                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.759534                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.759410                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.759534                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 371980.184753                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 371980.184753                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 181566.384181                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 181566.384181                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 290654.797414                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 290654.797414                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 181566.384181                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 300606.892833                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 300525.655781                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 181566.384181                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 300606.892833                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 300525.655781                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               505099                       # number of writebacks
system.l2.writebacks::total                    505099                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        63436                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          63436                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          354                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          354                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       454943                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       454943                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            354                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         518379                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            518733                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           354                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        518379                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           518733                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  22962575000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  22962575000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     60734500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     60734500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 127681935500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 127681935500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     60734500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 150644510500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 150705245000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     60734500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 150644510500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 150705245000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.953753                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.953753                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.738429                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.738429                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.759410                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.759534                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.759410                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.759534                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 361980.184753                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 361980.184753                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 171566.384181                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 171566.384181                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 280654.797414                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 280654.797414                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 171566.384181                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 290606.892833                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 290525.655781                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 171566.384181                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 290606.892833                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 290525.655781                       # average overall mshr miss latency
system.l2.replacements                         516792                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1140233687000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  8137.236538                       # Cycle average of tags in use
system.l3.tags.total_refs                     1033874                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    465981                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.218704                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks      754.031712                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          3.362351                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       7379.842475                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.092045                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000410                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.900860                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.993315                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          128                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         7997                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   2536281                       # Number of tag accesses
system.l3.tags.data_accesses                  2536281                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1140233687000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       505098                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           505098                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                359                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   359                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data         150791                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            150791                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                151150                       # number of demand (read+write) hits
system.l3.demand_hits::total                   151150                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data               151150                       # number of overall hits
system.l3.overall_hits::total                  151150                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            63077                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               63077                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          354                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data       304152                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          304506                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 354                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data              367229                       # number of demand (read+write) misses
system.l3.demand_misses::total                 367583                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                354                       # number of overall misses
system.l3.overall_misses::cpu.data             367229                       # number of overall misses
system.l3.overall_misses::total                367583                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data  22258855500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   22258855500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     56840500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data 120189511000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total 120246351500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      56840500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data  142448366500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     142505207000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     56840500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data 142448366500                       # number of overall miss cycles
system.l3.overall_miss_latency::total    142505207000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       505098                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       505098                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          63436                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             63436                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          354                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data       454943                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        455297                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               354                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data            518379                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               518733                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              354                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data           518379                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              518733                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.994341                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.994341                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.668550                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.668807                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.708418                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.708617                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.708418                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.708617                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 352883.864166                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 352883.864166                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 160566.384181                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 395162.652227                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 394889.924993                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 160566.384181                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 387900.646463                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 387681.712702                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 160566.384181                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 387900.646463                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 387681.712702                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks               350751                       # number of writebacks
system.l3.writebacks::total                    350751                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks         1276                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          1276                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        63077                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          63077                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          354                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data       304152                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       304506                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            354                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data         367229                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            367583                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           354                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data        367229                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           367583                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data  21249623500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  21249623500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     51176500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data 115323079000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total 115374255500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     51176500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data 136572702500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 136623879000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     51176500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data 136572702500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 136623879000                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.994341                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.994341                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.668550                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.668807                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.708418                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.708617                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.708418                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.708617                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 336883.864166                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 336883.864166                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 144566.384181                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 379162.652227                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 378889.924993                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 144566.384181                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 371900.646463                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 371681.712702                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 144566.384181                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 371900.646463                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 371681.712702                       # average overall mshr miss latency
system.l3.replacements                         457789                       # number of replacements
system.membus.snoop_filter.tot_requests        764248                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       396665                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1140233687000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             304506                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       350751                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8355                       # Transaction distribution
system.membus.trans_dist::ReadExReq             63077                       # Transaction distribution
system.membus.trans_dist::ReadExResp            63077                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        304506                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      1094272                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      1094272                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1094272                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     45973376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     45973376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                45973376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            367583                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  367583    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              367583                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2167252500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1837915500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1501478                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       818516                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          30202                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        30202                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1140233687000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            616450                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1513157                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           48                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          143520                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          136372                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         136372                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            66512                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           66512                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           354                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       616096                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          756                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2320056                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2320812                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     85754560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               85780288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          974581                       # Total snoops (count)
system.tol2bus.snoopTraffic                  54774400                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1793915                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.016836                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.128656                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1763713     98.32%     98.32% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  30202      1.68%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1793915                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1408094000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            531000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1092098000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 1140233687000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp            455297                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       855849                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          118357                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            63436                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           63436                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       455297                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      1553883                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     65525184                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          457789                       # Total snoops (count)
system.tol3bus.snoopTraffic                  22448064                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1492939                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.306636                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.461097                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1035150     69.34%     69.34% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 457789     30.66%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1492939                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1022673000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         778099500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------