Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Oct 17 21:51:18 2024
| Host         : LAPTOP-DTPKTC7I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file POKEY_Top_timing_summary_routed.rpt -pb POKEY_Top_timing_summary_routed.pb -rpx POKEY_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : POKEY_Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (27)
6. checking no_output_delay (25)
7. checking multiple_clock (568)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (27)
-------------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (568)
--------------------------------
 There are 568 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.480        0.000                      0                 1001        0.041        0.000                      0                 1001        7.833        0.000                       0                   587  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk179_pin              {0.000 294.360}      558.720         1.790           
clk_pin                 {0.000 41.660}       83.330          12.000          
  clk_out1_clk_wiz_0_1  {0.000 8.333}        16.666          60.002          
  clkfbout_clk_wiz_0_1  {0.000 41.665}       83.330          12.000          
sysclk                  {0.000 41.666}       83.333          12.000          
  clk_out1_clk_wiz_0    {0.000 8.333}        16.667          60.000          
  clkfbout_clk_wiz_0    {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk179_pin                                                                                                                                                              263.860        0.000                       0                    13  
clk_pin                                                                                                                                                                  16.670        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        4.496        0.000                      0                 1001        0.294        0.000                      0                 1001        7.833        0.000                       0                   570  
  clkfbout_clk_wiz_0_1                                                                                                                                                   16.670        0.000                       0                     3  
sysclk                                                                                                                                                                   16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0          4.480        0.000                      0                 1001        0.294        0.000                      0                 1001        7.833        0.000                       0                   570  
  clkfbout_clk_wiz_0                                                                                                                                                     16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        4.480        0.000                      0                 1001        0.041        0.000                      0                 1001  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          4.480        0.000                      0                 1001        0.041        0.000                      0                 1001  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk179_pin
  To Clock:  clk179_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      263.860ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk179_pin
Waveform(ns):       { 0.000 294.360 }
Period(ns):         558.720
Sources:            { clk179 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         558.720     556.565    BUFGCTRL_X0Y1  clk179_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         558.720     557.720    SLICE_X57Y40   Aint_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         558.720     557.720    SLICE_X57Y40   Aint_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         558.720     557.720    SLICE_X57Y40   Aint_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         558.720     557.720    SLICE_X57Y40   Aint_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         558.720     557.720    SLICE_X65Y31   Dataw_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         558.720     557.720    SLICE_X65Y40   Dataw_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         558.720     557.720    SLICE_X65Y31   Dataw_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         558.720     557.720    SLICE_X65Y40   Dataw_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         558.720     557.720    SLICE_X65Y40   Dataw_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         264.360     263.860    SLICE_X57Y40   Aint_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         264.360     263.860    SLICE_X57Y40   Aint_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         264.360     263.860    SLICE_X57Y40   Aint_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         264.360     263.860    SLICE_X57Y40   Aint_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         264.360     263.860    SLICE_X57Y40   Aint_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         264.360     263.860    SLICE_X57Y40   Aint_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         264.360     263.860    SLICE_X57Y40   Aint_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         264.360     263.860    SLICE_X57Y40   Aint_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         294.360     293.860    SLICE_X65Y40   Dataw_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         294.360     293.860    SLICE_X65Y40   Dataw_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         264.360     263.860    SLICE_X65Y31   Dataw_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         264.360     263.860    SLICE_X65Y40   Dataw_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         264.360     263.860    SLICE_X65Y31   Dataw_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         264.360     263.860    SLICE_X65Y40   Dataw_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         264.360     263.860    SLICE_X65Y40   Dataw_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         264.360     263.860    SLICE_X54Y41   Dataw_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         264.360     263.860    SLICE_X65Y40   Dataw_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         264.360     263.860    SLICE_X54Y41   Dataw_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         264.360     263.860    SLICE_X65Y31   Dataw_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         264.360     263.860    SLICE_X65Y31   Dataw_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  clk_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  clk_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  clk_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  clk_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  clk_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.496ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.294ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.496ns  (required time - arrival time)
  Source:                 _key_core/c5/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _key_core/b1/intQ_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 fall@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.608ns  (logic 1.368ns (37.914%)  route 2.240ns (62.086%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 6.876 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.469ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.639    -0.854    _key_core/c5/clk_out1
    SLICE_X64Y47         FDRE                                         r  _key_core/c5/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.336 r  _key_core/c5/Q_reg/Q
                         net (fo=2, routed)           0.673     0.337    _key_core/qb4/D[1]
    SLICE_X64Y47         LUT4 (Prop_lut4_I3_O)        0.146     0.483 f  _key_core/qb4/D[7]_i_4/O
                         net (fo=3, routed)           0.983     1.466    _key_core/qb0/intQ_reg_1
    SLICE_X64Y44         LUT4 (Prop_lut4_I1_O)        0.356     1.822 r  _key_core/qb0/intQ_i_2__0/O
                         net (fo=2, routed)           0.584     2.406    _key_core/b0/intQ_reg_1
    SLICE_X62Y44         LUT6 (Prop_lut6_I0_O)        0.348     2.754 r  _key_core/b0/intQ_i_1__2/O
                         net (fo=1, routed)           0.000     2.754    _key_core/b1/or1
    SLICE_X62Y44         FDRE                                         r  _key_core/b1/intQ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.739 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.900    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.679 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.266    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.357 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.519     6.876    _key_core/b1/clk_out1
    SLICE_X62Y44         FDRE                                         r  _key_core/b1/intQ_reg/C  (IS_INVERTED)
                         clock pessimism              0.577     7.453    
                         clock uncertainty           -0.237     7.216    
    SLICE_X62Y44         FDRE (Setup_fdre_C_D)        0.034     7.250    _key_core/b1/intQ_reg
  -------------------------------------------------------------------
                         required time                          7.250    
                         arrival time                          -2.754    
  -------------------------------------------------------------------
                         slack                                  4.496    

Slack (MET) :             4.634ns  (required time - arrival time)
  Source:                 _key_core/c5/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _key_core/b0/intQ_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 fall@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 1.368ns (39.452%)  route 2.099ns (60.548%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 6.876 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.469ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.639    -0.854    _key_core/c5/clk_out1
    SLICE_X64Y47         FDRE                                         r  _key_core/c5/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.336 r  _key_core/c5/Q_reg/Q
                         net (fo=2, routed)           0.673     0.337    _key_core/qb4/D[1]
    SLICE_X64Y47         LUT4 (Prop_lut4_I3_O)        0.146     0.483 f  _key_core/qb4/D[7]_i_4/O
                         net (fo=3, routed)           0.983     1.466    _key_core/qb0/intQ_reg_1
    SLICE_X64Y44         LUT4 (Prop_lut4_I1_O)        0.356     1.822 r  _key_core/qb0/intQ_i_2__0/O
                         net (fo=2, routed)           0.443     2.266    _key_core/b0/intQ_reg_1
    SLICE_X62Y44         LUT6 (Prop_lut6_I1_O)        0.348     2.614 r  _key_core/b0/intQ_i_1__1/O
                         net (fo=1, routed)           0.000     2.614    _key_core/b0/or1_0
    SLICE_X62Y44         FDRE                                         r  _key_core/b0/intQ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.739 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.900    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.679 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.266    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.357 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.519     6.876    _key_core/b0/clk_out1
    SLICE_X62Y44         FDRE                                         r  _key_core/b0/intQ_reg/C  (IS_INVERTED)
                         clock pessimism              0.577     7.453    
                         clock uncertainty           -0.237     7.216    
    SLICE_X62Y44         FDRE (Setup_fdre_C_D)        0.032     7.248    _key_core/b0/intQ_reg
  -------------------------------------------------------------------
                         required time                          7.248    
                         arrival time                          -2.614    
  -------------------------------------------------------------------
                         slack                                  4.634    

Slack (MET) :             4.641ns  (required time - arrival time)
  Source:                 _io_core/writeEn2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _freq_control/t4_b0/nDout_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 fall@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.642ns (19.764%)  route 2.606ns (80.236%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 6.870 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.469ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.636    -0.857    _io_core/clk_out1
    SLICE_X64Y40         FDRE                                         r  _io_core/writeEn2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.339 f  _io_core/writeEn2_reg/Q
                         net (fo=17, routed)          1.888     1.549    _io_core/writeEn2
    SLICE_X57Y36         LUT6 (Prop_lut6_I1_O)        0.124     1.673 r  _io_core/nDout_i_1__0/O
                         net (fo=8, routed)           0.719     2.392    _freq_control/t4_b0/nDout_0
    SLICE_X60Y36         FDRE                                         r  _freq_control/t4_b0/nDout_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.739 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.900    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.679 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.266    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.357 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.513     6.870    _freq_control/t4_b0/clk_out1
    SLICE_X60Y36         FDRE                                         r  _freq_control/t4_b0/nDout_reg/C  (IS_INVERTED)
                         clock pessimism              0.563     7.433    
                         clock uncertainty           -0.237     7.196    
    SLICE_X60Y36         FDRE (Setup_fdre_C_CE)      -0.164     7.032    _freq_control/t4_b0/nDout_reg
  -------------------------------------------------------------------
                         required time                          7.032    
                         arrival time                          -2.392    
  -------------------------------------------------------------------
                         slack                                  4.641    

Slack (MET) :             4.669ns  (required time - arrival time)
  Source:                 _io_core/writeEn2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _freq_control/t4_b1/nDout_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 fall@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 0.642ns (20.348%)  route 2.513ns (79.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 6.805 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.469ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.636    -0.857    _io_core/clk_out1
    SLICE_X64Y40         FDRE                                         r  _io_core/writeEn2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.339 f  _io_core/writeEn2_reg/Q
                         net (fo=17, routed)          1.888     1.549    _io_core/writeEn2
    SLICE_X57Y36         LUT6 (Prop_lut6_I1_O)        0.124     1.673 r  _io_core/nDout_i_1__0/O
                         net (fo=8, routed)           0.626     2.298    _freq_control/t4_b1/nDout_0
    SLICE_X56Y36         FDRE                                         r  _freq_control/t4_b1/nDout_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.739 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.900    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.679 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.266    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.357 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.448     6.805    _freq_control/t4_b1/clk_out1
    SLICE_X56Y36         FDRE                                         r  _freq_control/t4_b1/nDout_reg/C  (IS_INVERTED)
                         clock pessimism              0.563     7.368    
                         clock uncertainty           -0.237     7.131    
    SLICE_X56Y36         FDRE (Setup_fdre_C_CE)      -0.164     6.967    _freq_control/t4_b1/nDout_reg
  -------------------------------------------------------------------
                         required time                          6.967    
                         arrival time                          -2.298    
  -------------------------------------------------------------------
                         slack                                  4.669    

Slack (MET) :             4.669ns  (required time - arrival time)
  Source:                 _io_core/writeEn2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _freq_control/t4_b2/nDout_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 fall@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 0.642ns (20.348%)  route 2.513ns (79.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 6.805 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.469ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.636    -0.857    _io_core/clk_out1
    SLICE_X64Y40         FDRE                                         r  _io_core/writeEn2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.339 f  _io_core/writeEn2_reg/Q
                         net (fo=17, routed)          1.888     1.549    _io_core/writeEn2
    SLICE_X57Y36         LUT6 (Prop_lut6_I1_O)        0.124     1.673 r  _io_core/nDout_i_1__0/O
                         net (fo=8, routed)           0.626     2.298    _freq_control/t4_b2/nDout_0
    SLICE_X56Y36         FDRE                                         r  _freq_control/t4_b2/nDout_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.739 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.900    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.679 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.266    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.357 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.448     6.805    _freq_control/t4_b2/clk_out1
    SLICE_X56Y36         FDRE                                         r  _freq_control/t4_b2/nDout_reg/C  (IS_INVERTED)
                         clock pessimism              0.563     7.368    
                         clock uncertainty           -0.237     7.131    
    SLICE_X56Y36         FDRE (Setup_fdre_C_CE)      -0.164     6.967    _freq_control/t4_b2/nDout_reg
  -------------------------------------------------------------------
                         required time                          6.967    
                         arrival time                          -2.298    
  -------------------------------------------------------------------
                         slack                                  4.669    

Slack (MET) :             4.669ns  (required time - arrival time)
  Source:                 _io_core/writeEn2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _freq_control/t4_b3/nDout_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 fall@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 0.642ns (20.348%)  route 2.513ns (79.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 6.805 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.469ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.636    -0.857    _io_core/clk_out1
    SLICE_X64Y40         FDRE                                         r  _io_core/writeEn2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.339 f  _io_core/writeEn2_reg/Q
                         net (fo=17, routed)          1.888     1.549    _io_core/writeEn2
    SLICE_X57Y36         LUT6 (Prop_lut6_I1_O)        0.124     1.673 r  _io_core/nDout_i_1__0/O
                         net (fo=8, routed)           0.626     2.298    _freq_control/t4_b3/nDout_0
    SLICE_X56Y36         FDRE                                         r  _freq_control/t4_b3/nDout_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.739 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.900    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.679 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.266    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.357 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.448     6.805    _freq_control/t4_b3/clk_out1
    SLICE_X56Y36         FDRE                                         r  _freq_control/t4_b3/nDout_reg/C  (IS_INVERTED)
                         clock pessimism              0.563     7.368    
                         clock uncertainty           -0.237     7.131    
    SLICE_X56Y36         FDRE (Setup_fdre_C_CE)      -0.164     6.967    _freq_control/t4_b3/nDout_reg
  -------------------------------------------------------------------
                         required time                          6.967    
                         arrival time                          -2.298    
  -------------------------------------------------------------------
                         slack                                  4.669    

Slack (MET) :             4.669ns  (required time - arrival time)
  Source:                 _io_core/writeEn2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _freq_control/t4_b4/nDout_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 fall@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 0.642ns (20.348%)  route 2.513ns (79.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 6.805 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.469ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.636    -0.857    _io_core/clk_out1
    SLICE_X64Y40         FDRE                                         r  _io_core/writeEn2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.339 f  _io_core/writeEn2_reg/Q
                         net (fo=17, routed)          1.888     1.549    _io_core/writeEn2
    SLICE_X57Y36         LUT6 (Prop_lut6_I1_O)        0.124     1.673 r  _io_core/nDout_i_1__0/O
                         net (fo=8, routed)           0.626     2.298    _freq_control/t4_b4/nDout_0
    SLICE_X56Y36         FDRE                                         r  _freq_control/t4_b4/nDout_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.739 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.900    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.679 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.266    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.357 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.448     6.805    _freq_control/t4_b4/clk_out1
    SLICE_X56Y36         FDRE                                         r  _freq_control/t4_b4/nDout_reg/C  (IS_INVERTED)
                         clock pessimism              0.563     7.368    
                         clock uncertainty           -0.237     7.131    
    SLICE_X56Y36         FDRE (Setup_fdre_C_CE)      -0.164     6.967    _freq_control/t4_b4/nDout_reg
  -------------------------------------------------------------------
                         required time                          6.967    
                         arrival time                          -2.298    
  -------------------------------------------------------------------
                         slack                                  4.669    

Slack (MET) :             4.669ns  (required time - arrival time)
  Source:                 _io_core/writeEn2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _freq_control/t4_b5/nDout_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 fall@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 0.642ns (20.348%)  route 2.513ns (79.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 6.805 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.469ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.636    -0.857    _io_core/clk_out1
    SLICE_X64Y40         FDRE                                         r  _io_core/writeEn2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.339 f  _io_core/writeEn2_reg/Q
                         net (fo=17, routed)          1.888     1.549    _io_core/writeEn2
    SLICE_X57Y36         LUT6 (Prop_lut6_I1_O)        0.124     1.673 r  _io_core/nDout_i_1__0/O
                         net (fo=8, routed)           0.626     2.298    _freq_control/t4_b5/nDout_0
    SLICE_X56Y36         FDRE                                         r  _freq_control/t4_b5/nDout_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.739 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.900    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.679 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.266    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.357 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.448     6.805    _freq_control/t4_b5/clk_out1
    SLICE_X56Y36         FDRE                                         r  _freq_control/t4_b5/nDout_reg/C  (IS_INVERTED)
                         clock pessimism              0.563     7.368    
                         clock uncertainty           -0.237     7.131    
    SLICE_X56Y36         FDRE (Setup_fdre_C_CE)      -0.164     6.967    _freq_control/t4_b5/nDout_reg
  -------------------------------------------------------------------
                         required time                          6.967    
                         arrival time                          -2.298    
  -------------------------------------------------------------------
                         slack                                  4.669    

Slack (MET) :             4.669ns  (required time - arrival time)
  Source:                 _io_core/writeEn2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _freq_control/t4_b6/nDout_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 fall@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 0.642ns (20.348%)  route 2.513ns (79.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 6.805 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.469ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.636    -0.857    _io_core/clk_out1
    SLICE_X64Y40         FDRE                                         r  _io_core/writeEn2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.339 f  _io_core/writeEn2_reg/Q
                         net (fo=17, routed)          1.888     1.549    _io_core/writeEn2
    SLICE_X57Y36         LUT6 (Prop_lut6_I1_O)        0.124     1.673 r  _io_core/nDout_i_1__0/O
                         net (fo=8, routed)           0.626     2.298    _freq_control/t4_b6/nDout_0
    SLICE_X56Y36         FDRE                                         r  _freq_control/t4_b6/nDout_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.739 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.900    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.679 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.266    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.357 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.448     6.805    _freq_control/t4_b6/clk_out1
    SLICE_X56Y36         FDRE                                         r  _freq_control/t4_b6/nDout_reg/C  (IS_INVERTED)
                         clock pessimism              0.563     7.368    
                         clock uncertainty           -0.237     7.131    
    SLICE_X56Y36         FDRE (Setup_fdre_C_CE)      -0.164     6.967    _freq_control/t4_b6/nDout_reg
  -------------------------------------------------------------------
                         required time                          6.967    
                         arrival time                          -2.298    
  -------------------------------------------------------------------
                         slack                                  4.669    

Slack (MET) :             4.669ns  (required time - arrival time)
  Source:                 _io_core/writeEn2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _freq_control/t4_b7/nDout_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 fall@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 0.642ns (20.348%)  route 2.513ns (79.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 6.805 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.469ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.636    -0.857    _io_core/clk_out1
    SLICE_X64Y40         FDRE                                         r  _io_core/writeEn2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.339 f  _io_core/writeEn2_reg/Q
                         net (fo=17, routed)          1.888     1.549    _io_core/writeEn2
    SLICE_X57Y36         LUT6 (Prop_lut6_I1_O)        0.124     1.673 r  _io_core/nDout_i_1__0/O
                         net (fo=8, routed)           0.626     2.298    _freq_control/t4_b7/nDout_0
    SLICE_X56Y36         FDRE                                         r  _freq_control/t4_b7/nDout_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.739 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.900    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.679 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.266    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.357 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.448     6.805    _freq_control/t4_b7/clk_out1
    SLICE_X56Y36         FDRE                                         r  _freq_control/t4_b7/nDout_reg/C  (IS_INVERTED)
                         clock pessimism              0.563     7.368    
                         clock uncertainty           -0.237     7.131    
    SLICE_X56Y36         FDRE (Setup_fdre_C_CE)      -0.164     6.967    _freq_control/t4_b7/nDout_reg
  -------------------------------------------------------------------
                         required time                          6.967    
                         arrival time                          -2.298    
  -------------------------------------------------------------------
                         slack                                  4.669    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 _ser_core/ib6/Q_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _ser_core/ib5/Q_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.080%)  route 0.184ns (58.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.593    -0.571    _ser_core/ib6/clk_out1
    SLICE_X61Y42         FDSE                                         r  _ser_core/ib6/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y42         FDSE (Prop_fdse_C_Q)         0.128    -0.443 r  _ser_core/ib6/Q_reg/Q
                         net (fo=2, routed)           0.184    -0.259    _ser_core/ib5/Q_reg_2[0]
    SLICE_X61Y42         FDSE                                         r  _ser_core/ib5/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.863    -0.808    _ser_core/ib5/clk_out1
    SLICE_X61Y42         FDSE                                         r  _ser_core/ib5/Q_reg/C
                         clock pessimism              0.237    -0.571    
    SLICE_X61Y42         FDSE (Hold_fdse_C_D)         0.018    -0.553    _ser_core/ib5/Q_reg
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 _aud2/poly4Out_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _aud3/poly4Out_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@8.333ns - clk_out1_clk_wiz_0_1 fall@8.333ns)
  Data Path Delay:        0.327ns  (logic 0.133ns (40.662%)  route 0.194ns (59.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns = ( 7.524 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.572ns = ( 7.761 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     8.577 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.017    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     6.655 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     7.144    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.170 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.592     7.761    _aud2/clk_out1
    SLICE_X63Y37         FDRE                                         r  _aud2/poly4Out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y37         FDRE (Prop_fdre_C_Q)         0.133     7.894 r  _aud2/poly4Out_reg/Q
                         net (fo=2, routed)           0.194     8.088    _aud3/poly4_1
    SLICE_X63Y37         FDRE                                         r  _aud3/poly4Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     8.765 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.245    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     6.100 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     6.633    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.662 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.862     7.524    _aud3/clk_out1
    SLICE_X63Y37         FDRE                                         r  _aud3/poly4Out_reg/C  (IS_INVERTED)
                         clock pessimism              0.237     7.761    
    SLICE_X63Y37         FDRE (Hold_fdre_C_D)         0.025     7.786    _aud3/poly4Out_reg
  -------------------------------------------------------------------
                         required time                         -7.786    
                         arrival time                           8.088    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 _clock_gen_core/lfsr64k_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _clock_gen_core/d64k_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@8.333ns - clk_out1_clk_wiz_0_1 fall@8.333ns)
  Data Path Delay:        0.435ns  (logic 0.249ns (57.289%)  route 0.186ns (42.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns = ( 7.525 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.571ns = ( 7.762 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     8.577 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.017    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     6.655 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     7.144    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.170 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.593     7.762    _clock_gen_core/clk_out1
    SLICE_X60Y40         FDRE                                         r  _clock_gen_core/lfsr64k_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y40         FDRE (Prop_fdre_C_Q)         0.151     7.913 f  _clock_gen_core/lfsr64k_reg[4]/Q
                         net (fo=2, routed)           0.186     8.099    _clock_gen_core/p_4_in
    SLICE_X60Y40         LUT5 (Prop_lut5_I4_O)        0.098     8.197 r  _clock_gen_core/d64k_i_1/O
                         net (fo=1, routed)           0.000     8.197    _clock_gen_core/nor64k
    SLICE_X60Y40         FDRE                                         r  _clock_gen_core/d64k_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     8.765 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.245    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     6.100 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     6.633    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.662 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.863     7.525    _clock_gen_core/clk_out1
    SLICE_X60Y40         FDRE                                         r  _clock_gen_core/d64k_reg/C  (IS_INVERTED)
                         clock pessimism              0.237     7.762    
    SLICE_X60Y40         FDRE (Hold_fdre_C_D)         0.124     7.886    _clock_gen_core/d64k_reg
  -------------------------------------------------------------------
                         required time                         -7.886    
                         arrival time                           8.197    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 _pot_core/b3/Qout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _pot_core/b3/Qout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.567    -0.597    _pot_core/b3/clk_out1
    SLICE_X54Y47         FDRE                                         r  _pot_core/b3/Qout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  _pot_core/b3/Qout_reg/Q
                         net (fo=4, routed)           0.233    -0.200    _pot_core/b0/Qout_2
    SLICE_X54Y47         LUT6 (Prop_lut6_I5_O)        0.045    -0.155 r  _pot_core/b0/Qout_i_1/O
                         net (fo=1, routed)           0.000    -0.155    _pot_core/b3/Qout_reg_3
    SLICE_X54Y47         FDRE                                         r  _pot_core/b3/Qout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.838    -0.833    _pot_core/b3/clk_out1
    SLICE_X54Y47         FDRE                                         r  _pot_core/b3/Qout_reg/C
                         clock pessimism              0.236    -0.597    
    SLICE_X54Y47         FDRE (Hold_fdre_C_D)         0.121    -0.476    _pot_core/b3/Qout_reg
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 _ser_core/ob1/Qint_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _ser_core/ob0/Qint_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.689%)  route 0.230ns (55.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.594    -0.570    _ser_core/ob1/clk_out1
    SLICE_X63Y41         FDRE                                         r  _ser_core/ob1/Qint_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  _ser_core/ob1/Qint_reg/Q
                         net (fo=2, routed)           0.230    -0.199    _ser_core/ob1/Qout_1
    SLICE_X63Y41         LUT3 (Prop_lut3_I2_O)        0.045    -0.154 r  _ser_core/ob1/Qint_i_2/O
                         net (fo=1, routed)           0.000    -0.154    _ser_core/ob0/mux1
    SLICE_X63Y41         FDRE                                         r  _ser_core/ob0/Qint_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.865    -0.806    _ser_core/ob0/clk_out1
    SLICE_X63Y41         FDRE                                         r  _ser_core/ob0/Qint_reg/C
                         clock pessimism              0.236    -0.570    
    SLICE_X63Y41         FDRE (Hold_fdre_C_D)         0.091    -0.479    _ser_core/ob0/Qint_reg
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 _ser_core/ob4/Qint_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _ser_core/ob3/Qint_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.385%)  route 0.233ns (55.615%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.594    -0.570    _ser_core/ob4/clk_out1
    SLICE_X62Y41         FDRE                                         r  _ser_core/ob4/Qint_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  _ser_core/ob4/Qint_reg/Q
                         net (fo=2, routed)           0.233    -0.196    _ser_core/ob4/Qout_4
    SLICE_X62Y41         LUT3 (Prop_lut3_I2_O)        0.045    -0.151 r  _ser_core/ob4/Qint_i_1__1/O
                         net (fo=1, routed)           0.000    -0.151    _ser_core/ob3/mux1_0
    SLICE_X62Y41         FDRE                                         r  _ser_core/ob3/Qint_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.865    -0.806    _ser_core/ob3/clk_out1
    SLICE_X62Y41         FDRE                                         r  _ser_core/ob3/Qint_reg/C
                         clock pessimism              0.236    -0.570    
    SLICE_X62Y41         FDRE (Hold_fdre_C_D)         0.091    -0.479    _ser_core/ob3/Qint_reg
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 _audctl_reg/sel9bitPoly_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _poly_core/norsDelayed_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@8.333ns - clk_out1_clk_wiz_0_1 fall@8.333ns)
  Data Path Delay:        0.473ns  (logic 0.212ns (44.839%)  route 0.261ns (55.161%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( 7.526 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.572ns = ( 7.761 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     8.577 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.017    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     6.655 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     7.144    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.170 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.592     7.761    _audctl_reg/clk_out1
    SLICE_X60Y39         FDRE                                         r  _audctl_reg/sel9bitPoly_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDRE (Prop_fdre_C_Q)         0.167     7.928 r  _audctl_reg/sel9bitPoly_reg/Q
                         net (fo=4, routed)           0.261     8.189    _poly_core/sel9bitPoly
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.045     8.234 r  _poly_core/norsDelayed[2]_i_1/O
                         net (fo=1, routed)           0.000     8.234    _poly_core/nors[2]
    SLICE_X60Y43         FDRE                                         r  _poly_core/norsDelayed_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     8.765 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.245    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     6.100 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     6.633    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.662 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.864     7.526    _poly_core/clk_out1
    SLICE_X60Y43         FDRE                                         r  _poly_core/norsDelayed_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.253     7.779    
    SLICE_X60Y43         FDRE (Hold_fdre_C_D)         0.125     7.904    _poly_core/norsDelayed_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.904    
                         arrival time                           8.234    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 _key_core/qb5/intQ_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _key_core/qb5/intQ_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.313%)  route 0.243ns (56.687%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.595    -0.569    _key_core/qb5/clk_out1
    SLICE_X63Y46         FDRE                                         r  _key_core/qb5/intQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  _key_core/qb5/intQ_reg/Q
                         net (fo=6, routed)           0.243    -0.184    _key_core/qb4/Q_5
    SLICE_X63Y46         LUT3 (Prop_lut3_I1_O)        0.045    -0.139 r  _key_core/qb4/intQ_i_1__10/O
                         net (fo=1, routed)           0.000    -0.139    _key_core/qb5/intQ_reg_0
    SLICE_X63Y46         FDRE                                         r  _key_core/qb5/intQ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.866    -0.805    _key_core/qb5/clk_out1
    SLICE_X63Y46         FDRE                                         r  _key_core/qb5/intQ_reg/C
                         clock pessimism              0.236    -0.569    
    SLICE_X63Y46         FDRE (Hold_fdre_C_D)         0.092    -0.477    _key_core/qb5/intQ_reg
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 _aud4/data_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _aud4/c2r/nQ_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@8.333ns - clk_out1_clk_wiz_0_1 fall@8.333ns)
  Data Path Delay:        0.497ns  (logic 0.212ns (42.657%)  route 0.285ns (57.343%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns = ( 7.522 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.572ns = ( 7.761 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     8.577 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.017    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     6.655 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     7.144    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.170 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.592     7.761    _aud4/clk_out1
    SLICE_X64Y37         FDRE                                         r  _aud4/data_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDRE (Prop_fdre_C_Q)         0.167     7.928 f  _aud4/data_reg[7]/Q
                         net (fo=3, routed)           0.285     8.213    _aud4/c2r/Q[0]
    SLICE_X60Y37         LUT4 (Prop_lut4_I3_O)        0.045     8.258 r  _aud4/c2r/nQ_i_1__2/O
                         net (fo=1, routed)           0.000     8.258    _aud4/c2r/muxOut
    SLICE_X60Y37         FDRE                                         r  _aud4/c2r/nQ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     8.765 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.245    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     6.100 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     6.633    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.662 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.860     7.522    _aud4/c2r/clk_out1
    SLICE_X60Y37         FDRE                                         r  _aud4/c2r/nQ_reg/C  (IS_INVERTED)
                         clock pessimism              0.273     7.795    
    SLICE_X60Y37         FDRE (Hold_fdre_C_D)         0.125     7.920    _aud4/c2r/nQ_reg
  -------------------------------------------------------------------
                         required time                         -7.920    
                         arrival time                           8.258    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 _clock_gen_core/lfsr15k_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _clock_gen_core/lfsr15k0_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@8.333ns - clk_out1_clk_wiz_0_1 fall@8.333ns)
  Data Path Delay:        0.469ns  (logic 0.250ns (53.335%)  route 0.219ns (46.665%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns = ( 7.527 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.570ns = ( 7.763 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     8.577 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.017    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     6.655 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     7.144    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.170 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.594     7.763    _clock_gen_core/clk_out1
    SLICE_X64Y42         FDRE                                         r  _clock_gen_core/lfsr15k_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDRE (Prop_fdre_C_Q)         0.151     7.914 r  _clock_gen_core/lfsr15k_reg[6]/Q
                         net (fo=2, routed)           0.219     8.133    _clock_gen_core/p_0_in
    SLICE_X64Y42         LUT6 (Prop_lut6_I1_O)        0.099     8.232 r  _clock_gen_core/lfsr15k0_i_1/O
                         net (fo=1, routed)           0.000     8.232    _clock_gen_core/lfsr15k0_i_1_n_0
    SLICE_X64Y42         FDRE                                         r  _clock_gen_core/lfsr15k0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     8.765 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.245    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     6.100 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     6.633    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.662 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.865     7.527    _clock_gen_core/clk_out1
    SLICE_X64Y42         FDRE                                         r  _clock_gen_core/lfsr15k0_reg/C  (IS_INVERTED)
                         clock pessimism              0.236     7.763    
    SLICE_X64Y42         FDRE (Hold_fdre_C_D)         0.124     7.887    _clock_gen_core/lfsr15k0_reg
  -------------------------------------------------------------------
                         required time                         -7.887    
                         arrival time                           8.232    
  -------------------------------------------------------------------
                         slack                                  0.345    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.666
Sources:            { clk_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         16.666      14.511     BUFGCTRL_X0Y0    clk_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.666      15.417     MMCME2_ADV_X0Y0  clk_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         16.666      15.666     SLICE_X65Y36     AUD12_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.666      15.666     SLICE_X65Y36     AUD12_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.666      15.666     SLICE_X64Y36     AUD12_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.666      15.666     SLICE_X64Y36     AUD12_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.666      15.666     SLICE_X64Y36     AUD12_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.666      15.666     SLICE_X64Y35     AUD34_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.666      15.666     SLICE_X64Y35     AUD34_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.666      15.666     SLICE_X64Y35     AUD34_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.666      196.694    MMCME2_ADV_X0Y0  clk_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X63Y34     AUD34_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X63Y34     AUD34_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X63Y38     _aud2/c2r/nQ_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X65Y37     _aud2/data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X65Y37     _aud2/data_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X65Y37     _aud2/data_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X65Y37     _aud2/data_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X65Y37     _aud2/data_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X65Y37     _aud2/data_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X65Y37     _aud2/data_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X65Y36     AUD12_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X65Y36     AUD12_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y36     AUD12_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y36     AUD12_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y36     AUD12_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y35     AUD34_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y35     AUD34_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y35     AUD34_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X60Y37     _aud2/c2p/intQ_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X63Y40     _aud2/nQnor1_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { clk_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y2    clk_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  clk_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  clk_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.480ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.294ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.480ns  (required time - arrival time)
  Source:                 _key_core/c5/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _key_core/b1/intQ_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 fall@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.608ns  (logic 1.368ns (37.914%)  route 2.240ns (62.086%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 6.877 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.639    -0.854    _key_core/c5/clk_out1
    SLICE_X64Y47         FDRE                                         r  _key_core/c5/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.336 r  _key_core/c5/Q_reg/Q
                         net (fo=2, routed)           0.673     0.337    _key_core/qb4/D[1]
    SLICE_X64Y47         LUT4 (Prop_lut4_I3_O)        0.146     0.483 f  _key_core/qb4/D[7]_i_4/O
                         net (fo=3, routed)           0.983     1.466    _key_core/qb0/intQ_reg_1
    SLICE_X64Y44         LUT4 (Prop_lut4_I1_O)        0.356     1.822 r  _key_core/qb0/intQ_i_2__0/O
                         net (fo=2, routed)           0.584     2.406    _key_core/b0/intQ_reg_1
    SLICE_X62Y44         LUT6 (Prop_lut6_I0_O)        0.348     2.754 r  _key_core/b0/intQ_i_1__2/O
                         net (fo=1, routed)           0.000     2.754    _key_core/b1/or1
    SLICE_X62Y44         FDRE                                         r  _key_core/b1/intQ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.739 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.901    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.679 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.266    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.357 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.519     6.877    _key_core/b1/clk_out1
    SLICE_X62Y44         FDRE                                         r  _key_core/b1/intQ_reg/C  (IS_INVERTED)
                         clock pessimism              0.577     7.453    
                         clock uncertainty           -0.253     7.200    
    SLICE_X62Y44         FDRE (Setup_fdre_C_D)        0.034     7.234    _key_core/b1/intQ_reg
  -------------------------------------------------------------------
                         required time                          7.234    
                         arrival time                          -2.754    
  -------------------------------------------------------------------
                         slack                                  4.480    

Slack (MET) :             4.619ns  (required time - arrival time)
  Source:                 _key_core/c5/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _key_core/b0/intQ_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 fall@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 1.368ns (39.452%)  route 2.099ns (60.548%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 6.877 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.639    -0.854    _key_core/c5/clk_out1
    SLICE_X64Y47         FDRE                                         r  _key_core/c5/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.336 r  _key_core/c5/Q_reg/Q
                         net (fo=2, routed)           0.673     0.337    _key_core/qb4/D[1]
    SLICE_X64Y47         LUT4 (Prop_lut4_I3_O)        0.146     0.483 f  _key_core/qb4/D[7]_i_4/O
                         net (fo=3, routed)           0.983     1.466    _key_core/qb0/intQ_reg_1
    SLICE_X64Y44         LUT4 (Prop_lut4_I1_O)        0.356     1.822 r  _key_core/qb0/intQ_i_2__0/O
                         net (fo=2, routed)           0.443     2.266    _key_core/b0/intQ_reg_1
    SLICE_X62Y44         LUT6 (Prop_lut6_I1_O)        0.348     2.614 r  _key_core/b0/intQ_i_1__1/O
                         net (fo=1, routed)           0.000     2.614    _key_core/b0/or1_0
    SLICE_X62Y44         FDRE                                         r  _key_core/b0/intQ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.739 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.901    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.679 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.266    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.357 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.519     6.877    _key_core/b0/clk_out1
    SLICE_X62Y44         FDRE                                         r  _key_core/b0/intQ_reg/C  (IS_INVERTED)
                         clock pessimism              0.577     7.453    
                         clock uncertainty           -0.253     7.200    
    SLICE_X62Y44         FDRE (Setup_fdre_C_D)        0.032     7.232    _key_core/b0/intQ_reg
  -------------------------------------------------------------------
                         required time                          7.232    
                         arrival time                          -2.614    
  -------------------------------------------------------------------
                         slack                                  4.619    

Slack (MET) :             4.625ns  (required time - arrival time)
  Source:                 _io_core/writeEn2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _freq_control/t4_b0/nDout_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 fall@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.642ns (19.764%)  route 2.606ns (80.236%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 6.871 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.636    -0.857    _io_core/clk_out1
    SLICE_X64Y40         FDRE                                         r  _io_core/writeEn2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.339 f  _io_core/writeEn2_reg/Q
                         net (fo=17, routed)          1.888     1.549    _io_core/writeEn2
    SLICE_X57Y36         LUT6 (Prop_lut6_I1_O)        0.124     1.673 r  _io_core/nDout_i_1__0/O
                         net (fo=8, routed)           0.719     2.392    _freq_control/t4_b0/nDout_0
    SLICE_X60Y36         FDRE                                         r  _freq_control/t4_b0/nDout_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.739 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.901    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.679 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.266    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.357 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.513     6.871    _freq_control/t4_b0/clk_out1
    SLICE_X60Y36         FDRE                                         r  _freq_control/t4_b0/nDout_reg/C  (IS_INVERTED)
                         clock pessimism              0.563     7.433    
                         clock uncertainty           -0.253     7.180    
    SLICE_X60Y36         FDRE (Setup_fdre_C_CE)      -0.164     7.016    _freq_control/t4_b0/nDout_reg
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -2.392    
  -------------------------------------------------------------------
                         slack                                  4.625    

Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 _io_core/writeEn2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _freq_control/t4_b1/nDout_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 fall@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 0.642ns (20.348%)  route 2.513ns (79.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 6.806 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.636    -0.857    _io_core/clk_out1
    SLICE_X64Y40         FDRE                                         r  _io_core/writeEn2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.339 f  _io_core/writeEn2_reg/Q
                         net (fo=17, routed)          1.888     1.549    _io_core/writeEn2
    SLICE_X57Y36         LUT6 (Prop_lut6_I1_O)        0.124     1.673 r  _io_core/nDout_i_1__0/O
                         net (fo=8, routed)           0.626     2.298    _freq_control/t4_b1/nDout_0
    SLICE_X56Y36         FDRE                                         r  _freq_control/t4_b1/nDout_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.739 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.901    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.679 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.266    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.357 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.448     6.806    _freq_control/t4_b1/clk_out1
    SLICE_X56Y36         FDRE                                         r  _freq_control/t4_b1/nDout_reg/C  (IS_INVERTED)
                         clock pessimism              0.563     7.368    
                         clock uncertainty           -0.253     7.115    
    SLICE_X56Y36         FDRE (Setup_fdre_C_CE)      -0.164     6.951    _freq_control/t4_b1/nDout_reg
  -------------------------------------------------------------------
                         required time                          6.951    
                         arrival time                          -2.298    
  -------------------------------------------------------------------
                         slack                                  4.653    

Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 _io_core/writeEn2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _freq_control/t4_b2/nDout_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 fall@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 0.642ns (20.348%)  route 2.513ns (79.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 6.806 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.636    -0.857    _io_core/clk_out1
    SLICE_X64Y40         FDRE                                         r  _io_core/writeEn2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.339 f  _io_core/writeEn2_reg/Q
                         net (fo=17, routed)          1.888     1.549    _io_core/writeEn2
    SLICE_X57Y36         LUT6 (Prop_lut6_I1_O)        0.124     1.673 r  _io_core/nDout_i_1__0/O
                         net (fo=8, routed)           0.626     2.298    _freq_control/t4_b2/nDout_0
    SLICE_X56Y36         FDRE                                         r  _freq_control/t4_b2/nDout_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.739 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.901    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.679 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.266    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.357 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.448     6.806    _freq_control/t4_b2/clk_out1
    SLICE_X56Y36         FDRE                                         r  _freq_control/t4_b2/nDout_reg/C  (IS_INVERTED)
                         clock pessimism              0.563     7.368    
                         clock uncertainty           -0.253     7.115    
    SLICE_X56Y36         FDRE (Setup_fdre_C_CE)      -0.164     6.951    _freq_control/t4_b2/nDout_reg
  -------------------------------------------------------------------
                         required time                          6.951    
                         arrival time                          -2.298    
  -------------------------------------------------------------------
                         slack                                  4.653    

Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 _io_core/writeEn2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _freq_control/t4_b3/nDout_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 fall@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 0.642ns (20.348%)  route 2.513ns (79.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 6.806 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.636    -0.857    _io_core/clk_out1
    SLICE_X64Y40         FDRE                                         r  _io_core/writeEn2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.339 f  _io_core/writeEn2_reg/Q
                         net (fo=17, routed)          1.888     1.549    _io_core/writeEn2
    SLICE_X57Y36         LUT6 (Prop_lut6_I1_O)        0.124     1.673 r  _io_core/nDout_i_1__0/O
                         net (fo=8, routed)           0.626     2.298    _freq_control/t4_b3/nDout_0
    SLICE_X56Y36         FDRE                                         r  _freq_control/t4_b3/nDout_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.739 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.901    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.679 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.266    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.357 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.448     6.806    _freq_control/t4_b3/clk_out1
    SLICE_X56Y36         FDRE                                         r  _freq_control/t4_b3/nDout_reg/C  (IS_INVERTED)
                         clock pessimism              0.563     7.368    
                         clock uncertainty           -0.253     7.115    
    SLICE_X56Y36         FDRE (Setup_fdre_C_CE)      -0.164     6.951    _freq_control/t4_b3/nDout_reg
  -------------------------------------------------------------------
                         required time                          6.951    
                         arrival time                          -2.298    
  -------------------------------------------------------------------
                         slack                                  4.653    

Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 _io_core/writeEn2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _freq_control/t4_b4/nDout_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 fall@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 0.642ns (20.348%)  route 2.513ns (79.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 6.806 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.636    -0.857    _io_core/clk_out1
    SLICE_X64Y40         FDRE                                         r  _io_core/writeEn2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.339 f  _io_core/writeEn2_reg/Q
                         net (fo=17, routed)          1.888     1.549    _io_core/writeEn2
    SLICE_X57Y36         LUT6 (Prop_lut6_I1_O)        0.124     1.673 r  _io_core/nDout_i_1__0/O
                         net (fo=8, routed)           0.626     2.298    _freq_control/t4_b4/nDout_0
    SLICE_X56Y36         FDRE                                         r  _freq_control/t4_b4/nDout_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.739 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.901    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.679 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.266    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.357 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.448     6.806    _freq_control/t4_b4/clk_out1
    SLICE_X56Y36         FDRE                                         r  _freq_control/t4_b4/nDout_reg/C  (IS_INVERTED)
                         clock pessimism              0.563     7.368    
                         clock uncertainty           -0.253     7.115    
    SLICE_X56Y36         FDRE (Setup_fdre_C_CE)      -0.164     6.951    _freq_control/t4_b4/nDout_reg
  -------------------------------------------------------------------
                         required time                          6.951    
                         arrival time                          -2.298    
  -------------------------------------------------------------------
                         slack                                  4.653    

Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 _io_core/writeEn2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _freq_control/t4_b5/nDout_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 fall@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 0.642ns (20.348%)  route 2.513ns (79.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 6.806 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.636    -0.857    _io_core/clk_out1
    SLICE_X64Y40         FDRE                                         r  _io_core/writeEn2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.339 f  _io_core/writeEn2_reg/Q
                         net (fo=17, routed)          1.888     1.549    _io_core/writeEn2
    SLICE_X57Y36         LUT6 (Prop_lut6_I1_O)        0.124     1.673 r  _io_core/nDout_i_1__0/O
                         net (fo=8, routed)           0.626     2.298    _freq_control/t4_b5/nDout_0
    SLICE_X56Y36         FDRE                                         r  _freq_control/t4_b5/nDout_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.739 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.901    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.679 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.266    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.357 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.448     6.806    _freq_control/t4_b5/clk_out1
    SLICE_X56Y36         FDRE                                         r  _freq_control/t4_b5/nDout_reg/C  (IS_INVERTED)
                         clock pessimism              0.563     7.368    
                         clock uncertainty           -0.253     7.115    
    SLICE_X56Y36         FDRE (Setup_fdre_C_CE)      -0.164     6.951    _freq_control/t4_b5/nDout_reg
  -------------------------------------------------------------------
                         required time                          6.951    
                         arrival time                          -2.298    
  -------------------------------------------------------------------
                         slack                                  4.653    

Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 _io_core/writeEn2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _freq_control/t4_b6/nDout_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 fall@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 0.642ns (20.348%)  route 2.513ns (79.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 6.806 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.636    -0.857    _io_core/clk_out1
    SLICE_X64Y40         FDRE                                         r  _io_core/writeEn2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.339 f  _io_core/writeEn2_reg/Q
                         net (fo=17, routed)          1.888     1.549    _io_core/writeEn2
    SLICE_X57Y36         LUT6 (Prop_lut6_I1_O)        0.124     1.673 r  _io_core/nDout_i_1__0/O
                         net (fo=8, routed)           0.626     2.298    _freq_control/t4_b6/nDout_0
    SLICE_X56Y36         FDRE                                         r  _freq_control/t4_b6/nDout_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.739 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.901    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.679 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.266    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.357 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.448     6.806    _freq_control/t4_b6/clk_out1
    SLICE_X56Y36         FDRE                                         r  _freq_control/t4_b6/nDout_reg/C  (IS_INVERTED)
                         clock pessimism              0.563     7.368    
                         clock uncertainty           -0.253     7.115    
    SLICE_X56Y36         FDRE (Setup_fdre_C_CE)      -0.164     6.951    _freq_control/t4_b6/nDout_reg
  -------------------------------------------------------------------
                         required time                          6.951    
                         arrival time                          -2.298    
  -------------------------------------------------------------------
                         slack                                  4.653    

Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 _io_core/writeEn2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _freq_control/t4_b7/nDout_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 fall@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 0.642ns (20.348%)  route 2.513ns (79.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 6.806 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.636    -0.857    _io_core/clk_out1
    SLICE_X64Y40         FDRE                                         r  _io_core/writeEn2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.339 f  _io_core/writeEn2_reg/Q
                         net (fo=17, routed)          1.888     1.549    _io_core/writeEn2
    SLICE_X57Y36         LUT6 (Prop_lut6_I1_O)        0.124     1.673 r  _io_core/nDout_i_1__0/O
                         net (fo=8, routed)           0.626     2.298    _freq_control/t4_b7/nDout_0
    SLICE_X56Y36         FDRE                                         r  _freq_control/t4_b7/nDout_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.739 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.901    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.679 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.266    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.357 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.448     6.806    _freq_control/t4_b7/clk_out1
    SLICE_X56Y36         FDRE                                         r  _freq_control/t4_b7/nDout_reg/C  (IS_INVERTED)
                         clock pessimism              0.563     7.368    
                         clock uncertainty           -0.253     7.115    
    SLICE_X56Y36         FDRE (Setup_fdre_C_CE)      -0.164     6.951    _freq_control/t4_b7/nDout_reg
  -------------------------------------------------------------------
                         required time                          6.951    
                         arrival time                          -2.298    
  -------------------------------------------------------------------
                         slack                                  4.653    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 _ser_core/ib6/Q_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _ser_core/ib5/Q_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.080%)  route 0.184ns (58.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.593    -0.571    _ser_core/ib6/clk_out1
    SLICE_X61Y42         FDSE                                         r  _ser_core/ib6/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y42         FDSE (Prop_fdse_C_Q)         0.128    -0.443 r  _ser_core/ib6/Q_reg/Q
                         net (fo=2, routed)           0.184    -0.259    _ser_core/ib5/Q_reg_2[0]
    SLICE_X61Y42         FDSE                                         r  _ser_core/ib5/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.863    -0.808    _ser_core/ib5/clk_out1
    SLICE_X61Y42         FDSE                                         r  _ser_core/ib5/Q_reg/C
                         clock pessimism              0.237    -0.571    
    SLICE_X61Y42         FDSE (Hold_fdse_C_D)         0.018    -0.553    _ser_core/ib5/Q_reg
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 _aud2/poly4Out_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _aud3/poly4Out_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@8.333ns - clk_out1_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        0.327ns  (logic 0.133ns (40.662%)  route 0.194ns (59.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns = ( 7.524 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.572ns = ( 7.761 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     8.577 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.017    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     6.655 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     7.144    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.170 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.592     7.761    _aud2/clk_out1
    SLICE_X63Y37         FDRE                                         r  _aud2/poly4Out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y37         FDRE (Prop_fdre_C_Q)         0.133     7.894 r  _aud2/poly4Out_reg/Q
                         net (fo=2, routed)           0.194     8.089    _aud3/poly4_1
    SLICE_X63Y37         FDRE                                         r  _aud3/poly4Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     8.765 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.245    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     6.100 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     6.634    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.663 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.862     7.524    _aud3/clk_out1
    SLICE_X63Y37         FDRE                                         r  _aud3/poly4Out_reg/C  (IS_INVERTED)
                         clock pessimism              0.237     7.761    
    SLICE_X63Y37         FDRE (Hold_fdre_C_D)         0.025     7.786    _aud3/poly4Out_reg
  -------------------------------------------------------------------
                         required time                         -7.786    
                         arrival time                           8.089    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 _clock_gen_core/lfsr64k_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _clock_gen_core/d64k_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@8.333ns - clk_out1_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        0.435ns  (logic 0.249ns (57.289%)  route 0.186ns (42.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns = ( 7.525 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.571ns = ( 7.762 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     8.577 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.017    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     6.655 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     7.144    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.170 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.593     7.762    _clock_gen_core/clk_out1
    SLICE_X60Y40         FDRE                                         r  _clock_gen_core/lfsr64k_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y40         FDRE (Prop_fdre_C_Q)         0.151     7.913 f  _clock_gen_core/lfsr64k_reg[4]/Q
                         net (fo=2, routed)           0.186     8.099    _clock_gen_core/p_4_in
    SLICE_X60Y40         LUT5 (Prop_lut5_I4_O)        0.098     8.197 r  _clock_gen_core/d64k_i_1/O
                         net (fo=1, routed)           0.000     8.197    _clock_gen_core/nor64k
    SLICE_X60Y40         FDRE                                         r  _clock_gen_core/d64k_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     8.765 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.245    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     6.100 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     6.634    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.663 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.863     7.525    _clock_gen_core/clk_out1
    SLICE_X60Y40         FDRE                                         r  _clock_gen_core/d64k_reg/C  (IS_INVERTED)
                         clock pessimism              0.237     7.762    
    SLICE_X60Y40         FDRE (Hold_fdre_C_D)         0.124     7.886    _clock_gen_core/d64k_reg
  -------------------------------------------------------------------
                         required time                         -7.886    
                         arrival time                           8.197    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 _pot_core/b3/Qout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _pot_core/b3/Qout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.567    -0.597    _pot_core/b3/clk_out1
    SLICE_X54Y47         FDRE                                         r  _pot_core/b3/Qout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  _pot_core/b3/Qout_reg/Q
                         net (fo=4, routed)           0.233    -0.200    _pot_core/b0/Qout_2
    SLICE_X54Y47         LUT6 (Prop_lut6_I5_O)        0.045    -0.155 r  _pot_core/b0/Qout_i_1/O
                         net (fo=1, routed)           0.000    -0.155    _pot_core/b3/Qout_reg_3
    SLICE_X54Y47         FDRE                                         r  _pot_core/b3/Qout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.838    -0.833    _pot_core/b3/clk_out1
    SLICE_X54Y47         FDRE                                         r  _pot_core/b3/Qout_reg/C
                         clock pessimism              0.236    -0.597    
    SLICE_X54Y47         FDRE (Hold_fdre_C_D)         0.121    -0.476    _pot_core/b3/Qout_reg
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 _ser_core/ob1/Qint_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _ser_core/ob0/Qint_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.689%)  route 0.230ns (55.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.594    -0.570    _ser_core/ob1/clk_out1
    SLICE_X63Y41         FDRE                                         r  _ser_core/ob1/Qint_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  _ser_core/ob1/Qint_reg/Q
                         net (fo=2, routed)           0.230    -0.199    _ser_core/ob1/Qout_1
    SLICE_X63Y41         LUT3 (Prop_lut3_I2_O)        0.045    -0.154 r  _ser_core/ob1/Qint_i_2/O
                         net (fo=1, routed)           0.000    -0.154    _ser_core/ob0/mux1
    SLICE_X63Y41         FDRE                                         r  _ser_core/ob0/Qint_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.865    -0.806    _ser_core/ob0/clk_out1
    SLICE_X63Y41         FDRE                                         r  _ser_core/ob0/Qint_reg/C
                         clock pessimism              0.236    -0.570    
    SLICE_X63Y41         FDRE (Hold_fdre_C_D)         0.091    -0.479    _ser_core/ob0/Qint_reg
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 _ser_core/ob4/Qint_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _ser_core/ob3/Qint_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.385%)  route 0.233ns (55.615%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.594    -0.570    _ser_core/ob4/clk_out1
    SLICE_X62Y41         FDRE                                         r  _ser_core/ob4/Qint_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  _ser_core/ob4/Qint_reg/Q
                         net (fo=2, routed)           0.233    -0.196    _ser_core/ob4/Qout_4
    SLICE_X62Y41         LUT3 (Prop_lut3_I2_O)        0.045    -0.151 r  _ser_core/ob4/Qint_i_1__1/O
                         net (fo=1, routed)           0.000    -0.151    _ser_core/ob3/mux1_0
    SLICE_X62Y41         FDRE                                         r  _ser_core/ob3/Qint_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.865    -0.806    _ser_core/ob3/clk_out1
    SLICE_X62Y41         FDRE                                         r  _ser_core/ob3/Qint_reg/C
                         clock pessimism              0.236    -0.570    
    SLICE_X62Y41         FDRE (Hold_fdre_C_D)         0.091    -0.479    _ser_core/ob3/Qint_reg
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 _audctl_reg/sel9bitPoly_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _poly_core/norsDelayed_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@8.333ns - clk_out1_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        0.473ns  (logic 0.212ns (44.839%)  route 0.261ns (55.161%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( 7.526 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.572ns = ( 7.761 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     8.577 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.017    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     6.655 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     7.144    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.170 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.592     7.761    _audctl_reg/clk_out1
    SLICE_X60Y39         FDRE                                         r  _audctl_reg/sel9bitPoly_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDRE (Prop_fdre_C_Q)         0.167     7.928 r  _audctl_reg/sel9bitPoly_reg/Q
                         net (fo=4, routed)           0.261     8.189    _poly_core/sel9bitPoly
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.045     8.234 r  _poly_core/norsDelayed[2]_i_1/O
                         net (fo=1, routed)           0.000     8.234    _poly_core/nors[2]
    SLICE_X60Y43         FDRE                                         r  _poly_core/norsDelayed_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     8.765 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.245    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     6.100 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     6.634    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.663 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.864     7.526    _poly_core/clk_out1
    SLICE_X60Y43         FDRE                                         r  _poly_core/norsDelayed_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.253     7.779    
    SLICE_X60Y43         FDRE (Hold_fdre_C_D)         0.125     7.904    _poly_core/norsDelayed_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.904    
                         arrival time                           8.234    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 _key_core/qb5/intQ_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _key_core/qb5/intQ_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.313%)  route 0.243ns (56.687%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.595    -0.569    _key_core/qb5/clk_out1
    SLICE_X63Y46         FDRE                                         r  _key_core/qb5/intQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  _key_core/qb5/intQ_reg/Q
                         net (fo=6, routed)           0.243    -0.184    _key_core/qb4/Q_5
    SLICE_X63Y46         LUT3 (Prop_lut3_I1_O)        0.045    -0.139 r  _key_core/qb4/intQ_i_1__10/O
                         net (fo=1, routed)           0.000    -0.139    _key_core/qb5/intQ_reg_0
    SLICE_X63Y46         FDRE                                         r  _key_core/qb5/intQ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.866    -0.805    _key_core/qb5/clk_out1
    SLICE_X63Y46         FDRE                                         r  _key_core/qb5/intQ_reg/C
                         clock pessimism              0.236    -0.569    
    SLICE_X63Y46         FDRE (Hold_fdre_C_D)         0.092    -0.477    _key_core/qb5/intQ_reg
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 _aud4/data_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _aud4/c2r/nQ_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@8.333ns - clk_out1_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        0.497ns  (logic 0.212ns (42.657%)  route 0.285ns (57.343%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns = ( 7.522 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.572ns = ( 7.761 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     8.577 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.017    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     6.655 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     7.144    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.170 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.592     7.761    _aud4/clk_out1
    SLICE_X64Y37         FDRE                                         r  _aud4/data_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDRE (Prop_fdre_C_Q)         0.167     7.928 f  _aud4/data_reg[7]/Q
                         net (fo=3, routed)           0.285     8.213    _aud4/c2r/Q[0]
    SLICE_X60Y37         LUT4 (Prop_lut4_I3_O)        0.045     8.258 r  _aud4/c2r/nQ_i_1__2/O
                         net (fo=1, routed)           0.000     8.258    _aud4/c2r/muxOut
    SLICE_X60Y37         FDRE                                         r  _aud4/c2r/nQ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     8.765 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.245    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     6.100 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     6.634    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.663 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.860     7.522    _aud4/c2r/clk_out1
    SLICE_X60Y37         FDRE                                         r  _aud4/c2r/nQ_reg/C  (IS_INVERTED)
                         clock pessimism              0.273     7.795    
    SLICE_X60Y37         FDRE (Hold_fdre_C_D)         0.125     7.920    _aud4/c2r/nQ_reg
  -------------------------------------------------------------------
                         required time                         -7.920    
                         arrival time                           8.258    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 _clock_gen_core/lfsr15k_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _clock_gen_core/lfsr15k0_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@8.333ns - clk_out1_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        0.469ns  (logic 0.250ns (53.335%)  route 0.219ns (46.665%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns = ( 7.527 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.570ns = ( 7.763 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     8.577 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.017    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     6.655 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     7.144    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.170 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.594     7.763    _clock_gen_core/clk_out1
    SLICE_X64Y42         FDRE                                         r  _clock_gen_core/lfsr15k_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDRE (Prop_fdre_C_Q)         0.151     7.914 r  _clock_gen_core/lfsr15k_reg[6]/Q
                         net (fo=2, routed)           0.219     8.133    _clock_gen_core/p_0_in
    SLICE_X64Y42         LUT6 (Prop_lut6_I1_O)        0.099     8.232 r  _clock_gen_core/lfsr15k0_i_1/O
                         net (fo=1, routed)           0.000     8.232    _clock_gen_core/lfsr15k0_i_1_n_0
    SLICE_X64Y42         FDRE                                         r  _clock_gen_core/lfsr15k0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     8.765 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.245    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     6.100 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     6.634    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.663 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.865     7.527    _clock_gen_core/clk_out1
    SLICE_X64Y42         FDRE                                         r  _clock_gen_core/lfsr15k0_reg/C  (IS_INVERTED)
                         clock pessimism              0.236     7.763    
    SLICE_X64Y42         FDRE (Hold_fdre_C_D)         0.124     7.887    _clock_gen_core/lfsr15k0_reg
  -------------------------------------------------------------------
                         required time                         -7.887    
                         arrival time                           8.232    
  -------------------------------------------------------------------
                         slack                                  0.345    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { clk_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         16.667      14.511     BUFGCTRL_X0Y0    clk_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.667      15.418     MMCME2_ADV_X0Y0  clk_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X65Y36     AUD12_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X65Y36     AUD12_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X64Y36     AUD12_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X64Y36     AUD12_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X64Y36     AUD12_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X64Y35     AUD34_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X64Y35     AUD34_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X64Y35     AUD34_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X0Y0  clk_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X63Y34     AUD34_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X63Y34     AUD34_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X63Y38     _aud2/c2r/nQ_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X65Y37     _aud2/data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X65Y37     _aud2/data_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X65Y37     _aud2/data_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X65Y37     _aud2/data_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X65Y37     _aud2/data_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X65Y37     _aud2/data_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X65Y37     _aud2/data_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X65Y36     AUD12_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X65Y36     AUD12_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y36     AUD12_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y36     AUD12_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y36     AUD12_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y35     AUD34_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y35     AUD34_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y35     AUD34_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X60Y37     _aud2/c2p/intQ_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X63Y40     _aud2/nQnor1_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y2    clk_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  clk_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.480ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.480ns  (required time - arrival time)
  Source:                 _key_core/c5/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _key_core/b1/intQ_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 fall@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.608ns  (logic 1.368ns (37.914%)  route 2.240ns (62.086%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 6.876 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.639    -0.854    _key_core/c5/clk_out1
    SLICE_X64Y47         FDRE                                         r  _key_core/c5/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.336 r  _key_core/c5/Q_reg/Q
                         net (fo=2, routed)           0.673     0.337    _key_core/qb4/D[1]
    SLICE_X64Y47         LUT4 (Prop_lut4_I3_O)        0.146     0.483 f  _key_core/qb4/D[7]_i_4/O
                         net (fo=3, routed)           0.983     1.466    _key_core/qb0/intQ_reg_1
    SLICE_X64Y44         LUT4 (Prop_lut4_I1_O)        0.356     1.822 r  _key_core/qb0/intQ_i_2__0/O
                         net (fo=2, routed)           0.584     2.406    _key_core/b0/intQ_reg_1
    SLICE_X62Y44         LUT6 (Prop_lut6_I0_O)        0.348     2.754 r  _key_core/b0/intQ_i_1__2/O
                         net (fo=1, routed)           0.000     2.754    _key_core/b1/or1
    SLICE_X62Y44         FDRE                                         r  _key_core/b1/intQ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.739 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.900    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.679 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.266    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.357 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.519     6.876    _key_core/b1/clk_out1
    SLICE_X62Y44         FDRE                                         r  _key_core/b1/intQ_reg/C  (IS_INVERTED)
                         clock pessimism              0.577     7.453    
                         clock uncertainty           -0.253     7.200    
    SLICE_X62Y44         FDRE (Setup_fdre_C_D)        0.034     7.234    _key_core/b1/intQ_reg
  -------------------------------------------------------------------
                         required time                          7.234    
                         arrival time                          -2.754    
  -------------------------------------------------------------------
                         slack                                  4.480    

Slack (MET) :             4.618ns  (required time - arrival time)
  Source:                 _key_core/c5/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _key_core/b0/intQ_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 fall@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 1.368ns (39.452%)  route 2.099ns (60.548%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 6.876 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.639    -0.854    _key_core/c5/clk_out1
    SLICE_X64Y47         FDRE                                         r  _key_core/c5/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.336 r  _key_core/c5/Q_reg/Q
                         net (fo=2, routed)           0.673     0.337    _key_core/qb4/D[1]
    SLICE_X64Y47         LUT4 (Prop_lut4_I3_O)        0.146     0.483 f  _key_core/qb4/D[7]_i_4/O
                         net (fo=3, routed)           0.983     1.466    _key_core/qb0/intQ_reg_1
    SLICE_X64Y44         LUT4 (Prop_lut4_I1_O)        0.356     1.822 r  _key_core/qb0/intQ_i_2__0/O
                         net (fo=2, routed)           0.443     2.266    _key_core/b0/intQ_reg_1
    SLICE_X62Y44         LUT6 (Prop_lut6_I1_O)        0.348     2.614 r  _key_core/b0/intQ_i_1__1/O
                         net (fo=1, routed)           0.000     2.614    _key_core/b0/or1_0
    SLICE_X62Y44         FDRE                                         r  _key_core/b0/intQ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.739 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.900    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.679 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.266    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.357 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.519     6.876    _key_core/b0/clk_out1
    SLICE_X62Y44         FDRE                                         r  _key_core/b0/intQ_reg/C  (IS_INVERTED)
                         clock pessimism              0.577     7.453    
                         clock uncertainty           -0.253     7.200    
    SLICE_X62Y44         FDRE (Setup_fdre_C_D)        0.032     7.232    _key_core/b0/intQ_reg
  -------------------------------------------------------------------
                         required time                          7.232    
                         arrival time                          -2.614    
  -------------------------------------------------------------------
                         slack                                  4.618    

Slack (MET) :             4.625ns  (required time - arrival time)
  Source:                 _io_core/writeEn2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _freq_control/t4_b0/nDout_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 fall@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.642ns (19.764%)  route 2.606ns (80.236%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 6.870 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.636    -0.857    _io_core/clk_out1
    SLICE_X64Y40         FDRE                                         r  _io_core/writeEn2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.339 f  _io_core/writeEn2_reg/Q
                         net (fo=17, routed)          1.888     1.549    _io_core/writeEn2
    SLICE_X57Y36         LUT6 (Prop_lut6_I1_O)        0.124     1.673 r  _io_core/nDout_i_1__0/O
                         net (fo=8, routed)           0.719     2.392    _freq_control/t4_b0/nDout_0
    SLICE_X60Y36         FDRE                                         r  _freq_control/t4_b0/nDout_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.739 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.900    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.679 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.266    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.357 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.513     6.870    _freq_control/t4_b0/clk_out1
    SLICE_X60Y36         FDRE                                         r  _freq_control/t4_b0/nDout_reg/C  (IS_INVERTED)
                         clock pessimism              0.563     7.433    
                         clock uncertainty           -0.253     7.180    
    SLICE_X60Y36         FDRE (Setup_fdre_C_CE)      -0.164     7.016    _freq_control/t4_b0/nDout_reg
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -2.392    
  -------------------------------------------------------------------
                         slack                                  4.625    

Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 _io_core/writeEn2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _freq_control/t4_b1/nDout_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 fall@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 0.642ns (20.348%)  route 2.513ns (79.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 6.805 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.636    -0.857    _io_core/clk_out1
    SLICE_X64Y40         FDRE                                         r  _io_core/writeEn2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.339 f  _io_core/writeEn2_reg/Q
                         net (fo=17, routed)          1.888     1.549    _io_core/writeEn2
    SLICE_X57Y36         LUT6 (Prop_lut6_I1_O)        0.124     1.673 r  _io_core/nDout_i_1__0/O
                         net (fo=8, routed)           0.626     2.298    _freq_control/t4_b1/nDout_0
    SLICE_X56Y36         FDRE                                         r  _freq_control/t4_b1/nDout_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.739 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.900    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.679 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.266    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.357 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.448     6.805    _freq_control/t4_b1/clk_out1
    SLICE_X56Y36         FDRE                                         r  _freq_control/t4_b1/nDout_reg/C  (IS_INVERTED)
                         clock pessimism              0.563     7.368    
                         clock uncertainty           -0.253     7.115    
    SLICE_X56Y36         FDRE (Setup_fdre_C_CE)      -0.164     6.951    _freq_control/t4_b1/nDout_reg
  -------------------------------------------------------------------
                         required time                          6.951    
                         arrival time                          -2.298    
  -------------------------------------------------------------------
                         slack                                  4.653    

Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 _io_core/writeEn2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _freq_control/t4_b2/nDout_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 fall@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 0.642ns (20.348%)  route 2.513ns (79.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 6.805 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.636    -0.857    _io_core/clk_out1
    SLICE_X64Y40         FDRE                                         r  _io_core/writeEn2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.339 f  _io_core/writeEn2_reg/Q
                         net (fo=17, routed)          1.888     1.549    _io_core/writeEn2
    SLICE_X57Y36         LUT6 (Prop_lut6_I1_O)        0.124     1.673 r  _io_core/nDout_i_1__0/O
                         net (fo=8, routed)           0.626     2.298    _freq_control/t4_b2/nDout_0
    SLICE_X56Y36         FDRE                                         r  _freq_control/t4_b2/nDout_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.739 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.900    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.679 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.266    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.357 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.448     6.805    _freq_control/t4_b2/clk_out1
    SLICE_X56Y36         FDRE                                         r  _freq_control/t4_b2/nDout_reg/C  (IS_INVERTED)
                         clock pessimism              0.563     7.368    
                         clock uncertainty           -0.253     7.115    
    SLICE_X56Y36         FDRE (Setup_fdre_C_CE)      -0.164     6.951    _freq_control/t4_b2/nDout_reg
  -------------------------------------------------------------------
                         required time                          6.951    
                         arrival time                          -2.298    
  -------------------------------------------------------------------
                         slack                                  4.653    

Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 _io_core/writeEn2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _freq_control/t4_b3/nDout_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 fall@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 0.642ns (20.348%)  route 2.513ns (79.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 6.805 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.636    -0.857    _io_core/clk_out1
    SLICE_X64Y40         FDRE                                         r  _io_core/writeEn2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.339 f  _io_core/writeEn2_reg/Q
                         net (fo=17, routed)          1.888     1.549    _io_core/writeEn2
    SLICE_X57Y36         LUT6 (Prop_lut6_I1_O)        0.124     1.673 r  _io_core/nDout_i_1__0/O
                         net (fo=8, routed)           0.626     2.298    _freq_control/t4_b3/nDout_0
    SLICE_X56Y36         FDRE                                         r  _freq_control/t4_b3/nDout_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.739 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.900    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.679 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.266    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.357 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.448     6.805    _freq_control/t4_b3/clk_out1
    SLICE_X56Y36         FDRE                                         r  _freq_control/t4_b3/nDout_reg/C  (IS_INVERTED)
                         clock pessimism              0.563     7.368    
                         clock uncertainty           -0.253     7.115    
    SLICE_X56Y36         FDRE (Setup_fdre_C_CE)      -0.164     6.951    _freq_control/t4_b3/nDout_reg
  -------------------------------------------------------------------
                         required time                          6.951    
                         arrival time                          -2.298    
  -------------------------------------------------------------------
                         slack                                  4.653    

Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 _io_core/writeEn2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _freq_control/t4_b4/nDout_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 fall@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 0.642ns (20.348%)  route 2.513ns (79.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 6.805 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.636    -0.857    _io_core/clk_out1
    SLICE_X64Y40         FDRE                                         r  _io_core/writeEn2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.339 f  _io_core/writeEn2_reg/Q
                         net (fo=17, routed)          1.888     1.549    _io_core/writeEn2
    SLICE_X57Y36         LUT6 (Prop_lut6_I1_O)        0.124     1.673 r  _io_core/nDout_i_1__0/O
                         net (fo=8, routed)           0.626     2.298    _freq_control/t4_b4/nDout_0
    SLICE_X56Y36         FDRE                                         r  _freq_control/t4_b4/nDout_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.739 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.900    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.679 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.266    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.357 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.448     6.805    _freq_control/t4_b4/clk_out1
    SLICE_X56Y36         FDRE                                         r  _freq_control/t4_b4/nDout_reg/C  (IS_INVERTED)
                         clock pessimism              0.563     7.368    
                         clock uncertainty           -0.253     7.115    
    SLICE_X56Y36         FDRE (Setup_fdre_C_CE)      -0.164     6.951    _freq_control/t4_b4/nDout_reg
  -------------------------------------------------------------------
                         required time                          6.951    
                         arrival time                          -2.298    
  -------------------------------------------------------------------
                         slack                                  4.653    

Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 _io_core/writeEn2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _freq_control/t4_b5/nDout_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 fall@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 0.642ns (20.348%)  route 2.513ns (79.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 6.805 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.636    -0.857    _io_core/clk_out1
    SLICE_X64Y40         FDRE                                         r  _io_core/writeEn2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.339 f  _io_core/writeEn2_reg/Q
                         net (fo=17, routed)          1.888     1.549    _io_core/writeEn2
    SLICE_X57Y36         LUT6 (Prop_lut6_I1_O)        0.124     1.673 r  _io_core/nDout_i_1__0/O
                         net (fo=8, routed)           0.626     2.298    _freq_control/t4_b5/nDout_0
    SLICE_X56Y36         FDRE                                         r  _freq_control/t4_b5/nDout_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.739 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.900    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.679 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.266    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.357 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.448     6.805    _freq_control/t4_b5/clk_out1
    SLICE_X56Y36         FDRE                                         r  _freq_control/t4_b5/nDout_reg/C  (IS_INVERTED)
                         clock pessimism              0.563     7.368    
                         clock uncertainty           -0.253     7.115    
    SLICE_X56Y36         FDRE (Setup_fdre_C_CE)      -0.164     6.951    _freq_control/t4_b5/nDout_reg
  -------------------------------------------------------------------
                         required time                          6.951    
                         arrival time                          -2.298    
  -------------------------------------------------------------------
                         slack                                  4.653    

Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 _io_core/writeEn2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _freq_control/t4_b6/nDout_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 fall@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 0.642ns (20.348%)  route 2.513ns (79.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 6.805 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.636    -0.857    _io_core/clk_out1
    SLICE_X64Y40         FDRE                                         r  _io_core/writeEn2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.339 f  _io_core/writeEn2_reg/Q
                         net (fo=17, routed)          1.888     1.549    _io_core/writeEn2
    SLICE_X57Y36         LUT6 (Prop_lut6_I1_O)        0.124     1.673 r  _io_core/nDout_i_1__0/O
                         net (fo=8, routed)           0.626     2.298    _freq_control/t4_b6/nDout_0
    SLICE_X56Y36         FDRE                                         r  _freq_control/t4_b6/nDout_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.739 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.900    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.679 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.266    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.357 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.448     6.805    _freq_control/t4_b6/clk_out1
    SLICE_X56Y36         FDRE                                         r  _freq_control/t4_b6/nDout_reg/C  (IS_INVERTED)
                         clock pessimism              0.563     7.368    
                         clock uncertainty           -0.253     7.115    
    SLICE_X56Y36         FDRE (Setup_fdre_C_CE)      -0.164     6.951    _freq_control/t4_b6/nDout_reg
  -------------------------------------------------------------------
                         required time                          6.951    
                         arrival time                          -2.298    
  -------------------------------------------------------------------
                         slack                                  4.653    

Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 _io_core/writeEn2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _freq_control/t4_b7/nDout_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0_1 fall@8.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 0.642ns (20.348%)  route 2.513ns (79.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 6.805 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.636    -0.857    _io_core/clk_out1
    SLICE_X64Y40         FDRE                                         r  _io_core/writeEn2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.339 f  _io_core/writeEn2_reg/Q
                         net (fo=17, routed)          1.888     1.549    _io_core/writeEn2
    SLICE_X57Y36         LUT6 (Prop_lut6_I1_O)        0.124     1.673 r  _io_core/nDout_i_1__0/O
                         net (fo=8, routed)           0.626     2.298    _freq_control/t4_b7/nDout_0
    SLICE_X56Y36         FDRE                                         r  _freq_control/t4_b7/nDout_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.739 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.900    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.679 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.266    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.357 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.448     6.805    _freq_control/t4_b7/clk_out1
    SLICE_X56Y36         FDRE                                         r  _freq_control/t4_b7/nDout_reg/C  (IS_INVERTED)
                         clock pessimism              0.563     7.368    
                         clock uncertainty           -0.253     7.115    
    SLICE_X56Y36         FDRE (Setup_fdre_C_CE)      -0.164     6.951    _freq_control/t4_b7/nDout_reg
  -------------------------------------------------------------------
                         required time                          6.951    
                         arrival time                          -2.298    
  -------------------------------------------------------------------
                         slack                                  4.653    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 _ser_core/ib6/Q_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _ser_core/ib5/Q_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.080%)  route 0.184ns (58.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.593    -0.571    _ser_core/ib6/clk_out1
    SLICE_X61Y42         FDSE                                         r  _ser_core/ib6/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y42         FDSE (Prop_fdse_C_Q)         0.128    -0.443 r  _ser_core/ib6/Q_reg/Q
                         net (fo=2, routed)           0.184    -0.259    _ser_core/ib5/Q_reg_2[0]
    SLICE_X61Y42         FDSE                                         r  _ser_core/ib5/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.863    -0.808    _ser_core/ib5/clk_out1
    SLICE_X61Y42         FDSE                                         r  _ser_core/ib5/Q_reg/C
                         clock pessimism              0.237    -0.571    
                         clock uncertainty            0.253    -0.318    
    SLICE_X61Y42         FDSE (Hold_fdse_C_D)         0.018    -0.300    _ser_core/ib5/Q_reg
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 _aud2/poly4Out_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _aud3/poly4Out_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@8.333ns - clk_out1_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        0.327ns  (logic 0.133ns (40.662%)  route 0.194ns (59.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns = ( 7.524 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.572ns = ( 7.761 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     8.577 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.017    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     6.655 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     7.144    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.170 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.592     7.761    _aud2/clk_out1
    SLICE_X63Y37         FDRE                                         r  _aud2/poly4Out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y37         FDRE (Prop_fdre_C_Q)         0.133     7.894 r  _aud2/poly4Out_reg/Q
                         net (fo=2, routed)           0.194     8.089    _aud3/poly4_1
    SLICE_X63Y37         FDRE                                         r  _aud3/poly4Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     8.765 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.245    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     6.100 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     6.633    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.662 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.862     7.524    _aud3/clk_out1
    SLICE_X63Y37         FDRE                                         r  _aud3/poly4Out_reg/C  (IS_INVERTED)
                         clock pessimism              0.237     7.761    
                         clock uncertainty            0.253     8.014    
    SLICE_X63Y37         FDRE (Hold_fdre_C_D)         0.025     8.039    _aud3/poly4Out_reg
  -------------------------------------------------------------------
                         required time                         -8.039    
                         arrival time                           8.089    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 _clock_gen_core/lfsr64k_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _clock_gen_core/d64k_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@8.333ns - clk_out1_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        0.435ns  (logic 0.249ns (57.289%)  route 0.186ns (42.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns = ( 7.525 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.571ns = ( 7.762 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     8.577 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.017    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     6.655 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     7.144    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.170 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.593     7.762    _clock_gen_core/clk_out1
    SLICE_X60Y40         FDRE                                         r  _clock_gen_core/lfsr64k_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y40         FDRE (Prop_fdre_C_Q)         0.151     7.913 f  _clock_gen_core/lfsr64k_reg[4]/Q
                         net (fo=2, routed)           0.186     8.099    _clock_gen_core/p_4_in
    SLICE_X60Y40         LUT5 (Prop_lut5_I4_O)        0.098     8.197 r  _clock_gen_core/d64k_i_1/O
                         net (fo=1, routed)           0.000     8.197    _clock_gen_core/nor64k
    SLICE_X60Y40         FDRE                                         r  _clock_gen_core/d64k_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     8.765 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.245    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     6.100 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     6.633    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.662 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.863     7.525    _clock_gen_core/clk_out1
    SLICE_X60Y40         FDRE                                         r  _clock_gen_core/d64k_reg/C  (IS_INVERTED)
                         clock pessimism              0.237     7.762    
                         clock uncertainty            0.253     8.015    
    SLICE_X60Y40         FDRE (Hold_fdre_C_D)         0.124     8.139    _clock_gen_core/d64k_reg
  -------------------------------------------------------------------
                         required time                         -8.139    
                         arrival time                           8.197    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 _pot_core/b3/Qout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _pot_core/b3/Qout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.567    -0.597    _pot_core/b3/clk_out1
    SLICE_X54Y47         FDRE                                         r  _pot_core/b3/Qout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  _pot_core/b3/Qout_reg/Q
                         net (fo=4, routed)           0.233    -0.200    _pot_core/b0/Qout_2
    SLICE_X54Y47         LUT6 (Prop_lut6_I5_O)        0.045    -0.155 r  _pot_core/b0/Qout_i_1/O
                         net (fo=1, routed)           0.000    -0.155    _pot_core/b3/Qout_reg_3
    SLICE_X54Y47         FDRE                                         r  _pot_core/b3/Qout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.838    -0.833    _pot_core/b3/clk_out1
    SLICE_X54Y47         FDRE                                         r  _pot_core/b3/Qout_reg/C
                         clock pessimism              0.236    -0.597    
                         clock uncertainty            0.253    -0.344    
    SLICE_X54Y47         FDRE (Hold_fdre_C_D)         0.121    -0.223    _pot_core/b3/Qout_reg
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 _ser_core/ob1/Qint_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _ser_core/ob0/Qint_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.689%)  route 0.230ns (55.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.594    -0.570    _ser_core/ob1/clk_out1
    SLICE_X63Y41         FDRE                                         r  _ser_core/ob1/Qint_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  _ser_core/ob1/Qint_reg/Q
                         net (fo=2, routed)           0.230    -0.199    _ser_core/ob1/Qout_1
    SLICE_X63Y41         LUT3 (Prop_lut3_I2_O)        0.045    -0.154 r  _ser_core/ob1/Qint_i_2/O
                         net (fo=1, routed)           0.000    -0.154    _ser_core/ob0/mux1
    SLICE_X63Y41         FDRE                                         r  _ser_core/ob0/Qint_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.865    -0.806    _ser_core/ob0/clk_out1
    SLICE_X63Y41         FDRE                                         r  _ser_core/ob0/Qint_reg/C
                         clock pessimism              0.236    -0.570    
                         clock uncertainty            0.253    -0.317    
    SLICE_X63Y41         FDRE (Hold_fdre_C_D)         0.091    -0.226    _ser_core/ob0/Qint_reg
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 _ser_core/ob4/Qint_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _ser_core/ob3/Qint_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.385%)  route 0.233ns (55.615%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.594    -0.570    _ser_core/ob4/clk_out1
    SLICE_X62Y41         FDRE                                         r  _ser_core/ob4/Qint_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  _ser_core/ob4/Qint_reg/Q
                         net (fo=2, routed)           0.233    -0.196    _ser_core/ob4/Qout_4
    SLICE_X62Y41         LUT3 (Prop_lut3_I2_O)        0.045    -0.151 r  _ser_core/ob4/Qint_i_1__1/O
                         net (fo=1, routed)           0.000    -0.151    _ser_core/ob3/mux1_0
    SLICE_X62Y41         FDRE                                         r  _ser_core/ob3/Qint_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.865    -0.806    _ser_core/ob3/clk_out1
    SLICE_X62Y41         FDRE                                         r  _ser_core/ob3/Qint_reg/C
                         clock pessimism              0.236    -0.570    
                         clock uncertainty            0.253    -0.317    
    SLICE_X62Y41         FDRE (Hold_fdre_C_D)         0.091    -0.226    _ser_core/ob3/Qint_reg
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 _audctl_reg/sel9bitPoly_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _poly_core/norsDelayed_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@8.333ns - clk_out1_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        0.473ns  (logic 0.212ns (44.839%)  route 0.261ns (55.161%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( 7.526 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.572ns = ( 7.761 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     8.577 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.017    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     6.655 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     7.144    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.170 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.592     7.761    _audctl_reg/clk_out1
    SLICE_X60Y39         FDRE                                         r  _audctl_reg/sel9bitPoly_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDRE (Prop_fdre_C_Q)         0.167     7.928 r  _audctl_reg/sel9bitPoly_reg/Q
                         net (fo=4, routed)           0.261     8.189    _poly_core/sel9bitPoly
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.045     8.234 r  _poly_core/norsDelayed[2]_i_1/O
                         net (fo=1, routed)           0.000     8.234    _poly_core/nors[2]
    SLICE_X60Y43         FDRE                                         r  _poly_core/norsDelayed_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     8.765 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.245    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     6.100 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     6.633    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.662 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.864     7.526    _poly_core/clk_out1
    SLICE_X60Y43         FDRE                                         r  _poly_core/norsDelayed_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.253     7.779    
                         clock uncertainty            0.253     8.032    
    SLICE_X60Y43         FDRE (Hold_fdre_C_D)         0.125     8.157    _poly_core/norsDelayed_reg[2]
  -------------------------------------------------------------------
                         required time                         -8.157    
                         arrival time                           8.234    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 _key_core/qb5/intQ_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _key_core/qb5/intQ_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.313%)  route 0.243ns (56.687%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.595    -0.569    _key_core/qb5/clk_out1
    SLICE_X63Y46         FDRE                                         r  _key_core/qb5/intQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  _key_core/qb5/intQ_reg/Q
                         net (fo=6, routed)           0.243    -0.184    _key_core/qb4/Q_5
    SLICE_X63Y46         LUT3 (Prop_lut3_I1_O)        0.045    -0.139 r  _key_core/qb4/intQ_i_1__10/O
                         net (fo=1, routed)           0.000    -0.139    _key_core/qb5/intQ_reg_0
    SLICE_X63Y46         FDRE                                         r  _key_core/qb5/intQ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.866    -0.805    _key_core/qb5/clk_out1
    SLICE_X63Y46         FDRE                                         r  _key_core/qb5/intQ_reg/C
                         clock pessimism              0.236    -0.569    
                         clock uncertainty            0.253    -0.316    
    SLICE_X63Y46         FDRE (Hold_fdre_C_D)         0.092    -0.224    _key_core/qb5/intQ_reg
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 _aud4/data_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _aud4/c2r/nQ_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@8.333ns - clk_out1_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        0.497ns  (logic 0.212ns (42.657%)  route 0.285ns (57.343%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns = ( 7.522 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.572ns = ( 7.761 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     8.577 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.017    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     6.655 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     7.144    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.170 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.592     7.761    _aud4/clk_out1
    SLICE_X64Y37         FDRE                                         r  _aud4/data_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDRE (Prop_fdre_C_Q)         0.167     7.928 f  _aud4/data_reg[7]/Q
                         net (fo=3, routed)           0.285     8.213    _aud4/c2r/Q[0]
    SLICE_X60Y37         LUT4 (Prop_lut4_I3_O)        0.045     8.258 r  _aud4/c2r/nQ_i_1__2/O
                         net (fo=1, routed)           0.000     8.258    _aud4/c2r/muxOut
    SLICE_X60Y37         FDRE                                         r  _aud4/c2r/nQ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     8.765 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.245    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     6.100 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     6.633    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.662 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.860     7.522    _aud4/c2r/clk_out1
    SLICE_X60Y37         FDRE                                         r  _aud4/c2r/nQ_reg/C  (IS_INVERTED)
                         clock pessimism              0.273     7.795    
                         clock uncertainty            0.253     8.048    
    SLICE_X60Y37         FDRE (Hold_fdre_C_D)         0.125     8.173    _aud4/c2r/nQ_reg
  -------------------------------------------------------------------
                         required time                         -8.173    
                         arrival time                           8.258    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 _ser_core/ib4/Q_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            _ser_core/ib3/Q_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.899%)  route 0.210ns (62.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.593    -0.571    _ser_core/ib4/clk_out1
    SLICE_X61Y42         FDSE                                         r  _ser_core/ib4/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y42         FDSE (Prop_fdse_C_Q)         0.128    -0.443 r  _ser_core/ib4/Q_reg/Q
                         net (fo=2, routed)           0.210    -0.233    _ser_core/ib3/Q_reg_2[0]
    SLICE_X61Y42         FDSE                                         r  _ser_core/ib3/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.863    -0.808    _ser_core/ib3/clk_out1
    SLICE_X61Y42         FDSE                                         r  _ser_core/ib3/Q_reg/C
                         clock pessimism              0.237    -0.571    
                         clock uncertainty            0.253    -0.318    
    SLICE_X61Y42         FDSE (Hold_fdse_C_D)        -0.007    -0.325    _ser_core/ib3/Q_reg
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.092    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.480ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.480ns  (required time - arrival time)
  Source:                 _key_core/c5/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _key_core/b1/intQ_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 fall@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.608ns  (logic 1.368ns (37.914%)  route 2.240ns (62.086%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 6.877 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.639    -0.854    _key_core/c5/clk_out1
    SLICE_X64Y47         FDRE                                         r  _key_core/c5/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.336 r  _key_core/c5/Q_reg/Q
                         net (fo=2, routed)           0.673     0.337    _key_core/qb4/D[1]
    SLICE_X64Y47         LUT4 (Prop_lut4_I3_O)        0.146     0.483 f  _key_core/qb4/D[7]_i_4/O
                         net (fo=3, routed)           0.983     1.466    _key_core/qb0/intQ_reg_1
    SLICE_X64Y44         LUT4 (Prop_lut4_I1_O)        0.356     1.822 r  _key_core/qb0/intQ_i_2__0/O
                         net (fo=2, routed)           0.584     2.406    _key_core/b0/intQ_reg_1
    SLICE_X62Y44         LUT6 (Prop_lut6_I0_O)        0.348     2.754 r  _key_core/b0/intQ_i_1__2/O
                         net (fo=1, routed)           0.000     2.754    _key_core/b1/or1
    SLICE_X62Y44         FDRE                                         r  _key_core/b1/intQ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.739 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.901    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.679 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.266    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.357 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.519     6.877    _key_core/b1/clk_out1
    SLICE_X62Y44         FDRE                                         r  _key_core/b1/intQ_reg/C  (IS_INVERTED)
                         clock pessimism              0.577     7.453    
                         clock uncertainty           -0.253     7.200    
    SLICE_X62Y44         FDRE (Setup_fdre_C_D)        0.034     7.234    _key_core/b1/intQ_reg
  -------------------------------------------------------------------
                         required time                          7.234    
                         arrival time                          -2.754    
  -------------------------------------------------------------------
                         slack                                  4.480    

Slack (MET) :             4.619ns  (required time - arrival time)
  Source:                 _key_core/c5/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _key_core/b0/intQ_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 fall@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 1.368ns (39.452%)  route 2.099ns (60.548%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 6.877 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.639    -0.854    _key_core/c5/clk_out1
    SLICE_X64Y47         FDRE                                         r  _key_core/c5/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.336 r  _key_core/c5/Q_reg/Q
                         net (fo=2, routed)           0.673     0.337    _key_core/qb4/D[1]
    SLICE_X64Y47         LUT4 (Prop_lut4_I3_O)        0.146     0.483 f  _key_core/qb4/D[7]_i_4/O
                         net (fo=3, routed)           0.983     1.466    _key_core/qb0/intQ_reg_1
    SLICE_X64Y44         LUT4 (Prop_lut4_I1_O)        0.356     1.822 r  _key_core/qb0/intQ_i_2__0/O
                         net (fo=2, routed)           0.443     2.266    _key_core/b0/intQ_reg_1
    SLICE_X62Y44         LUT6 (Prop_lut6_I1_O)        0.348     2.614 r  _key_core/b0/intQ_i_1__1/O
                         net (fo=1, routed)           0.000     2.614    _key_core/b0/or1_0
    SLICE_X62Y44         FDRE                                         r  _key_core/b0/intQ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.739 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.901    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.679 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.266    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.357 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.519     6.877    _key_core/b0/clk_out1
    SLICE_X62Y44         FDRE                                         r  _key_core/b0/intQ_reg/C  (IS_INVERTED)
                         clock pessimism              0.577     7.453    
                         clock uncertainty           -0.253     7.200    
    SLICE_X62Y44         FDRE (Setup_fdre_C_D)        0.032     7.232    _key_core/b0/intQ_reg
  -------------------------------------------------------------------
                         required time                          7.232    
                         arrival time                          -2.614    
  -------------------------------------------------------------------
                         slack                                  4.619    

Slack (MET) :             4.625ns  (required time - arrival time)
  Source:                 _io_core/writeEn2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _freq_control/t4_b0/nDout_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 fall@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.642ns (19.764%)  route 2.606ns (80.236%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 6.871 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.636    -0.857    _io_core/clk_out1
    SLICE_X64Y40         FDRE                                         r  _io_core/writeEn2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.339 f  _io_core/writeEn2_reg/Q
                         net (fo=17, routed)          1.888     1.549    _io_core/writeEn2
    SLICE_X57Y36         LUT6 (Prop_lut6_I1_O)        0.124     1.673 r  _io_core/nDout_i_1__0/O
                         net (fo=8, routed)           0.719     2.392    _freq_control/t4_b0/nDout_0
    SLICE_X60Y36         FDRE                                         r  _freq_control/t4_b0/nDout_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.739 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.901    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.679 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.266    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.357 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.513     6.871    _freq_control/t4_b0/clk_out1
    SLICE_X60Y36         FDRE                                         r  _freq_control/t4_b0/nDout_reg/C  (IS_INVERTED)
                         clock pessimism              0.563     7.433    
                         clock uncertainty           -0.253     7.180    
    SLICE_X60Y36         FDRE (Setup_fdre_C_CE)      -0.164     7.016    _freq_control/t4_b0/nDout_reg
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -2.392    
  -------------------------------------------------------------------
                         slack                                  4.625    

Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 _io_core/writeEn2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _freq_control/t4_b1/nDout_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 fall@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 0.642ns (20.348%)  route 2.513ns (79.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 6.806 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.636    -0.857    _io_core/clk_out1
    SLICE_X64Y40         FDRE                                         r  _io_core/writeEn2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.339 f  _io_core/writeEn2_reg/Q
                         net (fo=17, routed)          1.888     1.549    _io_core/writeEn2
    SLICE_X57Y36         LUT6 (Prop_lut6_I1_O)        0.124     1.673 r  _io_core/nDout_i_1__0/O
                         net (fo=8, routed)           0.626     2.298    _freq_control/t4_b1/nDout_0
    SLICE_X56Y36         FDRE                                         r  _freq_control/t4_b1/nDout_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.739 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.901    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.679 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.266    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.357 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.448     6.806    _freq_control/t4_b1/clk_out1
    SLICE_X56Y36         FDRE                                         r  _freq_control/t4_b1/nDout_reg/C  (IS_INVERTED)
                         clock pessimism              0.563     7.368    
                         clock uncertainty           -0.253     7.115    
    SLICE_X56Y36         FDRE (Setup_fdre_C_CE)      -0.164     6.951    _freq_control/t4_b1/nDout_reg
  -------------------------------------------------------------------
                         required time                          6.951    
                         arrival time                          -2.298    
  -------------------------------------------------------------------
                         slack                                  4.653    

Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 _io_core/writeEn2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _freq_control/t4_b2/nDout_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 fall@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 0.642ns (20.348%)  route 2.513ns (79.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 6.806 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.636    -0.857    _io_core/clk_out1
    SLICE_X64Y40         FDRE                                         r  _io_core/writeEn2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.339 f  _io_core/writeEn2_reg/Q
                         net (fo=17, routed)          1.888     1.549    _io_core/writeEn2
    SLICE_X57Y36         LUT6 (Prop_lut6_I1_O)        0.124     1.673 r  _io_core/nDout_i_1__0/O
                         net (fo=8, routed)           0.626     2.298    _freq_control/t4_b2/nDout_0
    SLICE_X56Y36         FDRE                                         r  _freq_control/t4_b2/nDout_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.739 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.901    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.679 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.266    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.357 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.448     6.806    _freq_control/t4_b2/clk_out1
    SLICE_X56Y36         FDRE                                         r  _freq_control/t4_b2/nDout_reg/C  (IS_INVERTED)
                         clock pessimism              0.563     7.368    
                         clock uncertainty           -0.253     7.115    
    SLICE_X56Y36         FDRE (Setup_fdre_C_CE)      -0.164     6.951    _freq_control/t4_b2/nDout_reg
  -------------------------------------------------------------------
                         required time                          6.951    
                         arrival time                          -2.298    
  -------------------------------------------------------------------
                         slack                                  4.653    

Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 _io_core/writeEn2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _freq_control/t4_b3/nDout_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 fall@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 0.642ns (20.348%)  route 2.513ns (79.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 6.806 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.636    -0.857    _io_core/clk_out1
    SLICE_X64Y40         FDRE                                         r  _io_core/writeEn2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.339 f  _io_core/writeEn2_reg/Q
                         net (fo=17, routed)          1.888     1.549    _io_core/writeEn2
    SLICE_X57Y36         LUT6 (Prop_lut6_I1_O)        0.124     1.673 r  _io_core/nDout_i_1__0/O
                         net (fo=8, routed)           0.626     2.298    _freq_control/t4_b3/nDout_0
    SLICE_X56Y36         FDRE                                         r  _freq_control/t4_b3/nDout_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.739 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.901    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.679 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.266    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.357 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.448     6.806    _freq_control/t4_b3/clk_out1
    SLICE_X56Y36         FDRE                                         r  _freq_control/t4_b3/nDout_reg/C  (IS_INVERTED)
                         clock pessimism              0.563     7.368    
                         clock uncertainty           -0.253     7.115    
    SLICE_X56Y36         FDRE (Setup_fdre_C_CE)      -0.164     6.951    _freq_control/t4_b3/nDout_reg
  -------------------------------------------------------------------
                         required time                          6.951    
                         arrival time                          -2.298    
  -------------------------------------------------------------------
                         slack                                  4.653    

Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 _io_core/writeEn2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _freq_control/t4_b4/nDout_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 fall@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 0.642ns (20.348%)  route 2.513ns (79.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 6.806 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.636    -0.857    _io_core/clk_out1
    SLICE_X64Y40         FDRE                                         r  _io_core/writeEn2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.339 f  _io_core/writeEn2_reg/Q
                         net (fo=17, routed)          1.888     1.549    _io_core/writeEn2
    SLICE_X57Y36         LUT6 (Prop_lut6_I1_O)        0.124     1.673 r  _io_core/nDout_i_1__0/O
                         net (fo=8, routed)           0.626     2.298    _freq_control/t4_b4/nDout_0
    SLICE_X56Y36         FDRE                                         r  _freq_control/t4_b4/nDout_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.739 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.901    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.679 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.266    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.357 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.448     6.806    _freq_control/t4_b4/clk_out1
    SLICE_X56Y36         FDRE                                         r  _freq_control/t4_b4/nDout_reg/C  (IS_INVERTED)
                         clock pessimism              0.563     7.368    
                         clock uncertainty           -0.253     7.115    
    SLICE_X56Y36         FDRE (Setup_fdre_C_CE)      -0.164     6.951    _freq_control/t4_b4/nDout_reg
  -------------------------------------------------------------------
                         required time                          6.951    
                         arrival time                          -2.298    
  -------------------------------------------------------------------
                         slack                                  4.653    

Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 _io_core/writeEn2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _freq_control/t4_b5/nDout_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 fall@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 0.642ns (20.348%)  route 2.513ns (79.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 6.806 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.636    -0.857    _io_core/clk_out1
    SLICE_X64Y40         FDRE                                         r  _io_core/writeEn2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.339 f  _io_core/writeEn2_reg/Q
                         net (fo=17, routed)          1.888     1.549    _io_core/writeEn2
    SLICE_X57Y36         LUT6 (Prop_lut6_I1_O)        0.124     1.673 r  _io_core/nDout_i_1__0/O
                         net (fo=8, routed)           0.626     2.298    _freq_control/t4_b5/nDout_0
    SLICE_X56Y36         FDRE                                         r  _freq_control/t4_b5/nDout_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.739 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.901    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.679 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.266    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.357 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.448     6.806    _freq_control/t4_b5/clk_out1
    SLICE_X56Y36         FDRE                                         r  _freq_control/t4_b5/nDout_reg/C  (IS_INVERTED)
                         clock pessimism              0.563     7.368    
                         clock uncertainty           -0.253     7.115    
    SLICE_X56Y36         FDRE (Setup_fdre_C_CE)      -0.164     6.951    _freq_control/t4_b5/nDout_reg
  -------------------------------------------------------------------
                         required time                          6.951    
                         arrival time                          -2.298    
  -------------------------------------------------------------------
                         slack                                  4.653    

Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 _io_core/writeEn2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _freq_control/t4_b6/nDout_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 fall@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 0.642ns (20.348%)  route 2.513ns (79.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 6.806 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.636    -0.857    _io_core/clk_out1
    SLICE_X64Y40         FDRE                                         r  _io_core/writeEn2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.339 f  _io_core/writeEn2_reg/Q
                         net (fo=17, routed)          1.888     1.549    _io_core/writeEn2
    SLICE_X57Y36         LUT6 (Prop_lut6_I1_O)        0.124     1.673 r  _io_core/nDout_i_1__0/O
                         net (fo=8, routed)           0.626     2.298    _freq_control/t4_b6/nDout_0
    SLICE_X56Y36         FDRE                                         r  _freq_control/t4_b6/nDout_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.739 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.901    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.679 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.266    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.357 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.448     6.806    _freq_control/t4_b6/clk_out1
    SLICE_X56Y36         FDRE                                         r  _freq_control/t4_b6/nDout_reg/C  (IS_INVERTED)
                         clock pessimism              0.563     7.368    
                         clock uncertainty           -0.253     7.115    
    SLICE_X56Y36         FDRE (Setup_fdre_C_CE)      -0.164     6.951    _freq_control/t4_b6/nDout_reg
  -------------------------------------------------------------------
                         required time                          6.951    
                         arrival time                          -2.298    
  -------------------------------------------------------------------
                         slack                                  4.653    

Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 _io_core/writeEn2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _freq_control/t4_b7/nDout_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 fall@8.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 0.642ns (20.348%)  route 2.513ns (79.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 6.806 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.636    -0.857    _io_core/clk_out1
    SLICE_X64Y40         FDRE                                         r  _io_core/writeEn2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.339 f  _io_core/writeEn2_reg/Q
                         net (fo=17, routed)          1.888     1.549    _io_core/writeEn2
    SLICE_X57Y36         LUT6 (Prop_lut6_I1_O)        0.124     1.673 r  _io_core/nDout_i_1__0/O
                         net (fo=8, routed)           0.626     2.298    _freq_control/t4_b7/nDout_0
    SLICE_X56Y36         FDRE                                         r  _freq_control/t4_b7/nDout_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.739 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.901    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.679 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.266    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.357 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         1.448     6.806    _freq_control/t4_b7/clk_out1
    SLICE_X56Y36         FDRE                                         r  _freq_control/t4_b7/nDout_reg/C  (IS_INVERTED)
                         clock pessimism              0.563     7.368    
                         clock uncertainty           -0.253     7.115    
    SLICE_X56Y36         FDRE (Setup_fdre_C_CE)      -0.164     6.951    _freq_control/t4_b7/nDout_reg
  -------------------------------------------------------------------
                         required time                          6.951    
                         arrival time                          -2.298    
  -------------------------------------------------------------------
                         slack                                  4.653    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 _ser_core/ib6/Q_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _ser_core/ib5/Q_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.080%)  route 0.184ns (58.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.593    -0.571    _ser_core/ib6/clk_out1
    SLICE_X61Y42         FDSE                                         r  _ser_core/ib6/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y42         FDSE (Prop_fdse_C_Q)         0.128    -0.443 r  _ser_core/ib6/Q_reg/Q
                         net (fo=2, routed)           0.184    -0.259    _ser_core/ib5/Q_reg_2[0]
    SLICE_X61Y42         FDSE                                         r  _ser_core/ib5/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.863    -0.808    _ser_core/ib5/clk_out1
    SLICE_X61Y42         FDSE                                         r  _ser_core/ib5/Q_reg/C
                         clock pessimism              0.237    -0.571    
                         clock uncertainty            0.253    -0.318    
    SLICE_X61Y42         FDSE (Hold_fdse_C_D)         0.018    -0.300    _ser_core/ib5/Q_reg
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 _aud2/poly4Out_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _aud3/poly4Out_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@8.333ns - clk_out1_clk_wiz_0_1 fall@8.333ns)
  Data Path Delay:        0.327ns  (logic 0.133ns (40.662%)  route 0.194ns (59.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns = ( 7.524 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.572ns = ( 7.761 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     8.577 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.017    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     6.655 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     7.144    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.170 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.592     7.761    _aud2/clk_out1
    SLICE_X63Y37         FDRE                                         r  _aud2/poly4Out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y37         FDRE (Prop_fdre_C_Q)         0.133     7.894 r  _aud2/poly4Out_reg/Q
                         net (fo=2, routed)           0.194     8.088    _aud3/poly4_1
    SLICE_X63Y37         FDRE                                         r  _aud3/poly4Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     8.765 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.245    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     6.100 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     6.634    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.663 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.862     7.524    _aud3/clk_out1
    SLICE_X63Y37         FDRE                                         r  _aud3/poly4Out_reg/C  (IS_INVERTED)
                         clock pessimism              0.237     7.761    
                         clock uncertainty            0.253     8.015    
    SLICE_X63Y37         FDRE (Hold_fdre_C_D)         0.025     8.040    _aud3/poly4Out_reg
  -------------------------------------------------------------------
                         required time                         -8.040    
                         arrival time                           8.088    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 _clock_gen_core/lfsr64k_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _clock_gen_core/d64k_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@8.333ns - clk_out1_clk_wiz_0_1 fall@8.333ns)
  Data Path Delay:        0.435ns  (logic 0.249ns (57.289%)  route 0.186ns (42.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns = ( 7.525 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.571ns = ( 7.762 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     8.577 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.017    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     6.655 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     7.144    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.170 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.593     7.762    _clock_gen_core/clk_out1
    SLICE_X60Y40         FDRE                                         r  _clock_gen_core/lfsr64k_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y40         FDRE (Prop_fdre_C_Q)         0.151     7.913 f  _clock_gen_core/lfsr64k_reg[4]/Q
                         net (fo=2, routed)           0.186     8.099    _clock_gen_core/p_4_in
    SLICE_X60Y40         LUT5 (Prop_lut5_I4_O)        0.098     8.197 r  _clock_gen_core/d64k_i_1/O
                         net (fo=1, routed)           0.000     8.197    _clock_gen_core/nor64k
    SLICE_X60Y40         FDRE                                         r  _clock_gen_core/d64k_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     8.765 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.245    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     6.100 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     6.634    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.663 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.863     7.525    _clock_gen_core/clk_out1
    SLICE_X60Y40         FDRE                                         r  _clock_gen_core/d64k_reg/C  (IS_INVERTED)
                         clock pessimism              0.237     7.762    
                         clock uncertainty            0.253     8.016    
    SLICE_X60Y40         FDRE (Hold_fdre_C_D)         0.124     8.140    _clock_gen_core/d64k_reg
  -------------------------------------------------------------------
                         required time                         -8.140    
                         arrival time                           8.197    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 _pot_core/b3/Qout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _pot_core/b3/Qout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.567    -0.597    _pot_core/b3/clk_out1
    SLICE_X54Y47         FDRE                                         r  _pot_core/b3/Qout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  _pot_core/b3/Qout_reg/Q
                         net (fo=4, routed)           0.233    -0.200    _pot_core/b0/Qout_2
    SLICE_X54Y47         LUT6 (Prop_lut6_I5_O)        0.045    -0.155 r  _pot_core/b0/Qout_i_1/O
                         net (fo=1, routed)           0.000    -0.155    _pot_core/b3/Qout_reg_3
    SLICE_X54Y47         FDRE                                         r  _pot_core/b3/Qout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.838    -0.833    _pot_core/b3/clk_out1
    SLICE_X54Y47         FDRE                                         r  _pot_core/b3/Qout_reg/C
                         clock pessimism              0.236    -0.597    
                         clock uncertainty            0.253    -0.344    
    SLICE_X54Y47         FDRE (Hold_fdre_C_D)         0.121    -0.223    _pot_core/b3/Qout_reg
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 _ser_core/ob1/Qint_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _ser_core/ob0/Qint_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.689%)  route 0.230ns (55.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.594    -0.570    _ser_core/ob1/clk_out1
    SLICE_X63Y41         FDRE                                         r  _ser_core/ob1/Qint_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  _ser_core/ob1/Qint_reg/Q
                         net (fo=2, routed)           0.230    -0.199    _ser_core/ob1/Qout_1
    SLICE_X63Y41         LUT3 (Prop_lut3_I2_O)        0.045    -0.154 r  _ser_core/ob1/Qint_i_2/O
                         net (fo=1, routed)           0.000    -0.154    _ser_core/ob0/mux1
    SLICE_X63Y41         FDRE                                         r  _ser_core/ob0/Qint_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.865    -0.806    _ser_core/ob0/clk_out1
    SLICE_X63Y41         FDRE                                         r  _ser_core/ob0/Qint_reg/C
                         clock pessimism              0.236    -0.570    
                         clock uncertainty            0.253    -0.317    
    SLICE_X63Y41         FDRE (Hold_fdre_C_D)         0.091    -0.226    _ser_core/ob0/Qint_reg
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 _ser_core/ob4/Qint_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _ser_core/ob3/Qint_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.385%)  route 0.233ns (55.615%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.594    -0.570    _ser_core/ob4/clk_out1
    SLICE_X62Y41         FDRE                                         r  _ser_core/ob4/Qint_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  _ser_core/ob4/Qint_reg/Q
                         net (fo=2, routed)           0.233    -0.196    _ser_core/ob4/Qout_4
    SLICE_X62Y41         LUT3 (Prop_lut3_I2_O)        0.045    -0.151 r  _ser_core/ob4/Qint_i_1__1/O
                         net (fo=1, routed)           0.000    -0.151    _ser_core/ob3/mux1_0
    SLICE_X62Y41         FDRE                                         r  _ser_core/ob3/Qint_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.865    -0.806    _ser_core/ob3/clk_out1
    SLICE_X62Y41         FDRE                                         r  _ser_core/ob3/Qint_reg/C
                         clock pessimism              0.236    -0.570    
                         clock uncertainty            0.253    -0.317    
    SLICE_X62Y41         FDRE (Hold_fdre_C_D)         0.091    -0.226    _ser_core/ob3/Qint_reg
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 _audctl_reg/sel9bitPoly_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _poly_core/norsDelayed_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@8.333ns - clk_out1_clk_wiz_0_1 fall@8.333ns)
  Data Path Delay:        0.473ns  (logic 0.212ns (44.839%)  route 0.261ns (55.161%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( 7.526 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.572ns = ( 7.761 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     8.577 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.017    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     6.655 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     7.144    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.170 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.592     7.761    _audctl_reg/clk_out1
    SLICE_X60Y39         FDRE                                         r  _audctl_reg/sel9bitPoly_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDRE (Prop_fdre_C_Q)         0.167     7.928 r  _audctl_reg/sel9bitPoly_reg/Q
                         net (fo=4, routed)           0.261     8.189    _poly_core/sel9bitPoly
    SLICE_X60Y43         LUT3 (Prop_lut3_I0_O)        0.045     8.234 r  _poly_core/norsDelayed[2]_i_1/O
                         net (fo=1, routed)           0.000     8.234    _poly_core/nors[2]
    SLICE_X60Y43         FDRE                                         r  _poly_core/norsDelayed_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     8.765 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.245    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     6.100 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     6.634    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.663 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.864     7.526    _poly_core/clk_out1
    SLICE_X60Y43         FDRE                                         r  _poly_core/norsDelayed_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.253     7.779    
                         clock uncertainty            0.253     8.033    
    SLICE_X60Y43         FDRE (Hold_fdre_C_D)         0.125     8.158    _poly_core/norsDelayed_reg[2]
  -------------------------------------------------------------------
                         required time                         -8.158    
                         arrival time                           8.234    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 _key_core/qb5/intQ_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _key_core/qb5/intQ_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.313%)  route 0.243ns (56.687%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.595    -0.569    _key_core/qb5/clk_out1
    SLICE_X63Y46         FDRE                                         r  _key_core/qb5/intQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  _key_core/qb5/intQ_reg/Q
                         net (fo=6, routed)           0.243    -0.184    _key_core/qb4/Q_5
    SLICE_X63Y46         LUT3 (Prop_lut3_I1_O)        0.045    -0.139 r  _key_core/qb4/intQ_i_1__10/O
                         net (fo=1, routed)           0.000    -0.139    _key_core/qb5/intQ_reg_0
    SLICE_X63Y46         FDRE                                         r  _key_core/qb5/intQ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.866    -0.805    _key_core/qb5/clk_out1
    SLICE_X63Y46         FDRE                                         r  _key_core/qb5/intQ_reg/C
                         clock pessimism              0.236    -0.569    
                         clock uncertainty            0.253    -0.316    
    SLICE_X63Y46         FDRE (Hold_fdre_C_D)         0.092    -0.224    _key_core/qb5/intQ_reg
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 _aud4/data_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _aud4/c2r/nQ_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@8.333ns - clk_out1_clk_wiz_0_1 fall@8.333ns)
  Data Path Delay:        0.497ns  (logic 0.212ns (42.657%)  route 0.285ns (57.343%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns = ( 7.522 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.572ns = ( 7.761 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     8.577 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.017    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     6.655 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     7.144    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.170 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.592     7.761    _aud4/clk_out1
    SLICE_X64Y37         FDRE                                         r  _aud4/data_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDRE (Prop_fdre_C_Q)         0.167     7.928 f  _aud4/data_reg[7]/Q
                         net (fo=3, routed)           0.285     8.213    _aud4/c2r/Q[0]
    SLICE_X60Y37         LUT4 (Prop_lut4_I3_O)        0.045     8.258 r  _aud4/c2r/nQ_i_1__2/O
                         net (fo=1, routed)           0.000     8.258    _aud4/c2r/muxOut
    SLICE_X60Y37         FDRE                                         r  _aud4/c2r/nQ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     8.765 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.245    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     6.100 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     6.634    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.663 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.860     7.522    _aud4/c2r/clk_out1
    SLICE_X60Y37         FDRE                                         r  _aud4/c2r/nQ_reg/C  (IS_INVERTED)
                         clock pessimism              0.273     7.795    
                         clock uncertainty            0.253     8.049    
    SLICE_X60Y37         FDRE (Hold_fdre_C_D)         0.125     8.174    _aud4/c2r/nQ_reg
  -------------------------------------------------------------------
                         required time                         -8.174    
                         arrival time                           8.258    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 _clock_gen_core/lfsr15k_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.666ns})
  Destination:            _clock_gen_core/lfsr15k0_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@8.333ns - clk_out1_clk_wiz_0_1 fall@8.333ns)
  Data Path Delay:        0.469ns  (logic 0.250ns (53.335%)  route 0.219ns (46.665%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns = ( 7.527 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.570ns = ( 7.763 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.253ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.501ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     8.577 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.017    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     6.655 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     7.144    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.170 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.594     7.763    _clock_gen_core/clk_out1
    SLICE_X64Y42         FDRE                                         r  _clock_gen_core/lfsr15k_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDRE (Prop_fdre_C_Q)         0.151     7.914 r  _clock_gen_core/lfsr15k_reg[6]/Q
                         net (fo=2, routed)           0.219     8.133    _clock_gen_core/p_0_in
    SLICE_X64Y42         LUT6 (Prop_lut6_I1_O)        0.099     8.232 r  _clock_gen_core/lfsr15k0_i_1/O
                         net (fo=1, routed)           0.000     8.232    _clock_gen_core/lfsr15k0_i_1_n_0
    SLICE_X64Y42         FDRE                                         r  _clock_gen_core/lfsr15k0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    L17                                               0.000     8.333 f  sysclk (IN)
                         net (fo=0)                   0.000     8.333    clk_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     8.765 f  clk_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.245    clk_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     6.100 f  clk_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     6.634    clk_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.663 f  clk_0/inst/clkout1_buf/O
                         net (fo=568, routed)         0.865     7.527    _clock_gen_core/clk_out1
    SLICE_X64Y42         FDRE                                         r  _clock_gen_core/lfsr15k0_reg/C  (IS_INVERTED)
                         clock pessimism              0.236     7.763    
                         clock uncertainty            0.253     8.017    
    SLICE_X64Y42         FDRE (Hold_fdre_C_D)         0.124     8.141    _clock_gen_core/lfsr15k0_reg
  -------------------------------------------------------------------
                         required time                         -8.141    
                         arrival time                           8.232    
  -------------------------------------------------------------------
                         slack                                  0.091    





