// Seed: 1833901816
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout reg id_4;
  inout wire id_3;
  inout logic [7:0] id_2;
  output supply1 id_1;
  always @(*)
    if (1)
      if (-1) begin : LABEL_0
        id_4 = #id_8 id_3;
      end
  logic id_9;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_3,
      id_3,
      id_7,
      id_9,
      id_6
  );
  logic id_10;
  ;
  assign id_1 = -1;
  assign id_2 = id_4;
  assign id_2[-1'h0] = id_4;
  assign id_3 = id_4;
  assign id_4 = id_7;
endmodule
