0.6
2017.2
Jun 15 2017
18:52:51
D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/impl/timing/if_tb_time_impl.v,1551824190,verilog,,,,adder;glbl;instruction_fetch;mux2;program_counter,,,,,,,,
D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sim_1/new/if_tb.vhd,1551640888,vhdl,,,,if_tb,,,,,,,,
