(pcb "/home/ruud/ntfs/Personal/Projects/Active/TTL-Computer/Circuits/KiCad/Program-Counter/Program-Counter_unrouted.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "5.0.2+dfsg1-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  105075 -100075  24925 -100075  24925 -14925  105075 -14925
            105075 -100075)
    )
    (plane GND (polygon B.Cu 0  25000 -15000  105000 -15000  105000 -100000  25000 -100000
            25000 -15000))
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component "Package_DIP:DIP-16_W7.62mm"
      (place U4 62865 -46990 front 0 (PN 74LS191))
      (place U2 45720 -46990 front 0 (PN 74LS191))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x16_P2.54mm_Vertical
      (place J2 78740 -49530 front 0 (PN MAR_BUS_OUT))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x17_P2.54mm_Vertical
      (place J1 33655 -46990 front 0 (PN Conn_01x17_Male))
    )
    (component "Display:HDSP-4830"
      (place BAR2 71755 -34925 front 90 (PN "HDSP-4830_2"))
    )
    (component "Display:HDSP-4830::1"
      (place BAR1 45720 -34925 front 90 (PN "HDSP-4830_2"))
    )
    (component "Package_DIP:DIP-14_W7.62mm"
      (place U1 33655 -25400 front 0 (PN 7402))
    )
    (component "Package_DIP:DIP-16_W7.62mm::1"
      (place U5 62865 -73025 front 0 (PN 74LS191))
      (place U3 45720 -73025 front 0 (PN 74LS191))
    )
    (component "Package_DIP:DIP-20_W7.62mm"
      (place U7 85090 -67945 front 0 (PN 74LS245))
    )
    (component "Package_DIP:DIP-20_W7.62mm::1"
      (place U6 85090 -39370 front 0 (PN 74LS245))
    )
    (component Resistor_THT:R_Array_SIP9
      (place RN2 69215 -23495 front 0 (PN 470))
    )
    (component Resistor_THT:R_Array_SIP9::1
      (place RN1 45720 -23495 front 0 (PN 470))
    )
  )
  (library
    (image "Package_DIP:DIP-16_W7.62mm"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 50  -1100 1550  -1100 -19300))
      (outline (path signal 50  -1100 -19300  8700 -19300))
      (outline (path signal 50  8700 -19300  8700 1550))
      (outline (path signal 50  8700 1550  -1100 1550))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x16_P2.54mm_Vertical
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -39900  1800 1800))
      (outline (path signal 50  -1800 -39900  1800 -39900))
      (outline (path signal 50  -1800 1800  -1800 -39900))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -39430))
      (outline (path signal 120  -1330 -1270  -1330 -39430))
      (outline (path signal 120  -1330 -39430  1330 -39430))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -39370  -1270 635))
      (outline (path signal 100  1270 -39370  -1270 -39370))
      (outline (path signal 100  1270 1270  1270 -39370))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Oval[A]Pad_1700x1700_um 16 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 15 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 14 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 13 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 12 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 11 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 10 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 9 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x17_P2.54mm_Vertical
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -41910))
      (outline (path signal 100  1270 -41910  -1270 -41910))
      (outline (path signal 100  -1270 -41910  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -41970  1330 -41970))
      (outline (path signal 120  -1330 -1270  -1330 -41970))
      (outline (path signal 120  1330 -1270  1330 -41970))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -42450))
      (outline (path signal 50  -1800 -42450  1800 -42450))
      (outline (path signal 50  1800 -42450  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 9 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 10 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 11 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 12 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 13 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 14 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 15 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 16 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 17 0 -40640)
    )
    (image "Display:HDSP-4830"
      (outline (path signal 120  9030 1410  9030 -24270))
      (outline (path signal 120  -1410 1410  9030 1410))
      (outline (path signal 120  -1410 -24270  -1410 1410))
      (outline (path signal 120  9030 -24270  -1410 -24270))
      (outline (path signal 100  0 1270  8890 1270))
      (outline (path signal 100  -1270 0  -1270 -24130))
      (outline (path signal 100  -1270 -24130  8890 -24130))
      (outline (path signal 100  8890 1270  8890 -24130))
      (outline (path signal 50  -1520 1520  9140 1520))
      (outline (path signal 50  -1520 1520  -1520 -24380))
      (outline (path signal 50  9140 -24380  9140 1520))
      (outline (path signal 50  -1520 -24380  9140 -24380))
      (outline (path signal 100  0 1270  -1270 0))
      (outline (path signal 120  -1700 1700  -1700 0))
      (outline (path signal 120  0 1700  -1700 1700))
      (pin Round[A]Pad_2032_um (rotate 270) 20 7620 0)
      (pin Round[A]Pad_2032_um (rotate 270) 19 7620 -2540)
      (pin Round[A]Pad_2032_um (rotate 270) 18 7620 -5080)
      (pin Round[A]Pad_2032_um (rotate 270) 17 7620 -7620)
      (pin Round[A]Pad_2032_um (rotate 270) 9 0 -20320)
      (pin Round[A]Pad_2032_um (rotate 270) 10 0 -22860)
      (pin Round[A]Pad_2032_um (rotate 270) 11 7620 -22860)
      (pin Round[A]Pad_2032_um (rotate 270) 12 7620 -20320)
      (pin Round[A]Pad_2032_um (rotate 270) 8 0 -17780)
      (pin Round[A]Pad_2032_um (rotate 270) 7 0 -15240)
      (pin Round[A]Pad_2032_um (rotate 270) 6 0 -12700)
      (pin Round[A]Pad_2032_um (rotate 270) 5 0 -10160)
      (pin Round[A]Pad_2032_um (rotate 270) 16 7620 -10160)
      (pin Round[A]Pad_2032_um (rotate 270) 15 7620 -12700)
      (pin Round[A]Pad_2032_um (rotate 270) 14 7620 -15240)
      (pin Round[A]Pad_2032_um (rotate 270) 13 7620 -17780)
      (pin Round[A]Pad_2032_um (rotate 270) 4 0 -7620)
      (pin Round[A]Pad_2032_um (rotate 270) 3 0 -5080)
      (pin Round[A]Pad_2032_um (rotate 270) 2 0 -2540)
      (pin Rect[A]Pad_2032x2032_um (rotate 270) 1 0 0)
    )
    (image "Display:HDSP-4830::1"
      (outline (path signal 120  0 1700  -1700 1700))
      (outline (path signal 120  -1700 1700  -1700 0))
      (outline (path signal 100  0 1270  -1270 0))
      (outline (path signal 50  -1520 -24380  9140 -24380))
      (outline (path signal 50  9140 -24380  9140 1520))
      (outline (path signal 50  -1520 1520  -1520 -24380))
      (outline (path signal 50  -1520 1520  9140 1520))
      (outline (path signal 100  8890 1270  8890 -24130))
      (outline (path signal 100  -1270 -24130  8890 -24130))
      (outline (path signal 100  -1270 0  -1270 -24130))
      (outline (path signal 100  0 1270  8890 1270))
      (outline (path signal 120  9030 -24270  -1410 -24270))
      (outline (path signal 120  -1410 -24270  -1410 1410))
      (outline (path signal 120  -1410 1410  9030 1410))
      (outline (path signal 120  9030 1410  9030 -24270))
      (pin Rect[A]Pad_2032x2032_um (rotate 270) 1 0 0)
      (pin Round[A]Pad_2032_um (rotate 270) 2 0 -2540)
      (pin Round[A]Pad_2032_um (rotate 270) 3 0 -5080)
      (pin Round[A]Pad_2032_um (rotate 270) 4 0 -7620)
      (pin Round[A]Pad_2032_um (rotate 270) 13 7620 -17780)
      (pin Round[A]Pad_2032_um (rotate 270) 14 7620 -15240)
      (pin Round[A]Pad_2032_um (rotate 270) 15 7620 -12700)
      (pin Round[A]Pad_2032_um (rotate 270) 16 7620 -10160)
      (pin Round[A]Pad_2032_um (rotate 270) 5 0 -10160)
      (pin Round[A]Pad_2032_um (rotate 270) 6 0 -12700)
      (pin Round[A]Pad_2032_um (rotate 270) 7 0 -15240)
      (pin Round[A]Pad_2032_um (rotate 270) 8 0 -17780)
      (pin Round[A]Pad_2032_um (rotate 270) 12 7620 -20320)
      (pin Round[A]Pad_2032_um (rotate 270) 11 7620 -22860)
      (pin Round[A]Pad_2032_um (rotate 270) 10 0 -22860)
      (pin Round[A]Pad_2032_um (rotate 270) 9 0 -20320)
      (pin Round[A]Pad_2032_um (rotate 270) 17 7620 -7620)
      (pin Round[A]Pad_2032_um (rotate 270) 18 7620 -5080)
      (pin Round[A]Pad_2032_um (rotate 270) 19 7620 -2540)
      (pin Round[A]Pad_2032_um (rotate 270) 20 7620 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 50  -1100 1550  -1100 -16800))
      (outline (path signal 50  -1100 -16800  8700 -16800))
      (outline (path signal 50  8700 -16800  8700 1550))
      (outline (path signal 50  8700 1550  -1100 1550))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm::1"
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  8700 -19300  8700 1550))
      (outline (path signal 50  -1100 -19300  8700 -19300))
      (outline (path signal 50  -1100 1550  -1100 -19300))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm"
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  8700 -24400  8700 1550))
      (outline (path signal 50  -1100 -24400  8700 -24400))
      (outline (path signal 50  -1100 1550  -1100 -24400))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm::1"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 50  -1100 1550  -1100 -24400))
      (outline (path signal 50  -1100 -24400  8700 -24400))
      (outline (path signal 50  8700 -24400  8700 1550))
      (outline (path signal 50  8700 1550  -1100 1550))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
    )
    (image Resistor_THT:R_Array_SIP9
      (outline (path signal 50  22050 1650  -1700 1650))
      (outline (path signal 50  22050 -1650  22050 1650))
      (outline (path signal 50  -1700 -1650  22050 -1650))
      (outline (path signal 50  -1700 1650  -1700 -1650))
      (outline (path signal 120  1270 1400  1270 -1400))
      (outline (path signal 120  21760 1400  -1440 1400))
      (outline (path signal 120  21760 -1400  21760 1400))
      (outline (path signal 120  -1440 -1400  21760 -1400))
      (outline (path signal 120  -1440 1400  -1440 -1400))
      (outline (path signal 100  1270 1250  1270 -1250))
      (outline (path signal 100  21610 1250  -1290 1250))
      (outline (path signal 100  21610 -1250  21610 1250))
      (outline (path signal 100  -1290 -1250  21610 -1250))
      (outline (path signal 100  -1290 1250  -1290 -1250))
      (pin Oval[A]Pad_1600x1600_um 9 20320 0)
      (pin Oval[A]Pad_1600x1600_um 8 17780 0)
      (pin Oval[A]Pad_1600x1600_um 7 15240 0)
      (pin Oval[A]Pad_1600x1600_um 6 12700 0)
      (pin Oval[A]Pad_1600x1600_um 5 10160 0)
      (pin Oval[A]Pad_1600x1600_um 4 7620 0)
      (pin Oval[A]Pad_1600x1600_um 3 5080 0)
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Resistor_THT:R_Array_SIP9::1
      (outline (path signal 100  -1290 1250  -1290 -1250))
      (outline (path signal 100  -1290 -1250  21610 -1250))
      (outline (path signal 100  21610 -1250  21610 1250))
      (outline (path signal 100  21610 1250  -1290 1250))
      (outline (path signal 100  1270 1250  1270 -1250))
      (outline (path signal 120  -1440 1400  -1440 -1400))
      (outline (path signal 120  -1440 -1400  21760 -1400))
      (outline (path signal 120  21760 -1400  21760 1400))
      (outline (path signal 120  21760 1400  -1440 1400))
      (outline (path signal 120  1270 1400  1270 -1400))
      (outline (path signal 50  -1700 1650  -1700 -1650))
      (outline (path signal 50  -1700 -1650  22050 -1650))
      (outline (path signal 50  22050 -1650  22050 1650))
      (outline (path signal 50  22050 1650  -1700 1650))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
      (pin Oval[A]Pad_1600x1600_um 3 5080 0)
      (pin Oval[A]Pad_1600x1600_um 4 7620 0)
      (pin Oval[A]Pad_1600x1600_um 5 10160 0)
      (pin Oval[A]Pad_1600x1600_um 6 12700 0)
      (pin Oval[A]Pad_1600x1600_um 7 15240 0)
      (pin Oval[A]Pad_1600x1600_um 8 17780 0)
      (pin Oval[A]Pad_1600x1600_um 9 20320 0)
    )
    (padstack Round[A]Pad_2032_um
      (shape (circle F.Cu 2032))
      (shape (circle B.Cu 2032))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_2032x2032_um
      (shape (rect F.Cu -1016 -1016 1016 1016))
      (shape (rect B.Cu -1016 -1016 1016 1016))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net GND
      (pins U4-8 J1-1 U1-7 U5-8 U3-8 U2-8 U7-10 U6-10 RN2-1 RN1-1)
    )
    (net "Net-(BAR1-Pad18)"
      (pins BAR1-18 RN1-2)
    )
    (net "Net-(BAR1-Pad17)"
      (pins BAR1-17 RN1-3)
    )
    (net "Net-(BAR1-Pad16)"
      (pins BAR1-16 RN1-4)
    )
    (net "Net-(BAR1-Pad15)"
      (pins BAR1-15 RN1-5)
    )
    (net "Net-(BAR1-Pad14)"
      (pins BAR1-14 RN1-6)
    )
    (net "Net-(BAR1-Pad13)"
      (pins BAR1-13 RN1-7)
    )
    (net "Net-(BAR1-Pad12)"
      (pins BAR1-12 RN1-8)
    )
    (net "Net-(BAR1-Pad11)"
      (pins BAR1-11 RN1-9)
    )
    (net "Net-(BAR2-Pad13)"
      (pins BAR2-13 RN2-9)
    )
    (net "Net-(BAR2-Pad14)"
      (pins BAR2-14 RN2-8)
    )
    (net "Net-(BAR2-Pad15)"
      (pins BAR2-15 RN2-7)
    )
    (net "Net-(BAR2-Pad16)"
      (pins BAR2-16 RN2-6)
    )
    (net "Net-(BAR2-Pad17)"
      (pins BAR2-17 RN2-5)
    )
    (net "Net-(BAR2-Pad18)"
      (pins BAR2-18 RN2-4)
    )
    (net "Net-(BAR2-Pad19)"
      (pins BAR2-19 RN2-3)
    )
    (net "Net-(BAR2-Pad20)"
      (pins BAR2-20 RN2-2)
    )
    (net +5V
      (pins U4-16 J1-2 U1-14 U5-16 U3-16 U2-16 U7-20 U7-1 U6-1 U6-20)
    )
    (net DATA_BUS7
      (pins J1-17 U5-9 U3-9 U7-11 U6-11)
    )
    (net "Net-(BAR2-Pad8)"
      (pins J2-1 BAR2-8 U2-3 U6-2)
    )
    (net DATA_BUS6
      (pins J1-16 U5-10 U3-10 U7-12 U6-12)
    )
    (net "Net-(BAR2-Pad7)"
      (pins J2-2 BAR2-7 U2-2 U6-3)
    )
    (net DATA_BUS5
      (pins J1-15 U5-1 U3-1 U7-13 U6-13)
    )
    (net "Net-(BAR2-Pad6)"
      (pins J2-3 BAR2-6 U2-6 U6-4)
    )
    (net DATA_BUS4
      (pins J1-14 U5-15 U3-15 U7-14 U6-14)
    )
    (net "Net-(BAR2-Pad5)"
      (pins J2-4 BAR2-5 U2-7 U6-5)
    )
    (net DATA_BUS3
      (pins U4-9 J1-13 U2-9 U7-15 U6-15)
    )
    (net "Net-(BAR2-Pad4)"
      (pins J2-5 BAR2-4 U3-3 U6-6)
    )
    (net DATA_BUS2
      (pins U4-10 J1-12 U2-10 U7-16 U6-16)
    )
    (net "Net-(BAR2-Pad3)"
      (pins J2-6 BAR2-3 U3-2 U6-7)
    )
    (net DATA_BUS1
      (pins U4-1 J1-11 U2-1 U7-17 U6-17)
    )
    (net "Net-(BAR2-Pad2)"
      (pins J2-7 BAR2-2 U3-6 U6-8)
    )
    (net DATA_BUS0
      (pins U4-15 J1-10 U2-15 U7-18 U6-18)
    )
    (net "Net-(BAR2-Pad1)"
      (pins J2-8 BAR2-1 U3-7 U6-9)
    )
    (net ~PC_L_OUT
      (pins J1-8 U6-19)
    )
    (net ~PC_H_OUT
      (pins J1-9 U7-19)
    )
    (net "Net-(BAR1-Pad3)"
      (pins J2-16 BAR1-3 U5-7 U7-9)
    )
    (net "Net-(BAR1-Pad4)"
      (pins J2-15 BAR1-4 U5-6 U7-8)
    )
    (net "Net-(BAR1-Pad5)"
      (pins J2-14 BAR1-5 U5-2 U7-7)
    )
    (net "Net-(BAR1-Pad6)"
      (pins J2-13 BAR1-6 U5-3 U7-6)
    )
    (net "Net-(BAR1-Pad7)"
      (pins U4-7 J2-12 BAR1-7 U7-5)
    )
    (net "Net-(BAR1-Pad8)"
      (pins U4-6 J2-11 BAR1-8 U7-4)
    )
    (net "Net-(BAR1-Pad9)"
      (pins U4-2 J2-10 BAR1-9 U7-3)
    )
    (net "Net-(BAR1-Pad10)"
      (pins U4-3 J2-9 BAR1-10 U7-2)
    )
    (net ~PC_L_LOAD
      (pins J1-6 U3-11 U2-11)
    )
    (net ~CLK_EN
      (pins U4-4 U1-10 U5-4 U3-4 U2-4)
    )
    (net "Net-(U2-Pad12)"
      (pins U2-12)
    )
    (net DOWN_~UP
      (pins U4-5 U1-1 U1-5 U5-5 U3-5 U2-5)
    )
    (net "Net-(U2-Pad13)"
      (pins U3-14 U2-13)
    )
    (net CLOCK
      (pins J1-3 U2-14)
    )
    (net "Net-(U3-Pad13)"
      (pins U4-14 U3-13)
    )
    (net "Net-(U3-Pad12)"
      (pins U3-12)
    )
    (net ~PC_H_LOAD
      (pins U4-11 J1-7 U5-11)
    )
    (net "Net-(U4-Pad12)"
      (pins U4-12)
    )
    (net "Net-(U4-Pad13)"
      (pins U4-13 U5-14)
    )
    (net "Net-(U5-Pad13)"
      (pins U5-13)
    )
    (net "Net-(U5-Pad12)"
      (pins U5-12)
    )
    (net PC_INC
      (pins J1-4 U1-8 U1-2)
    )
    (net PC_DEC
      (pins J1-5 U1-9 U1-6)
    )
    (net "Net-(U1-Pad3)"
      (pins U1-3 U1-4)
    )
    (net "Net-(BAR1-Pad1)"
      (pins BAR1-1)
    )
    (net "Net-(BAR1-Pad2)"
      (pins BAR1-2)
    )
    (net "Net-(BAR1-Pad19)"
      (pins BAR1-19)
    )
    (net "Net-(BAR1-Pad20)"
      (pins BAR1-20)
    )
    (net "Net-(BAR2-Pad9)"
      (pins BAR2-9)
    )
    (net "Net-(BAR2-Pad10)"
      (pins BAR2-10)
    )
    (net "Net-(BAR2-Pad11)"
      (pins BAR2-11)
    )
    (net "Net-(BAR2-Pad12)"
      (pins BAR2-12)
    )
    (class kicad_default "" CLOCK DATA_BUS0 DATA_BUS1 DATA_BUS2 DATA_BUS3
      DATA_BUS4 DATA_BUS5 DATA_BUS6 DATA_BUS7 DOWN_~UP "Net-(BAR1-Pad1)" "Net-(BAR1-Pad10)"
      "Net-(BAR1-Pad11)" "Net-(BAR1-Pad12)" "Net-(BAR1-Pad13)" "Net-(BAR1-Pad14)"
      "Net-(BAR1-Pad15)" "Net-(BAR1-Pad16)" "Net-(BAR1-Pad17)" "Net-(BAR1-Pad18)"
      "Net-(BAR1-Pad19)" "Net-(BAR1-Pad2)" "Net-(BAR1-Pad20)" "Net-(BAR1-Pad3)"
      "Net-(BAR1-Pad4)" "Net-(BAR1-Pad5)" "Net-(BAR1-Pad6)" "Net-(BAR1-Pad7)"
      "Net-(BAR1-Pad8)" "Net-(BAR1-Pad9)" "Net-(BAR2-Pad1)" "Net-(BAR2-Pad10)"
      "Net-(BAR2-Pad11)" "Net-(BAR2-Pad12)" "Net-(BAR2-Pad13)" "Net-(BAR2-Pad14)"
      "Net-(BAR2-Pad15)" "Net-(BAR2-Pad16)" "Net-(BAR2-Pad17)" "Net-(BAR2-Pad18)"
      "Net-(BAR2-Pad19)" "Net-(BAR2-Pad2)" "Net-(BAR2-Pad20)" "Net-(BAR2-Pad3)"
      "Net-(BAR2-Pad4)" "Net-(BAR2-Pad5)" "Net-(BAR2-Pad6)" "Net-(BAR2-Pad7)"
      "Net-(BAR2-Pad8)" "Net-(BAR2-Pad9)" "Net-(U1-Pad3)" "Net-(U2-Pad12)"
      "Net-(U2-Pad13)" "Net-(U3-Pad12)" "Net-(U3-Pad13)" "Net-(U4-Pad12)"
      "Net-(U4-Pad13)" "Net-(U5-Pad12)" "Net-(U5-Pad13)" PC_DEC PC_INC ~CLK_EN
      ~PC_H_LOAD ~PC_H_OUT ~PC_L_LOAD ~PC_L_OUT
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
    (class Power +5V GND
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 350)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
