# Copyright (c) 2022 Espressif Systems (Shanghai) Co., Ltd.
# SPDX-License-Identifier: Apache-2.0
#
# Notes:
# - I/O GPIO pads are 0-21, 26-48

uart0:
  tx:
    sigo: u0txd_out
    gpio: [[0, 21], [26, 48]]
  rx:
    sigi: u0rxd_in
    gpio: [[0, 21], [26, 48]]
  rts:
    sigo: u0rts_out
    gpio: [[0, 21], [26, 48]]
  cts:
    sigi: u0cts_in
    gpio: [[0, 21], [26, 48]]

uart1:
  tx:
    sigo: u1txd_out
    gpio: [[0, 21], [26, 48]]
  rx:
    sigi: u1rxd_in
    gpio: [[0, 21], [26, 48]]
  rts:
    sigo: u1rts_out
    gpio: [[0, 21], [26, 48]]
  cts:
    sigi: u1cts_in
    gpio: [[0, 21], [26, 48]]

uart2:
  tx:
    sigo: u2txd_out
    gpio: [[0, 21], [26, 48]]
  rx:
    sigi: u2rxd_in
    gpio: [[0, 21], [26, 48]]
  rts:
    sigo: u2rts_out
    gpio: [[0, 21], [26, 48]]
  cts:
    sigi: u2cts_in
    gpio: [[0, 21], [26, 48]]

i2c0:
  sda:
    sigi: i2cext0_sda_in
    sigo: i2cext0_sda_out
    gpio: [[0, 21], [26, 48]]
  scl:
    sigi: i2cext0_scl_in
    sigo: i2cext0_scl_out
    gpio: [[0, 21], [26, 48]]

i2c1:
  sda:
    sigi: i2cext1_sda_in
    sigo: i2cext1_sda_out
    gpio: [[0, 21], [26, 48]]
  scl:
    sigi: i2cext1_scl_in
    sigo: i2cext1_scl_out
    gpio: [[0, 21], [26, 48]]

spim2:
  miso:
    sigi: fspiq_in
    gpio: [[0, 21], [26, 48]]
  mosi:
    sigo: fspid_out
    gpio: [[0, 21], [26, 48]]
  sclk:
    sigo: fspiclk_out
    gpio: [[0, 21], [26, 48]]
  csel:
    sigo: fspics0_out
    gpio: [[0, 21], [26, 48]]

spim3:
  miso:
    sigi: spi3_q_in
    gpio: [[0, 21], [26, 48]]
  mosi:
    sigo: spi3_d_out
    gpio: [[0, 21], [26, 48]]
  sclk:
    sigo: spi3_clk_out
    gpio: [[0, 21], [26, 48]]
  csel:
    sigo: spi3_cs0_out
    gpio: [[0, 21], [26, 48]]
