// Seed: 2624624725
`timescale 1ps / 1ps
module module_0 (
    input reg id_0,
    output reg id_1,
    input id_2,
    output reg id_3,
    inout id_4
);
  always @(id_2 or posedge 1)
    if (1) begin
      id_1 <= id_2;
      id_4 <= id_2;
    end
  assign id_3 = id_0;
  logic   id_5;
  type_16 id_6;
  type_0 id_7 (
      .id_0(1),
      .id_1({id_5, 1, 1}),
      .id_2(1'h0),
      .id_3(id_0),
      .id_4(1),
      .id_5(1'h0)
  );
  assign id_7 = id_6;
  assign id_3 = id_2;
  logic id_8;
  logic id_9, id_10, id_11;
endmodule
