
*** Running vivado
    with args -log network_rtl.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source network_rtl.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source network_rtl.tcl -notrace
Command: synth_design -top network_rtl -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11292 
WARNING: [Synth 8-1102] /* in comment [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer2_rtl.sv:28]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 362.301 ; gain = 109.105
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'network_rtl' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:23]
	Parameter LAYER0 bound to: 16 - type: integer 
	Parameter LAYER1 bound to: 16 - type: integer 
	Parameter LAYER2 bound to: 8 - type: integer 
	Parameter LAYER3 bound to: 8 - type: integer 
	Parameter LAYER4 bound to: 4 - type: integer 
	Parameter ALL_LAYERS bound to: 52 - type: integer 
	Parameter FXP_SCALE bound to: 16384 - type: integer 
	Parameter FXP_SHIFT bound to: 14 - type: integer 
	Parameter LEARNING_RATE bound to: 16'b0001000000000000 
INFO: [Synth 8-155] case statement is not full and has no default [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:115]
INFO: [Synth 8-638] synthesizing module 'neuron_layer1_rtl' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:1]
	Parameter LAYER1 bound to: 16 - type: integer 
	Parameter FXP_SCALE bound to: 16384 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0001000000000000 
	Parameter m bound to: -0.160000 - type: float 
	Parameter FXP_SHIFT bound to: 14 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:29]
WARNING: [Synth 8-4767] Trying to implement RAM 'w_nxt_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "w_nxt_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'w_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
RAM "w_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'neuron_layer1_rtl' (1#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:1]
INFO: [Synth 8-638] synthesizing module 'neuron_layer1_rtl__parameterized0' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:1]
	Parameter LAYER1 bound to: 16 - type: integer 
	Parameter FXP_SCALE bound to: 16384 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0001000000000000 
	Parameter m bound to: 0.800000 - type: float 
	Parameter FXP_SHIFT bound to: 14 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:29]
WARNING: [Synth 8-4767] Trying to implement RAM 'w_nxt_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "w_nxt_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'w_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
RAM "w_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'neuron_layer1_rtl__parameterized0' (1#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:1]
WARNING: [Synth 8-350] instance 'n1_1' of module 'neuron_layer1_rtl' requires 7 connections, but only 6 given [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:275]
INFO: [Synth 8-638] synthesizing module 'neuron_layer1_rtl__parameterized1' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:1]
	Parameter LAYER1 bound to: 16 - type: integer 
	Parameter FXP_SCALE bound to: 16384 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0001000000000000 
	Parameter m bound to: 0.840000 - type: float 
	Parameter FXP_SHIFT bound to: 14 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:29]
WARNING: [Synth 8-4767] Trying to implement RAM 'w_nxt_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "w_nxt_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'w_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
RAM "w_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'neuron_layer1_rtl__parameterized1' (1#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:1]
WARNING: [Synth 8-350] instance 'n1_2' of module 'neuron_layer1_rtl' requires 7 connections, but only 6 given [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:276]
INFO: [Synth 8-638] synthesizing module 'neuron_layer1_rtl__parameterized2' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:1]
	Parameter LAYER1 bound to: 16 - type: integer 
	Parameter FXP_SCALE bound to: 16384 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0001000000000000 
	Parameter m bound to: 0.640000 - type: float 
	Parameter FXP_SHIFT bound to: 14 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:29]
WARNING: [Synth 8-4767] Trying to implement RAM 'w_nxt_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "w_nxt_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'w_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
RAM "w_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'neuron_layer1_rtl__parameterized2' (1#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:1]
WARNING: [Synth 8-350] instance 'n1_3' of module 'neuron_layer1_rtl' requires 7 connections, but only 6 given [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:277]
INFO: [Synth 8-638] synthesizing module 'neuron_layer1_rtl__parameterized3' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:1]
	Parameter LAYER1 bound to: 16 - type: integer 
	Parameter FXP_SCALE bound to: 16384 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0001000000000000 
	Parameter m bound to: 0.720000 - type: float 
	Parameter FXP_SHIFT bound to: 14 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:29]
WARNING: [Synth 8-4767] Trying to implement RAM 'w_nxt_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "w_nxt_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'w_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
RAM "w_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'neuron_layer1_rtl__parameterized3' (1#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:1]
WARNING: [Synth 8-350] instance 'n1_4' of module 'neuron_layer1_rtl' requires 7 connections, but only 6 given [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:278]
INFO: [Synth 8-638] synthesizing module 'neuron_layer1_rtl__parameterized4' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:1]
	Parameter LAYER1 bound to: 16 - type: integer 
	Parameter FXP_SCALE bound to: 16384 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0001000000000000 
	Parameter m bound to: -0.300000 - type: float 
	Parameter FXP_SHIFT bound to: 14 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:29]
WARNING: [Synth 8-4767] Trying to implement RAM 'w_nxt_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "w_nxt_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'w_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
RAM "w_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'neuron_layer1_rtl__parameterized4' (1#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:1]
WARNING: [Synth 8-350] instance 'n1_5' of module 'neuron_layer1_rtl' requires 7 connections, but only 6 given [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:279]
INFO: [Synth 8-638] synthesizing module 'neuron_layer1_rtl__parameterized5' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:1]
	Parameter LAYER1 bound to: 16 - type: integer 
	Parameter FXP_SCALE bound to: 16384 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0001000000000000 
	Parameter m bound to: 0.900000 - type: float 
	Parameter FXP_SHIFT bound to: 14 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:29]
WARNING: [Synth 8-4767] Trying to implement RAM 'w_nxt_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "w_nxt_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'w_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
RAM "w_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'neuron_layer1_rtl__parameterized5' (1#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:1]
WARNING: [Synth 8-350] instance 'n1_6' of module 'neuron_layer1_rtl' requires 7 connections, but only 6 given [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:280]
INFO: [Synth 8-638] synthesizing module 'neuron_layer1_rtl__parameterized6' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:1]
	Parameter LAYER1 bound to: 16 - type: integer 
	Parameter FXP_SCALE bound to: 16384 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0001000000000000 
	Parameter m bound to: 0.400000 - type: float 
	Parameter FXP_SHIFT bound to: 14 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:29]
WARNING: [Synth 8-4767] Trying to implement RAM 'w_nxt_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "w_nxt_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'w_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
RAM "w_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'neuron_layer1_rtl__parameterized6' (1#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:1]
WARNING: [Synth 8-350] instance 'n1_7' of module 'neuron_layer1_rtl' requires 7 connections, but only 6 given [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:281]
INFO: [Synth 8-638] synthesizing module 'neuron_layer1_rtl__parameterized7' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:1]
	Parameter LAYER1 bound to: 16 - type: integer 
	Parameter FXP_SCALE bound to: 16384 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0001000000000000 
	Parameter m bound to: 0.340000 - type: float 
	Parameter FXP_SHIFT bound to: 14 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:29]
WARNING: [Synth 8-4767] Trying to implement RAM 'w_nxt_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "w_nxt_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'w_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
RAM "w_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'neuron_layer1_rtl__parameterized7' (1#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:1]
WARNING: [Synth 8-350] instance 'n1_8' of module 'neuron_layer1_rtl' requires 7 connections, but only 6 given [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:282]
INFO: [Synth 8-638] synthesizing module 'neuron_layer1_rtl__parameterized8' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:1]
	Parameter LAYER1 bound to: 16 - type: integer 
	Parameter FXP_SCALE bound to: 16384 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0001000000000000 
	Parameter m bound to: 0.757000 - type: float 
	Parameter FXP_SHIFT bound to: 14 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:29]
WARNING: [Synth 8-4767] Trying to implement RAM 'w_nxt_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "w_nxt_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'w_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
RAM "w_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'neuron_layer1_rtl__parameterized8' (1#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:1]
WARNING: [Synth 8-350] instance 'n1_9' of module 'neuron_layer1_rtl' requires 7 connections, but only 6 given [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:283]
INFO: [Synth 8-638] synthesizing module 'neuron_layer1_rtl__parameterized9' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:1]
	Parameter LAYER1 bound to: 16 - type: integer 
	Parameter FXP_SCALE bound to: 16384 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0001000000000000 
	Parameter m bound to: 0.480000 - type: float 
	Parameter FXP_SHIFT bound to: 14 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:29]
WARNING: [Synth 8-4767] Trying to implement RAM 'w_nxt_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "w_nxt_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'w_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
RAM "w_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'neuron_layer1_rtl__parameterized9' (1#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:1]
WARNING: [Synth 8-350] instance 'n1_10' of module 'neuron_layer1_rtl' requires 7 connections, but only 6 given [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:284]
INFO: [Synth 8-638] synthesizing module 'neuron_layer1_rtl__parameterized10' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:1]
	Parameter LAYER1 bound to: 16 - type: integer 
	Parameter FXP_SCALE bound to: 16384 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0001000000000000 
	Parameter m bound to: 0.530000 - type: float 
	Parameter FXP_SHIFT bound to: 14 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:29]
WARNING: [Synth 8-4767] Trying to implement RAM 'w_nxt_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "w_nxt_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'w_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
RAM "w_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'neuron_layer1_rtl__parameterized10' (1#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:1]
WARNING: [Synth 8-350] instance 'n1_11' of module 'neuron_layer1_rtl' requires 7 connections, but only 6 given [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:285]
INFO: [Synth 8-638] synthesizing module 'neuron_layer1_rtl__parameterized11' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:1]
	Parameter LAYER1 bound to: 16 - type: integer 
	Parameter FXP_SCALE bound to: 16384 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0001000000000000 
	Parameter m bound to: -0.174000 - type: float 
	Parameter FXP_SHIFT bound to: 14 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:29]
WARNING: [Synth 8-4767] Trying to implement RAM 'w_nxt_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "w_nxt_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'w_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
RAM "w_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'neuron_layer1_rtl__parameterized11' (1#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:1]
WARNING: [Synth 8-350] instance 'n1_12' of module 'neuron_layer1_rtl' requires 7 connections, but only 6 given [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:286]
INFO: [Synth 8-638] synthesizing module 'neuron_layer1_rtl__parameterized12' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:1]
	Parameter LAYER1 bound to: 16 - type: integer 
	Parameter FXP_SCALE bound to: 16384 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0001000000000000 
	Parameter m bound to: 0.830000 - type: float 
	Parameter FXP_SHIFT bound to: 14 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:29]
WARNING: [Synth 8-4767] Trying to implement RAM 'w_nxt_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "w_nxt_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'w_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
RAM "w_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'neuron_layer1_rtl__parameterized12' (1#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:1]
WARNING: [Synth 8-350] instance 'n1_13' of module 'neuron_layer1_rtl' requires 7 connections, but only 6 given [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:287]
INFO: [Synth 8-638] synthesizing module 'neuron_layer1_rtl__parameterized13' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:1]
	Parameter LAYER1 bound to: 16 - type: integer 
	Parameter FXP_SCALE bound to: 16384 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0001000000000000 
	Parameter m bound to: -0.130000 - type: float 
	Parameter FXP_SHIFT bound to: 14 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:29]
WARNING: [Synth 8-4767] Trying to implement RAM 'w_nxt_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "w_nxt_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'w_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
RAM "w_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'neuron_layer1_rtl__parameterized13' (1#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:1]
WARNING: [Synth 8-350] instance 'n1_14' of module 'neuron_layer1_rtl' requires 7 connections, but only 6 given [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:288]
INFO: [Synth 8-638] synthesizing module 'neuron_layer1_rtl__parameterized14' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:1]
	Parameter LAYER1 bound to: 16 - type: integer 
	Parameter FXP_SCALE bound to: 16384 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0001000000000000 
	Parameter m bound to: 0.912000 - type: float 
	Parameter FXP_SHIFT bound to: 14 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:29]
WARNING: [Synth 8-4767] Trying to implement RAM 'w_nxt_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "w_nxt_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'w_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
RAM "w_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'neuron_layer1_rtl__parameterized14' (1#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:1]
WARNING: [Synth 8-350] instance 'n1_15' of module 'neuron_layer1_rtl' requires 7 connections, but only 6 given [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:289]
INFO: [Synth 8-638] synthesizing module 'neuron_layer2_rtl' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer2_rtl.sv:1]
	Parameter LAYER2 bound to: 16 - type: integer 
	Parameter FXP_SCALE bound to: 16384 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0001000000000000 
	Parameter m bound to: 0.890000 - type: float 
	Parameter FXP_SHIFT bound to: 14 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer2_rtl.sv:62]
WARNING: [Synth 8-4767] Trying to implement RAM 'w_nxt_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "w_nxt_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'w_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
RAM "w_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'neuron_layer2_rtl' (2#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer2_rtl.sv:1]
INFO: [Synth 8-638] synthesizing module 'neuron_layer2_rtl__parameterized0' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer2_rtl.sv:1]
	Parameter LAYER2 bound to: 16 - type: integer 
	Parameter FXP_SCALE bound to: 16384 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0001000000000000 
	Parameter m bound to: 1 - type: integer 
	Parameter FXP_SHIFT bound to: 14 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer2_rtl.sv:62]
WARNING: [Synth 8-4767] Trying to implement RAM 'w_nxt_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "w_nxt_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'w_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
RAM "w_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'neuron_layer2_rtl__parameterized0' (2#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer2_rtl.sv:1]
INFO: [Synth 8-638] synthesizing module 'neuron_layer2_rtl__parameterized1' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer2_rtl.sv:1]
	Parameter LAYER2 bound to: 16 - type: integer 
	Parameter FXP_SCALE bound to: 16384 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0001000000000000 
	Parameter m bound to: 0.460000 - type: float 
	Parameter FXP_SHIFT bound to: 14 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer2_rtl.sv:62]
WARNING: [Synth 8-4767] Trying to implement RAM 'w_nxt_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "w_nxt_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'w_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
RAM "w_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'neuron_layer2_rtl__parameterized1' (2#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer2_rtl.sv:1]
INFO: [Synth 8-638] synthesizing module 'neuron_layer2_rtl__parameterized2' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer2_rtl.sv:1]
	Parameter LAYER2 bound to: 16 - type: integer 
	Parameter FXP_SCALE bound to: 16384 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0001000000000000 
	Parameter m bound to: 0.730000 - type: float 
	Parameter FXP_SHIFT bound to: 14 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer2_rtl.sv:62]
WARNING: [Synth 8-4767] Trying to implement RAM 'w_nxt_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "w_nxt_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'w_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
RAM "w_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'neuron_layer2_rtl__parameterized2' (2#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer2_rtl.sv:1]
INFO: [Synth 8-638] synthesizing module 'neuron_layer2_rtl__parameterized3' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer2_rtl.sv:1]
	Parameter LAYER2 bound to: 16 - type: integer 
	Parameter FXP_SCALE bound to: 16384 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0001000000000000 
	Parameter m bound to: -0.257000 - type: float 
	Parameter FXP_SHIFT bound to: 14 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer2_rtl.sv:62]
WARNING: [Synth 8-4767] Trying to implement RAM 'w_nxt_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "w_nxt_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'w_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
RAM "w_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'neuron_layer2_rtl__parameterized3' (2#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer2_rtl.sv:1]
INFO: [Synth 8-638] synthesizing module 'neuron_layer2_rtl__parameterized4' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer2_rtl.sv:1]
	Parameter LAYER2 bound to: 16 - type: integer 
	Parameter FXP_SCALE bound to: 16384 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0001000000000000 
	Parameter m bound to: 0.950000 - type: float 
	Parameter FXP_SHIFT bound to: 14 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer2_rtl.sv:62]
WARNING: [Synth 8-4767] Trying to implement RAM 'w_nxt_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "w_nxt_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'w_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
RAM "w_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'neuron_layer2_rtl__parameterized4' (2#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer2_rtl.sv:1]
INFO: [Synth 8-638] synthesizing module 'neuron_layer2_rtl__parameterized5' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer2_rtl.sv:1]
	Parameter LAYER2 bound to: 16 - type: integer 
	Parameter FXP_SCALE bound to: 16384 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0001000000000000 
	Parameter m bound to: 0.750000 - type: float 
	Parameter FXP_SHIFT bound to: 14 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer2_rtl.sv:62]
WARNING: [Synth 8-4767] Trying to implement RAM 'w_nxt_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "w_nxt_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'w_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
RAM "w_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'neuron_layer2_rtl__parameterized5' (2#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer2_rtl.sv:1]
INFO: [Synth 8-638] synthesizing module 'neuron_layer2_rtl__parameterized6' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer2_rtl.sv:1]
	Parameter LAYER2 bound to: 16 - type: integer 
	Parameter FXP_SCALE bound to: 16384 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0001000000000000 
	Parameter m bound to: -0.384000 - type: float 
	Parameter FXP_SHIFT bound to: 14 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer2_rtl.sv:62]
WARNING: [Synth 8-4767] Trying to implement RAM 'w_nxt_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "w_nxt_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'w_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
RAM "w_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'neuron_layer2_rtl__parameterized6' (2#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer2_rtl.sv:1]
INFO: [Synth 8-638] synthesizing module 'neuron_layer3_rtl' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer3_rtl.sv:1]
	Parameter LAYER3 bound to: 8 - type: integer 
	Parameter FXP_SCALE bound to: 16384 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0001000000000000 
	Parameter m bound to: 0.890000 - type: float 
	Parameter FXP_SHIFT bound to: 14 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer3_rtl.sv:60]
WARNING: [Synth 8-4767] Trying to implement RAM 'w_nxt_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "w_nxt_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'w_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
RAM "w_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'neuron_layer3_rtl' (3#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer3_rtl.sv:1]
INFO: [Synth 8-638] synthesizing module 'neuron_layer3_rtl__parameterized0' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer3_rtl.sv:1]
	Parameter LAYER3 bound to: 8 - type: integer 
	Parameter FXP_SCALE bound to: 16384 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0001000000000000 
	Parameter m bound to: 0.970000 - type: float 
	Parameter FXP_SHIFT bound to: 14 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer3_rtl.sv:60]
WARNING: [Synth 8-4767] Trying to implement RAM 'w_nxt_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "w_nxt_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'w_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
RAM "w_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'neuron_layer3_rtl__parameterized0' (3#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer3_rtl.sv:1]
INFO: [Synth 8-638] synthesizing module 'neuron_layer3_rtl__parameterized1' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer3_rtl.sv:1]
	Parameter LAYER3 bound to: 8 - type: integer 
	Parameter FXP_SCALE bound to: 16384 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0001000000000000 
	Parameter m bound to: 0.770000 - type: float 
	Parameter FXP_SHIFT bound to: 14 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer3_rtl.sv:60]
WARNING: [Synth 8-4767] Trying to implement RAM 'w_nxt_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "w_nxt_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'w_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
RAM "w_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'neuron_layer3_rtl__parameterized1' (3#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer3_rtl.sv:1]
INFO: [Synth 8-638] synthesizing module 'neuron_layer3_rtl__parameterized2' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer3_rtl.sv:1]
	Parameter LAYER3 bound to: 8 - type: integer 
	Parameter FXP_SCALE bound to: 16384 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0001000000000000 
	Parameter m bound to: 0.660000 - type: float 
	Parameter FXP_SHIFT bound to: 14 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer3_rtl.sv:60]
WARNING: [Synth 8-4767] Trying to implement RAM 'w_nxt_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "w_nxt_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'w_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
RAM "w_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'neuron_layer3_rtl__parameterized2' (3#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer3_rtl.sv:1]
INFO: [Synth 8-638] synthesizing module 'neuron_layer3_rtl__parameterized3' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer3_rtl.sv:1]
	Parameter LAYER3 bound to: 8 - type: integer 
	Parameter FXP_SCALE bound to: 16384 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0001000000000000 
	Parameter m bound to: 0.690000 - type: float 
	Parameter FXP_SHIFT bound to: 14 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer3_rtl.sv:60]
WARNING: [Synth 8-4767] Trying to implement RAM 'w_nxt_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "w_nxt_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'w_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
RAM "w_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'neuron_layer3_rtl__parameterized3' (3#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer3_rtl.sv:1]
INFO: [Synth 8-638] synthesizing module 'neuron_layer3_rtl__parameterized4' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer3_rtl.sv:1]
	Parameter LAYER3 bound to: 8 - type: integer 
	Parameter FXP_SCALE bound to: 16384 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0001000000000000 
	Parameter m bound to: 0.597000 - type: float 
	Parameter FXP_SHIFT bound to: 14 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer3_rtl.sv:60]
WARNING: [Synth 8-4767] Trying to implement RAM 'w_nxt_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "w_nxt_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'w_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
RAM "w_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'neuron_layer3_rtl__parameterized4' (3#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer3_rtl.sv:1]
INFO: [Synth 8-638] synthesizing module 'neuron_layer3_rtl__parameterized5' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer3_rtl.sv:1]
	Parameter LAYER3 bound to: 8 - type: integer 
	Parameter FXP_SCALE bound to: 16384 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0001000000000000 
	Parameter m bound to: 0.877000 - type: float 
	Parameter FXP_SHIFT bound to: 14 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer3_rtl.sv:60]
WARNING: [Synth 8-4767] Trying to implement RAM 'w_nxt_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "w_nxt_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'w_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
RAM "w_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'neuron_layer3_rtl__parameterized5' (3#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer3_rtl.sv:1]
INFO: [Synth 8-638] synthesizing module 'neuron_layer3_rtl__parameterized6' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer3_rtl.sv:1]
	Parameter LAYER3 bound to: 8 - type: integer 
	Parameter FXP_SCALE bound to: 16384 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0001000000000000 
	Parameter m bound to: 0.366000 - type: float 
	Parameter FXP_SHIFT bound to: 14 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer3_rtl.sv:60]
WARNING: [Synth 8-4767] Trying to implement RAM 'w_nxt_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "w_nxt_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'w_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
RAM "w_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'neuron_layer3_rtl__parameterized6' (3#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer3_rtl.sv:1]
INFO: [Synth 8-638] synthesizing module 'neuron_layer4_rtl' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer4_rtl.sv:1]
	Parameter LAYER4 bound to: 8 - type: integer 
	Parameter FXP_SCALE bound to: 16384 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0001000000000000 
	Parameter m bound to: 0.590000 - type: float 
	Parameter FXP_SHIFT bound to: 14 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer4_rtl.sv:62]
WARNING: [Synth 8-4767] Trying to implement RAM 'w_nxt_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "w_nxt_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'w_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
RAM "w_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'neuron_layer4_rtl' (4#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer4_rtl.sv:1]
INFO: [Synth 8-638] synthesizing module 'neuron_layer4_rtl__parameterized0' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer4_rtl.sv:1]
	Parameter LAYER4 bound to: 8 - type: integer 
	Parameter FXP_SCALE bound to: 16384 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0001000000000000 
	Parameter m bound to: 0.670000 - type: float 
	Parameter FXP_SHIFT bound to: 14 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer4_rtl.sv:62]
WARNING: [Synth 8-4767] Trying to implement RAM 'w_nxt_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "w_nxt_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'w_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
RAM "w_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'neuron_layer4_rtl__parameterized0' (4#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer4_rtl.sv:1]
INFO: [Synth 8-638] synthesizing module 'neuron_layer4_rtl__parameterized1' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer4_rtl.sv:1]
	Parameter LAYER4 bound to: 8 - type: integer 
	Parameter FXP_SCALE bound to: 16384 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0001000000000000 
	Parameter m bound to: 0.570000 - type: float 
	Parameter FXP_SHIFT bound to: 14 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer4_rtl.sv:62]
WARNING: [Synth 8-4767] Trying to implement RAM 'w_nxt_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "w_nxt_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'w_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
RAM "w_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'neuron_layer4_rtl__parameterized1' (4#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer4_rtl.sv:1]
INFO: [Synth 8-638] synthesizing module 'neuron_layer4_rtl__parameterized2' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer4_rtl.sv:1]
	Parameter LAYER4 bound to: 8 - type: integer 
	Parameter FXP_SCALE bound to: 16384 - type: integer 
	Parameter LEARNING_RATE bound to: 16'sb0001000000000000 
	Parameter m bound to: 0.760000 - type: float 
	Parameter FXP_SHIFT bound to: 14 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer4_rtl.sv:62]
WARNING: [Synth 8-4767] Trying to implement RAM 'w_nxt_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "w_nxt_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'w_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
RAM "w_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'neuron_layer4_rtl__parameterized2' (4#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer4_rtl.sv:1]
WARNING: [Synth 8-87] always_comb on 'z_prev_reg' did not result in combinational logic [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:215]
WARNING: [Synth 8-87] always_comb on 'x1_prev_reg' did not result in combinational logic [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:216]
WARNING: [Synth 8-3848] Net ic in module/entity network_rtl does not have driver. [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:80]
INFO: [Synth 8-256] done synthesizing module 'network_rtl' (5#1) [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 666.742 ; gain = 413.547
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 666.742 ; gain = 413.547
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/constrs_1/new/zedboard_master.xdc]
WARNING: [Vivado 12-584] No ports matched 'LD0'. [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/constrs_1/new/zedboard_master.xdc:174]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/constrs_1/new/zedboard_master.xdc:174]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD1'. [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/constrs_1/new/zedboard_master.xdc:175]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/constrs_1/new/zedboard_master.xdc:175]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTND'. [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/constrs_1/new/zedboard_master.xdc:205]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/constrs_1/new/zedboard_master.xdc:205]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNL'. [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/constrs_1/new/zedboard_master.xdc:206]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/constrs_1/new/zedboard_master.xdc:206]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OTG_VBUSOC'. [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/constrs_1/new/zedboard_master.xdc:213]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/constrs_1/new/zedboard_master.xdc:213]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/constrs_1/new/zedboard_master.xdc:363]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/constrs_1/new/zedboard_master.xdc:367]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/constrs_1/new/zedboard_master.xdc:371]
Finished Parsing XDC File [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/constrs_1/new/zedboard_master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/constrs_1/new/zedboard_master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/network_rtl_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/network_rtl_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1120.773 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:18 ; elapsed = 00:01:18 . Memory (MB): peak = 1121.563 ; gain = 868.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:18 ; elapsed = 00:01:18 . Memory (MB): peak = 1121.563 ; gain = 868.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:18 ; elapsed = 00:01:19 . Memory (MB): peak = 1121.563 ; gain = 868.367
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "w" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "komparator" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element komparator_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:55]
WARNING: [Synth 8-6014] Unused sequential element delta_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:56]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element sum_nxt_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:33]
WARNING: [Synth 8-6014] Unused sequential element j_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:31]
WARNING: [Synth 8-6014] Unused sequential element k_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:58]
INFO: [Synth 8-5545] ROM "w" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "komparator" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element komparator_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:55]
WARNING: [Synth 8-6014] Unused sequential element delta_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:56]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element sum_nxt_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:33]
WARNING: [Synth 8-6014] Unused sequential element j_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:31]
WARNING: [Synth 8-6014] Unused sequential element k_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:58]
INFO: [Synth 8-5545] ROM "w" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "komparator" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element komparator_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:55]
WARNING: [Synth 8-6014] Unused sequential element delta_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:56]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element sum_nxt_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:33]
WARNING: [Synth 8-6014] Unused sequential element j_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:31]
WARNING: [Synth 8-6014] Unused sequential element k_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:58]
INFO: [Synth 8-5545] ROM "w" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "komparator" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element komparator_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:55]
WARNING: [Synth 8-6014] Unused sequential element delta_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:56]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element sum_nxt_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:33]
WARNING: [Synth 8-6014] Unused sequential element j_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:31]
WARNING: [Synth 8-6014] Unused sequential element k_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:58]
INFO: [Synth 8-5545] ROM "w" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "komparator" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element komparator_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:55]
WARNING: [Synth 8-6014] Unused sequential element delta_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:56]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element sum_nxt_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:33]
WARNING: [Synth 8-6014] Unused sequential element j_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:31]
WARNING: [Synth 8-6014] Unused sequential element k_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:58]
INFO: [Synth 8-5545] ROM "w" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "komparator" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element komparator_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:55]
WARNING: [Synth 8-6014] Unused sequential element delta_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:56]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element sum_nxt_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:33]
WARNING: [Synth 8-6014] Unused sequential element j_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:31]
WARNING: [Synth 8-6014] Unused sequential element k_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:58]
INFO: [Synth 8-5545] ROM "w" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "komparator" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element komparator_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:55]
WARNING: [Synth 8-6014] Unused sequential element delta_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:56]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element sum_nxt_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:33]
WARNING: [Synth 8-6014] Unused sequential element j_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:31]
WARNING: [Synth 8-6014] Unused sequential element k_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:58]
INFO: [Synth 8-5545] ROM "w" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "komparator" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element komparator_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:55]
WARNING: [Synth 8-6014] Unused sequential element delta_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:56]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element sum_nxt_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:33]
WARNING: [Synth 8-6014] Unused sequential element j_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:31]
WARNING: [Synth 8-6014] Unused sequential element k_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:58]
INFO: [Synth 8-5545] ROM "w" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "komparator" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element komparator_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:55]
WARNING: [Synth 8-6014] Unused sequential element delta_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:56]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element sum_nxt_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:33]
WARNING: [Synth 8-6014] Unused sequential element j_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:31]
WARNING: [Synth 8-6014] Unused sequential element k_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:58]
INFO: [Synth 8-5545] ROM "w" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "komparator" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element komparator_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:55]
WARNING: [Synth 8-6014] Unused sequential element delta_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:56]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element sum_nxt_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:33]
WARNING: [Synth 8-6014] Unused sequential element j_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:31]
WARNING: [Synth 8-6014] Unused sequential element k_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:58]
INFO: [Synth 8-5545] ROM "w" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "komparator" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element komparator_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:55]
WARNING: [Synth 8-6014] Unused sequential element delta_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:56]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element sum_nxt_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:33]
WARNING: [Synth 8-6014] Unused sequential element j_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:31]
WARNING: [Synth 8-6014] Unused sequential element k_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:58]
INFO: [Synth 8-5545] ROM "w" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "komparator" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element komparator_reg was removed.  [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv:55]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "w" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "komparator" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "w" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "komparator" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "w" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "komparator" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "w" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "komparator" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "w" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "komparator" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "w" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "komparator" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "w" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "komparator" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "w" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "komparator" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "w" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "komparator" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "w" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "komparator" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "w" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "komparator" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "w" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "komparator" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "w" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "komparator" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'network_rtl'
INFO: [Synth 8-5544] ROM "y1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y4" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mode1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mode1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mode1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mode2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mode2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mode3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mode3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_STOP |                             0000 | 00000000000000000000000000001010
                ST_START |                             0001 | 00000000000000000000000000000000
                 ST_L1IN |                             0010 | 00000000000000000000000000000010
                 ST_L2IN |                             0011 | 00000000000000000000000000000011
                 ST_L3IN |                             0100 | 00000000000000000000000000000100
                 ST_L4IN |                             0101 | 00000000000000000000000000000101
                 ST_L4BP |                             0110 | 00000000000000000000000000001001
                 ST_L3BP |                             0111 | 00000000000000000000000000001000
                 ST_L2BP |                             1000 | 00000000000000000000000000000111
                 ST_L1BP |                             1001 | 00000000000000000000000000000110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'network_rtl'
WARNING: [Synth 8-327] inferring latch for variable 'x1_prev_reg' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:216]
WARNING: [Synth 8-327] inferring latch for variable 'z_prev_reg' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:215]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:22 ; elapsed = 00:02:26 . Memory (MB): peak = 1121.563 ; gain = 868.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------+------------+----------+
|      |RTL Partition                     |Replication |Instances |
+------+----------------------------------+------------+----------+
|1     |network_rtl__GB0                  |           1|     50015|
|2     |network_rtl__GB1                  |           1|     24758|
|3     |network_rtl__GB2                  |           1|     48518|
|4     |network_rtl__GB3                  |           1|     25257|
|5     |network_rtl__GB4                  |           1|     49660|
|6     |network_rtl__GB5                  |           1|     44473|
|7     |network_rtl__GB6                  |           1|     23003|
|8     |network_rtl__GB7                  |           1|     22928|
|9     |network_rtl__GB8                  |           1|     46854|
|10    |network_rtl__GB9                  |           1|     31188|
|11    |network_rtl__GB10                 |           1|     38597|
|12    |network_rtl__GB11                 |           1|     38098|
|13    |network_rtl__GB12                 |           1|     36102|
|14    |network_rtl__GB13                 |           1|     36102|
|15    |network_rtl__GB14                 |           1|     36601|
|16    |network_rtl__GB15                 |           1|     36102|
|17    |neuron_layer2_rtl                 |           1|     35603|
|18    |neuron_layer2_rtl__parameterized6 |           1|     35603|
|19    |network_rtl__GB18                 |           1|     46800|
|20    |neuron_layer1_rtl__parameterized8 |           1|     15576|
|21    |network_rtl__GB20                 |           1|     31208|
|22    |network_rtl__GB21                 |           1|     31188|
|23    |network_rtl__GB22                 |           1|     47098|
+------+----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 12    
	   2 Input     32 Bit       Adders := 32    
	   2 Input     18 Bit       Adders := 80    
	   8 Input     18 Bit       Adders := 24    
	   4 Input     18 Bit       Adders := 8     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 88    
	   2 Input      3 Bit       Adders := 48    
+---Registers : 
	               72 Bit    Registers := 1     
	               33 Bit    Registers := 60    
	               18 Bit    Registers := 1380  
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 40    
	                1 Bit    Registers := 1     
+---Multipliers : 
	                18x33  Multipliers := 160   
+---Muxes : 
	   2 Input     33 Bit        Muxes := 56    
	   2 Input     32 Bit        Muxes := 100   
	   4 Input     32 Bit        Muxes := 68    
	   2 Input     18 Bit        Muxes := 1492  
	   4 Input     18 Bit        Muxes := 224   
	   2 Input      4 Bit        Muxes := 36    
	  22 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 36    
	   2 Input      2 Bit        Muxes := 36    
	   4 Input      2 Bit        Muxes := 260   
	  10 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 587   
	   4 Input      1 Bit        Muxes := 544   
	   5 Input      1 Bit        Muxes := 640   
	  10 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module network_rtl 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     18 Bit       Adders := 24    
	   4 Input     18 Bit       Adders := 8     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               72 Bit    Registers := 1     
	               18 Bit    Registers := 32    
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	  22 Input      4 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 4     
	  10 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 11    
Module neuron_layer1_rtl__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 40    
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 50    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 16    
Module neuron_layer2_rtl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               33 Bit    Registers := 3     
	               18 Bit    Registers := 50    
	                2 Bit    Registers := 1     
+---Multipliers : 
	                18x33  Multipliers := 8     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 49    
	   4 Input     18 Bit        Muxes := 16    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 17    
	   2 Input      1 Bit        Muxes := 26    
	   4 Input      1 Bit        Muxes := 25    
	   5 Input      1 Bit        Muxes := 27    
Module neuron_layer2_rtl__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               33 Bit    Registers := 3     
	               18 Bit    Registers := 50    
	                2 Bit    Registers := 1     
+---Multipliers : 
	                18x33  Multipliers := 8     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 49    
	   4 Input     18 Bit        Muxes := 16    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 17    
	   2 Input      1 Bit        Muxes := 26    
	   4 Input      1 Bit        Muxes := 25    
	   5 Input      1 Bit        Muxes := 27    
Module neuron_layer3_rtl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	               33 Bit    Registers := 3     
	               18 Bit    Registers := 26    
	                2 Bit    Registers := 1     
+---Multipliers : 
	                18x33  Multipliers := 8     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 25    
	   4 Input     18 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 18    
	   4 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 14    
Module neuron_layer3_rtl__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	               33 Bit    Registers := 3     
	               18 Bit    Registers := 26    
	                2 Bit    Registers := 1     
+---Multipliers : 
	                18x33  Multipliers := 8     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 25    
	   4 Input     18 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 18    
	   4 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 14    
Module neuron_layer3_rtl__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	               33 Bit    Registers := 3     
	               18 Bit    Registers := 26    
	                2 Bit    Registers := 1     
+---Multipliers : 
	                18x33  Multipliers := 8     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 25    
	   4 Input     18 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 18    
	   4 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 14    
Module neuron_layer3_rtl__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	               33 Bit    Registers := 3     
	               18 Bit    Registers := 26    
	                2 Bit    Registers := 1     
+---Multipliers : 
	                18x33  Multipliers := 8     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 25    
	   4 Input     18 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 18    
	   4 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 14    
Module neuron_layer3_rtl__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	               33 Bit    Registers := 3     
	               18 Bit    Registers := 26    
	                2 Bit    Registers := 1     
+---Multipliers : 
	                18x33  Multipliers := 8     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 25    
	   4 Input     18 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 18    
	   4 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 14    
Module neuron_layer3_rtl__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	               33 Bit    Registers := 3     
	               18 Bit    Registers := 26    
	                2 Bit    Registers := 1     
+---Multipliers : 
	                18x33  Multipliers := 8     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 25    
	   4 Input     18 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 18    
	   4 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 14    
Module neuron_layer3_rtl__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	               33 Bit    Registers := 3     
	               18 Bit    Registers := 26    
	                2 Bit    Registers := 1     
+---Multipliers : 
	                18x33  Multipliers := 8     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 25    
	   4 Input     18 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 18    
	   4 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 14    
Module neuron_layer3_rtl__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	               33 Bit    Registers := 3     
	               18 Bit    Registers := 26    
	                2 Bit    Registers := 1     
+---Multipliers : 
	                18x33  Multipliers := 8     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 25    
	   4 Input     18 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 18    
	   4 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 14    
Module neuron_layer4_rtl__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	               33 Bit    Registers := 3     
	               18 Bit    Registers := 25    
	                2 Bit    Registers := 1     
+---Multipliers : 
	                18x33  Multipliers := 8     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 25    
	   4 Input     18 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 16    
	   5 Input      1 Bit        Muxes := 14    
Module neuron_layer4_rtl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	               33 Bit    Registers := 3     
	               18 Bit    Registers := 25    
	                2 Bit    Registers := 1     
+---Multipliers : 
	                18x33  Multipliers := 8     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 25    
	   4 Input     18 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 16    
	   5 Input      1 Bit        Muxes := 14    
Module neuron_layer4_rtl__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	               33 Bit    Registers := 3     
	               18 Bit    Registers := 25    
	                2 Bit    Registers := 1     
+---Multipliers : 
	                18x33  Multipliers := 8     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 25    
	   4 Input     18 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 16    
	   5 Input      1 Bit        Muxes := 14    
Module neuron_layer4_rtl__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	               33 Bit    Registers := 3     
	               18 Bit    Registers := 25    
	                2 Bit    Registers := 1     
+---Multipliers : 
	                18x33  Multipliers := 8     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 25    
	   4 Input     18 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 16    
	   5 Input      1 Bit        Muxes := 14    
Module neuron_layer1_rtl__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 40    
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 50    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 16    
Module neuron_layer1_rtl__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 40    
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 50    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 16    
Module neuron_layer1_rtl__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 40    
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 50    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 16    
Module neuron_layer1_rtl__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 40    
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 50    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 16    
Module neuron_layer1_rtl__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 40    
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 50    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 16    
Module neuron_layer2_rtl__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               33 Bit    Registers := 3     
	               18 Bit    Registers := 50    
	                2 Bit    Registers := 1     
+---Multipliers : 
	                18x33  Multipliers := 8     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 49    
	   4 Input     18 Bit        Muxes := 16    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 17    
	   2 Input      1 Bit        Muxes := 26    
	   4 Input      1 Bit        Muxes := 25    
	   5 Input      1 Bit        Muxes := 27    
Module neuron_layer2_rtl__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               33 Bit    Registers := 3     
	               18 Bit    Registers := 50    
	                2 Bit    Registers := 1     
+---Multipliers : 
	                18x33  Multipliers := 8     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 49    
	   4 Input     18 Bit        Muxes := 16    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 17    
	   2 Input      1 Bit        Muxes := 26    
	   4 Input      1 Bit        Muxes := 25    
	   5 Input      1 Bit        Muxes := 27    
Module neuron_layer2_rtl__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               33 Bit    Registers := 3     
	               18 Bit    Registers := 50    
	                2 Bit    Registers := 1     
+---Multipliers : 
	                18x33  Multipliers := 8     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 49    
	   4 Input     18 Bit        Muxes := 16    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 17    
	   2 Input      1 Bit        Muxes := 26    
	   4 Input      1 Bit        Muxes := 25    
	   5 Input      1 Bit        Muxes := 27    
Module neuron_layer2_rtl__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               33 Bit    Registers := 3     
	               18 Bit    Registers := 50    
	                2 Bit    Registers := 1     
+---Multipliers : 
	                18x33  Multipliers := 8     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 49    
	   4 Input     18 Bit        Muxes := 16    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 17    
	   2 Input      1 Bit        Muxes := 26    
	   4 Input      1 Bit        Muxes := 25    
	   5 Input      1 Bit        Muxes := 27    
Module neuron_layer2_rtl__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               33 Bit    Registers := 3     
	               18 Bit    Registers := 50    
	                2 Bit    Registers := 1     
+---Multipliers : 
	                18x33  Multipliers := 8     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 49    
	   4 Input     18 Bit        Muxes := 16    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 17    
	   2 Input      1 Bit        Muxes := 26    
	   4 Input      1 Bit        Muxes := 25    
	   5 Input      1 Bit        Muxes := 27    
Module neuron_layer2_rtl__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               33 Bit    Registers := 3     
	               18 Bit    Registers := 50    
	                2 Bit    Registers := 1     
+---Multipliers : 
	                18x33  Multipliers := 8     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 49    
	   4 Input     18 Bit        Muxes := 16    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 17    
	   2 Input      1 Bit        Muxes := 26    
	   4 Input      1 Bit        Muxes := 25    
	   5 Input      1 Bit        Muxes := 27    
Module neuron_layer1_rtl__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 40    
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 50    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 16    
Module neuron_layer1_rtl__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 40    
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 50    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 16    
Module neuron_layer1_rtl__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 40    
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 50    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 16    
Module neuron_layer1_rtl__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 40    
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 50    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 16    
Module neuron_layer1_rtl__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 40    
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 50    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 16    
Module neuron_layer1_rtl__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 40    
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 50    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 16    
Module neuron_layer1_rtl__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 40    
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 50    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 16    
Module neuron_layer1_rtl__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 40    
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 50    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 16    
Module neuron_layer1_rtl__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 40    
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 50    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 16    
Module neuron_layer1_rtl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 40    
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 50    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP n3_0/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n3_0/.
DSP Report: operator n3_0/ is absorbed into DSP n3_0/.
DSP Report: Generating DSP n3_0/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n3_0/.
DSP Report: operator n3_0/ is absorbed into DSP n3_0/.
DSP Report: Generating DSP n3_0/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n3_0/.
DSP Report: operator n3_0/ is absorbed into DSP n3_0/.
DSP Report: Generating DSP n3_0/temp2, operation Mode is: A*B.
DSP Report: operator n3_0/temp2 is absorbed into DSP n3_0/temp2.
DSP Report: Generating DSP n3_0/temp2, operation Mode is: A*B.
DSP Report: operator n3_0/temp2 is absorbed into DSP n3_0/temp2.
DSP Report: Generating DSP n3_0/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n3_0/.
DSP Report: operator n3_0/ is absorbed into DSP n3_0/.
DSP Report: Generating DSP n3_0/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n3_0/.
DSP Report: operator n3_0/ is absorbed into DSP n3_0/.
DSP Report: Generating DSP n3_0/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n3_0/.
DSP Report: operator n3_0/ is absorbed into DSP n3_0/.
DSP Report: Generating DSP n3_0/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n3_0/.
DSP Report: operator n3_0/ is absorbed into DSP n3_0/.
DSP Report: Generating DSP n3_0/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n3_0/.
DSP Report: operator n3_0/ is absorbed into DSP n3_0/.
DSP Report: Generating DSP n3_4/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n3_4/.
DSP Report: operator n3_4/ is absorbed into DSP n3_4/.
DSP Report: Generating DSP n3_4/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n3_4/.
DSP Report: operator n3_4/ is absorbed into DSP n3_4/.
DSP Report: Generating DSP n3_4/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n3_4/.
DSP Report: operator n3_4/ is absorbed into DSP n3_4/.
DSP Report: Generating DSP n3_4/temp2, operation Mode is: A*B.
DSP Report: operator n3_4/temp2 is absorbed into DSP n3_4/temp2.
DSP Report: Generating DSP n3_4/temp2, operation Mode is: A*B.
DSP Report: operator n3_4/temp2 is absorbed into DSP n3_4/temp2.
DSP Report: Generating DSP n3_4/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n3_4/.
DSP Report: operator n3_4/ is absorbed into DSP n3_4/.
DSP Report: Generating DSP n3_4/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n3_4/.
DSP Report: operator n3_4/ is absorbed into DSP n3_4/.
DSP Report: Generating DSP n3_4/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n3_4/.
DSP Report: operator n3_4/ is absorbed into DSP n3_4/.
DSP Report: Generating DSP n3_4/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n3_4/.
DSP Report: operator n3_4/ is absorbed into DSP n3_4/.
DSP Report: Generating DSP n3_4/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n3_4/.
DSP Report: operator n3_4/ is absorbed into DSP n3_4/.
INFO: [Synth 8-3886] merging instance 'n3_4/state_reg[19]' (FDRE) to 'n3_4/state_reg[31]'
INFO: [Synth 8-3886] merging instance 'n3_4/state_reg[18]' (FDRE) to 'n3_4/state_reg[31]'
INFO: [Synth 8-3886] merging instance 'n3_4/state_reg[17]' (FDRE) to 'n3_4/state_reg[31]'
INFO: [Synth 8-3886] merging instance 'n3_4/state_reg[23]' (FDRE) to 'n3_4/state_reg[31]'
INFO: [Synth 8-3886] merging instance 'n3_4/state_reg[22]' (FDRE) to 'n3_4/state_reg[31]'
INFO: [Synth 8-3886] merging instance 'n3_4/state_reg[21]' (FDRE) to 'n3_4/state_reg[31]'
INFO: [Synth 8-3886] merging instance 'n3_4/state_reg[20]' (FDRE) to 'n3_4/state_reg[31]'
INFO: [Synth 8-3886] merging instance 'n3_4/state_reg[29]' (FDRE) to 'n3_4/state_reg[31]'
INFO: [Synth 8-3886] merging instance 'n3_4/state_reg[28]' (FDRE) to 'n3_4/state_reg[31]'
INFO: [Synth 8-3886] merging instance 'n3_4/state_reg[31]' (FDRE) to 'n3_4/state_reg[30]'
INFO: [Synth 8-3886] merging instance 'n3_4/state_reg[30]' (FDRE) to 'n3_4/state_reg[27]'
INFO: [Synth 8-3886] merging instance 'n3_4/state_reg[25]' (FDRE) to 'n3_4/state_reg[27]'
INFO: [Synth 8-3886] merging instance 'n3_4/state_reg[24]' (FDRE) to 'n3_4/state_reg[27]'
INFO: [Synth 8-3886] merging instance 'n3_4/state_reg[27]' (FDRE) to 'n3_4/state_reg[26]'
INFO: [Synth 8-3886] merging instance 'n3_4/state_reg[26]' (FDRE) to 'n3_4/state_reg[16]'
INFO: [Synth 8-3886] merging instance 'n3_4/state_reg[4]' (FDRE) to 'n3_4/state_reg[16]'
INFO: [Synth 8-3886] merging instance 'n3_4/state_reg[2]' (FDRE) to 'n3_4/state_reg[16]'
INFO: [Synth 8-3886] merging instance 'n3_4/state_reg[3]' (FDRE) to 'n3_4/state_reg[16]'
INFO: [Synth 8-3886] merging instance 'n3_4/state_reg[8]' (FDRE) to 'n3_4/state_reg[16]'
INFO: [Synth 8-3886] merging instance 'n3_4/state_reg[7]' (FDRE) to 'n3_4/state_reg[16]'
INFO: [Synth 8-3886] merging instance 'n3_4/state_reg[6]' (FDRE) to 'n3_4/state_reg[16]'
INFO: [Synth 8-3886] merging instance 'n3_4/state_reg[5]' (FDRE) to 'n3_4/state_reg[16]'
INFO: [Synth 8-3886] merging instance 'n3_4/state_reg[14]' (FDRE) to 'n3_4/state_reg[16]'
INFO: [Synth 8-3886] merging instance 'n3_4/state_reg[13]' (FDRE) to 'n3_4/state_reg[16]'
INFO: [Synth 8-3886] merging instance 'n3_4/state_reg[16]' (FDRE) to 'n3_4/state_reg[15]'
INFO: [Synth 8-3886] merging instance 'n3_4/state_reg[15]' (FDRE) to 'n3_4/state_reg[12]'
INFO: [Synth 8-3886] merging instance 'n3_4/state_reg[10]' (FDRE) to 'n3_4/state_reg[12]'
INFO: [Synth 8-3886] merging instance 'n3_4/state_reg[9]' (FDRE) to 'n3_4/state_reg[12]'
INFO: [Synth 8-3886] merging instance 'n3_4/state_reg[12]' (FDRE) to 'n3_4/state_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\n3_4/state_reg[11] )
INFO: [Synth 8-3886] merging instance 'n3_0/state_reg[19]' (FDRE) to 'n3_0/state_reg[2]'
INFO: [Synth 8-3886] merging instance 'n3_0/state_reg[18]' (FDRE) to 'n3_0/state_reg[2]'
INFO: [Synth 8-3886] merging instance 'n3_0/state_reg[17]' (FDRE) to 'n3_0/state_reg[2]'
INFO: [Synth 8-3886] merging instance 'n3_0/state_reg[23]' (FDRE) to 'n3_0/state_reg[2]'
INFO: [Synth 8-3886] merging instance 'n3_0/state_reg[22]' (FDRE) to 'n3_0/state_reg[2]'
INFO: [Synth 8-3886] merging instance 'n3_0/state_reg[21]' (FDRE) to 'n3_0/state_reg[2]'
INFO: [Synth 8-3886] merging instance 'n3_0/state_reg[20]' (FDRE) to 'n3_0/state_reg[2]'
INFO: [Synth 8-3886] merging instance 'n3_0/state_reg[29]' (FDRE) to 'n3_0/state_reg[2]'
INFO: [Synth 8-3886] merging instance 'n3_0/state_reg[28]' (FDRE) to 'n3_0/state_reg[2]'
INFO: [Synth 8-3886] merging instance 'n3_0/state_reg[31]' (FDRE) to 'n3_0/state_reg[2]'
INFO: [Synth 8-3886] merging instance 'n3_0/state_reg[30]' (FDRE) to 'n3_0/state_reg[2]'
INFO: [Synth 8-3886] merging instance 'n3_0/state_reg[25]' (FDRE) to 'n3_0/state_reg[2]'
INFO: [Synth 8-3886] merging instance 'n3_0/state_reg[24]' (FDRE) to 'n3_0/state_reg[2]'
INFO: [Synth 8-3886] merging instance 'n3_0/state_reg[27]' (FDRE) to 'n3_0/state_reg[2]'
INFO: [Synth 8-3886] merging instance 'n3_0/state_reg[26]' (FDRE) to 'n3_0/state_reg[2]'
INFO: [Synth 8-3886] merging instance 'n3_0/state_reg[4]' (FDRE) to 'n3_0/state_reg[2]'
INFO: [Synth 8-3886] merging instance 'n3_0/state_reg[2]' (FDRE) to 'n3_0/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'n3_0/state_reg[3]' (FDRE) to 'n3_0/state_reg[5]'
INFO: [Synth 8-3886] merging instance 'n3_0/state_reg[8]' (FDRE) to 'n3_0/state_reg[5]'
INFO: [Synth 8-3886] merging instance 'n3_0/state_reg[7]' (FDRE) to 'n3_0/state_reg[5]'
INFO: [Synth 8-3886] merging instance 'n3_0/state_reg[6]' (FDRE) to 'n3_0/state_reg[5]'
INFO: [Synth 8-3886] merging instance 'n3_0/state_reg[5]' (FDRE) to 'n3_0/state_reg[9]'
INFO: [Synth 8-3886] merging instance 'n3_0/state_reg[14]' (FDRE) to 'n3_0/state_reg[9]'
INFO: [Synth 8-3886] merging instance 'n3_0/state_reg[13]' (FDRE) to 'n3_0/state_reg[9]'
INFO: [Synth 8-3886] merging instance 'n3_0/state_reg[16]' (FDRE) to 'n3_0/state_reg[9]'
INFO: [Synth 8-3886] merging instance 'n3_0/state_reg[15]' (FDRE) to 'n3_0/state_reg[9]'
INFO: [Synth 8-3886] merging instance 'n3_0/state_reg[10]' (FDRE) to 'n3_0/state_reg[9]'
INFO: [Synth 8-3886] merging instance 'n3_0/state_reg[9]' (FDRE) to 'n3_0/state_reg[11]'
INFO: [Synth 8-3886] merging instance 'n3_0/state_reg[12]' (FDRE) to 'n3_0/state_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\n3_0/state_reg[11] )
DSP Report: Generating DSP temp2, operation Mode is: A*B.
DSP Report: operator temp2 is absorbed into DSP temp2.
DSP Report: Generating DSP temp2, operation Mode is: A*B.
DSP Report: operator temp2 is absorbed into DSP temp2.
DSP Report: Generating DSP p_1_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\n3_3/state_reg[11] )
DSP Report: Generating DSP n3_7/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n3_7/.
DSP Report: operator n3_7/ is absorbed into DSP n3_7/.
DSP Report: Generating DSP n3_7/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n3_7/.
DSP Report: operator n3_7/ is absorbed into DSP n3_7/.
DSP Report: Generating DSP n3_7/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n3_7/.
DSP Report: operator n3_7/ is absorbed into DSP n3_7/.
DSP Report: Generating DSP n3_7/temp2, operation Mode is: A*B.
DSP Report: operator n3_7/temp2 is absorbed into DSP n3_7/temp2.
DSP Report: Generating DSP n3_7/temp2, operation Mode is: A*B.
DSP Report: operator n3_7/temp2 is absorbed into DSP n3_7/temp2.
DSP Report: Generating DSP n3_7/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n3_7/.
DSP Report: operator n3_7/ is absorbed into DSP n3_7/.
DSP Report: Generating DSP n3_7/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n3_7/.
DSP Report: operator n3_7/ is absorbed into DSP n3_7/.
DSP Report: Generating DSP n3_7/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n3_7/.
DSP Report: operator n3_7/ is absorbed into DSP n3_7/.
DSP Report: Generating DSP n3_7/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n3_7/.
DSP Report: operator n3_7/ is absorbed into DSP n3_7/.
DSP Report: Generating DSP n3_7/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n3_7/.
DSP Report: operator n3_7/ is absorbed into DSP n3_7/.
DSP Report: Generating DSP n3_5/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n3_5/.
DSP Report: operator n3_5/ is absorbed into DSP n3_5/.
DSP Report: Generating DSP n3_5/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n3_5/.
DSP Report: operator n3_5/ is absorbed into DSP n3_5/.
DSP Report: Generating DSP n3_5/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n3_5/.
DSP Report: operator n3_5/ is absorbed into DSP n3_5/.
DSP Report: Generating DSP n3_5/temp2, operation Mode is: A*B.
DSP Report: operator n3_5/temp2 is absorbed into DSP n3_5/temp2.
DSP Report: Generating DSP n3_5/temp2, operation Mode is: A*B.
DSP Report: operator n3_5/temp2 is absorbed into DSP n3_5/temp2.
DSP Report: Generating DSP n3_5/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n3_5/.
DSP Report: operator n3_5/ is absorbed into DSP n3_5/.
DSP Report: Generating DSP n3_5/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n3_5/.
DSP Report: operator n3_5/ is absorbed into DSP n3_5/.
DSP Report: Generating DSP n3_5/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n3_5/.
DSP Report: operator n3_5/ is absorbed into DSP n3_5/.
DSP Report: Generating DSP n3_5/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n3_5/.
DSP Report: operator n3_5/ is absorbed into DSP n3_5/.
DSP Report: Generating DSP n3_5/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n3_5/.
DSP Report: operator n3_5/ is absorbed into DSP n3_5/.
INFO: [Synth 8-3886] merging instance 'n3_5/state_reg[19]' (FDRE) to 'n3_5/state_reg[31]'
INFO: [Synth 8-3886] merging instance 'n3_5/state_reg[18]' (FDRE) to 'n3_5/state_reg[31]'
INFO: [Synth 8-3886] merging instance 'n3_5/state_reg[17]' (FDRE) to 'n3_5/state_reg[31]'
INFO: [Synth 8-3886] merging instance 'n3_5/state_reg[23]' (FDRE) to 'n3_5/state_reg[31]'
INFO: [Synth 8-3886] merging instance 'n3_5/state_reg[22]' (FDRE) to 'n3_5/state_reg[31]'
INFO: [Synth 8-3886] merging instance 'n3_5/state_reg[21]' (FDRE) to 'n3_5/state_reg[31]'
INFO: [Synth 8-3886] merging instance 'n3_5/state_reg[20]' (FDRE) to 'n3_5/state_reg[31]'
INFO: [Synth 8-3886] merging instance 'n3_5/state_reg[29]' (FDRE) to 'n3_5/state_reg[31]'
INFO: [Synth 8-3886] merging instance 'n3_5/state_reg[28]' (FDRE) to 'n3_5/state_reg[31]'
INFO: [Synth 8-3886] merging instance 'n3_5/state_reg[31]' (FDRE) to 'n3_5/state_reg[30]'
INFO: [Synth 8-3886] merging instance 'n3_5/state_reg[30]' (FDRE) to 'n3_5/state_reg[27]'
INFO: [Synth 8-3886] merging instance 'n3_5/state_reg[25]' (FDRE) to 'n3_5/state_reg[27]'
INFO: [Synth 8-3886] merging instance 'n3_5/state_reg[24]' (FDRE) to 'n3_5/state_reg[27]'
INFO: [Synth 8-3886] merging instance 'n3_5/state_reg[27]' (FDRE) to 'n3_5/state_reg[26]'
INFO: [Synth 8-3886] merging instance 'n3_5/state_reg[26]' (FDRE) to 'n3_5/state_reg[16]'
INFO: [Synth 8-3886] merging instance 'n3_5/state_reg[4]' (FDRE) to 'n3_5/state_reg[16]'
INFO: [Synth 8-3886] merging instance 'n3_5/state_reg[2]' (FDRE) to 'n3_5/state_reg[16]'
INFO: [Synth 8-3886] merging instance 'n3_5/state_reg[3]' (FDRE) to 'n3_5/state_reg[16]'
INFO: [Synth 8-3886] merging instance 'n3_5/state_reg[8]' (FDRE) to 'n3_5/state_reg[16]'
INFO: [Synth 8-3886] merging instance 'n3_5/state_reg[7]' (FDRE) to 'n3_5/state_reg[16]'
INFO: [Synth 8-3886] merging instance 'n3_5/state_reg[6]' (FDRE) to 'n3_5/state_reg[16]'
INFO: [Synth 8-3886] merging instance 'n3_5/state_reg[5]' (FDRE) to 'n3_5/state_reg[16]'
INFO: [Synth 8-3886] merging instance 'n3_5/state_reg[14]' (FDRE) to 'n3_5/state_reg[16]'
INFO: [Synth 8-3886] merging instance 'n3_5/state_reg[13]' (FDRE) to 'n3_5/state_reg[16]'
INFO: [Synth 8-3886] merging instance 'n3_5/state_reg[16]' (FDRE) to 'n3_5/state_reg[15]'
INFO: [Synth 8-3886] merging instance 'n3_5/state_reg[15]' (FDRE) to 'n3_5/state_reg[12]'
INFO: [Synth 8-3886] merging instance 'n3_5/state_reg[10]' (FDRE) to 'n3_5/state_reg[12]'
INFO: [Synth 8-3886] merging instance 'n3_5/state_reg[9]' (FDRE) to 'n3_5/state_reg[12]'
INFO: [Synth 8-3886] merging instance 'n3_5/state_reg[12]' (FDRE) to 'n3_5/state_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\n3_5/state_reg[11] )
INFO: [Synth 8-3886] merging instance 'n3_7/state_reg[19]' (FDRE) to 'n3_7/state_reg[2]'
INFO: [Synth 8-3886] merging instance 'n3_7/state_reg[18]' (FDRE) to 'n3_7/state_reg[2]'
INFO: [Synth 8-3886] merging instance 'n3_7/state_reg[17]' (FDRE) to 'n3_7/state_reg[2]'
INFO: [Synth 8-3886] merging instance 'n3_7/state_reg[23]' (FDRE) to 'n3_7/state_reg[2]'
INFO: [Synth 8-3886] merging instance 'n3_7/state_reg[22]' (FDRE) to 'n3_7/state_reg[2]'
INFO: [Synth 8-3886] merging instance 'n3_7/state_reg[21]' (FDRE) to 'n3_7/state_reg[2]'
INFO: [Synth 8-3886] merging instance 'n3_7/state_reg[20]' (FDRE) to 'n3_7/state_reg[2]'
INFO: [Synth 8-3886] merging instance 'n3_7/state_reg[29]' (FDRE) to 'n3_7/state_reg[2]'
INFO: [Synth 8-3886] merging instance 'n3_7/state_reg[28]' (FDRE) to 'n3_7/state_reg[2]'
INFO: [Synth 8-3886] merging instance 'n3_7/state_reg[31]' (FDRE) to 'n3_7/state_reg[2]'
INFO: [Synth 8-3886] merging instance 'n3_7/state_reg[30]' (FDRE) to 'n3_7/state_reg[2]'
INFO: [Synth 8-3886] merging instance 'n3_7/state_reg[25]' (FDRE) to 'n3_7/state_reg[2]'
INFO: [Synth 8-3886] merging instance 'n3_7/state_reg[24]' (FDRE) to 'n3_7/state_reg[2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\n3_7/state_reg[11] )
DSP Report: Generating DSP temp2, operation Mode is: A*B.
DSP Report: operator temp2 is absorbed into DSP temp2.
DSP Report: Generating DSP temp2, operation Mode is: A*B.
DSP Report: operator temp2 is absorbed into DSP temp2.
DSP Report: Generating DSP p_1_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (n3_6/\state_reg[11] )
DSP Report: Generating DSP n3_1/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n3_1/.
DSP Report: operator n3_1/ is absorbed into DSP n3_1/.
DSP Report: Generating DSP n3_1/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n3_1/.
DSP Report: operator n3_1/ is absorbed into DSP n3_1/.
DSP Report: Generating DSP n3_1/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n3_1/.
DSP Report: operator n3_1/ is absorbed into DSP n3_1/.
DSP Report: Generating DSP n3_1/temp2, operation Mode is: A*B.
DSP Report: operator n3_1/temp2 is absorbed into DSP n3_1/temp2.
DSP Report: Generating DSP n3_1/temp2, operation Mode is: A*B.
DSP Report: operator n3_1/temp2 is absorbed into DSP n3_1/temp2.
DSP Report: Generating DSP n3_1/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n3_1/.
DSP Report: operator n3_1/ is absorbed into DSP n3_1/.
DSP Report: Generating DSP n3_2/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n3_2/.
DSP Report: operator n3_2/ is absorbed into DSP n3_2/.
DSP Report: Generating DSP n3_2/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n3_2/.
DSP Report: operator n3_2/ is absorbed into DSP n3_2/.
DSP Report: Generating DSP n3_2/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n3_2/.
DSP Report: operator n3_2/ is absorbed into DSP n3_2/.
DSP Report: Generating DSP n3_2/temp2, operation Mode is: A*B.
DSP Report: operator n3_2/temp2 is absorbed into DSP n3_2/temp2.
DSP Report: Generating DSP n3_2/temp2, operation Mode is: A*B.
DSP Report: operator n3_2/temp2 is absorbed into DSP n3_2/temp2.
DSP Report: Generating DSP n3_2/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n3_2/.
DSP Report: operator n3_2/ is absorbed into DSP n3_2/.
DSP Report: Generating DSP n3_1/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n3_1/.
DSP Report: operator n3_1/ is absorbed into DSP n3_1/.
DSP Report: Generating DSP n3_1/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n3_1/.
DSP Report: operator n3_1/ is absorbed into DSP n3_1/.
DSP Report: Generating DSP n3_1/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n3_1/.
DSP Report: operator n3_1/ is absorbed into DSP n3_1/.
DSP Report: Generating DSP n3_1/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n3_1/.
DSP Report: operator n3_1/ is absorbed into DSP n3_1/.
DSP Report: Generating DSP n3_2/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n3_2/.
DSP Report: operator n3_2/ is absorbed into DSP n3_2/.
DSP Report: Generating DSP n3_2/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n3_2/.
DSP Report: operator n3_2/ is absorbed into DSP n3_2/.
DSP Report: Generating DSP n3_2/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n3_2/.
DSP Report: operator n3_2/ is absorbed into DSP n3_2/.
DSP Report: Generating DSP n3_2/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n3_2/.
DSP Report: operator n3_2/ is absorbed into DSP n3_2/.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\n3_1/state_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\n3_2/state_reg[11] )
INFO: [Synth 8-4471] merging register 'n4_2/sum_reg[32:0]' into 'n4_2/sum_reg[32:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer4_rtl.sv:68]
INFO: [Synth 8-4471] merging register 'n4_0/sum_reg[32:0]' into 'n4_0/sum_reg[32:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer4_rtl.sv:68]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP n4_2/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n4_2/.
DSP Report: operator n4_2/ is absorbed into DSP n4_2/.
DSP Report: Generating DSP n4_2/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n4_2/.
DSP Report: operator n4_2/ is absorbed into DSP n4_2/.
DSP Report: Generating DSP n4_2/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n4_2/.
DSP Report: operator n4_2/ is absorbed into DSP n4_2/.
DSP Report: Generating DSP n4_2/temp2, operation Mode is: A*B.
DSP Report: operator n4_2/temp2 is absorbed into DSP n4_2/temp2.
DSP Report: Generating DSP n4_2/temp2, operation Mode is: A*B.
DSP Report: operator n4_2/temp2 is absorbed into DSP n4_2/temp2.
DSP Report: Generating DSP n4_2/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n4_2/.
DSP Report: operator n4_2/ is absorbed into DSP n4_2/.
DSP Report: Generating DSP n4_2/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n4_2/.
DSP Report: operator n4_2/ is absorbed into DSP n4_2/.
DSP Report: Generating DSP n4_2/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n4_2/.
DSP Report: operator n4_2/ is absorbed into DSP n4_2/.
DSP Report: Generating DSP n4_2/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n4_2/.
DSP Report: operator n4_2/ is absorbed into DSP n4_2/.
DSP Report: Generating DSP n4_2/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n4_2/.
DSP Report: operator n4_2/ is absorbed into DSP n4_2/.
DSP Report: Generating DSP n4_0/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n4_0/.
DSP Report: operator n4_0/ is absorbed into DSP n4_0/.
DSP Report: Generating DSP n4_0/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n4_0/.
DSP Report: operator n4_0/ is absorbed into DSP n4_0/.
DSP Report: Generating DSP n4_0/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n4_0/.
DSP Report: operator n4_0/ is absorbed into DSP n4_0/.
DSP Report: Generating DSP n4_0/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n4_0/.
DSP Report: operator n4_0/ is absorbed into DSP n4_0/.
DSP Report: Generating DSP n4_0/temp2, operation Mode is: A*B.
DSP Report: operator n4_0/temp2 is absorbed into DSP n4_0/temp2.
DSP Report: Generating DSP n4_0/temp2, operation Mode is: A*B.
DSP Report: operator n4_0/temp2 is absorbed into DSP n4_0/temp2.
DSP Report: Generating DSP n4_0/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n4_0/.
DSP Report: operator n4_0/ is absorbed into DSP n4_0/.
DSP Report: Generating DSP n4_0/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n4_0/.
DSP Report: operator n4_0/ is absorbed into DSP n4_0/.
DSP Report: Generating DSP n4_0/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n4_0/.
DSP Report: operator n4_0/ is absorbed into DSP n4_0/.
DSP Report: Generating DSP n4_0/, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n4_0/.
DSP Report: operator n4_0/ is absorbed into DSP n4_0/.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\n4_0/state_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\n4_2/state_reg[11] )
INFO: [Synth 8-4471] merging register 'sum_reg[32:0]' into 'sum_reg[32:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer4_rtl.sv:68]
DSP Report: Generating DSP temp2, operation Mode is: A*B.
DSP Report: operator temp2 is absorbed into DSP temp2.
DSP Report: Generating DSP temp2, operation Mode is: A*B.
DSP Report: operator temp2 is absorbed into DSP temp2.
DSP Report: Generating DSP p_1_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (n4_1/\state_reg[11] )
INFO: [Synth 8-4471] merging register 'sum_reg[32:0]' into 'sum_reg[32:0]' [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer4_rtl.sv:68]
DSP Report: Generating DSP temp2, operation Mode is: A*B.
DSP Report: operator temp2 is absorbed into DSP temp2.
DSP Report: Generating DSP temp2, operation Mode is: A*B.
DSP Report: operator temp2 is absorbed into DSP temp2.
DSP Report: Generating DSP p_1_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\n4_3/state_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (n1_2/\state_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (n1_3/\state_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (n1_4/\state_reg[11] )
WARNING: [Synth 8-3332] Sequential element (state_reg[11]) is unused and will be removed from module neuron_layer1_rtl__parameterized1.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[1]) is unused and will be removed from module neuron_layer1_rtl__parameterized1.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[0]) is unused and will be removed from module neuron_layer1_rtl__parameterized1.
WARNING: [Synth 8-3332] Sequential element (komparator_reg[1]) is unused and will be removed from module neuron_layer1_rtl__parameterized1.
WARNING: [Synth 8-3332] Sequential element (komparator_reg[0]) is unused and will be removed from module neuron_layer1_rtl__parameterized1.
WARNING: [Synth 8-3332] Sequential element (state_reg[11]) is unused and will be removed from module neuron_layer1_rtl__parameterized2.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[1]) is unused and will be removed from module neuron_layer1_rtl__parameterized2.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[0]) is unused and will be removed from module neuron_layer1_rtl__parameterized2.
WARNING: [Synth 8-3332] Sequential element (komparator_reg[1]) is unused and will be removed from module neuron_layer1_rtl__parameterized2.
WARNING: [Synth 8-3332] Sequential element (komparator_reg[0]) is unused and will be removed from module neuron_layer1_rtl__parameterized2.
WARNING: [Synth 8-3332] Sequential element (state_reg[11]) is unused and will be removed from module neuron_layer1_rtl__parameterized3.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[1]) is unused and will be removed from module neuron_layer1_rtl__parameterized3.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[0]) is unused and will be removed from module neuron_layer1_rtl__parameterized3.
WARNING: [Synth 8-3332] Sequential element (komparator_reg[1]) is unused and will be removed from module neuron_layer1_rtl__parameterized3.
WARNING: [Synth 8-3332] Sequential element (komparator_reg[0]) is unused and will be removed from module neuron_layer1_rtl__parameterized3.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (n1_5/\state_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (n1_1/\state_reg[11] )
WARNING: [Synth 8-3332] Sequential element (state_reg[11]) is unused and will be removed from module neuron_layer1_rtl__parameterized4.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[1]) is unused and will be removed from module neuron_layer1_rtl__parameterized4.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[0]) is unused and will be removed from module neuron_layer1_rtl__parameterized4.
WARNING: [Synth 8-3332] Sequential element (komparator_reg[1]) is unused and will be removed from module neuron_layer1_rtl__parameterized4.
WARNING: [Synth 8-3332] Sequential element (komparator_reg[0]) is unused and will be removed from module neuron_layer1_rtl__parameterized4.
WARNING: [Synth 8-3332] Sequential element (state_reg[11]) is unused and will be removed from module neuron_layer1_rtl__parameterized0.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[1]) is unused and will be removed from module neuron_layer1_rtl__parameterized0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP temp1, operation Mode is: A*B.
DSP Report: operator temp1 is absorbed into DSP temp1.
DSP Report: Generating DSP p_1_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (n2_2/\state_reg[11] )
WARNING: [Synth 8-3332] Sequential element (state_reg[11]) is unused and will be removed from module neuron_layer2_rtl__parameterized1.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[1]) is unused and will be removed from module neuron_layer2_rtl__parameterized1.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[0]) is unused and will be removed from module neuron_layer2_rtl__parameterized1.
WARNING: [Synth 8-3332] Sequential element (sum_reg[31]) is unused and will be removed from module neuron_layer2_rtl__parameterized1.
WARNING: [Synth 8-3332] Sequential element (sum_reg[30]) is unused and will be removed from module neuron_layer2_rtl__parameterized1.
WARNING: [Synth 8-3332] Sequential element (sum_reg[29]) is unused and will be removed from module neuron_layer2_rtl__parameterized1.
WARNING: [Synth 8-3332] Sequential element (sum_reg[28]) is unused and will be removed from module neuron_layer2_rtl__parameterized1.
WARNING: [Synth 8-3332] Sequential element (sum_reg[27]) is unused and will be removed from module neuron_layer2_rtl__parameterized1.
WARNING: [Synth 8-3332] Sequential element (sum_reg[26]) is unused and will be removed from module neuron_layer2_rtl__parameterized1.
WARNING: [Synth 8-3332] Sequential element (sum_reg[25]) is unused and will be removed from module neuron_layer2_rtl__parameterized1.
WARNING: [Synth 8-3332] Sequential element (sum_reg[24]) is unused and will be removed from module neuron_layer2_rtl__parameterized1.
WARNING: [Synth 8-3332] Sequential element (sum_reg[23]) is unused and will be removed from module neuron_layer2_rtl__parameterized1.
WARNING: [Synth 8-3332] Sequential element (sum_reg[22]) is unused and will be removed from module neuron_layer2_rtl__parameterized1.
WARNING: [Synth 8-3332] Sequential element (sum_reg[21]) is unused and will be removed from module neuron_layer2_rtl__parameterized1.
WARNING: [Synth 8-3332] Sequential element (sum_reg[20]) is unused and will be removed from module neuron_layer2_rtl__parameterized1.
WARNING: [Synth 8-3332] Sequential element (sum_reg[19]) is unused and will be removed from module neuron_layer2_rtl__parameterized1.
WARNING: [Synth 8-3332] Sequential element (sum_reg[18]) is unused and will be removed from module neuron_layer2_rtl__parameterized1.
WARNING: [Synth 8-3332] Sequential element (komparator_reg[1]) is unused and will be removed from module neuron_layer2_rtl__parameterized1.
WARNING: [Synth 8-3332] Sequential element (komparator_reg[0]) is unused and will be removed from module neuron_layer2_rtl__parameterized1.
DSP Report: Generating DSP temp1, operation Mode is: A*B.
DSP Report: operator temp1 is absorbed into DSP temp1.
DSP Report: Generating DSP p_1_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (n2_6/\state_reg[11] )
WARNING: [Synth 8-3332] Sequential element (state_reg[11]) is unused and will be removed from module neuron_layer2_rtl__parameterized5.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[1]) is unused and will be removed from module neuron_layer2_rtl__parameterized5.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[0]) is unused and will be removed from module neuron_layer2_rtl__parameterized5.
WARNING: [Synth 8-3332] Sequential element (sum_reg[31]) is unused and will be removed from module neuron_layer2_rtl__parameterized5.
WARNING: [Synth 8-3332] Sequential element (sum_reg[30]) is unused and will be removed from module neuron_layer2_rtl__parameterized5.
WARNING: [Synth 8-3332] Sequential element (sum_reg[29]) is unused and will be removed from module neuron_layer2_rtl__parameterized5.
WARNING: [Synth 8-3332] Sequential element (sum_reg[28]) is unused and will be removed from module neuron_layer2_rtl__parameterized5.
WARNING: [Synth 8-3332] Sequential element (sum_reg[27]) is unused and will be removed from module neuron_layer2_rtl__parameterized5.
WARNING: [Synth 8-3332] Sequential element (sum_reg[26]) is unused and will be removed from module neuron_layer2_rtl__parameterized5.
WARNING: [Synth 8-3332] Sequential element (sum_reg[25]) is unused and will be removed from module neuron_layer2_rtl__parameterized5.
WARNING: [Synth 8-3332] Sequential element (sum_reg[24]) is unused and will be removed from module neuron_layer2_rtl__parameterized5.
WARNING: [Synth 8-3332] Sequential element (sum_reg[23]) is unused and will be removed from module neuron_layer2_rtl__parameterized5.
WARNING: [Synth 8-3332] Sequential element (sum_reg[22]) is unused and will be removed from module neuron_layer2_rtl__parameterized5.
WARNING: [Synth 8-3332] Sequential element (sum_reg[21]) is unused and will be removed from module neuron_layer2_rtl__parameterized5.
WARNING: [Synth 8-3332] Sequential element (sum_reg[20]) is unused and will be removed from module neuron_layer2_rtl__parameterized5.
WARNING: [Synth 8-3332] Sequential element (sum_reg[19]) is unused and will be removed from module neuron_layer2_rtl__parameterized5.
WARNING: [Synth 8-3332] Sequential element (sum_reg[18]) is unused and will be removed from module neuron_layer2_rtl__parameterized5.
WARNING: [Synth 8-3332] Sequential element (komparator_reg[1]) is unused and will be removed from module neuron_layer2_rtl__parameterized5.
WARNING: [Synth 8-3332] Sequential element (komparator_reg[0]) is unused and will be removed from module neuron_layer2_rtl__parameterized5.
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP temp1, operation Mode is: A*B.
DSP Report: operator temp1 is absorbed into DSP temp1.
DSP Report: Generating DSP p_1_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (n2_3/\state_reg[11] )
WARNING: [Synth 8-3332] Sequential element (state_reg[11]) is unused and will be removed from module neuron_layer2_rtl__parameterized2.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[1]) is unused and will be removed from module neuron_layer2_rtl__parameterized2.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[0]) is unused and will be removed from module neuron_layer2_rtl__parameterized2.
WARNING: [Synth 8-3332] Sequential element (sum_reg[31]) is unused and will be removed from module neuron_layer2_rtl__parameterized2.
WARNING: [Synth 8-3332] Sequential element (sum_reg[30]) is unused and will be removed from module neuron_layer2_rtl__parameterized2.
WARNING: [Synth 8-3332] Sequential element (sum_reg[29]) is unused and will be removed from module neuron_layer2_rtl__parameterized2.
WARNING: [Synth 8-3332] Sequential element (sum_reg[28]) is unused and will be removed from module neuron_layer2_rtl__parameterized2.
WARNING: [Synth 8-3332] Sequential element (sum_reg[27]) is unused and will be removed from module neuron_layer2_rtl__parameterized2.
WARNING: [Synth 8-3332] Sequential element (sum_reg[26]) is unused and will be removed from module neuron_layer2_rtl__parameterized2.
WARNING: [Synth 8-3332] Sequential element (sum_reg[25]) is unused and will be removed from module neuron_layer2_rtl__parameterized2.
WARNING: [Synth 8-3332] Sequential element (sum_reg[24]) is unused and will be removed from module neuron_layer2_rtl__parameterized2.
WARNING: [Synth 8-3332] Sequential element (sum_reg[23]) is unused and will be removed from module neuron_layer2_rtl__parameterized2.
WARNING: [Synth 8-3332] Sequential element (sum_reg[22]) is unused and will be removed from module neuron_layer2_rtl__parameterized2.
WARNING: [Synth 8-3332] Sequential element (sum_reg[21]) is unused and will be removed from module neuron_layer2_rtl__parameterized2.
WARNING: [Synth 8-3332] Sequential element (sum_reg[20]) is unused and will be removed from module neuron_layer2_rtl__parameterized2.
WARNING: [Synth 8-3332] Sequential element (sum_reg[19]) is unused and will be removed from module neuron_layer2_rtl__parameterized2.
WARNING: [Synth 8-3332] Sequential element (sum_reg[18]) is unused and will be removed from module neuron_layer2_rtl__parameterized2.
WARNING: [Synth 8-3332] Sequential element (komparator_reg[1]) is unused and will be removed from module neuron_layer2_rtl__parameterized2.
WARNING: [Synth 8-3332] Sequential element (komparator_reg[0]) is unused and will be removed from module neuron_layer2_rtl__parameterized2.
DSP Report: Generating DSP temp1, operation Mode is: A*B.
DSP Report: operator temp1 is absorbed into DSP temp1.
DSP Report: Generating DSP p_1_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (n2_1/\state_reg[11] )
WARNING: [Synth 8-3332] Sequential element (state_reg[11]) is unused and will be removed from module neuron_layer2_rtl__parameterized0.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[1]) is unused and will be removed from module neuron_layer2_rtl__parameterized0.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[0]) is unused and will be removed from module neuron_layer2_rtl__parameterized0.
WARNING: [Synth 8-3332] Sequential element (sum_reg[31]) is unused and will be removed from module neuron_layer2_rtl__parameterized0.
WARNING: [Synth 8-3332] Sequential element (sum_reg[30]) is unused and will be removed from module neuron_layer2_rtl__parameterized0.
WARNING: [Synth 8-3332] Sequential element (sum_reg[29]) is unused and will be removed from module neuron_layer2_rtl__parameterized0.
WARNING: [Synth 8-3332] Sequential element (sum_reg[28]) is unused and will be removed from module neuron_layer2_rtl__parameterized0.
WARNING: [Synth 8-3332] Sequential element (sum_reg[27]) is unused and will be removed from module neuron_layer2_rtl__parameterized0.
WARNING: [Synth 8-3332] Sequential element (sum_reg[26]) is unused and will be removed from module neuron_layer2_rtl__parameterized0.
WARNING: [Synth 8-3332] Sequential element (sum_reg[25]) is unused and will be removed from module neuron_layer2_rtl__parameterized0.
WARNING: [Synth 8-3332] Sequential element (sum_reg[24]) is unused and will be removed from module neuron_layer2_rtl__parameterized0.
WARNING: [Synth 8-3332] Sequential element (sum_reg[23]) is unused and will be removed from module neuron_layer2_rtl__parameterized0.
WARNING: [Synth 8-3332] Sequential element (sum_reg[22]) is unused and will be removed from module neuron_layer2_rtl__parameterized0.
WARNING: [Synth 8-3332] Sequential element (sum_reg[21]) is unused and will be removed from module neuron_layer2_rtl__parameterized0.
WARNING: [Synth 8-3332] Sequential element (sum_reg[20]) is unused and will be removed from module neuron_layer2_rtl__parameterized0.
WARNING: [Synth 8-3332] Sequential element (sum_reg[19]) is unused and will be removed from module neuron_layer2_rtl__parameterized0.
WARNING: [Synth 8-3332] Sequential element (sum_reg[18]) is unused and will be removed from module neuron_layer2_rtl__parameterized0.
WARNING: [Synth 8-3332] Sequential element (komparator_reg[1]) is unused and will be removed from module neuron_layer2_rtl__parameterized0.
WARNING: [Synth 8-3332] Sequential element (komparator_reg[0]) is unused and will be removed from module neuron_layer2_rtl__parameterized0.
DSP Report: Generating DSP temp1, operation Mode is: A*B.
DSP Report: operator temp1 is absorbed into DSP temp1.
DSP Report: Generating DSP p_1_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (n2_4/\state_reg[11] )
WARNING: [Synth 8-3332] Sequential element (state_reg[11]) is unused and will be removed from module neuron_layer2_rtl__parameterized3.
WARNING: [Synth 8-3332] Sequential element (ctrl_reg[1]) is unused and will be removed from module neuron_layer2_rtl__parameterized3.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP temp1, operation Mode is: A*B.
DSP Report: operator temp1 is absorbed into DSP temp1.
DSP Report: Generating DSP p_1_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (n2_5/\state_reg[11] )
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP temp1, operation Mode is: A*B.
DSP Report: operator temp1 is absorbed into DSP temp1.
DSP Report: Generating DSP p_1_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\state_reg[11] )
DSP Report: Generating DSP temp1, operation Mode is: A*B.
DSP Report: operator temp1 is absorbed into DSP temp1.
DSP Report: Generating DSP p_1_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\state_reg[11] )
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (n1_8/\state_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (n1_7/\state_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (n1_6/\state_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\state_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (n1_11/\state_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (n1_10/\state_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (n1_12/\state_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (n1_13/\state_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (n1_14/\state_reg[11] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (n1_15/\state_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (n1_0/\state_reg[11] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:07:04 ; elapsed = 00:08:24 . Memory (MB): peak = 1664.570 ; gain = 1411.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|network_rtl__GB0  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB0  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB0  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB0  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB0  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB0  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB0  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB0  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB0  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB0  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB0  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB0  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB0  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB0  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB0  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB0  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB2  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB2  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB2  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB2  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB2  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB2  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB2  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB2  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB2  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB2  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB2  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB2  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB2  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB2  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB2  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB2  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB4  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB4  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB4  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB4  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB4  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB4  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB4  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer3_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB4  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB4  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB4  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB4  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB4  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB4  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB4  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB4  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB4  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB5  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB5  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB5  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer4_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer4_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB5  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB5  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB5  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB5  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB5  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB5  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB5  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB5  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB5  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer4_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer4_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB5  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB5  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB5  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_rtl__GB5  | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer4_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer4_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer4_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer4_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer4_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer4_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer4_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer4_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer4_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer4_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer4_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer4_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer4_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer4_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer4_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer4_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer4_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer4_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer4_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer4_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neuron_layer2_rtl | A2*B        | 19     | 18     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------+------------+----------+
|      |RTL Partition                     |Replication |Instances |
+------+----------------------------------+------------+----------+
|1     |network_rtl__GB0                  |           1|     10913|
|2     |network_rtl__GB1                  |           1|      5229|
|3     |network_rtl__GB2                  |           1|      9371|
|4     |network_rtl__GB3                  |           1|      5703|
|5     |network_rtl__GB4                  |           1|     10572|
|6     |network_rtl__GB5                  |           1|     12930|
|7     |network_rtl__GB6                  |           1|      5532|
|8     |network_rtl__GB7                  |           1|      5440|
|9     |network_rtl__GB8                  |           1|     11325|
|10    |network_rtl__GB9                  |           1|      7502|
|11    |network_rtl__GB10                 |           1|     11181|
|12    |network_rtl__GB11                 |           1|     10645|
|13    |network_rtl__GB12                 |           1|      8570|
|14    |network_rtl__GB13                 |           1|      8569|
|15    |network_rtl__GB14                 |           1|      9090|
|16    |network_rtl__GB15                 |           1|      8569|
|17    |neuron_layer2_rtl                 |           1|      7987|
|18    |neuron_layer2_rtl__parameterized6 |           1|      7987|
|19    |network_rtl__GB18                 |           1|     11271|
|20    |neuron_layer1_rtl__parameterized8 |           1|      3734|
|21    |network_rtl__GB20                 |           1|      7522|
|22    |network_rtl__GB21                 |           1|      7502|
|23    |network_rtl__GB22                 |           1|     11425|
+------+----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:07:37 ; elapsed = 00:09:08 . Memory (MB): peak = 1870.059 ; gain = 1616.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:09:44 ; elapsed = 00:11:22 . Memory (MB): peak = 2239.449 ; gain = 1986.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------+------------+----------+
|      |RTL Partition                     |Replication |Instances |
+------+----------------------------------+------------+----------+
|1     |network_rtl__GB0                  |           1|     10913|
|2     |network_rtl__GB1                  |           1|      5229|
|3     |network_rtl__GB2                  |           1|      9371|
|4     |network_rtl__GB3                  |           1|      5703|
|5     |network_rtl__GB4                  |           1|     10572|
|6     |network_rtl__GB6                  |           1|      5532|
|7     |network_rtl__GB8                  |           1|     11325|
|8     |network_rtl__GB9                  |           1|      7502|
|9     |network_rtl__GB10                 |           1|     11181|
|10    |network_rtl__GB11                 |           1|     10645|
|11    |network_rtl__GB12                 |           1|      8570|
|12    |neuron_layer2_rtl                 |           1|      7987|
|13    |neuron_layer2_rtl__parameterized6 |           1|      7981|
|14    |network_rtl__GB18                 |           1|     11271|
|15    |neuron_layer1_rtl__parameterized8 |           1|      3730|
|16    |network_rtl__GB20                 |           1|      7522|
|17    |network_rtl__GB21                 |           1|      7502|
|18    |network_rtl_GT0                   |           1|     18370|
|19    |network_rtl_GT0__3                |           1|     37653|
+------+----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\n1_1/y_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\n1_5/y_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\n1_10/y_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\n1_11/y_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\n1_12/y_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\n1_13/y_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\n1_9/y_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\y1_reg[13][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\n1_2/y_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\n1_3/y_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\n1_4/y_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\y1_reg[4][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_16/\n1_8/y_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_16/\n1_7/y_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_16/\n1_6/y_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_16/\y1_reg[6][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\n1_0/y_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\n1_14/y_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\n1_15/y_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\y1_reg[15][17] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:11:37 ; elapsed = 00:13:32 . Memory (MB): peak = 2239.449 ; gain = 1986.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |network_rtl__GB0   |           1|      4142|
|2     |network_rtl__GB4   |           1|      4190|
|3     |network_rtl__GB8   |           1|      5382|
|4     |network_rtl__GB10  |           1|      3673|
|5     |network_rtl__GB11  |           1|      3597|
|6     |network_rtl__GB18  |           1|      5328|
|7     |network_rtl_GT0    |           1|      6047|
|8     |network_rtl_GT0__3 |           1|     14974|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\y1_reg[9][17] )
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:11:57 ; elapsed = 00:13:53 . Memory (MB): peak = 2239.449 ; gain = 1986.254
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:11:58 ; elapsed = 00:13:55 . Memory (MB): peak = 2239.449 ; gain = 1986.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:12:25 ; elapsed = 00:14:22 . Memory (MB): peak = 2239.449 ; gain = 1986.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:12:25 ; elapsed = 00:14:22 . Memory (MB): peak = 2239.449 ; gain = 1986.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:12:30 ; elapsed = 00:14:28 . Memory (MB): peak = 2239.449 ; gain = 1986.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:12:30 ; elapsed = 00:14:28 . Memory (MB): peak = 2239.449 ; gain = 1986.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |  3736|
|3     |DSP48E1   |    24|
|4     |DSP48E1_1 |   160|
|5     |DSP48E1_2 |     8|
|6     |LUT1      |   169|
|7     |LUT2      |  6623|
|8     |LUT3      |  5778|
|9     |LUT4      |  5034|
|10    |LUT5      |  5034|
|11    |LUT6      | 21511|
|12    |MUXF7     |  3226|
|13    |MUXF8     |   393|
|14    |FDRE      | 28250|
|15    |FDSE      |    27|
|16    |LD        |    20|
|17    |IBUF      |    24|
|18    |OBUF      |    73|
+------+----------+------+

Report Instance Areas: 
+------+---------+-----------------------------------+------+
|      |Instance |Module                             |Cells |
+------+---------+-----------------------------------+------+
|1     |top      |                                   | 80091|
|2     |  n1_0   |neuron_layer1_rtl                  |  1763|
|3     |  n1_1   |neuron_layer1_rtl__parameterized0  |  1756|
|4     |  n1_10  |neuron_layer1_rtl__parameterized9  |  1757|
|5     |  n1_11  |neuron_layer1_rtl__parameterized10 |  1757|
|6     |  n1_12  |neuron_layer1_rtl__parameterized11 |  1758|
|7     |  n1_13  |neuron_layer1_rtl__parameterized12 |  1754|
|8     |  n1_14  |neuron_layer1_rtl__parameterized13 |  1753|
|9     |  n1_15  |neuron_layer1_rtl__parameterized14 |  1753|
|10    |  n1_2   |neuron_layer1_rtl__parameterized1  |  1755|
|11    |  n1_3   |neuron_layer1_rtl__parameterized2  |  1757|
|12    |  n1_4   |neuron_layer1_rtl__parameterized3  |  1753|
|13    |  n1_5   |neuron_layer1_rtl__parameterized4  |  1758|
|14    |  n1_6   |neuron_layer1_rtl__parameterized5  |  1758|
|15    |  n1_7   |neuron_layer1_rtl__parameterized6  |  1759|
|16    |  n1_8   |neuron_layer1_rtl__parameterized7  |  1756|
|17    |  n1_9   |neuron_layer1_rtl__parameterized8  |  1787|
|18    |  n2_0   |neuron_layer2_rtl                  |  3070|
|19    |  n2_1   |neuron_layer2_rtl__parameterized0  |  3769|
|20    |  n2_2   |neuron_layer2_rtl__parameterized1  |  3702|
|21    |  n2_3   |neuron_layer2_rtl__parameterized2  |  3059|
|22    |  n2_4   |neuron_layer2_rtl__parameterized3  |  3317|
|23    |  n2_5   |neuron_layer2_rtl__parameterized4  |  3416|
|24    |  n2_6   |neuron_layer2_rtl__parameterized5  |  3232|
|25    |  n2_7   |neuron_layer2_rtl__parameterized6  |  3079|
|26    |  n3_0   |neuron_layer3_rtl                  |  2284|
|27    |  n3_1   |neuron_layer3_rtl__parameterized0  |  2230|
|28    |  n3_2   |neuron_layer3_rtl__parameterized1  |  1941|
|29    |  n3_3   |neuron_layer3_rtl__parameterized2  |  2048|
|30    |  n3_4   |neuron_layer3_rtl__parameterized3  |  2107|
|31    |  n3_5   |neuron_layer3_rtl__parameterized4  |  2000|
|32    |  n3_6   |neuron_layer3_rtl__parameterized5  |  1921|
|33    |  n3_7   |neuron_layer3_rtl__parameterized6  |  1929|
|34    |  n4_0   |neuron_layer4_rtl                  |  1897|
|35    |  n4_1   |neuron_layer4_rtl__parameterized0  |  1982|
|36    |  n4_2   |neuron_layer4_rtl__parameterized1  |  2058|
|37    |  n4_3   |neuron_layer4_rtl__parameterized2  |  2133|
+------+---------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:12:30 ; elapsed = 00:14:28 . Memory (MB): peak = 2239.449 ; gain = 1986.254
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 639 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:11:27 ; elapsed = 00:14:23 . Memory (MB): peak = 2239.449 ; gain = 1531.434
Synthesis Optimization Complete : Time (s): cpu = 00:12:31 ; elapsed = 00:14:59 . Memory (MB): peak = 2239.449 ; gain = 1986.254
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7591 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  LD => LDCE: 20 instances

INFO: [Common 17-83] Releasing license: Synthesis
457 Infos, 301 Warnings, 5 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:13:02 ; elapsed = 00:15:48 . Memory (MB): peak = 2239.449 ; gain = 1998.004
INFO: [Common 17-1381] The checkpoint 'G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.runs/synth_1/network_rtl.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2239.449 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file network_rtl_utilization_synth.rpt -pb network_rtl_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2239.449 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Aug 26 19:34:06 2020...
