

================================================================
== Vivado HLS Report for 'dct_1d2'
================================================================
* Date:           Fri Oct 14 13:25:02 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        dct_prj
* Solution:       solution3
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 8.00 ns | 6.351 ns |   1.00 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34| 0.272 us | 0.272 us |   34|   34|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- DCT_Outer_Loop  |       32|       32|         5|          4|          1|     8|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      8|        -|        -|    -|
|Expression           |        -|      -|        0|      183|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        0|      -|      119|       16|    -|
|Multiplexer          |        -|      -|        -|      119|    -|
|Register             |        -|      -|      288|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      8|      407|      318|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |dct_mac_muladd_16jbC_U1  |dct_mac_muladd_16jbC  | i0 + i1 * i2 |
    |dct_mac_muladd_16lbW_U3  |dct_mac_muladd_16lbW  | i0 + i1 * i2 |
    |dct_mac_muladd_16lbW_U7  |dct_mac_muladd_16lbW  | i0 + i1 * i2 |
    |dct_mac_muladd_16lbW_U8  |dct_mac_muladd_16lbW  | i0 * i1 + i2 |
    |dct_mac_muladd_16mb6_U6  |dct_mac_muladd_16mb6  | i0 * i1 + i2 |
    |dct_mul_mul_16s_1kbM_U2  |dct_mul_mul_16s_1kbM  |    i0 * i1   |
    |dct_mul_mul_16s_1kbM_U4  |dct_mul_mul_16s_1kbM  |    i0 * i1   |
    |dct_mul_mul_16s_1kbM_U5  |dct_mul_mul_16s_1kbM  |    i0 * i1   |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +---------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |        Memory       |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |dct_coeff_table_0_U  |dct_1d2_dct_coeffbkb  |        0|  14|   2|    0|     8|   14|     1|          112|
    |dct_coeff_table_1_U  |dct_1d2_dct_coeffcud  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_coeff_table_2_U  |dct_1d2_dct_coeffdEe  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_coeff_table_3_U  |dct_1d2_dct_coeffeOg  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_coeff_table_4_U  |dct_1d2_dct_coefffYi  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_coeff_table_5_U  |dct_1d2_dct_coeffg8j  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_coeff_table_6_U  |dct_1d2_dct_coeffhbi  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_coeff_table_7_U  |dct_1d2_dct_coeffibs  |        0|  15|   2|    0|     8|   15|     1|          120|
    +---------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                |                      |        0| 119|  16|    0|    64|  119|     8|          952|
    +---------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln63_3_fu_496_p2  |     +    |      0|  0|  36|          29|          29|
    |add_ln63_7_fu_518_p2  |     +    |      0|  0|  29|          29|          29|
    |add_ln63_8_fu_447_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln63_fu_522_p2    |     +    |      0|  0|  29|          29|          29|
    |k_fu_425_p2           |     +    |      0|  0|  12|           4|           1|
    |icmp_ln55_fu_419_p2   |   icmp   |      0|  0|  11|           4|           5|
    |or_ln61_1_fu_329_p2   |    or    |      0|  0|   7|           7|           2|
    |or_ln61_2_fu_344_p2   |    or    |      0|  0|   7|           7|           2|
    |or_ln61_3_fu_359_p2   |    or    |      0|  0|   7|           7|           3|
    |or_ln61_4_fu_374_p2   |    or    |      0|  0|   7|           7|           3|
    |or_ln61_5_fu_389_p2   |    or    |      0|  0|   7|           7|           3|
    |or_ln61_6_fu_404_p2   |    or    |      0|  0|   7|           7|           3|
    |or_ln61_fu_314_p2     |    or    |      0|  0|   7|           7|           1|
    |ap_enable_pp0         |    xor   |      0|  0|   2|           1|           2|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 183|         153|         120|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_phi_mux_k_0_phi_fu_282_p4  |   9|          2|    4|          8|
    |k_0_reg_278                   |   9|          2|    4|          8|
    |src_address0                  |  27|          5|    6|         30|
    |src_address1                  |  27|          5|    6|         30|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 119|         23|   22|         85|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |add_ln63_1_reg_725            |  29|   0|   29|          0|
    |add_ln63_2_reg_730            |  29|   0|   29|          0|
    |add_ln63_3_reg_740            |  29|   0|   29|          0|
    |add_ln63_5_reg_745            |  29|   0|   29|          0|
    |add_ln63_8_reg_650            |   8|   0|    8|          0|
    |ap_CS_fsm                     |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |dct_coeff_table_2_lo_reg_695  |  15|   0|   15|          0|
    |dct_coeff_table_3_lo_reg_700  |  15|   0|   15|          0|
    |dct_coeff_table_4_lo_reg_705  |  15|   0|   15|          0|
    |dct_coeff_table_5_lo_reg_710  |  15|   0|   15|          0|
    |dct_coeff_table_6_lo_reg_715  |  15|   0|   15|          0|
    |dct_coeff_table_7_lo_reg_720  |  15|   0|   15|          0|
    |icmp_ln55_reg_641             |   1|   0|    1|          0|
    |k_0_reg_278                   |   4|   0|    4|          0|
    |k_reg_645                     |   4|   0|    4|          0|
    |mul_ln61_5_reg_735            |  29|   0|   29|          0|
    |src_addr_1_reg_606            |   3|   0|    6|          3|
    |src_addr_2_reg_611            |   3|   0|    6|          3|
    |src_addr_3_reg_616            |   3|   0|    6|          3|
    |src_addr_4_reg_621            |   3|   0|    6|          3|
    |src_addr_5_reg_626            |   3|   0|    6|          3|
    |src_addr_6_reg_631            |   3|   0|    6|          3|
    |src_addr_7_reg_636            |   3|   0|    6|          3|
    |src_addr_reg_601              |   3|   0|    6|          3|
    |zext_ln61_2_reg_596           |   4|   0|    8|          4|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 288|   0|  316|         28|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |    dct_1d2   | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |    dct_1d2   | return value |
|ap_start      |  in |    1| ap_ctrl_hs |    dct_1d2   | return value |
|ap_done       | out |    1| ap_ctrl_hs |    dct_1d2   | return value |
|ap_idle       | out |    1| ap_ctrl_hs |    dct_1d2   | return value |
|ap_ready      | out |    1| ap_ctrl_hs |    dct_1d2   | return value |
|src_address0  | out |    6|  ap_memory |      src     |     array    |
|src_ce0       | out |    1|  ap_memory |      src     |     array    |
|src_q0        |  in |   16|  ap_memory |      src     |     array    |
|src_address1  | out |    6|  ap_memory |      src     |     array    |
|src_ce1       | out |    1|  ap_memory |      src     |     array    |
|src_q1        |  in |   16|  ap_memory |      src     |     array    |
|src_offset    |  in |    4|   ap_none  |  src_offset  |    scalar    |
|dst_address0  | out |    6|  ap_memory |      dst     |     array    |
|dst_ce0       | out |    1|  ap_memory |      dst     |     array    |
|dst_we0       | out |    1|  ap_memory |      dst     |     array    |
|dst_d0        | out |   16|  ap_memory |      dst     |     array    |
|dst_offset    |  in |    4|   ap_none  |  dst_offset  |    scalar    |
+--------------+-----+-----+------------+--------------+--------------+

