// Seed: 1565457881
module module_0;
  assign id_1 = 1 - id_1;
  wire id_2, id_3;
endmodule
module module_1 (
    output wor id_0,
    output tri id_1,
    input supply1 id_2,
    input supply1 id_3,
    input wor id_4,
    input wor id_5,
    output supply1 id_6,
    output wire id_7,
    output tri0 id_8,
    input uwire id_9,
    input wor id_10,
    input tri1 id_11,
    input wand id_12,
    output uwire id_13,
    input tri1 id_14,
    output supply1 id_15
);
  wire id_17;
  module_0();
endmodule
