<profile>

<section name = "Vitis HLS Report for 'kernel_mhsa'" level="0">
<item name = "Date">Thu Oct  2 21:27:00 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">mhsa_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">versalhbm</item>
<item name = "Target device">xcv80-lsva4737-2MHP-e-S</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 3.696 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="entry_proc_U0">entry_proc, 0, 0, 0 ns, 0 ns, 0, 0, no</column>
<column name="Block_entry_gmem0_rd_proc_U0">Block_entry_gmem0_rd_proc, 1771889, 1771889, 7.088 ms, 7.088 ms, 1771889, 1771889, no</column>
<column name="Block_entry_proc_U0">Block_entry_proc, 1, 1, 4.000 ns, 4.000 ns, 1, 1, no</column>
<column name="RoPE_U0">RoPE, 427, 427, 1.708 us, 1.708 us, 427, 427, no</column>
<column name="RoPE_1_U0">RoPE_1, 427, 427, 1.708 us, 1.708 us, 427, 427, no</column>
<column name="Loop_CACHE_STORE_proc_U0">Loop_CACHE_STORE_proc, 783, 783, 3.132 us, 3.132 us, 783, 783, no</column>
<column name="Block_entry_att_0_wr_proc_U0">Block_entry_att_0_wr_proc, ?, ?, ?, ?, ?, ?, no</column>
<column name="Block_entry_xb_0_wr_proc_U0">Block_entry_xb_0_wr_proc, ?, ?, ?, ?, ?, ?, no</column>
<column name="matmul_1_U0">matmul_1, 590628, 590628, 2.363 ms, 2.363 ms, 590604, 590604, dataflow</column>
<column name="Loop_OUTPUT_WRITE_proc_U0">Loop_OUTPUT_WRITE_proc, 782, 782, 3.128 us, 3.128 us, 768, 768, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 90, -</column>
<column name="FIFO">-, -, 492, 579, -</column>
<column name="Instance">195, 104, 45195, 62047, 8</column>
<column name="Memory">216, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, 0, 19, -</column>
<column name="Register">-, -, 19, -, -</column>
<specialColumn name="Available SLR">2494, 3616, 1716138, 858069, 641</specialColumn>
<specialColumn name="Utilization SLR (%)">16, 2, 2, 7, 1</specialColumn>
<specialColumn name="Available">7482, 10848, 5148416, 2574208, 1925</specialColumn>
<specialColumn name="Utilization (%)">5, ~0, ~0, 2, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="Block_entry_att_0_wr_proc_U0">Block_entry_att_0_wr_proc, 66, 36, 10288, 9109, 0</column>
<column name="Block_entry_gmem0_rd_proc_U0">Block_entry_gmem0_rd_proc, 51, 6, 7244, 14511, 0</column>
<column name="Block_entry_proc_U0">Block_entry_proc, 0, 0, 388, 614, 0</column>
<column name="Block_entry_xb_0_wr_proc_U0">Block_entry_xb_0_wr_proc, 0, 8, 5518, 12211, 8</column>
<column name="Loop_CACHE_STORE_proc_U0">Loop_CACHE_STORE_proc, 0, 0, 285, 646, 0</column>
<column name="Loop_OUTPUT_WRITE_proc_U0">Loop_OUTPUT_WRITE_proc, 0, 0, 140, 229, 0</column>
<column name="RoPE_U0">RoPE, 1, 26, 2529, 5250, 0</column>
<column name="RoPE_1_U0">RoPE_1, 1, 26, 2529, 5250, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 602, 1064, 0</column>
<column name="entry_proc_U0">entry_proc, 0, 0, 2, 5, 0</column>
<column name="gmem0_m_axi_U">gmem0_m_axi, 9, 0, 2784, 1747, 0</column>
<column name="gmem1_m_axi_U">gmem1_m_axi, 8, 0, 1266, 759, 0</column>
<column name="gmem2_m_axi_U">gmem2_m_axi, 9, 0, 2784, 1747, 0</column>
<column name="gmem3_m_axi_U">gmem3_m_axi, 9, 0, 2784, 1747, 0</column>
<column name="gmem5_m_axi_U">gmem5_m_axi, 8, 0, 1266, 759, 0</column>
<column name="gmem6_m_axi_U">gmem6_m_axi, 8, 0, 1266, 759, 0</column>
<column name="gmem7_m_axi_U">gmem7_m_axi, 8, 0, 1266, 759, 0</column>
<column name="matmul_1_U0">matmul_1, 17, 2, 2254, 4881, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="att_U">att_RAM_AUTO_1R1W, 2, 0, 0, 0, 512, 32, 1, 16384</column>
<column name="att_1_U">att_RAM_AUTO_1R1W, 2, 0, 0, 0, 512, 32, 1, 16384</column>
<column name="att_2_U">att_RAM_AUTO_1R1W, 2, 0, 0, 0, 512, 32, 1, 16384</column>
<column name="att_3_U">att_RAM_AUTO_1R1W, 2, 0, 0, 0, 512, 32, 1, 16384</column>
<column name="att_4_U">att_RAM_AUTO_1R1W, 2, 0, 0, 0, 512, 32, 1, 16384</column>
<column name="att_5_U">att_RAM_AUTO_1R1W, 2, 0, 0, 0, 512, 32, 1, 16384</column>
<column name="att_6_U">att_RAM_AUTO_1R1W, 2, 0, 0, 0, 512, 32, 1, 16384</column>
<column name="att_7_U">att_RAM_AUTO_1R1W, 2, 0, 0, 0, 512, 32, 1, 16384</column>
<column name="att_8_U">att_RAM_AUTO_1R1W, 2, 0, 0, 0, 512, 32, 1, 16384</column>
<column name="att_9_U">att_RAM_AUTO_1R1W, 2, 0, 0, 0, 512, 32, 1, 16384</column>
<column name="att_10_U">att_RAM_AUTO_1R1W, 2, 0, 0, 0, 512, 32, 1, 16384</column>
<column name="att_11_U">att_RAM_AUTO_1R1W, 2, 0, 0, 0, 512, 32, 1, 16384</column>
<column name="out_q_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="out_q_1_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="out_q_2_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="out_q_3_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="out_q_4_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="out_q_5_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="out_q_6_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="out_q_7_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="out_q_8_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="out_q_9_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="out_q_10_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="out_q_11_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="out_q_12_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="out_q_13_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="out_q_14_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="out_q_15_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="out_k_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="out_k_1_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="out_k_2_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="out_k_3_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="out_k_4_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="out_k_5_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="out_k_6_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="out_k_7_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="out_k_8_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="out_k_9_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="out_k_10_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="out_k_11_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="out_k_12_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="out_k_13_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="out_k_14_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="out_k_15_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="out_v_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="out_v_1_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="out_v_2_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="out_v_3_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="out_v_4_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="out_v_5_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="out_v_6_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="out_v_7_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="out_v_8_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="out_v_9_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="out_v_10_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="out_v_11_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="out_v_12_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="out_v_13_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="out_v_14_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="out_v_15_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="xb_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="xb_1_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="xb_2_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="xb_3_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="xb_4_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="xb_5_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="xb_6_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="xb_7_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="xb_8_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="xb_9_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="xb_10_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="xb_11_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="xb_12_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="xb_13_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="xb_14_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="xb_15_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="xb2_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="xb2_1_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="xb2_2_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="xb2_3_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="xb2_4_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="xb2_5_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="xb2_6_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="xb2_7_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="xb2_8_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="xb2_9_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="xb2_10_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="xb2_11_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="xb2_12_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="xb2_13_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="xb2_14_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="xb2_15_U">out_q_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 48, 32, 1, 1536</column>
<column name="out_q_rope_U">out_q_rope_RAM_AUTO_1R1W, 2, 0, 0, 0, 96, 32, 1, 3072</column>
<column name="out_q_rope_1_U">out_q_rope_RAM_AUTO_1R1W, 2, 0, 0, 0, 96, 32, 1, 3072</column>
<column name="out_q_rope_2_U">out_q_rope_RAM_AUTO_1R1W, 2, 0, 0, 0, 96, 32, 1, 3072</column>
<column name="out_q_rope_3_U">out_q_rope_RAM_AUTO_1R1W, 2, 0, 0, 0, 96, 32, 1, 3072</column>
<column name="out_q_rope_4_U">out_q_rope_RAM_AUTO_1R1W, 2, 0, 0, 0, 96, 32, 1, 3072</column>
<column name="out_q_rope_5_U">out_q_rope_RAM_AUTO_1R1W, 2, 0, 0, 0, 96, 32, 1, 3072</column>
<column name="out_q_rope_6_U">out_q_rope_RAM_AUTO_1R1W, 2, 0, 0, 0, 96, 32, 1, 3072</column>
<column name="out_q_rope_7_U">out_q_rope_RAM_AUTO_1R1W, 2, 0, 0, 0, 96, 32, 1, 3072</column>
<column name="out_k_rope_U">out_q_rope_RAM_AUTO_1R1W, 2, 0, 0, 0, 96, 32, 1, 3072</column>
<column name="out_k_rope_1_U">out_q_rope_RAM_AUTO_1R1W, 2, 0, 0, 0, 96, 32, 1, 3072</column>
<column name="out_k_rope_2_U">out_q_rope_RAM_AUTO_1R1W, 2, 0, 0, 0, 96, 32, 1, 3072</column>
<column name="out_k_rope_3_U">out_q_rope_RAM_AUTO_1R1W, 2, 0, 0, 0, 96, 32, 1, 3072</column>
<column name="out_k_rope_4_U">out_q_rope_RAM_AUTO_1R1W, 2, 0, 0, 0, 96, 32, 1, 3072</column>
<column name="out_k_rope_5_U">out_q_rope_RAM_AUTO_1R1W, 2, 0, 0, 0, 96, 32, 1, 3072</column>
<column name="out_k_rope_6_U">out_q_rope_RAM_AUTO_1R1W, 2, 0, 0, 0, 96, 32, 1, 3072</column>
<column name="out_k_rope_7_U">out_q_rope_RAM_AUTO_1R1W, 2, 0, 0, 0, 96, 32, 1, 3072</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="add126_loc_channel_U">0, 7, 0, -, 4, 32, 128</column>
<column name="current_token_c_channel_U">0, 9, 0, -, 7, 64, 448</column>
<column name="key_cache_c6_U">0, 7, 0, -, 3, 64, 192</column>
<column name="key_cache_c_U">0, 133, 0, -, 2, 64, 128</column>
<column name="mul7_loc_c2_channel_U">0, 7, 0, -, 4, 32, 128</column>
<column name="mul7_loc_c_channel_U">0, 70, 0, -, 2, 32, 64</column>
<column name="p_loc105_channel_U">0, 7, 0, -, 3, 64, 192</column>
<column name="p_loc106_c1_channel_U">0, 7, 0, -, 4, 33, 132</column>
<column name="p_loc106_c_channel_U">0, 133, 0, -, 2, 33, 66</column>
<column name="p_loc_channel_U">0, 7, 0, -, 3, 64, 192</column>
<column name="position_c3_channel_U">0, 7, 0, -, 3, 32, 96</column>
<column name="position_c4_U">0, 7, 0, -, 3, 32, 96</column>
<column name="position_c5_U">0, 7, 0, -, 3, 32, 96</column>
<column name="position_c_channel_U">0, 70, 0, -, 2, 32, 64</column>
<column name="value_cache_c7_U">0, 7, 0, -, 3, 64, 192</column>
<column name="value_cache_c_U">0, 7, 0, -, 3, 64, 192</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="Block_entry_att_0_wr_proc_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="Block_entry_gmem0_rd_proc_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="Block_entry_gmem0_rd_proc_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="Block_entry_proc_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="Block_entry_proc_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="Block_entry_xb_0_wr_proc_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="Loop_CACHE_STORE_proc_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="Loop_OUTPUT_WRITE_proc_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_att">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_current_token_c_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_mul7_loc_c2_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_out_k_15">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_out_k_rope_7">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_out_q_15">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_out_q_rope_7">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_out_v_15">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_p_loc105_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_position_c3_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_position_c_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_xb">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_xb2_15">and, 0, 0, 2, 1, 1</column>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_done">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_ready">and, 0, 0, 2, 1, 1</column>
<column name="entry_proc_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="matmul_1_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Block_entry_att_0_wr_proc_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Block_entry_gmem0_rd_proc_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Block_entry_proc_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Block_entry_xb_0_wr_proc_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_att">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_current_token_c_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_mul7_loc_c2_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_out_k_15">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_out_k_rope_7">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_out_q_15">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_out_q_rope_7">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_out_v_15">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_p_loc105_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_position_c3_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_position_c_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_xb">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_xb2_15">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_entry_proc_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_matmul_1_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_sync_reg_Block_entry_att_0_wr_proc_U0_ap_ready">1, 2, 1, 2</column>
<column name="ap_sync_reg_Block_entry_gmem0_rd_proc_U0_ap_ready">1, 2, 1, 2</column>
<column name="ap_sync_reg_Block_entry_proc_U0_ap_ready">1, 2, 1, 2</column>
<column name="ap_sync_reg_Block_entry_xb_0_wr_proc_U0_ap_ready">1, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_att">1, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_current_token_c_channel">1, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_mul7_loc_c2_channel">1, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_out_k_15">1, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_out_k_rope_7">1, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_out_q_15">1, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_out_q_rope_7">1, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_out_v_15">1, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_p_loc105_channel">1, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_position_c3_channel">1, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_position_c_channel">1, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_xb">1, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_xb2_15">1, 2, 1, 2</column>
<column name="ap_sync_reg_entry_proc_U0_ap_ready">1, 2, 1, 2</column>
<column name="ap_sync_reg_matmul_1_U0_ap_ready">1, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_sync_reg_Block_entry_att_0_wr_proc_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_Block_entry_gmem0_rd_proc_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_Block_entry_proc_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_Block_entry_xb_0_wr_proc_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_att">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_current_token_c_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_mul7_loc_c2_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_out_k_15">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_out_k_rope_7">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_out_q_15">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_out_q_rope_7">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_out_v_15">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_p_loc105_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_position_c3_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_position_c_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_xb">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_xb2_15">1, 0, 1, 0</column>
<column name="ap_sync_reg_entry_proc_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_matmul_1_U0_ap_ready">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 7, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 7, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, kernel_mhsa, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, kernel_mhsa, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, kernel_mhsa, return value</column>
<column name="m_axi_gmem0_AWVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLEN">out, 8, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WDATA">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WSTRB">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WLAST">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLEN">out, 8, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RDATA">in, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RLAST">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem1_AWVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLEN">out, 8, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WDATA">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WSTRB">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WLAST">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLEN">out, 8, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RDATA">in, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RLAST">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem2_AWVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWADDR">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWLEN">out, 8, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WDATA">out, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WSTRB">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WLAST">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARADDR">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARLEN">out, 8, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RDATA">in, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RLAST">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RUSER">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BUSER">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem3_AWVALID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWREADY">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWADDR">out, 64, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWLEN">out, 8, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWSIZE">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWBURST">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWLOCK">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWCACHE">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWPROT">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWQOS">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWREGION">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWUSER">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WVALID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WREADY">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WDATA">out, 32, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WSTRB">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WLAST">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WUSER">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARVALID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARREADY">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARADDR">out, 64, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARLEN">out, 8, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARSIZE">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARBURST">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARLOCK">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARCACHE">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARPROT">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARQOS">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARREGION">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARUSER">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RVALID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RREADY">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RDATA">in, 32, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RLAST">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RUSER">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RRESP">in, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BVALID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BREADY">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BRESP">in, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BUSER">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem5_AWVALID">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWREADY">in, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWADDR">out, 64, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWID">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWLEN">out, 8, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWSIZE">out, 3, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWBURST">out, 2, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWLOCK">out, 2, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWCACHE">out, 4, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWPROT">out, 3, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWQOS">out, 4, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWREGION">out, 4, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWUSER">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_WVALID">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_WREADY">in, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_WDATA">out, 32, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_WSTRB">out, 4, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_WLAST">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_WID">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_WUSER">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARVALID">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARREADY">in, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARADDR">out, 64, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARID">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARLEN">out, 8, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARSIZE">out, 3, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARBURST">out, 2, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARLOCK">out, 2, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARCACHE">out, 4, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARPROT">out, 3, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARQOS">out, 4, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARREGION">out, 4, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARUSER">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_RVALID">in, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_RREADY">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_RDATA">in, 32, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_RLAST">in, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_RID">in, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_RUSER">in, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_RRESP">in, 2, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_BVALID">in, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_BREADY">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_BRESP">in, 2, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_BID">in, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_BUSER">in, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem6_AWVALID">out, 1, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_AWREADY">in, 1, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_AWADDR">out, 64, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_AWID">out, 1, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_AWLEN">out, 8, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_AWSIZE">out, 3, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_AWBURST">out, 2, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_AWLOCK">out, 2, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_AWCACHE">out, 4, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_AWPROT">out, 3, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_AWQOS">out, 4, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_AWREGION">out, 4, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_AWUSER">out, 1, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_WVALID">out, 1, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_WREADY">in, 1, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_WDATA">out, 32, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_WSTRB">out, 4, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_WLAST">out, 1, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_WID">out, 1, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_WUSER">out, 1, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_ARVALID">out, 1, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_ARREADY">in, 1, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_ARADDR">out, 64, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_ARID">out, 1, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_ARLEN">out, 8, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_ARSIZE">out, 3, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_ARBURST">out, 2, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_ARLOCK">out, 2, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_ARCACHE">out, 4, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_ARPROT">out, 3, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_ARQOS">out, 4, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_ARREGION">out, 4, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_ARUSER">out, 1, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_RVALID">in, 1, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_RREADY">out, 1, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_RDATA">in, 32, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_RLAST">in, 1, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_RID">in, 1, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_RUSER">in, 1, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_RRESP">in, 2, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_BVALID">in, 1, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_BREADY">out, 1, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_BRESP">in, 2, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_BID">in, 1, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_BUSER">in, 1, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem7_AWVALID">out, 1, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_AWREADY">in, 1, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_AWADDR">out, 64, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_AWID">out, 1, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_AWLEN">out, 8, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_AWSIZE">out, 3, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_AWBURST">out, 2, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_AWLOCK">out, 2, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_AWCACHE">out, 4, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_AWPROT">out, 3, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_AWQOS">out, 4, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_AWREGION">out, 4, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_AWUSER">out, 1, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_WVALID">out, 1, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_WREADY">in, 1, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_WDATA">out, 32, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_WSTRB">out, 4, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_WLAST">out, 1, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_WID">out, 1, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_WUSER">out, 1, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_ARVALID">out, 1, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_ARREADY">in, 1, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_ARADDR">out, 64, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_ARID">out, 1, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_ARLEN">out, 8, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_ARSIZE">out, 3, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_ARBURST">out, 2, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_ARLOCK">out, 2, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_ARCACHE">out, 4, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_ARPROT">out, 3, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_ARQOS">out, 4, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_ARREGION">out, 4, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_ARUSER">out, 1, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_RVALID">in, 1, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_RREADY">out, 1, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_RDATA">in, 32, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_RLAST">in, 1, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_RID">in, 1, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_RUSER">in, 1, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_RRESP">in, 2, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_BVALID">in, 1, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_BREADY">out, 1, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_BRESP">in, 2, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_BID">in, 1, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_BUSER">in, 1, m_axi, gmem7, pointer</column>
</table>
</item>
</section>
</profile>
