module ram2(data_in,data_out,addr,wr,cs);
input [9:0] addr;
input [7:0] data_in;
output [7:0] data_out;
input wr,cs;

reg [7:0] mem [1023:0];
assign data_out=mem[addr];
always @(wr or cs)
if(wr) mem[addr]=data_in;

endmodule