{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669821480249 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669821480249 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 20:48:00 2022 " "Processing started: Wed Nov 30 20:48:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669821480249 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821480249 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 224_Iterations -c Main " "Command: quartus_map --read_settings_files=on --write_settings_files=off 224_Iterations -c Main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821480249 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669821480690 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669821480690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf_alt.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rf_alt.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF-RF_bhv " "Found design unit 1: RF-RF_bhv" {  } { { "RF_alt.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF_alt.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490495 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF " "Found entity 1: RF" {  } { { "RF_alt.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF_alt.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490495 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" DATAPATH.vhdl(41) " "VHDL syntax error at DATAPATH.vhdl(41) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/DATAPATH.vhdl" 41 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490511 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"component\";  expecting \";\", or an identifier (\"component\" is a reserved keyword), or \"entity\" DATAPATH.vhdl(51) " "VHDL syntax error at DATAPATH.vhdl(51) near text \"component\";  expecting \";\", or an identifier (\"component\" is a reserved keyword), or \"entity\"" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/DATAPATH.vhdl" 51 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490511 ""}
{ "Error" "EVRFX_VHDL_UNEXPECTED_EOF_ERR" ";  expecting \"end\" DATAPATH.vhdl(280) " "VHDL Syntax error at DATAPATH.vhdl(280): experienced unexpected end-of-file ;  expecting \"end\"" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/DATAPATH.vhdl" 280 0 0 } }  } 0 10522 "VHDL Syntax error at %2!s!: experienced unexpected end-of-file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file datapath.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file lu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lu-lu_bhv " "Found design unit 1: lu-lu_bhv" {  } { { "LU.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/LU.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490511 ""} { "Info" "ISGN_ENTITY_NAME" "1 lu " "Found entity 1: lu" {  } { { "LU.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/LU.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490511 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" FSM.vhdl(51) " "VHDL syntax error at FSM.vhdl(51) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "FSM.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/FSM.vhdl" 51 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490511 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" FSM.vhdl(63) " "VHDL syntax error at FSM.vhdl(63) near text \"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "FSM.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/FSM.vhdl" 63 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490511 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" FSM.vhdl(69) " "VHDL syntax error at FSM.vhdl(69) near text \"then\";  expecting \"<=\"" {  } { { "FSM.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/FSM.vhdl" 69 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490511 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement FSM.vhdl(71) " "VHDL syntax error at FSM.vhdl(71) near text \"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement" {  } { { "FSM.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/FSM.vhdl" 71 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490511 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" FSM.vhdl(72) " "VHDL syntax error at FSM.vhdl(72) near text \"then\";  expecting \"<=\"" {  } { { "FSM.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/FSM.vhdl" 72 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490511 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" FSM.vhdl(74) " "VHDL syntax error at FSM.vhdl(74) near text \"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "FSM.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/FSM.vhdl" 74 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file fsm.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf_da_in_mux.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rf_da_in_mux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF_DA_IN_MUX-arch " "Found design unit 1: RF_DA_IN_MUX-arch" {  } { { "RF_DA_IN_MUX.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF_DA_IN_MUX.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490511 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF_DA_IN_MUX " "Found entity 1: RF_DA_IN_MUX" {  } { { "RF_DA_IN_MUX.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF_DA_IN_MUX.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf_ad_out1_mux.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rf_ad_out1_mux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF_AD_OUT1_MUX-arch " "Found design unit 1: RF_AD_OUT1_MUX-arch" {  } { { "RF_AD_OUT1_MUX.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF_AD_OUT1_MUX.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490524 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF_AD_OUT1_MUX " "Found entity 1: RF_AD_OUT1_MUX" {  } { { "RF_AD_OUT1_MUX.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF_AD_OUT1_MUX.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf_ad_in_mux.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rf_ad_in_mux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF_AD_IN_MUX-arch " "Found design unit 1: RF_AD_IN_MUX-arch" {  } { { "RF_AD_IN_MUX.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF_AD_IN_MUX.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490527 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF_AD_IN_MUX " "Found entity 1: RF_AD_IN_MUX" {  } { { "RF_AD_IN_MUX.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF_AD_IN_MUX.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490527 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "RF work RF.vhdl(4) " "VHDL Primary Unit Declaration error at RF.vhdl(4): primary unit \"RF\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 4 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1669821490527 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "RF RF_alt.vhdl(4) " "HDL error at RF_alt.vhdl(4): see declaration for object \"RF\"" {  } { { "RF_alt.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF_alt.vhdl" 4 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669821490527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file rf.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file register.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-reg_bhv " "Found design unit 1: reg-reg_bhv" {  } { { "register.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/register.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490535 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "register.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/register.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490535 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"<\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" mem.vhdl(4) " "VHDL syntax error at mem.vhdl(4) near text \"<\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/mem.vhdl" 4 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490535 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "mem_blk mem.vhdl(8) " "Ignored construct mem_blk at mem.vhdl(8) due to previous errors" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/mem.vhdl" 8 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1669821490535 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"<\";  expecting \"begin\", or a declaration statement mem.vhdl(21) " "VHDL syntax error at mem.vhdl(21) near text \"<\";  expecting \"begin\", or a declaration statement" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/mem.vhdl" 21 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490535 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"begin\", or a declaration statement mem.vhdl(23) " "VHDL syntax error at mem.vhdl(23) near text \"=\";  expecting \"begin\", or a declaration statement" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/mem.vhdl" 23 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490535 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\">\";  expecting \"begin\", or a declaration statement mem.vhdl(26) " "VHDL syntax error at mem.vhdl(26) near text \">\";  expecting \"begin\", or a declaration statement" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/mem.vhdl" 26 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490535 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"<\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement mem.vhdl(36) " "VHDL syntax error at mem.vhdl(36) near text \"<\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/mem.vhdl" 36 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490535 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement mem.vhdl(41) " "VHDL syntax error at mem.vhdl(41) near text \"=\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/mem.vhdl" 41 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490535 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\">\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement mem.vhdl(43) " "VHDL syntax error at mem.vhdl(43) near text \">\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/mem.vhdl" 43 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490535 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"<\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement mem.vhdl(53) " "VHDL syntax error at mem.vhdl(53) near text \"<\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/mem.vhdl" 53 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490535 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement mem.vhdl(57) " "VHDL syntax error at mem.vhdl(57) near text \"=\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/mem.vhdl" 57 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490535 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\">\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement mem.vhdl(59) " "VHDL syntax error at mem.vhdl(59) near text \">\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/mem.vhdl" 59 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file mem.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490535 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" IR.vhdl(15) " "VHDL syntax error at IR.vhdl(15) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/IR.vhdl" 15 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490543 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" IR.vhdl(20) " "VHDL syntax error at IR.vhdl(20) near text \"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/IR.vhdl" 20 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file ir.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-a1 " "Found design unit 1: ALU-a1" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALU.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490543 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALU.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490543 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement T2_MUX.vhd(36) " "VHDL syntax error at T2_MUX.vhd(36) near text \"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement" {  } { { "T2_MUX.vhd" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/T2_MUX.vhd" 36 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490543 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" T2_MUX.vhd(36) " "VHDL syntax error at T2_MUX.vhd(36) near text \"then\";  expecting \"<=\"" {  } { { "T2_MUX.vhd" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/T2_MUX.vhd" 36 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490543 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" T2_MUX.vhd(38) " "VHDL syntax error at T2_MUX.vhd(38) near text \"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "T2_MUX.vhd" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/T2_MUX.vhd" 38 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t2_mux.vhd 0 0 " "Found 0 design units, including 0 entities, in source file t2_mux.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490543 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement T1_MUX.vhd(42) " "VHDL syntax error at T1_MUX.vhd(42) near text \"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement" {  } { { "T1_MUX.vhd" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/T1_MUX.vhd" 42 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490543 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" T1_MUX.vhd(42) " "VHDL syntax error at T1_MUX.vhd(42) near text \"then\";  expecting \"<=\"" {  } { { "T1_MUX.vhd" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/T1_MUX.vhd" 42 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490543 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" T1_MUX.vhd(44) " "VHDL syntax error at T1_MUX.vhd(44) near text \"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "T1_MUX.vhd" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/T1_MUX.vhd" 44 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t1_mux.vhd 0 0 " "Found 0 design units, including 0 entities, in source file t1_mux.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_data_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_data_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_DATA_MUX-arch " "Found design unit 1: MEM_DATA_MUX-arch" {  } { { "MEM_DATA_MUX.vhd" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/MEM_DATA_MUX.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490543 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_DATA_MUX " "Found entity 1: MEM_DATA_MUX" {  } { { "MEM_DATA_MUX.vhd" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/MEM_DATA_MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_add_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_add_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_ADD_MUX-arch " "Found design unit 1: MEM_ADD_MUX-arch" {  } { { "MEM_ADD_MUX.vhd" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/MEM_ADD_MUX.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490559 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_ADD_MUX " "Found entity 1: MEM_ADD_MUX" {  } { { "MEM_ADD_MUX.vhd" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/MEM_ADD_MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR_MUX-arch " "Found design unit 1: IR_MUX-arch" {  } { { "IR_MUX.vhd" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/IR_MUX.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490559 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR_MUX " "Found entity 1: IR_MUX" {  } { { "IR_MUX.vhd" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/IR_MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alub_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alub_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUB_MUX-arch " "Found design unit 1: ALUB_MUX-arch" {  } { { "ALUB_MUX.vhd" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALUB_MUX.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490559 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUB_MUX " "Found entity 1: ALUB_MUX" {  } { { "ALUB_MUX.vhd" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALUB_MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alua_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alua_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUA_MUX-arch " "Found design unit 1: ALUA_MUX-arch" {  } { { "ALUA_MUX.vhd" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALUA_MUX.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490559 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUA_MUX " "Found entity 1: ALUA_MUX" {  } { { "ALUA_MUX.vhd" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALUA_MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.vhdl 4 2 " "Found 4 design units, including 2 entities, in source file signextend.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 se6-se6_bhv " "Found design unit 1: se6-se6_bhv" {  } { { "signextend.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/signextend.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490559 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 se9-se9_bhv " "Found design unit 2: se9-se9_bhv" {  } { { "signextend.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/signextend.vhdl" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490559 ""} { "Info" "ISGN_ENTITY_NAME" "1 se6 " "Found entity 1: se6" {  } { { "signextend.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/signextend.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490559 ""} { "Info" "ISGN_ENTITY_NAME" "2 se9 " "Found entity 2: se9" {  } { { "signextend.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/signextend.vhdl" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priorityencoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file priorityencoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PEN-PEN_bhv " "Found design unit 1: PEN-PEN_bhv" {  } { { "priorityencoder.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/priorityencoder.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490575 ""} { "Info" "ISGN_ENTITY_NAME" "1 PEN " "Found entity 1: PEN" {  } { { "priorityencoder.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/priorityencoder.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490575 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 30 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 30 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669821490678 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 30 20:48:10 2022 " "Processing ended: Wed Nov 30 20:48:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669821490678 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669821490678 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669821490678 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490678 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669821480249 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669821480249 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 20:48:00 2022 " "Processing started: Wed Nov 30 20:48:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669821480249 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821480249 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 224_Iterations -c Main " "Command: quartus_map --read_settings_files=on --write_settings_files=off 224_Iterations -c Main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821480249 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669821480690 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669821480690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf_alt.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rf_alt.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF-RF_bhv " "Found design unit 1: RF-RF_bhv" {  } { { "RF_alt.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF_alt.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490495 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF " "Found entity 1: RF" {  } { { "RF_alt.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF_alt.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490495 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" DATAPATH.vhdl(41) " "VHDL syntax error at DATAPATH.vhdl(41) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/DATAPATH.vhdl" 41 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490511 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"component\";  expecting \";\", or an identifier (\"component\" is a reserved keyword), or \"entity\" DATAPATH.vhdl(51) " "VHDL syntax error at DATAPATH.vhdl(51) near text \"component\";  expecting \";\", or an identifier (\"component\" is a reserved keyword), or \"entity\"" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/DATAPATH.vhdl" 51 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490511 ""}
{ "Error" "EVRFX_VHDL_UNEXPECTED_EOF_ERR" ";  expecting \"end\" DATAPATH.vhdl(280) " "VHDL Syntax error at DATAPATH.vhdl(280): experienced unexpected end-of-file ;  expecting \"end\"" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/DATAPATH.vhdl" 280 0 0 } }  } 0 10522 "VHDL Syntax error at %2!s!: experienced unexpected end-of-file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file datapath.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file lu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lu-lu_bhv " "Found design unit 1: lu-lu_bhv" {  } { { "LU.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/LU.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490511 ""} { "Info" "ISGN_ENTITY_NAME" "1 lu " "Found entity 1: lu" {  } { { "LU.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/LU.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490511 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" FSM.vhdl(51) " "VHDL syntax error at FSM.vhdl(51) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "FSM.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/FSM.vhdl" 51 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490511 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" FSM.vhdl(63) " "VHDL syntax error at FSM.vhdl(63) near text \"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "FSM.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/FSM.vhdl" 63 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490511 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" FSM.vhdl(69) " "VHDL syntax error at FSM.vhdl(69) near text \"then\";  expecting \"<=\"" {  } { { "FSM.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/FSM.vhdl" 69 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490511 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement FSM.vhdl(71) " "VHDL syntax error at FSM.vhdl(71) near text \"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement" {  } { { "FSM.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/FSM.vhdl" 71 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490511 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" FSM.vhdl(72) " "VHDL syntax error at FSM.vhdl(72) near text \"then\";  expecting \"<=\"" {  } { { "FSM.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/FSM.vhdl" 72 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490511 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" FSM.vhdl(74) " "VHDL syntax error at FSM.vhdl(74) near text \"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "FSM.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/FSM.vhdl" 74 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file fsm.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf_da_in_mux.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rf_da_in_mux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF_DA_IN_MUX-arch " "Found design unit 1: RF_DA_IN_MUX-arch" {  } { { "RF_DA_IN_MUX.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF_DA_IN_MUX.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490511 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF_DA_IN_MUX " "Found entity 1: RF_DA_IN_MUX" {  } { { "RF_DA_IN_MUX.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF_DA_IN_MUX.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf_ad_out1_mux.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rf_ad_out1_mux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF_AD_OUT1_MUX-arch " "Found design unit 1: RF_AD_OUT1_MUX-arch" {  } { { "RF_AD_OUT1_MUX.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF_AD_OUT1_MUX.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490524 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF_AD_OUT1_MUX " "Found entity 1: RF_AD_OUT1_MUX" {  } { { "RF_AD_OUT1_MUX.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF_AD_OUT1_MUX.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf_ad_in_mux.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rf_ad_in_mux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF_AD_IN_MUX-arch " "Found design unit 1: RF_AD_IN_MUX-arch" {  } { { "RF_AD_IN_MUX.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF_AD_IN_MUX.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490527 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF_AD_IN_MUX " "Found entity 1: RF_AD_IN_MUX" {  } { { "RF_AD_IN_MUX.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF_AD_IN_MUX.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490527 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "RF work RF.vhdl(4) " "VHDL Primary Unit Declaration error at RF.vhdl(4): primary unit \"RF\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "RF.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF.vhdl" 4 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1669821490527 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "RF RF_alt.vhdl(4) " "HDL error at RF_alt.vhdl(4): see declaration for object \"RF\"" {  } { { "RF_alt.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/RF_alt.vhdl" 4 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669821490527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file rf.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file register.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-reg_bhv " "Found design unit 1: reg-reg_bhv" {  } { { "register.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/register.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490535 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "register.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/register.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490535 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"<\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" mem.vhdl(4) " "VHDL syntax error at mem.vhdl(4) near text \"<\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/mem.vhdl" 4 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490535 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "mem_blk mem.vhdl(8) " "Ignored construct mem_blk at mem.vhdl(8) due to previous errors" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/mem.vhdl" 8 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1669821490535 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"<\";  expecting \"begin\", or a declaration statement mem.vhdl(21) " "VHDL syntax error at mem.vhdl(21) near text \"<\";  expecting \"begin\", or a declaration statement" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/mem.vhdl" 21 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490535 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"begin\", or a declaration statement mem.vhdl(23) " "VHDL syntax error at mem.vhdl(23) near text \"=\";  expecting \"begin\", or a declaration statement" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/mem.vhdl" 23 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490535 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\">\";  expecting \"begin\", or a declaration statement mem.vhdl(26) " "VHDL syntax error at mem.vhdl(26) near text \">\";  expecting \"begin\", or a declaration statement" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/mem.vhdl" 26 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490535 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"<\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement mem.vhdl(36) " "VHDL syntax error at mem.vhdl(36) near text \"<\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/mem.vhdl" 36 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490535 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement mem.vhdl(41) " "VHDL syntax error at mem.vhdl(41) near text \"=\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/mem.vhdl" 41 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490535 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\">\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement mem.vhdl(43) " "VHDL syntax error at mem.vhdl(43) near text \">\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/mem.vhdl" 43 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490535 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"<\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement mem.vhdl(53) " "VHDL syntax error at mem.vhdl(53) near text \"<\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/mem.vhdl" 53 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490535 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement mem.vhdl(57) " "VHDL syntax error at mem.vhdl(57) near text \"=\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/mem.vhdl" 57 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490535 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\">\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement mem.vhdl(59) " "VHDL syntax error at mem.vhdl(59) near text \">\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/mem.vhdl" 59 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file mem.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490535 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" IR.vhdl(15) " "VHDL syntax error at IR.vhdl(15) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/IR.vhdl" 15 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490543 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" IR.vhdl(20) " "VHDL syntax error at IR.vhdl(20) near text \"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/IR.vhdl" 20 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file ir.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-a1 " "Found design unit 1: ALU-a1" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALU.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490543 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALU.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490543 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement T2_MUX.vhd(36) " "VHDL syntax error at T2_MUX.vhd(36) near text \"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement" {  } { { "T2_MUX.vhd" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/T2_MUX.vhd" 36 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490543 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" T2_MUX.vhd(36) " "VHDL syntax error at T2_MUX.vhd(36) near text \"then\";  expecting \"<=\"" {  } { { "T2_MUX.vhd" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/T2_MUX.vhd" 36 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490543 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" T2_MUX.vhd(38) " "VHDL syntax error at T2_MUX.vhd(38) near text \"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "T2_MUX.vhd" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/T2_MUX.vhd" 38 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t2_mux.vhd 0 0 " "Found 0 design units, including 0 entities, in source file t2_mux.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490543 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement T1_MUX.vhd(42) " "VHDL syntax error at T1_MUX.vhd(42) near text \"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement" {  } { { "T1_MUX.vhd" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/T1_MUX.vhd" 42 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490543 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" T1_MUX.vhd(42) " "VHDL syntax error at T1_MUX.vhd(42) near text \"then\";  expecting \"<=\"" {  } { { "T1_MUX.vhd" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/T1_MUX.vhd" 42 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490543 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" T1_MUX.vhd(44) " "VHDL syntax error at T1_MUX.vhd(44) near text \"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "T1_MUX.vhd" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/T1_MUX.vhd" 44 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t1_mux.vhd 0 0 " "Found 0 design units, including 0 entities, in source file t1_mux.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_data_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_data_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_DATA_MUX-arch " "Found design unit 1: MEM_DATA_MUX-arch" {  } { { "MEM_DATA_MUX.vhd" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/MEM_DATA_MUX.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490543 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_DATA_MUX " "Found entity 1: MEM_DATA_MUX" {  } { { "MEM_DATA_MUX.vhd" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/MEM_DATA_MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_add_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_add_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_ADD_MUX-arch " "Found design unit 1: MEM_ADD_MUX-arch" {  } { { "MEM_ADD_MUX.vhd" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/MEM_ADD_MUX.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490559 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_ADD_MUX " "Found entity 1: MEM_ADD_MUX" {  } { { "MEM_ADD_MUX.vhd" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/MEM_ADD_MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR_MUX-arch " "Found design unit 1: IR_MUX-arch" {  } { { "IR_MUX.vhd" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/IR_MUX.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490559 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR_MUX " "Found entity 1: IR_MUX" {  } { { "IR_MUX.vhd" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/IR_MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alub_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alub_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUB_MUX-arch " "Found design unit 1: ALUB_MUX-arch" {  } { { "ALUB_MUX.vhd" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALUB_MUX.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490559 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUB_MUX " "Found entity 1: ALUB_MUX" {  } { { "ALUB_MUX.vhd" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALUB_MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alua_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alua_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUA_MUX-arch " "Found design unit 1: ALUA_MUX-arch" {  } { { "ALUA_MUX.vhd" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALUA_MUX.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490559 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUA_MUX " "Found entity 1: ALUA_MUX" {  } { { "ALUA_MUX.vhd" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/ALUA_MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.vhdl 4 2 " "Found 4 design units, including 2 entities, in source file signextend.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 se6-se6_bhv " "Found design unit 1: se6-se6_bhv" {  } { { "signextend.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/signextend.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490559 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 se9-se9_bhv " "Found design unit 2: se9-se9_bhv" {  } { { "signextend.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/signextend.vhdl" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490559 ""} { "Info" "ISGN_ENTITY_NAME" "1 se6 " "Found entity 1: se6" {  } { { "signextend.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/signextend.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490559 ""} { "Info" "ISGN_ENTITY_NAME" "2 se9 " "Found entity 2: se9" {  } { { "signextend.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/signextend.vhdl" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priorityencoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file priorityencoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PEN-PEN_bhv " "Found design unit 1: PEN-PEN_bhv" {  } { { "priorityencoder.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/priorityencoder.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490575 ""} { "Info" "ISGN_ENTITY_NAME" "1 PEN " "Found entity 1: PEN" {  } { { "priorityencoder.vhdl" "" { Text "E:/214/Project/Original/Digital-Circuits-Project/priorityencoder.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669821490575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490575 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 30 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 30 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669821490678 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 30 20:48:10 2022 " "Processing ended: Wed Nov 30 20:48:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669821490678 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669821490678 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669821490678 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669821490678 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669821604800 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669821604803 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 20:50:04 2022 " "Processing started: Wed Nov 30 20:50:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669821604803 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1669821604803 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp 224_Iterations -c Main --netlist_type=sgate " "Command: quartus_npp 224_Iterations -c Main --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1669821604803 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1669821605439 ""}
