Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Apr  3 11:52:10 2025
| Host         : Lemauro running 64-bit major release  (build 9200)
| Command      : report_methodology -file Cronometro_board_methodology_drc_routed.rpt -pb Cronometro_board_methodology_drc_routed.pb -rpx Cronometro_board_methodology_drc_routed.rpx
| Design       : Cronometro_board
| Device       : xc7a50ticsg324-1L
| Speed File   : -1L
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 199
+-----------+------------------+--------------------------------+------------+
| Rule      | Severity         | Description                    | Violations |
+-----------+------------------+--------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell    | 72         |
| LUTAR-1   | Warning          | LUT drives async reset alert   | 66         |
| TIMING-18 | Warning          | Missing input or output delay  | 24         |
| TIMING-20 | Warning          | Non-clocked latch              | 36         |
| LATCH-1   | Advisory         | Existing latches in the design | 1          |
+-----------+------------------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_hour/cont_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_hour/cont_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_hour/cont_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_hour/cont_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_hour/cont_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_hour/cont_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_hour/cont_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_hour/cont_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_hour/cont_reg[4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_hour/cont_reg[4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_hour/ctg_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_hour/ctg_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_hour/ctg_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_hour/ctg_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_hour/ctg_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_hour/ctg_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_hour/ctg_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_hour/ctg_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_hour/ctg_reg[4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_hour/ctg_reg[4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_min/cont_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_min/cont_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_min/cont_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_min/cont_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_min/cont_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_min/cont_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_min/cont_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_min/cont_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_min/cont_reg[4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_min/cont_reg[4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_min/cont_reg[5]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_min/cont_reg[5]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_min/ctg_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_min/ctg_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_min/ctg_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_min/ctg_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_min/ctg_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_min/ctg_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_min/ctg_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_min/ctg_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_min/ctg_reg[4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_min/ctg_reg[4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_min/ctg_reg[5]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_min/ctg_reg[5]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_min/div_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_min/div_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_sec/cont_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_sec/cont_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_sec/cont_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_sec/cont_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_sec/cont_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_sec/cont_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_sec/cont_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_sec/cont_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_sec/cont_reg[4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_sec/cont_reg[4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_sec/cont_reg[5]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_sec/cont_reg[5]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_sec/ctg_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_sec/ctg_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_sec/ctg_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_sec/ctg_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_sec/ctg_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_sec/ctg_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_sec/ctg_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_sec/ctg_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_sec/ctg_reg[4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_sec/ctg_reg[4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_sec/ctg_reg[5]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_sec/ctg_reg[5]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_sec/div_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#72 Critical Warning
Non-clocked sequential cell  
The clock pin CRONOM/cont_sec/div_reg_P/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell CU/cont_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_hour/cont_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell CU/cont_reg[1]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_sec/cont_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell CU/cont_reg[1]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_min/cont_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell CU/cont_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_sec/cont_reg[1]_C/CLR, CRONOM/cont_sec/cont_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell CU/cont_reg[1]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_min/cont_reg[1]_C/CLR, CRONOM/cont_min/cont_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell CU/cont_reg[1]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_hour/cont_reg[1]_C/CLR, CRONOM/cont_hour/cont_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell CU/cont_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_hour/cont_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell CU/cont_reg[2]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_sec/cont_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell CU/cont_reg[2]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_min/cont_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell CU/cont_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_sec/cont_reg[2]_C/CLR, CRONOM/cont_sec/cont_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell CU/cont_reg[2]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_min/cont_reg[2]_C/CLR, CRONOM/cont_min/cont_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell CU/cont_reg[2]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_hour/cont_reg[2]_C/CLR, CRONOM/cont_hour/cont_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell CU/cont_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_hour/cont_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell CU/cont_reg[3]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_sec/cont_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell CU/cont_reg[3]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_min/cont_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell CU/cont_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_hour/cont_reg[3]_C/CLR, CRONOM/cont_hour/cont_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell CU/cont_reg[3]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_min/cont_reg[3]_C/CLR, CRONOM/cont_min/cont_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell CU/cont_reg[3]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_sec/cont_reg[3]_C/CLR, CRONOM/cont_sec/cont_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell CU/cont_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_hour/cont_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell CU/cont_reg[4]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_sec/cont_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell CU/cont_reg[4]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_min/cont_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell CU/cont_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_sec/cont_reg[4]_C/CLR, CRONOM/cont_sec/cont_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell CU/cont_reg[4]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_min/cont_reg[4]_C/CLR, CRONOM/cont_min/cont_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell CU/cont_reg[4]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_hour/cont_reg[4]_C/CLR, CRONOM/cont_hour/cont_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell CU/cont_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_sec/cont_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell CU/cont_reg[5]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_min/cont_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell CU/cont_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_sec/cont_reg[5]_C/CLR, CRONOM/cont_sec/cont_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell CU/cont_reg[5]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_min/cont_reg[5]_C/CLR, CRONOM/cont_min/cont_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#29 Warning
LUT drives async reset alert  
LUT cell CU/ctg_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_sec/cont_reg[0]_C/CLR, CRONOM/cont_sec/cont_reg[0]_LDC/CLR
CRONOM/cont_sec/ctg_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#30 Warning
LUT drives async reset alert  
LUT cell CU/ctg_reg[0]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_min/cont_reg[0]_C/CLR, CRONOM/cont_min/cont_reg[0]_LDC/CLR
CRONOM/cont_min/ctg_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#31 Warning
LUT drives async reset alert  
LUT cell CU/ctg_reg[0]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_hour/cont_reg[0]_C/CLR, CRONOM/cont_hour/cont_reg[0]_LDC/CLR
CRONOM/cont_hour/ctg_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#32 Warning
LUT drives async reset alert  
LUT cell CU/ctg_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_hour/cont_reg[0]_P/PRE, CRONOM/cont_hour/ctg_reg[0]_C/CLR
CRONOM/cont_hour/ctg_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#33 Warning
LUT drives async reset alert  
LUT cell CU/ctg_reg[0]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_sec/cont_reg[0]_P/PRE, CRONOM/cont_sec/ctg_reg[0]_C/CLR
CRONOM/cont_sec/ctg_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#34 Warning
LUT drives async reset alert  
LUT cell CU/ctg_reg[0]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_min/cont_reg[0]_P/PRE, CRONOM/cont_min/ctg_reg[0]_C/CLR
CRONOM/cont_min/ctg_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#35 Warning
LUT drives async reset alert  
LUT cell CU/ctg_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_hour/ctg_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#36 Warning
LUT drives async reset alert  
LUT cell CU/ctg_reg[1]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_min/ctg_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#37 Warning
LUT drives async reset alert  
LUT cell CU/ctg_reg[1]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_sec/ctg_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#38 Warning
LUT drives async reset alert  
LUT cell CU/ctg_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_sec/ctg_reg[1]_C/CLR, CRONOM/cont_sec/ctg_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#39 Warning
LUT drives async reset alert  
LUT cell CU/ctg_reg[1]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_min/ctg_reg[1]_C/CLR, CRONOM/cont_min/ctg_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#40 Warning
LUT drives async reset alert  
LUT cell CU/ctg_reg[1]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_hour/ctg_reg[1]_C/CLR, CRONOM/cont_hour/ctg_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#41 Warning
LUT drives async reset alert  
LUT cell CU/ctg_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_hour/ctg_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#42 Warning
LUT drives async reset alert  
LUT cell CU/ctg_reg[2]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_min/ctg_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#43 Warning
LUT drives async reset alert  
LUT cell CU/ctg_reg[2]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_sec/ctg_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#44 Warning
LUT drives async reset alert  
LUT cell CU/ctg_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_hour/ctg_reg[2]_C/CLR, CRONOM/cont_hour/ctg_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#45 Warning
LUT drives async reset alert  
LUT cell CU/ctg_reg[2]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_min/ctg_reg[2]_C/CLR, CRONOM/cont_min/ctg_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#46 Warning
LUT drives async reset alert  
LUT cell CU/ctg_reg[2]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_sec/ctg_reg[2]_C/CLR, CRONOM/cont_sec/ctg_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#47 Warning
LUT drives async reset alert  
LUT cell CU/ctg_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_hour/ctg_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#48 Warning
LUT drives async reset alert  
LUT cell CU/ctg_reg[3]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_min/ctg_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#49 Warning
LUT drives async reset alert  
LUT cell CU/ctg_reg[3]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_sec/ctg_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#50 Warning
LUT drives async reset alert  
LUT cell CU/ctg_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_hour/ctg_reg[3]_C/CLR, CRONOM/cont_hour/ctg_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#51 Warning
LUT drives async reset alert  
LUT cell CU/ctg_reg[3]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_min/ctg_reg[3]_C/CLR, CRONOM/cont_min/ctg_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#52 Warning
LUT drives async reset alert  
LUT cell CU/ctg_reg[3]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_sec/ctg_reg[3]_C/CLR, CRONOM/cont_sec/ctg_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#53 Warning
LUT drives async reset alert  
LUT cell CU/ctg_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_hour/ctg_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#54 Warning
LUT drives async reset alert  
LUT cell CU/ctg_reg[4]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_min/ctg_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#55 Warning
LUT drives async reset alert  
LUT cell CU/ctg_reg[4]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_sec/ctg_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#56 Warning
LUT drives async reset alert  
LUT cell CU/ctg_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_hour/ctg_reg[4]_C/CLR, CRONOM/cont_hour/ctg_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#57 Warning
LUT drives async reset alert  
LUT cell CU/ctg_reg[4]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_min/ctg_reg[4]_C/CLR, CRONOM/cont_min/ctg_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#58 Warning
LUT drives async reset alert  
LUT cell CU/ctg_reg[4]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_sec/ctg_reg[4]_C/CLR, CRONOM/cont_sec/ctg_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#59 Warning
LUT drives async reset alert  
LUT cell CU/ctg_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_min/ctg_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#60 Warning
LUT drives async reset alert  
LUT cell CU/ctg_reg[5]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_sec/ctg_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#61 Warning
LUT drives async reset alert  
LUT cell CU/ctg_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_min/ctg_reg[5]_C/CLR, CRONOM/cont_min/ctg_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#62 Warning
LUT drives async reset alert  
LUT cell CU/ctg_reg[5]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_sec/ctg_reg[5]_C/CLR, CRONOM/cont_sec/ctg_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#63 Warning
LUT drives async reset alert  
LUT cell CU/div_reg_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_min/div_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#64 Warning
LUT drives async reset alert  
LUT cell CU/div_reg_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_sec/div_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#65 Warning
LUT drives async reset alert  
LUT cell CU/div_reg_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_min/div_reg_C/CLR, CRONOM/cont_min/div_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#66 Warning
LUT drives async reset alert  
LUT cell CU/div_reg_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) CRONOM/cont_sec/div_reg_C/CLR, CRONOM/cont_sec/div_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on BTN_1 relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on BTN_2 relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on INPUT_SWITCH[0] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on INPUT_SWITCH[1] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on INPUT_SWITCH[2] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on INPUT_SWITCH[3] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on INPUT_SWITCH[4] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on INPUT_SWITCH[5] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on ANODES[0] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on ANODES[1] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on ANODES[2] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on ANODES[3] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on ANODES[4] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on ANODES[5] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on ANODES[6] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on ANODES[7] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on CATHODES[0] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on CATHODES[1] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on CATHODES[2] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on CATHODES[3] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on CATHODES[4] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on CATHODES[5] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on CATHODES[6] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on CATHODES[7] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch CRONOM/cont_hour/cont_reg[0]_LDC cannot be properly analyzed as its control pin CRONOM/cont_hour/cont_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch CRONOM/cont_hour/cont_reg[1]_LDC cannot be properly analyzed as its control pin CRONOM/cont_hour/cont_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch CRONOM/cont_hour/cont_reg[2]_LDC cannot be properly analyzed as its control pin CRONOM/cont_hour/cont_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch CRONOM/cont_hour/cont_reg[3]_LDC cannot be properly analyzed as its control pin CRONOM/cont_hour/cont_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch CRONOM/cont_hour/cont_reg[4]_LDC cannot be properly analyzed as its control pin CRONOM/cont_hour/cont_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch CRONOM/cont_hour/ctg_reg[0]_LDC cannot be properly analyzed as its control pin CRONOM/cont_hour/ctg_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch CRONOM/cont_hour/ctg_reg[1]_LDC cannot be properly analyzed as its control pin CRONOM/cont_hour/ctg_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch CRONOM/cont_hour/ctg_reg[2]_LDC cannot be properly analyzed as its control pin CRONOM/cont_hour/ctg_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch CRONOM/cont_hour/ctg_reg[3]_LDC cannot be properly analyzed as its control pin CRONOM/cont_hour/ctg_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch CRONOM/cont_hour/ctg_reg[4]_LDC cannot be properly analyzed as its control pin CRONOM/cont_hour/ctg_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch CRONOM/cont_min/cont_reg[0]_LDC cannot be properly analyzed as its control pin CRONOM/cont_min/cont_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch CRONOM/cont_min/cont_reg[1]_LDC cannot be properly analyzed as its control pin CRONOM/cont_min/cont_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch CRONOM/cont_min/cont_reg[2]_LDC cannot be properly analyzed as its control pin CRONOM/cont_min/cont_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch CRONOM/cont_min/cont_reg[3]_LDC cannot be properly analyzed as its control pin CRONOM/cont_min/cont_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch CRONOM/cont_min/cont_reg[4]_LDC cannot be properly analyzed as its control pin CRONOM/cont_min/cont_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch CRONOM/cont_min/cont_reg[5]_LDC cannot be properly analyzed as its control pin CRONOM/cont_min/cont_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch CRONOM/cont_min/ctg_reg[0]_LDC cannot be properly analyzed as its control pin CRONOM/cont_min/ctg_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch CRONOM/cont_min/ctg_reg[1]_LDC cannot be properly analyzed as its control pin CRONOM/cont_min/ctg_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch CRONOM/cont_min/ctg_reg[2]_LDC cannot be properly analyzed as its control pin CRONOM/cont_min/ctg_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch CRONOM/cont_min/ctg_reg[3]_LDC cannot be properly analyzed as its control pin CRONOM/cont_min/ctg_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch CRONOM/cont_min/ctg_reg[4]_LDC cannot be properly analyzed as its control pin CRONOM/cont_min/ctg_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch CRONOM/cont_min/ctg_reg[5]_LDC cannot be properly analyzed as its control pin CRONOM/cont_min/ctg_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch CRONOM/cont_min/div_reg_LDC cannot be properly analyzed as its control pin CRONOM/cont_min/div_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch CRONOM/cont_sec/cont_reg[0]_LDC cannot be properly analyzed as its control pin CRONOM/cont_sec/cont_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch CRONOM/cont_sec/cont_reg[1]_LDC cannot be properly analyzed as its control pin CRONOM/cont_sec/cont_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch CRONOM/cont_sec/cont_reg[2]_LDC cannot be properly analyzed as its control pin CRONOM/cont_sec/cont_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch CRONOM/cont_sec/cont_reg[3]_LDC cannot be properly analyzed as its control pin CRONOM/cont_sec/cont_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch CRONOM/cont_sec/cont_reg[4]_LDC cannot be properly analyzed as its control pin CRONOM/cont_sec/cont_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch CRONOM/cont_sec/cont_reg[5]_LDC cannot be properly analyzed as its control pin CRONOM/cont_sec/cont_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch CRONOM/cont_sec/ctg_reg[0]_LDC cannot be properly analyzed as its control pin CRONOM/cont_sec/ctg_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch CRONOM/cont_sec/ctg_reg[1]_LDC cannot be properly analyzed as its control pin CRONOM/cont_sec/ctg_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch CRONOM/cont_sec/ctg_reg[2]_LDC cannot be properly analyzed as its control pin CRONOM/cont_sec/ctg_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch CRONOM/cont_sec/ctg_reg[3]_LDC cannot be properly analyzed as its control pin CRONOM/cont_sec/ctg_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch CRONOM/cont_sec/ctg_reg[4]_LDC cannot be properly analyzed as its control pin CRONOM/cont_sec/ctg_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch CRONOM/cont_sec/ctg_reg[5]_LDC cannot be properly analyzed as its control pin CRONOM/cont_sec/ctg_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch CRONOM/cont_sec/div_reg_LDC cannot be properly analyzed as its control pin CRONOM/cont_sec/div_reg_LDC/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 36 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


