<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ISSDK: boardkit/mek-mimx8qm/RTE_Device.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="issdk_stylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="nxp_logo_small.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ISSDK
   &#160;<span id="projectnumber">1.8</span>
   </div>
   <div id="projectbrief">IoT Sensing Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_6994211064bad48d3d63a6227f5100d6.html">boardkit</a></li><li class="navelem"><a class="el" href="dir_c870710d81c303d0b6161abc878b1a26.html">mek-mimx8qm</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">RTE_Device.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="a04732.png" border="0" usemap="#boardkit_2mek-mimx8qm_2_r_t_e___device_8hdep" alt=""/></div>
<map name="boardkit_2mek-mimx8qm_2_r_t_e___device_8hdep" id="boardkit_2mek-mimx8qm_2_r_t_e___device_8hdep">
<area shape="rect" id="node2" href="a00758.html" title="The mekmimx8qm.h file defines GPIO pin mappings and on&#45;board sensors information for mekmimx8qm board..." alt="" coords="5,95,164,136"/>
</map>
</div>
</div>
<p><a href="a04730_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a7701382ade504d7eddda8c1231279cec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a7701382ade504d7eddda8c1231279cec">LPI2C0</a>&#160;&#160;&#160;CM4_0__LPI2C</td></tr>
<tr class="separator:a7701382ade504d7eddda8c1231279cec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9ef15442986812d986ae9cc6b4cdf88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#ae9ef15442986812d986ae9cc6b4cdf88">LPI2C1</a>&#160;&#160;&#160;CM4_1__LPI2C</td></tr>
<tr class="separator:ae9ef15442986812d986ae9cc6b4cdf88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c971bafd33997b4d43d7cb61c6a6236"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a0c971bafd33997b4d43d7cb61c6a6236">LPI2C2</a>&#160;&#160;&#160;DMA__LPI2C0</td></tr>
<tr class="separator:a0c971bafd33997b4d43d7cb61c6a6236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3c8daab94b3b0d2c0158e0cedb6c3fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#af3c8daab94b3b0d2c0158e0cedb6c3fc">LPI2C3</a>&#160;&#160;&#160;DMA__LPI2C1</td></tr>
<tr class="separator:af3c8daab94b3b0d2c0158e0cedb6c3fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a046632a83702c613f8c0079752219d9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a046632a83702c613f8c0079752219d9b">LPI2C4</a>&#160;&#160;&#160;DMA__LPI2C2</td></tr>
<tr class="separator:a046632a83702c613f8c0079752219d9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96978e509a91b8aea5b4246405dc762b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a96978e509a91b8aea5b4246405dc762b">LPI2C5</a>&#160;&#160;&#160;DMA__LPI2C3</td></tr>
<tr class="separator:a96978e509a91b8aea5b4246405dc762b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff57940e609bbf508d3a366abd1ed466"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#aff57940e609bbf508d3a366abd1ed466">LPI2C6</a>&#160;&#160;&#160;DMA__LPI2C4</td></tr>
<tr class="separator:aff57940e609bbf508d3a366abd1ed466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdae116c2c595573ddee8725b6a4602a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#afdae116c2c595573ddee8725b6a4602a">RTE_I2C0</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:afdae116c2c595573ddee8725b6a4602a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3079b071b25a964033ece9a17ebc622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#ab3079b071b25a964033ece9a17ebc622">RTE_I2C0_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ab3079b071b25a964033ece9a17ebc622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4264010a207548708e4eb5030b77b42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#aa4264010a207548708e4eb5030b77b42">RTE_I2C1</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aa4264010a207548708e4eb5030b77b42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac0deee79f0bfe76842a606f89347141"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#aac0deee79f0bfe76842a606f89347141">RTE_I2C1_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aac0deee79f0bfe76842a606f89347141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b312911602934f2275e5bfdd964a3c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a6b312911602934f2275e5bfdd964a3c2">RTE_I2C2</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a6b312911602934f2275e5bfdd964a3c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6833427b8acb64e5b2cdca71adc4731"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#aa6833427b8acb64e5b2cdca71adc4731">RTE_I2C2_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aa6833427b8acb64e5b2cdca71adc4731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a286e0b83a4a1806a5125d1e805afed5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a286e0b83a4a1806a5125d1e805afed5e">RTE_I2C3</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a286e0b83a4a1806a5125d1e805afed5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e2203f604dc9bfc5ae76af6364b8e38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a7e2203f604dc9bfc5ae76af6364b8e38">RTE_I2C3_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a7e2203f604dc9bfc5ae76af6364b8e38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaefd2724bd50bf611680b12680c5cd47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#aaefd2724bd50bf611680b12680c5cd47">RTE_I2C4</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aaefd2724bd50bf611680b12680c5cd47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0881b5c0250fd24034d35a0db8e81d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#ad0881b5c0250fd24034d35a0db8e81d6">RTE_I2C4_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ad0881b5c0250fd24034d35a0db8e81d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af34a2837397fb473c1a29f942886f20a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#af34a2837397fb473c1a29f942886f20a">RTE_I2C5</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:af34a2837397fb473c1a29f942886f20a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11fcca5364c2c59d91dcd1024a3741cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a11fcca5364c2c59d91dcd1024a3741cd">RTE_I2C5_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a11fcca5364c2c59d91dcd1024a3741cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3def854682bc112f022a79dd60ca29d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a3def854682bc112f022a79dd60ca29d7">RTE_I2C6</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a3def854682bc112f022a79dd60ca29d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c6ff3c4d303f391e5ec124aa238c08f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a1c6ff3c4d303f391e5ec124aa238c08f">RTE_I2C6_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a1c6ff3c4d303f391e5ec124aa238c08f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad552d158bcba2b8f961993cc9a198538"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#ad552d158bcba2b8f961993cc9a198538">LPSPI0</a>&#160;&#160;&#160;DMA__LPSPI0</td></tr>
<tr class="separator:ad552d158bcba2b8f961993cc9a198538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2fa96bc980d401c36834549b3688009"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#ac2fa96bc980d401c36834549b3688009">LPSPI1</a>&#160;&#160;&#160;DMA__LPSPI1</td></tr>
<tr class="separator:ac2fa96bc980d401c36834549b3688009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae45a21782e5f7d05636cdaac3bdda86d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#ae45a21782e5f7d05636cdaac3bdda86d">LPSPI2</a>&#160;&#160;&#160;DMA__LPSPI2</td></tr>
<tr class="separator:ae45a21782e5f7d05636cdaac3bdda86d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4850e0354a725db60884a96d957bc205"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a4850e0354a725db60884a96d957bc205">LPSPI3</a>&#160;&#160;&#160;DMA__LPSPI3</td></tr>
<tr class="separator:a4850e0354a725db60884a96d957bc205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0529e9360e95f2b1e4c67b49ae2df44c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a0529e9360e95f2b1e4c67b49ae2df44c">RTE_SPI0</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a0529e9360e95f2b1e4c67b49ae2df44c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dd0070f51cd6be78f323f82df082b74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a7dd0070f51cd6be78f323f82df082b74">RTE_SPI0_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a7dd0070f51cd6be78f323f82df082b74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc244beab1014dda00966fcbbb65578c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#adc244beab1014dda00966fcbbb65578c">RTE_SPI1</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:adc244beab1014dda00966fcbbb65578c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa77f48b8f0f046f17b57ee388ba986c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#aa77f48b8f0f046f17b57ee388ba986c3">RTE_SPI1_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aa77f48b8f0f046f17b57ee388ba986c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23c083e17af81df6307b6a09c7b526bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a23c083e17af81df6307b6a09c7b526bd">RTE_SPI2</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a23c083e17af81df6307b6a09c7b526bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6ec6eb776de0e8df30bc2acc19f9221"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#af6ec6eb776de0e8df30bc2acc19f9221">RTE_SPI2_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:af6ec6eb776de0e8df30bc2acc19f9221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa78a035aaa73a024f3e9ad91e3d28c18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#aa78a035aaa73a024f3e9ad91e3d28c18">RTE_SPI3</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aa78a035aaa73a024f3e9ad91e3d28c18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a262ea23b85408aacef35d7dea979abfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a262ea23b85408aacef35d7dea979abfd">RTE_SPI3_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a262ea23b85408aacef35d7dea979abfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b2895bb50a19a21ddb954c28977629b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a5b2895bb50a19a21ddb954c28977629b">LPUART0</a>&#160;&#160;&#160;CM4_0__LPUART</td></tr>
<tr class="separator:a5b2895bb50a19a21ddb954c28977629b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73eb37d103f4e4f2d18ec3d3f5208ab9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a73eb37d103f4e4f2d18ec3d3f5208ab9">LPUART1</a>&#160;&#160;&#160;CM4_1__LPUART</td></tr>
<tr class="separator:a73eb37d103f4e4f2d18ec3d3f5208ab9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb546d3c2b55e486a3d4711255c46fc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#aeb546d3c2b55e486a3d4711255c46fc9">LPUART2</a>&#160;&#160;&#160;DMA__LPUART0</td></tr>
<tr class="separator:aeb546d3c2b55e486a3d4711255c46fc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf380b4bd4c865aa97ff2420ec4718c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#abf380b4bd4c865aa97ff2420ec4718c3">LPUART3</a>&#160;&#160;&#160;DMA__LPUART1</td></tr>
<tr class="separator:abf380b4bd4c865aa97ff2420ec4718c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d8ddb2d0d4d61a63ad00b6fd9df5f68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a9d8ddb2d0d4d61a63ad00b6fd9df5f68">LPUART4</a>&#160;&#160;&#160;DMA__LPUART2</td></tr>
<tr class="separator:a9d8ddb2d0d4d61a63ad00b6fd9df5f68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8b8889fd34c86c965bffbbe3be3774f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#ab8b8889fd34c86c965bffbbe3be3774f">LPUART5</a>&#160;&#160;&#160;DMA__LPUART3</td></tr>
<tr class="separator:ab8b8889fd34c86c965bffbbe3be3774f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a353278699075ac94a78666fabfb6ecfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a353278699075ac94a78666fabfb6ecfc">LPUART6</a>&#160;&#160;&#160;DMA__LPUART4</td></tr>
<tr class="separator:a353278699075ac94a78666fabfb6ecfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17b2c1002dc50e01a17a2ce94a628133"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a17b2c1002dc50e01a17a2ce94a628133">RTE_USART0</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a17b2c1002dc50e01a17a2ce94a628133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3071e002a5a0ce4ac87de6dcc87bb3da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a3071e002a5a0ce4ac87de6dcc87bb3da">RTE_USART0_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a3071e002a5a0ce4ac87de6dcc87bb3da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8f0e0260407d14858ce86d2ffb75424"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#ae8f0e0260407d14858ce86d2ffb75424">RTE_USART1</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ae8f0e0260407d14858ce86d2ffb75424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93373776f843912cefd1355e207352e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a93373776f843912cefd1355e207352e2">RTE_USART1_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a93373776f843912cefd1355e207352e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4f4f5e1f698d40d9f7d716257536d42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#af4f4f5e1f698d40d9f7d716257536d42">RTE_USART2</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:af4f4f5e1f698d40d9f7d716257536d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a125adde5b7b5906d3427a57420322722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a125adde5b7b5906d3427a57420322722">RTE_USART2_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a125adde5b7b5906d3427a57420322722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6d7bafeb9d5b445ebadbd0f224bf1a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#ae6d7bafeb9d5b445ebadbd0f224bf1a5">RTE_USART3</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ae6d7bafeb9d5b445ebadbd0f224bf1a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64fade6195385d3c00eeb16517725bb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a64fade6195385d3c00eeb16517725bb5">RTE_USART3_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a64fade6195385d3c00eeb16517725bb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3716b269a4311d87ba183b633ebfad07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a3716b269a4311d87ba183b633ebfad07">RTE_USART4</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a3716b269a4311d87ba183b633ebfad07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abccb132237192d276dec5fd1235d3124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#abccb132237192d276dec5fd1235d3124">RTE_USART4_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:abccb132237192d276dec5fd1235d3124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c2c625ac67c8f31440a92490b6d767e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a5c2c625ac67c8f31440a92490b6d767e">RTE_USART5</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a5c2c625ac67c8f31440a92490b6d767e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf003f78b5c4c182d687b220e75e1dbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#aaf003f78b5c4c182d687b220e75e1dbb">RTE_USART5_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aaf003f78b5c4c182d687b220e75e1dbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4a7b2970a0f7ac0ee0802298c09848c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#af4a7b2970a0f7ac0ee0802298c09848c">RTE_USART6</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:af4a7b2970a0f7ac0ee0802298c09848c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46301a9b2d783e5c629b180d8f2344f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a46301a9b2d783e5c629b180d8f2344f6">RTE_USART6_DMA_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a46301a9b2d783e5c629b180d8f2344f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaafac93c554b337745d91aeeaa263ee3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#aaafac93c554b337745d91aeeaa263ee3">RTE_I2C2_DMA_TX_CH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:aaafac93c554b337745d91aeeaa263ee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a282e3c43099524332084d89c4dc0370a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a282e3c43099524332084d89c4dc0370a">RTE_I2C2_DMA_TX_PERI_SEL</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a282e3c43099524332084d89c4dc0370a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4f1a37be61763d2594b4f539ae03d44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#ad4f1a37be61763d2594b4f539ae03d44">RTE_I2C2_DMA_TX_DMA_BASE</a>&#160;&#160;&#160;DMA__DMA1</td></tr>
<tr class="separator:ad4f1a37be61763d2594b4f539ae03d44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a762b3880f4254c392f2f152393776679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a762b3880f4254c392f2f152393776679">RTE_I2C2_DMA_RX_CH</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a762b3880f4254c392f2f152393776679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7eb717542257f354c6b41ad348a1404"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#ad7eb717542257f354c6b41ad348a1404">RTE_I2C2_DMA_RX_PERI_SEL</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ad7eb717542257f354c6b41ad348a1404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ca82c1fea8b1c55875df9cf0e3e4266"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a1ca82c1fea8b1c55875df9cf0e3e4266">RTE_I2C2_DMA_RX_DMA_BASE</a>&#160;&#160;&#160;DMA__DMA1</td></tr>
<tr class="separator:a1ca82c1fea8b1c55875df9cf0e3e4266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d59722d63164553e1aa90f0b5531aa6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a8d59722d63164553e1aa90f0b5531aa6">RTE_I2C3_DMA_TX_CH</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a8d59722d63164553e1aa90f0b5531aa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f3419a15ebd3e7915ab02ddb9d8e57a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a1f3419a15ebd3e7915ab02ddb9d8e57a">RTE_I2C3_DMA_TX_PERI_SEL</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a1f3419a15ebd3e7915ab02ddb9d8e57a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21c43b61ee31798e368937bdbc945eb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a21c43b61ee31798e368937bdbc945eb7">RTE_I2C3_DMA_TX_DMA_BASE</a>&#160;&#160;&#160;DMA__DMA1</td></tr>
<tr class="separator:a21c43b61ee31798e368937bdbc945eb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac78874337ab81de6e42b051fb9dce871"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#ac78874337ab81de6e42b051fb9dce871">RTE_I2C3_DMA_RX_CH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ac78874337ab81de6e42b051fb9dce871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0994b2eeb8af41123e69175ac6f9c7b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a0994b2eeb8af41123e69175ac6f9c7b0">RTE_I2C3_DMA_RX_PERI_SEL</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a0994b2eeb8af41123e69175ac6f9c7b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfb03589150d28227ff1dd5393b0b893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#acfb03589150d28227ff1dd5393b0b893">RTE_I2C3_DMA_RX_DMA_BASE</a>&#160;&#160;&#160;DMA__DMA1</td></tr>
<tr class="separator:acfb03589150d28227ff1dd5393b0b893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a886533baa3ecbfdc24804b3bbd3c1fa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a886533baa3ecbfdc24804b3bbd3c1fa4">RTE_I2C4_DMA_TX_CH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a886533baa3ecbfdc24804b3bbd3c1fa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acedae977949138b1e4bf418885238855"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#acedae977949138b1e4bf418885238855">RTE_I2C4_DMA_TX_PERI_SEL</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:acedae977949138b1e4bf418885238855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1eeb5eb83698e059c5bbc3df7097102d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a1eeb5eb83698e059c5bbc3df7097102d">RTE_I2C4_DMA_TX_DMA_BASE</a>&#160;&#160;&#160;DMA__DMA1</td></tr>
<tr class="separator:a1eeb5eb83698e059c5bbc3df7097102d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb24a07872f830d773e5a761b5b915ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#adb24a07872f830d773e5a761b5b915ea">RTE_I2C4_DMA_RX_CH</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:adb24a07872f830d773e5a761b5b915ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad4b2e8753e39ef0df22e30d47f5af87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#aad4b2e8753e39ef0df22e30d47f5af87">RTE_I2C4_DMA_RX_PERI_SEL</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:aad4b2e8753e39ef0df22e30d47f5af87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac8180353fa95d472f154af42998f3ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#aac8180353fa95d472f154af42998f3ea">RTE_I2C4_DMA_RX_DMA_BASE</a>&#160;&#160;&#160;DMA__DMA1</td></tr>
<tr class="separator:aac8180353fa95d472f154af42998f3ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacc69b6a58c942604d55ab3c66c18331"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#aacc69b6a58c942604d55ab3c66c18331">RTE_I2C5_DMA_TX_CH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:aacc69b6a58c942604d55ab3c66c18331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae327bc1bd7606f5ce0e12fa22c0c98f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#aae327bc1bd7606f5ce0e12fa22c0c98f">RTE_I2C5_DMA_TX_PERI_SEL</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:aae327bc1bd7606f5ce0e12fa22c0c98f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a237c977557c35a9f367b3dad28755434"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a237c977557c35a9f367b3dad28755434">RTE_I2C5_DMA_TX_DMA_BASE</a>&#160;&#160;&#160;DMA__DMA1</td></tr>
<tr class="separator:a237c977557c35a9f367b3dad28755434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49d74f3d89f709bcee704ed8bc62a389"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a49d74f3d89f709bcee704ed8bc62a389">RTE_I2C5_DMA_RX_CH</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a49d74f3d89f709bcee704ed8bc62a389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9a7eeea936066a06aa12642d206ffe1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#af9a7eeea936066a06aa12642d206ffe1">RTE_I2C5_DMA_RX_PERI_SEL</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:af9a7eeea936066a06aa12642d206ffe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afffd01e1818a0941804aa6898e0f3480"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#afffd01e1818a0941804aa6898e0f3480">RTE_I2C5_DMA_RX_DMA_BASE</a>&#160;&#160;&#160;DMA__DMA1</td></tr>
<tr class="separator:afffd01e1818a0941804aa6898e0f3480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa15456a15715d87b5d9fd1663b6def21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#aa15456a15715d87b5d9fd1663b6def21">RTE_I2C6_DMA_TX_CH</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:aa15456a15715d87b5d9fd1663b6def21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3376a9bd3c4accdc4e0d25251960563b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a3376a9bd3c4accdc4e0d25251960563b">RTE_I2C6_DMA_TX_PERI_SEL</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:a3376a9bd3c4accdc4e0d25251960563b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3beb3f0a50107be726578869d167101a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a3beb3f0a50107be726578869d167101a">RTE_I2C6_DMA_TX_DMA_BASE</a>&#160;&#160;&#160;DMA__DMA1</td></tr>
<tr class="separator:a3beb3f0a50107be726578869d167101a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbde0a01f889e105a70dea33e0b774fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#adbde0a01f889e105a70dea33e0b774fe">RTE_I2C6_DMA_RX_CH</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:adbde0a01f889e105a70dea33e0b774fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18a0ead9ea40c2c592a5a3a73d4f3916"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a18a0ead9ea40c2c592a5a3a73d4f3916">RTE_I2C6_DMA_RX_PERI_SEL</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a18a0ead9ea40c2c592a5a3a73d4f3916"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdf4039762fae0cda1db8c9ea184e641"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#afdf4039762fae0cda1db8c9ea184e641">RTE_I2C6_DMA_RX_DMA_BASE</a>&#160;&#160;&#160;DMA__DMA1</td></tr>
<tr class="separator:afdf4039762fae0cda1db8c9ea184e641"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43c0f3151f3f65559aec155908ac5804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a43c0f3151f3f65559aec155908ac5804">USART_RX_BUFFER_LEN</a>&#160;&#160;&#160;64</td></tr>
<tr class="separator:a43c0f3151f3f65559aec155908ac5804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42233d962f08392fe286ed2e652eb9b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a42233d962f08392fe286ed2e652eb9b1">USART4_RX_BUFFER_ENABLE</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a42233d962f08392fe286ed2e652eb9b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4da147c7ce755201a079c412c098128f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a4da147c7ce755201a079c412c098128f">RTE_USART2_DMA_TX_CH</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:a4da147c7ce755201a079c412c098128f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1921b3ed005879e26052e379f23dbcb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a1921b3ed005879e26052e379f23dbcb2">RTE_USART2_DMA_TX_PERI_SEL</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:a1921b3ed005879e26052e379f23dbcb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a667adae4bda8ac302bcc85d4a7a004cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a667adae4bda8ac302bcc85d4a7a004cd">RTE_USART2_DMA_TX_DMA_BASE</a>&#160;&#160;&#160;DMA__DMA0</td></tr>
<tr class="separator:a667adae4bda8ac302bcc85d4a7a004cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf5d293f3353d103aa7fc672a3cf456d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#aaf5d293f3353d103aa7fc672a3cf456d">RTE_USART2_DMA_RX_CH</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:aaf5d293f3353d103aa7fc672a3cf456d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8969d48f9a854dcd661e60ace8f2eac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#ad8969d48f9a854dcd661e60ace8f2eac">RTE_USART2_DMA_RX_PERI_SEL</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ad8969d48f9a854dcd661e60ace8f2eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54af00b2f29f1e9aeb10e1a59a4cde3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a54af00b2f29f1e9aeb10e1a59a4cde3d">RTE_USART2_DMA_RX_DMA_BASE</a>&#160;&#160;&#160;DMA__DMA0</td></tr>
<tr class="separator:a54af00b2f29f1e9aeb10e1a59a4cde3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a371552d64a4c36aa553a256ab52c4737"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a371552d64a4c36aa553a256ab52c4737">RTE_USART3_DMA_TX_CH</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:a371552d64a4c36aa553a256ab52c4737"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a298c8ca62c3080284bf1c1ddc9e52c74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a298c8ca62c3080284bf1c1ddc9e52c74">RTE_USART3_DMA_TX_PERI_SEL</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:a298c8ca62c3080284bf1c1ddc9e52c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a230981b96cecea4add332ecd40533454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a230981b96cecea4add332ecd40533454">RTE_USART3_DMA_TX_DMA_BASE</a>&#160;&#160;&#160;DMA__DMA0</td></tr>
<tr class="separator:a230981b96cecea4add332ecd40533454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab09d3b40ddde8be68179be6d46400d45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#ab09d3b40ddde8be68179be6d46400d45">RTE_USART3_DMA_RX_CH</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ab09d3b40ddde8be68179be6d46400d45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab310379c65913c108e059c4e317ce096"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#ab310379c65913c108e059c4e317ce096">RTE_USART3_DMA_RX_PERI_SEL</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ab310379c65913c108e059c4e317ce096"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae05b2c8a2baaa32c10d0af3457ce2e28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#ae05b2c8a2baaa32c10d0af3457ce2e28">RTE_USART3_DMA_RX_DMA_BASE</a>&#160;&#160;&#160;DMA__DMA0</td></tr>
<tr class="separator:ae05b2c8a2baaa32c10d0af3457ce2e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a583406cbb43d2e24e0cf8cafdb45d7d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a583406cbb43d2e24e0cf8cafdb45d7d9">RTE_USART4_DMA_TX_CH</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:a583406cbb43d2e24e0cf8cafdb45d7d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b6f4b82acc33b81f3637afc63419169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a2b6f4b82acc33b81f3637afc63419169">RTE_USART4_DMA_TX_PERI_SEL</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:a2b6f4b82acc33b81f3637afc63419169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4abea21e4bfc3d03539f739892b0e7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#ac4abea21e4bfc3d03539f739892b0e7f">RTE_USART4_DMA_TX_DMA_BASE</a>&#160;&#160;&#160;DMA__DMA0</td></tr>
<tr class="separator:ac4abea21e4bfc3d03539f739892b0e7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3aa08740bc1278f56cb25413751053b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#ae3aa08740bc1278f56cb25413751053b">RTE_USART4_DMA_RX_CH</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ae3aa08740bc1278f56cb25413751053b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d133b10d9af3b93828d264638c01d69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a2d133b10d9af3b93828d264638c01d69">RTE_USART4_DMA_RX_PERI_SEL</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a2d133b10d9af3b93828d264638c01d69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84ae4f174efa1b7417b5a35d9b9e3de9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a84ae4f174efa1b7417b5a35d9b9e3de9">RTE_USART4_DMA_RX_DMA_BASE</a>&#160;&#160;&#160;DMA__DMA0</td></tr>
<tr class="separator:a84ae4f174efa1b7417b5a35d9b9e3de9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fc281007f625bf44a5b16d7f97c9f7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a5fc281007f625bf44a5b16d7f97c9f7b">RTE_USART5_DMA_TX_CH</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:a5fc281007f625bf44a5b16d7f97c9f7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f34578afbd133748801bbb852f1cc46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a3f34578afbd133748801bbb852f1cc46">RTE_USART5_DMA_TX_PERI_SEL</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:a3f34578afbd133748801bbb852f1cc46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a530f52cd5d979b98f959163c96e4413b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a530f52cd5d979b98f959163c96e4413b">RTE_USART5_DMA_TX_DMA_BASE</a>&#160;&#160;&#160;DMA__DMA0</td></tr>
<tr class="separator:a530f52cd5d979b98f959163c96e4413b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af563379f0b22b56089642e1452293b94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#af563379f0b22b56089642e1452293b94">RTE_USART5_DMA_RX_CH</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:af563379f0b22b56089642e1452293b94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dc20b4bfb5766bac0d6de434bda7fd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a4dc20b4bfb5766bac0d6de434bda7fd8">RTE_USART5_DMA_RX_PERI_SEL</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:a4dc20b4bfb5766bac0d6de434bda7fd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a665e630b27a6713ff3055c9893403090"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a665e630b27a6713ff3055c9893403090">RTE_USART5_DMA_RX_DMA_BASE</a>&#160;&#160;&#160;DMA__DMA0</td></tr>
<tr class="separator:a665e630b27a6713ff3055c9893403090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a830ccf4153d422fc98971a8fc2d1ecba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a830ccf4153d422fc98971a8fc2d1ecba">RTE_USART6_DMA_TX_CH</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:a830ccf4153d422fc98971a8fc2d1ecba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1692d643111d558f2df528205966f28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#ac1692d643111d558f2df528205966f28">RTE_USART6_DMA_TX_PERI_SEL</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:ac1692d643111d558f2df528205966f28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa50f707f6ba72c2c400faa7e2c9b8b5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#aa50f707f6ba72c2c400faa7e2c9b8b5f">RTE_USART6_DMA_TX_DMA_BASE</a>&#160;&#160;&#160;DMA__DMA0</td></tr>
<tr class="separator:aa50f707f6ba72c2c400faa7e2c9b8b5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74e96a5225571536daf6ce2058f2ca11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a74e96a5225571536daf6ce2058f2ca11">RTE_USART6_DMA_RX_CH</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:a74e96a5225571536daf6ce2058f2ca11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad55c040ec06f230089b7f190f5eb5589"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#ad55c040ec06f230089b7f190f5eb5589">RTE_USART6_DMA_RX_PERI_SEL</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:ad55c040ec06f230089b7f190f5eb5589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5937989b65e91558a7ecd473a511e5e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a04730.html#a5937989b65e91558a7ecd473a511e5e6">RTE_USART6_DMA_RX_DMA_BASE</a>&#160;&#160;&#160;DMA__DMA0</td></tr>
<tr class="separator:a5937989b65e91558a7ecd473a511e5e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a7701382ade504d7eddda8c1231279cec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7701382ade504d7eddda8c1231279cec">&#9670;&nbsp;</a></span>LPI2C0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPI2C0&#160;&#160;&#160;CM4_0__LPI2C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00012">12</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ae9ef15442986812d986ae9cc6b4cdf88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9ef15442986812d986ae9cc6b4cdf88">&#9670;&nbsp;</a></span>LPI2C1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPI2C1&#160;&#160;&#160;CM4_1__LPI2C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00013">13</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a0c971bafd33997b4d43d7cb61c6a6236"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c971bafd33997b4d43d7cb61c6a6236">&#9670;&nbsp;</a></span>LPI2C2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPI2C2&#160;&#160;&#160;DMA__LPI2C0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00014">14</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="af3c8daab94b3b0d2c0158e0cedb6c3fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3c8daab94b3b0d2c0158e0cedb6c3fc">&#9670;&nbsp;</a></span>LPI2C3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPI2C3&#160;&#160;&#160;DMA__LPI2C1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00015">15</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a046632a83702c613f8c0079752219d9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a046632a83702c613f8c0079752219d9b">&#9670;&nbsp;</a></span>LPI2C4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPI2C4&#160;&#160;&#160;DMA__LPI2C2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00016">16</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a96978e509a91b8aea5b4246405dc762b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96978e509a91b8aea5b4246405dc762b">&#9670;&nbsp;</a></span>LPI2C5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPI2C5&#160;&#160;&#160;DMA__LPI2C3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00017">17</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aff57940e609bbf508d3a366abd1ed466"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff57940e609bbf508d3a366abd1ed466">&#9670;&nbsp;</a></span>LPI2C6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPI2C6&#160;&#160;&#160;DMA__LPI2C4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00018">18</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ad552d158bcba2b8f961993cc9a198538"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad552d158bcba2b8f961993cc9a198538">&#9670;&nbsp;</a></span>LPSPI0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI0&#160;&#160;&#160;DMA__LPSPI0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00037">37</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ac2fa96bc980d401c36834549b3688009"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2fa96bc980d401c36834549b3688009">&#9670;&nbsp;</a></span>LPSPI1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI1&#160;&#160;&#160;DMA__LPSPI1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00038">38</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ae45a21782e5f7d05636cdaac3bdda86d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae45a21782e5f7d05636cdaac3bdda86d">&#9670;&nbsp;</a></span>LPSPI2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI2&#160;&#160;&#160;DMA__LPSPI2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00039">39</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a4850e0354a725db60884a96d957bc205"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4850e0354a725db60884a96d957bc205">&#9670;&nbsp;</a></span>LPSPI3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI3&#160;&#160;&#160;DMA__LPSPI3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00040">40</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a5b2895bb50a19a21ddb954c28977629b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b2895bb50a19a21ddb954c28977629b">&#9670;&nbsp;</a></span>LPUART0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPUART0&#160;&#160;&#160;CM4_0__LPUART</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00053">53</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a73eb37d103f4e4f2d18ec3d3f5208ab9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73eb37d103f4e4f2d18ec3d3f5208ab9">&#9670;&nbsp;</a></span>LPUART1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPUART1&#160;&#160;&#160;CM4_1__LPUART</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00054">54</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aeb546d3c2b55e486a3d4711255c46fc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb546d3c2b55e486a3d4711255c46fc9">&#9670;&nbsp;</a></span>LPUART2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPUART2&#160;&#160;&#160;DMA__LPUART0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00055">55</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="abf380b4bd4c865aa97ff2420ec4718c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf380b4bd4c865aa97ff2420ec4718c3">&#9670;&nbsp;</a></span>LPUART3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPUART3&#160;&#160;&#160;DMA__LPUART1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00056">56</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a9d8ddb2d0d4d61a63ad00b6fd9df5f68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d8ddb2d0d4d61a63ad00b6fd9df5f68">&#9670;&nbsp;</a></span>LPUART4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPUART4&#160;&#160;&#160;DMA__LPUART2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00057">57</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ab8b8889fd34c86c965bffbbe3be3774f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8b8889fd34c86c965bffbbe3be3774f">&#9670;&nbsp;</a></span>LPUART5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPUART5&#160;&#160;&#160;DMA__LPUART3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00058">58</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a353278699075ac94a78666fabfb6ecfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a353278699075ac94a78666fabfb6ecfc">&#9670;&nbsp;</a></span>LPUART6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPUART6&#160;&#160;&#160;DMA__LPUART4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00059">59</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="afdae116c2c595573ddee8725b6a4602a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdae116c2c595573ddee8725b6a4602a">&#9670;&nbsp;</a></span>RTE_I2C0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C0&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00021">21</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ab3079b071b25a964033ece9a17ebc622"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3079b071b25a964033ece9a17ebc622">&#9670;&nbsp;</a></span>RTE_I2C0_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C0_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00022">22</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aa4264010a207548708e4eb5030b77b42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4264010a207548708e4eb5030b77b42">&#9670;&nbsp;</a></span>RTE_I2C1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C1&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00023">23</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aac0deee79f0bfe76842a606f89347141"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac0deee79f0bfe76842a606f89347141">&#9670;&nbsp;</a></span>RTE_I2C1_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C1_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00024">24</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a6b312911602934f2275e5bfdd964a3c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b312911602934f2275e5bfdd964a3c2">&#9670;&nbsp;</a></span>RTE_I2C2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C2&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00025">25</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aa6833427b8acb64e5b2cdca71adc4731"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6833427b8acb64e5b2cdca71adc4731">&#9670;&nbsp;</a></span>RTE_I2C2_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C2_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00026">26</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a762b3880f4254c392f2f152393776679"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a762b3880f4254c392f2f152393776679">&#9670;&nbsp;</a></span>RTE_I2C2_DMA_RX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C2_DMA_RX_CH&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00082">82</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a1ca82c1fea8b1c55875df9cf0e3e4266"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ca82c1fea8b1c55875df9cf0e3e4266">&#9670;&nbsp;</a></span>RTE_I2C2_DMA_RX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C2_DMA_RX_DMA_BASE&#160;&#160;&#160;DMA__DMA1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00084">84</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ad7eb717542257f354c6b41ad348a1404"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7eb717542257f354c6b41ad348a1404">&#9670;&nbsp;</a></span>RTE_I2C2_DMA_RX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C2_DMA_RX_PERI_SEL&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00083">83</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aaafac93c554b337745d91aeeaa263ee3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaafac93c554b337745d91aeeaa263ee3">&#9670;&nbsp;</a></span>RTE_I2C2_DMA_TX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C2_DMA_TX_CH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00079">79</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ad4f1a37be61763d2594b4f539ae03d44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4f1a37be61763d2594b4f539ae03d44">&#9670;&nbsp;</a></span>RTE_I2C2_DMA_TX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C2_DMA_TX_DMA_BASE&#160;&#160;&#160;DMA__DMA1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00081">81</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a282e3c43099524332084d89c4dc0370a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a282e3c43099524332084d89c4dc0370a">&#9670;&nbsp;</a></span>RTE_I2C2_DMA_TX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C2_DMA_TX_PERI_SEL&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00080">80</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a286e0b83a4a1806a5125d1e805afed5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a286e0b83a4a1806a5125d1e805afed5e">&#9670;&nbsp;</a></span>RTE_I2C3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C3&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00027">27</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a7e2203f604dc9bfc5ae76af6364b8e38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e2203f604dc9bfc5ae76af6364b8e38">&#9670;&nbsp;</a></span>RTE_I2C3_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C3_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00028">28</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ac78874337ab81de6e42b051fb9dce871"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac78874337ab81de6e42b051fb9dce871">&#9670;&nbsp;</a></span>RTE_I2C3_DMA_RX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C3_DMA_RX_CH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00089">89</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="acfb03589150d28227ff1dd5393b0b893"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfb03589150d28227ff1dd5393b0b893">&#9670;&nbsp;</a></span>RTE_I2C3_DMA_RX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C3_DMA_RX_DMA_BASE&#160;&#160;&#160;DMA__DMA1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00091">91</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a0994b2eeb8af41123e69175ac6f9c7b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0994b2eeb8af41123e69175ac6f9c7b0">&#9670;&nbsp;</a></span>RTE_I2C3_DMA_RX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C3_DMA_RX_PERI_SEL&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00090">90</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a8d59722d63164553e1aa90f0b5531aa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d59722d63164553e1aa90f0b5531aa6">&#9670;&nbsp;</a></span>RTE_I2C3_DMA_TX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C3_DMA_TX_CH&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00086">86</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a21c43b61ee31798e368937bdbc945eb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21c43b61ee31798e368937bdbc945eb7">&#9670;&nbsp;</a></span>RTE_I2C3_DMA_TX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C3_DMA_TX_DMA_BASE&#160;&#160;&#160;DMA__DMA1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00088">88</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a1f3419a15ebd3e7915ab02ddb9d8e57a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f3419a15ebd3e7915ab02ddb9d8e57a">&#9670;&nbsp;</a></span>RTE_I2C3_DMA_TX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C3_DMA_TX_PERI_SEL&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00087">87</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aaefd2724bd50bf611680b12680c5cd47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaefd2724bd50bf611680b12680c5cd47">&#9670;&nbsp;</a></span>RTE_I2C4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C4&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00029">29</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ad0881b5c0250fd24034d35a0db8e81d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0881b5c0250fd24034d35a0db8e81d6">&#9670;&nbsp;</a></span>RTE_I2C4_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C4_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00030">30</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="adb24a07872f830d773e5a761b5b915ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb24a07872f830d773e5a761b5b915ea">&#9670;&nbsp;</a></span>RTE_I2C4_DMA_RX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C4_DMA_RX_CH&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00096">96</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aac8180353fa95d472f154af42998f3ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac8180353fa95d472f154af42998f3ea">&#9670;&nbsp;</a></span>RTE_I2C4_DMA_RX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C4_DMA_RX_DMA_BASE&#160;&#160;&#160;DMA__DMA1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00098">98</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aad4b2e8753e39ef0df22e30d47f5af87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad4b2e8753e39ef0df22e30d47f5af87">&#9670;&nbsp;</a></span>RTE_I2C4_DMA_RX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C4_DMA_RX_PERI_SEL&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00097">97</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a886533baa3ecbfdc24804b3bbd3c1fa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a886533baa3ecbfdc24804b3bbd3c1fa4">&#9670;&nbsp;</a></span>RTE_I2C4_DMA_TX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C4_DMA_TX_CH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00093">93</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a1eeb5eb83698e059c5bbc3df7097102d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1eeb5eb83698e059c5bbc3df7097102d">&#9670;&nbsp;</a></span>RTE_I2C4_DMA_TX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C4_DMA_TX_DMA_BASE&#160;&#160;&#160;DMA__DMA1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00095">95</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="acedae977949138b1e4bf418885238855"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acedae977949138b1e4bf418885238855">&#9670;&nbsp;</a></span>RTE_I2C4_DMA_TX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C4_DMA_TX_PERI_SEL&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00094">94</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="af34a2837397fb473c1a29f942886f20a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af34a2837397fb473c1a29f942886f20a">&#9670;&nbsp;</a></span>RTE_I2C5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C5&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00031">31</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a11fcca5364c2c59d91dcd1024a3741cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11fcca5364c2c59d91dcd1024a3741cd">&#9670;&nbsp;</a></span>RTE_I2C5_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C5_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00032">32</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a49d74f3d89f709bcee704ed8bc62a389"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49d74f3d89f709bcee704ed8bc62a389">&#9670;&nbsp;</a></span>RTE_I2C5_DMA_RX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C5_DMA_RX_CH&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00103">103</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="afffd01e1818a0941804aa6898e0f3480"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afffd01e1818a0941804aa6898e0f3480">&#9670;&nbsp;</a></span>RTE_I2C5_DMA_RX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C5_DMA_RX_DMA_BASE&#160;&#160;&#160;DMA__DMA1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00105">105</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="af9a7eeea936066a06aa12642d206ffe1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9a7eeea936066a06aa12642d206ffe1">&#9670;&nbsp;</a></span>RTE_I2C5_DMA_RX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C5_DMA_RX_PERI_SEL&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00104">104</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aacc69b6a58c942604d55ab3c66c18331"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacc69b6a58c942604d55ab3c66c18331">&#9670;&nbsp;</a></span>RTE_I2C5_DMA_TX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C5_DMA_TX_CH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00100">100</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a237c977557c35a9f367b3dad28755434"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a237c977557c35a9f367b3dad28755434">&#9670;&nbsp;</a></span>RTE_I2C5_DMA_TX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C5_DMA_TX_DMA_BASE&#160;&#160;&#160;DMA__DMA1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00102">102</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aae327bc1bd7606f5ce0e12fa22c0c98f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae327bc1bd7606f5ce0e12fa22c0c98f">&#9670;&nbsp;</a></span>RTE_I2C5_DMA_TX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C5_DMA_TX_PERI_SEL&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00101">101</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a3def854682bc112f022a79dd60ca29d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3def854682bc112f022a79dd60ca29d7">&#9670;&nbsp;</a></span>RTE_I2C6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C6&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00033">33</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a1c6ff3c4d303f391e5ec124aa238c08f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c6ff3c4d303f391e5ec124aa238c08f">&#9670;&nbsp;</a></span>RTE_I2C6_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C6_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00034">34</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="adbde0a01f889e105a70dea33e0b774fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbde0a01f889e105a70dea33e0b774fe">&#9670;&nbsp;</a></span>RTE_I2C6_DMA_RX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C6_DMA_RX_CH&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00110">110</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="afdf4039762fae0cda1db8c9ea184e641"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdf4039762fae0cda1db8c9ea184e641">&#9670;&nbsp;</a></span>RTE_I2C6_DMA_RX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C6_DMA_RX_DMA_BASE&#160;&#160;&#160;DMA__DMA1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00112">112</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a18a0ead9ea40c2c592a5a3a73d4f3916"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18a0ead9ea40c2c592a5a3a73d4f3916">&#9670;&nbsp;</a></span>RTE_I2C6_DMA_RX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C6_DMA_RX_PERI_SEL&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00111">111</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aa15456a15715d87b5d9fd1663b6def21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa15456a15715d87b5d9fd1663b6def21">&#9670;&nbsp;</a></span>RTE_I2C6_DMA_TX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C6_DMA_TX_CH&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00107">107</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a3beb3f0a50107be726578869d167101a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3beb3f0a50107be726578869d167101a">&#9670;&nbsp;</a></span>RTE_I2C6_DMA_TX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C6_DMA_TX_DMA_BASE&#160;&#160;&#160;DMA__DMA1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00109">109</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a3376a9bd3c4accdc4e0d25251960563b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3376a9bd3c4accdc4e0d25251960563b">&#9670;&nbsp;</a></span>RTE_I2C6_DMA_TX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_I2C6_DMA_TX_PERI_SEL&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00108">108</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a0529e9360e95f2b1e4c67b49ae2df44c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0529e9360e95f2b1e4c67b49ae2df44c">&#9670;&nbsp;</a></span>RTE_SPI0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI0&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00043">43</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a7dd0070f51cd6be78f323f82df082b74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dd0070f51cd6be78f323f82df082b74">&#9670;&nbsp;</a></span>RTE_SPI0_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI0_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00044">44</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="adc244beab1014dda00966fcbbb65578c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc244beab1014dda00966fcbbb65578c">&#9670;&nbsp;</a></span>RTE_SPI1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI1&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00045">45</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aa77f48b8f0f046f17b57ee388ba986c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa77f48b8f0f046f17b57ee388ba986c3">&#9670;&nbsp;</a></span>RTE_SPI1_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI1_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00046">46</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a23c083e17af81df6307b6a09c7b526bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23c083e17af81df6307b6a09c7b526bd">&#9670;&nbsp;</a></span>RTE_SPI2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI2&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00047">47</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="af6ec6eb776de0e8df30bc2acc19f9221"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6ec6eb776de0e8df30bc2acc19f9221">&#9670;&nbsp;</a></span>RTE_SPI2_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI2_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00048">48</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aa78a035aaa73a024f3e9ad91e3d28c18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa78a035aaa73a024f3e9ad91e3d28c18">&#9670;&nbsp;</a></span>RTE_SPI3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI3&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00049">49</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a262ea23b85408aacef35d7dea979abfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a262ea23b85408aacef35d7dea979abfd">&#9670;&nbsp;</a></span>RTE_SPI3_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_SPI3_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00050">50</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a17b2c1002dc50e01a17a2ce94a628133"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17b2c1002dc50e01a17a2ce94a628133">&#9670;&nbsp;</a></span>RTE_USART0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART0&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00062">62</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a3071e002a5a0ce4ac87de6dcc87bb3da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3071e002a5a0ce4ac87de6dcc87bb3da">&#9670;&nbsp;</a></span>RTE_USART0_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART0_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00063">63</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ae8f0e0260407d14858ce86d2ffb75424"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8f0e0260407d14858ce86d2ffb75424">&#9670;&nbsp;</a></span>RTE_USART1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART1&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00064">64</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a93373776f843912cefd1355e207352e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93373776f843912cefd1355e207352e2">&#9670;&nbsp;</a></span>RTE_USART1_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART1_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00065">65</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="af4f4f5e1f698d40d9f7d716257536d42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4f4f5e1f698d40d9f7d716257536d42">&#9670;&nbsp;</a></span>RTE_USART2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART2&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00066">66</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a125adde5b7b5906d3427a57420322722"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a125adde5b7b5906d3427a57420322722">&#9670;&nbsp;</a></span>RTE_USART2_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART2_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00067">67</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aaf5d293f3353d103aa7fc672a3cf456d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf5d293f3353d103aa7fc672a3cf456d">&#9670;&nbsp;</a></span>RTE_USART2_DMA_RX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART2_DMA_RX_CH&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00122">122</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a54af00b2f29f1e9aeb10e1a59a4cde3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54af00b2f29f1e9aeb10e1a59a4cde3d">&#9670;&nbsp;</a></span>RTE_USART2_DMA_RX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART2_DMA_RX_DMA_BASE&#160;&#160;&#160;DMA__DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00124">124</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ad8969d48f9a854dcd661e60ace8f2eac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8969d48f9a854dcd661e60ace8f2eac">&#9670;&nbsp;</a></span>RTE_USART2_DMA_RX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART2_DMA_RX_PERI_SEL&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00123">123</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a4da147c7ce755201a079c412c098128f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4da147c7ce755201a079c412c098128f">&#9670;&nbsp;</a></span>RTE_USART2_DMA_TX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART2_DMA_TX_CH&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00119">119</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a667adae4bda8ac302bcc85d4a7a004cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a667adae4bda8ac302bcc85d4a7a004cd">&#9670;&nbsp;</a></span>RTE_USART2_DMA_TX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART2_DMA_TX_DMA_BASE&#160;&#160;&#160;DMA__DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00121">121</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a1921b3ed005879e26052e379f23dbcb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1921b3ed005879e26052e379f23dbcb2">&#9670;&nbsp;</a></span>RTE_USART2_DMA_TX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART2_DMA_TX_PERI_SEL&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00120">120</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ae6d7bafeb9d5b445ebadbd0f224bf1a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6d7bafeb9d5b445ebadbd0f224bf1a5">&#9670;&nbsp;</a></span>RTE_USART3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART3&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00068">68</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a64fade6195385d3c00eeb16517725bb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64fade6195385d3c00eeb16517725bb5">&#9670;&nbsp;</a></span>RTE_USART3_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART3_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00069">69</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ab09d3b40ddde8be68179be6d46400d45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab09d3b40ddde8be68179be6d46400d45">&#9670;&nbsp;</a></span>RTE_USART3_DMA_RX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART3_DMA_RX_CH&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00129">129</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ae05b2c8a2baaa32c10d0af3457ce2e28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae05b2c8a2baaa32c10d0af3457ce2e28">&#9670;&nbsp;</a></span>RTE_USART3_DMA_RX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART3_DMA_RX_DMA_BASE&#160;&#160;&#160;DMA__DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00131">131</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ab310379c65913c108e059c4e317ce096"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab310379c65913c108e059c4e317ce096">&#9670;&nbsp;</a></span>RTE_USART3_DMA_RX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART3_DMA_RX_PERI_SEL&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00130">130</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a371552d64a4c36aa553a256ab52c4737"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a371552d64a4c36aa553a256ab52c4737">&#9670;&nbsp;</a></span>RTE_USART3_DMA_TX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART3_DMA_TX_CH&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00126">126</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a230981b96cecea4add332ecd40533454"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a230981b96cecea4add332ecd40533454">&#9670;&nbsp;</a></span>RTE_USART3_DMA_TX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART3_DMA_TX_DMA_BASE&#160;&#160;&#160;DMA__DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00128">128</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a298c8ca62c3080284bf1c1ddc9e52c74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a298c8ca62c3080284bf1c1ddc9e52c74">&#9670;&nbsp;</a></span>RTE_USART3_DMA_TX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART3_DMA_TX_PERI_SEL&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00127">127</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a3716b269a4311d87ba183b633ebfad07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3716b269a4311d87ba183b633ebfad07">&#9670;&nbsp;</a></span>RTE_USART4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART4&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00070">70</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="abccb132237192d276dec5fd1235d3124"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abccb132237192d276dec5fd1235d3124">&#9670;&nbsp;</a></span>RTE_USART4_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART4_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00071">71</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ae3aa08740bc1278f56cb25413751053b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3aa08740bc1278f56cb25413751053b">&#9670;&nbsp;</a></span>RTE_USART4_DMA_RX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART4_DMA_RX_CH&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00136">136</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a84ae4f174efa1b7417b5a35d9b9e3de9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84ae4f174efa1b7417b5a35d9b9e3de9">&#9670;&nbsp;</a></span>RTE_USART4_DMA_RX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART4_DMA_RX_DMA_BASE&#160;&#160;&#160;DMA__DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00138">138</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a2d133b10d9af3b93828d264638c01d69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d133b10d9af3b93828d264638c01d69">&#9670;&nbsp;</a></span>RTE_USART4_DMA_RX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART4_DMA_RX_PERI_SEL&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00137">137</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a583406cbb43d2e24e0cf8cafdb45d7d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a583406cbb43d2e24e0cf8cafdb45d7d9">&#9670;&nbsp;</a></span>RTE_USART4_DMA_TX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART4_DMA_TX_CH&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00133">133</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ac4abea21e4bfc3d03539f739892b0e7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4abea21e4bfc3d03539f739892b0e7f">&#9670;&nbsp;</a></span>RTE_USART4_DMA_TX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART4_DMA_TX_DMA_BASE&#160;&#160;&#160;DMA__DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00135">135</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a2b6f4b82acc33b81f3637afc63419169"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b6f4b82acc33b81f3637afc63419169">&#9670;&nbsp;</a></span>RTE_USART4_DMA_TX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART4_DMA_TX_PERI_SEL&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00134">134</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a5c2c625ac67c8f31440a92490b6d767e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c2c625ac67c8f31440a92490b6d767e">&#9670;&nbsp;</a></span>RTE_USART5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART5&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00072">72</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aaf003f78b5c4c182d687b220e75e1dbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf003f78b5c4c182d687b220e75e1dbb">&#9670;&nbsp;</a></span>RTE_USART5_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART5_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00073">73</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="af563379f0b22b56089642e1452293b94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af563379f0b22b56089642e1452293b94">&#9670;&nbsp;</a></span>RTE_USART5_DMA_RX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART5_DMA_RX_CH&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00143">143</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a665e630b27a6713ff3055c9893403090"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a665e630b27a6713ff3055c9893403090">&#9670;&nbsp;</a></span>RTE_USART5_DMA_RX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART5_DMA_RX_DMA_BASE&#160;&#160;&#160;DMA__DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00145">145</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a4dc20b4bfb5766bac0d6de434bda7fd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dc20b4bfb5766bac0d6de434bda7fd8">&#9670;&nbsp;</a></span>RTE_USART5_DMA_RX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART5_DMA_RX_PERI_SEL&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00144">144</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a5fc281007f625bf44a5b16d7f97c9f7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fc281007f625bf44a5b16d7f97c9f7b">&#9670;&nbsp;</a></span>RTE_USART5_DMA_TX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART5_DMA_TX_CH&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00140">140</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a530f52cd5d979b98f959163c96e4413b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a530f52cd5d979b98f959163c96e4413b">&#9670;&nbsp;</a></span>RTE_USART5_DMA_TX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART5_DMA_TX_DMA_BASE&#160;&#160;&#160;DMA__DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00142">142</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a3f34578afbd133748801bbb852f1cc46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f34578afbd133748801bbb852f1cc46">&#9670;&nbsp;</a></span>RTE_USART5_DMA_TX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART5_DMA_TX_PERI_SEL&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00141">141</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="af4a7b2970a0f7ac0ee0802298c09848c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4a7b2970a0f7ac0ee0802298c09848c">&#9670;&nbsp;</a></span>RTE_USART6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART6&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00074">74</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a46301a9b2d783e5c629b180d8f2344f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46301a9b2d783e5c629b180d8f2344f6">&#9670;&nbsp;</a></span>RTE_USART6_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART6_DMA_EN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00075">75</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a74e96a5225571536daf6ce2058f2ca11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74e96a5225571536daf6ce2058f2ca11">&#9670;&nbsp;</a></span>RTE_USART6_DMA_RX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART6_DMA_RX_CH&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00150">150</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a5937989b65e91558a7ecd473a511e5e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5937989b65e91558a7ecd473a511e5e6">&#9670;&nbsp;</a></span>RTE_USART6_DMA_RX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART6_DMA_RX_DMA_BASE&#160;&#160;&#160;DMA__DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00152">152</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ad55c040ec06f230089b7f190f5eb5589"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad55c040ec06f230089b7f190f5eb5589">&#9670;&nbsp;</a></span>RTE_USART6_DMA_RX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART6_DMA_RX_PERI_SEL&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00151">151</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a830ccf4153d422fc98971a8fc2d1ecba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a830ccf4153d422fc98971a8fc2d1ecba">&#9670;&nbsp;</a></span>RTE_USART6_DMA_TX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART6_DMA_TX_CH&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00147">147</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="aa50f707f6ba72c2c400faa7e2c9b8b5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa50f707f6ba72c2c400faa7e2c9b8b5f">&#9670;&nbsp;</a></span>RTE_USART6_DMA_TX_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART6_DMA_TX_DMA_BASE&#160;&#160;&#160;DMA__DMA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00149">149</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="ac1692d643111d558f2df528205966f28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1692d643111d558f2df528205966f28">&#9670;&nbsp;</a></span>RTE_USART6_DMA_TX_PERI_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTE_USART6_DMA_TX_PERI_SEL&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00148">148</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a42233d962f08392fe286ed2e652eb9b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42233d962f08392fe286ed2e652eb9b1">&#9670;&nbsp;</a></span>USART4_RX_BUFFER_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART4_RX_BUFFER_ENABLE&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00116">116</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
<a id="a43c0f3151f3f65559aec155908ac5804"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43c0f3151f3f65559aec155908ac5804">&#9670;&nbsp;</a></span>USART_RX_BUFFER_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_RX_BUFFER_LEN&#160;&#160;&#160;64</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="a04730_source.html#l00115">115</a> of file <a class="el" href="a04730_source.html">RTE_Device.h</a>.</p>

</div>
</div>
</div><!-- contents -->

<hr class="footer"/><address class="footer"><small>
&copy; Copyright 2016-2022 NXP. All Rights Reserved. SPDX-License-Identifier: BSD-3-Clause
</small></address>
</body>
</html>
