Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Apr 25 15:39:28 2019
| Host         : DESKTOP-IGHGFH8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file pattern_rec_timing_summary_routed.rpt -pb pattern_rec_timing_summary_routed.pb -rpx pattern_rec_timing_summary_routed.rpx -warn_on_violation
| Design       : pattern_rec
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.927    -4295.751                    525                 6423        0.054        0.000                      0                 6423        3.750        0.000                       0                  2790  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                -9.927    -4295.751                    525                 6423        0.054        0.000                      0                 6423        3.750        0.000                       0                  2790  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :          525  Failing Endpoints,  Worst Slack       -9.927ns,  Total Violation    -4295.751ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.927ns  (required time - arrival time)
  Source:                 Z_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_screen_reg[0][4][4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        19.629ns  (logic 7.734ns (39.401%)  route 11.895ns (60.599%))
  Logic Levels:           29  (CARRY4=16 LUT3=3 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.396ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        1.634     5.396    clk_IBUF_BUFG
    SLICE_X41Y74         FDRE                                         r  Z_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDRE (Prop_fdre_C_Q)         0.456     5.852 r  Z_reg[0]/Q
                         net (fo=169, routed)         1.523     7.376    Z_reg_n_0_[0]
    SLICE_X41Y78         LUT6 (Prop_lut6_I4_O)        0.124     7.500 f  oled_screen[3][0][2]_i_17/O
                         net (fo=3, routed)           0.582     8.082    oled_screen[3][0][2]_i_17_n_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I1_O)        0.124     8.206 r  oled_screen[3][0][2]_i_12/O
                         net (fo=94, routed)          0.689     8.895    oled_screen[3][0][2]_i_12_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.490 r  oled_screen_reg[3][0][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.490    oled_screen_reg[3][0][0]_i_20_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.805 f  oled_screen_reg[3][0][6]_i_208/O[3]
                         net (fo=15, routed)          0.720    10.525    oled_screen_reg[3][0][6]_i_208_n_4
    SLICE_X46Y75         LUT3 (Prop_lut3_I2_O)        0.307    10.832 f  oled_screen[3][0][6]_i_294/O
                         net (fo=73, routed)          0.767    11.600    oled_screen[3][0][6]_i_294_n_0
    SLICE_X50Y76         LUT6 (Prop_lut6_I5_O)        0.124    11.724 r  oled_screen[3][0][4]_i_183/O
                         net (fo=1, routed)           0.616    12.339    oled_screen[3][0][4]_i_183_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.846 r  oled_screen_reg[3][0][4]_i_110/CO[3]
                         net (fo=1, routed)           0.000    12.846    oled_screen_reg[3][0][4]_i_110_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.068 r  oled_screen_reg[3][0][4]_i_61/O[0]
                         net (fo=3, routed)           0.586    13.655    oled_screen_reg[3][0][4]_i_61_n_7
    SLICE_X56Y81         LUT3 (Prop_lut3_I0_O)        0.299    13.954 r  oled_screen[3][0][4]_i_109/O
                         net (fo=2, routed)           0.855    14.808    oled_screen[3][0][4]_i_109_n_0
    SLICE_X54Y81         LUT5 (Prop_lut5_I1_O)        0.124    14.932 r  oled_screen[3][0][4]_i_49/O
                         net (fo=2, routed)           0.644    15.577    oled_screen[3][0][4]_i_49_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.701 r  oled_screen[3][0][4]_i_53/O
                         net (fo=1, routed)           0.000    15.701    oled_screen[3][0][4]_i_53_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.233 r  oled_screen_reg[3][0][4]_i_28/CO[3]
                         net (fo=1, routed)           0.000    16.233    oled_screen_reg[3][0][4]_i_28_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.347 r  oled_screen_reg[3][0][4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.347    oled_screen_reg[3][0][4]_i_18_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.461 r  oled_screen_reg[3][0][4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.461    oled_screen_reg[3][0][4]_i_11_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.795 r  oled_screen_reg[3][0][6]_i_21/O[1]
                         net (fo=12, routed)          0.689    17.484    oled_screen_reg[3][0][6]_i_21_n_6
    SLICE_X56Y85         LUT3 (Prop_lut3_I2_O)        0.303    17.787 r  oled_screen[3][0][6]_i_709/O
                         net (fo=1, routed)           0.640    18.427    oled_screen[3][0][6]_i_709_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    18.823 r  oled_screen_reg[3][0][6]_i_518/CO[3]
                         net (fo=1, routed)           0.000    18.823    oled_screen_reg[3][0][6]_i_518_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.940 r  oled_screen_reg[3][0][6]_i_372/CO[3]
                         net (fo=1, routed)           0.000    18.940    oled_screen_reg[3][0][6]_i_372_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.057 r  oled_screen_reg[3][0][6]_i_254/CO[3]
                         net (fo=1, routed)           0.000    19.057    oled_screen_reg[3][0][6]_i_254_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.174 r  oled_screen_reg[3][0][6]_i_127/CO[3]
                         net (fo=1, routed)           0.000    19.174    oled_screen_reg[3][0][6]_i_127_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.291 r  oled_screen_reg[3][0][6]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.291    oled_screen_reg[3][0][6]_i_62_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.614 r  oled_screen_reg[3][0][6]_i_30/O[1]
                         net (fo=3, routed)           0.550    20.164    oled_screen_reg[3][0][6]_i_30_n_6
    SLICE_X53Y92         LUT4 (Prop_lut4_I3_O)        0.306    20.470 r  oled_screen[3][0][6]_i_50/O
                         net (fo=1, routed)           0.519    20.990    oled_screen[3][0][6]_i_50_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.497 r  oled_screen_reg[3][0][6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.497    oled_screen_reg[3][0][6]_i_25_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.768 r  oled_screen_reg[3][0][6]_i_17/CO[0]
                         net (fo=7, routed)           0.471    22.239    oled_screen_reg[3][0][6]_i_17_n_3
    SLICE_X51Y93         LUT5 (Prop_lut5_I3_O)        0.373    22.612 r  oled_screen[3][0][4]_i_12/O
                         net (fo=5, routed)           0.317    22.929    oled_screen[3][0][4]_i_12_n_0
    SLICE_X53Y93         LUT5 (Prop_lut5_I3_O)        0.124    23.053 f  oled_screen[3][0][6]_i_15/O
                         net (fo=5, routed)           0.334    23.386    oled_screen[3][0][6]_i_15_n_0
    SLICE_X51Y93         LUT6 (Prop_lut6_I0_O)        0.124    23.510 r  oled_screen[3][0][4]_i_5/O
                         net (fo=1, routed)           0.264    23.775    oled_screen[3][0][4]_i_5_n_0
    SLICE_X51Y93         LUT6 (Prop_lut6_I3_O)        0.124    23.899 r  oled_screen[3][0][4]_i_1/O
                         net (fo=64, routed)          1.127    25.025    oled_screen[3][0][4]_i_1_n_0
    SLICE_X53Y90         FDRE                                         r  oled_screen_reg[0][4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        1.467    14.949    clk_IBUF_BUFG
    SLICE_X53Y90         FDRE                                         r  oled_screen_reg[0][4][4]/C
                         clock pessimism              0.294    15.243    
                         clock uncertainty           -0.035    15.208    
    SLICE_X53Y90         FDRE (Setup_fdre_C_D)       -0.109    15.099    oled_screen_reg[0][4][4]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -25.025    
  -------------------------------------------------------------------
                         slack                                 -9.927    

Slack (VIOLATED) :        -9.901ns  (required time - arrival time)
  Source:                 Z_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_screen_reg[3][7][0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        19.679ns  (logic 7.610ns (38.671%)  route 12.069ns (61.329%))
  Logic Levels:           28  (CARRY4=16 LUT3=3 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.396ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        1.634     5.396    clk_IBUF_BUFG
    SLICE_X41Y74         FDRE                                         r  Z_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDRE (Prop_fdre_C_Q)         0.456     5.852 r  Z_reg[0]/Q
                         net (fo=169, routed)         1.523     7.376    Z_reg_n_0_[0]
    SLICE_X41Y78         LUT6 (Prop_lut6_I4_O)        0.124     7.500 f  oled_screen[3][0][2]_i_17/O
                         net (fo=3, routed)           0.582     8.082    oled_screen[3][0][2]_i_17_n_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I1_O)        0.124     8.206 r  oled_screen[3][0][2]_i_12/O
                         net (fo=94, routed)          0.689     8.895    oled_screen[3][0][2]_i_12_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.490 r  oled_screen_reg[3][0][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.490    oled_screen_reg[3][0][0]_i_20_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.805 f  oled_screen_reg[3][0][6]_i_208/O[3]
                         net (fo=15, routed)          0.720    10.525    oled_screen_reg[3][0][6]_i_208_n_4
    SLICE_X46Y75         LUT3 (Prop_lut3_I2_O)        0.307    10.832 f  oled_screen[3][0][6]_i_294/O
                         net (fo=73, routed)          0.767    11.600    oled_screen[3][0][6]_i_294_n_0
    SLICE_X50Y76         LUT6 (Prop_lut6_I5_O)        0.124    11.724 r  oled_screen[3][0][4]_i_183/O
                         net (fo=1, routed)           0.616    12.339    oled_screen[3][0][4]_i_183_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.846 r  oled_screen_reg[3][0][4]_i_110/CO[3]
                         net (fo=1, routed)           0.000    12.846    oled_screen_reg[3][0][4]_i_110_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.068 r  oled_screen_reg[3][0][4]_i_61/O[0]
                         net (fo=3, routed)           0.586    13.655    oled_screen_reg[3][0][4]_i_61_n_7
    SLICE_X56Y81         LUT3 (Prop_lut3_I0_O)        0.299    13.954 r  oled_screen[3][0][4]_i_109/O
                         net (fo=2, routed)           0.855    14.808    oled_screen[3][0][4]_i_109_n_0
    SLICE_X54Y81         LUT5 (Prop_lut5_I1_O)        0.124    14.932 r  oled_screen[3][0][4]_i_49/O
                         net (fo=2, routed)           0.644    15.577    oled_screen[3][0][4]_i_49_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.701 r  oled_screen[3][0][4]_i_53/O
                         net (fo=1, routed)           0.000    15.701    oled_screen[3][0][4]_i_53_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.233 r  oled_screen_reg[3][0][4]_i_28/CO[3]
                         net (fo=1, routed)           0.000    16.233    oled_screen_reg[3][0][4]_i_28_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.347 r  oled_screen_reg[3][0][4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.347    oled_screen_reg[3][0][4]_i_18_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.461 r  oled_screen_reg[3][0][4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.461    oled_screen_reg[3][0][4]_i_11_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.795 r  oled_screen_reg[3][0][6]_i_21/O[1]
                         net (fo=12, routed)          0.689    17.484    oled_screen_reg[3][0][6]_i_21_n_6
    SLICE_X56Y85         LUT3 (Prop_lut3_I2_O)        0.303    17.787 r  oled_screen[3][0][6]_i_709/O
                         net (fo=1, routed)           0.640    18.427    oled_screen[3][0][6]_i_709_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    18.823 r  oled_screen_reg[3][0][6]_i_518/CO[3]
                         net (fo=1, routed)           0.000    18.823    oled_screen_reg[3][0][6]_i_518_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.940 r  oled_screen_reg[3][0][6]_i_372/CO[3]
                         net (fo=1, routed)           0.000    18.940    oled_screen_reg[3][0][6]_i_372_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.057 r  oled_screen_reg[3][0][6]_i_254/CO[3]
                         net (fo=1, routed)           0.000    19.057    oled_screen_reg[3][0][6]_i_254_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.174 r  oled_screen_reg[3][0][6]_i_127/CO[3]
                         net (fo=1, routed)           0.000    19.174    oled_screen_reg[3][0][6]_i_127_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.291 r  oled_screen_reg[3][0][6]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.291    oled_screen_reg[3][0][6]_i_62_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.614 r  oled_screen_reg[3][0][6]_i_30/O[1]
                         net (fo=3, routed)           0.550    20.164    oled_screen_reg[3][0][6]_i_30_n_6
    SLICE_X53Y92         LUT4 (Prop_lut4_I3_O)        0.306    20.470 r  oled_screen[3][0][6]_i_50/O
                         net (fo=1, routed)           0.519    20.990    oled_screen[3][0][6]_i_50_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.497 r  oled_screen_reg[3][0][6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.497    oled_screen_reg[3][0][6]_i_25_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.768 r  oled_screen_reg[3][0][6]_i_17/CO[0]
                         net (fo=7, routed)           0.792    22.559    oled_screen_reg[3][0][6]_i_17_n_3
    SLICE_X58Y88         LUT5 (Prop_lut5_I0_O)        0.373    22.932 r  oled_screen[3][0][0]_i_9/O
                         net (fo=1, routed)           0.171    23.103    oled_screen[3][0][0]_i_9_n_0
    SLICE_X58Y88         LUT6 (Prop_lut6_I1_O)        0.124    23.227 f  oled_screen[3][0][0]_i_5/O
                         net (fo=1, routed)           0.756    23.984    oled_screen[3][0][0]_i_5_n_0
    SLICE_X61Y84         LUT6 (Prop_lut6_I4_O)        0.124    24.108 r  oled_screen[3][0][0]_i_1/O
                         net (fo=64, routed)          0.967    25.075    oled_screen[3][0][0]_i_1_n_0
    SLICE_X57Y84         FDRE                                         r  oled_screen_reg[3][7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        1.534    15.016    clk_IBUF_BUFG
    SLICE_X57Y84         FDRE                                         r  oled_screen_reg[3][7][0]/C
                         clock pessimism              0.294    15.310    
                         clock uncertainty           -0.035    15.275    
    SLICE_X57Y84         FDRE (Setup_fdre_C_D)       -0.101    15.174    oled_screen_reg[3][7][0]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                         -25.075    
  -------------------------------------------------------------------
                         slack                                 -9.901    

Slack (VIOLATED) :        -9.872ns  (required time - arrival time)
  Source:                 Z_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_screen_reg[2][11][6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        19.698ns  (logic 7.610ns (38.634%)  route 12.088ns (61.366%))
  Logic Levels:           28  (CARRY4=16 LUT3=3 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.396ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        1.634     5.396    clk_IBUF_BUFG
    SLICE_X41Y74         FDRE                                         r  Z_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDRE (Prop_fdre_C_Q)         0.456     5.852 r  Z_reg[0]/Q
                         net (fo=169, routed)         1.523     7.376    Z_reg_n_0_[0]
    SLICE_X41Y78         LUT6 (Prop_lut6_I4_O)        0.124     7.500 f  oled_screen[3][0][2]_i_17/O
                         net (fo=3, routed)           0.582     8.082    oled_screen[3][0][2]_i_17_n_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I1_O)        0.124     8.206 r  oled_screen[3][0][2]_i_12/O
                         net (fo=94, routed)          0.689     8.895    oled_screen[3][0][2]_i_12_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.490 r  oled_screen_reg[3][0][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.490    oled_screen_reg[3][0][0]_i_20_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.805 f  oled_screen_reg[3][0][6]_i_208/O[3]
                         net (fo=15, routed)          0.720    10.525    oled_screen_reg[3][0][6]_i_208_n_4
    SLICE_X46Y75         LUT3 (Prop_lut3_I2_O)        0.307    10.832 f  oled_screen[3][0][6]_i_294/O
                         net (fo=73, routed)          0.767    11.600    oled_screen[3][0][6]_i_294_n_0
    SLICE_X50Y76         LUT6 (Prop_lut6_I5_O)        0.124    11.724 r  oled_screen[3][0][4]_i_183/O
                         net (fo=1, routed)           0.616    12.339    oled_screen[3][0][4]_i_183_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.846 r  oled_screen_reg[3][0][4]_i_110/CO[3]
                         net (fo=1, routed)           0.000    12.846    oled_screen_reg[3][0][4]_i_110_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.068 r  oled_screen_reg[3][0][4]_i_61/O[0]
                         net (fo=3, routed)           0.586    13.655    oled_screen_reg[3][0][4]_i_61_n_7
    SLICE_X56Y81         LUT3 (Prop_lut3_I0_O)        0.299    13.954 r  oled_screen[3][0][4]_i_109/O
                         net (fo=2, routed)           0.855    14.808    oled_screen[3][0][4]_i_109_n_0
    SLICE_X54Y81         LUT5 (Prop_lut5_I1_O)        0.124    14.932 r  oled_screen[3][0][4]_i_49/O
                         net (fo=2, routed)           0.644    15.577    oled_screen[3][0][4]_i_49_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.701 r  oled_screen[3][0][4]_i_53/O
                         net (fo=1, routed)           0.000    15.701    oled_screen[3][0][4]_i_53_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.233 r  oled_screen_reg[3][0][4]_i_28/CO[3]
                         net (fo=1, routed)           0.000    16.233    oled_screen_reg[3][0][4]_i_28_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.347 r  oled_screen_reg[3][0][4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.347    oled_screen_reg[3][0][4]_i_18_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.461 r  oled_screen_reg[3][0][4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.461    oled_screen_reg[3][0][4]_i_11_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.795 r  oled_screen_reg[3][0][6]_i_21/O[1]
                         net (fo=12, routed)          0.689    17.484    oled_screen_reg[3][0][6]_i_21_n_6
    SLICE_X56Y85         LUT3 (Prop_lut3_I2_O)        0.303    17.787 r  oled_screen[3][0][6]_i_709/O
                         net (fo=1, routed)           0.640    18.427    oled_screen[3][0][6]_i_709_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    18.823 r  oled_screen_reg[3][0][6]_i_518/CO[3]
                         net (fo=1, routed)           0.000    18.823    oled_screen_reg[3][0][6]_i_518_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.940 r  oled_screen_reg[3][0][6]_i_372/CO[3]
                         net (fo=1, routed)           0.000    18.940    oled_screen_reg[3][0][6]_i_372_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.057 r  oled_screen_reg[3][0][6]_i_254/CO[3]
                         net (fo=1, routed)           0.000    19.057    oled_screen_reg[3][0][6]_i_254_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.174 r  oled_screen_reg[3][0][6]_i_127/CO[3]
                         net (fo=1, routed)           0.000    19.174    oled_screen_reg[3][0][6]_i_127_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.291 r  oled_screen_reg[3][0][6]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.291    oled_screen_reg[3][0][6]_i_62_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.614 r  oled_screen_reg[3][0][6]_i_30/O[1]
                         net (fo=3, routed)           0.550    20.164    oled_screen_reg[3][0][6]_i_30_n_6
    SLICE_X53Y92         LUT4 (Prop_lut4_I3_O)        0.306    20.470 r  oled_screen[3][0][6]_i_50/O
                         net (fo=1, routed)           0.519    20.990    oled_screen[3][0][6]_i_50_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.497 r  oled_screen_reg[3][0][6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.497    oled_screen_reg[3][0][6]_i_25_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.768 r  oled_screen_reg[3][0][6]_i_17/CO[0]
                         net (fo=7, routed)           0.504    22.271    oled_screen_reg[3][0][6]_i_17_n_3
    SLICE_X51Y92         LUT5 (Prop_lut5_I0_O)        0.373    22.644 r  oled_screen[3][0][4]_i_4/O
                         net (fo=3, routed)           0.979    23.623    oled_screen[3][0][4]_i_4_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I1_O)        0.124    23.747 r  oled_screen[3][0][6]_i_9/O
                         net (fo=1, routed)           0.149    23.896    oled_screen[3][0][6]_i_9_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I3_O)        0.124    24.020 r  oled_screen[3][0][6]_i_2/O
                         net (fo=64, routed)          1.074    25.094    oled_screen[3][0][6]_i_2_n_0
    SLICE_X55Y95         FDRE                                         r  oled_screen_reg[2][11][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        1.539    15.021    clk_IBUF_BUFG
    SLICE_X55Y95         FDRE                                         r  oled_screen_reg[2][11][6]/C
                         clock pessimism              0.294    15.315    
                         clock uncertainty           -0.035    15.280    
    SLICE_X55Y95         FDRE (Setup_fdre_C_D)       -0.058    15.222    oled_screen_reg[2][11][6]
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                         -25.094    
  -------------------------------------------------------------------
                         slack                                 -9.872    

Slack (VIOLATED) :        -9.864ns  (required time - arrival time)
  Source:                 Z_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_screen_reg[2][2][6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        19.606ns  (logic 7.610ns (38.815%)  route 11.996ns (61.185%))
  Logic Levels:           28  (CARRY4=16 LUT3=3 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.396ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        1.634     5.396    clk_IBUF_BUFG
    SLICE_X41Y74         FDRE                                         r  Z_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDRE (Prop_fdre_C_Q)         0.456     5.852 r  Z_reg[0]/Q
                         net (fo=169, routed)         1.523     7.376    Z_reg_n_0_[0]
    SLICE_X41Y78         LUT6 (Prop_lut6_I4_O)        0.124     7.500 f  oled_screen[3][0][2]_i_17/O
                         net (fo=3, routed)           0.582     8.082    oled_screen[3][0][2]_i_17_n_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I1_O)        0.124     8.206 r  oled_screen[3][0][2]_i_12/O
                         net (fo=94, routed)          0.689     8.895    oled_screen[3][0][2]_i_12_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.490 r  oled_screen_reg[3][0][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.490    oled_screen_reg[3][0][0]_i_20_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.805 f  oled_screen_reg[3][0][6]_i_208/O[3]
                         net (fo=15, routed)          0.720    10.525    oled_screen_reg[3][0][6]_i_208_n_4
    SLICE_X46Y75         LUT3 (Prop_lut3_I2_O)        0.307    10.832 f  oled_screen[3][0][6]_i_294/O
                         net (fo=73, routed)          0.767    11.600    oled_screen[3][0][6]_i_294_n_0
    SLICE_X50Y76         LUT6 (Prop_lut6_I5_O)        0.124    11.724 r  oled_screen[3][0][4]_i_183/O
                         net (fo=1, routed)           0.616    12.339    oled_screen[3][0][4]_i_183_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.846 r  oled_screen_reg[3][0][4]_i_110/CO[3]
                         net (fo=1, routed)           0.000    12.846    oled_screen_reg[3][0][4]_i_110_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.068 r  oled_screen_reg[3][0][4]_i_61/O[0]
                         net (fo=3, routed)           0.586    13.655    oled_screen_reg[3][0][4]_i_61_n_7
    SLICE_X56Y81         LUT3 (Prop_lut3_I0_O)        0.299    13.954 r  oled_screen[3][0][4]_i_109/O
                         net (fo=2, routed)           0.855    14.808    oled_screen[3][0][4]_i_109_n_0
    SLICE_X54Y81         LUT5 (Prop_lut5_I1_O)        0.124    14.932 r  oled_screen[3][0][4]_i_49/O
                         net (fo=2, routed)           0.644    15.577    oled_screen[3][0][4]_i_49_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.701 r  oled_screen[3][0][4]_i_53/O
                         net (fo=1, routed)           0.000    15.701    oled_screen[3][0][4]_i_53_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.233 r  oled_screen_reg[3][0][4]_i_28/CO[3]
                         net (fo=1, routed)           0.000    16.233    oled_screen_reg[3][0][4]_i_28_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.347 r  oled_screen_reg[3][0][4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.347    oled_screen_reg[3][0][4]_i_18_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.461 r  oled_screen_reg[3][0][4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.461    oled_screen_reg[3][0][4]_i_11_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.795 r  oled_screen_reg[3][0][6]_i_21/O[1]
                         net (fo=12, routed)          0.689    17.484    oled_screen_reg[3][0][6]_i_21_n_6
    SLICE_X56Y85         LUT3 (Prop_lut3_I2_O)        0.303    17.787 r  oled_screen[3][0][6]_i_709/O
                         net (fo=1, routed)           0.640    18.427    oled_screen[3][0][6]_i_709_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    18.823 r  oled_screen_reg[3][0][6]_i_518/CO[3]
                         net (fo=1, routed)           0.000    18.823    oled_screen_reg[3][0][6]_i_518_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.940 r  oled_screen_reg[3][0][6]_i_372/CO[3]
                         net (fo=1, routed)           0.000    18.940    oled_screen_reg[3][0][6]_i_372_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.057 r  oled_screen_reg[3][0][6]_i_254/CO[3]
                         net (fo=1, routed)           0.000    19.057    oled_screen_reg[3][0][6]_i_254_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.174 r  oled_screen_reg[3][0][6]_i_127/CO[3]
                         net (fo=1, routed)           0.000    19.174    oled_screen_reg[3][0][6]_i_127_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.291 r  oled_screen_reg[3][0][6]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.291    oled_screen_reg[3][0][6]_i_62_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.614 r  oled_screen_reg[3][0][6]_i_30/O[1]
                         net (fo=3, routed)           0.550    20.164    oled_screen_reg[3][0][6]_i_30_n_6
    SLICE_X53Y92         LUT4 (Prop_lut4_I3_O)        0.306    20.470 r  oled_screen[3][0][6]_i_50/O
                         net (fo=1, routed)           0.519    20.990    oled_screen[3][0][6]_i_50_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.497 r  oled_screen_reg[3][0][6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.497    oled_screen_reg[3][0][6]_i_25_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.768 r  oled_screen_reg[3][0][6]_i_17/CO[0]
                         net (fo=7, routed)           0.504    22.271    oled_screen_reg[3][0][6]_i_17_n_3
    SLICE_X51Y92         LUT5 (Prop_lut5_I0_O)        0.373    22.644 r  oled_screen[3][0][4]_i_4/O
                         net (fo=3, routed)           0.979    23.623    oled_screen[3][0][4]_i_4_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I1_O)        0.124    23.747 r  oled_screen[3][0][6]_i_9/O
                         net (fo=1, routed)           0.149    23.896    oled_screen[3][0][6]_i_9_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I3_O)        0.124    24.020 r  oled_screen[3][0][6]_i_2/O
                         net (fo=64, routed)          0.982    25.002    oled_screen[3][0][6]_i_2_n_0
    SLICE_X53Y87         FDRE                                         r  oled_screen_reg[2][2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        1.465    14.947    clk_IBUF_BUFG
    SLICE_X53Y87         FDRE                                         r  oled_screen_reg[2][2][6]/C
                         clock pessimism              0.294    15.241    
                         clock uncertainty           -0.035    15.206    
    SLICE_X53Y87         FDRE (Setup_fdre_C_D)       -0.067    15.139    oled_screen_reg[2][2][6]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -25.002    
  -------------------------------------------------------------------
                         slack                                 -9.864    

Slack (VIOLATED) :        -9.859ns  (required time - arrival time)
  Source:                 Z_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_screen_reg[3][5][3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        19.687ns  (logic 7.175ns (36.445%)  route 12.512ns (63.555%))
  Logic Levels:           26  (CARRY4=13 LUT3=2 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.396ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        1.634     5.396    clk_IBUF_BUFG
    SLICE_X41Y74         FDRE                                         r  Z_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDRE (Prop_fdre_C_Q)         0.456     5.852 r  Z_reg[0]/Q
                         net (fo=169, routed)         1.523     7.376    Z_reg_n_0_[0]
    SLICE_X41Y78         LUT6 (Prop_lut6_I4_O)        0.124     7.500 f  oled_screen[3][0][2]_i_17/O
                         net (fo=3, routed)           0.582     8.082    oled_screen[3][0][2]_i_17_n_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I1_O)        0.124     8.206 r  oled_screen[3][0][2]_i_12/O
                         net (fo=94, routed)          0.689     8.895    oled_screen[3][0][2]_i_12_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.490 r  oled_screen_reg[3][0][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.490    oled_screen_reg[3][0][0]_i_20_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.805 r  oled_screen_reg[3][0][6]_i_208/O[3]
                         net (fo=15, routed)          0.720    10.525    oled_screen_reg[3][0][6]_i_208_n_4
    SLICE_X46Y75         LUT3 (Prop_lut3_I2_O)        0.307    10.832 r  oled_screen[3][0][6]_i_294/O
                         net (fo=73, routed)          1.181    12.013    oled_screen[3][0][6]_i_294_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I5_O)        0.124    12.137 r  oled_screen[3][0][6]_i_828/O
                         net (fo=2, routed)           0.344    12.481    oled_screen[3][0][6]_i_828_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.007 r  oled_screen_reg[3][0][6]_i_921/CO[3]
                         net (fo=1, routed)           0.009    13.016    oled_screen_reg[3][0][6]_i_921_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.130 r  oled_screen_reg[3][0][6]_i_878/CO[3]
                         net (fo=1, routed)           0.000    13.130    oled_screen_reg[3][0][6]_i_878_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.244 r  oled_screen_reg[3][0][6]_i_813/CO[3]
                         net (fo=1, routed)           0.000    13.244    oled_screen_reg[3][0][6]_i_813_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.358 r  oled_screen_reg[3][0][6]_i_614/CO[3]
                         net (fo=1, routed)           0.000    13.358    oled_screen_reg[3][0][6]_i_614_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.597 r  oled_screen_reg[3][0][6]_i_849/O[2]
                         net (fo=3, routed)           0.656    14.253    oled_screen_reg[3][0][6]_i_849_n_5
    SLICE_X44Y84         LUT5 (Prop_lut5_I4_O)        0.302    14.555 r  oled_screen[3][0][6]_i_645/O
                         net (fo=2, routed)           0.792    15.348    oled_screen[3][0][6]_i_645_n_0
    SLICE_X46Y85         LUT6 (Prop_lut6_I3_O)        0.124    15.472 r  oled_screen[3][0][6]_i_648/O
                         net (fo=1, routed)           0.000    15.472    oled_screen[3][0][6]_i_648_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.848 r  oled_screen_reg[3][0][6]_i_476/CO[3]
                         net (fo=1, routed)           0.000    15.848    oled_screen_reg[3][0][6]_i_476_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.067 r  oled_screen_reg[3][0][6]_i_484/O[0]
                         net (fo=3, routed)           0.450    16.517    oled_screen_reg[3][0][6]_i_484_n_7
    SLICE_X43Y86         LUT3 (Prop_lut3_I1_O)        0.295    16.812 r  oled_screen[3][0][6]_i_473/O
                         net (fo=2, routed)           0.601    17.413    oled_screen[3][0][6]_i_473_n_0
    SLICE_X44Y86         LUT5 (Prop_lut5_I1_O)        0.124    17.537 r  oled_screen[3][0][6]_i_331/O
                         net (fo=2, routed)           0.570    18.107    oled_screen[3][0][6]_i_331_n_0
    SLICE_X48Y86         LUT6 (Prop_lut6_I0_O)        0.124    18.231 r  oled_screen[3][0][6]_i_335/O
                         net (fo=1, routed)           0.000    18.231    oled_screen[3][0][6]_i_335_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.632 r  oled_screen_reg[3][0][6]_i_217/CO[3]
                         net (fo=1, routed)           0.000    18.632    oled_screen_reg[3][0][6]_i_217_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.854 r  oled_screen_reg[3][0][6]_i_327/O[0]
                         net (fo=2, routed)           0.710    19.564    oled_screen_reg[3][0][6]_i_327_n_7
    SLICE_X48Y90         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    20.287 r  oled_screen_reg[3][0][6]_i_216/O[1]
                         net (fo=1, routed)           0.601    20.888    oled_screen_reg[3][0][6]_i_216_n_6
    SLICE_X46Y88         LUT4 (Prop_lut4_I3_O)        0.303    21.191 r  oled_screen[3][0][6]_i_96/O
                         net (fo=1, routed)           0.000    21.191    oled_screen[3][0][6]_i_96_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    21.446 r  oled_screen_reg[3][0][6]_i_45/O[3]
                         net (fo=4, routed)           0.967    22.413    oled_screen_reg[3][0][6]_i_45_n_4
    SLICE_X49Y90         LUT6 (Prop_lut6_I1_O)        0.307    22.720 r  oled_screen[3][0][3]_i_10/O
                         net (fo=1, routed)           0.294    23.014    oled_screen[3][0][3]_i_10_n_0
    SLICE_X49Y91         LUT5 (Prop_lut5_I0_O)        0.124    23.138 r  oled_screen[3][0][3]_i_7/O
                         net (fo=1, routed)           0.799    23.937    oled_screen[3][0][3]_i_7_n_0
    SLICE_X55Y91         LUT6 (Prop_lut6_I5_O)        0.124    24.061 r  oled_screen[3][0][3]_i_1/O
                         net (fo=64, routed)          1.023    25.084    oled_screen[3][0][3]_i_1_n_0
    SLICE_X63Y92         FDRE                                         r  oled_screen_reg[3][5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        1.542    15.024    clk_IBUF_BUFG
    SLICE_X63Y92         FDRE                                         r  oled_screen_reg[3][5][3]/C
                         clock pessimism              0.294    15.318    
                         clock uncertainty           -0.035    15.283    
    SLICE_X63Y92         FDRE (Setup_fdre_C_D)       -0.058    15.225    oled_screen_reg[3][5][3]
  -------------------------------------------------------------------
                         required time                         15.225    
                         arrival time                         -25.084    
  -------------------------------------------------------------------
                         slack                                 -9.859    

Slack (VIOLATED) :        -9.851ns  (required time - arrival time)
  Source:                 Z_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_screen_reg[3][10][6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        19.687ns  (logic 7.610ns (38.655%)  route 12.077ns (61.345%))
  Logic Levels:           28  (CARRY4=16 LUT3=3 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.396ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        1.634     5.396    clk_IBUF_BUFG
    SLICE_X41Y74         FDRE                                         r  Z_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDRE (Prop_fdre_C_Q)         0.456     5.852 r  Z_reg[0]/Q
                         net (fo=169, routed)         1.523     7.376    Z_reg_n_0_[0]
    SLICE_X41Y78         LUT6 (Prop_lut6_I4_O)        0.124     7.500 f  oled_screen[3][0][2]_i_17/O
                         net (fo=3, routed)           0.582     8.082    oled_screen[3][0][2]_i_17_n_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I1_O)        0.124     8.206 r  oled_screen[3][0][2]_i_12/O
                         net (fo=94, routed)          0.689     8.895    oled_screen[3][0][2]_i_12_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.490 r  oled_screen_reg[3][0][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.490    oled_screen_reg[3][0][0]_i_20_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.805 f  oled_screen_reg[3][0][6]_i_208/O[3]
                         net (fo=15, routed)          0.720    10.525    oled_screen_reg[3][0][6]_i_208_n_4
    SLICE_X46Y75         LUT3 (Prop_lut3_I2_O)        0.307    10.832 f  oled_screen[3][0][6]_i_294/O
                         net (fo=73, routed)          0.767    11.600    oled_screen[3][0][6]_i_294_n_0
    SLICE_X50Y76         LUT6 (Prop_lut6_I5_O)        0.124    11.724 r  oled_screen[3][0][4]_i_183/O
                         net (fo=1, routed)           0.616    12.339    oled_screen[3][0][4]_i_183_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.846 r  oled_screen_reg[3][0][4]_i_110/CO[3]
                         net (fo=1, routed)           0.000    12.846    oled_screen_reg[3][0][4]_i_110_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.068 r  oled_screen_reg[3][0][4]_i_61/O[0]
                         net (fo=3, routed)           0.586    13.655    oled_screen_reg[3][0][4]_i_61_n_7
    SLICE_X56Y81         LUT3 (Prop_lut3_I0_O)        0.299    13.954 r  oled_screen[3][0][4]_i_109/O
                         net (fo=2, routed)           0.855    14.808    oled_screen[3][0][4]_i_109_n_0
    SLICE_X54Y81         LUT5 (Prop_lut5_I1_O)        0.124    14.932 r  oled_screen[3][0][4]_i_49/O
                         net (fo=2, routed)           0.644    15.577    oled_screen[3][0][4]_i_49_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.701 r  oled_screen[3][0][4]_i_53/O
                         net (fo=1, routed)           0.000    15.701    oled_screen[3][0][4]_i_53_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.233 r  oled_screen_reg[3][0][4]_i_28/CO[3]
                         net (fo=1, routed)           0.000    16.233    oled_screen_reg[3][0][4]_i_28_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.347 r  oled_screen_reg[3][0][4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.347    oled_screen_reg[3][0][4]_i_18_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.461 r  oled_screen_reg[3][0][4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.461    oled_screen_reg[3][0][4]_i_11_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.795 r  oled_screen_reg[3][0][6]_i_21/O[1]
                         net (fo=12, routed)          0.689    17.484    oled_screen_reg[3][0][6]_i_21_n_6
    SLICE_X56Y85         LUT3 (Prop_lut3_I2_O)        0.303    17.787 r  oled_screen[3][0][6]_i_709/O
                         net (fo=1, routed)           0.640    18.427    oled_screen[3][0][6]_i_709_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    18.823 r  oled_screen_reg[3][0][6]_i_518/CO[3]
                         net (fo=1, routed)           0.000    18.823    oled_screen_reg[3][0][6]_i_518_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.940 r  oled_screen_reg[3][0][6]_i_372/CO[3]
                         net (fo=1, routed)           0.000    18.940    oled_screen_reg[3][0][6]_i_372_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.057 r  oled_screen_reg[3][0][6]_i_254/CO[3]
                         net (fo=1, routed)           0.000    19.057    oled_screen_reg[3][0][6]_i_254_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.174 r  oled_screen_reg[3][0][6]_i_127/CO[3]
                         net (fo=1, routed)           0.000    19.174    oled_screen_reg[3][0][6]_i_127_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.291 r  oled_screen_reg[3][0][6]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.291    oled_screen_reg[3][0][6]_i_62_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.614 r  oled_screen_reg[3][0][6]_i_30/O[1]
                         net (fo=3, routed)           0.550    20.164    oled_screen_reg[3][0][6]_i_30_n_6
    SLICE_X53Y92         LUT4 (Prop_lut4_I3_O)        0.306    20.470 r  oled_screen[3][0][6]_i_50/O
                         net (fo=1, routed)           0.519    20.990    oled_screen[3][0][6]_i_50_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.497 r  oled_screen_reg[3][0][6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.497    oled_screen_reg[3][0][6]_i_25_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.768 r  oled_screen_reg[3][0][6]_i_17/CO[0]
                         net (fo=7, routed)           0.504    22.271    oled_screen_reg[3][0][6]_i_17_n_3
    SLICE_X51Y92         LUT5 (Prop_lut5_I0_O)        0.373    22.644 r  oled_screen[3][0][4]_i_4/O
                         net (fo=3, routed)           0.979    23.623    oled_screen[3][0][4]_i_4_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I1_O)        0.124    23.747 r  oled_screen[3][0][6]_i_9/O
                         net (fo=1, routed)           0.149    23.896    oled_screen[3][0][6]_i_9_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I3_O)        0.124    24.020 r  oled_screen[3][0][6]_i_2/O
                         net (fo=64, routed)          1.063    25.083    oled_screen[3][0][6]_i_2_n_0
    SLICE_X57Y90         FDRE                                         r  oled_screen_reg[3][10][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        1.538    15.020    clk_IBUF_BUFG
    SLICE_X57Y90         FDRE                                         r  oled_screen_reg[3][10][6]/C
                         clock pessimism              0.294    15.314    
                         clock uncertainty           -0.035    15.279    
    SLICE_X57Y90         FDRE (Setup_fdre_C_D)       -0.047    15.232    oled_screen_reg[3][10][6]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                         -25.083    
  -------------------------------------------------------------------
                         slack                                 -9.851    

Slack (VIOLATED) :        -9.842ns  (required time - arrival time)
  Source:                 Z_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_screen_reg[3][3][2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        19.642ns  (logic 7.734ns (39.375%)  route 11.908ns (60.625%))
  Logic Levels:           29  (CARRY4=16 LUT3=3 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.396ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        1.634     5.396    clk_IBUF_BUFG
    SLICE_X41Y74         FDRE                                         r  Z_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDRE (Prop_fdre_C_Q)         0.456     5.852 r  Z_reg[0]/Q
                         net (fo=169, routed)         1.523     7.376    Z_reg_n_0_[0]
    SLICE_X41Y78         LUT6 (Prop_lut6_I4_O)        0.124     7.500 f  oled_screen[3][0][2]_i_17/O
                         net (fo=3, routed)           0.582     8.082    oled_screen[3][0][2]_i_17_n_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I1_O)        0.124     8.206 r  oled_screen[3][0][2]_i_12/O
                         net (fo=94, routed)          0.689     8.895    oled_screen[3][0][2]_i_12_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.490 r  oled_screen_reg[3][0][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.490    oled_screen_reg[3][0][0]_i_20_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.805 f  oled_screen_reg[3][0][6]_i_208/O[3]
                         net (fo=15, routed)          0.720    10.525    oled_screen_reg[3][0][6]_i_208_n_4
    SLICE_X46Y75         LUT3 (Prop_lut3_I2_O)        0.307    10.832 f  oled_screen[3][0][6]_i_294/O
                         net (fo=73, routed)          0.767    11.600    oled_screen[3][0][6]_i_294_n_0
    SLICE_X50Y76         LUT6 (Prop_lut6_I5_O)        0.124    11.724 r  oled_screen[3][0][4]_i_183/O
                         net (fo=1, routed)           0.616    12.339    oled_screen[3][0][4]_i_183_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.846 r  oled_screen_reg[3][0][4]_i_110/CO[3]
                         net (fo=1, routed)           0.000    12.846    oled_screen_reg[3][0][4]_i_110_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.068 r  oled_screen_reg[3][0][4]_i_61/O[0]
                         net (fo=3, routed)           0.586    13.655    oled_screen_reg[3][0][4]_i_61_n_7
    SLICE_X56Y81         LUT3 (Prop_lut3_I0_O)        0.299    13.954 r  oled_screen[3][0][4]_i_109/O
                         net (fo=2, routed)           0.855    14.808    oled_screen[3][0][4]_i_109_n_0
    SLICE_X54Y81         LUT5 (Prop_lut5_I1_O)        0.124    14.932 r  oled_screen[3][0][4]_i_49/O
                         net (fo=2, routed)           0.644    15.577    oled_screen[3][0][4]_i_49_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.701 r  oled_screen[3][0][4]_i_53/O
                         net (fo=1, routed)           0.000    15.701    oled_screen[3][0][4]_i_53_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.233 r  oled_screen_reg[3][0][4]_i_28/CO[3]
                         net (fo=1, routed)           0.000    16.233    oled_screen_reg[3][0][4]_i_28_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.347 r  oled_screen_reg[3][0][4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.347    oled_screen_reg[3][0][4]_i_18_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.461 r  oled_screen_reg[3][0][4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.461    oled_screen_reg[3][0][4]_i_11_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.795 r  oled_screen_reg[3][0][6]_i_21/O[1]
                         net (fo=12, routed)          0.689    17.484    oled_screen_reg[3][0][6]_i_21_n_6
    SLICE_X56Y85         LUT3 (Prop_lut3_I2_O)        0.303    17.787 r  oled_screen[3][0][6]_i_709/O
                         net (fo=1, routed)           0.640    18.427    oled_screen[3][0][6]_i_709_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    18.823 r  oled_screen_reg[3][0][6]_i_518/CO[3]
                         net (fo=1, routed)           0.000    18.823    oled_screen_reg[3][0][6]_i_518_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.940 r  oled_screen_reg[3][0][6]_i_372/CO[3]
                         net (fo=1, routed)           0.000    18.940    oled_screen_reg[3][0][6]_i_372_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.057 r  oled_screen_reg[3][0][6]_i_254/CO[3]
                         net (fo=1, routed)           0.000    19.057    oled_screen_reg[3][0][6]_i_254_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.174 r  oled_screen_reg[3][0][6]_i_127/CO[3]
                         net (fo=1, routed)           0.000    19.174    oled_screen_reg[3][0][6]_i_127_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.291 r  oled_screen_reg[3][0][6]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.291    oled_screen_reg[3][0][6]_i_62_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.614 r  oled_screen_reg[3][0][6]_i_30/O[1]
                         net (fo=3, routed)           0.550    20.164    oled_screen_reg[3][0][6]_i_30_n_6
    SLICE_X53Y92         LUT4 (Prop_lut4_I3_O)        0.306    20.470 r  oled_screen[3][0][6]_i_50/O
                         net (fo=1, routed)           0.519    20.990    oled_screen[3][0][6]_i_50_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.497 r  oled_screen_reg[3][0][6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.497    oled_screen_reg[3][0][6]_i_25_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.768 r  oled_screen_reg[3][0][6]_i_17/CO[0]
                         net (fo=7, routed)           0.471    22.239    oled_screen_reg[3][0][6]_i_17_n_3
    SLICE_X51Y93         LUT5 (Prop_lut5_I3_O)        0.373    22.612 r  oled_screen[3][0][4]_i_12/O
                         net (fo=5, routed)           0.317    22.929    oled_screen[3][0][4]_i_12_n_0
    SLICE_X53Y93         LUT5 (Prop_lut5_I3_O)        0.124    23.053 r  oled_screen[3][0][6]_i_15/O
                         net (fo=5, routed)           0.197    23.249    oled_screen[3][0][6]_i_15_n_0
    SLICE_X53Y93         LUT5 (Prop_lut5_I3_O)        0.124    23.373 f  oled_screen[3][0][2]_i_3/O
                         net (fo=1, routed)           0.524    23.897    oled_screen[3][0][2]_i_3_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I2_O)        0.124    24.021 r  oled_screen[3][0][2]_i_1/O
                         net (fo=64, routed)          1.017    25.038    oled_screen[3][0][2]_i_1_n_0
    SLICE_X59Y88         FDRE                                         r  oled_screen_reg[3][3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        1.537    15.019    clk_IBUF_BUFG
    SLICE_X59Y88         FDRE                                         r  oled_screen_reg[3][3][2]/C
                         clock pessimism              0.294    15.313    
                         clock uncertainty           -0.035    15.278    
    SLICE_X59Y88         FDRE (Setup_fdre_C_D)       -0.081    15.197    oled_screen_reg[3][3][2]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                         -25.038    
  -------------------------------------------------------------------
                         slack                                 -9.842    

Slack (VIOLATED) :        -9.830ns  (required time - arrival time)
  Source:                 Z_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_screen_reg[3][14][2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        19.634ns  (logic 7.734ns (39.391%)  route 11.900ns (60.609%))
  Logic Levels:           29  (CARRY4=16 LUT3=3 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.396ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        1.634     5.396    clk_IBUF_BUFG
    SLICE_X41Y74         FDRE                                         r  Z_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDRE (Prop_fdre_C_Q)         0.456     5.852 r  Z_reg[0]/Q
                         net (fo=169, routed)         1.523     7.376    Z_reg_n_0_[0]
    SLICE_X41Y78         LUT6 (Prop_lut6_I4_O)        0.124     7.500 f  oled_screen[3][0][2]_i_17/O
                         net (fo=3, routed)           0.582     8.082    oled_screen[3][0][2]_i_17_n_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I1_O)        0.124     8.206 r  oled_screen[3][0][2]_i_12/O
                         net (fo=94, routed)          0.689     8.895    oled_screen[3][0][2]_i_12_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.490 r  oled_screen_reg[3][0][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.490    oled_screen_reg[3][0][0]_i_20_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.805 f  oled_screen_reg[3][0][6]_i_208/O[3]
                         net (fo=15, routed)          0.720    10.525    oled_screen_reg[3][0][6]_i_208_n_4
    SLICE_X46Y75         LUT3 (Prop_lut3_I2_O)        0.307    10.832 f  oled_screen[3][0][6]_i_294/O
                         net (fo=73, routed)          0.767    11.600    oled_screen[3][0][6]_i_294_n_0
    SLICE_X50Y76         LUT6 (Prop_lut6_I5_O)        0.124    11.724 r  oled_screen[3][0][4]_i_183/O
                         net (fo=1, routed)           0.616    12.339    oled_screen[3][0][4]_i_183_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.846 r  oled_screen_reg[3][0][4]_i_110/CO[3]
                         net (fo=1, routed)           0.000    12.846    oled_screen_reg[3][0][4]_i_110_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.068 r  oled_screen_reg[3][0][4]_i_61/O[0]
                         net (fo=3, routed)           0.586    13.655    oled_screen_reg[3][0][4]_i_61_n_7
    SLICE_X56Y81         LUT3 (Prop_lut3_I0_O)        0.299    13.954 r  oled_screen[3][0][4]_i_109/O
                         net (fo=2, routed)           0.855    14.808    oled_screen[3][0][4]_i_109_n_0
    SLICE_X54Y81         LUT5 (Prop_lut5_I1_O)        0.124    14.932 r  oled_screen[3][0][4]_i_49/O
                         net (fo=2, routed)           0.644    15.577    oled_screen[3][0][4]_i_49_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.701 r  oled_screen[3][0][4]_i_53/O
                         net (fo=1, routed)           0.000    15.701    oled_screen[3][0][4]_i_53_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.233 r  oled_screen_reg[3][0][4]_i_28/CO[3]
                         net (fo=1, routed)           0.000    16.233    oled_screen_reg[3][0][4]_i_28_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.347 r  oled_screen_reg[3][0][4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.347    oled_screen_reg[3][0][4]_i_18_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.461 r  oled_screen_reg[3][0][4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.461    oled_screen_reg[3][0][4]_i_11_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.795 r  oled_screen_reg[3][0][6]_i_21/O[1]
                         net (fo=12, routed)          0.689    17.484    oled_screen_reg[3][0][6]_i_21_n_6
    SLICE_X56Y85         LUT3 (Prop_lut3_I2_O)        0.303    17.787 r  oled_screen[3][0][6]_i_709/O
                         net (fo=1, routed)           0.640    18.427    oled_screen[3][0][6]_i_709_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    18.823 r  oled_screen_reg[3][0][6]_i_518/CO[3]
                         net (fo=1, routed)           0.000    18.823    oled_screen_reg[3][0][6]_i_518_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.940 r  oled_screen_reg[3][0][6]_i_372/CO[3]
                         net (fo=1, routed)           0.000    18.940    oled_screen_reg[3][0][6]_i_372_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.057 r  oled_screen_reg[3][0][6]_i_254/CO[3]
                         net (fo=1, routed)           0.000    19.057    oled_screen_reg[3][0][6]_i_254_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.174 r  oled_screen_reg[3][0][6]_i_127/CO[3]
                         net (fo=1, routed)           0.000    19.174    oled_screen_reg[3][0][6]_i_127_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.291 r  oled_screen_reg[3][0][6]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.291    oled_screen_reg[3][0][6]_i_62_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.614 r  oled_screen_reg[3][0][6]_i_30/O[1]
                         net (fo=3, routed)           0.550    20.164    oled_screen_reg[3][0][6]_i_30_n_6
    SLICE_X53Y92         LUT4 (Prop_lut4_I3_O)        0.306    20.470 r  oled_screen[3][0][6]_i_50/O
                         net (fo=1, routed)           0.519    20.990    oled_screen[3][0][6]_i_50_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.497 r  oled_screen_reg[3][0][6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.497    oled_screen_reg[3][0][6]_i_25_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.768 r  oled_screen_reg[3][0][6]_i_17/CO[0]
                         net (fo=7, routed)           0.471    22.239    oled_screen_reg[3][0][6]_i_17_n_3
    SLICE_X51Y93         LUT5 (Prop_lut5_I3_O)        0.373    22.612 r  oled_screen[3][0][4]_i_12/O
                         net (fo=5, routed)           0.317    22.929    oled_screen[3][0][4]_i_12_n_0
    SLICE_X53Y93         LUT5 (Prop_lut5_I3_O)        0.124    23.053 r  oled_screen[3][0][6]_i_15/O
                         net (fo=5, routed)           0.197    23.249    oled_screen[3][0][6]_i_15_n_0
    SLICE_X53Y93         LUT5 (Prop_lut5_I3_O)        0.124    23.373 f  oled_screen[3][0][2]_i_3/O
                         net (fo=1, routed)           0.524    23.897    oled_screen[3][0][2]_i_3_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I2_O)        0.124    24.021 r  oled_screen[3][0][2]_i_1/O
                         net (fo=64, routed)          1.009    25.030    oled_screen[3][0][2]_i_1_n_0
    SLICE_X60Y89         FDRE                                         r  oled_screen_reg[3][14][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        1.541    15.023    clk_IBUF_BUFG
    SLICE_X60Y89         FDRE                                         r  oled_screen_reg[3][14][2]/C
                         clock pessimism              0.294    15.317    
                         clock uncertainty           -0.035    15.282    
    SLICE_X60Y89         FDRE (Setup_fdre_C_D)       -0.081    15.201    oled_screen_reg[3][14][2]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                         -25.030    
  -------------------------------------------------------------------
                         slack                                 -9.830    

Slack (VIOLATED) :        -9.829ns  (required time - arrival time)
  Source:                 Z_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_screen_reg[1][3][6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        19.655ns  (logic 7.610ns (38.719%)  route 12.045ns (61.281%))
  Logic Levels:           28  (CARRY4=16 LUT3=3 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.396ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        1.634     5.396    clk_IBUF_BUFG
    SLICE_X41Y74         FDRE                                         r  Z_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDRE (Prop_fdre_C_Q)         0.456     5.852 r  Z_reg[0]/Q
                         net (fo=169, routed)         1.523     7.376    Z_reg_n_0_[0]
    SLICE_X41Y78         LUT6 (Prop_lut6_I4_O)        0.124     7.500 f  oled_screen[3][0][2]_i_17/O
                         net (fo=3, routed)           0.582     8.082    oled_screen[3][0][2]_i_17_n_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I1_O)        0.124     8.206 r  oled_screen[3][0][2]_i_12/O
                         net (fo=94, routed)          0.689     8.895    oled_screen[3][0][2]_i_12_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.490 r  oled_screen_reg[3][0][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.490    oled_screen_reg[3][0][0]_i_20_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.805 f  oled_screen_reg[3][0][6]_i_208/O[3]
                         net (fo=15, routed)          0.720    10.525    oled_screen_reg[3][0][6]_i_208_n_4
    SLICE_X46Y75         LUT3 (Prop_lut3_I2_O)        0.307    10.832 f  oled_screen[3][0][6]_i_294/O
                         net (fo=73, routed)          0.767    11.600    oled_screen[3][0][6]_i_294_n_0
    SLICE_X50Y76         LUT6 (Prop_lut6_I5_O)        0.124    11.724 r  oled_screen[3][0][4]_i_183/O
                         net (fo=1, routed)           0.616    12.339    oled_screen[3][0][4]_i_183_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.846 r  oled_screen_reg[3][0][4]_i_110/CO[3]
                         net (fo=1, routed)           0.000    12.846    oled_screen_reg[3][0][4]_i_110_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.068 r  oled_screen_reg[3][0][4]_i_61/O[0]
                         net (fo=3, routed)           0.586    13.655    oled_screen_reg[3][0][4]_i_61_n_7
    SLICE_X56Y81         LUT3 (Prop_lut3_I0_O)        0.299    13.954 r  oled_screen[3][0][4]_i_109/O
                         net (fo=2, routed)           0.855    14.808    oled_screen[3][0][4]_i_109_n_0
    SLICE_X54Y81         LUT5 (Prop_lut5_I1_O)        0.124    14.932 r  oled_screen[3][0][4]_i_49/O
                         net (fo=2, routed)           0.644    15.577    oled_screen[3][0][4]_i_49_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.701 r  oled_screen[3][0][4]_i_53/O
                         net (fo=1, routed)           0.000    15.701    oled_screen[3][0][4]_i_53_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.233 r  oled_screen_reg[3][0][4]_i_28/CO[3]
                         net (fo=1, routed)           0.000    16.233    oled_screen_reg[3][0][4]_i_28_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.347 r  oled_screen_reg[3][0][4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.347    oled_screen_reg[3][0][4]_i_18_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.461 r  oled_screen_reg[3][0][4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.461    oled_screen_reg[3][0][4]_i_11_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.795 r  oled_screen_reg[3][0][6]_i_21/O[1]
                         net (fo=12, routed)          0.689    17.484    oled_screen_reg[3][0][6]_i_21_n_6
    SLICE_X56Y85         LUT3 (Prop_lut3_I2_O)        0.303    17.787 r  oled_screen[3][0][6]_i_709/O
                         net (fo=1, routed)           0.640    18.427    oled_screen[3][0][6]_i_709_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    18.823 r  oled_screen_reg[3][0][6]_i_518/CO[3]
                         net (fo=1, routed)           0.000    18.823    oled_screen_reg[3][0][6]_i_518_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.940 r  oled_screen_reg[3][0][6]_i_372/CO[3]
                         net (fo=1, routed)           0.000    18.940    oled_screen_reg[3][0][6]_i_372_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.057 r  oled_screen_reg[3][0][6]_i_254/CO[3]
                         net (fo=1, routed)           0.000    19.057    oled_screen_reg[3][0][6]_i_254_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.174 r  oled_screen_reg[3][0][6]_i_127/CO[3]
                         net (fo=1, routed)           0.000    19.174    oled_screen_reg[3][0][6]_i_127_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.291 r  oled_screen_reg[3][0][6]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.291    oled_screen_reg[3][0][6]_i_62_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.614 r  oled_screen_reg[3][0][6]_i_30/O[1]
                         net (fo=3, routed)           0.550    20.164    oled_screen_reg[3][0][6]_i_30_n_6
    SLICE_X53Y92         LUT4 (Prop_lut4_I3_O)        0.306    20.470 r  oled_screen[3][0][6]_i_50/O
                         net (fo=1, routed)           0.519    20.990    oled_screen[3][0][6]_i_50_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.497 r  oled_screen_reg[3][0][6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.497    oled_screen_reg[3][0][6]_i_25_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.768 r  oled_screen_reg[3][0][6]_i_17/CO[0]
                         net (fo=7, routed)           0.504    22.271    oled_screen_reg[3][0][6]_i_17_n_3
    SLICE_X51Y92         LUT5 (Prop_lut5_I0_O)        0.373    22.644 r  oled_screen[3][0][4]_i_4/O
                         net (fo=3, routed)           0.979    23.623    oled_screen[3][0][4]_i_4_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I1_O)        0.124    23.747 r  oled_screen[3][0][6]_i_9/O
                         net (fo=1, routed)           0.149    23.896    oled_screen[3][0][6]_i_9_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I3_O)        0.124    24.020 r  oled_screen[3][0][6]_i_2/O
                         net (fo=64, routed)          1.031    25.051    oled_screen[3][0][6]_i_2_n_0
    SLICE_X55Y93         FDRE                                         r  oled_screen_reg[1][3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        1.539    15.021    clk_IBUF_BUFG
    SLICE_X55Y93         FDRE                                         r  oled_screen_reg[1][3][6]/C
                         clock pessimism              0.294    15.315    
                         clock uncertainty           -0.035    15.280    
    SLICE_X55Y93         FDRE (Setup_fdre_C_D)       -0.058    15.222    oled_screen_reg[1][3][6]
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                         -25.051    
  -------------------------------------------------------------------
                         slack                                 -9.829    

Slack (VIOLATED) :        -9.824ns  (required time - arrival time)
  Source:                 Z_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_screen_reg[3][6][6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        19.556ns  (logic 7.610ns (38.913%)  route 11.946ns (61.087%))
  Logic Levels:           28  (CARRY4=16 LUT3=3 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.396ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        1.634     5.396    clk_IBUF_BUFG
    SLICE_X41Y74         FDRE                                         r  Z_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDRE (Prop_fdre_C_Q)         0.456     5.852 r  Z_reg[0]/Q
                         net (fo=169, routed)         1.523     7.376    Z_reg_n_0_[0]
    SLICE_X41Y78         LUT6 (Prop_lut6_I4_O)        0.124     7.500 f  oled_screen[3][0][2]_i_17/O
                         net (fo=3, routed)           0.582     8.082    oled_screen[3][0][2]_i_17_n_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I1_O)        0.124     8.206 r  oled_screen[3][0][2]_i_12/O
                         net (fo=94, routed)          0.689     8.895    oled_screen[3][0][2]_i_12_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.490 r  oled_screen_reg[3][0][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.490    oled_screen_reg[3][0][0]_i_20_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.805 f  oled_screen_reg[3][0][6]_i_208/O[3]
                         net (fo=15, routed)          0.720    10.525    oled_screen_reg[3][0][6]_i_208_n_4
    SLICE_X46Y75         LUT3 (Prop_lut3_I2_O)        0.307    10.832 f  oled_screen[3][0][6]_i_294/O
                         net (fo=73, routed)          0.767    11.600    oled_screen[3][0][6]_i_294_n_0
    SLICE_X50Y76         LUT6 (Prop_lut6_I5_O)        0.124    11.724 r  oled_screen[3][0][4]_i_183/O
                         net (fo=1, routed)           0.616    12.339    oled_screen[3][0][4]_i_183_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.846 r  oled_screen_reg[3][0][4]_i_110/CO[3]
                         net (fo=1, routed)           0.000    12.846    oled_screen_reg[3][0][4]_i_110_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.068 r  oled_screen_reg[3][0][4]_i_61/O[0]
                         net (fo=3, routed)           0.586    13.655    oled_screen_reg[3][0][4]_i_61_n_7
    SLICE_X56Y81         LUT3 (Prop_lut3_I0_O)        0.299    13.954 r  oled_screen[3][0][4]_i_109/O
                         net (fo=2, routed)           0.855    14.808    oled_screen[3][0][4]_i_109_n_0
    SLICE_X54Y81         LUT5 (Prop_lut5_I1_O)        0.124    14.932 r  oled_screen[3][0][4]_i_49/O
                         net (fo=2, routed)           0.644    15.577    oled_screen[3][0][4]_i_49_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.701 r  oled_screen[3][0][4]_i_53/O
                         net (fo=1, routed)           0.000    15.701    oled_screen[3][0][4]_i_53_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.233 r  oled_screen_reg[3][0][4]_i_28/CO[3]
                         net (fo=1, routed)           0.000    16.233    oled_screen_reg[3][0][4]_i_28_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.347 r  oled_screen_reg[3][0][4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.347    oled_screen_reg[3][0][4]_i_18_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.461 r  oled_screen_reg[3][0][4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.461    oled_screen_reg[3][0][4]_i_11_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.795 r  oled_screen_reg[3][0][6]_i_21/O[1]
                         net (fo=12, routed)          0.689    17.484    oled_screen_reg[3][0][6]_i_21_n_6
    SLICE_X56Y85         LUT3 (Prop_lut3_I2_O)        0.303    17.787 r  oled_screen[3][0][6]_i_709/O
                         net (fo=1, routed)           0.640    18.427    oled_screen[3][0][6]_i_709_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    18.823 r  oled_screen_reg[3][0][6]_i_518/CO[3]
                         net (fo=1, routed)           0.000    18.823    oled_screen_reg[3][0][6]_i_518_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.940 r  oled_screen_reg[3][0][6]_i_372/CO[3]
                         net (fo=1, routed)           0.000    18.940    oled_screen_reg[3][0][6]_i_372_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.057 r  oled_screen_reg[3][0][6]_i_254/CO[3]
                         net (fo=1, routed)           0.000    19.057    oled_screen_reg[3][0][6]_i_254_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.174 r  oled_screen_reg[3][0][6]_i_127/CO[3]
                         net (fo=1, routed)           0.000    19.174    oled_screen_reg[3][0][6]_i_127_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.291 r  oled_screen_reg[3][0][6]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.291    oled_screen_reg[3][0][6]_i_62_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.614 r  oled_screen_reg[3][0][6]_i_30/O[1]
                         net (fo=3, routed)           0.550    20.164    oled_screen_reg[3][0][6]_i_30_n_6
    SLICE_X53Y92         LUT4 (Prop_lut4_I3_O)        0.306    20.470 r  oled_screen[3][0][6]_i_50/O
                         net (fo=1, routed)           0.519    20.990    oled_screen[3][0][6]_i_50_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.497 r  oled_screen_reg[3][0][6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.497    oled_screen_reg[3][0][6]_i_25_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.768 r  oled_screen_reg[3][0][6]_i_17/CO[0]
                         net (fo=7, routed)           0.504    22.271    oled_screen_reg[3][0][6]_i_17_n_3
    SLICE_X51Y92         LUT5 (Prop_lut5_I0_O)        0.373    22.644 r  oled_screen[3][0][4]_i_4/O
                         net (fo=3, routed)           0.979    23.623    oled_screen[3][0][4]_i_4_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I1_O)        0.124    23.747 r  oled_screen[3][0][6]_i_9/O
                         net (fo=1, routed)           0.149    23.896    oled_screen[3][0][6]_i_9_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I3_O)        0.124    24.020 r  oled_screen[3][0][6]_i_2/O
                         net (fo=64, routed)          0.932    24.953    oled_screen[3][0][6]_i_2_n_0
    SLICE_X51Y96         FDRE                                         r  oled_screen_reg[3][6][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        1.469    14.951    clk_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  oled_screen_reg[3][6][6]/C
                         clock pessimism              0.294    15.245    
                         clock uncertainty           -0.035    15.210    
    SLICE_X51Y96         FDRE (Setup_fdre_C_D)       -0.081    15.129    oled_screen_reg[3][6][6]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -24.953    
  -------------------------------------------------------------------
                         slack                                 -9.824    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 savedres_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_reg[11][5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.290%)  route 0.237ns (62.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        0.546     1.493    clk_IBUF_BUFG
    SLICE_X51Y69         FDRE                                         r  savedres_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  savedres_reg[5]/Q
                         net (fo=21, routed)          0.237     1.871    savedres[5]
    SLICE_X46Y69         FDRE                                         r  ram_reg[11][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        0.816     2.010    clk_IBUF_BUFG
    SLICE_X46Y69         FDRE                                         r  ram_reg[11][5]/C
                         clock pessimism             -0.252     1.758    
    SLICE_X46Y69         FDRE (Hold_fdre_C_D)         0.059     1.817    ram_reg[11][5]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.394ns (76.326%)  route 0.122ns (23.674%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        0.579     1.526    clk_IBUF_BUFG
    SLICE_X55Y98         FDRE                                         r  row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  row_reg[3]/Q
                         net (fo=10, routed)          0.122     1.788    row_reg_n_0_[3]
    SLICE_X55Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.948 r  row_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.948    row_reg[4]_i_1_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.987 r  row_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.988    row_reg[8]_i_1_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.042 r  row_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.042    row_reg[12]_i_1_n_7
    SLICE_X55Y100        FDRE                                         r  row_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        0.934     2.128    clk_IBUF_BUFG
    SLICE_X55Y100        FDRE                                         r  row_reg[9]/C
                         clock pessimism             -0.252     1.876    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.105     1.981    row_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.405ns (76.820%)  route 0.122ns (23.180%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        0.579     1.526    clk_IBUF_BUFG
    SLICE_X55Y98         FDRE                                         r  row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  row_reg[3]/Q
                         net (fo=10, routed)          0.122     1.788    row_reg_n_0_[3]
    SLICE_X55Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.948 r  row_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.948    row_reg[4]_i_1_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.987 r  row_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.988    row_reg[8]_i_1_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.053 r  row_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.053    row_reg[12]_i_1_n_5
    SLICE_X55Y100        FDRE                                         r  row_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        0.934     2.128    clk_IBUF_BUFG
    SLICE_X55Y100        FDRE                                         r  row_reg[11]/C
                         clock pessimism             -0.252     1.876    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.105     1.981    row_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.430ns (77.869%)  route 0.122ns (22.131%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        0.579     1.526    clk_IBUF_BUFG
    SLICE_X55Y98         FDRE                                         r  row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  row_reg[3]/Q
                         net (fo=10, routed)          0.122     1.788    row_reg_n_0_[3]
    SLICE_X55Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.948 r  row_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.948    row_reg[4]_i_1_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.987 r  row_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.988    row_reg[8]_i_1_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.078 r  row_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.078    row_reg[12]_i_1_n_6
    SLICE_X55Y100        FDRE                                         r  row_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        0.934     2.128    clk_IBUF_BUFG
    SLICE_X55Y100        FDRE                                         r  row_reg[10]/C
                         clock pessimism             -0.252     1.876    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.105     1.981    row_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.430ns (77.869%)  route 0.122ns (22.131%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        0.579     1.526    clk_IBUF_BUFG
    SLICE_X55Y98         FDRE                                         r  row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  row_reg[3]/Q
                         net (fo=10, routed)          0.122     1.788    row_reg_n_0_[3]
    SLICE_X55Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.948 r  row_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.948    row_reg[4]_i_1_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.987 r  row_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.988    row_reg[8]_i_1_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.078 r  row_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.078    row_reg[12]_i_1_n_4
    SLICE_X55Y100        FDRE                                         r  row_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        0.934     2.128    clk_IBUF_BUFG
    SLICE_X55Y100        FDRE                                         r  row_reg[12]/C
                         clock pessimism             -0.252     1.876    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.105     1.981    row_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 savedres_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_reg[12][13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.633%)  route 0.278ns (66.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        0.545     1.492    clk_IBUF_BUFG
    SLICE_X51Y70         FDRE                                         r  savedres_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y70         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  savedres_reg[13]/Q
                         net (fo=21, routed)          0.278     1.911    savedres[13]
    SLICE_X46Y73         FDRE                                         r  ram_reg[12][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        0.811     2.005    clk_IBUF_BUFG
    SLICE_X46Y73         FDRE                                         r  ram_reg[12][13]/C
                         clock pessimism             -0.252     1.753    
    SLICE_X46Y73         FDRE (Hold_fdre_C_D)         0.059     1.812    ram_reg[12][13]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.433ns (77.989%)  route 0.122ns (22.011%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        0.579     1.526    clk_IBUF_BUFG
    SLICE_X55Y98         FDRE                                         r  row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  row_reg[3]/Q
                         net (fo=10, routed)          0.122     1.788    row_reg_n_0_[3]
    SLICE_X55Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.948 r  row_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.948    row_reg[4]_i_1_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.987 r  row_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.988    row_reg[8]_i_1_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.027 r  row_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.027    row_reg[12]_i_1_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.081 r  row_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.081    row_reg[16]_i_1_n_7
    SLICE_X55Y101        FDRE                                         r  row_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        0.934     2.128    clk_IBUF_BUFG
    SLICE_X55Y101        FDRE                                         r  row_reg[13]/C
                         clock pessimism             -0.252     1.876    
    SLICE_X55Y101        FDRE (Hold_fdre_C_D)         0.105     1.981    row_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 savedres_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_reg[18][10]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.132%)  route 0.266ns (61.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        0.548     1.495    clk_IBUF_BUFG
    SLICE_X50Y67         FDRE                                         r  savedres_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y67         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  savedres_reg[10]/Q
                         net (fo=21, routed)          0.266     1.925    savedres[10]
    SLICE_X48Y74         FDRE                                         r  ram_reg[18][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        0.810     2.004    clk_IBUF_BUFG
    SLICE_X48Y74         FDRE                                         r  ram_reg[18][10]/C
                         clock pessimism             -0.252     1.752    
    SLICE_X48Y74         FDRE (Hold_fdre_C_D)         0.070     1.822    ram_reg[18][10]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 savedres_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_reg[20][4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.164ns (37.995%)  route 0.268ns (62.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        0.547     1.494    clk_IBUF_BUFG
    SLICE_X50Y68         FDRE                                         r  savedres_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  savedres_reg[4]/Q
                         net (fo=21, routed)          0.268     1.926    savedres[4]
    SLICE_X47Y74         FDRE                                         r  ram_reg[20][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        0.810     2.004    clk_IBUF_BUFG
    SLICE_X47Y74         FDRE                                         r  ram_reg[20][4]/C
                         clock pessimism             -0.252     1.752    
    SLICE_X47Y74         FDRE (Hold_fdre_C_D)         0.070     1.822    ram_reg[20][4]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 rfs/p_0_reg_268_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            savedres_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        0.547     1.494    rfs/clk_IBUF_BUFG
    SLICE_X51Y68         FDRE                                         r  rfs/p_0_reg_268_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  rfs/p_0_reg_268_reg[18]/Q
                         net (fo=1, routed)           0.056     1.691    rfs/result_U/read_from_string_cud_ram_u/p_0_reg_268_reg[31]_0[18]
    SLICE_X50Y68         LUT5 (Prop_lut5_I4_O)        0.045     1.736 r  rfs/result_U/read_from_string_cud_ram_u/savedres[18]_i_1/O
                         net (fo=1, routed)           0.000     1.736    res[18]
    SLICE_X50Y68         FDRE                                         r  savedres_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        0.813     2.007    clk_IBUF_BUFG
    SLICE_X50Y68         FDRE                                         r  savedres_reg[18]/C
                         clock pessimism             -0.500     1.507    
    SLICE_X50Y68         FDRE (Hold_fdre_C_D)         0.120     1.627    savedres_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y13   rfs/result_U/read_from_string_cud_ram_u/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y13   rfs/result_U/read_from_string_cud_ram_u/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y34   oled/Example/char_lib_comp/dout_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X39Y101  oled/Example/current_screen_reg[3][2][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y105  oled/Example/current_screen_reg[3][2][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y107  oled/Example/current_screen_reg[3][3][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y104  oled/Example/current_screen_reg[3][3][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y100  oled/Example/current_screen_reg[3][3][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y104  oled/Example/current_screen_reg[3][3][3]/C
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y67   rfs/pointer_U/read_from_string_dEe_ram_u/ram_reg_0_15_0_0__44/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y67   rfs/pointer_U/read_from_string_dEe_ram_u/ram_reg_0_15_0_0__46/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y67   rfs/pointer_U/read_from_string_dEe_ram_u/ram_reg_0_15_0_0__48/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y67   rfs/pointer_U/read_from_string_dEe_ram_u/ram_reg_0_15_0_0__50/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y62   rfs/pointer_U/read_from_string_dEe_ram_u/ram_reg_0_15_0_0__23/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y62   rfs/pointer_U/read_from_string_dEe_ram_u/ram_reg_0_15_0_0__25/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y62   rfs/pointer_U/read_from_string_dEe_ram_u/ram_reg_0_15_0_0__27/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y62   rfs/pointer_U/read_from_string_dEe_ram_u/ram_reg_0_15_0_0__29/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y66   rfs/pointer_U/read_from_string_dEe_ram_u/ram_reg_0_15_0_0__51/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y67   rfs/pointer_U/read_from_string_dEe_ram_u/ram_reg_0_15_0_0__52/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y66   rfs/pointer_U/read_from_string_dEe_ram_u/ram_reg_0_15_0_0__45/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y66   rfs/pointer_U/read_from_string_dEe_ram_u/ram_reg_0_15_0_0__47/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y66   rfs/pointer_U/read_from_string_dEe_ram_u/ram_reg_0_15_0_0__49/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y66   rfs/pointer_U/read_from_string_dEe_ram_u/ram_reg_0_15_0_0__5/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y60   rfs/pointer_U/read_from_string_dEe_ram_u/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y60   rfs/pointer_U/read_from_string_dEe_ram_u/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y61   rfs/pointer_U/read_from_string_dEe_ram_u/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y61   rfs/pointer_U/read_from_string_dEe_ram_u/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y60   rfs/pointer_U/read_from_string_dEe_ram_u/ram_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y60   rfs/pointer_U/read_from_string_dEe_ram_u/ram_reg_0_15_0_0__1/SP/CLK



