{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1549318398734 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549318398749 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 04 16:13:18 2019 " "Processing started: Mon Feb 04 16:13:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549318398749 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549318398749 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tarea1 -c tarea1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off tarea1 -c tarea1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549318398749 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1549318399536 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1549318399536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file bcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549318414538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549318414538 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bcd " "Elaborating entity \"bcd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1549318414591 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 bcd.sv(21) " "Verilog HDL assignment warning at bcd.sv(21): truncated value with size 8 to match size of target (4)" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1549318414591 "|bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd.sv(26) " "Verilog HDL assignment warning at bcd.sv(26): truncated value with size 32 to match size of target (4)" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1549318414591 "|bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd.sv(27) " "Verilog HDL assignment warning at bcd.sv(27): truncated value with size 32 to match size of target (4)" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1549318414591 "|bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd.sv(31) " "Verilog HDL assignment warning at bcd.sv(31): truncated value with size 32 to match size of target (4)" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1549318414591 "|bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd.sv(32) " "Verilog HDL assignment warning at bcd.sv(32): truncated value with size 32 to match size of target (4)" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1549318414591 "|bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd.sv(33) " "Verilog HDL assignment warning at bcd.sv(33): truncated value with size 32 to match size of target (4)" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1549318414591 "|bcd"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd.sv(36) " "Verilog HDL Case Statement warning at bcd.sv(36): incomplete case statement has no default case item" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 36 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1549318414591 "|bcd"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd.sv(58) " "Verilog HDL Case Statement warning at bcd.sv(58): incomplete case statement has no default case item" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 58 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1549318414591 "|bcd"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd.sv(80) " "Verilog HDL Case Statement warning at bcd.sv(80): incomplete case statement has no default case item" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 80 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1549318414607 "|bcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "unidades bcd.sv(17) " "Verilog HDL Always Construct warning at bcd.sv(17): inferring latch(es) for variable \"unidades\", which holds its previous value in one or more paths through the always construct" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1549318414607 "|bcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "decenas bcd.sv(17) " "Verilog HDL Always Construct warning at bcd.sv(17): inferring latch(es) for variable \"decenas\", which holds its previous value in one or more paths through the always construct" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1549318414607 "|bcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "centenas bcd.sv(17) " "Verilog HDL Always Construct warning at bcd.sv(17): inferring latch(es) for variable \"centenas\", which holds its previous value in one or more paths through the always construct" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1549318414607 "|bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "centenas\[6\] bcd.sv(17) " "Inferred latch for \"centenas\[6\]\" at bcd.sv(17)" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549318414607 "|bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "centenas\[5\] bcd.sv(17) " "Inferred latch for \"centenas\[5\]\" at bcd.sv(17)" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549318414607 "|bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "centenas\[4\] bcd.sv(17) " "Inferred latch for \"centenas\[4\]\" at bcd.sv(17)" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549318414607 "|bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "centenas\[3\] bcd.sv(17) " "Inferred latch for \"centenas\[3\]\" at bcd.sv(17)" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549318414607 "|bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "centenas\[2\] bcd.sv(17) " "Inferred latch for \"centenas\[2\]\" at bcd.sv(17)" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549318414607 "|bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "centenas\[1\] bcd.sv(17) " "Inferred latch for \"centenas\[1\]\" at bcd.sv(17)" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549318414607 "|bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "centenas\[0\] bcd.sv(17) " "Inferred latch for \"centenas\[0\]\" at bcd.sv(17)" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549318414607 "|bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decenas\[6\] bcd.sv(17) " "Inferred latch for \"decenas\[6\]\" at bcd.sv(17)" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549318414607 "|bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decenas\[5\] bcd.sv(17) " "Inferred latch for \"decenas\[5\]\" at bcd.sv(17)" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549318414607 "|bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decenas\[4\] bcd.sv(17) " "Inferred latch for \"decenas\[4\]\" at bcd.sv(17)" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549318414607 "|bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decenas\[3\] bcd.sv(17) " "Inferred latch for \"decenas\[3\]\" at bcd.sv(17)" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549318414607 "|bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decenas\[2\] bcd.sv(17) " "Inferred latch for \"decenas\[2\]\" at bcd.sv(17)" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549318414607 "|bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decenas\[1\] bcd.sv(17) " "Inferred latch for \"decenas\[1\]\" at bcd.sv(17)" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549318414607 "|bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decenas\[0\] bcd.sv(17) " "Inferred latch for \"decenas\[0\]\" at bcd.sv(17)" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549318414607 "|bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidades\[6\] bcd.sv(17) " "Inferred latch for \"unidades\[6\]\" at bcd.sv(17)" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549318414607 "|bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidades\[5\] bcd.sv(17) " "Inferred latch for \"unidades\[5\]\" at bcd.sv(17)" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549318414607 "|bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidades\[4\] bcd.sv(17) " "Inferred latch for \"unidades\[4\]\" at bcd.sv(17)" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549318414607 "|bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidades\[3\] bcd.sv(17) " "Inferred latch for \"unidades\[3\]\" at bcd.sv(17)" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549318414607 "|bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidades\[2\] bcd.sv(17) " "Inferred latch for \"unidades\[2\]\" at bcd.sv(17)" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549318414607 "|bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidades\[1\] bcd.sv(17) " "Inferred latch for \"unidades\[1\]\" at bcd.sv(17)" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549318414607 "|bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidades\[0\] bcd.sv(17) " "Inferred latch for \"unidades\[0\]\" at bcd.sv(17)" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549318414607 "|bcd"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "bcd.sv" "Div2" { Text "C:/Verificacion/tarea1/bcd.sv" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1549318415044 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "bcd.sv" "Div0" { Text "C:/Verificacion/tarea1/bcd.sv" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1549318415044 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "bcd.sv" "Div1" { Text "C:/Verificacion/tarea1/bcd.sv" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1549318415044 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "bcd.sv" "Mult0" { Text "C:/Verificacion/tarea1/bcd.sv" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1549318415044 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1549318415044 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549318415394 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549318415394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549318415394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549318415394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549318415394 ""}  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1549318415394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0jm " "Found entity 1: lpm_divide_0jm" {  } { { "db/lpm_divide_0jm.tdf" "" { Text "C:/Verificacion/tarea1/db/lpm_divide_0jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549318415464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549318415464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Verificacion/tarea1/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549318415495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549318415495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "C:/Verificacion/tarea1/db/alt_u_div_47f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549318415564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549318415564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Verificacion/tarea1/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549318415711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549318415711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Verificacion/tarea1/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549318415796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549318415796 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549318415896 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549318415896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549318415896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549318415896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549318415896 ""}  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1549318415896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "C:/Verificacion/tarea1/db/lpm_divide_jhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549318415965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549318415965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Verificacion/tarea1/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549318415996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549318415996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "C:/Verificacion/tarea1/db/alt_u_div_a4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549318416043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549318416043 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549318416165 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549318416165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549318416165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549318416165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549318416165 ""}  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1549318416165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mhm " "Found entity 1: lpm_divide_mhm" {  } { { "db/lpm_divide_mhm.tdf" "" { Text "C:/Verificacion/tarea1/db/lpm_divide_mhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549318416228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549318416228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/Verificacion/tarea1/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549318416266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549318416266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g4f " "Found entity 1: alt_u_div_g4f" {  } { { "db/alt_u_div_g4f.tdf" "" { Text "C:/Verificacion/tarea1/db/alt_u_div_g4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549318416313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549318416313 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549318416460 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549318416460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549318416460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549318416460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549318416460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549318416460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549318416460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549318416460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549318416460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549318416460 ""}  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1549318416460 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 33 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549318416582 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 33 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549318416667 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 33 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549318416745 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "centenas\[6\]\$latch " "LATCH primitive \"centenas\[6\]\$latch\" is permanently enabled" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 17 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549318416830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "centenas\[5\]\$latch " "LATCH primitive \"centenas\[5\]\$latch\" is permanently enabled" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 17 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549318416830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "centenas\[4\]\$latch " "LATCH primitive \"centenas\[4\]\$latch\" is permanently enabled" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 17 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549318416830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "centenas\[3\]\$latch " "LATCH primitive \"centenas\[3\]\$latch\" is permanently enabled" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 17 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549318416830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "centenas\[2\]\$latch " "LATCH primitive \"centenas\[2\]\$latch\" is permanently enabled" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 17 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549318416830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "centenas\[0\]\$latch " "LATCH primitive \"centenas\[0\]\$latch\" is permanently enabled" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 17 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549318416830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidades\[6\]\$latch " "Latch unidades\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bits\[1\] " "Ports D and ENA on the latch are fed by the same signal bits\[1\]" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549318417130 ""}  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 17 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549318417130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidades\[5\]\$latch " "Latch unidades\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bits\[1\] " "Ports D and ENA on the latch are fed by the same signal bits\[1\]" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549318417130 ""}  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 17 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549318417130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidades\[4\]\$latch " "Latch unidades\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bits\[2\] " "Ports D and ENA on the latch are fed by the same signal bits\[2\]" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549318417130 ""}  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 17 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549318417130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidades\[3\]\$latch " "Latch unidades\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bits\[1\] " "Ports D and ENA on the latch are fed by the same signal bits\[1\]" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549318417130 ""}  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 17 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549318417130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidades\[2\]\$latch " "Latch unidades\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bits\[2\] " "Ports D and ENA on the latch are fed by the same signal bits\[2\]" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549318417130 ""}  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 17 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549318417130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidades\[1\]\$latch " "Latch unidades\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bits\[2\] " "Ports D and ENA on the latch are fed by the same signal bits\[2\]" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549318417130 ""}  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 17 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549318417130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidades\[0\]\$latch " "Latch unidades\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bits\[1\] " "Ports D and ENA on the latch are fed by the same signal bits\[1\]" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549318417130 ""}  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 17 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549318417130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decenas\[6\]\$latch " "Latch decenas\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bits\[4\] " "Ports D and ENA on the latch are fed by the same signal bits\[4\]" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549318417130 ""}  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 17 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549318417130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decenas\[5\]\$latch " "Latch decenas\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bits\[4\] " "Ports D and ENA on the latch are fed by the same signal bits\[4\]" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549318417130 ""}  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 17 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549318417130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decenas\[4\]\$latch " "Latch decenas\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bits\[4\] " "Ports D and ENA on the latch are fed by the same signal bits\[4\]" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549318417130 ""}  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 17 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549318417130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decenas\[3\]\$latch " "Latch decenas\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bits\[4\] " "Ports D and ENA on the latch are fed by the same signal bits\[4\]" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549318417130 ""}  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 17 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549318417130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decenas\[2\]\$latch " "Latch decenas\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bits\[4\] " "Ports D and ENA on the latch are fed by the same signal bits\[4\]" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549318417130 ""}  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 17 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549318417130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decenas\[1\]\$latch " "Latch decenas\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bits\[4\] " "Ports D and ENA on the latch are fed by the same signal bits\[4\]" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549318417130 ""}  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 17 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549318417130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decenas\[0\]\$latch " "Latch decenas\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bits\[4\] " "Ports D and ENA on the latch are fed by the same signal bits\[4\]" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549318417130 ""}  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 17 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549318417130 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "centenas\[1\] GND " "Pin \"centenas\[1\]\" is stuck at GND" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549318417231 "|bcd|centenas[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1549318417231 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1549318417347 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1549318418094 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549318418094 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "297 " "Implemented 297 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1549318418217 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1549318418217 ""} { "Info" "ICUT_CUT_TM_LCELLS" "268 " "Implemented 268 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1549318418217 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1549318418217 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549318418248 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 04 16:13:38 2019 " "Processing ended: Mon Feb 04 16:13:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549318418248 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549318418248 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549318418248 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1549318418248 ""}
