// Seed: 1263910907
`timescale 1 ps / 1ps
module module_0 (
    input  id_0,
    input  id_1,
    output id_2,
    input  id_3
);
  always @(1 or negedge 1'd0 or negedge 1) begin
    id_2 <= 1;
    id_2 = 1;
  end
  assign id_2 = id_1;
endmodule
