#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "D:\iVerilog\lib\ivl\system.vpi";
:vpi_module "D:\iVerilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iVerilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iVerilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iVerilog\lib\ivl\va_math.vpi";
S_0000029c829768d0 .scope module, "fn_sw_tb" "fn_sw_tb" 2 27;
 .timescale -9 -11;
v0000029c82976c90_0 .var "aa", 0 0;
v0000029c82974590_0 .var "bb", 0 0;
v0000029c82974630_0 .var "ss", 0 0;
v0000029c829746d0_0 .net "yy", 0 0, v0000029c82976bf0_0;  1 drivers
S_0000029c82976a60 .scope module, "fn_sw" "fn_sw" 2 30, 2 3 0, S_0000029c829768d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "y";
v0000029c827971c0_0 .net "a", 0 0, v0000029c82976c90_0;  1 drivers
v0000029c82796cf0_0 .net "b", 0 0, v0000029c82974590_0;  1 drivers
v0000029c8279bcb0_0 .net "sel", 0 0, v0000029c82974630_0;  1 drivers
v0000029c82976bf0_0 .var "y", 0 0;
E_0000029c82798a10 .event anyedge, v0000029c8279bcb0_0, v0000029c82796cf0_0, v0000029c827971c0_0;
    .scope S_0000029c82976a60;
T_0 ;
    %wait E_0000029c82798a10;
    %load/vec4 v0000029c8279bcb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0000029c827971c0_0;
    %load/vec4 v0000029c82796cf0_0;
    %xor;
    %assign/vec4 v0000029c82976bf0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000029c827971c0_0;
    %load/vec4 v0000029c82796cf0_0;
    %and;
    %assign/vec4 v0000029c82976bf0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000029c829768d0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029c82976c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029c82974590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029c82974630_0, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029c82976c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029c82974590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029c82974630_0, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029c82976c90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029c82974590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029c82974630_0, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029c82976c90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029c82974590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029c82974630_0, 0;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029c82976c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029c82974590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029c82974630_0, 0;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029c82976c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029c82974590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029c82974630_0, 0;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029c82976c90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029c82974590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029c82974630_0, 0;
    %delay 1000, 0;
    %vpi_call 2 45 "$stop" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000029c829768d0;
T_2 ;
    %vpi_call 2 49 "$dumpfile", "fn_sw_tb.vcd" {0 0 0};
    %vpi_call 2 50 "$dumpvars" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    ".\fn_sw.v";
