/* Generated by Yosys 0.38 (git sha1 45a28179e, gcc 11.2.1 -fPIC -Os) */

module fabric_primitive_example_design_1(\$auto$rs_design_edit.cc:332:add_wire_btw_prims$796 , \$auto$rs_design_edit.cc:332:add_wire_btw_prims$797 , \$auto$rs_design_edit.cc:700:execute$778 , \$auto$rs_design_edit.cc:700:execute$779 , \$auto$rs_design_edit.cc:700:execute$780 , \$auto$rs_design_edit.cc:700:execute$781 , \$auto$rs_design_edit.cc:700:execute$782 , \$auto$rs_design_edit.cc:700:execute$783 , \$auto$rs_design_edit.cc:700:execute$784 , \$auto$rs_design_edit.cc:700:execute$785 , \$auto$rs_design_edit.cc:700:execute$786 , \$auto$rs_design_edit.cc:700:execute$787 , \$auto$rs_design_edit.cc:700:execute$788 , \$auto$rs_design_edit.cc:700:execute$789 , \$auto$rs_design_edit.cc:700:execute$790 , \$auto$rs_design_edit.cc:700:execute$791 , \$auto$rs_design_edit.cc:700:execute$792 , \$auto$rs_design_edit.cc:700:execute$793 , \$auto$rs_design_edit.cc:700:execute$794 , \$auto$rs_design_edit.cc:700:execute$795 , \$iopadmap$Cout 
, \$iopadmap$out , clk_buf_out, \ff_inst1.Q , \ff_inst1.clk , g_ibuf, i_buf_mux1_sel, i_buf_mux2_sel, \i_buf_out[0] , \i_buf_out[1] , \i_buf_out[2] , p_ibuf, \ram_inst.addr[0] , \ram_inst.addr[1] , \ram_inst.addr[2] , \ram_inst.addr[3] , \ram_inst.addr[4] , \ram_inst.addr[5] , \ram_inst.we , ram_out, rst, rst_i_buf_out
);
  input \i_buf_out[2] ;
  input \i_buf_out[1] ;
  input \i_buf_out[0] ;
  output \$auto$rs_design_edit.cc:700:execute$781 ;
  output \$iopadmap$Cout ;
  output \$auto$rs_design_edit.cc:700:execute$793 ;
  output \$auto$rs_design_edit.cc:700:execute$791 ;
  output \$auto$rs_design_edit.cc:700:execute$789 ;
  output \$auto$rs_design_edit.cc:700:execute$787 ;
  output \$auto$rs_design_edit.cc:700:execute$792 ;
  output \$auto$rs_design_edit.cc:700:execute$785 ;
  output \$auto$rs_design_edit.cc:700:execute$780 ;
  output \$auto$rs_design_edit.cc:700:execute$784 ;
  output \$auto$rs_design_edit.cc:700:execute$782 ;
  output \$auto$rs_design_edit.cc:700:execute$783 ;
  output \$auto$rs_design_edit.cc:700:execute$779 ;
  output \$auto$rs_design_edit.cc:700:execute$786 ;
  output \$auto$rs_design_edit.cc:700:execute$788 ;
  output \$auto$rs_design_edit.cc:700:execute$794 ;
  input \$auto$rs_design_edit.cc:332:add_wire_btw_prims$796 ;
  output \$auto$rs_design_edit.cc:332:add_wire_btw_prims$797 ;
  output \$auto$rs_design_edit.cc:700:execute$790 ;
  output \$auto$rs_design_edit.cc:700:execute$795 ;
  output \$iopadmap$out ;
  input \ram_inst.addr[3] ;
  input clk_buf_out;
  output \ff_inst1.Q ;
  input \ff_inst1.clk ;
  input g_ibuf;
  input i_buf_mux1_sel;
  input i_buf_mux2_sel;
  input \ram_inst.addr[2] ;
  input \ram_inst.addr[1] ;
  input \ram_inst.addr[4] ;
  input \ram_inst.addr[0] ;
  input \ram_inst.addr[5] ;
  output \$auto$rs_design_edit.cc:700:execute$778 ;
  input p_ibuf;
  input \ram_inst.we ;
  output ram_out;
  input rst;
  input rst_i_buf_out;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:499.14-499.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[11] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:499.14-499.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[10] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:499.14-499.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[9] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:499.14-499.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[8] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:499.14-499.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[7] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:499.14-499.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[6] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:499.14-499.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[5] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:499.14-499.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[4] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:499.14-499.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[3] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:499.14-499.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[2] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:499.14-499.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[1] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:499.14-499.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[0] ;
  (* keep = 32'h00000001 *)
  wire \$auto$memory_dff.cc:777:handle_rd_port_addr$54[7] ;
  (* keep = 32'h00000001 *)
  wire \$auto$memory_dff.cc:777:handle_rd_port_addr$54[6] ;
  (* keep = 32'h00000001 *)
  wire \$auto$memory_dff.cc:777:handle_rd_port_addr$54[5] ;
  (* keep = 32'h00000001 *)
  wire \$auto$memory_dff.cc:777:handle_rd_port_addr$54[4] ;
  (* keep = 32'h00000001 *)
  wire \$auto$memory_dff.cc:777:handle_rd_port_addr$54[3] ;
  (* keep = 32'h00000001 *)
  wire \$auto$memory_dff.cc:777:handle_rd_port_addr$54[2] ;
  (* keep = 32'h00000001 *)
  wire \$auto$memory_dff.cc:777:handle_rd_port_addr$54[1] ;
  (* keep = 32'h00000001 *)
  wire \$auto$memory_dff.cc:777:handle_rd_port_addr$54[0] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:498.14-498.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_A1_RDATA[17] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:498.14-498.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_A1_RDATA[16] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:498.14-498.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_A1_RDATA[15] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:498.14-498.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_A1_RDATA[14] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:498.14-498.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_A1_RDATA[13] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:498.14-498.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_A1_RDATA[12] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:498.14-498.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_A1_RDATA[11] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:498.14-498.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_A1_RDATA[10] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:498.14-498.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_A1_RDATA[9] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:498.14-498.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_A1_RDATA[8] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:498.14-498.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_A1_RDATA[7] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:498.14-498.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_A1_RDATA[6] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:498.14-498.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_A1_RDATA[5] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:498.14-498.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_A1_RDATA[4] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:498.14-498.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_A1_RDATA[3] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:498.14-498.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_A1_RDATA[2] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:498.14-498.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_A1_RDATA[1] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:498.14-498.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_A1_RDATA[0] ;
  wire \$auto$memory_libmap.cc:2027:emit_port$60[8] ;
  wire \$auto$memory_libmap.cc:2027:emit_port$60[7] ;
  wire \$auto$memory_libmap.cc:2027:emit_port$60[6] ;
  wire \$auto$memory_libmap.cc:2027:emit_port$60[5] ;
  wire \$auto$memory_libmap.cc:2027:emit_port$60[4] ;
  wire \$auto$memory_libmap.cc:2027:emit_port$60[3] ;
  wire \$auto$memory_libmap.cc:2027:emit_port$60[2] ;
  wire \$auto$memory_libmap.cc:2027:emit_port$60[1] ;
  wire \$auto$memory_libmap.cc:2027:emit_port$60[0] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:13.16-13.25" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:13.16-13.25" *)
  wire \i_buf_out[2] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:13.16-13.25" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:13.16-13.25" *)
  wire \i_buf_out[1] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:13.16-13.25" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:13.16-13.25" *)
  wire \i_buf_out[0] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:500.14-500.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_A2_RDATA[17] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:500.14-500.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_A2_RDATA[16] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:500.14-500.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_A2_RDATA[15] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:500.14-500.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_A2_RDATA[14] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:500.14-500.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_A2_RDATA[13] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:500.14-500.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_A2_RDATA[12] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:500.14-500.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_A2_RDATA[11] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:500.14-500.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_A2_RDATA[10] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:500.14-500.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_A2_RDATA[9] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:500.14-500.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_A2_RDATA[8] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:500.14-500.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_A2_RDATA[7] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:500.14-500.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_A2_RDATA[6] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:500.14-500.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_A2_RDATA[5] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:500.14-500.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_A2_RDATA[4] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:500.14-500.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_A2_RDATA[3] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:500.14-500.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_A2_RDATA[2] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:500.14-500.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_A2_RDATA[1] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:500.14-500.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_A2_RDATA[0] ;
  wire \$abc$310$auto$memory_dff.cc:782:handle_rd_port_addr$58[0] ;
  wire \$abc$378$li2_li2 ;
  wire \$auto$rs_design_edit.cc:700:execute$781 ;
  (* keep = 32'h00000001 *)
  wire \$auto$memory_dff.cc:775:handle_rd_port_addr$52 ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:501.14-501.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_B2_RDATA[13] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:501.14-501.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_B2_RDATA[15] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:501.14-501.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_B2_RDATA[11] ;
  wire \$iopadmap$Cout ;
  wire \$auto$rs_design_edit.cc:700:execute$793 ;
  wire \$auto$rs_design_edit.cc:700:execute$791 ;
  wire \$auto$rs_design_edit.cc:700:execute$789 ;
  wire \$auto$rs_design_edit.cc:700:execute$787 ;
  wire \$auto$rs_design_edit.cc:700:execute$792 ;
  wire \$auto$rs_design_edit.cc:700:execute$785 ;
  wire \$auto$rs_design_edit.cc:700:execute$780 ;
  wire \$auto$rs_design_edit.cc:700:execute$784 ;
  wire \$auto$rs_design_edit.cc:700:execute$782 ;
  wire \$auto$rs_design_edit.cc:700:execute$783 ;
  wire \$auto$rs_design_edit.cc:700:execute$779 ;
  wire \$auto$rs_design_edit.cc:700:execute$786 ;
  wire \$auto$rs_design_edit.cc:700:execute$788 ;
  wire \$auto$rs_design_edit.cc:700:execute$794 ;
  wire \$auto$rs_design_edit.cc:332:add_wire_btw_prims$796 ;
  wire \$auto$rs_design_edit.cc:332:add_wire_btw_prims$797 ;
  wire \$auto$rs_design_edit.cc:700:execute$790 ;
  wire \$auto$rs_design_edit.cc:700:execute$795 ;
  wire \$iopadmap$out ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:461.28-461.34" *)
  (* unused_bits = "0" *)
  wire \$techmap80\ram_inst.ram.0.0.C1DATA ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:501.14-501.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_B2_RDATA[12] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:501.14-501.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_B2_RDATA[9] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:501.14-501.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_B2_RDATA[14] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:501.14-501.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_B2_RDATA[17] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:499.14-499.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[12] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:501.14-501.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_B2_RDATA[0] ;
  wire \$auto$memory_dff.cc:782:handle_rd_port_addr$58[7] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:499.14-499.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[13] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:22.10-22.19" *)
  wire Q_buff_in;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:499.14-499.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[14] ;
  (* hdlname = "ram_inst addr" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:63.27-63.116|/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:97.27-97.31" *)
  (* hdlname = "ram_inst addr" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:63.27-63.116|/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:97.27-97.31" *)
  wire \ram_inst.addr[3] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:15.21-15.32" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:15.21-15.32" *)
  wire clk_buf_out;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:19.10-19.20" *)
  wire dffnre_out;
  (* hdlname = "ff_inst1 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:49.15-49.66|/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:83.16-83.17" *)
  (* hdlname = "ff_inst1 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:49.15-49.66|/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:83.16-83.17" *)
  wire \ff_inst1.Q ;
  (* hdlname = "ff_inst1 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:49.15-49.66|/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:81.15-81.18" *)
  (* hdlname = "ff_inst1 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:49.15-49.66|/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:81.15-81.18" *)
  wire \ff_inst1.clk ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:18.21-18.27" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:18.21-18.27" *)
  wire g_ibuf;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:17.24-17.38" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:17.24-17.38" *)
  wire i_buf_mux1_sel;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:17.39-17.53" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:17.39-17.53" *)
  wire i_buf_mux2_sel;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:501.14-501.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_B2_RDATA[10] ;
  (* hdlname = "ram_inst addr" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:63.27-63.116|/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:97.27-97.31" *)
  (* hdlname = "ram_inst addr" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:63.27-63.116|/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:97.27-97.31" *)
  wire \ram_inst.addr[2] ;
  wire \$auto$memory_dff.cc:782:handle_rd_port_addr$58[6] ;
  (* hdlname = "ram_inst addr" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:63.27-63.116|/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:97.27-97.31" *)
  (* hdlname = "ram_inst addr" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:63.27-63.116|/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:97.27-97.31" *)
  wire \ram_inst.addr[1] ;
  wire \$auto$memory_dff.cc:782:handle_rd_port_addr$58[5] ;
  wire \$auto$memory_dff.cc:782:handle_rd_port_addr$58[0] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:499.14-499.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[17] ;
  wire \$auto$memory_dff.cc:782:handle_rd_port_addr$58[1] ;
  (* hdlname = "ram_inst addr" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:63.27-63.116|/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:97.27-97.31" *)
  (* hdlname = "ram_inst addr" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:63.27-63.116|/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:97.27-97.31" *)
  wire \ram_inst.addr[4] ;
  wire \$auto$memory_dff.cc:782:handle_rd_port_addr$58[2] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:499.14-499.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[16] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:501.14-501.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_B2_RDATA[1] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:501.14-501.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_B2_RDATA[2] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:501.14-501.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_B2_RDATA[3] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:501.14-501.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_B2_RDATA[4] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:501.14-501.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_B2_RDATA[5] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:501.14-501.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_B2_RDATA[6] ;
  (* hdlname = "ram_inst addr" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:63.27-63.116|/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:97.27-97.31" *)
  (* hdlname = "ram_inst addr" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:63.27-63.116|/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:97.27-97.31" *)
  wire \ram_inst.addr[0] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:24.16-24.29" *)
  wire ibuf_obuft_oe;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:501.14-501.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_B2_RDATA[7] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:16.9-16.16" *)
  wire lut_out;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:501.14-501.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_B2_RDATA[8] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:21.10-21.18" *)
  wire mux2_out;
  (* hdlname = "ram_inst addr" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:63.27-63.116|/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:97.27-97.31" *)
  (* hdlname = "ram_inst addr" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:63.27-63.116|/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:97.27-97.31" *)
  wire \ram_inst.addr[5] ;
  wire \$auto$rs_design_edit.cc:700:execute$778 ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:499.14-499.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[15] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:18.14-18.20" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:18.14-18.20" *)
  wire p_ibuf;
  wire \$auto$memory_dff.cc:782:handle_rd_port_addr$58[3] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:501.14-501.27" *)
  wire \$techmap80\ram_inst.ram.0.0.PORT_B2_RDATA[16] ;
  (* hdlname = "ram_inst clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:63.27-63.116|/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:98.12-98.15" *)
  wire \ram_inst.clk ;
  (* hdlname = "ram_inst we" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:63.27-63.116|/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:98.8-98.10" *)
  (* hdlname = "ram_inst we" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:63.27-63.116|/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:98.8-98.10" *)
  wire \ram_inst.we ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:23.10-23.17" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:23.10-23.17" *)
  wire ram_out;
  wire \$auto$memory_dff.cc:782:handle_rd_port_addr$58[4] ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:3.16-3.19" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:3.16-3.19" *)
  wire rst;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:17.10-17.23" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:17.10-17.23" *)
  wire rst_i_buf_out;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h9669ffff)
  ) \$abc$738$auto$blifparse.cc:535:parse_blif$739  (
    .A({ i_buf_mux2_sel, i_buf_mux1_sel, dffnre_out, g_ibuf, p_ibuf }),
    .Y(mux2_out)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h9)
  ) \$abc$738$auto$blifparse.cc:535:parse_blif$740  (
    .A({ i_buf_mux1_sel, dffnre_out }),
    .Y(\$iopadmap$out )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:55.11-55.90" *)
  DFFRE ff_inst (
    .C(clk_buf_out),
    .D(mux2_out),
    .E(1'h1),
    .Q(Q_buff_in),
    .R(rst_i_buf_out)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-08-12-51-00_T10910R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:45.12-45.92" *)
  DFFNRE ffn_inst (
    .C(clk_buf_out),
    .D(lut_out),
    .E(1'h1),
    .Q(dffnre_out),
    .R(rst_i_buf_out)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$738$auto$blifparse.cc:535:parse_blif$741  (
    .A({ \$auto$memory_dff.cc:775:handle_rd_port_addr$52 , \$abc$310$auto$memory_dff.cc:782:handle_rd_port_addr$58[0] , \$auto$memory_dff.cc:777:handle_rd_port_addr$54[0]  }),
    .Y(ram_out)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h96690000)
  ) \$abc$738$auto$blifparse.cc:535:parse_blif$742  (
    .A({ rst, i_buf_mux1_sel, dffnre_out, g_ibuf, p_ibuf }),
    .Y(\$abc$378$li2_li2 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'he88e)
  ) \$abc$738$auto$blifparse.cc:535:parse_blif$743  (
    .A({ i_buf_mux1_sel, dffnre_out, g_ibuf, p_ibuf }),
    .Y(\$iopadmap$Cout )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h3e)
  ) \$abc$738$auto$blifparse.cc:535:parse_blif$744  (
    .A({ \i_buf_out[1] , \i_buf_out[0] , \i_buf_out[2]  }),
    .Y(lut_out)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$378$auto$blifparse.cc:377:parse_blif$379  (
    .C(\ff_inst1.clk ),
    .D(\ram_inst.we ),
    .E(1'h1),
    .Q(\$auto$memory_dff.cc:775:handle_rd_port_addr$52 ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$378$auto$blifparse.cc:377:parse_blif$380  (
    .C(\ff_inst1.clk ),
    .D(Q_buff_in),
    .E(1'h1),
    .Q(\$auto$memory_dff.cc:777:handle_rd_port_addr$54[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$378$auto$blifparse.cc:377:parse_blif$381  (
    .C(\ff_inst1.clk ),
    .D(\$abc$378$li2_li2 ),
    .E(1'h1),
    .Q(\ff_inst1.Q ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:507.4-518.3|/nfs_eda_sw/softwares/Raptor/instl_dir/05_08_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:645.7-684.2" *)
  TDP_RAM18KX2 #(
    .INIT1(16384'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT1_PARITY(2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT2(16384'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT2_PARITY(2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A1(32'h00000009),
    .READ_WIDTH_A2(32'sh00000001),
    .READ_WIDTH_B1(32'h00000009),
    .READ_WIDTH_B2(32'sh00000001),
    .WRITE_WIDTH_A1(32'h00000009),
    .WRITE_WIDTH_A2(32'sh00000001),
    .WRITE_WIDTH_B1(32'h00000009),
    .WRITE_WIDTH_B2(32'sh00000001)
  ) \ram_inst.ram.0.0  (
    .ADDR_A1({ 5'h00, \ram_inst.addr[5] , \ram_inst.addr[4] , \ram_inst.addr[3] , \ram_inst.addr[2] , \ram_inst.addr[1] , \ram_inst.addr[0] , 3'h0 }),
    .ADDR_A2(14'hxxxx),
    .ADDR_B1({ 5'h00, \ram_inst.addr[5] , \ram_inst.addr[4] , \ram_inst.addr[3] , \ram_inst.addr[2] , \ram_inst.addr[1] , \ram_inst.addr[0] , 3'h0 }),
    .ADDR_B2(14'hxxxx),
    .BE_A1(2'h0),
    .BE_A2(2'h0),
    .BE_B1({ 1'h0, \ram_inst.we  }),
    .BE_B2(2'hx),
    .CLK_A1(\ff_inst1.clk ),
    .CLK_A2(1'hx),
    .CLK_B1(\ff_inst1.clk ),
    .CLK_B2(1'hx),
    .RDATA_A1({ \$techmap80\ram_inst.ram.0.0.PORT_A1_RDATA[15] , \$techmap80\ram_inst.ram.0.0.PORT_A1_RDATA[14] , \$techmap80\ram_inst.ram.0.0.PORT_A1_RDATA[13] , \$techmap80\ram_inst.ram.0.0.PORT_A1_RDATA[12] , \$techmap80\ram_inst.ram.0.0.PORT_A1_RDATA[11] , \$techmap80\ram_inst.ram.0.0.PORT_A1_RDATA[10] , \$techmap80\ram_inst.ram.0.0.PORT_A1_RDATA[9] , \$auto$memory_libmap.cc:2027:emit_port$60[8] , \$auto$memory_dff.cc:782:handle_rd_port_addr$58[7] , \$auto$memory_dff.cc:782:handle_rd_port_addr$58[6] , \$auto$memory_dff.cc:782:handle_rd_port_addr$58[5] , \$auto$memory_dff.cc:782:handle_rd_port_addr$58[4] , \$auto$memory_dff.cc:782:handle_rd_port_addr$58[3] , \$auto$memory_dff.cc:782:handle_rd_port_addr$58[2] , \$auto$memory_dff.cc:782:handle_rd_port_addr$58[1] , \$abc$310$auto$memory_dff.cc:782:handle_rd_port_addr$58[0]  }),
    .RDATA_A2({ \$techmap80\ram_inst.ram.0.0.PORT_A2_RDATA[15] , \$techmap80\ram_inst.ram.0.0.PORT_A2_RDATA[14] , \$techmap80\ram_inst.ram.0.0.PORT_A2_RDATA[13] , \$techmap80\ram_inst.ram.0.0.PORT_A2_RDATA[12] , \$techmap80\ram_inst.ram.0.0.PORT_A2_RDATA[11] , \$techmap80\ram_inst.ram.0.0.PORT_A2_RDATA[10] , \$techmap80\ram_inst.ram.0.0.PORT_A2_RDATA[9] , \$techmap80\ram_inst.ram.0.0.PORT_A2_RDATA[8] , \$techmap80\ram_inst.ram.0.0.PORT_A2_RDATA[7] , \$techmap80\ram_inst.ram.0.0.PORT_A2_RDATA[6] , \$techmap80\ram_inst.ram.0.0.PORT_A2_RDATA[5] , \$techmap80\ram_inst.ram.0.0.PORT_A2_RDATA[4] , \$techmap80\ram_inst.ram.0.0.PORT_A2_RDATA[3] , \$techmap80\ram_inst.ram.0.0.PORT_A2_RDATA[2] , \$techmap80\ram_inst.ram.0.0.PORT_A2_RDATA[1] , \$techmap80\ram_inst.ram.0.0.C1DATA  }),
    .RDATA_B1({ \$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[15] , \$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[14] , \$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[13] , \$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[12] , \$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[11] , \$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[10] , \$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[9] , \$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[8] , \$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[7] , \$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[6] , \$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[5] , \$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[4] , \$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[3] , \$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[2] , \$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[1] , \$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[0]  }),
    .RDATA_B2({ \$techmap80\ram_inst.ram.0.0.PORT_B2_RDATA[15] , \$techmap80\ram_inst.ram.0.0.PORT_B2_RDATA[14] , \$techmap80\ram_inst.ram.0.0.PORT_B2_RDATA[13] , \$techmap80\ram_inst.ram.0.0.PORT_B2_RDATA[12] , \$techmap80\ram_inst.ram.0.0.PORT_B2_RDATA[11] , \$techmap80\ram_inst.ram.0.0.PORT_B2_RDATA[10] , \$techmap80\ram_inst.ram.0.0.PORT_B2_RDATA[9] , \$techmap80\ram_inst.ram.0.0.PORT_B2_RDATA[8] , \$techmap80\ram_inst.ram.0.0.PORT_B2_RDATA[7] , \$techmap80\ram_inst.ram.0.0.PORT_B2_RDATA[6] , \$techmap80\ram_inst.ram.0.0.PORT_B2_RDATA[5] , \$techmap80\ram_inst.ram.0.0.PORT_B2_RDATA[4] , \$techmap80\ram_inst.ram.0.0.PORT_B2_RDATA[3] , \$techmap80\ram_inst.ram.0.0.PORT_B2_RDATA[2] , \$techmap80\ram_inst.ram.0.0.PORT_B2_RDATA[1] , \$techmap80\ram_inst.ram.0.0.PORT_B2_RDATA[0]  }),
    .REN_A1(1'h1),
    .REN_A2(1'hx),
    .REN_B1(1'h0),
    .REN_B2(1'h0),
    .RPARITY_A1({ \$techmap80\ram_inst.ram.0.0.PORT_A1_RDATA[17] , \$techmap80\ram_inst.ram.0.0.PORT_A1_RDATA[16]  }),
    .RPARITY_A2({ \$techmap80\ram_inst.ram.0.0.PORT_A2_RDATA[17] , \$techmap80\ram_inst.ram.0.0.PORT_A2_RDATA[16]  }),
    .RPARITY_B1({ \$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[17] , \$techmap80\ram_inst.ram.0.0.PORT_B1_RDATA[16]  }),
    .RPARITY_B2({ \$techmap80\ram_inst.ram.0.0.PORT_B2_RDATA[17] , \$techmap80\ram_inst.ram.0.0.PORT_B2_RDATA[16]  }),
    .WDATA_A1(16'hxxxx),
    .WDATA_A2(16'hxxxx),
    .WDATA_B1({ 15'bxxxxxxxx0000000, Q_buff_in }),
    .WDATA_B2(16'hxxxx),
    .WEN_A1(1'h0),
    .WEN_A2(1'h0),
    .WEN_B1(\ram_inst.we ),
    .WEN_B2(1'hx),
    .WPARITY_A1(2'hx),
    .WPARITY_A2(2'hx),
    .WPARITY_B1(2'hx),
    .WPARITY_B2(2'hx)
  );
  assign { \$auto$memory_dff.cc:777:handle_rd_port_addr$54[6] , \$auto$memory_dff.cc:777:handle_rd_port_addr$54[5] , \$auto$memory_dff.cc:777:handle_rd_port_addr$54[4] , \$auto$memory_dff.cc:777:handle_rd_port_addr$54[3] , \$auto$memory_dff.cc:777:handle_rd_port_addr$54[2] , \$auto$memory_dff.cc:777:handle_rd_port_addr$54[1]  } = { \$auto$memory_dff.cc:777:handle_rd_port_addr$54[7] , \$auto$memory_dff.cc:777:handle_rd_port_addr$54[7] , \$auto$memory_dff.cc:777:handle_rd_port_addr$54[7] , \$auto$memory_dff.cc:777:handle_rd_port_addr$54[7] , \$auto$memory_dff.cc:777:handle_rd_port_addr$54[7] , \$auto$memory_dff.cc:777:handle_rd_port_addr$54[7]  };
  assign \$auto$memory_dff.cc:782:handle_rd_port_addr$58[0]  = \$abc$310$auto$memory_dff.cc:782:handle_rd_port_addr$58[0] ;
  assign { \$auto$memory_libmap.cc:2027:emit_port$60[7] , \$auto$memory_libmap.cc:2027:emit_port$60[6] , \$auto$memory_libmap.cc:2027:emit_port$60[5] , \$auto$memory_libmap.cc:2027:emit_port$60[4] , \$auto$memory_libmap.cc:2027:emit_port$60[3] , \$auto$memory_libmap.cc:2027:emit_port$60[2] , \$auto$memory_libmap.cc:2027:emit_port$60[1] , \$auto$memory_libmap.cc:2027:emit_port$60[0]  } = { \$auto$memory_dff.cc:782:handle_rd_port_addr$58[7] , \$auto$memory_dff.cc:782:handle_rd_port_addr$58[6] , \$auto$memory_dff.cc:782:handle_rd_port_addr$58[5] , \$auto$memory_dff.cc:782:handle_rd_port_addr$58[4] , \$auto$memory_dff.cc:782:handle_rd_port_addr$58[3] , \$auto$memory_dff.cc:782:handle_rd_port_addr$58[2] , \$auto$memory_dff.cc:782:handle_rd_port_addr$58[1] , \$abc$310$auto$memory_dff.cc:782:handle_rd_port_addr$58[0]  };
  assign { \$techmap80\ram_inst.ram.0.0.PORT_A1_RDATA[8] , \$techmap80\ram_inst.ram.0.0.PORT_A1_RDATA[7] , \$techmap80\ram_inst.ram.0.0.PORT_A1_RDATA[6] , \$techmap80\ram_inst.ram.0.0.PORT_A1_RDATA[5] , \$techmap80\ram_inst.ram.0.0.PORT_A1_RDATA[4] , \$techmap80\ram_inst.ram.0.0.PORT_A1_RDATA[3] , \$techmap80\ram_inst.ram.0.0.PORT_A1_RDATA[2] , \$techmap80\ram_inst.ram.0.0.PORT_A1_RDATA[1] , \$techmap80\ram_inst.ram.0.0.PORT_A1_RDATA[0]  } = { \$auto$memory_libmap.cc:2027:emit_port$60[8] , \$auto$memory_dff.cc:782:handle_rd_port_addr$58[7] , \$auto$memory_dff.cc:782:handle_rd_port_addr$58[6] , \$auto$memory_dff.cc:782:handle_rd_port_addr$58[5] , \$auto$memory_dff.cc:782:handle_rd_port_addr$58[4] , \$auto$memory_dff.cc:782:handle_rd_port_addr$58[3] , \$auto$memory_dff.cc:782:handle_rd_port_addr$58[2] , \$auto$memory_dff.cc:782:handle_rd_port_addr$58[1] , \$abc$310$auto$memory_dff.cc:782:handle_rd_port_addr$58[0]  };
  assign \$techmap80\ram_inst.ram.0.0.PORT_A2_RDATA[0]  = \$techmap80\ram_inst.ram.0.0.C1DATA ;
  assign \ram_inst.clk  = \ff_inst1.clk ;
  assign \$auto$rs_design_edit.cc:700:execute$778  = 1'h1;
  assign \$auto$rs_design_edit.cc:700:execute$779  = 1'h1;
  assign \$auto$rs_design_edit.cc:700:execute$780  = 1'h1;
  assign \$auto$rs_design_edit.cc:700:execute$781  = 1'h1;
  assign \$auto$rs_design_edit.cc:700:execute$782  = 1'h1;
  assign \$auto$rs_design_edit.cc:700:execute$783  = 1'h1;
  assign \$auto$rs_design_edit.cc:700:execute$784  = 1'h1;
  assign \$auto$rs_design_edit.cc:700:execute$785  = 1'h1;
  assign \$auto$rs_design_edit.cc:700:execute$786  = 1'h1;
  assign \$auto$rs_design_edit.cc:700:execute$787  = 1'h1;
  assign \$auto$rs_design_edit.cc:700:execute$788  = 1'h1;
  assign \$auto$rs_design_edit.cc:700:execute$789  = 1'h1;
  assign \$auto$rs_design_edit.cc:700:execute$790  = 1'h1;
  assign \$auto$rs_design_edit.cc:700:execute$791  = 1'h1;
  assign \$auto$rs_design_edit.cc:700:execute$792  = 1'h1;
  assign \$auto$rs_design_edit.cc:700:execute$793  = 1'h1;
  assign \$auto$rs_design_edit.cc:700:execute$794  = 1'h1;
  assign \$auto$rs_design_edit.cc:700:execute$795  = 1'h1;
  assign \$auto$rs_design_edit.cc:332:add_wire_btw_prims$797  = \$auto$rs_design_edit.cc:332:add_wire_btw_prims$796 ;
endmodule
