Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto fa5d089dbbb94bc5b13244e19355e3bb --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Joe/Desktop/002/CPU.srcs/sources_1/new/ALU.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.InsMemory
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ADR
Compiling module xil_defaultlib.BDR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUoutDR
Compiling module xil_defaultlib.DBDR
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.SelectDB
Compiling module xil_defaultlib.DFlipFlop
Compiling module xil_defaultlib.NextState
Compiling module xil_defaultlib.outputfunc
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.MCPU
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_behav
