<profile>

<section name = "Vivado HLS Report for 'U_drain_IO_L2_out_3_s'" level="0">
<item name = "Date">Mon Jun 14 19:33:28 2021
</item>
<item name = "Version">2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)</item>
<item name = "Project">kernel0</item>
<item name = "Solution">solution</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.433 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">37, 109, 0.123 us, 0.363 us, 37, 109, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">36, 108, 4 ~ 12, -, -, 9, no</column>
<column name=" + Loop 1.1">9, 9, 2, 1, 1, 9, yes</column>
<column name=" + Loop 1.2">1, 9, 2, 1, 1, 1 ~ 9, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 78, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 150, -</column>
<column name="Register">-, -, 28, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln702_fu_151_p2">+, 0, 0, 6, 4, 2</column>
<column name="c0_V_fu_145_p2">+, 0, 0, 6, 4, 1</column>
<column name="c3_1_fu_139_p2">+, 0, 0, 6, 4, 1</column>
<column name="c3_fu_163_p2">+, 0, 0, 6, 4, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln702_fu_121_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_ln707_fu_157_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_ln716_fu_133_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_ln879_fu_127_p2">icmp, 0, 0, 9, 4, 2</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state7_pp1_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">33, 6, 1, 6</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="ap_enable_reg_pp1_iter1">15, 3, 1, 3</column>
<column name="c3_0_reg_110">9, 2, 4, 8</column>
<column name="fifo_U_drain_in_V_blk_n">9, 2, 1, 2</column>
<column name="fifo_U_drain_local_in_V_blk_n">9, 2, 1, 2</column>
<column name="fifo_U_drain_out_V_blk_n">9, 2, 1, 2</column>
<column name="fifo_U_drain_out_V_din">15, 3, 32, 96</column>
<column name="i_op_assign_reg_99">9, 2, 4, 8</column>
<column name="indvars_iv_reg_75">9, 2, 4, 8</column>
<column name="p_093_0_reg_87">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="c3_0_reg_110">4, 0, 4, 0</column>
<column name="i_op_assign_reg_99">4, 0, 4, 0</column>
<column name="icmp_ln707_reg_196">1, 0, 1, 0</column>
<column name="icmp_ln716_reg_177">1, 0, 1, 0</column>
<column name="indvars_iv_reg_75">4, 0, 4, 0</column>
<column name="p_093_0_reg_87">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, U_drain_IO_L2_out&lt;3&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, U_drain_IO_L2_out&lt;3&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, U_drain_IO_L2_out&lt;3&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, U_drain_IO_L2_out&lt;3&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, U_drain_IO_L2_out&lt;3&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, U_drain_IO_L2_out&lt;3&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, U_drain_IO_L2_out&lt;3&gt;, return value</column>
<column name="fifo_U_drain_in_V_dout">in, 32, ap_fifo, fifo_U_drain_in_V, pointer</column>
<column name="fifo_U_drain_in_V_empty_n">in, 1, ap_fifo, fifo_U_drain_in_V, pointer</column>
<column name="fifo_U_drain_in_V_read">out, 1, ap_fifo, fifo_U_drain_in_V, pointer</column>
<column name="fifo_U_drain_out_V_din">out, 32, ap_fifo, fifo_U_drain_out_V, pointer</column>
<column name="fifo_U_drain_out_V_full_n">in, 1, ap_fifo, fifo_U_drain_out_V, pointer</column>
<column name="fifo_U_drain_out_V_write">out, 1, ap_fifo, fifo_U_drain_out_V, pointer</column>
<column name="fifo_U_drain_local_in_V_dout">in, 32, ap_fifo, fifo_U_drain_local_in_V, pointer</column>
<column name="fifo_U_drain_local_in_V_empty_n">in, 1, ap_fifo, fifo_U_drain_local_in_V, pointer</column>
<column name="fifo_U_drain_local_in_V_read">out, 1, ap_fifo, fifo_U_drain_local_in_V, pointer</column>
</table>
</item>
</section>
</profile>
