/*
 * Copyright (c) CompanyNameMagicTag 2021-2023. All rights reserved.
 * Description: chip register header file.
 * Create: 2021-12-24
 */

#ifndef __HH503_PHY_REG_H__
#define __HH503_PHY_REG_H__

/*****************************************************************************
  其他头文件包含
*****************************************************************************/
#include "osal_types.h"
#include "phy/abb_cali_wl_ctrl_c_union_define.h"
#include "phy/abb_cali_wl_ctrl_reg_offset.h"
#include "phy/phy_reg_bank0_c_union_define.h"
#include "phy/phy_reg_bank1_c_union_define.h"
#include "phy/phy_reg_bank2_c_union_define.h"
#include "phy/phy_reg_bank3_c_union_define.h"
#include "phy/phy_reg_bank4_c_union_define.h"
#include "phy/phy_reg_bank5_c_union_define.h"
#include "phy/phy_reg_bank6_c_union_define.h"
#include "phy/phy_reg_bank7_c_union_define.h"
#include "phy/phy0_ctl_rb_c_union_define.h"
#include "phy/phy1_ctl_rb_c_union_define.h"
#include "phy/phy_reg_bank0_reg_offset.h"
#include "phy/phy_reg_bank1_reg_offset.h"
#include "phy/phy_reg_bank2_reg_offset.h"
#include "phy/phy_reg_bank3_reg_offset.h"
#include "phy/phy_reg_bank4_reg_offset.h"
#include "phy/phy_reg_bank5_reg_offset.h"
#include "phy/phy_reg_bank6_reg_offset.h"
#include "phy/phy_reg_bank7_reg_offset.h"
#include "phy/phy0_ctl_rb_reg_offset.h"
#include "phy/phy1_ctl_rb_reg_offset.h"

#endif
