
VPR FPGA Placement and Routing.
Version: Version 5.0.2
Compiled: Dec 11 2020.
Original VPR by V. Betz.
Timing-driven placement enhancements by A. Marquardt.
Single-drivers enhancements by Andy Ye with additions by.
Mark Fang, Jason Luu, Ted Campbell
Heterogeneous stucture support by Jason Luu and Ted Campbell.
This code is licensed only for non-commercial use.

Auto-sizing FPGA, try x = 13 y = 13
Auto-sizing FPGA, try x = 7 y = 7
Auto-sizing FPGA, try x = 10 y = 10
Auto-sizing FPGA, try x = 11 y = 11
Auto-sizing FPGA, try x = 10 y = 10
FPGA auto-sized to, x = 11 y = 11

Resource Usage:
Netlist      0	blocks of type <EMPTY>
Architecture 4	blocks of type <EMPTY>
Netlist      41	blocks of type .io
Architecture 44	blocks of type .io
Netlist      119	blocks of type .clb
Architecture 121	blocks of type .clb

Timing analysis: ON

Operation:  ROUTE_ONLY

PlacerOpts.place_freq:  PLACE_NEVER

RouterOpts.route_type:  DETAILED
RouterOpts.router_algorithm:  TIMING_DRIVEN
RouterOpts.base_cost_type:  DELAY_NORMALIZED
RouterOpts.fixed_channel_width:  NO_FIXED_CHANNEL_WIDTH
RouterOpts.acc_fac:  1.000000
RouterOpts.bb_factor:  3
RouterOpts.bend_cost:  0.000000
RouterOpts.first_iter_pres_fac:  0.500000
RouterOpts.initial_pres_fac:  0.500000
RouterOpts.pres_fac_mult:  1.300000
RouterOpts.max_router_iterations:  50
RouterOpts.astar_fac:  1.200000
RouterOpts.criticality_exp:  1.000000
RouterOpts.max_criticality:  0.990000

RoutingArch.directionality:  UNI_DIRECTIONAL
RoutingArch.switch_block_type:  WILTON
RoutingArch.Fs:  3

The circuit will be mapped into a 11 x 11 array of clbs.

Netlist num_nets:  157
Netlist num_blocks:  160
Netlist inputs pins:  38
Netlist output pins:  3

4 7 0
7 9 0
5 8 0
6 8 0
0 3 0
1 10 0
7 11 0
4 10 0
7 6 0
11 1 0
1 0 0
11 2 0
5 1 0
6 2 0
6 6 0
1 2 0
2 4 0
3 4 0
4 1 0
11 7 0
8 2 0
6 10 0
0 9 0
4 8 0
1 4 0
3 6 0
3 10 0
9 1 0
12 3 0
4 6 0
9 0 0
6 12 0
7 7 0
1 5 0
9 3 0
9 2 0
6 5 0
3 12 0
8 11 0
7 1 0
3 8 0
12 10 0
10 1 0
0 6 0
5 11 0
9 12 0
10 8 0
12 1 0
1 6 0
7 10 0
7 3 0
3 1 0
12 2 0
11 5 0
2 12 0
12 7 0
7 5 0
8 1 0
8 7 0
12 6 0
12 9 0
9 9 0
5 12 0
0 5 0
6 11 0
0 4 0
2 6 0
2 9 0
5 2 0
5 5 0
8 10 0
11 10 0
5 7 0
0 7 0
3 7 0
9 6 0
6 7 0
7 0 0
2 3 0
1 8 0
11 11 0
11 12 0
8 3 0
3 2 0
10 0 0
12 11 0
4 11 0
9 4 0
9 8 0
1 9 0
5 10 0
6 1 0
8 6 0
4 4 0
9 7 0
10 4 0
9 5 0
9 10 0
11 0 0
8 12 0
0 10 0
1 11 0
8 9 0
12 5 0
10 10 0
0 8 0
10 11 0
3 0 0
1 7 0
11 6 0
2 7 0
11 3 0
6 0 0
5 0 0
6 9 0
2 5 0
3 11 0
7 4 0
5 3 0
12 8 0
10 9 0
10 7 0
2 11 0
7 12 0
11 4 0
4 12 0
5 9 0
4 2 0
4 0 0
8 5 0
11 8 0
11 9 0
5 6 0
2 2 0
10 2 0
8 4 0
8 0 0
3 9 0
9 11 0
4 3 0
1 3 0
8 8 0
1 12 0
4 9 0
0 2 0
7 2 0
3 3 0
12 4 0
7 8 0
2 10 0
4 5 0
10 6 0
10 3 0
5 4 0
3 5 0
10 5 0
10 12 0
6 4 0
6 3 0
2 8 0
low, high, current -1 -1 8
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 5.92946e-09.
T_crit: 6.03663e-09.
T_crit: 5.93072e-09.
T_crit: 5.93072e-09.
T_crit: 5.93072e-09.
T_crit: 5.93198e-09.
T_crit: 5.9345e-09.
T_crit: 5.93576e-09.
T_crit: 5.83364e-09.
T_crit: 5.83364e-09.
T_crit: 5.83364e-09.
T_crit: 5.8279e-09.
T_crit: 5.8279e-09.
T_crit: 5.8279e-09.
T_crit: 5.83736e-09.
T_crit: 6.01569e-09.
T_crit: 6.12987e-09.
T_crit: 6.53061e-09.
T_crit: 6.68266e-09.
T_crit: 7.01091e-09.
T_crit: 6.52324e-09.
T_crit: 6.57115e-09.
T_crit: 6.54202e-09.
T_crit: 6.77968e-09.
T_crit: 6.76763e-09.
T_crit: 6.93426e-09.
T_crit: 6.76469e-09.
T_crit: 6.68007e-09.
T_crit: 6.76378e-09.
T_crit: 6.73366e-09.
T_crit: 6.48395e-09.
T_crit: 6.76581e-09.
T_crit: 7.16296e-09.
T_crit: 6.84889e-09.
T_crit: 6.93413e-09.
T_crit: 6.61445e-09.
T_crit: 7.63186e-09.
T_crit: 6.73492e-09.
T_crit: 6.97863e-09.
T_crit: 7.22097e-09.
T_crit: 6.91074e-09.
T_crit: 7.51334e-09.
T_crit: 7.61547e-09.
T_crit: 7.42515e-09.
T_crit: 7.63984e-09.
T_crit: 6.94163e-09.
T_crit: 7.28583e-09.
T_crit: 6.96677e-09.
T_crit: 6.75012e-09.
T_crit: 6.96677e-09.
Routing failed.
low, high, current 8 -1 16
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 5.92946e-09.
T_crit: 5.9345e-09.
T_crit: 5.9345e-09.
T_crit: 5.9345e-09.
T_crit: 5.93576e-09.
T_crit: 5.9345e-09.
T_crit: 5.93576e-09.
T_crit: 5.93576e-09.
T_crit: 5.93576e-09.
T_crit: 5.93576e-09.
T_crit: 5.93576e-09.
T_crit: 5.93576e-09.
T_crit: 5.93576e-09.
T_crit: 5.93576e-09.
T_crit: 5.93576e-09.
T_crit: 5.93576e-09.
T_crit: 5.93576e-09.
T_crit: 5.93576e-09.
T_crit: 5.93576e-09.
T_crit: 6.01822e-09.
T_crit: 5.93576e-09.
T_crit: 5.93576e-09.
T_crit: 6.19642e-09.
T_crit: 6.40774e-09.
T_crit: 6.55287e-09.
T_crit: 6.34868e-09.
T_crit: 6.61956e-09.
T_crit: 6.30568e-09.
T_crit: 5.94207e-09.
T_crit: 5.94207e-09.
T_crit: 5.94207e-09.
Successfully routed after 32 routing iterations.
Completed net delay value cross check successfully.
low, high, current 8 16 12
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 5.62939e-09.
T_crit: 5.63632e-09.
T_crit: 5.63632e-09.
T_crit: 5.63632e-09.
T_crit: 5.73971e-09.
T_crit: 5.73971e-09.
T_crit: 5.63758e-09.
T_crit: 5.63128e-09.
T_crit: 5.63128e-09.
T_crit: 5.63128e-09.
T_crit: 5.63128e-09.
T_crit: 5.63128e-09.
T_crit: 5.63128e-09.
T_crit: 5.53293e-09.
T_crit: 5.53293e-09.
T_crit: 5.53293e-09.
T_crit: 5.43327e-09.
T_crit: 5.53293e-09.
T_crit: 5.82664e-09.
T_crit: 6.6239e-09.
T_crit: 6.82564e-09.
T_crit: 5.82664e-09.
T_crit: 5.73145e-09.
T_crit: 5.93872e-09.
T_crit: 6.89084e-09.
T_crit: 6.23936e-09.
T_crit: 7.2296e-09.
T_crit: 7.02535e-09.
T_crit: 6.53761e-09.
T_crit: 7.30468e-09.
T_crit: 6.73927e-09.
T_crit: 7.16612e-09.
T_crit: 6.89869e-09.
T_crit: 6.96566e-09.
T_crit: 6.948e-09.
T_crit: 6.65556e-09.
T_crit: 7.24121e-09.
T_crit: 7.23023e-09.
T_crit: 7.12684e-09.
T_crit: 7.03569e-09.
T_crit: 7.34762e-09.
T_crit: 7.85755e-09.
T_crit: 7.65897e-09.
T_crit: 7.65897e-09.
T_crit: 7.94807e-09.
T_crit: 7.55187e-09.
T_crit: 7.8815e-09.
T_crit: 7.46033e-09.
T_crit: 7.46033e-09.
T_crit: 8.18782e-09.
Routing failed.
low, high, current 12 16 14
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 5.84183e-09.
T_crit: 5.84057e-09.
T_crit: 5.94396e-09.
T_crit: 5.94396e-09.
T_crit: 5.94774e-09.
T_crit: 5.94774e-09.
T_crit: 5.94774e-09.
T_crit: 5.94774e-09.
T_crit: 5.94774e-09.
T_crit: 5.94774e-09.
T_crit: 5.94774e-09.
T_crit: 5.94774e-09.
T_crit: 5.94774e-09.
T_crit: 5.94774e-09.
T_crit: 5.94774e-09.
T_crit: 5.94774e-09.
T_crit: 5.94774e-09.
T_crit: 5.94774e-09.
T_crit: 5.8494e-09.
T_crit: 5.8494e-09.
T_crit: 5.8494e-09.
T_crit: 6.20853e-09.
T_crit: 6.57752e-09.
T_crit: 6.16082e-09.
T_crit: 6.6188e-09.
T_crit: 6.57109e-09.
T_crit: 6.54467e-09.
T_crit: 6.82172e-09.
T_crit: 6.44872e-09.
T_crit: 7.15604e-09.
T_crit: 6.74684e-09.
T_crit: 6.74684e-09.
T_crit: 8.18745e-09.
T_crit: 7.00845e-09.
T_crit: 7.19253e-09.
T_crit: 7.00845e-09.
T_crit: 6.93483e-09.
T_crit: 7.44098e-09.
T_crit: 7.2639e-09.
T_crit: 7.2639e-09.
T_crit: 7.2639e-09.
T_crit: 7.33255e-09.
T_crit: 7.76823e-09.
T_crit: 8.29455e-09.
T_crit: 8.77466e-09.
T_crit: 8.86733e-09.
T_crit: 7.12703e-09.
T_crit: 7.21573e-09.
T_crit: 7.23042e-09.
T_crit: 7.05902e-09.
Routing failed.

Checking to ensure routing is legal ...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -73885271
Best routing used a channel width factor of 16.


Average number of bends per net: 5.29299  Maximum # of bends: 31


The number of routed nets (nonglobal): 157
Wirelength results (all in units of 1 clb segments):
	Total wirelength: 2891   Average net length: 18.4140
	Maximum net length: 97

Wirelength results in terms of physical segments:
	Total wiring segments used: 1508   Av. wire segments per net: 9.60510
	Maximum segments used by a net: 51


X - Directed channels:

j	max occ	av_occ		capacity
0	16	11.7273  	16
1	13	10.4545  	16
2	14	11.0909  	16
3	12	9.45455  	16
4	14	11.5455  	16
5	15	10.4545  	16
6	14	11.0000  	16
7	13	9.45455  	16
8	12	9.09091  	16
9	14	10.4545  	16
10	11	10.0000  	16
11	13	9.81818  	16

Y - Directed channels:

i	max occ	av_occ		capacity
0	15	10.7273  	16
1	14	12.1818  	16
2	16	13.0000  	16
3	15	12.9091  	16
4	14	11.9091  	16
5	14	11.2727  	16
6	14	11.9091  	16
7	14	11.4545  	16
8	14	11.5455  	16
9	14	11.2727  	16
10	13	10.2727  	16
11	12	9.81818  	16

Total Tracks in X-direction: 192  in Y-direction: 192

Logic Area (in minimum width transistor areas):
Total Logic Area: 3.63e+06  Per 1x1 logic tile: 30000

Routing area (in minimum width transistor areas):
Total Routing Area: 248433.  Per logic tile: 2053.16

Segment usage by type (index):
Segment type       Fractional utilization
------------       ----------------------
       0                  0.655

Segment usage by length:
Segment length       Fractional utilization
--------------       ----------------------
        2                   0.655

Critical Path: 6.61136e-09 (s)

Time elapsed (PLACE&ROUTE): 3724.326000 ms


Time elapsed (Fernando): 3724.339000 ms

