{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1529983389198 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529983389204 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 26 11:23:09 2018 " "Processing started: Tue Jun 26 11:23:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529983389204 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529983389204 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Digtal_Calender -c Digtal_Calender " "Command: quartus_map --read_settings_files=on --write_settings_files=off Digtal_Calender -c Digtal_Calender" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529983389204 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1529983389926 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1529983389926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digtal_calender.v 1 1 " "Found 1 design units, including 1 entities, in source file digtal_calender.v" { { "Info" "ISGN_ENTITY_NAME" "1 Digtal_Calender " "Found entity 1: Digtal_Calender" {  } { { "Digtal_Calender.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/Digtal_Calender.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529983398906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529983398906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 Debounce " "Found entity 1: Debounce" {  } { { "Debounce.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/Debounce.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529983398908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529983398908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Encoder " "Found entity 1: Encoder" {  } { { "Encoder.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/Encoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529983398909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529983398909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mode_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file mode_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 mode_ctrl " "Found entity 1: mode_ctrl" {  } { { "mode_ctrl.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/mode_ctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529983398911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529983398911 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ACK ack DS1340Z_driver.v(54) " "Verilog HDL Declaration information at DS1340Z_driver.v(54): object \"ACK\" differs only in case from object \"ack\" in the same scope" {  } { { "DS1340Z_driver.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/DS1340Z_driver.v" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1529983398913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ds1340z_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file ds1340z_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 DS1340Z_driver " "Found entity 1: DS1340Z_driver" {  } { { "DS1340Z_driver.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/DS1340Z_driver.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529983398913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529983398913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_scan.v 1 1 " "Found 1 design units, including 1 entities, in source file segment_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 Segment_scan " "Found entity 1: Segment_scan" {  } { { "Segment_scan.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/Segment_scan.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529983398915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529983398915 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Digtal_Calender " "Elaborating entity \"Digtal_Calender\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1529983398955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Encoder Encoder:u1 " "Elaborating entity \"Encoder\" for hierarchy \"Encoder:u1\"" {  } { { "Digtal_Calender.v" "u1" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/Digtal_Calender.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529983398973 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A_state Encoder.v(59) " "Verilog HDL Always Construct warning at Encoder.v(59): variable \"A_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Encoder.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/Encoder.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529983398974 "|Digtal_Calender|Encoder:u1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A_state Encoder.v(55) " "Verilog HDL Always Construct warning at Encoder.v(55): inferring latch(es) for variable \"A_state\", which holds its previous value in one or more paths through the always construct" {  } { { "Encoder.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/Encoder.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1529983398974 "|Digtal_Calender|Encoder:u1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B_state Encoder.v(77) " "Verilog HDL Always Construct warning at Encoder.v(77): variable \"B_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Encoder.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/Encoder.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529983398974 "|Digtal_Calender|Encoder:u1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B_state Encoder.v(73) " "Verilog HDL Always Construct warning at Encoder.v(73): inferring latch(es) for variable \"B_state\", which holds its previous value in one or more paths through the always construct" {  } { { "Encoder.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/Encoder.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1529983398974 "|Digtal_Calender|Encoder:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_state Encoder.v(73) " "Inferred latch for \"B_state\" at Encoder.v(73)" {  } { { "Encoder.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/Encoder.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529983398974 "|Digtal_Calender|Encoder:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_state Encoder.v(55) " "Inferred latch for \"A_state\" at Encoder.v(55)" {  } { { "Encoder.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/Encoder.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529983398974 "|Digtal_Calender|Encoder:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debounce Debounce:u2 " "Elaborating entity \"Debounce\" for hierarchy \"Debounce:u2\"" {  } { { "Digtal_Calender.v" "u2" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/Digtal_Calender.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529983398974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mode_ctrl mode_ctrl:u3 " "Elaborating entity \"mode_ctrl\" for hierarchy \"mode_ctrl:u3\"" {  } { { "Digtal_Calender.v" "u3" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/Digtal_Calender.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529983398975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DS1340Z_driver DS1340Z_driver:u4 " "Elaborating entity \"DS1340Z_driver\" for hierarchy \"DS1340Z_driver:u4\"" {  } { { "Digtal_Calender.v" "u4" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/Digtal_Calender.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529983398978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Segment_scan Segment_scan:u5 " "Elaborating entity \"Segment_scan\" for hierarchy \"Segment_scan:u5\"" {  } { { "Digtal_Calender.v" "u5" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/Digtal_Calender.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529983398980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:u1\|B_state " "Latch Encoder:u1\|B_state has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Encoder:u1\|key_b_r1 " "Ports D and ENA on the latch are fed by the same signal Encoder:u1\|key_b_r1" {  } { { "Encoder.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/Encoder.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529983399797 ""}  } { { "Encoder.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/Encoder.v" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529983399797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:u1\|A_state " "Latch Encoder:u1\|A_state has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Encoder:u1\|key_a_r1 " "Ports D and ENA on the latch are fed by the same signal Encoder:u1\|key_a_r1" {  } { { "Encoder.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/Encoder.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529983399797 ""}  } { { "Encoder.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/Encoder.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529983399797 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "DS1340Z_driver.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/DS1340Z_driver.v" 106 -1 0 } } { "mode_ctrl.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/mode_ctrl.v" 70 -1 0 } } { "mode_ctrl.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/mode_ctrl.v" 135 -1 0 } } { "Debounce.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/Debounce.v" 54 -1 0 } } { "Debounce.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/Debounce.v" 60 -1 0 } } { "DS1340Z_driver.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/DS1340Z_driver.v" 82 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1529983399799 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1529983399799 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1529983400203 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "DS1340Z_driver:u4\|sda_out_r~en High " "Register DS1340Z_driver:u4\|sda_out_r~en will power up to High" {  } { { "DS1340Z_driver.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/DS1340Z_driver.v" 82 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1529983400310 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1529983400310 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1529983401799 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/output_files/Digtal_Calender.map.smsg " "Generated suppressed messages file F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/output_files/Digtal_Calender.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529983401849 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1529983401973 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529983401973 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "950 " "Implemented 950 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1529983402069 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1529983402069 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1529983402069 ""} { "Info" "ICUT_CUT_TM_LCELLS" "940 " "Implemented 940 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1529983402069 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1529983402069 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529983402108 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 26 11:23:22 2018 " "Processing ended: Tue Jun 26 11:23:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529983402108 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529983402108 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529983402108 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1529983402108 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1529983403587 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529983403594 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 26 11:23:22 2018 " "Processing started: Tue Jun 26 11:23:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529983403594 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1529983403594 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Digtal_Calender -c Digtal_Calender " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Digtal_Calender -c Digtal_Calender" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1529983403595 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1529983403826 ""}
{ "Info" "0" "" "Project  = Digtal_Calender" {  } {  } 0 0 "Project  = Digtal_Calender" 0 0 "Fitter" 0 0 1529983403826 ""}
{ "Info" "0" "" "Revision = Digtal_Calender" {  } {  } 0 0 "Revision = Digtal_Calender" 0 0 "Fitter" 0 0 1529983403826 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1529983403925 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1529983403925 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Digtal_Calender 10M08SAM153C8G " "Selected device 10M08SAM153C8G for design \"Digtal_Calender\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1529983403937 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1529983403978 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1529983403978 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1529983404078 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1529983404093 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the PowerPlay Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the PowerPlay Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1529983404359 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAM153C8GES " "Device 10M08SAM153C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1529983404384 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAM153C8G " "Device 10M04SAM153C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1529983404384 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1529983404384 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ G1 " "Pin ~ALTERA_TMS~ is reserved at location G1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/" { { 0 { 0 ""} 0 1696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1529983404389 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ J1 " "Pin ~ALTERA_TCK~ is reserved at location J1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/" { { 0 { 0 ""} 0 1698 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1529983404389 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ H5 " "Pin ~ALTERA_TDI~ is reserved at location H5" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/" { { 0 { 0 ""} 0 1700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1529983404389 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ H4 " "Pin ~ALTERA_TDO~ is reserved at location H4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/" { { 0 { 0 ""} 0 1702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1529983404389 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ D8 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location D8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/" { { 0 { 0 ""} 0 1704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1529983404389 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ E8 " "Pin ~ALTERA_nCONFIG~ is reserved at location E8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/" { { 0 { 0 ""} 0 1706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1529983404389 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ D6 " "Pin ~ALTERA_nSTATUS~ is reserved at location D6" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/" { { 0 { 0 ""} 0 1708 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1529983404389 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ E6 " "Pin ~ALTERA_CONF_DONE~ is reserved at location E6" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/" { { 0 { 0 ""} 0 1710 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1529983404389 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1529983404389 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1529983404390 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1529983404390 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1529983404390 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1529983404390 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1529983404391 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1529983404930 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Digtal_Calender.sdc " "Synopsys Design Constraints File file not found: 'Digtal_Calender.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1529983404931 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1529983404931 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|WideNor0~0  from: datac  to: combout " "Cell: u1\|WideNor0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1529983404936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|WideNor1~0  from: datac  to: combout " "Cell: u1\|WideNor1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1529983404936 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1529983404936 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1529983404940 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1529983404940 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1529983404941 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J5 (CLK0p, DIFFIO_RX_L18p, DIFFOUT_L18p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN J5 (CLK0p, DIFFIO_RX_L18p, DIFFOUT_L18p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1529983404999 ""}  } { { "Digtal_Calender.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/Digtal_Calender.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/" { { 0 { 0 ""} 0 1687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529983404999 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DS1340Z_driver:u4\|clk_400khz  " "Automatically promoted node DS1340Z_driver:u4\|clk_400khz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1529983404999 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DS1340Z_driver:u4\|clk_400khz~0 " "Destination node DS1340Z_driver:u4\|clk_400khz~0" {  } { { "DS1340Z_driver.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/DS1340Z_driver.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/" { { 0 { 0 ""} 0 734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529983404999 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1529983404999 ""}  } { { "DS1340Z_driver.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/DS1340Z_driver.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529983404999 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Segment_scan:u5\|clk_40khz  " "Automatically promoted node Segment_scan:u5\|clk_40khz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1529983404999 ""}  } { { "Segment_scan.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/Segment_scan.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529983404999 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Encoder:u1\|clk_500us  " "Automatically promoted node Encoder:u1\|clk_500us " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1529983404999 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Encoder:u1\|key_b_r2 " "Destination node Encoder:u1\|key_b_r2" {  } { { "Encoder.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/Encoder.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/" { { 0 { 0 ""} 0 560 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529983404999 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Encoder:u1\|key_a_r2 " "Destination node Encoder:u1\|key_a_r2" {  } { { "Encoder.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/Encoder.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/" { { 0 { 0 ""} 0 556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529983404999 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Encoder:u1\|clk_500us~0 " "Destination node Encoder:u1\|clk_500us~0" {  } { { "Encoder.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/Encoder.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/" { { 0 { 0 ""} 0 1633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1529983404999 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1529983404999 ""}  } { { "Encoder.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/Encoder.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/" { { 0 { 0 ""} 0 562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529983404999 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1529983405426 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1529983405426 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1529983405427 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1529983405428 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1529983405429 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1529983405430 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1529983405430 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1529983405431 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1529983405479 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1529983405480 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1529983405480 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529983405505 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1529983405510 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1529983406039 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529983406271 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1529983406285 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1529983407763 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529983407763 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1529983408265 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X10_Y0 X20_Y12 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12" {  } { { "loc" "" { Generic "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12"} { { 12 { 0 ""} 10 0 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1529983409105 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1529983409105 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1529983410985 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1529983410985 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529983410988 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.76 " "Total time spent on timing analysis during the Fitter is 0.76 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1529983411183 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1529983411194 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1529983411687 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1529983411687 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1529983412416 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529983413120 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "6 MAX 10 " "6 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i2c_sda 3.3-V LVCMOS P3 " "Pin i2c_sda uses I/O standard 3.3-V LVCMOS at P3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { i2c_sda } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i2c_sda" } } } } { "Digtal_Calender.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/Digtal_Calender.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1529983413260 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst_n 3.3-V LVCMOS J9 " "Pin rst_n uses I/O standard 3.3-V LVCMOS at J9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { rst_n } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "Digtal_Calender.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/Digtal_Calender.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1529983413260 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVCMOS J5 " "Pin clk uses I/O standard 3.3-V LVCMOS at J5" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "Digtal_Calender.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/Digtal_Calender.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/" { { 0 { 0 ""} 0 8 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1529983413260 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key_o 3.3-V LVCMOS L6 " "Pin key_o uses I/O standard 3.3-V LVCMOS at L6" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { key_o } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_o" } } } } { "Digtal_Calender.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/Digtal_Calender.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1529983413260 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key_b 3.3-V LVCMOS R3 " "Pin key_b uses I/O standard 3.3-V LVCMOS at R3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { key_b } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_b" } } } } { "Digtal_Calender.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/Digtal_Calender.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1529983413260 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key_a 3.3-V LVCMOS M5 " "Pin key_a uses I/O standard 3.3-V LVCMOS at M5" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { key_a } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_a" } } } } { "Digtal_Calender.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/Digtal_Calender.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1529983413260 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1529983413260 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/output_files/Digtal_Calender.fit.smsg " "Generated suppressed messages file F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/output_files/Digtal_Calender.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1529983413337 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5616 " "Peak virtual memory: 5616 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529983413916 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 26 11:23:33 2018 " "Processing ended: Tue Jun 26 11:23:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529983413916 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529983413916 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529983413916 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1529983413916 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1529983415038 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529983415045 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 26 11:23:34 2018 " "Processing started: Tue Jun 26 11:23:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529983415045 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1529983415045 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Digtal_Calender -c Digtal_Calender " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Digtal_Calender -c Digtal_Calender" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1529983415045 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1529983415518 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1529983415894 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1529983415930 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4698 " "Peak virtual memory: 4698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529983416235 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 26 11:23:36 2018 " "Processing ended: Tue Jun 26 11:23:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529983416235 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529983416235 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529983416235 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1529983416235 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1529983417278 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "PowerPlay Power Analyzer Quartus Prime " "Running Quartus Prime PowerPlay Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529983417284 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 26 11:23:37 2018 " "Processing started: Tue Jun 26 11:23:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529983417284 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1529983417284 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off Digtal_Calender -c Digtal_Calender " "Command: quartus_pow --read_settings_files=off --write_settings_files=off Digtal_Calender -c Digtal_Calender" {  } {  } 0 0 "Command: %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1529983417284 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "PowerPlay Power Analyzer" 0 -1 1529983417749 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1529983417751 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1529983417751 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "PowerPlay Power Analyzer" 0 -1 1529983418071 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Digtal_Calender.sdc " "Synopsys Design Constraints File file not found: 'Digtal_Calender.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "PowerPlay Power Analyzer" 0 -1 1529983418078 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DS1340Z_driver:u4\|clk_400khz " "Node: DS1340Z_driver:u4\|clk_400khz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DS1340Z_driver:u4\|cnt_read\[4\] DS1340Z_driver:u4\|clk_400khz " "Register DS1340Z_driver:u4\|cnt_read\[4\] is being clocked by DS1340Z_driver:u4\|clk_400khz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529983418081 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1529983418081 "|Digtal_Calender|DS1340Z_driver:u4|clk_400khz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DS1340Z_driver:u4\|clk_400khz clk " "Register DS1340Z_driver:u4\|clk_400khz is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529983418081 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1529983418081 "|Digtal_Calender|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Segment_scan:u5\|clk_40khz " "Node: Segment_scan:u5\|clk_40khz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Segment_scan:u5\|data\[15\] Segment_scan:u5\|clk_40khz " "Register Segment_scan:u5\|data\[15\] is being clocked by Segment_scan:u5\|clk_40khz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529983418081 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1529983418081 "|Digtal_Calender|Segment_scan:u5|clk_40khz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Encoder:u1\|clk_500us " "Node: Encoder:u1\|clk_500us was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Encoder:u1\|key_a_r2 Encoder:u1\|clk_500us " "Register Encoder:u1\|key_a_r2 is being clocked by Encoder:u1\|clk_500us" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529983418081 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1529983418081 "|Digtal_Calender|Encoder:u1|clk_500us"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Encoder:u1\|key_a_r1 " "Node: Encoder:u1\|key_a_r1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Encoder:u1\|A_state Encoder:u1\|key_a_r1 " "Latch Encoder:u1\|A_state is being clocked by Encoder:u1\|key_a_r1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529983418081 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1529983418081 "|Digtal_Calender|Encoder:u1|key_a_r1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Encoder:u1\|key_b_r1 " "Node: Encoder:u1\|key_b_r1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Encoder:u1\|B_state Encoder:u1\|key_b_r1 " "Latch Encoder:u1\|B_state is being clocked by Encoder:u1\|key_b_r1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1529983418081 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1529983418081 "|Digtal_Calender|Encoder:u1|key_b_r1"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "PowerPlay Power Analyzer" 0 -1 1529983418082 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "PowerPlay Power Analyzer" 0 -1 1529983418094 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "PowerPlay Power Analyzer" 0 -1 1529983418096 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "PowerPlay Power Analyzer" 0 -1 1529983418105 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "PowerPlay Power Analyzer" 0 -1 1529983418291 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "PowerPlay Power Analyzer" 0 -1 1529983418340 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "PowerPlay Power Analyzer" 0 -1 1529983419119 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1529983419463 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "148.66 mW " "Total thermal power estimate for the design is 148.66 mW" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/17.0/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1529983419720 ""}
{ "Info" "IQEXE_ERROR_COUNT" "PowerPlay Power Analyzer 0 s 11 s Quartus Prime " "Quartus Prime PowerPlay Power Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529983419950 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 26 11:23:39 2018 " "Processing ended: Tue Jun 26 11:23:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529983419950 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529983419950 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529983419950 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1529983419950 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "PowerPlay Power Analyzer" 0 -1 1529983421418 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529983421425 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 26 11:23:40 2018 " "Processing started: Tue Jun 26 11:23:40 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529983421425 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529983421425 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Digtal_Calender -c Digtal_Calender " "Command: quartus_sta Digtal_Calender -c Digtal_Calender" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529983421425 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1529983421664 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529983421993 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529983421993 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529983422039 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529983422040 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529983422184 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Digtal_Calender.sdc " "Synopsys Design Constraints File file not found: 'Digtal_Calender.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529983422222 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529983422222 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DS1340Z_driver:u4\|clk_400khz DS1340Z_driver:u4\|clk_400khz " "create_clock -period 1.000 -name DS1340Z_driver:u4\|clk_400khz DS1340Z_driver:u4\|clk_400khz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1529983422225 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1529983422225 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Segment_scan:u5\|clk_40khz Segment_scan:u5\|clk_40khz " "create_clock -period 1.000 -name Segment_scan:u5\|clk_40khz Segment_scan:u5\|clk_40khz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1529983422225 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Encoder:u1\|clk_500us Encoder:u1\|clk_500us " "create_clock -period 1.000 -name Encoder:u1\|clk_500us Encoder:u1\|clk_500us" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1529983422225 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Encoder:u1\|key_a_r1 Encoder:u1\|key_a_r1 " "create_clock -period 1.000 -name Encoder:u1\|key_a_r1 Encoder:u1\|key_a_r1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1529983422225 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Encoder:u1\|key_b_r1 Encoder:u1\|key_b_r1 " "create_clock -period 1.000 -name Encoder:u1\|key_b_r1 Encoder:u1\|key_b_r1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1529983422225 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529983422225 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|WideNor0~0  from: datab  to: combout " "Cell: u1\|WideNor0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1529983422229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|WideNor1~0  from: datac  to: combout " "Cell: u1\|WideNor1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1529983422229 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529983422229 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529983422231 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529983422232 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1529983422233 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1529983422243 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1529983422255 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529983422260 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.815 " "Worst-case setup slack is -6.815" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983422265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983422265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.815             -84.369 Segment_scan:u5\|clk_40khz  " "   -6.815             -84.369 Segment_scan:u5\|clk_40khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983422265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.123            -380.503 clk  " "   -5.123            -380.503 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983422265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.028            -314.099 DS1340Z_driver:u4\|clk_400khz  " "   -4.028            -314.099 DS1340Z_driver:u4\|clk_400khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983422265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.065              -1.065 Encoder:u1\|key_b_r1  " "   -1.065              -1.065 Encoder:u1\|key_b_r1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983422265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.949              -0.949 Encoder:u1\|key_a_r1  " "   -0.949              -0.949 Encoder:u1\|key_a_r1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983422265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.672              -1.327 Encoder:u1\|clk_500us  " "   -0.672              -1.327 Encoder:u1\|clk_500us " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983422265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529983422265 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.281 " "Worst-case hold slack is 0.281" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983422275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983422275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.281               0.000 Encoder:u1\|key_a_r1  " "    0.281               0.000 Encoder:u1\|key_a_r1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983422275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 DS1340Z_driver:u4\|clk_400khz  " "    0.343               0.000 DS1340Z_driver:u4\|clk_400khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983422275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 Segment_scan:u5\|clk_40khz  " "    0.360               0.000 Segment_scan:u5\|clk_40khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983422275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 clk  " "    0.362               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983422275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 Encoder:u1\|key_b_r1  " "    0.450               0.000 Encoder:u1\|key_b_r1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983422275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.486               0.000 Encoder:u1\|clk_500us  " "    0.486               0.000 Encoder:u1\|clk_500us " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983422275 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529983422275 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529983422278 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529983422280 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983422283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983422283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -194.823 clk  " "   -3.000            -194.823 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983422283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -156.135 DS1340Z_driver:u4\|clk_400khz  " "   -1.487            -156.135 DS1340Z_driver:u4\|clk_400khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983422283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -46.097 Segment_scan:u5\|clk_40khz  " "   -1.487             -46.097 Segment_scan:u5\|clk_40khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983422283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -8.922 Encoder:u1\|clk_500us  " "   -1.487              -8.922 Encoder:u1\|clk_500us " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983422283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.428               0.000 Encoder:u1\|key_a_r1  " "    0.428               0.000 Encoder:u1\|key_a_r1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983422283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 Encoder:u1\|key_b_r1  " "    0.466               0.000 Encoder:u1\|key_b_r1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983422283 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529983422283 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1529983422294 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529983422294 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1529983422301 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529983422324 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529983423126 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|WideNor0~0  from: datab  to: combout " "Cell: u1\|WideNor0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1529983423248 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|WideNor1~0  from: datac  to: combout " "Cell: u1\|WideNor1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1529983423248 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529983423248 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529983423249 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529983423264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.496 " "Worst-case setup slack is -6.496" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983423266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983423266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.496             -78.375 Segment_scan:u5\|clk_40khz  " "   -6.496             -78.375 Segment_scan:u5\|clk_40khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983423266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.722            -353.957 clk  " "   -4.722            -353.957 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983423266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.758            -289.302 DS1340Z_driver:u4\|clk_400khz  " "   -3.758            -289.302 DS1340Z_driver:u4\|clk_400khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983423266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.908              -0.908 Encoder:u1\|key_b_r1  " "   -0.908              -0.908 Encoder:u1\|key_b_r1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983423266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.807              -0.807 Encoder:u1\|key_a_r1  " "   -0.807              -0.807 Encoder:u1\|key_a_r1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983423266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.546              -1.073 Encoder:u1\|clk_500us  " "   -0.546              -1.073 Encoder:u1\|clk_500us " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983423266 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529983423266 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.275 " "Worst-case hold slack is 0.275" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983423273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983423273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.275               0.000 Encoder:u1\|key_a_r1  " "    0.275               0.000 Encoder:u1\|key_a_r1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983423273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 DS1340Z_driver:u4\|clk_400khz  " "    0.306               0.000 DS1340Z_driver:u4\|clk_400khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983423273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 Segment_scan:u5\|clk_40khz  " "    0.323               0.000 Segment_scan:u5\|clk_40khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983423273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 clk  " "    0.324               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983423273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 Encoder:u1\|key_b_r1  " "    0.445               0.000 Encoder:u1\|key_b_r1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983423273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 Encoder:u1\|clk_500us  " "    0.459               0.000 Encoder:u1\|clk_500us " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983423273 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529983423273 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529983423275 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529983423278 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983423283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983423283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -194.823 clk  " "   -3.000            -194.823 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983423283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -156.135 DS1340Z_driver:u4\|clk_400khz  " "   -1.487            -156.135 DS1340Z_driver:u4\|clk_400khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983423283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -46.097 Segment_scan:u5\|clk_40khz  " "   -1.487             -46.097 Segment_scan:u5\|clk_40khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983423283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -8.922 Encoder:u1\|clk_500us  " "   -1.487              -8.922 Encoder:u1\|clk_500us " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983423283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 Encoder:u1\|key_b_r1  " "    0.397               0.000 Encoder:u1\|key_b_r1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983423283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.437               0.000 Encoder:u1\|key_a_r1  " "    0.437               0.000 Encoder:u1\|key_a_r1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983423283 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529983423283 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1529983423294 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529983423294 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1529983423298 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|WideNor0~0  from: datab  to: combout " "Cell: u1\|WideNor0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1529983423481 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|WideNor1~0  from: datac  to: combout " "Cell: u1\|WideNor1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1529983423481 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529983423481 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529983423482 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529983423487 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.923 " "Worst-case setup slack is -1.923" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983423498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983423498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.923             -15.450 Segment_scan:u5\|clk_40khz  " "   -1.923             -15.450 Segment_scan:u5\|clk_40khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983423498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.393             -76.677 clk  " "   -1.393             -76.677 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983423498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.998             -62.828 DS1340Z_driver:u4\|clk_400khz  " "   -0.998             -62.828 DS1340Z_driver:u4\|clk_400khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983423498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.149              -0.149 Encoder:u1\|key_b_r1  " "   -0.149              -0.149 Encoder:u1\|key_b_r1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983423498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.063              -0.063 Encoder:u1\|key_a_r1  " "   -0.063              -0.063 Encoder:u1\|key_a_r1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983423498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.032              -0.050 Encoder:u1\|clk_500us  " "   -0.032              -0.050 Encoder:u1\|clk_500us " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983423498 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529983423498 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.081 " "Worst-case hold slack is 0.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983423504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983423504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.081               0.000 Encoder:u1\|key_a_r1  " "    0.081               0.000 Encoder:u1\|key_a_r1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983423504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 DS1340Z_driver:u4\|clk_400khz  " "    0.145               0.000 DS1340Z_driver:u4\|clk_400khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983423504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 clk  " "    0.148               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983423504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 Segment_scan:u5\|clk_40khz  " "    0.151               0.000 Segment_scan:u5\|clk_40khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983423504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155               0.000 Encoder:u1\|key_b_r1  " "    0.155               0.000 Encoder:u1\|key_b_r1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983423504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 Encoder:u1\|clk_500us  " "    0.164               0.000 Encoder:u1\|clk_500us " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983423504 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529983423504 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529983423510 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529983423513 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983423515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983423515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -153.725 clk  " "   -3.000            -153.725 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983423515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -105.000 DS1340Z_driver:u4\|clk_400khz  " "   -1.000            -105.000 DS1340Z_driver:u4\|clk_400khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983423515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -31.000 Segment_scan:u5\|clk_40khz  " "   -1.000             -31.000 Segment_scan:u5\|clk_40khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983423515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 Encoder:u1\|clk_500us  " "   -1.000              -6.000 Encoder:u1\|clk_500us " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983423515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 Encoder:u1\|key_a_r1  " "    0.415               0.000 Encoder:u1\|key_a_r1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983423515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 Encoder:u1\|key_b_r1  " "    0.430               0.000 Encoder:u1\|key_b_r1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529983423515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529983423515 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1529983423528 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529983423528 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529983424214 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529983424215 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4815 " "Peak virtual memory: 4815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529983424296 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 26 11:23:44 2018 " "Processing ended: Tue Jun 26 11:23:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529983424296 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529983424296 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529983424296 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529983424296 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529983425388 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529983425393 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 26 11:23:45 2018 " "Processing started: Tue Jun 26 11:23:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529983425393 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1529983425393 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Digtal_Calender -c Digtal_Calender " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Digtal_Calender -c Digtal_Calender" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1529983425393 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1529983426161 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1529983426203 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Digtal_Calender.vo F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/simulation/modelsim/ simulation " "Generated file Digtal_Calender.vo in folder \"F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529983426460 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4673 " "Peak virtual memory: 4673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529983426523 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 26 11:23:46 2018 " "Processing ended: Tue Jun 26 11:23:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529983426523 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529983426523 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529983426523 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1529983426523 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 38 s " "Quartus Prime Full Compilation was successful. 0 errors, 38 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1529983427164 ""}
