// Seed: 1405515610
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  always #1 begin
    id_1 = id_3 == id_8;
  end
  assign id_9 = 1;
  id_11 :
  assert property (@(posedge 1) 1)
  else $display(1);
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    input supply0 id_2,
    input wand id_3,
    input uwire id_4,
    output supply1 id_5,
    input supply1 id_6,
    output tri id_7,
    input tri id_8,
    input wire id_9
    , id_13,
    output logic id_10,
    output tri id_11
);
  reg id_14, id_15, id_16;
  module_0(
      id_13, id_13, id_13, id_13, id_13, id_13, id_13, id_13, id_13, id_13
  );
  integer id_17;
  supply0 id_18;
  always @(id_9 or 1 or posedge 1'h0 ^ id_15 == 1) begin
    @(posedge id_18) id_13 = 1;
    if (1)
      if (1 < 1) begin
        release id_1;
        id_13 = 1'd0;
        if (id_14) $display();
        else id_10 <= id_15;
      end
  end
endmodule
