Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Jun 15 18:54:12 2023
| Host         : DESKTOP-664GQKN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   133 |
| Unused register locations in slices containing registers |   292 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            9 |
|      4 |            4 |
|      6 |            2 |
|      8 |           16 |
|     10 |            8 |
|     12 |            6 |
|     14 |            1 |
|    16+ |           87 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             870 |          143 |
| No           | No                    | Yes                    |              58 |            7 |
| No           | Yes                   | No                     |             920 |          165 |
| Yes          | No                    | No                     |            1582 |          181 |
| Yes          | No                    | Yes                    |              30 |            8 |
| Yes          | Yes                   | No                     |            1848 |          283 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                         Clock Signal                        |                                                                                                Enable Signal                                                                                               |                                                                Set/Reset Signal                                                                | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                        |                                                                                                                                                |                1 |              2 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_n_0  |                1 |              2 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0 |                1 |              2 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                 |                1 |              2 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                            | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                           |                1 |              2 |
| ~design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                          | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                             |                1 |              2 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                           | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset19_out                                                                       |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                            | design_1_i/microblaze_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/zynq_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                           |                                                                                                                                                |                1 |              4 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                       |                                                                                                                                                |                1 |              4 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                            |                                                                                                                                                |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/microblaze_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                      | design_1_i/microblaze_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                  |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                            | design_1_i/zynq_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                  |                2 |              8 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                    | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                            | design_1_i/zynq_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                  |                2 |              8 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                            | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/zynq_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                              | design_1_i/zynq_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]      |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                           | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                       | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                1 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/MDM_Core_I1/p_3_out                                                                                                                                                                    | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/zynq_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                            | design_1_i/zynq_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                            | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       |                                                                                                                                                |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                     | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                            |                1 |              8 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        |                                                                                                                                                |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/bus2ip_addr_i[5]_i_1__0_n_0                                                                                               | design_1_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/rst                                                           |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                            | design_1_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[4]_i_1__0_n_0                   |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                  | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                            | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                   |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                            | design_1_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[4]_i_1_n_0                      |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/bus2ip_addr_i[5]_i_1_n_0                                                                                                  | design_1_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/rst                                                           |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                            | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                           |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                            | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                           |                2 |             12 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                    |                                                                                                                                                |                2 |             12 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1_reg[10][0]                                                                                           |                                                                                                                                                |                2 |             12 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5][0]                                                                                                                           |                                                                                                                                                |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                             |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                           |                2 |             14 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1_reg[7]_0[0]                                                                                                                       |                                                                                                                                                |                3 |             16 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                |                                                                                                                                                |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                            | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                     |                2 |             16 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0 |                                                                                                                                                |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                              |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                |                                                                                                                                                |                1 |             16 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                |                                                                                                                                                |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                              | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/zynq_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                    | design_1_i/zynq_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/mailbox_0/U0/fsl_0_to_1/Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1/E[0]                                                                                                                              |                                                                                                                                                |                2 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/mailbox_0/U0/fsl_0_to_1/Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1/E[0]                                                                                                                              | design_1_i/mailbox_0/U0/Using_Bus_1.Bus1_If/SR[0]                                                                                              |                3 |             20 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                        |                                                                                                                                                |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/I_DECODER/FSL0_M_Write_I                                                                                                  | design_1_i/mailbox_0/U0/Using_Bus_1.Bus1_If/SR[0]                                                                                              |                2 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                            | design_1_i/mailbox_0/U0/Using_Bus_0.Bus0_If/SR[0]                                                                                              |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                            | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/mailbox_0/U0/fsl_1_to_0/Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1/E[0]                                                                                                                              |                                                                                                                                                |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/mailbox_0/U0/fsl_1_to_0/Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1/E[0]                                                                                                                              | design_1_i/mailbox_0/U0/Using_Bus_0.Bus0_If/SR[0]                                                                                              |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/I_DECODER/rit_register_reg[9][0]                                                                                          | design_1_i/mailbox_0/U0/SYS_Rst_I                                                                                                              |                2 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/I_DECODER/sit_register_reg[9][0]                                                                                          | design_1_i/mailbox_0/U0/SYS_Rst_I                                                                                                              |                2 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/start2                                                                                                                    | design_1_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                           |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/I_DECODER/FSL1_M_Write_I                                                                                                  | design_1_i/mailbox_0/U0/Using_Bus_0.Bus0_If/SR[0]                                                                                              |                2 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                            | design_1_i/mailbox_0/U0/SYS_Rst_I                                                                                                              |                2 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/I_DECODER/sit_register_reg[9][0]                                                                                          | design_1_i/mailbox_0/U0/SYS_Rst_I                                                                                                              |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/start2                                                                                                                    | design_1_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                           |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/mailbox_0/U0/fsl_0_to_1/Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1/FSL_Flag_Handle.fifo_length_i[9]_i_2_n_0                                                                                          | design_1_i/mailbox_0/U0/Using_Bus_1.Bus1_If/SR[0]                                                                                              |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                            | design_1_i/zynq_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                        |                6 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                            | design_1_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/rst                                                           |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                            | design_1_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/rst                                                           |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                            | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                     |                5 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/zynq_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                             |                                                                                                                                                |                2 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/zynq_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                            |                                                                                                                                                |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                            | design_1_i/microblaze_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                  |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/zynq_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                              |                                                                                                                                                |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/zynq_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                 |                                                                                                                                                |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/zynq_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                        |                                                                                                                                                |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/zynq_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                           |                                                                                                                                                |                2 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/zynq_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                         |                                                                                                                                                |                2 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/microblaze_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                |                                                                                                                                                |                3 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/zynq_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                      |                                                                                                                                                |                6 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/imm_reg_reg[15][0]                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/zynq_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                            |                                                                                                                                                |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                              | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                     |                3 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/zynq_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                              |                                                                                                                                                |                9 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/zynq_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                            |                                                                                                                                                |                6 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                            | design_1_i/mailbox_0/U0/SYS_Rst_I                                                                                                              |                8 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                6 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                7 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/zynq_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                               | design_1_i/zynq_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                        |                7 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                            | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IRQ_LEVEL_GEN.IRQ_LEVEL_FAST_ON_AXI_CLK_GEN.Irq_reg_0                                          |                6 |             44 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                            | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset1_out                                                                                          |                4 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/microblaze_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                             | design_1_i/microblaze_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                  |                4 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                            | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]_0                                                                |                9 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]_0                                                                |                7 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                       |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                        |                                                                                                                                                |                7 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/if_pc_reg[0][0]                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                7 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                             | design_1_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/rst                                                           |               14 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                   |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                9 |             64 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                     |                                                                                                                                                |                7 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/mailbox_0/U0/fsl_0_to_1/Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1/FSL_Flag_Handle.Rd_Delay_For_Bram.fall_through_data[31]_i_1__0_n_0                                                                |                                                                                                                                                |                5 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                       | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                     |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/microblaze_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_pc_i_reg[0][0]                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                5 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                             | design_1_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/rst                                                           |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/I_DECODER/FSL_Flag_Handle.Rd_Delay_For_Bram.fall_through_data_reg[0][0]                                                   |                                                                                                                                                |                6 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                          |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/microblaze_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                               |                                                                                                                                                |                7 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                |                                                                                                                                                |                6 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/zynq_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                           |                                                                                                                                                |                9 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/zynq_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                     |                                                                                                                                                |                8 |             70 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                           |                                                                                                                                                |               13 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/zynq_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                         |                                                                                                                                                |                8 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/zynq_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                           |                                                                                                                                                |               10 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/zynq_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                             |                                                                                                                                                |                7 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/zynq_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                |                                                                                                                                                |               11 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/zynq_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                |                                                                                                                                                |                7 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/zynq_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                           |                                                                                                                                                |               10 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                            | design_1_i/zynq_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                          |               13 |            120 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                            |                                                                                                                                                |                8 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/Using_FPGA.Native_0                                                 |                                                                                                                                                |               10 |            150 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                            |                                                                                                                                                |               27 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               25 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mb_halted_1_reg[27]                                                                                                                 |                                                                                                                                                |               16 |            256 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               67 |            310 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               79 |            442 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                            |                                                                                                                                                |              120 |            738 |
+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


