;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 02/02/2024 08:28:41 a. m.
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0xF000EFD5  	GOTO        426
_interrupt:
;FIRMWARE_SYA_ver_0_6.c,56 :: 		void interrupt(){
0x0008	0xF016C000  	MOVFF       R0, 22
0x000C	0xF015C001  	MOVFF       R1, 21
;FIRMWARE_SYA_ver_0_6.c,57 :: 		temp = PORTC;
0x0010	0xF019CF8F  	MOVFF       PORTC, _temp
0x0014	0x0E00      	MOVLW       0
0x0016	0x6E1A      	MOVWF       _temp+1 
;FIRMWARE_SYA_ver_0_6.c,58 :: 		temp = temp << 6;
0x0018	0x0E06      	MOVLW       6
0x001A	0x6E00      	MOVWF       R0 
0x001C	0x5000      	MOVF        R0, 0 
L__interrupt57:
0x001E	0xE005      	BZ          L__interrupt58
0x0020	0x3619      	RLCF        _temp, 1 
0x0022	0x9019      	BCF         _temp, 0 
0x0024	0x361A      	RLCF        _temp+1, 1 
0x0026	0x0FFF      	ADDLW       255
0x0028	0xD7FA      	BRA         L__interrupt57
L__interrupt58:
;FIRMWARE_SYA_ver_0_6.c,60 :: 		if((IOCCF.B0 == 1) && (IOCIE_bit == 1) && (IOCCN.B0 == 1)){
0x002A	0x010F      	MOVLB       15
0x002C	0xA11A      	BTFSS       IOCCF, 0, 1
0x002E	0xD009      	BRA         L_interrupt2
0x0030	0x010E      	MOVLB       14
0x0032	0xA9C2      	BTFSS       IOCIE_bit, BitPos(IOCIE_bit+0), 1
0x0034	0xD006      	BRA         L_interrupt2
0x0036	0x010F      	MOVLB       15
0x0038	0xA11B      	BTFSS       IOCCN, 0, 1
0x003A	0xD003      	BRA         L_interrupt2
L__interrupt46:
;FIRMWARE_SYA_ver_0_6.c,61 :: 		IOCCF.B0 = 0; // Limpiamos la bandera de IOC
0x003C	0x911A      	BCF         IOCCF, 0, 1
;FIRMWARE_SYA_ver_0_6.c,62 :: 		PosEdge1 = 1; // Ponemos en 1 la bandera de transicion positiva en 1
0x003E	0x841B      	BSF         _PosEdge1, BitPos(_PosEdge1+0) 
;FIRMWARE_SYA_ver_0_6.c,63 :: 		blink(); // Rutina de parpadeo LED
0x0040	0xD86B      	RCALL       _blink
;FIRMWARE_SYA_ver_0_6.c,64 :: 		}
L_interrupt2:
;FIRMWARE_SYA_ver_0_6.c,66 :: 		if((IOCCF.B1 == 1) && (IOCIE_bit == 1) && ((IOCCN.B0 == 1))){
0x0042	0x010F      	MOVLB       15
0x0044	0xA31A      	BTFSS       IOCCF, 1, 1
0x0046	0xD009      	BRA         L_interrupt5
0x0048	0x010E      	MOVLB       14
0x004A	0xA9C2      	BTFSS       IOCIE_bit, BitPos(IOCIE_bit+0), 1
0x004C	0xD006      	BRA         L_interrupt5
0x004E	0x010F      	MOVLB       15
0x0050	0xA11B      	BTFSS       IOCCN, 0, 1
0x0052	0xD003      	BRA         L_interrupt5
L__interrupt45:
;FIRMWARE_SYA_ver_0_6.c,67 :: 		IOCCF.B1 = 0; // Limpiamos la bandera de IOC
0x0054	0x931A      	BCF         IOCCF, 1, 1
;FIRMWARE_SYA_ver_0_6.c,68 :: 		PosEdge2 = 1; // Ponemos en 1 la bandera de transicion positiva en 1
0x0056	0x821B      	BSF         _PosEdge2, BitPos(_PosEdge2+0) 
;FIRMWARE_SYA_ver_0_6.c,69 :: 		blink(); // Rutina de parpadeo LED
0x0058	0xD85F      	RCALL       _blink
;FIRMWARE_SYA_ver_0_6.c,70 :: 		}
L_interrupt5:
;FIRMWARE_SYA_ver_0_6.c,72 :: 		}
L_end_interrupt:
L__interrupt56:
0x005A	0xF000C016  	MOVFF       22, R0
0x005E	0xF001C015  	MOVFF       21, R1
0x0062	0x0011      	RETFIE      1
; end of _interrupt
_watcher:
;FIRMWARE_SYA_ver_0_6.c,153 :: 		void watcher(int *_switch_count){
;FIRMWARE_SYA_ver_0_6.c,155 :: 		if((SWITCH1 == 0) && (PosEdge1 == 1)){
0x0064	0xB08F      	BTFSC       PORTC, 0 
0x0066	0xD005      	BRA         L_watcher27
0x0068	0xA41B      	BTFSS       _PosEdge1, BitPos(_PosEdge1+0) 
0x006A	0xD003      	BRA         L_watcher27
L__watcher53:
;FIRMWARE_SYA_ver_0_6.c,156 :: 		flag_switch = 1; // Ponemos en 1 la bandera del switch
0x006C	0x0E01      	MOVLW       1
0x006E	0x6E1E      	MOVWF       _flag_switch 
;FIRMWARE_SYA_ver_0_6.c,157 :: 		M4 = 1;
0x0070	0x8487      	BSF         LATE, 2 
;FIRMWARE_SYA_ver_0_6.c,167 :: 		}
L_watcher27:
;FIRMWARE_SYA_ver_0_6.c,169 :: 		if((SWITCH1 == 1) && (SWITCH2 == 1)){
0x0072	0xA08F      	BTFSS       PORTC, 0 
0x0074	0xD008      	BRA         L_watcher30
0x0076	0xA28F      	BTFSS       PORTC, 1 
0x0078	0xD006      	BRA         L_watcher30
L__watcher52:
;FIRMWARE_SYA_ver_0_6.c,170 :: 		flag_switch = 0; // Ponemos la bandera del switch en 0
0x007A	0x6A1E      	CLRF        _flag_switch 
;FIRMWARE_SYA_ver_0_6.c,171 :: 		once = TRUE; // Reiniciamos la condicion del lazo
0x007C	0x801B      	BSF         _once, BitPos(_once+0) 
;FIRMWARE_SYA_ver_0_6.c,172 :: 		reg = switch_count;
0x007E	0xF01CC017  	MOVFF       _switch_count, _reg
0x0082	0xF01DC018  	MOVFF       _switch_count+1, _reg+1
;FIRMWARE_SYA_ver_0_6.c,173 :: 		}
L_watcher30:
;FIRMWARE_SYA_ver_0_6.c,175 :: 		if((SWITCH2 == 1) && (SWITCH1 == 0)){
0x0086	0xA28F      	BTFSS       PORTC, 1 
0x0088	0xD004      	BRA         L_watcher33
0x008A	0xB08F      	BTFSC       PORTC, 0 
0x008C	0xD002      	BRA         L_watcher33
L__watcher51:
;FIRMWARE_SYA_ver_0_6.c,177 :: 		flag_switch = 1;
0x008E	0x0E01      	MOVLW       1
0x0090	0x6E1E      	MOVWF       _flag_switch 
;FIRMWARE_SYA_ver_0_6.c,183 :: 		}
L_watcher33:
;FIRMWARE_SYA_ver_0_6.c,185 :: 		if((SWITCH2 == 0) && (PosEdge2 == 1)){
0x0092	0xB28F      	BTFSC       PORTC, 1 
0x0094	0xD004      	BRA         L_watcher36
0x0096	0xA21B      	BTFSS       _PosEdge2, BitPos(_PosEdge2+0) 
0x0098	0xD002      	BRA         L_watcher36
L__watcher50:
;FIRMWARE_SYA_ver_0_6.c,186 :: 		flag_switch = 2; // Ponemos en 2 la bandera del switch
0x009A	0x0E02      	MOVLW       2
0x009C	0x6E1E      	MOVWF       _flag_switch 
;FIRMWARE_SYA_ver_0_6.c,187 :: 		}
L_watcher36:
;FIRMWARE_SYA_ver_0_6.c,188 :: 		}
L_end_watcher:
0x009E	0x0012      	RETURN      0
; end of _watcher
_selector:
;FIRMWARE_SYA_ver_0_6.c,109 :: 		void selector(){
;FIRMWARE_SYA_ver_0_6.c,111 :: 		if(flag_switch == 0){
0x00A0	0x501E      	MOVF        _flag_switch, 0 
0x00A2	0x0A00      	XORLW       0
0x00A4	0xE103      	BNZ         L_selector12
;FIRMWARE_SYA_ver_0_6.c,112 :: 		M1 = 0;    // Apagamos todas
0x00A6	0x9A83      	BCF         LATA, 5 
;FIRMWARE_SYA_ver_0_6.c,113 :: 		M2 = 0;    // las
0x00A8	0x9087      	BCF         LATE, 0 
;FIRMWARE_SYA_ver_0_6.c,114 :: 		M3 = 0;    // bombas
0x00AA	0x9287      	BCF         LATE, 1 
;FIRMWARE_SYA_ver_0_6.c,115 :: 		}
L_selector12:
;FIRMWARE_SYA_ver_0_6.c,117 :: 		if((flag_switch == 2) && (PosEdge2 == 1)){
0x00AC	0x501E      	MOVF        _flag_switch, 0 
0x00AE	0x0A02      	XORLW       2
0x00B0	0xE105      	BNZ         L_selector15
0x00B2	0xA21B      	BTFSS       _PosEdge2, BitPos(_PosEdge2+0) 
0x00B4	0xD003      	BRA         L_selector15
L__selector49:
;FIRMWARE_SYA_ver_0_6.c,118 :: 		M1 = 1;    // Encendemos todas
0x00B6	0x8A83      	BSF         LATA, 5 
;FIRMWARE_SYA_ver_0_6.c,119 :: 		M2 = 1;    // las
0x00B8	0x8087      	BSF         LATE, 0 
;FIRMWARE_SYA_ver_0_6.c,120 :: 		M3 = 1;    // bombas
0x00BA	0x8287      	BSF         LATE, 1 
;FIRMWARE_SYA_ver_0_6.c,121 :: 		}
L_selector15:
;FIRMWARE_SYA_ver_0_6.c,123 :: 		if((flag_switch == 1) && (PosEdge1 == 1)){
0x00BC	0x501E      	MOVF        _flag_switch, 0 
0x00BE	0x0A01      	XORLW       1
0x00C0	0xE12A      	BNZ         L_selector18
0x00C2	0xA41B      	BTFSS       _PosEdge1, BitPos(_PosEdge1+0) 
0x00C4	0xD028      	BRA         L_selector18
L__selector48:
;FIRMWARE_SYA_ver_0_6.c,125 :: 		switch(reg){
0x00C6	0xD00F      	BRA         L_selector19
;FIRMWARE_SYA_ver_0_6.c,126 :: 		case 1:
L_selector21:
;FIRMWARE_SYA_ver_0_6.c,127 :: 		M1 = 1; // Grupo de trabajo 1
0x00C8	0x8A83      	BSF         LATA, 5 
;FIRMWARE_SYA_ver_0_6.c,128 :: 		M2 = 1; // (Bomba 1 y 2 encendidas)
0x00CA	0x8087      	BSF         LATE, 0 
;FIRMWARE_SYA_ver_0_6.c,129 :: 		M3 = 0; //
0x00CC	0x9287      	BCF         LATE, 1 
;FIRMWARE_SYA_ver_0_6.c,130 :: 		break;
0x00CE	0xD023      	BRA         L_selector20
;FIRMWARE_SYA_ver_0_6.c,131 :: 		case 2:
L_selector22:
;FIRMWARE_SYA_ver_0_6.c,132 :: 		M1 = 0; // Grupo de trabajo 2
0x00D0	0x9A83      	BCF         LATA, 5 
;FIRMWARE_SYA_ver_0_6.c,133 :: 		M2 = 1; // (Bomba 2 y 3 encendidas)
0x00D2	0x8087      	BSF         LATE, 0 
;FIRMWARE_SYA_ver_0_6.c,134 :: 		M3 = 1; //
0x00D4	0x8287      	BSF         LATE, 1 
;FIRMWARE_SYA_ver_0_6.c,135 :: 		break;
0x00D6	0xD01F      	BRA         L_selector20
;FIRMWARE_SYA_ver_0_6.c,136 :: 		case 3:
L_selector23:
;FIRMWARE_SYA_ver_0_6.c,137 :: 		M1 = 1; // Grupo de trabajo 3
0x00D8	0x8A83      	BSF         LATA, 5 
;FIRMWARE_SYA_ver_0_6.c,138 :: 		M2 = 0; // (Bomba 1 y 3 encendidas)
0x00DA	0x9087      	BCF         LATE, 0 
;FIRMWARE_SYA_ver_0_6.c,139 :: 		M3 = 1; //
0x00DC	0x8287      	BSF         LATE, 1 
;FIRMWARE_SYA_ver_0_6.c,140 :: 		break;
0x00DE	0xD01B      	BRA         L_selector20
;FIRMWARE_SYA_ver_0_6.c,141 :: 		case 4:
L_selector24:
;FIRMWARE_SYA_ver_0_6.c,142 :: 		reg = 0; // Reiniciamos el registro a cero, potencialmente
0x00E0	0x6A1C      	CLRF        _reg 
0x00E2	0x6A1D      	CLRF        _reg+1 
;FIRMWARE_SYA_ver_0_6.c,143 :: 		break;   // moverlo a caso 3 para evitar doble encendido de caso 1
0x00E4	0xD018      	BRA         L_selector20
;FIRMWARE_SYA_ver_0_6.c,144 :: 		}
L_selector19:
0x00E6	0x0E00      	MOVLW       0
0x00E8	0x181D      	XORWF       _reg+1, 0 
0x00EA	0xE102      	BNZ         L__selector65
0x00EC	0x0E01      	MOVLW       1
0x00EE	0x181C      	XORWF       _reg, 0 
L__selector65:
0x00F0	0xE0EB      	BZ          L_selector21
0x00F2	0x0E00      	MOVLW       0
0x00F4	0x181D      	XORWF       _reg+1, 0 
0x00F6	0xE102      	BNZ         L__selector66
0x00F8	0x0E02      	MOVLW       2
0x00FA	0x181C      	XORWF       _reg, 0 
L__selector66:
0x00FC	0xE0E9      	BZ          L_selector22
0x00FE	0x0E00      	MOVLW       0
0x0100	0x181D      	XORWF       _reg+1, 0 
0x0102	0xE102      	BNZ         L__selector67
0x0104	0x0E03      	MOVLW       3
0x0106	0x181C      	XORWF       _reg, 0 
L__selector67:
0x0108	0xE0E7      	BZ          L_selector23
0x010A	0x0E00      	MOVLW       0
0x010C	0x181D      	XORWF       _reg+1, 0 
0x010E	0xE102      	BNZ         L__selector68
0x0110	0x0E04      	MOVLW       4
0x0112	0x181C      	XORWF       _reg, 0 
L__selector68:
0x0114	0xE0E5      	BZ          L_selector24
L_selector20:
;FIRMWARE_SYA_ver_0_6.c,145 :: 		}
L_selector18:
;FIRMWARE_SYA_ver_0_6.c,147 :: 		}
L_end_selector:
0x0116	0x0012      	RETURN      0
; end of _selector
_blink:
;FIRMWARE_SYA_ver_0_6.c,194 :: 		void blink(){
;FIRMWARE_SYA_ver_0_6.c,196 :: 		while((PosEdge1 == 1) || (PosEdge2 == 1)){
0x0118	0xB41B      	BTFSC       _PosEdge1, BitPos(_PosEdge1+0) 
0x011A	0xD003      	BRA         L__blink54
0x011C	0xB21B      	BTFSC       _PosEdge2, BitPos(_PosEdge2+0) 
0x011E	0xD001      	BRA         L__blink54
0x0120	0xD015      	BRA         L_blink38
L__blink54:
;FIRMWARE_SYA_ver_0_6.c,199 :: 		for(i = 0; i < 4; i++){
0x0122	0x6A01      	CLRF        R1 
L_blink41:
0x0124	0x0E04      	MOVLW       4
0x0126	0x5C01      	SUBWF       R1, 0 
0x0128	0xE211      	BC          L_blink42
;FIRMWARE_SYA_ver_0_6.c,200 :: 		LED = ~LED;
0x012A	0x7883      	BTG         LATA, 4 
;FIRMWARE_SYA_ver_0_6.c,201 :: 		Delay_ms(50);
0x012C	0x0E02      	MOVLW       2
0x012E	0x6E0B      	MOVWF       R11, 0
0x0130	0x0E45      	MOVLW       69
0x0132	0x6E0C      	MOVWF       R12, 0
0x0134	0x0EA9      	MOVLW       169
0x0136	0x6E0D      	MOVWF       R13, 0
L_blink44:
0x0138	0x2E0D      	DECFSZ      R13, 1, 0
0x013A	0xD7FE      	BRA         L_blink44
0x013C	0x2E0C      	DECFSZ      R12, 1, 0
0x013E	0xD7FC      	BRA         L_blink44
0x0140	0x2E0B      	DECFSZ      R11, 1, 0
0x0142	0xD7FA      	BRA         L_blink44
0x0144	0x0000      	NOP
0x0146	0x0000      	NOP
;FIRMWARE_SYA_ver_0_6.c,199 :: 		for(i = 0; i < 4; i++){
0x0148	0x2A01      	INCF        R1, 1 
;FIRMWARE_SYA_ver_0_6.c,202 :: 		}
0x014A	0xD7EC      	BRA         L_blink41
L_blink42:
;FIRMWARE_SYA_ver_0_6.c,204 :: 		}
L_blink38:
;FIRMWARE_SYA_ver_0_6.c,206 :: 		}
L_end_blink:
0x014C	0x0012      	RETURN      0
; end of _blink
_InitInterrupt:
;FIRMWARE_SYA_ver_0_6.c,212 :: 		void InitInterrupt(){
;FIRMWARE_SYA_ver_0_6.c,214 :: 		PIE0 = 0x10;    // Enable bit de IOC (Interrupt on Change)
0x014E	0x0E10      	MOVLW       16
0x0150	0x010E      	MOVLB       14
0x0152	0x6FC2      	MOVWF       PIE0, 1
;FIRMWARE_SYA_ver_0_6.c,215 :: 		PIR0 = 0x00;    // Limpiamos la bandera de IOC
0x0154	0x6BCA      	CLRF        PIR0, 1
;FIRMWARE_SYA_ver_0_6.c,216 :: 		IOCCN = 0x03;   // Activamos las banderas de IOC en Transicion negativa para C0 y C1
0x0156	0x0E03      	MOVLW       3
0x0158	0x010F      	MOVLB       15
0x015A	0x6F1B      	MOVWF       IOCCN, 1
;FIRMWARE_SYA_ver_0_6.c,218 :: 		IOCCF = 0x00;   // Limpiamos la bandera de IOC
0x015C	0x6B1A      	CLRF        IOCCF, 1
;FIRMWARE_SYA_ver_0_6.c,219 :: 		INTCON = 0xC0;  // Activamos bits de interrupt globales (GIE) y por perifericos (PIE)
0x015E	0x0EC0      	MOVLW       192
0x0160	0x6EF2      	MOVWF       INTCON 
;FIRMWARE_SYA_ver_0_6.c,221 :: 		}
L_end_InitInterrupt:
0x0162	0x0012      	RETURN      0
; end of _InitInterrupt
___CC2DW:
;__Lib_System_xxK40.c,22 :: 		
;__Lib_System_xxK40.c,24 :: 		
0x0164	0x8E81      	BSF         NVMCON1, 7, 0
;__Lib_System_xxK40.c,25 :: 		
_CC2DL_Loop1:
;__Lib_System_xxK40.c,26 :: 		
0x0166	0x0009      	TBLRD*+
;__Lib_System_xxK40.c,27 :: 		
0x0168	0xFFE6CFF5  	MOVFF       TABLAT, POSTINC1
;__Lib_System_xxK40.c,28 :: 		
0x016C	0x0600      	DECF        R0, 1, 0
;__Lib_System_xxK40.c,29 :: 		
0x016E	0xE1FB      	BNZ         _CC2DL_Loop1
;__Lib_System_xxK40.c,30 :: 		
0x0170	0x0601      	DECF        R1, 1, 0
;__Lib_System_xxK40.c,31 :: 		
0x0172	0xE1F9      	BNZ         _CC2DL_Loop1
;__Lib_System_xxK40.c,33 :: 		
L_end___CC2DW:
0x0174	0x0012      	RETURN      0
; end of ___CC2DW
_InitMCU:
;FIRMWARE_SYA_ver_0_6.c,227 :: 		void InitMCU(){
;FIRMWARE_SYA_ver_0_6.c,229 :: 		ADCON1 = 0x0F; // Desactivamos ADC
0x0176	0x0E0F      	MOVLW       15
0x0178	0x010F      	MOVLB       15
0x017A	0x6F59      	MOVWF       ADCON1, 1
;FIRMWARE_SYA_ver_0_6.c,230 :: 		ANSELC = 0;    // Ponemos en modo digital al puerto C
0x017C	0x6B21      	CLRF        ANSELC, 1
;FIRMWARE_SYA_ver_0_6.c,231 :: 		ANSELE = 0;    //                ''                 E
0x017E	0x6B2E      	CLRF        ANSELE, 1
;FIRMWARE_SYA_ver_0_6.c,232 :: 		ANSELA = 0;    //                ''                 A
0x0180	0x6B11      	CLRF        ANSELA, 1
;FIRMWARE_SYA_ver_0_6.c,234 :: 		TRISC = 0x03;  // Ponemos en modo de entrada a C0 y C1, los demas como salida
0x0182	0x0E03      	MOVLW       3
0x0184	0x6E8A      	MOVWF       TRISC 
;FIRMWARE_SYA_ver_0_6.c,235 :: 		TRISE = 0x00;  // Ponemos en modo salida al puerto E
0x0186	0x6A8C      	CLRF        TRISE 
;FIRMWARE_SYA_ver_0_6.c,236 :: 		TRISA = 0x00;  //                ''                A
0x0188	0x6A88      	CLRF        TRISA 
;FIRMWARE_SYA_ver_0_6.c,238 :: 		PORTC = 0x00;  // Ponemos en linea baja en puerto C
0x018A	0x6A8F      	CLRF        PORTC 
;FIRMWARE_SYA_ver_0_6.c,239 :: 		PORTE = 0x00;  //                ''             E
0x018C	0x6A91      	CLRF        PORTE 
;FIRMWARE_SYA_ver_0_6.c,240 :: 		PORTA = 0x10;  // Ponemos en linea alta en A4
0x018E	0x0E10      	MOVLW       16
0x0190	0x6E8D      	MOVWF       PORTA 
;FIRMWARE_SYA_ver_0_6.c,242 :: 		LATC = 0x00;   // Dejamos en cero el registro del puerto C
0x0192	0x6A85      	CLRF        LATC 
;FIRMWARE_SYA_ver_0_6.c,243 :: 		LATE = 0x00;   //                ''                      E
0x0194	0x6A87      	CLRF        LATE 
;FIRMWARE_SYA_ver_0_6.c,244 :: 		LATA = 0x10;   // Dejamos en 1 al pin A4
0x0196	0x0E10      	MOVLW       16
0x0198	0x6E83      	MOVWF       LATA 
;FIRMWARE_SYA_ver_0_6.c,246 :: 		WPUC = 0x03;   // Activamos el pull-up interno de C0 y C1
0x019A	0x0E03      	MOVLW       3
0x019C	0x6F20      	MOVWF       WPUC, 1
;FIRMWARE_SYA_ver_0_6.c,247 :: 		INLVLC = 0x03; // Desactivamos valores TTL para C0 y C1 asumiento valores CMOS
0x019E	0x0E03      	MOVLW       3
0x01A0	0x6F1D      	MOVWF       INLVLC, 1
;FIRMWARE_SYA_ver_0_6.c,248 :: 		flag01 = 0;    // Reinicio de
0x01A2	0x961B      	BCF         _flag01, BitPos(_flag01+0) 
;FIRMWARE_SYA_ver_0_6.c,249 :: 		flag02 = 0;    // banderas (no usadas aun)
0x01A4	0x981B      	BCF         _flag02, BitPos(_flag02+0) 
;FIRMWARE_SYA_ver_0_6.c,251 :: 		once = TRUE;   // Seteo de la condicion para lazo
0x01A6	0x801B      	BSF         _once, BitPos(_once+0) 
;FIRMWARE_SYA_ver_0_6.c,253 :: 		}
L_end_InitMCU:
0x01A8	0x0012      	RETURN      0
; end of _InitMCU
_main:
0x01AA	0x0E01      	MOVLW       1
0x01AC	0x6E17      	MOVWF       _switch_count 
0x01AE	0x6A18      	CLRF        24 
;FIRMWARE_SYA_ver_0_6.c,78 :: 		void main(){
;FIRMWARE_SYA_ver_0_6.c,80 :: 		InitMCU();       // Configuraciones iniciales del MCU
0x01B0	0xDFE2      	RCALL       _InitMCU
;FIRMWARE_SYA_ver_0_6.c,81 :: 		InitInterrupt(); //       ''        de interrupciones del MCU
0x01B2	0xDFCD      	RCALL       _InitInterrupt
;FIRMWARE_SYA_ver_0_6.c,82 :: 		once = TRUE;     // Seteo de la condicion del lazo
0x01B4	0x801B      	BSF         _once, BitPos(_once+0) 
;FIRMWARE_SYA_ver_0_6.c,91 :: 		while(1){
L_main6:
;FIRMWARE_SYA_ver_0_6.c,92 :: 		if((temp == 0xC0) || (temp == 0x80) || (temp == 0x40)){
0x01B6	0x0E00      	MOVLW       0
0x01B8	0x181A      	XORWF       _temp+1, 0 
0x01BA	0xE102      	BNZ         L__main60
0x01BC	0x0EC0      	MOVLW       192
0x01BE	0x1819      	XORWF       _temp, 0 
L__main60:
0x01C0	0xE00D      	BZ          L__main47
0x01C2	0x0E00      	MOVLW       0
0x01C4	0x181A      	XORWF       _temp+1, 0 
0x01C6	0xE102      	BNZ         L__main61
0x01C8	0x0E80      	MOVLW       128
0x01CA	0x1819      	XORWF       _temp, 0 
L__main61:
0x01CC	0xE007      	BZ          L__main47
0x01CE	0x0E00      	MOVLW       0
0x01D0	0x181A      	XORWF       _temp+1, 0 
0x01D2	0xE102      	BNZ         L__main62
0x01D4	0x0E40      	MOVLW       64
0x01D6	0x1819      	XORWF       _temp, 0 
L__main62:
0x01D8	0xE001      	BZ          L__main47
0x01DA	0xD010      	BRA         L_main10
L__main47:
;FIRMWARE_SYA_ver_0_6.c,93 :: 		switch_count++;
0x01DC	0x4A17      	INFSNZ      _switch_count, 1 
0x01DE	0x2A18      	INCF        _switch_count+1, 1 
;FIRMWARE_SYA_ver_0_6.c,94 :: 		LED = 0;
0x01E0	0x9883      	BCF         LATA, 4 
;FIRMWARE_SYA_ver_0_6.c,95 :: 		temp = 0x00;
0x01E2	0x6A19      	CLRF        _temp 
0x01E4	0x6A1A      	CLRF        _temp+1 
;FIRMWARE_SYA_ver_0_6.c,96 :: 		if(switch_count >= 4){
0x01E6	0x0E80      	MOVLW       128
0x01E8	0x1818      	XORWF       _switch_count+1, 0 
0x01EA	0x6E00      	MOVWF       R0 
0x01EC	0x0E80      	MOVLW       128
0x01EE	0x5C00      	SUBWF       R0, 0 
0x01F0	0xE102      	BNZ         L__main63
0x01F2	0x0E04      	MOVLW       4
0x01F4	0x5C17      	SUBWF       _switch_count, 0 
L__main63:
0x01F6	0xE302      	BNC         L_main11
;FIRMWARE_SYA_ver_0_6.c,97 :: 		switch_count = 0;
0x01F8	0x6A17      	CLRF        _switch_count 
0x01FA	0x6A18      	CLRF        _switch_count+1 
;FIRMWARE_SYA_ver_0_6.c,98 :: 		}
L_main11:
;FIRMWARE_SYA_ver_0_6.c,99 :: 		}
L_main10:
;FIRMWARE_SYA_ver_0_6.c,100 :: 		watcher(switch_count); // Mandamos a llamar a nuestra rutina watcher
0x01FC	0xF01FC017  	MOVFF       _switch_count, FARG_watcher__switch_count
0x0200	0xF020C018  	MOVFF       _switch_count+1, FARG_watcher__switch_count+1
0x0204	0xDF2F      	RCALL       _watcher
;FIRMWARE_SYA_ver_0_6.c,101 :: 		selector(); // Mandamos a llamar a nuestra rutina del selector
0x0206	0xDF4C      	RCALL       _selector
;FIRMWARE_SYA_ver_0_6.c,102 :: 		}
0x0208	0xD7D6      	BRA         L_main6
;FIRMWARE_SYA_ver_0_6.c,103 :: 		}
L_end_main:
0x020A	0xD7FF      	BRA         $+0
; end of _main
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0008      [92]    _interrupt
0x0064      [60]    _watcher
0x00A0     [120]    _selector
0x0118      [54]    _blink
0x014E      [22]    _InitInterrupt
0x0164      [18]    ___CC2DW
0x0176      [52]    _InitMCU
0x01AA      [98]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [1]    R0
0x0001       [1]    blink_i_L1
0x0001       [1]    R1
0x0002       [1]    R2
0x0003       [1]    R3
0x0004       [1]    R4
0x0005       [1]    R5
0x0006       [1]    R6
0x0007       [1]    R7
0x0008       [1]    R8
0x0009       [1]    R9
0x000A       [1]    R10
0x000B       [1]    R11
0x000C       [1]    R12
0x000D       [1]    R13
0x000E       [1]    R14
0x000F       [1]    R15
0x0010       [1]    R16
0x0011       [1]    R17
0x0012       [1]    R18
0x0013       [1]    R19
0x0014       [1]    R20
0x0017       [2]    _switch_count
0x0019       [2]    _temp
0x001B       [0]    _PosEdge2
0x001B       [0]    _PosEdge1
0x001B       [0]    _once
0x001B       [0]    _flag02
0x001B       [0]    _flag01
0x001C       [2]    _reg
0x001E       [1]    _flag_switch
0x001F       [2]    FARG_watcher__switch_count
0x0EC2       [0]    IOCIE_bit
0x0EC2       [1]    PIE0
0x0ECA       [1]    PIR0
0x0F11       [1]    ANSELA
0x0F1A       [1]    IOCCF
0x0F1B       [1]    IOCCN
0x0F1D       [1]    INLVLC
0x0F20       [1]    WPUC
0x0F21       [1]    ANSELC
0x0F2E       [1]    ANSELE
0x0F59       [1]    ADCON1
0x0F81       [1]    NVMCON1
0x0F83       [1]    LATA
0x0F85       [1]    LATC
0x0F87       [1]    LATE
0x0F88       [1]    TRISA
0x0F8A       [1]    TRISC
0x0F8C       [1]    TRISE
0x0F8D       [1]    PORTA
0x0F8F       [1]    PORTC
0x0F91       [1]    PORTE
0x0FD8       [1]    STATUS
0x0FD9       [1]    FSR2L
0x0FDA       [1]    FSR2H
0x0FDE       [1]    POSTINC2
0x0FE0       [1]    BSR
0x0FE1       [1]    FSR1L
0x0FE2       [1]    FSR1H
0x0FE4       [1]    PREINC1
0x0FE6       [1]    POSTINC1
0x0FE7       [1]    INDF1
0x0FE8       [1]    WREG
0x0FE9       [1]    FSR0L
0x0FEA       [1]    FSR0H
0x0FEE       [1]    POSTINC0
0x0FF2       [1]    INTCON
0x0FF3       [1]    PRODL
0x0FF4       [1]    PRODH
0x0FF5       [1]    TABLAT
0x0FF6       [1]    TBLPTRL
0x0FF7       [1]    TBLPTRH
0x0FF8       [1]    TBLPTRU
