{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1495669541708 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1495669541750 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2017  Intel Corporation. All rights reserved. " "Copyright (C) 2017  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1495669541750 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1495669541750 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1495669541750 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1495669541750 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1495669541750 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1495669541750 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1495669541750 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1495669541750 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel MegaCore Function License Agreement, or other  " "the Intel MegaCore Function License Agreement, or other " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1495669541750 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable license agreement, including, without limitation,  " "applicable license agreement, including, without limitation, " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1495669541750 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "that your use is for the sole purpose of programming logic  " "that your use is for the sole purpose of programming logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1495669541750 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "devices manufactured by Intel and sold by Intel or its  " "devices manufactured by Intel and sold by Intel or its " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1495669541750 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "authorized distributors.  Please refer to the applicable  " "authorized distributors.  Please refer to the applicable " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1495669541750 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement for further details. " "agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1495669541750 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 25 02:45:41 2017 " "Processing started: Thu May 25 02:45:41 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1495669541750 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495669541750 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --source=../fpga/countpro.v Example " "Command: quartus_map --read_settings_files=on --source=../fpga/countpro.v Example" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495669541757 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1495669543502 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1495669543504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/k33p/Project/Altera-Makefile/7segment/fpga/countpro.v 2 2 " "Found 2 design units, including 2 entities, in source file /home/k33p/Project/Altera-Makefile/7segment/fpga/countpro.v" { { "Info" "ISGN_ENTITY_NAME" "1 countpro " "Found entity 1: countpro" {  } { { "../fpga/countpro.v" "" { Text "/home/k33p/Project/Altera-Makefile/7segment/fpga/countpro.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495669588937 ""} { "Info" "ISGN_ENTITY_NAME" "2 VidSync_Gen " "Found entity 2: VidSync_Gen" {  } { { "../fpga/countpro.v" "" { Text "/home/k33p/Project/Altera-Makefile/7segment/fpga/countpro.v" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495669588937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495669588937 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "countpro " "Elaborating entity \"countpro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1495669589106 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 countpro.v(37) " "Verilog HDL assignment warning at countpro.v(37): truncated value with size 32 to match size of target (10)" {  } { { "../fpga/countpro.v" "" { Text "/home/k33p/Project/Altera-Makefile/7segment/fpga/countpro.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1495669589120 "|countpro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 countpro.v(42) " "Verilog HDL assignment warning at countpro.v(42): truncated value with size 32 to match size of target (10)" {  } { { "../fpga/countpro.v" "" { Text "/home/k33p/Project/Altera-Makefile/7segment/fpga/countpro.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1495669589120 "|countpro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 countpro.v(93) " "Verilog HDL assignment warning at countpro.v(93): truncated value with size 32 to match size of target (10)" {  } { { "../fpga/countpro.v" "" { Text "/home/k33p/Project/Altera-Makefile/7segment/fpga/countpro.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1495669589127 "|countpro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 countpro.v(99) " "Verilog HDL assignment warning at countpro.v(99): truncated value with size 32 to match size of target (9)" {  } { { "../fpga/countpro.v" "" { Text "/home/k33p/Project/Altera-Makefile/7segment/fpga/countpro.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1495669589127 "|countpro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 countpro.v(103) " "Verilog HDL assignment warning at countpro.v(103): truncated value with size 32 to match size of target (10)" {  } { { "../fpga/countpro.v" "" { Text "/home/k33p/Project/Altera-Makefile/7segment/fpga/countpro.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1495669589129 "|countpro"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VidSync_Gen VidSync_Gen:syncgen " "Elaborating entity \"VidSync_Gen\" for hierarchy \"VidSync_Gen:syncgen\"" {  } { { "../fpga/countpro.v" "syncgen" { Text "/home/k33p/Project/Altera-Makefile/7segment/fpga/countpro.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495669589245 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 countpro.v(144) " "Verilog HDL assignment warning at countpro.v(144): truncated value with size 32 to match size of target (10)" {  } { { "../fpga/countpro.v" "" { Text "/home/k33p/Project/Altera-Makefile/7segment/fpga/countpro.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1495669589246 "|countpro|VidSync_Gen:syncgen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 countpro.v(147) " "Verilog HDL assignment warning at countpro.v(147): truncated value with size 32 to match size of target (9)" {  } { { "../fpga/countpro.v" "" { Text "/home/k33p/Project/Altera-Makefile/7segment/fpga/countpro.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1495669589247 "|countpro|VidSync_Gen:syncgen"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1495669591404 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1495669593174 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495669593174 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btns\[2\] " "No output dependent on input pin \"btns\[2\]\"" {  } { { "../fpga/countpro.v" "" { Text "/home/k33p/Project/Altera-Makefile/7segment/fpga/countpro.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1495669593505 "|countpro|btns[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1495669593505 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "208 " "Implemented 208 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1495669593509 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1495669593509 ""} { "Info" "ICUT_CUT_TM_LCELLS" "194 " "Implemented 194 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1495669593509 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1495669593509 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "949 " "Peak virtual memory: 949 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1495669593527 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 25 02:46:33 2017 " "Processing ended: Thu May 25 02:46:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1495669593527 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1495669593527 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1495669593527 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1495669593527 ""}
