
---------- Begin Simulation Statistics ----------
final_tick                               160263415000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 223495                       # Simulator instruction rate (inst/s)
host_mem_usage                                 683996                       # Number of bytes of host memory used
host_op_rate                                   223934                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   447.44                       # Real time elapsed on the host
host_tick_rate                              358181164                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.160263                       # Number of seconds simulated
sim_ticks                                160263415000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.615915                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095620                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2103700                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81389                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728149                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                292                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1000                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              708                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478277                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65362                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.602634                       # CPI: cycles per instruction
system.cpu.discardedOps                        190814                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610651                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43403342                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001630                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        27857109                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.623973                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        160263415                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132406306                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       135879                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        280307                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          111                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            8                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       627932                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          448                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1256747                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            456                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 160263415000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              49083                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        93827                       # Transaction distribution
system.membus.trans_dist::CleanEvict            42037                       # Transaction distribution
system.membus.trans_dist::ReadExReq             95360                       # Transaction distribution
system.membus.trans_dist::ReadExResp            95359                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         49083                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       424749                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 424749                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     30498432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                30498432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            144443                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  144443    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              144443                       # Request fanout histogram
system.membus.respLayer1.occupancy         1354215500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1030923000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 160263415000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            352721                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       667686                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           53                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           96501                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           276095                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          276094                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           425                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       352296                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          903                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1884659                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1885562                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        61184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    153887872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              153949056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          136309                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12009856                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           765125                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000753                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027806                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 764557     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    560      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             765125                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3552395000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3141954995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2125000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 160263415000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   20                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               484348                       # number of demand (read+write) hits
system.l2.demand_hits::total                   484368                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  20                       # number of overall hits
system.l2.overall_hits::.cpu.data              484348                       # number of overall hits
system.l2.overall_hits::total                  484368                       # number of overall hits
system.l2.demand_misses::.cpu.inst                405                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             144043                       # number of demand (read+write) misses
system.l2.demand_misses::total                 144448                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               405                       # number of overall misses
system.l2.overall_misses::.cpu.data            144043                       # number of overall misses
system.l2.overall_misses::total                144448                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     44176000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  16025513000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      16069689000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     44176000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  16025513000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     16069689000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              425                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           628391                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               628816                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             425                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          628391                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              628816                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.952941                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.229225                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.229714                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.952941                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.229225                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.229714                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 109076.543210                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 111255.062724                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 111248.954641                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 109076.543210                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 111255.062724                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 111248.954641                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               93827                       # number of writebacks
system.l2.writebacks::total                     93827                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           405                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        144038                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            144443                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          405                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       144038                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           144443                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     36076000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  13144335000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13180411000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     36076000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  13144335000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13180411000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.952941                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.229217                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.229706                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.952941                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.229217                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.229706                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 89076.543210                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 91256.022716                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91249.911730                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 89076.543210                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 91256.022716                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91249.911730                       # average overall mshr miss latency
system.l2.replacements                         136309                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       573859                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           573859                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       573859                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       573859                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           49                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               49                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           49                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           49                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           11                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            11                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            180735                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                180735                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           95360                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               95360                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  10765506000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10765506000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        276095                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            276095                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.345388                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.345388                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 112893.309564                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 112893.309564                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        95360                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          95360                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   8858326000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8858326000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.345388                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.345388                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 92893.519295                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92893.519295                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             20                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 20                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          405                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              405                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     44176000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     44176000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          425                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            425                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.952941                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.952941                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 109076.543210                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 109076.543210                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          405                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          405                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     36076000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     36076000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.952941                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.952941                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 89076.543210                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 89076.543210                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        303613                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            303613                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        48683                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           48683                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5260007000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5260007000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       352296                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        352296                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.138188                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.138188                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 108046.073578                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108046.073578                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        48678                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        48678                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4286009000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4286009000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.138174                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.138174                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 88048.173713                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88048.173713                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 160263415000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8068.370711                       # Cycle average of tags in use
system.l2.tags.total_refs                     1256619                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    144501                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.696265                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       8.483763                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        28.310294                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8031.576654                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001036                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003456                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.980417                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984909                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          133                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1495                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4920                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1572                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  10197589                       # Number of tag accesses
system.l2.tags.data_accesses                 10197589                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 160263415000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       18436864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18488704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12009856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12009856                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             405                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          144038                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              144443                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        93827                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              93827                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            323467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         115041003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             115364470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       323467                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           323467                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       74938226                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             74938226                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       74938226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           323467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        115041003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            190302696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    187654.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       810.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    287765.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.058848684500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11101                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11101                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              555725                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             176753                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      144443                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      93827                       # Number of write requests accepted
system.mem_ctrls.readBursts                    288886                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   187654                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    311                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             18043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             19141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             17512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             17732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             17801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             17930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            17436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            17146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            17926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            17824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             11998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             11508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             11872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             11890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             12984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             12272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             11254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             11400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             11486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             11736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            11356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            11621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            11872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            11428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            11818                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.77                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5371125750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1442875000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10781907000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18612.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37362.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   224220                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  142949                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.18                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                288886                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               187654                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  128114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  137680                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   16177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6596                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  10704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  10810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       109020                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    279.538874                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   187.107276                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   313.196671                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5749      5.27%      5.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        74456     68.30%     73.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7568      6.94%     80.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2851      2.62%     83.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1287      1.18%     84.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1092      1.00%     85.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          876      0.80%     86.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          825      0.76%     86.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14316     13.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       109020                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        11101                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.994325                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.590755                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     76.495192                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         10944     98.59%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          138      1.24%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            3      0.03%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.02%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.01%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            3      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            5      0.05%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11101                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11101                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.901811                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.865748                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.127022                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6324     56.97%     56.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              260      2.34%     59.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4166     37.53%     96.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              102      0.92%     97.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              203      1.83%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               13      0.12%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                5      0.05%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               23      0.21%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                5      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11101                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               18468800                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   19904                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12008128                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                18488704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12009856                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       115.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        74.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    115.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     74.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  160263325000                       # Total gap between requests
system.mem_ctrls.avgGap                     672612.27                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        51840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     18416960                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     12008128                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 323467.461366650648                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 114916807.432313859463                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 74927443.671408101916                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          810                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       288076                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       187654                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     28527500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  10753379500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3504003083250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     35219.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37328.27                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  18672679.95                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            380412060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            202171035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1017649920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          482583780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12650520480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      28943723910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      37167489120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        80844550305                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        504.447945                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  96304905250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5351320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  58607189750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            398083560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            211559865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1042775580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          496829160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12650520480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      29183222520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      36965806080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        80948797245                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        505.098417                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  95781002250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5351320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  59131092750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    160263415000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 160263415000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8050754                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8050754                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8050754                       # number of overall hits
system.cpu.icache.overall_hits::total         8050754                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          425                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            425                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          425                       # number of overall misses
system.cpu.icache.overall_misses::total           425                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     46775000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     46775000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     46775000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     46775000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8051179                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8051179                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8051179                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8051179                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000053                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000053                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000053                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000053                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 110058.823529                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 110058.823529                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 110058.823529                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 110058.823529                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           53                       # number of writebacks
system.cpu.icache.writebacks::total                53                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          425                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          425                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          425                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          425                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     45925000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     45925000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     45925000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     45925000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000053                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000053                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000053                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000053                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 108058.823529                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 108058.823529                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 108058.823529                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 108058.823529                       # average overall mshr miss latency
system.cpu.icache.replacements                     53                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8050754                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8050754                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          425                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           425                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     46775000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     46775000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8051179                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8051179                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000053                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000053                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 110058.823529                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 110058.823529                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          425                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          425                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     45925000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     45925000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 108058.823529                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 108058.823529                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 160263415000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           313.194969                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8051179                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               425                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          18943.950588                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   313.194969                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.611709                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.611709                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          372                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          372                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.726562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          32205141                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         32205141                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 160263415000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 160263415000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 160263415000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51396105                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51396105                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51396704                       # number of overall hits
system.cpu.dcache.overall_hits::total        51396704                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       656462                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         656462                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       664282                       # number of overall misses
system.cpu.dcache.overall_misses::total        664282                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  31877278000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  31877278000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  31877278000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  31877278000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52052567                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52052567                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52060986                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52060986                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012612                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012612                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012760                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012760                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48559.212871                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48559.212871                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47987.568533                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47987.568533                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       573859                       # number of writebacks
system.cpu.dcache.writebacks::total            573859                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        32026                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        32026                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        32026                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        32026                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       624436                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       624436                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       628391                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       628391                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27733422000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27733422000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  28143161000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  28143161000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011996                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011996                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012070                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012070                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 44413.553991                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44413.553991                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 44786.066319                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44786.066319                       # average overall mshr miss latency
system.cpu.dcache.replacements                 627878                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40751557                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40751557                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       350918                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        350918                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  13151054000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  13151054000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41102475                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41102475                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008538                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008538                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 37476.145424                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37476.145424                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2577                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2577                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       348341                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       348341                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12336940000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12336940000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008475                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008475                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 35416.273135                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35416.273135                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10644548                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10644548                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       305544                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       305544                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  18726224000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  18726224000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.027903                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027903                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61288.141806                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61288.141806                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        29449                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        29449                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       276095                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       276095                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  15396482000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  15396482000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025214                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025214                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 55765.160543                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55765.160543                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          599                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           599                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7820                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7820                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.928851                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.928851                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    409739000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    409739000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 103600.252845                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 103600.252845                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 160263415000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           506.817761                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52025170                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            628390                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             82.791212                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   506.817761                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989878                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989878                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          135                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          233                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          143                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         208872638                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        208872638                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 160263415000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 160263415000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
