Running: E:\Xilinx\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/arxitektonikh1/HRY415-project-3/code/Issue_unit_test_isim_beh.exe -prj C:/arxitektonikh1/HRY415-project-3/code/Issue_unit_test_beh.prj work.Issue_unit_test 
ISim O.87xd (signature 0xc3576ebc)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Parsing VHDL file "C:/arxitektonikh1/HRY415-project-3/code/Issue_unit.vhd" into library work
Parsing VHDL file "C:/arxitektonikh1/HRY415-project-3/code/Issue_unit_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity Issue_unit [issue_unit_default]
Compiling architecture behavior of entity issue_unit_test
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable C:/arxitektonikh1/HRY415-project-3/code/Issue_unit_test_isim_beh.exe
Fuse Memory Usage: 31720 KB
Fuse CPU Usage: 561 ms
