
LCD_I2C_Cube.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000589c  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e8  080059ac  080059ac  000069ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005a94  08005a94  00007060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005a94  08005a94  00006a94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005a9c  08005a9c  00007060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005a9c  08005a9c  00006a9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005aa0  08005aa0  00006aa0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08005aa4  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001bfc  20000060  08005b04  00007060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001c5c  08005b04  00007c5c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00007060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015ff4  00000000  00000000  00007089  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003171  00000000  00000000  0001d07d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001470  00000000  00000000  000201f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fe6  00000000  00000000  00021660  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000030d2  00000000  00000000  00022646  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016697  00000000  00000000  00025718  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00094ab0  00000000  00000000  0003bdaf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d085f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005ba8  00000000  00000000  000d08a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005b  00000000  00000000  000d644c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000060 	.word	0x20000060
 800012c:	00000000 	.word	0x00000000
 8000130:	08005994 	.word	0x08005994

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000064 	.word	0x20000064
 800014c:	08005994 	.word	0x08005994

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000160:	b580      	push	{r7, lr}
 8000162:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000164:	f000 fb8e 	bl	8000884 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000168:	f000 f828 	bl	80001bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800016c:	f000 f89a 	bl	80002a4 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000170:	f000 f86a 	bl	8000248 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  lcd_init();
 8000174:	f000 f956 	bl	8000424 <lcd_init>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000178:	f002 f9c2 	bl	8002500 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800017c:	4a09      	ldr	r2, [pc, #36]	@ (80001a4 <main+0x44>)
 800017e:	2100      	movs	r1, #0
 8000180:	4809      	ldr	r0, [pc, #36]	@ (80001a8 <main+0x48>)
 8000182:	f002 fa05 	bl	8002590 <osThreadNew>
 8000186:	4603      	mov	r3, r0
 8000188:	4a08      	ldr	r2, [pc, #32]	@ (80001ac <main+0x4c>)
 800018a:	6013      	str	r3, [r2, #0]

  /* creation of myTask02 */
  myTask02Handle = osThreadNew(StartTask02, NULL, &myTask02_attributes);
 800018c:	4a08      	ldr	r2, [pc, #32]	@ (80001b0 <main+0x50>)
 800018e:	2100      	movs	r1, #0
 8000190:	4808      	ldr	r0, [pc, #32]	@ (80001b4 <main+0x54>)
 8000192:	f002 f9fd 	bl	8002590 <osThreadNew>
 8000196:	4603      	mov	r3, r0
 8000198:	4a07      	ldr	r2, [pc, #28]	@ (80001b8 <main+0x58>)
 800019a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800019c:	f002 f9d2 	bl	8002544 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80001a0:	bf00      	nop
 80001a2:	e7fd      	b.n	80001a0 <main+0x40>
 80001a4:	080059ec 	.word	0x080059ec
 80001a8:	0800050d 	.word	0x0800050d
 80001ac:	200000d0 	.word	0x200000d0
 80001b0:	08005a10 	.word	0x08005a10
 80001b4:	0800052d 	.word	0x0800052d
 80001b8:	200000d4 	.word	0x200000d4

080001bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001bc:	b580      	push	{r7, lr}
 80001be:	b090      	sub	sp, #64	@ 0x40
 80001c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001c2:	f107 0318 	add.w	r3, r7, #24
 80001c6:	2228      	movs	r2, #40	@ 0x28
 80001c8:	2100      	movs	r1, #0
 80001ca:	4618      	mov	r0, r3
 80001cc:	f004 fef6 	bl	8004fbc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001d0:	1d3b      	adds	r3, r7, #4
 80001d2:	2200      	movs	r2, #0
 80001d4:	601a      	str	r2, [r3, #0]
 80001d6:	605a      	str	r2, [r3, #4]
 80001d8:	609a      	str	r2, [r3, #8]
 80001da:	60da      	str	r2, [r3, #12]
 80001dc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80001de:	2301      	movs	r3, #1
 80001e0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80001e2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80001e6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80001e8:	2300      	movs	r3, #0
 80001ea:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001ec:	2301      	movs	r3, #1
 80001ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80001f0:	2302      	movs	r3, #2
 80001f2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80001f4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80001f8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80001fa:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80001fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000200:	f107 0318 	add.w	r3, r7, #24
 8000204:	4618      	mov	r0, r3
 8000206:	f001 fab9 	bl	800177c <HAL_RCC_OscConfig>
 800020a:	4603      	mov	r3, r0
 800020c:	2b00      	cmp	r3, #0
 800020e:	d001      	beq.n	8000214 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000210:	f000 f9bc 	bl	800058c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000214:	230f      	movs	r3, #15
 8000216:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000218:	2302      	movs	r3, #2
 800021a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800021c:	2300      	movs	r3, #0
 800021e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000220:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000224:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000226:	2300      	movs	r3, #0
 8000228:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800022a:	1d3b      	adds	r3, r7, #4
 800022c:	2102      	movs	r1, #2
 800022e:	4618      	mov	r0, r3
 8000230:	f001 fd26 	bl	8001c80 <HAL_RCC_ClockConfig>
 8000234:	4603      	mov	r3, r0
 8000236:	2b00      	cmp	r3, #0
 8000238:	d001      	beq.n	800023e <SystemClock_Config+0x82>
  {
    Error_Handler();
 800023a:	f000 f9a7 	bl	800058c <Error_Handler>
  }
}
 800023e:	bf00      	nop
 8000240:	3740      	adds	r7, #64	@ 0x40
 8000242:	46bd      	mov	sp, r7
 8000244:	bd80      	pop	{r7, pc}
	...

08000248 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000248:	b580      	push	{r7, lr}
 800024a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800024c:	4b12      	ldr	r3, [pc, #72]	@ (8000298 <MX_I2C1_Init+0x50>)
 800024e:	4a13      	ldr	r2, [pc, #76]	@ (800029c <MX_I2C1_Init+0x54>)
 8000250:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000252:	4b11      	ldr	r3, [pc, #68]	@ (8000298 <MX_I2C1_Init+0x50>)
 8000254:	4a12      	ldr	r2, [pc, #72]	@ (80002a0 <MX_I2C1_Init+0x58>)
 8000256:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000258:	4b0f      	ldr	r3, [pc, #60]	@ (8000298 <MX_I2C1_Init+0x50>)
 800025a:	2200      	movs	r2, #0
 800025c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800025e:	4b0e      	ldr	r3, [pc, #56]	@ (8000298 <MX_I2C1_Init+0x50>)
 8000260:	2200      	movs	r2, #0
 8000262:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000264:	4b0c      	ldr	r3, [pc, #48]	@ (8000298 <MX_I2C1_Init+0x50>)
 8000266:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800026a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800026c:	4b0a      	ldr	r3, [pc, #40]	@ (8000298 <MX_I2C1_Init+0x50>)
 800026e:	2200      	movs	r2, #0
 8000270:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000272:	4b09      	ldr	r3, [pc, #36]	@ (8000298 <MX_I2C1_Init+0x50>)
 8000274:	2200      	movs	r2, #0
 8000276:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000278:	4b07      	ldr	r3, [pc, #28]	@ (8000298 <MX_I2C1_Init+0x50>)
 800027a:	2200      	movs	r2, #0
 800027c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800027e:	4b06      	ldr	r3, [pc, #24]	@ (8000298 <MX_I2C1_Init+0x50>)
 8000280:	2200      	movs	r2, #0
 8000282:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000284:	4804      	ldr	r0, [pc, #16]	@ (8000298 <MX_I2C1_Init+0x50>)
 8000286:	f000 fddd 	bl	8000e44 <HAL_I2C_Init>
 800028a:	4603      	mov	r3, r0
 800028c:	2b00      	cmp	r3, #0
 800028e:	d001      	beq.n	8000294 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000290:	f000 f97c 	bl	800058c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000294:	bf00      	nop
 8000296:	bd80      	pop	{r7, pc}
 8000298:	2000007c 	.word	0x2000007c
 800029c:	40005400 	.word	0x40005400
 80002a0:	000186a0 	.word	0x000186a0

080002a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80002a4:	b580      	push	{r7, lr}
 80002a6:	b088      	sub	sp, #32
 80002a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002aa:	f107 0310 	add.w	r3, r7, #16
 80002ae:	2200      	movs	r2, #0
 80002b0:	601a      	str	r2, [r3, #0]
 80002b2:	605a      	str	r2, [r3, #4]
 80002b4:	609a      	str	r2, [r3, #8]
 80002b6:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80002b8:	4b27      	ldr	r3, [pc, #156]	@ (8000358 <MX_GPIO_Init+0xb4>)
 80002ba:	699b      	ldr	r3, [r3, #24]
 80002bc:	4a26      	ldr	r2, [pc, #152]	@ (8000358 <MX_GPIO_Init+0xb4>)
 80002be:	f043 0320 	orr.w	r3, r3, #32
 80002c2:	6193      	str	r3, [r2, #24]
 80002c4:	4b24      	ldr	r3, [pc, #144]	@ (8000358 <MX_GPIO_Init+0xb4>)
 80002c6:	699b      	ldr	r3, [r3, #24]
 80002c8:	f003 0320 	and.w	r3, r3, #32
 80002cc:	60fb      	str	r3, [r7, #12]
 80002ce:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80002d0:	4b21      	ldr	r3, [pc, #132]	@ (8000358 <MX_GPIO_Init+0xb4>)
 80002d2:	699b      	ldr	r3, [r3, #24]
 80002d4:	4a20      	ldr	r2, [pc, #128]	@ (8000358 <MX_GPIO_Init+0xb4>)
 80002d6:	f043 0308 	orr.w	r3, r3, #8
 80002da:	6193      	str	r3, [r2, #24]
 80002dc:	4b1e      	ldr	r3, [pc, #120]	@ (8000358 <MX_GPIO_Init+0xb4>)
 80002de:	699b      	ldr	r3, [r3, #24]
 80002e0:	f003 0308 	and.w	r3, r3, #8
 80002e4:	60bb      	str	r3, [r7, #8]
 80002e6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002e8:	4b1b      	ldr	r3, [pc, #108]	@ (8000358 <MX_GPIO_Init+0xb4>)
 80002ea:	699b      	ldr	r3, [r3, #24]
 80002ec:	4a1a      	ldr	r2, [pc, #104]	@ (8000358 <MX_GPIO_Init+0xb4>)
 80002ee:	f043 0304 	orr.w	r3, r3, #4
 80002f2:	6193      	str	r3, [r2, #24]
 80002f4:	4b18      	ldr	r3, [pc, #96]	@ (8000358 <MX_GPIO_Init+0xb4>)
 80002f6:	699b      	ldr	r3, [r3, #24]
 80002f8:	f003 0304 	and.w	r3, r3, #4
 80002fc:	607b      	str	r3, [r7, #4]
 80002fe:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8000300:	2200      	movs	r2, #0
 8000302:	2101      	movs	r1, #1
 8000304:	4815      	ldr	r0, [pc, #84]	@ (800035c <MX_GPIO_Init+0xb8>)
 8000306:	f000 fd53 	bl	8000db0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800030a:	2301      	movs	r3, #1
 800030c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800030e:	2301      	movs	r3, #1
 8000310:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000312:	2300      	movs	r3, #0
 8000314:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000316:	2302      	movs	r3, #2
 8000318:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800031a:	f107 0310 	add.w	r3, r7, #16
 800031e:	4619      	mov	r1, r3
 8000320:	480e      	ldr	r0, [pc, #56]	@ (800035c <MX_GPIO_Init+0xb8>)
 8000322:	f000 fbc1 	bl	8000aa8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000326:	2302      	movs	r3, #2
 8000328:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800032a:	4b0d      	ldr	r3, [pc, #52]	@ (8000360 <MX_GPIO_Init+0xbc>)
 800032c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800032e:	2301      	movs	r3, #1
 8000330:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000332:	f107 0310 	add.w	r3, r7, #16
 8000336:	4619      	mov	r1, r3
 8000338:	4808      	ldr	r0, [pc, #32]	@ (800035c <MX_GPIO_Init+0xb8>)
 800033a:	f000 fbb5 	bl	8000aa8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 800033e:	2200      	movs	r2, #0
 8000340:	2105      	movs	r1, #5
 8000342:	2007      	movs	r0, #7
 8000344:	f000 fb85 	bl	8000a52 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000348:	2007      	movs	r0, #7
 800034a:	f000 fb9e 	bl	8000a8a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800034e:	bf00      	nop
 8000350:	3720      	adds	r7, #32
 8000352:	46bd      	mov	sp, r7
 8000354:	bd80      	pop	{r7, pc}
 8000356:	bf00      	nop
 8000358:	40021000 	.word	0x40021000
 800035c:	40010c00 	.word	0x40010c00
 8000360:	10110000 	.word	0x10110000

08000364 <lcd_cmd>:

/* USER CODE BEGIN 4 */
void lcd_cmd(uint8_t cmd)
{
 8000364:	b580      	push	{r7, lr}
 8000366:	b086      	sub	sp, #24
 8000368:	af02      	add	r7, sp, #8
 800036a:	4603      	mov	r3, r0
 800036c:	71fb      	strb	r3, [r7, #7]
	uint8_t cmd_high = cmd&(0xF0);
 800036e:	79fb      	ldrb	r3, [r7, #7]
 8000370:	f023 030f 	bic.w	r3, r3, #15
 8000374:	73fb      	strb	r3, [r7, #15]
	uint8_t cmd_low  = (cmd<<4)&(0xF0);
 8000376:	79fb      	ldrb	r3, [r7, #7]
 8000378:	011b      	lsls	r3, r3, #4
 800037a:	73bb      	strb	r3, [r7, #14]
	uint8_t data_t[4];
	data_t[0] = cmd_high|0x0C;
 800037c:	7bfb      	ldrb	r3, [r7, #15]
 800037e:	f043 030c 	orr.w	r3, r3, #12
 8000382:	b2db      	uxtb	r3, r3
 8000384:	723b      	strb	r3, [r7, #8]
	data_t[1] = cmd_high|0x08;
 8000386:	7bfb      	ldrb	r3, [r7, #15]
 8000388:	f043 0308 	orr.w	r3, r3, #8
 800038c:	b2db      	uxtb	r3, r3
 800038e:	727b      	strb	r3, [r7, #9]
	data_t[2] = cmd_low|0x0C;
 8000390:	7bbb      	ldrb	r3, [r7, #14]
 8000392:	f043 030c 	orr.w	r3, r3, #12
 8000396:	b2db      	uxtb	r3, r3
 8000398:	72bb      	strb	r3, [r7, #10]
	data_t[3] = cmd_low|0x08;
 800039a:	7bbb      	ldrb	r3, [r7, #14]
 800039c:	f043 0308 	orr.w	r3, r3, #8
 80003a0:	b2db      	uxtb	r3, r3
 80003a2:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit(&hi2c1, LCD_ADDRESS, data_t, 4, 100);
 80003a4:	f107 0208 	add.w	r2, r7, #8
 80003a8:	2364      	movs	r3, #100	@ 0x64
 80003aa:	9300      	str	r3, [sp, #0]
 80003ac:	2304      	movs	r3, #4
 80003ae:	214e      	movs	r1, #78	@ 0x4e
 80003b0:	4803      	ldr	r0, [pc, #12]	@ (80003c0 <lcd_cmd+0x5c>)
 80003b2:	f000 fe8b 	bl	80010cc <HAL_I2C_Master_Transmit>
}
 80003b6:	bf00      	nop
 80003b8:	3710      	adds	r7, #16
 80003ba:	46bd      	mov	sp, r7
 80003bc:	bd80      	pop	{r7, pc}
 80003be:	bf00      	nop
 80003c0:	2000007c 	.word	0x2000007c

080003c4 <lcd_data>:

void lcd_data(uint8_t data)
{
 80003c4:	b580      	push	{r7, lr}
 80003c6:	b086      	sub	sp, #24
 80003c8:	af02      	add	r7, sp, #8
 80003ca:	4603      	mov	r3, r0
 80003cc:	71fb      	strb	r3, [r7, #7]
	uint8_t data_high = data&(0xF0);
 80003ce:	79fb      	ldrb	r3, [r7, #7]
 80003d0:	f023 030f 	bic.w	r3, r3, #15
 80003d4:	73fb      	strb	r3, [r7, #15]
	uint8_t data_low  = (data<<4)&(0xF0);
 80003d6:	79fb      	ldrb	r3, [r7, #7]
 80003d8:	011b      	lsls	r3, r3, #4
 80003da:	73bb      	strb	r3, [r7, #14]
	uint8_t data_t[4];
	data_t[0] = data_high|0x0D;
 80003dc:	7bfb      	ldrb	r3, [r7, #15]
 80003de:	f043 030d 	orr.w	r3, r3, #13
 80003e2:	b2db      	uxtb	r3, r3
 80003e4:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_high|0x09;
 80003e6:	7bfb      	ldrb	r3, [r7, #15]
 80003e8:	f043 0309 	orr.w	r3, r3, #9
 80003ec:	b2db      	uxtb	r3, r3
 80003ee:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_low|0x0D;
 80003f0:	7bbb      	ldrb	r3, [r7, #14]
 80003f2:	f043 030d 	orr.w	r3, r3, #13
 80003f6:	b2db      	uxtb	r3, r3
 80003f8:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_low|0x09;
 80003fa:	7bbb      	ldrb	r3, [r7, #14]
 80003fc:	f043 0309 	orr.w	r3, r3, #9
 8000400:	b2db      	uxtb	r3, r3
 8000402:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit(&hi2c1, LCD_ADDRESS, data_t, 4, 100);
 8000404:	f107 0208 	add.w	r2, r7, #8
 8000408:	2364      	movs	r3, #100	@ 0x64
 800040a:	9300      	str	r3, [sp, #0]
 800040c:	2304      	movs	r3, #4
 800040e:	214e      	movs	r1, #78	@ 0x4e
 8000410:	4803      	ldr	r0, [pc, #12]	@ (8000420 <lcd_data+0x5c>)
 8000412:	f000 fe5b 	bl	80010cc <HAL_I2C_Master_Transmit>
}
 8000416:	bf00      	nop
 8000418:	3710      	adds	r7, #16
 800041a:	46bd      	mov	sp, r7
 800041c:	bd80      	pop	{r7, pc}
 800041e:	bf00      	nop
 8000420:	2000007c 	.word	0x2000007c

08000424 <lcd_init>:

void lcd_init()
{
 8000424:	b580      	push	{r7, lr}
 8000426:	af00      	add	r7, sp, #0
	lcd_cmd(0x32); 	// set 4 bit mode
 8000428:	2032      	movs	r0, #50	@ 0x32
 800042a:	f7ff ff9b 	bl	8000364 <lcd_cmd>
	lcd_cmd(0x28); 	// set 4 bit mode
 800042e:	2028      	movs	r0, #40	@ 0x28
 8000430:	f7ff ff98 	bl	8000364 <lcd_cmd>
	lcd_cmd(0x0C); 	// lcd on cursor off
 8000434:	200c      	movs	r0, #12
 8000436:	f7ff ff95 	bl	8000364 <lcd_cmd>
	lcd_cmd(0x01); 	// clear
 800043a:	2001      	movs	r0, #1
 800043c:	f7ff ff92 	bl	8000364 <lcd_cmd>
}
 8000440:	bf00      	nop
 8000442:	bd80      	pop	{r7, pc}

08000444 <lcd_setcursor>:
void lcd_setcursor(uint8_t row, uint8_t col)
{
 8000444:	b580      	push	{r7, lr}
 8000446:	b084      	sub	sp, #16
 8000448:	af00      	add	r7, sp, #0
 800044a:	4603      	mov	r3, r0
 800044c:	460a      	mov	r2, r1
 800044e:	71fb      	strb	r3, [r7, #7]
 8000450:	4613      	mov	r3, r2
 8000452:	71bb      	strb	r3, [r7, #6]
    uint8_t address = (row == 0) ? 0x80 : 0xC0;
 8000454:	79fb      	ldrb	r3, [r7, #7]
 8000456:	2b00      	cmp	r3, #0
 8000458:	d101      	bne.n	800045e <lcd_setcursor+0x1a>
 800045a:	2380      	movs	r3, #128	@ 0x80
 800045c:	e000      	b.n	8000460 <lcd_setcursor+0x1c>
 800045e:	23c0      	movs	r3, #192	@ 0xc0
 8000460:	73fb      	strb	r3, [r7, #15]
    lcd_cmd(address + col);
 8000462:	7bfa      	ldrb	r2, [r7, #15]
 8000464:	79bb      	ldrb	r3, [r7, #6]
 8000466:	4413      	add	r3, r2
 8000468:	b2db      	uxtb	r3, r3
 800046a:	4618      	mov	r0, r3
 800046c:	f7ff ff7a 	bl	8000364 <lcd_cmd>
}
 8000470:	bf00      	nop
 8000472:	3710      	adds	r7, #16
 8000474:	46bd      	mov	sp, r7
 8000476:	bd80      	pop	{r7, pc}

08000478 <lcd_string>:
void lcd_string(uint8_t *str)
{
 8000478:	b590      	push	{r4, r7, lr}
 800047a:	b085      	sub	sp, #20
 800047c:	af00      	add	r7, sp, #0
 800047e:	6078      	str	r0, [r7, #4]
	uint8_t i=0;
 8000480:	2300      	movs	r3, #0
 8000482:	73fb      	strb	r3, [r7, #15]
	for(i=0; i<strlen(str); i++)
 8000484:	2300      	movs	r3, #0
 8000486:	73fb      	strb	r3, [r7, #15]
 8000488:	e009      	b.n	800049e <lcd_string+0x26>
	{
		lcd_data(str[i]);
 800048a:	7bfb      	ldrb	r3, [r7, #15]
 800048c:	687a      	ldr	r2, [r7, #4]
 800048e:	4413      	add	r3, r2
 8000490:	781b      	ldrb	r3, [r3, #0]
 8000492:	4618      	mov	r0, r3
 8000494:	f7ff ff96 	bl	80003c4 <lcd_data>
	for(i=0; i<strlen(str); i++)
 8000498:	7bfb      	ldrb	r3, [r7, #15]
 800049a:	3301      	adds	r3, #1
 800049c:	73fb      	strb	r3, [r7, #15]
 800049e:	7bfc      	ldrb	r4, [r7, #15]
 80004a0:	6878      	ldr	r0, [r7, #4]
 80004a2:	f7ff fe55 	bl	8000150 <strlen>
 80004a6:	4603      	mov	r3, r0
 80004a8:	429c      	cmp	r4, r3
 80004aa:	d3ee      	bcc.n	800048a <lcd_string+0x12>
	}
}
 80004ac:	bf00      	nop
 80004ae:	bf00      	nop
 80004b0:	3714      	adds	r7, #20
 80004b2:	46bd      	mov	sp, r7
 80004b4:	bd90      	pop	{r4, r7, pc}
	...

080004b8 <lcd_number>:

void lcd_number(int num)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	b086      	sub	sp, #24
 80004bc:	af00      	add	r7, sp, #0
 80004be:	6078      	str	r0, [r7, #4]
	uint8_t temp[16];
	sprintf(temp,"%d",num);
 80004c0:	f107 0308 	add.w	r3, r7, #8
 80004c4:	687a      	ldr	r2, [r7, #4]
 80004c6:	4906      	ldr	r1, [pc, #24]	@ (80004e0 <lcd_number+0x28>)
 80004c8:	4618      	mov	r0, r3
 80004ca:	f004 fd55 	bl	8004f78 <siprintf>
	lcd_string(temp);
 80004ce:	f107 0308 	add.w	r3, r7, #8
 80004d2:	4618      	mov	r0, r3
 80004d4:	f7ff ffd0 	bl	8000478 <lcd_string>
}
 80004d8:	bf00      	nop
 80004da:	3718      	adds	r7, #24
 80004dc:	46bd      	mov	sp, r7
 80004de:	bd80      	pop	{r7, pc}
 80004e0:	080059c4 	.word	0x080059c4

080004e4 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80004e4:	b480      	push	{r7}
 80004e6:	b083      	sub	sp, #12
 80004e8:	af00      	add	r7, sp, #0
 80004ea:	4603      	mov	r3, r0
 80004ec:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_1)
 80004ee:	88fb      	ldrh	r3, [r7, #6]
 80004f0:	2b02      	cmp	r3, #2
 80004f2:	d104      	bne.n	80004fe <HAL_GPIO_EXTI_Callback+0x1a>
	{
		//while(GPIO_Pin == GPIO_PIN_1);
		count++;
 80004f4:	4b04      	ldr	r3, [pc, #16]	@ (8000508 <HAL_GPIO_EXTI_Callback+0x24>)
 80004f6:	681b      	ldr	r3, [r3, #0]
 80004f8:	3301      	adds	r3, #1
 80004fa:	4a03      	ldr	r2, [pc, #12]	@ (8000508 <HAL_GPIO_EXTI_Callback+0x24>)
 80004fc:	6013      	str	r3, [r2, #0]
	}
}
 80004fe:	bf00      	nop
 8000500:	370c      	adds	r7, #12
 8000502:	46bd      	mov	sp, r7
 8000504:	bc80      	pop	{r7}
 8000506:	4770      	bx	lr
 8000508:	200000d8 	.word	0x200000d8

0800050c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 800050c:	b580      	push	{r7, lr}
 800050e:	b082      	sub	sp, #8
 8000510:	af00      	add	r7, sp, #0
 8000512:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 8000514:	2101      	movs	r1, #1
 8000516:	4804      	ldr	r0, [pc, #16]	@ (8000528 <StartDefaultTask+0x1c>)
 8000518:	f000 fc62 	bl	8000de0 <HAL_GPIO_TogglePin>
    osDelay(1000);
 800051c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000520:	f002 f8c8 	bl	80026b4 <osDelay>
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 8000524:	bf00      	nop
 8000526:	e7f5      	b.n	8000514 <StartDefaultTask+0x8>
 8000528:	40010c00 	.word	0x40010c00

0800052c <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 800052c:	b580      	push	{r7, lr}
 800052e:	b082      	sub	sp, #8
 8000530:	af00      	add	r7, sp, #0
 8000532:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {
	  lcd_setcursor(0,0);
 8000534:	2100      	movs	r1, #0
 8000536:	2000      	movs	r0, #0
 8000538:	f7ff ff84 	bl	8000444 <lcd_setcursor>
	  lcd_string("Gia tri:");
 800053c:	4808      	ldr	r0, [pc, #32]	@ (8000560 <StartTask02+0x34>)
 800053e:	f7ff ff9b 	bl	8000478 <lcd_string>
	  lcd_setcursor(1,0);
 8000542:	2100      	movs	r1, #0
 8000544:	2001      	movs	r0, #1
 8000546:	f7ff ff7d 	bl	8000444 <lcd_setcursor>
	  lcd_number(count);
 800054a:	4b06      	ldr	r3, [pc, #24]	@ (8000564 <StartTask02+0x38>)
 800054c:	681b      	ldr	r3, [r3, #0]
 800054e:	4618      	mov	r0, r3
 8000550:	f7ff ffb2 	bl	80004b8 <lcd_number>
    osDelay(100);
 8000554:	2064      	movs	r0, #100	@ 0x64
 8000556:	f002 f8ad 	bl	80026b4 <osDelay>
	  lcd_setcursor(0,0);
 800055a:	bf00      	nop
 800055c:	e7ea      	b.n	8000534 <StartTask02+0x8>
 800055e:	bf00      	nop
 8000560:	080059c8 	.word	0x080059c8
 8000564:	200000d8 	.word	0x200000d8

08000568 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b082      	sub	sp, #8
 800056c:	af00      	add	r7, sp, #0
 800056e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	681b      	ldr	r3, [r3, #0]
 8000574:	4a04      	ldr	r2, [pc, #16]	@ (8000588 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000576:	4293      	cmp	r3, r2
 8000578:	d101      	bne.n	800057e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800057a:	f000 f999 	bl	80008b0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800057e:	bf00      	nop
 8000580:	3708      	adds	r7, #8
 8000582:	46bd      	mov	sp, r7
 8000584:	bd80      	pop	{r7, pc}
 8000586:	bf00      	nop
 8000588:	40012c00 	.word	0x40012c00

0800058c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800058c:	b480      	push	{r7}
 800058e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000590:	b672      	cpsid	i
}
 8000592:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000594:	bf00      	nop
 8000596:	e7fd      	b.n	8000594 <Error_Handler+0x8>

08000598 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	b084      	sub	sp, #16
 800059c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800059e:	4b18      	ldr	r3, [pc, #96]	@ (8000600 <HAL_MspInit+0x68>)
 80005a0:	699b      	ldr	r3, [r3, #24]
 80005a2:	4a17      	ldr	r2, [pc, #92]	@ (8000600 <HAL_MspInit+0x68>)
 80005a4:	f043 0301 	orr.w	r3, r3, #1
 80005a8:	6193      	str	r3, [r2, #24]
 80005aa:	4b15      	ldr	r3, [pc, #84]	@ (8000600 <HAL_MspInit+0x68>)
 80005ac:	699b      	ldr	r3, [r3, #24]
 80005ae:	f003 0301 	and.w	r3, r3, #1
 80005b2:	60bb      	str	r3, [r7, #8]
 80005b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005b6:	4b12      	ldr	r3, [pc, #72]	@ (8000600 <HAL_MspInit+0x68>)
 80005b8:	69db      	ldr	r3, [r3, #28]
 80005ba:	4a11      	ldr	r2, [pc, #68]	@ (8000600 <HAL_MspInit+0x68>)
 80005bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80005c0:	61d3      	str	r3, [r2, #28]
 80005c2:	4b0f      	ldr	r3, [pc, #60]	@ (8000600 <HAL_MspInit+0x68>)
 80005c4:	69db      	ldr	r3, [r3, #28]
 80005c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80005ca:	607b      	str	r3, [r7, #4]
 80005cc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80005ce:	2200      	movs	r2, #0
 80005d0:	210f      	movs	r1, #15
 80005d2:	f06f 0001 	mvn.w	r0, #1
 80005d6:	f000 fa3c 	bl	8000a52 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80005da:	4b0a      	ldr	r3, [pc, #40]	@ (8000604 <HAL_MspInit+0x6c>)
 80005dc:	685b      	ldr	r3, [r3, #4]
 80005de:	60fb      	str	r3, [r7, #12]
 80005e0:	68fb      	ldr	r3, [r7, #12]
 80005e2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80005e6:	60fb      	str	r3, [r7, #12]
 80005e8:	68fb      	ldr	r3, [r7, #12]
 80005ea:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80005ee:	60fb      	str	r3, [r7, #12]
 80005f0:	4a04      	ldr	r2, [pc, #16]	@ (8000604 <HAL_MspInit+0x6c>)
 80005f2:	68fb      	ldr	r3, [r7, #12]
 80005f4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005f6:	bf00      	nop
 80005f8:	3710      	adds	r7, #16
 80005fa:	46bd      	mov	sp, r7
 80005fc:	bd80      	pop	{r7, pc}
 80005fe:	bf00      	nop
 8000600:	40021000 	.word	0x40021000
 8000604:	40010000 	.word	0x40010000

08000608 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b088      	sub	sp, #32
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000610:	f107 0310 	add.w	r3, r7, #16
 8000614:	2200      	movs	r2, #0
 8000616:	601a      	str	r2, [r3, #0]
 8000618:	605a      	str	r2, [r3, #4]
 800061a:	609a      	str	r2, [r3, #8]
 800061c:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	681b      	ldr	r3, [r3, #0]
 8000622:	4a15      	ldr	r2, [pc, #84]	@ (8000678 <HAL_I2C_MspInit+0x70>)
 8000624:	4293      	cmp	r3, r2
 8000626:	d123      	bne.n	8000670 <HAL_I2C_MspInit+0x68>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000628:	4b14      	ldr	r3, [pc, #80]	@ (800067c <HAL_I2C_MspInit+0x74>)
 800062a:	699b      	ldr	r3, [r3, #24]
 800062c:	4a13      	ldr	r2, [pc, #76]	@ (800067c <HAL_I2C_MspInit+0x74>)
 800062e:	f043 0308 	orr.w	r3, r3, #8
 8000632:	6193      	str	r3, [r2, #24]
 8000634:	4b11      	ldr	r3, [pc, #68]	@ (800067c <HAL_I2C_MspInit+0x74>)
 8000636:	699b      	ldr	r3, [r3, #24]
 8000638:	f003 0308 	and.w	r3, r3, #8
 800063c:	60fb      	str	r3, [r7, #12]
 800063e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000640:	23c0      	movs	r3, #192	@ 0xc0
 8000642:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000644:	2312      	movs	r3, #18
 8000646:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000648:	2303      	movs	r3, #3
 800064a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800064c:	f107 0310 	add.w	r3, r7, #16
 8000650:	4619      	mov	r1, r3
 8000652:	480b      	ldr	r0, [pc, #44]	@ (8000680 <HAL_I2C_MspInit+0x78>)
 8000654:	f000 fa28 	bl	8000aa8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000658:	4b08      	ldr	r3, [pc, #32]	@ (800067c <HAL_I2C_MspInit+0x74>)
 800065a:	69db      	ldr	r3, [r3, #28]
 800065c:	4a07      	ldr	r2, [pc, #28]	@ (800067c <HAL_I2C_MspInit+0x74>)
 800065e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000662:	61d3      	str	r3, [r2, #28]
 8000664:	4b05      	ldr	r3, [pc, #20]	@ (800067c <HAL_I2C_MspInit+0x74>)
 8000666:	69db      	ldr	r3, [r3, #28]
 8000668:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800066c:	60bb      	str	r3, [r7, #8]
 800066e:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000670:	bf00      	nop
 8000672:	3720      	adds	r7, #32
 8000674:	46bd      	mov	sp, r7
 8000676:	bd80      	pop	{r7, pc}
 8000678:	40005400 	.word	0x40005400
 800067c:	40021000 	.word	0x40021000
 8000680:	40010c00 	.word	0x40010c00

08000684 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b08c      	sub	sp, #48	@ 0x30
 8000688:	af00      	add	r7, sp, #0
 800068a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 800068c:	2300      	movs	r3, #0
 800068e:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000690:	2300      	movs	r3, #0
 8000692:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8000694:	2300      	movs	r3, #0
 8000696:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800069a:	4b2e      	ldr	r3, [pc, #184]	@ (8000754 <HAL_InitTick+0xd0>)
 800069c:	699b      	ldr	r3, [r3, #24]
 800069e:	4a2d      	ldr	r2, [pc, #180]	@ (8000754 <HAL_InitTick+0xd0>)
 80006a0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80006a4:	6193      	str	r3, [r2, #24]
 80006a6:	4b2b      	ldr	r3, [pc, #172]	@ (8000754 <HAL_InitTick+0xd0>)
 80006a8:	699b      	ldr	r3, [r3, #24]
 80006aa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80006ae:	60bb      	str	r3, [r7, #8]
 80006b0:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80006b2:	f107 020c 	add.w	r2, r7, #12
 80006b6:	f107 0310 	add.w	r3, r7, #16
 80006ba:	4611      	mov	r1, r2
 80006bc:	4618      	mov	r0, r3
 80006be:	f001 fc4f 	bl	8001f60 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80006c2:	f001 fc39 	bl	8001f38 <HAL_RCC_GetPCLK2Freq>
 80006c6:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80006c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80006ca:	4a23      	ldr	r2, [pc, #140]	@ (8000758 <HAL_InitTick+0xd4>)
 80006cc:	fba2 2303 	umull	r2, r3, r2, r3
 80006d0:	0c9b      	lsrs	r3, r3, #18
 80006d2:	3b01      	subs	r3, #1
 80006d4:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80006d6:	4b21      	ldr	r3, [pc, #132]	@ (800075c <HAL_InitTick+0xd8>)
 80006d8:	4a21      	ldr	r2, [pc, #132]	@ (8000760 <HAL_InitTick+0xdc>)
 80006da:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80006dc:	4b1f      	ldr	r3, [pc, #124]	@ (800075c <HAL_InitTick+0xd8>)
 80006de:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80006e2:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80006e4:	4a1d      	ldr	r2, [pc, #116]	@ (800075c <HAL_InitTick+0xd8>)
 80006e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80006e8:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80006ea:	4b1c      	ldr	r3, [pc, #112]	@ (800075c <HAL_InitTick+0xd8>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006f0:	4b1a      	ldr	r3, [pc, #104]	@ (800075c <HAL_InitTick+0xd8>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80006f6:	4b19      	ldr	r3, [pc, #100]	@ (800075c <HAL_InitTick+0xd8>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80006fc:	4817      	ldr	r0, [pc, #92]	@ (800075c <HAL_InitTick+0xd8>)
 80006fe:	f001 fc7d 	bl	8001ffc <HAL_TIM_Base_Init>
 8000702:	4603      	mov	r3, r0
 8000704:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000708:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800070c:	2b00      	cmp	r3, #0
 800070e:	d11b      	bne.n	8000748 <HAL_InitTick+0xc4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000710:	4812      	ldr	r0, [pc, #72]	@ (800075c <HAL_InitTick+0xd8>)
 8000712:	f001 fccb 	bl	80020ac <HAL_TIM_Base_Start_IT>
 8000716:	4603      	mov	r3, r0
 8000718:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 800071c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000720:	2b00      	cmp	r3, #0
 8000722:	d111      	bne.n	8000748 <HAL_InitTick+0xc4>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8000724:	2019      	movs	r0, #25
 8000726:	f000 f9b0 	bl	8000a8a <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	2b0f      	cmp	r3, #15
 800072e:	d808      	bhi.n	8000742 <HAL_InitTick+0xbe>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 8000730:	2200      	movs	r2, #0
 8000732:	6879      	ldr	r1, [r7, #4]
 8000734:	2019      	movs	r0, #25
 8000736:	f000 f98c 	bl	8000a52 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800073a:	4a0a      	ldr	r2, [pc, #40]	@ (8000764 <HAL_InitTick+0xe0>)
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	6013      	str	r3, [r2, #0]
 8000740:	e002      	b.n	8000748 <HAL_InitTick+0xc4>
      }
      else
      {
        status = HAL_ERROR;
 8000742:	2301      	movs	r3, #1
 8000744:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000748:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800074c:	4618      	mov	r0, r3
 800074e:	3730      	adds	r7, #48	@ 0x30
 8000750:	46bd      	mov	sp, r7
 8000752:	bd80      	pop	{r7, pc}
 8000754:	40021000 	.word	0x40021000
 8000758:	431bde83 	.word	0x431bde83
 800075c:	200000dc 	.word	0x200000dc
 8000760:	40012c00 	.word	0x40012c00
 8000764:	20000004 	.word	0x20000004

08000768 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000768:	b480      	push	{r7}
 800076a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800076c:	bf00      	nop
 800076e:	e7fd      	b.n	800076c <NMI_Handler+0x4>

08000770 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000770:	b480      	push	{r7}
 8000772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000774:	bf00      	nop
 8000776:	e7fd      	b.n	8000774 <HardFault_Handler+0x4>

08000778 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000778:	b480      	push	{r7}
 800077a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800077c:	bf00      	nop
 800077e:	e7fd      	b.n	800077c <MemManage_Handler+0x4>

08000780 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000780:	b480      	push	{r7}
 8000782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000784:	bf00      	nop
 8000786:	e7fd      	b.n	8000784 <BusFault_Handler+0x4>

08000788 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000788:	b480      	push	{r7}
 800078a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800078c:	bf00      	nop
 800078e:	e7fd      	b.n	800078c <UsageFault_Handler+0x4>

08000790 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000790:	b480      	push	{r7}
 8000792:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000794:	bf00      	nop
 8000796:	46bd      	mov	sp, r7
 8000798:	bc80      	pop	{r7}
 800079a:	4770      	bx	lr

0800079c <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */
	//count++;
  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 80007a0:	2002      	movs	r0, #2
 80007a2:	f000 fb37 	bl	8000e14 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80007a6:	bf00      	nop
 80007a8:	bd80      	pop	{r7, pc}
	...

080007ac <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80007b0:	4802      	ldr	r0, [pc, #8]	@ (80007bc <TIM1_UP_IRQHandler+0x10>)
 80007b2:	f001 fccd 	bl	8002150 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80007b6:	bf00      	nop
 80007b8:	bd80      	pop	{r7, pc}
 80007ba:	bf00      	nop
 80007bc:	200000dc 	.word	0x200000dc

080007c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b086      	sub	sp, #24
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80007c8:	4a14      	ldr	r2, [pc, #80]	@ (800081c <_sbrk+0x5c>)
 80007ca:	4b15      	ldr	r3, [pc, #84]	@ (8000820 <_sbrk+0x60>)
 80007cc:	1ad3      	subs	r3, r2, r3
 80007ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80007d0:	697b      	ldr	r3, [r7, #20]
 80007d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80007d4:	4b13      	ldr	r3, [pc, #76]	@ (8000824 <_sbrk+0x64>)
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d102      	bne.n	80007e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80007dc:	4b11      	ldr	r3, [pc, #68]	@ (8000824 <_sbrk+0x64>)
 80007de:	4a12      	ldr	r2, [pc, #72]	@ (8000828 <_sbrk+0x68>)
 80007e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80007e2:	4b10      	ldr	r3, [pc, #64]	@ (8000824 <_sbrk+0x64>)
 80007e4:	681a      	ldr	r2, [r3, #0]
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	4413      	add	r3, r2
 80007ea:	693a      	ldr	r2, [r7, #16]
 80007ec:	429a      	cmp	r2, r3
 80007ee:	d207      	bcs.n	8000800 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80007f0:	f004 fc4a 	bl	8005088 <__errno>
 80007f4:	4603      	mov	r3, r0
 80007f6:	220c      	movs	r2, #12
 80007f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80007fa:	f04f 33ff 	mov.w	r3, #4294967295
 80007fe:	e009      	b.n	8000814 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000800:	4b08      	ldr	r3, [pc, #32]	@ (8000824 <_sbrk+0x64>)
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000806:	4b07      	ldr	r3, [pc, #28]	@ (8000824 <_sbrk+0x64>)
 8000808:	681a      	ldr	r2, [r3, #0]
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	4413      	add	r3, r2
 800080e:	4a05      	ldr	r2, [pc, #20]	@ (8000824 <_sbrk+0x64>)
 8000810:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000812:	68fb      	ldr	r3, [r7, #12]
}
 8000814:	4618      	mov	r0, r3
 8000816:	3718      	adds	r7, #24
 8000818:	46bd      	mov	sp, r7
 800081a:	bd80      	pop	{r7, pc}
 800081c:	20005000 	.word	0x20005000
 8000820:	00000400 	.word	0x00000400
 8000824:	20000124 	.word	0x20000124
 8000828:	20001c60 	.word	0x20001c60

0800082c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800082c:	b480      	push	{r7}
 800082e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000830:	bf00      	nop
 8000832:	46bd      	mov	sp, r7
 8000834:	bc80      	pop	{r7}
 8000836:	4770      	bx	lr

08000838 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000838:	f7ff fff8 	bl	800082c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800083c:	480b      	ldr	r0, [pc, #44]	@ (800086c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800083e:	490c      	ldr	r1, [pc, #48]	@ (8000870 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000840:	4a0c      	ldr	r2, [pc, #48]	@ (8000874 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000842:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000844:	e002      	b.n	800084c <LoopCopyDataInit>

08000846 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000846:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000848:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800084a:	3304      	adds	r3, #4

0800084c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800084c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800084e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000850:	d3f9      	bcc.n	8000846 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000852:	4a09      	ldr	r2, [pc, #36]	@ (8000878 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000854:	4c09      	ldr	r4, [pc, #36]	@ (800087c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000856:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000858:	e001      	b.n	800085e <LoopFillZerobss>

0800085a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800085a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800085c:	3204      	adds	r2, #4

0800085e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800085e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000860:	d3fb      	bcc.n	800085a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000862:	f004 fc17 	bl	8005094 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000866:	f7ff fc7b 	bl	8000160 <main>
  bx lr
 800086a:	4770      	bx	lr
  ldr r0, =_sdata
 800086c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000870:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000874:	08005aa4 	.word	0x08005aa4
  ldr r2, =_sbss
 8000878:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 800087c:	20001c5c 	.word	0x20001c5c

08000880 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000880:	e7fe      	b.n	8000880 <ADC1_2_IRQHandler>
	...

08000884 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000888:	4b08      	ldr	r3, [pc, #32]	@ (80008ac <HAL_Init+0x28>)
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	4a07      	ldr	r2, [pc, #28]	@ (80008ac <HAL_Init+0x28>)
 800088e:	f043 0310 	orr.w	r3, r3, #16
 8000892:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000894:	2003      	movs	r0, #3
 8000896:	f000 f8d1 	bl	8000a3c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800089a:	200f      	movs	r0, #15
 800089c:	f7ff fef2 	bl	8000684 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80008a0:	f7ff fe7a 	bl	8000598 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80008a4:	2300      	movs	r3, #0
}
 80008a6:	4618      	mov	r0, r3
 80008a8:	bd80      	pop	{r7, pc}
 80008aa:	bf00      	nop
 80008ac:	40022000 	.word	0x40022000

080008b0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008b0:	b480      	push	{r7}
 80008b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80008b4:	4b05      	ldr	r3, [pc, #20]	@ (80008cc <HAL_IncTick+0x1c>)
 80008b6:	781b      	ldrb	r3, [r3, #0]
 80008b8:	461a      	mov	r2, r3
 80008ba:	4b05      	ldr	r3, [pc, #20]	@ (80008d0 <HAL_IncTick+0x20>)
 80008bc:	681b      	ldr	r3, [r3, #0]
 80008be:	4413      	add	r3, r2
 80008c0:	4a03      	ldr	r2, [pc, #12]	@ (80008d0 <HAL_IncTick+0x20>)
 80008c2:	6013      	str	r3, [r2, #0]
}
 80008c4:	bf00      	nop
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bc80      	pop	{r7}
 80008ca:	4770      	bx	lr
 80008cc:	20000008 	.word	0x20000008
 80008d0:	20000128 	.word	0x20000128

080008d4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80008d4:	b480      	push	{r7}
 80008d6:	af00      	add	r7, sp, #0
  return uwTick;
 80008d8:	4b02      	ldr	r3, [pc, #8]	@ (80008e4 <HAL_GetTick+0x10>)
 80008da:	681b      	ldr	r3, [r3, #0]
}
 80008dc:	4618      	mov	r0, r3
 80008de:	46bd      	mov	sp, r7
 80008e0:	bc80      	pop	{r7}
 80008e2:	4770      	bx	lr
 80008e4:	20000128 	.word	0x20000128

080008e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008e8:	b480      	push	{r7}
 80008ea:	b085      	sub	sp, #20
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	f003 0307 	and.w	r3, r3, #7
 80008f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80008f8:	4b0c      	ldr	r3, [pc, #48]	@ (800092c <__NVIC_SetPriorityGrouping+0x44>)
 80008fa:	68db      	ldr	r3, [r3, #12]
 80008fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80008fe:	68ba      	ldr	r2, [r7, #8]
 8000900:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000904:	4013      	ands	r3, r2
 8000906:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000908:	68fb      	ldr	r3, [r7, #12]
 800090a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800090c:	68bb      	ldr	r3, [r7, #8]
 800090e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000910:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000914:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000918:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800091a:	4a04      	ldr	r2, [pc, #16]	@ (800092c <__NVIC_SetPriorityGrouping+0x44>)
 800091c:	68bb      	ldr	r3, [r7, #8]
 800091e:	60d3      	str	r3, [r2, #12]
}
 8000920:	bf00      	nop
 8000922:	3714      	adds	r7, #20
 8000924:	46bd      	mov	sp, r7
 8000926:	bc80      	pop	{r7}
 8000928:	4770      	bx	lr
 800092a:	bf00      	nop
 800092c:	e000ed00 	.word	0xe000ed00

08000930 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000930:	b480      	push	{r7}
 8000932:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000934:	4b04      	ldr	r3, [pc, #16]	@ (8000948 <__NVIC_GetPriorityGrouping+0x18>)
 8000936:	68db      	ldr	r3, [r3, #12]
 8000938:	0a1b      	lsrs	r3, r3, #8
 800093a:	f003 0307 	and.w	r3, r3, #7
}
 800093e:	4618      	mov	r0, r3
 8000940:	46bd      	mov	sp, r7
 8000942:	bc80      	pop	{r7}
 8000944:	4770      	bx	lr
 8000946:	bf00      	nop
 8000948:	e000ed00 	.word	0xe000ed00

0800094c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800094c:	b480      	push	{r7}
 800094e:	b083      	sub	sp, #12
 8000950:	af00      	add	r7, sp, #0
 8000952:	4603      	mov	r3, r0
 8000954:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000956:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800095a:	2b00      	cmp	r3, #0
 800095c:	db0b      	blt.n	8000976 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800095e:	79fb      	ldrb	r3, [r7, #7]
 8000960:	f003 021f 	and.w	r2, r3, #31
 8000964:	4906      	ldr	r1, [pc, #24]	@ (8000980 <__NVIC_EnableIRQ+0x34>)
 8000966:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800096a:	095b      	lsrs	r3, r3, #5
 800096c:	2001      	movs	r0, #1
 800096e:	fa00 f202 	lsl.w	r2, r0, r2
 8000972:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000976:	bf00      	nop
 8000978:	370c      	adds	r7, #12
 800097a:	46bd      	mov	sp, r7
 800097c:	bc80      	pop	{r7}
 800097e:	4770      	bx	lr
 8000980:	e000e100 	.word	0xe000e100

08000984 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000984:	b480      	push	{r7}
 8000986:	b083      	sub	sp, #12
 8000988:	af00      	add	r7, sp, #0
 800098a:	4603      	mov	r3, r0
 800098c:	6039      	str	r1, [r7, #0]
 800098e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000990:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000994:	2b00      	cmp	r3, #0
 8000996:	db0a      	blt.n	80009ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000998:	683b      	ldr	r3, [r7, #0]
 800099a:	b2da      	uxtb	r2, r3
 800099c:	490c      	ldr	r1, [pc, #48]	@ (80009d0 <__NVIC_SetPriority+0x4c>)
 800099e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009a2:	0112      	lsls	r2, r2, #4
 80009a4:	b2d2      	uxtb	r2, r2
 80009a6:	440b      	add	r3, r1
 80009a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80009ac:	e00a      	b.n	80009c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009ae:	683b      	ldr	r3, [r7, #0]
 80009b0:	b2da      	uxtb	r2, r3
 80009b2:	4908      	ldr	r1, [pc, #32]	@ (80009d4 <__NVIC_SetPriority+0x50>)
 80009b4:	79fb      	ldrb	r3, [r7, #7]
 80009b6:	f003 030f 	and.w	r3, r3, #15
 80009ba:	3b04      	subs	r3, #4
 80009bc:	0112      	lsls	r2, r2, #4
 80009be:	b2d2      	uxtb	r2, r2
 80009c0:	440b      	add	r3, r1
 80009c2:	761a      	strb	r2, [r3, #24]
}
 80009c4:	bf00      	nop
 80009c6:	370c      	adds	r7, #12
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bc80      	pop	{r7}
 80009cc:	4770      	bx	lr
 80009ce:	bf00      	nop
 80009d0:	e000e100 	.word	0xe000e100
 80009d4:	e000ed00 	.word	0xe000ed00

080009d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009d8:	b480      	push	{r7}
 80009da:	b089      	sub	sp, #36	@ 0x24
 80009dc:	af00      	add	r7, sp, #0
 80009de:	60f8      	str	r0, [r7, #12]
 80009e0:	60b9      	str	r1, [r7, #8]
 80009e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80009e4:	68fb      	ldr	r3, [r7, #12]
 80009e6:	f003 0307 	and.w	r3, r3, #7
 80009ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80009ec:	69fb      	ldr	r3, [r7, #28]
 80009ee:	f1c3 0307 	rsb	r3, r3, #7
 80009f2:	2b04      	cmp	r3, #4
 80009f4:	bf28      	it	cs
 80009f6:	2304      	movcs	r3, #4
 80009f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80009fa:	69fb      	ldr	r3, [r7, #28]
 80009fc:	3304      	adds	r3, #4
 80009fe:	2b06      	cmp	r3, #6
 8000a00:	d902      	bls.n	8000a08 <NVIC_EncodePriority+0x30>
 8000a02:	69fb      	ldr	r3, [r7, #28]
 8000a04:	3b03      	subs	r3, #3
 8000a06:	e000      	b.n	8000a0a <NVIC_EncodePriority+0x32>
 8000a08:	2300      	movs	r3, #0
 8000a0a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a0c:	f04f 32ff 	mov.w	r2, #4294967295
 8000a10:	69bb      	ldr	r3, [r7, #24]
 8000a12:	fa02 f303 	lsl.w	r3, r2, r3
 8000a16:	43da      	mvns	r2, r3
 8000a18:	68bb      	ldr	r3, [r7, #8]
 8000a1a:	401a      	ands	r2, r3
 8000a1c:	697b      	ldr	r3, [r7, #20]
 8000a1e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a20:	f04f 31ff 	mov.w	r1, #4294967295
 8000a24:	697b      	ldr	r3, [r7, #20]
 8000a26:	fa01 f303 	lsl.w	r3, r1, r3
 8000a2a:	43d9      	mvns	r1, r3
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a30:	4313      	orrs	r3, r2
         );
}
 8000a32:	4618      	mov	r0, r3
 8000a34:	3724      	adds	r7, #36	@ 0x24
 8000a36:	46bd      	mov	sp, r7
 8000a38:	bc80      	pop	{r7}
 8000a3a:	4770      	bx	lr

08000a3c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b082      	sub	sp, #8
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a44:	6878      	ldr	r0, [r7, #4]
 8000a46:	f7ff ff4f 	bl	80008e8 <__NVIC_SetPriorityGrouping>
}
 8000a4a:	bf00      	nop
 8000a4c:	3708      	adds	r7, #8
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	bd80      	pop	{r7, pc}

08000a52 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a52:	b580      	push	{r7, lr}
 8000a54:	b086      	sub	sp, #24
 8000a56:	af00      	add	r7, sp, #0
 8000a58:	4603      	mov	r3, r0
 8000a5a:	60b9      	str	r1, [r7, #8]
 8000a5c:	607a      	str	r2, [r7, #4]
 8000a5e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000a60:	2300      	movs	r3, #0
 8000a62:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000a64:	f7ff ff64 	bl	8000930 <__NVIC_GetPriorityGrouping>
 8000a68:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a6a:	687a      	ldr	r2, [r7, #4]
 8000a6c:	68b9      	ldr	r1, [r7, #8]
 8000a6e:	6978      	ldr	r0, [r7, #20]
 8000a70:	f7ff ffb2 	bl	80009d8 <NVIC_EncodePriority>
 8000a74:	4602      	mov	r2, r0
 8000a76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a7a:	4611      	mov	r1, r2
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	f7ff ff81 	bl	8000984 <__NVIC_SetPriority>
}
 8000a82:	bf00      	nop
 8000a84:	3718      	adds	r7, #24
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bd80      	pop	{r7, pc}

08000a8a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a8a:	b580      	push	{r7, lr}
 8000a8c:	b082      	sub	sp, #8
 8000a8e:	af00      	add	r7, sp, #0
 8000a90:	4603      	mov	r3, r0
 8000a92:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a98:	4618      	mov	r0, r3
 8000a9a:	f7ff ff57 	bl	800094c <__NVIC_EnableIRQ>
}
 8000a9e:	bf00      	nop
 8000aa0:	3708      	adds	r7, #8
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bd80      	pop	{r7, pc}
	...

08000aa8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000aa8:	b480      	push	{r7}
 8000aaa:	b08b      	sub	sp, #44	@ 0x2c
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]
 8000ab0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000aba:	e169      	b.n	8000d90 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000abc:	2201      	movs	r2, #1
 8000abe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ac0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ac4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ac6:	683b      	ldr	r3, [r7, #0]
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	69fa      	ldr	r2, [r7, #28]
 8000acc:	4013      	ands	r3, r2
 8000ace:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000ad0:	69ba      	ldr	r2, [r7, #24]
 8000ad2:	69fb      	ldr	r3, [r7, #28]
 8000ad4:	429a      	cmp	r2, r3
 8000ad6:	f040 8158 	bne.w	8000d8a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000ada:	683b      	ldr	r3, [r7, #0]
 8000adc:	685b      	ldr	r3, [r3, #4]
 8000ade:	4a9a      	ldr	r2, [pc, #616]	@ (8000d48 <HAL_GPIO_Init+0x2a0>)
 8000ae0:	4293      	cmp	r3, r2
 8000ae2:	d05e      	beq.n	8000ba2 <HAL_GPIO_Init+0xfa>
 8000ae4:	4a98      	ldr	r2, [pc, #608]	@ (8000d48 <HAL_GPIO_Init+0x2a0>)
 8000ae6:	4293      	cmp	r3, r2
 8000ae8:	d875      	bhi.n	8000bd6 <HAL_GPIO_Init+0x12e>
 8000aea:	4a98      	ldr	r2, [pc, #608]	@ (8000d4c <HAL_GPIO_Init+0x2a4>)
 8000aec:	4293      	cmp	r3, r2
 8000aee:	d058      	beq.n	8000ba2 <HAL_GPIO_Init+0xfa>
 8000af0:	4a96      	ldr	r2, [pc, #600]	@ (8000d4c <HAL_GPIO_Init+0x2a4>)
 8000af2:	4293      	cmp	r3, r2
 8000af4:	d86f      	bhi.n	8000bd6 <HAL_GPIO_Init+0x12e>
 8000af6:	4a96      	ldr	r2, [pc, #600]	@ (8000d50 <HAL_GPIO_Init+0x2a8>)
 8000af8:	4293      	cmp	r3, r2
 8000afa:	d052      	beq.n	8000ba2 <HAL_GPIO_Init+0xfa>
 8000afc:	4a94      	ldr	r2, [pc, #592]	@ (8000d50 <HAL_GPIO_Init+0x2a8>)
 8000afe:	4293      	cmp	r3, r2
 8000b00:	d869      	bhi.n	8000bd6 <HAL_GPIO_Init+0x12e>
 8000b02:	4a94      	ldr	r2, [pc, #592]	@ (8000d54 <HAL_GPIO_Init+0x2ac>)
 8000b04:	4293      	cmp	r3, r2
 8000b06:	d04c      	beq.n	8000ba2 <HAL_GPIO_Init+0xfa>
 8000b08:	4a92      	ldr	r2, [pc, #584]	@ (8000d54 <HAL_GPIO_Init+0x2ac>)
 8000b0a:	4293      	cmp	r3, r2
 8000b0c:	d863      	bhi.n	8000bd6 <HAL_GPIO_Init+0x12e>
 8000b0e:	4a92      	ldr	r2, [pc, #584]	@ (8000d58 <HAL_GPIO_Init+0x2b0>)
 8000b10:	4293      	cmp	r3, r2
 8000b12:	d046      	beq.n	8000ba2 <HAL_GPIO_Init+0xfa>
 8000b14:	4a90      	ldr	r2, [pc, #576]	@ (8000d58 <HAL_GPIO_Init+0x2b0>)
 8000b16:	4293      	cmp	r3, r2
 8000b18:	d85d      	bhi.n	8000bd6 <HAL_GPIO_Init+0x12e>
 8000b1a:	2b12      	cmp	r3, #18
 8000b1c:	d82a      	bhi.n	8000b74 <HAL_GPIO_Init+0xcc>
 8000b1e:	2b12      	cmp	r3, #18
 8000b20:	d859      	bhi.n	8000bd6 <HAL_GPIO_Init+0x12e>
 8000b22:	a201      	add	r2, pc, #4	@ (adr r2, 8000b28 <HAL_GPIO_Init+0x80>)
 8000b24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b28:	08000ba3 	.word	0x08000ba3
 8000b2c:	08000b7d 	.word	0x08000b7d
 8000b30:	08000b8f 	.word	0x08000b8f
 8000b34:	08000bd1 	.word	0x08000bd1
 8000b38:	08000bd7 	.word	0x08000bd7
 8000b3c:	08000bd7 	.word	0x08000bd7
 8000b40:	08000bd7 	.word	0x08000bd7
 8000b44:	08000bd7 	.word	0x08000bd7
 8000b48:	08000bd7 	.word	0x08000bd7
 8000b4c:	08000bd7 	.word	0x08000bd7
 8000b50:	08000bd7 	.word	0x08000bd7
 8000b54:	08000bd7 	.word	0x08000bd7
 8000b58:	08000bd7 	.word	0x08000bd7
 8000b5c:	08000bd7 	.word	0x08000bd7
 8000b60:	08000bd7 	.word	0x08000bd7
 8000b64:	08000bd7 	.word	0x08000bd7
 8000b68:	08000bd7 	.word	0x08000bd7
 8000b6c:	08000b85 	.word	0x08000b85
 8000b70:	08000b99 	.word	0x08000b99
 8000b74:	4a79      	ldr	r2, [pc, #484]	@ (8000d5c <HAL_GPIO_Init+0x2b4>)
 8000b76:	4293      	cmp	r3, r2
 8000b78:	d013      	beq.n	8000ba2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000b7a:	e02c      	b.n	8000bd6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000b7c:	683b      	ldr	r3, [r7, #0]
 8000b7e:	68db      	ldr	r3, [r3, #12]
 8000b80:	623b      	str	r3, [r7, #32]
          break;
 8000b82:	e029      	b.n	8000bd8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000b84:	683b      	ldr	r3, [r7, #0]
 8000b86:	68db      	ldr	r3, [r3, #12]
 8000b88:	3304      	adds	r3, #4
 8000b8a:	623b      	str	r3, [r7, #32]
          break;
 8000b8c:	e024      	b.n	8000bd8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000b8e:	683b      	ldr	r3, [r7, #0]
 8000b90:	68db      	ldr	r3, [r3, #12]
 8000b92:	3308      	adds	r3, #8
 8000b94:	623b      	str	r3, [r7, #32]
          break;
 8000b96:	e01f      	b.n	8000bd8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000b98:	683b      	ldr	r3, [r7, #0]
 8000b9a:	68db      	ldr	r3, [r3, #12]
 8000b9c:	330c      	adds	r3, #12
 8000b9e:	623b      	str	r3, [r7, #32]
          break;
 8000ba0:	e01a      	b.n	8000bd8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000ba2:	683b      	ldr	r3, [r7, #0]
 8000ba4:	689b      	ldr	r3, [r3, #8]
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d102      	bne.n	8000bb0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000baa:	2304      	movs	r3, #4
 8000bac:	623b      	str	r3, [r7, #32]
          break;
 8000bae:	e013      	b.n	8000bd8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000bb0:	683b      	ldr	r3, [r7, #0]
 8000bb2:	689b      	ldr	r3, [r3, #8]
 8000bb4:	2b01      	cmp	r3, #1
 8000bb6:	d105      	bne.n	8000bc4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000bb8:	2308      	movs	r3, #8
 8000bba:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	69fa      	ldr	r2, [r7, #28]
 8000bc0:	611a      	str	r2, [r3, #16]
          break;
 8000bc2:	e009      	b.n	8000bd8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000bc4:	2308      	movs	r3, #8
 8000bc6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	69fa      	ldr	r2, [r7, #28]
 8000bcc:	615a      	str	r2, [r3, #20]
          break;
 8000bce:	e003      	b.n	8000bd8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	623b      	str	r3, [r7, #32]
          break;
 8000bd4:	e000      	b.n	8000bd8 <HAL_GPIO_Init+0x130>
          break;
 8000bd6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000bd8:	69bb      	ldr	r3, [r7, #24]
 8000bda:	2bff      	cmp	r3, #255	@ 0xff
 8000bdc:	d801      	bhi.n	8000be2 <HAL_GPIO_Init+0x13a>
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	e001      	b.n	8000be6 <HAL_GPIO_Init+0x13e>
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	3304      	adds	r3, #4
 8000be6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000be8:	69bb      	ldr	r3, [r7, #24]
 8000bea:	2bff      	cmp	r3, #255	@ 0xff
 8000bec:	d802      	bhi.n	8000bf4 <HAL_GPIO_Init+0x14c>
 8000bee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bf0:	009b      	lsls	r3, r3, #2
 8000bf2:	e002      	b.n	8000bfa <HAL_GPIO_Init+0x152>
 8000bf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bf6:	3b08      	subs	r3, #8
 8000bf8:	009b      	lsls	r3, r3, #2
 8000bfa:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000bfc:	697b      	ldr	r3, [r7, #20]
 8000bfe:	681a      	ldr	r2, [r3, #0]
 8000c00:	210f      	movs	r1, #15
 8000c02:	693b      	ldr	r3, [r7, #16]
 8000c04:	fa01 f303 	lsl.w	r3, r1, r3
 8000c08:	43db      	mvns	r3, r3
 8000c0a:	401a      	ands	r2, r3
 8000c0c:	6a39      	ldr	r1, [r7, #32]
 8000c0e:	693b      	ldr	r3, [r7, #16]
 8000c10:	fa01 f303 	lsl.w	r3, r1, r3
 8000c14:	431a      	orrs	r2, r3
 8000c16:	697b      	ldr	r3, [r7, #20]
 8000c18:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000c1a:	683b      	ldr	r3, [r7, #0]
 8000c1c:	685b      	ldr	r3, [r3, #4]
 8000c1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	f000 80b1 	beq.w	8000d8a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000c28:	4b4d      	ldr	r3, [pc, #308]	@ (8000d60 <HAL_GPIO_Init+0x2b8>)
 8000c2a:	699b      	ldr	r3, [r3, #24]
 8000c2c:	4a4c      	ldr	r2, [pc, #304]	@ (8000d60 <HAL_GPIO_Init+0x2b8>)
 8000c2e:	f043 0301 	orr.w	r3, r3, #1
 8000c32:	6193      	str	r3, [r2, #24]
 8000c34:	4b4a      	ldr	r3, [pc, #296]	@ (8000d60 <HAL_GPIO_Init+0x2b8>)
 8000c36:	699b      	ldr	r3, [r3, #24]
 8000c38:	f003 0301 	and.w	r3, r3, #1
 8000c3c:	60bb      	str	r3, [r7, #8]
 8000c3e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000c40:	4a48      	ldr	r2, [pc, #288]	@ (8000d64 <HAL_GPIO_Init+0x2bc>)
 8000c42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c44:	089b      	lsrs	r3, r3, #2
 8000c46:	3302      	adds	r3, #2
 8000c48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c4c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000c4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c50:	f003 0303 	and.w	r3, r3, #3
 8000c54:	009b      	lsls	r3, r3, #2
 8000c56:	220f      	movs	r2, #15
 8000c58:	fa02 f303 	lsl.w	r3, r2, r3
 8000c5c:	43db      	mvns	r3, r3
 8000c5e:	68fa      	ldr	r2, [r7, #12]
 8000c60:	4013      	ands	r3, r2
 8000c62:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	4a40      	ldr	r2, [pc, #256]	@ (8000d68 <HAL_GPIO_Init+0x2c0>)
 8000c68:	4293      	cmp	r3, r2
 8000c6a:	d013      	beq.n	8000c94 <HAL_GPIO_Init+0x1ec>
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	4a3f      	ldr	r2, [pc, #252]	@ (8000d6c <HAL_GPIO_Init+0x2c4>)
 8000c70:	4293      	cmp	r3, r2
 8000c72:	d00d      	beq.n	8000c90 <HAL_GPIO_Init+0x1e8>
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	4a3e      	ldr	r2, [pc, #248]	@ (8000d70 <HAL_GPIO_Init+0x2c8>)
 8000c78:	4293      	cmp	r3, r2
 8000c7a:	d007      	beq.n	8000c8c <HAL_GPIO_Init+0x1e4>
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	4a3d      	ldr	r2, [pc, #244]	@ (8000d74 <HAL_GPIO_Init+0x2cc>)
 8000c80:	4293      	cmp	r3, r2
 8000c82:	d101      	bne.n	8000c88 <HAL_GPIO_Init+0x1e0>
 8000c84:	2303      	movs	r3, #3
 8000c86:	e006      	b.n	8000c96 <HAL_GPIO_Init+0x1ee>
 8000c88:	2304      	movs	r3, #4
 8000c8a:	e004      	b.n	8000c96 <HAL_GPIO_Init+0x1ee>
 8000c8c:	2302      	movs	r3, #2
 8000c8e:	e002      	b.n	8000c96 <HAL_GPIO_Init+0x1ee>
 8000c90:	2301      	movs	r3, #1
 8000c92:	e000      	b.n	8000c96 <HAL_GPIO_Init+0x1ee>
 8000c94:	2300      	movs	r3, #0
 8000c96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000c98:	f002 0203 	and.w	r2, r2, #3
 8000c9c:	0092      	lsls	r2, r2, #2
 8000c9e:	4093      	lsls	r3, r2
 8000ca0:	68fa      	ldr	r2, [r7, #12]
 8000ca2:	4313      	orrs	r3, r2
 8000ca4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000ca6:	492f      	ldr	r1, [pc, #188]	@ (8000d64 <HAL_GPIO_Init+0x2bc>)
 8000ca8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000caa:	089b      	lsrs	r3, r3, #2
 8000cac:	3302      	adds	r3, #2
 8000cae:	68fa      	ldr	r2, [r7, #12]
 8000cb0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000cb4:	683b      	ldr	r3, [r7, #0]
 8000cb6:	685b      	ldr	r3, [r3, #4]
 8000cb8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d006      	beq.n	8000cce <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000cc0:	4b2d      	ldr	r3, [pc, #180]	@ (8000d78 <HAL_GPIO_Init+0x2d0>)
 8000cc2:	689a      	ldr	r2, [r3, #8]
 8000cc4:	492c      	ldr	r1, [pc, #176]	@ (8000d78 <HAL_GPIO_Init+0x2d0>)
 8000cc6:	69bb      	ldr	r3, [r7, #24]
 8000cc8:	4313      	orrs	r3, r2
 8000cca:	608b      	str	r3, [r1, #8]
 8000ccc:	e006      	b.n	8000cdc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000cce:	4b2a      	ldr	r3, [pc, #168]	@ (8000d78 <HAL_GPIO_Init+0x2d0>)
 8000cd0:	689a      	ldr	r2, [r3, #8]
 8000cd2:	69bb      	ldr	r3, [r7, #24]
 8000cd4:	43db      	mvns	r3, r3
 8000cd6:	4928      	ldr	r1, [pc, #160]	@ (8000d78 <HAL_GPIO_Init+0x2d0>)
 8000cd8:	4013      	ands	r3, r2
 8000cda:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000cdc:	683b      	ldr	r3, [r7, #0]
 8000cde:	685b      	ldr	r3, [r3, #4]
 8000ce0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d006      	beq.n	8000cf6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000ce8:	4b23      	ldr	r3, [pc, #140]	@ (8000d78 <HAL_GPIO_Init+0x2d0>)
 8000cea:	68da      	ldr	r2, [r3, #12]
 8000cec:	4922      	ldr	r1, [pc, #136]	@ (8000d78 <HAL_GPIO_Init+0x2d0>)
 8000cee:	69bb      	ldr	r3, [r7, #24]
 8000cf0:	4313      	orrs	r3, r2
 8000cf2:	60cb      	str	r3, [r1, #12]
 8000cf4:	e006      	b.n	8000d04 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000cf6:	4b20      	ldr	r3, [pc, #128]	@ (8000d78 <HAL_GPIO_Init+0x2d0>)
 8000cf8:	68da      	ldr	r2, [r3, #12]
 8000cfa:	69bb      	ldr	r3, [r7, #24]
 8000cfc:	43db      	mvns	r3, r3
 8000cfe:	491e      	ldr	r1, [pc, #120]	@ (8000d78 <HAL_GPIO_Init+0x2d0>)
 8000d00:	4013      	ands	r3, r2
 8000d02:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000d04:	683b      	ldr	r3, [r7, #0]
 8000d06:	685b      	ldr	r3, [r3, #4]
 8000d08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d006      	beq.n	8000d1e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000d10:	4b19      	ldr	r3, [pc, #100]	@ (8000d78 <HAL_GPIO_Init+0x2d0>)
 8000d12:	685a      	ldr	r2, [r3, #4]
 8000d14:	4918      	ldr	r1, [pc, #96]	@ (8000d78 <HAL_GPIO_Init+0x2d0>)
 8000d16:	69bb      	ldr	r3, [r7, #24]
 8000d18:	4313      	orrs	r3, r2
 8000d1a:	604b      	str	r3, [r1, #4]
 8000d1c:	e006      	b.n	8000d2c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000d1e:	4b16      	ldr	r3, [pc, #88]	@ (8000d78 <HAL_GPIO_Init+0x2d0>)
 8000d20:	685a      	ldr	r2, [r3, #4]
 8000d22:	69bb      	ldr	r3, [r7, #24]
 8000d24:	43db      	mvns	r3, r3
 8000d26:	4914      	ldr	r1, [pc, #80]	@ (8000d78 <HAL_GPIO_Init+0x2d0>)
 8000d28:	4013      	ands	r3, r2
 8000d2a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000d2c:	683b      	ldr	r3, [r7, #0]
 8000d2e:	685b      	ldr	r3, [r3, #4]
 8000d30:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d021      	beq.n	8000d7c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000d38:	4b0f      	ldr	r3, [pc, #60]	@ (8000d78 <HAL_GPIO_Init+0x2d0>)
 8000d3a:	681a      	ldr	r2, [r3, #0]
 8000d3c:	490e      	ldr	r1, [pc, #56]	@ (8000d78 <HAL_GPIO_Init+0x2d0>)
 8000d3e:	69bb      	ldr	r3, [r7, #24]
 8000d40:	4313      	orrs	r3, r2
 8000d42:	600b      	str	r3, [r1, #0]
 8000d44:	e021      	b.n	8000d8a <HAL_GPIO_Init+0x2e2>
 8000d46:	bf00      	nop
 8000d48:	10320000 	.word	0x10320000
 8000d4c:	10310000 	.word	0x10310000
 8000d50:	10220000 	.word	0x10220000
 8000d54:	10210000 	.word	0x10210000
 8000d58:	10120000 	.word	0x10120000
 8000d5c:	10110000 	.word	0x10110000
 8000d60:	40021000 	.word	0x40021000
 8000d64:	40010000 	.word	0x40010000
 8000d68:	40010800 	.word	0x40010800
 8000d6c:	40010c00 	.word	0x40010c00
 8000d70:	40011000 	.word	0x40011000
 8000d74:	40011400 	.word	0x40011400
 8000d78:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000d7c:	4b0b      	ldr	r3, [pc, #44]	@ (8000dac <HAL_GPIO_Init+0x304>)
 8000d7e:	681a      	ldr	r2, [r3, #0]
 8000d80:	69bb      	ldr	r3, [r7, #24]
 8000d82:	43db      	mvns	r3, r3
 8000d84:	4909      	ldr	r1, [pc, #36]	@ (8000dac <HAL_GPIO_Init+0x304>)
 8000d86:	4013      	ands	r3, r2
 8000d88:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000d8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d8c:	3301      	adds	r3, #1
 8000d8e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d90:	683b      	ldr	r3, [r7, #0]
 8000d92:	681a      	ldr	r2, [r3, #0]
 8000d94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d96:	fa22 f303 	lsr.w	r3, r2, r3
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	f47f ae8e 	bne.w	8000abc <HAL_GPIO_Init+0x14>
  }
}
 8000da0:	bf00      	nop
 8000da2:	bf00      	nop
 8000da4:	372c      	adds	r7, #44	@ 0x2c
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bc80      	pop	{r7}
 8000daa:	4770      	bx	lr
 8000dac:	40010400 	.word	0x40010400

08000db0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000db0:	b480      	push	{r7}
 8000db2:	b083      	sub	sp, #12
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
 8000db8:	460b      	mov	r3, r1
 8000dba:	807b      	strh	r3, [r7, #2]
 8000dbc:	4613      	mov	r3, r2
 8000dbe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000dc0:	787b      	ldrb	r3, [r7, #1]
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d003      	beq.n	8000dce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000dc6:	887a      	ldrh	r2, [r7, #2]
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000dcc:	e003      	b.n	8000dd6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000dce:	887b      	ldrh	r3, [r7, #2]
 8000dd0:	041a      	lsls	r2, r3, #16
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	611a      	str	r2, [r3, #16]
}
 8000dd6:	bf00      	nop
 8000dd8:	370c      	adds	r7, #12
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bc80      	pop	{r7}
 8000dde:	4770      	bx	lr

08000de0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000de0:	b480      	push	{r7}
 8000de2:	b085      	sub	sp, #20
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	6078      	str	r0, [r7, #4]
 8000de8:	460b      	mov	r3, r1
 8000dea:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	68db      	ldr	r3, [r3, #12]
 8000df0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000df2:	887a      	ldrh	r2, [r7, #2]
 8000df4:	68fb      	ldr	r3, [r7, #12]
 8000df6:	4013      	ands	r3, r2
 8000df8:	041a      	lsls	r2, r3, #16
 8000dfa:	68fb      	ldr	r3, [r7, #12]
 8000dfc:	43d9      	mvns	r1, r3
 8000dfe:	887b      	ldrh	r3, [r7, #2]
 8000e00:	400b      	ands	r3, r1
 8000e02:	431a      	orrs	r2, r3
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	611a      	str	r2, [r3, #16]
}
 8000e08:	bf00      	nop
 8000e0a:	3714      	adds	r7, #20
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	bc80      	pop	{r7}
 8000e10:	4770      	bx	lr
	...

08000e14 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b082      	sub	sp, #8
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000e1e:	4b08      	ldr	r3, [pc, #32]	@ (8000e40 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000e20:	695a      	ldr	r2, [r3, #20]
 8000e22:	88fb      	ldrh	r3, [r7, #6]
 8000e24:	4013      	ands	r3, r2
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d006      	beq.n	8000e38 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000e2a:	4a05      	ldr	r2, [pc, #20]	@ (8000e40 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000e2c:	88fb      	ldrh	r3, [r7, #6]
 8000e2e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000e30:	88fb      	ldrh	r3, [r7, #6]
 8000e32:	4618      	mov	r0, r3
 8000e34:	f7ff fb56 	bl	80004e4 <HAL_GPIO_EXTI_Callback>
  }
}
 8000e38:	bf00      	nop
 8000e3a:	3708      	adds	r7, #8
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	bd80      	pop	{r7, pc}
 8000e40:	40010400 	.word	0x40010400

08000e44 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b084      	sub	sp, #16
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d101      	bne.n	8000e56 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000e52:	2301      	movs	r3, #1
 8000e54:	e12b      	b.n	80010ae <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8000e5c:	b2db      	uxtb	r3, r3
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d106      	bne.n	8000e70 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	2200      	movs	r2, #0
 8000e66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8000e6a:	6878      	ldr	r0, [r7, #4]
 8000e6c:	f7ff fbcc 	bl	8000608 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	2224      	movs	r2, #36	@ 0x24
 8000e74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	681a      	ldr	r2, [r3, #0]
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	f022 0201 	bic.w	r2, r2, #1
 8000e86:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	681a      	ldr	r2, [r3, #0]
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8000e96:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	681a      	ldr	r2, [r3, #0]
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8000ea6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8000ea8:	f001 f832 	bl	8001f10 <HAL_RCC_GetPCLK1Freq>
 8000eac:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	685b      	ldr	r3, [r3, #4]
 8000eb2:	4a81      	ldr	r2, [pc, #516]	@ (80010b8 <HAL_I2C_Init+0x274>)
 8000eb4:	4293      	cmp	r3, r2
 8000eb6:	d807      	bhi.n	8000ec8 <HAL_I2C_Init+0x84>
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	4a80      	ldr	r2, [pc, #512]	@ (80010bc <HAL_I2C_Init+0x278>)
 8000ebc:	4293      	cmp	r3, r2
 8000ebe:	bf94      	ite	ls
 8000ec0:	2301      	movls	r3, #1
 8000ec2:	2300      	movhi	r3, #0
 8000ec4:	b2db      	uxtb	r3, r3
 8000ec6:	e006      	b.n	8000ed6 <HAL_I2C_Init+0x92>
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	4a7d      	ldr	r2, [pc, #500]	@ (80010c0 <HAL_I2C_Init+0x27c>)
 8000ecc:	4293      	cmp	r3, r2
 8000ece:	bf94      	ite	ls
 8000ed0:	2301      	movls	r3, #1
 8000ed2:	2300      	movhi	r3, #0
 8000ed4:	b2db      	uxtb	r3, r3
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d001      	beq.n	8000ede <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8000eda:	2301      	movs	r3, #1
 8000edc:	e0e7      	b.n	80010ae <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8000ede:	68fb      	ldr	r3, [r7, #12]
 8000ee0:	4a78      	ldr	r2, [pc, #480]	@ (80010c4 <HAL_I2C_Init+0x280>)
 8000ee2:	fba2 2303 	umull	r2, r3, r2, r3
 8000ee6:	0c9b      	lsrs	r3, r3, #18
 8000ee8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	685b      	ldr	r3, [r3, #4]
 8000ef0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	68ba      	ldr	r2, [r7, #8]
 8000efa:	430a      	orrs	r2, r1
 8000efc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	6a1b      	ldr	r3, [r3, #32]
 8000f04:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	685b      	ldr	r3, [r3, #4]
 8000f0c:	4a6a      	ldr	r2, [pc, #424]	@ (80010b8 <HAL_I2C_Init+0x274>)
 8000f0e:	4293      	cmp	r3, r2
 8000f10:	d802      	bhi.n	8000f18 <HAL_I2C_Init+0xd4>
 8000f12:	68bb      	ldr	r3, [r7, #8]
 8000f14:	3301      	adds	r3, #1
 8000f16:	e009      	b.n	8000f2c <HAL_I2C_Init+0xe8>
 8000f18:	68bb      	ldr	r3, [r7, #8]
 8000f1a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8000f1e:	fb02 f303 	mul.w	r3, r2, r3
 8000f22:	4a69      	ldr	r2, [pc, #420]	@ (80010c8 <HAL_I2C_Init+0x284>)
 8000f24:	fba2 2303 	umull	r2, r3, r2, r3
 8000f28:	099b      	lsrs	r3, r3, #6
 8000f2a:	3301      	adds	r3, #1
 8000f2c:	687a      	ldr	r2, [r7, #4]
 8000f2e:	6812      	ldr	r2, [r2, #0]
 8000f30:	430b      	orrs	r3, r1
 8000f32:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	69db      	ldr	r3, [r3, #28]
 8000f3a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8000f3e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	685b      	ldr	r3, [r3, #4]
 8000f46:	495c      	ldr	r1, [pc, #368]	@ (80010b8 <HAL_I2C_Init+0x274>)
 8000f48:	428b      	cmp	r3, r1
 8000f4a:	d819      	bhi.n	8000f80 <HAL_I2C_Init+0x13c>
 8000f4c:	68fb      	ldr	r3, [r7, #12]
 8000f4e:	1e59      	subs	r1, r3, #1
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	685b      	ldr	r3, [r3, #4]
 8000f54:	005b      	lsls	r3, r3, #1
 8000f56:	fbb1 f3f3 	udiv	r3, r1, r3
 8000f5a:	1c59      	adds	r1, r3, #1
 8000f5c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8000f60:	400b      	ands	r3, r1
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d00a      	beq.n	8000f7c <HAL_I2C_Init+0x138>
 8000f66:	68fb      	ldr	r3, [r7, #12]
 8000f68:	1e59      	subs	r1, r3, #1
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	685b      	ldr	r3, [r3, #4]
 8000f6e:	005b      	lsls	r3, r3, #1
 8000f70:	fbb1 f3f3 	udiv	r3, r1, r3
 8000f74:	3301      	adds	r3, #1
 8000f76:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000f7a:	e051      	b.n	8001020 <HAL_I2C_Init+0x1dc>
 8000f7c:	2304      	movs	r3, #4
 8000f7e:	e04f      	b.n	8001020 <HAL_I2C_Init+0x1dc>
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	689b      	ldr	r3, [r3, #8]
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d111      	bne.n	8000fac <HAL_I2C_Init+0x168>
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	1e58      	subs	r0, r3, #1
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	6859      	ldr	r1, [r3, #4]
 8000f90:	460b      	mov	r3, r1
 8000f92:	005b      	lsls	r3, r3, #1
 8000f94:	440b      	add	r3, r1
 8000f96:	fbb0 f3f3 	udiv	r3, r0, r3
 8000f9a:	3301      	adds	r3, #1
 8000f9c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	bf0c      	ite	eq
 8000fa4:	2301      	moveq	r3, #1
 8000fa6:	2300      	movne	r3, #0
 8000fa8:	b2db      	uxtb	r3, r3
 8000faa:	e012      	b.n	8000fd2 <HAL_I2C_Init+0x18e>
 8000fac:	68fb      	ldr	r3, [r7, #12]
 8000fae:	1e58      	subs	r0, r3, #1
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	6859      	ldr	r1, [r3, #4]
 8000fb4:	460b      	mov	r3, r1
 8000fb6:	009b      	lsls	r3, r3, #2
 8000fb8:	440b      	add	r3, r1
 8000fba:	0099      	lsls	r1, r3, #2
 8000fbc:	440b      	add	r3, r1
 8000fbe:	fbb0 f3f3 	udiv	r3, r0, r3
 8000fc2:	3301      	adds	r3, #1
 8000fc4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	bf0c      	ite	eq
 8000fcc:	2301      	moveq	r3, #1
 8000fce:	2300      	movne	r3, #0
 8000fd0:	b2db      	uxtb	r3, r3
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d001      	beq.n	8000fda <HAL_I2C_Init+0x196>
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	e022      	b.n	8001020 <HAL_I2C_Init+0x1dc>
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	689b      	ldr	r3, [r3, #8]
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d10e      	bne.n	8001000 <HAL_I2C_Init+0x1bc>
 8000fe2:	68fb      	ldr	r3, [r7, #12]
 8000fe4:	1e58      	subs	r0, r3, #1
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	6859      	ldr	r1, [r3, #4]
 8000fea:	460b      	mov	r3, r1
 8000fec:	005b      	lsls	r3, r3, #1
 8000fee:	440b      	add	r3, r1
 8000ff0:	fbb0 f3f3 	udiv	r3, r0, r3
 8000ff4:	3301      	adds	r3, #1
 8000ff6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000ffa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000ffe:	e00f      	b.n	8001020 <HAL_I2C_Init+0x1dc>
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	1e58      	subs	r0, r3, #1
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	6859      	ldr	r1, [r3, #4]
 8001008:	460b      	mov	r3, r1
 800100a:	009b      	lsls	r3, r3, #2
 800100c:	440b      	add	r3, r1
 800100e:	0099      	lsls	r1, r3, #2
 8001010:	440b      	add	r3, r1
 8001012:	fbb0 f3f3 	udiv	r3, r0, r3
 8001016:	3301      	adds	r3, #1
 8001018:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800101c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001020:	6879      	ldr	r1, [r7, #4]
 8001022:	6809      	ldr	r1, [r1, #0]
 8001024:	4313      	orrs	r3, r2
 8001026:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	69da      	ldr	r2, [r3, #28]
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	6a1b      	ldr	r3, [r3, #32]
 800103a:	431a      	orrs	r2, r3
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	430a      	orrs	r2, r1
 8001042:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	689b      	ldr	r3, [r3, #8]
 800104a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800104e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001052:	687a      	ldr	r2, [r7, #4]
 8001054:	6911      	ldr	r1, [r2, #16]
 8001056:	687a      	ldr	r2, [r7, #4]
 8001058:	68d2      	ldr	r2, [r2, #12]
 800105a:	4311      	orrs	r1, r2
 800105c:	687a      	ldr	r2, [r7, #4]
 800105e:	6812      	ldr	r2, [r2, #0]
 8001060:	430b      	orrs	r3, r1
 8001062:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	68db      	ldr	r3, [r3, #12]
 800106a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	695a      	ldr	r2, [r3, #20]
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	699b      	ldr	r3, [r3, #24]
 8001076:	431a      	orrs	r2, r3
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	430a      	orrs	r2, r1
 800107e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	681a      	ldr	r2, [r3, #0]
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	f042 0201 	orr.w	r2, r2, #1
 800108e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	2200      	movs	r2, #0
 8001094:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	2220      	movs	r2, #32
 800109a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	2200      	movs	r2, #0
 80010a2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	2200      	movs	r2, #0
 80010a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80010ac:	2300      	movs	r3, #0
}
 80010ae:	4618      	mov	r0, r3
 80010b0:	3710      	adds	r7, #16
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	000186a0 	.word	0x000186a0
 80010bc:	001e847f 	.word	0x001e847f
 80010c0:	003d08ff 	.word	0x003d08ff
 80010c4:	431bde83 	.word	0x431bde83
 80010c8:	10624dd3 	.word	0x10624dd3

080010cc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b088      	sub	sp, #32
 80010d0:	af02      	add	r7, sp, #8
 80010d2:	60f8      	str	r0, [r7, #12]
 80010d4:	607a      	str	r2, [r7, #4]
 80010d6:	461a      	mov	r2, r3
 80010d8:	460b      	mov	r3, r1
 80010da:	817b      	strh	r3, [r7, #10]
 80010dc:	4613      	mov	r3, r2
 80010de:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80010e0:	f7ff fbf8 	bl	80008d4 <HAL_GetTick>
 80010e4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80010ec:	b2db      	uxtb	r3, r3
 80010ee:	2b20      	cmp	r3, #32
 80010f0:	f040 80e0 	bne.w	80012b4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80010f4:	697b      	ldr	r3, [r7, #20]
 80010f6:	9300      	str	r3, [sp, #0]
 80010f8:	2319      	movs	r3, #25
 80010fa:	2201      	movs	r2, #1
 80010fc:	4970      	ldr	r1, [pc, #448]	@ (80012c0 <HAL_I2C_Master_Transmit+0x1f4>)
 80010fe:	68f8      	ldr	r0, [r7, #12]
 8001100:	f000 f964 	bl	80013cc <I2C_WaitOnFlagUntilTimeout>
 8001104:	4603      	mov	r3, r0
 8001106:	2b00      	cmp	r3, #0
 8001108:	d001      	beq.n	800110e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800110a:	2302      	movs	r3, #2
 800110c:	e0d3      	b.n	80012b6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800110e:	68fb      	ldr	r3, [r7, #12]
 8001110:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001114:	2b01      	cmp	r3, #1
 8001116:	d101      	bne.n	800111c <HAL_I2C_Master_Transmit+0x50>
 8001118:	2302      	movs	r3, #2
 800111a:	e0cc      	b.n	80012b6 <HAL_I2C_Master_Transmit+0x1ea>
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	2201      	movs	r2, #1
 8001120:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	f003 0301 	and.w	r3, r3, #1
 800112e:	2b01      	cmp	r3, #1
 8001130:	d007      	beq.n	8001142 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	681a      	ldr	r2, [r3, #0]
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	f042 0201 	orr.w	r2, r2, #1
 8001140:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	681a      	ldr	r2, [r3, #0]
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001150:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	2221      	movs	r2, #33	@ 0x21
 8001156:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	2210      	movs	r2, #16
 800115e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	2200      	movs	r2, #0
 8001166:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	687a      	ldr	r2, [r7, #4]
 800116c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800116e:	68fb      	ldr	r3, [r7, #12]
 8001170:	893a      	ldrh	r2, [r7, #8]
 8001172:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001178:	b29a      	uxth	r2, r3
 800117a:	68fb      	ldr	r3, [r7, #12]
 800117c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	4a50      	ldr	r2, [pc, #320]	@ (80012c4 <HAL_I2C_Master_Transmit+0x1f8>)
 8001182:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001184:	8979      	ldrh	r1, [r7, #10]
 8001186:	697b      	ldr	r3, [r7, #20]
 8001188:	6a3a      	ldr	r2, [r7, #32]
 800118a:	68f8      	ldr	r0, [r7, #12]
 800118c:	f000 f89c 	bl	80012c8 <I2C_MasterRequestWrite>
 8001190:	4603      	mov	r3, r0
 8001192:	2b00      	cmp	r3, #0
 8001194:	d001      	beq.n	800119a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001196:	2301      	movs	r3, #1
 8001198:	e08d      	b.n	80012b6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800119a:	2300      	movs	r3, #0
 800119c:	613b      	str	r3, [r7, #16]
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	695b      	ldr	r3, [r3, #20]
 80011a4:	613b      	str	r3, [r7, #16]
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	699b      	ldr	r3, [r3, #24]
 80011ac:	613b      	str	r3, [r7, #16]
 80011ae:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80011b0:	e066      	b.n	8001280 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80011b2:	697a      	ldr	r2, [r7, #20]
 80011b4:	6a39      	ldr	r1, [r7, #32]
 80011b6:	68f8      	ldr	r0, [r7, #12]
 80011b8:	f000 fa22 	bl	8001600 <I2C_WaitOnTXEFlagUntilTimeout>
 80011bc:	4603      	mov	r3, r0
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d00d      	beq.n	80011de <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011c6:	2b04      	cmp	r3, #4
 80011c8:	d107      	bne.n	80011da <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	681a      	ldr	r2, [r3, #0]
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80011d8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80011da:	2301      	movs	r3, #1
 80011dc:	e06b      	b.n	80012b6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011e2:	781a      	ldrb	r2, [r3, #0]
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011ee:	1c5a      	adds	r2, r3, #1
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80011f8:	b29b      	uxth	r3, r3
 80011fa:	3b01      	subs	r3, #1
 80011fc:	b29a      	uxth	r2, r3
 80011fe:	68fb      	ldr	r3, [r7, #12]
 8001200:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001206:	3b01      	subs	r3, #1
 8001208:	b29a      	uxth	r2, r3
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	695b      	ldr	r3, [r3, #20]
 8001214:	f003 0304 	and.w	r3, r3, #4
 8001218:	2b04      	cmp	r3, #4
 800121a:	d11b      	bne.n	8001254 <HAL_I2C_Master_Transmit+0x188>
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001220:	2b00      	cmp	r3, #0
 8001222:	d017      	beq.n	8001254 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001228:	781a      	ldrb	r2, [r3, #0]
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001234:	1c5a      	adds	r2, r3, #1
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800123e:	b29b      	uxth	r3, r3
 8001240:	3b01      	subs	r3, #1
 8001242:	b29a      	uxth	r2, r3
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800124c:	3b01      	subs	r3, #1
 800124e:	b29a      	uxth	r2, r3
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001254:	697a      	ldr	r2, [r7, #20]
 8001256:	6a39      	ldr	r1, [r7, #32]
 8001258:	68f8      	ldr	r0, [r7, #12]
 800125a:	f000 fa19 	bl	8001690 <I2C_WaitOnBTFFlagUntilTimeout>
 800125e:	4603      	mov	r3, r0
 8001260:	2b00      	cmp	r3, #0
 8001262:	d00d      	beq.n	8001280 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001268:	2b04      	cmp	r3, #4
 800126a:	d107      	bne.n	800127c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	681a      	ldr	r2, [r3, #0]
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800127a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800127c:	2301      	movs	r3, #1
 800127e:	e01a      	b.n	80012b6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001284:	2b00      	cmp	r3, #0
 8001286:	d194      	bne.n	80011b2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	681a      	ldr	r2, [r3, #0]
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001296:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	2220      	movs	r2, #32
 800129c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	2200      	movs	r2, #0
 80012a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	2200      	movs	r2, #0
 80012ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80012b0:	2300      	movs	r3, #0
 80012b2:	e000      	b.n	80012b6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80012b4:	2302      	movs	r3, #2
  }
}
 80012b6:	4618      	mov	r0, r3
 80012b8:	3718      	adds	r7, #24
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	00100002 	.word	0x00100002
 80012c4:	ffff0000 	.word	0xffff0000

080012c8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b088      	sub	sp, #32
 80012cc:	af02      	add	r7, sp, #8
 80012ce:	60f8      	str	r0, [r7, #12]
 80012d0:	607a      	str	r2, [r7, #4]
 80012d2:	603b      	str	r3, [r7, #0]
 80012d4:	460b      	mov	r3, r1
 80012d6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80012dc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80012de:	697b      	ldr	r3, [r7, #20]
 80012e0:	2b08      	cmp	r3, #8
 80012e2:	d006      	beq.n	80012f2 <I2C_MasterRequestWrite+0x2a>
 80012e4:	697b      	ldr	r3, [r7, #20]
 80012e6:	2b01      	cmp	r3, #1
 80012e8:	d003      	beq.n	80012f2 <I2C_MasterRequestWrite+0x2a>
 80012ea:	697b      	ldr	r3, [r7, #20]
 80012ec:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80012f0:	d108      	bne.n	8001304 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	681a      	ldr	r2, [r3, #0]
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001300:	601a      	str	r2, [r3, #0]
 8001302:	e00b      	b.n	800131c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001308:	2b12      	cmp	r3, #18
 800130a:	d107      	bne.n	800131c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	681a      	ldr	r2, [r3, #0]
 8001312:	68fb      	ldr	r3, [r7, #12]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800131a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800131c:	683b      	ldr	r3, [r7, #0]
 800131e:	9300      	str	r3, [sp, #0]
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	2200      	movs	r2, #0
 8001324:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8001328:	68f8      	ldr	r0, [r7, #12]
 800132a:	f000 f84f 	bl	80013cc <I2C_WaitOnFlagUntilTimeout>
 800132e:	4603      	mov	r3, r0
 8001330:	2b00      	cmp	r3, #0
 8001332:	d00d      	beq.n	8001350 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800133e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001342:	d103      	bne.n	800134c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800134a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800134c:	2303      	movs	r3, #3
 800134e:	e035      	b.n	80013bc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	691b      	ldr	r3, [r3, #16]
 8001354:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001358:	d108      	bne.n	800136c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800135a:	897b      	ldrh	r3, [r7, #10]
 800135c:	b2db      	uxtb	r3, r3
 800135e:	461a      	mov	r2, r3
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8001368:	611a      	str	r2, [r3, #16]
 800136a:	e01b      	b.n	80013a4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800136c:	897b      	ldrh	r3, [r7, #10]
 800136e:	11db      	asrs	r3, r3, #7
 8001370:	b2db      	uxtb	r3, r3
 8001372:	f003 0306 	and.w	r3, r3, #6
 8001376:	b2db      	uxtb	r3, r3
 8001378:	f063 030f 	orn	r3, r3, #15
 800137c:	b2da      	uxtb	r2, r3
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001384:	683b      	ldr	r3, [r7, #0]
 8001386:	687a      	ldr	r2, [r7, #4]
 8001388:	490e      	ldr	r1, [pc, #56]	@ (80013c4 <I2C_MasterRequestWrite+0xfc>)
 800138a:	68f8      	ldr	r0, [r7, #12]
 800138c:	f000 f898 	bl	80014c0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d001      	beq.n	800139a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8001396:	2301      	movs	r3, #1
 8001398:	e010      	b.n	80013bc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800139a:	897b      	ldrh	r3, [r7, #10]
 800139c:	b2da      	uxtb	r2, r3
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80013a4:	683b      	ldr	r3, [r7, #0]
 80013a6:	687a      	ldr	r2, [r7, #4]
 80013a8:	4907      	ldr	r1, [pc, #28]	@ (80013c8 <I2C_MasterRequestWrite+0x100>)
 80013aa:	68f8      	ldr	r0, [r7, #12]
 80013ac:	f000 f888 	bl	80014c0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d001      	beq.n	80013ba <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80013b6:	2301      	movs	r3, #1
 80013b8:	e000      	b.n	80013bc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80013ba:	2300      	movs	r3, #0
}
 80013bc:	4618      	mov	r0, r3
 80013be:	3718      	adds	r7, #24
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	00010008 	.word	0x00010008
 80013c8:	00010002 	.word	0x00010002

080013cc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b084      	sub	sp, #16
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	60f8      	str	r0, [r7, #12]
 80013d4:	60b9      	str	r1, [r7, #8]
 80013d6:	603b      	str	r3, [r7, #0]
 80013d8:	4613      	mov	r3, r2
 80013da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80013dc:	e048      	b.n	8001470 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80013de:	683b      	ldr	r3, [r7, #0]
 80013e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013e4:	d044      	beq.n	8001470 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80013e6:	f7ff fa75 	bl	80008d4 <HAL_GetTick>
 80013ea:	4602      	mov	r2, r0
 80013ec:	69bb      	ldr	r3, [r7, #24]
 80013ee:	1ad3      	subs	r3, r2, r3
 80013f0:	683a      	ldr	r2, [r7, #0]
 80013f2:	429a      	cmp	r2, r3
 80013f4:	d302      	bcc.n	80013fc <I2C_WaitOnFlagUntilTimeout+0x30>
 80013f6:	683b      	ldr	r3, [r7, #0]
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d139      	bne.n	8001470 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80013fc:	68bb      	ldr	r3, [r7, #8]
 80013fe:	0c1b      	lsrs	r3, r3, #16
 8001400:	b2db      	uxtb	r3, r3
 8001402:	2b01      	cmp	r3, #1
 8001404:	d10d      	bne.n	8001422 <I2C_WaitOnFlagUntilTimeout+0x56>
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	695b      	ldr	r3, [r3, #20]
 800140c:	43da      	mvns	r2, r3
 800140e:	68bb      	ldr	r3, [r7, #8]
 8001410:	4013      	ands	r3, r2
 8001412:	b29b      	uxth	r3, r3
 8001414:	2b00      	cmp	r3, #0
 8001416:	bf0c      	ite	eq
 8001418:	2301      	moveq	r3, #1
 800141a:	2300      	movne	r3, #0
 800141c:	b2db      	uxtb	r3, r3
 800141e:	461a      	mov	r2, r3
 8001420:	e00c      	b.n	800143c <I2C_WaitOnFlagUntilTimeout+0x70>
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	699b      	ldr	r3, [r3, #24]
 8001428:	43da      	mvns	r2, r3
 800142a:	68bb      	ldr	r3, [r7, #8]
 800142c:	4013      	ands	r3, r2
 800142e:	b29b      	uxth	r3, r3
 8001430:	2b00      	cmp	r3, #0
 8001432:	bf0c      	ite	eq
 8001434:	2301      	moveq	r3, #1
 8001436:	2300      	movne	r3, #0
 8001438:	b2db      	uxtb	r3, r3
 800143a:	461a      	mov	r2, r3
 800143c:	79fb      	ldrb	r3, [r7, #7]
 800143e:	429a      	cmp	r2, r3
 8001440:	d116      	bne.n	8001470 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	2200      	movs	r2, #0
 8001446:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	2220      	movs	r2, #32
 800144c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	2200      	movs	r2, #0
 8001454:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800145c:	f043 0220 	orr.w	r2, r3, #32
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	2200      	movs	r2, #0
 8001468:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800146c:	2301      	movs	r3, #1
 800146e:	e023      	b.n	80014b8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001470:	68bb      	ldr	r3, [r7, #8]
 8001472:	0c1b      	lsrs	r3, r3, #16
 8001474:	b2db      	uxtb	r3, r3
 8001476:	2b01      	cmp	r3, #1
 8001478:	d10d      	bne.n	8001496 <I2C_WaitOnFlagUntilTimeout+0xca>
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	695b      	ldr	r3, [r3, #20]
 8001480:	43da      	mvns	r2, r3
 8001482:	68bb      	ldr	r3, [r7, #8]
 8001484:	4013      	ands	r3, r2
 8001486:	b29b      	uxth	r3, r3
 8001488:	2b00      	cmp	r3, #0
 800148a:	bf0c      	ite	eq
 800148c:	2301      	moveq	r3, #1
 800148e:	2300      	movne	r3, #0
 8001490:	b2db      	uxtb	r3, r3
 8001492:	461a      	mov	r2, r3
 8001494:	e00c      	b.n	80014b0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	699b      	ldr	r3, [r3, #24]
 800149c:	43da      	mvns	r2, r3
 800149e:	68bb      	ldr	r3, [r7, #8]
 80014a0:	4013      	ands	r3, r2
 80014a2:	b29b      	uxth	r3, r3
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	bf0c      	ite	eq
 80014a8:	2301      	moveq	r3, #1
 80014aa:	2300      	movne	r3, #0
 80014ac:	b2db      	uxtb	r3, r3
 80014ae:	461a      	mov	r2, r3
 80014b0:	79fb      	ldrb	r3, [r7, #7]
 80014b2:	429a      	cmp	r2, r3
 80014b4:	d093      	beq.n	80013de <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80014b6:	2300      	movs	r3, #0
}
 80014b8:	4618      	mov	r0, r3
 80014ba:	3710      	adds	r7, #16
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}

080014c0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b084      	sub	sp, #16
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	60f8      	str	r0, [r7, #12]
 80014c8:	60b9      	str	r1, [r7, #8]
 80014ca:	607a      	str	r2, [r7, #4]
 80014cc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80014ce:	e071      	b.n	80015b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	695b      	ldr	r3, [r3, #20]
 80014d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80014da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80014de:	d123      	bne.n	8001528 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	681a      	ldr	r2, [r3, #0]
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80014ee:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80014f8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	2200      	movs	r2, #0
 80014fe:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	2220      	movs	r2, #32
 8001504:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	2200      	movs	r2, #0
 800150c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001514:	f043 0204 	orr.w	r2, r3, #4
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	2200      	movs	r2, #0
 8001520:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8001524:	2301      	movs	r3, #1
 8001526:	e067      	b.n	80015f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800152e:	d041      	beq.n	80015b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001530:	f7ff f9d0 	bl	80008d4 <HAL_GetTick>
 8001534:	4602      	mov	r2, r0
 8001536:	683b      	ldr	r3, [r7, #0]
 8001538:	1ad3      	subs	r3, r2, r3
 800153a:	687a      	ldr	r2, [r7, #4]
 800153c:	429a      	cmp	r2, r3
 800153e:	d302      	bcc.n	8001546 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	2b00      	cmp	r3, #0
 8001544:	d136      	bne.n	80015b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8001546:	68bb      	ldr	r3, [r7, #8]
 8001548:	0c1b      	lsrs	r3, r3, #16
 800154a:	b2db      	uxtb	r3, r3
 800154c:	2b01      	cmp	r3, #1
 800154e:	d10c      	bne.n	800156a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	695b      	ldr	r3, [r3, #20]
 8001556:	43da      	mvns	r2, r3
 8001558:	68bb      	ldr	r3, [r7, #8]
 800155a:	4013      	ands	r3, r2
 800155c:	b29b      	uxth	r3, r3
 800155e:	2b00      	cmp	r3, #0
 8001560:	bf14      	ite	ne
 8001562:	2301      	movne	r3, #1
 8001564:	2300      	moveq	r3, #0
 8001566:	b2db      	uxtb	r3, r3
 8001568:	e00b      	b.n	8001582 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	699b      	ldr	r3, [r3, #24]
 8001570:	43da      	mvns	r2, r3
 8001572:	68bb      	ldr	r3, [r7, #8]
 8001574:	4013      	ands	r3, r2
 8001576:	b29b      	uxth	r3, r3
 8001578:	2b00      	cmp	r3, #0
 800157a:	bf14      	ite	ne
 800157c:	2301      	movne	r3, #1
 800157e:	2300      	moveq	r3, #0
 8001580:	b2db      	uxtb	r3, r3
 8001582:	2b00      	cmp	r3, #0
 8001584:	d016      	beq.n	80015b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	2200      	movs	r2, #0
 800158a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	2220      	movs	r2, #32
 8001590:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	2200      	movs	r2, #0
 8001598:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015a0:	f043 0220 	orr.w	r2, r3, #32
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	2200      	movs	r2, #0
 80015ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80015b0:	2301      	movs	r3, #1
 80015b2:	e021      	b.n	80015f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80015b4:	68bb      	ldr	r3, [r7, #8]
 80015b6:	0c1b      	lsrs	r3, r3, #16
 80015b8:	b2db      	uxtb	r3, r3
 80015ba:	2b01      	cmp	r3, #1
 80015bc:	d10c      	bne.n	80015d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	695b      	ldr	r3, [r3, #20]
 80015c4:	43da      	mvns	r2, r3
 80015c6:	68bb      	ldr	r3, [r7, #8]
 80015c8:	4013      	ands	r3, r2
 80015ca:	b29b      	uxth	r3, r3
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	bf14      	ite	ne
 80015d0:	2301      	movne	r3, #1
 80015d2:	2300      	moveq	r3, #0
 80015d4:	b2db      	uxtb	r3, r3
 80015d6:	e00b      	b.n	80015f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	699b      	ldr	r3, [r3, #24]
 80015de:	43da      	mvns	r2, r3
 80015e0:	68bb      	ldr	r3, [r7, #8]
 80015e2:	4013      	ands	r3, r2
 80015e4:	b29b      	uxth	r3, r3
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	bf14      	ite	ne
 80015ea:	2301      	movne	r3, #1
 80015ec:	2300      	moveq	r3, #0
 80015ee:	b2db      	uxtb	r3, r3
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	f47f af6d 	bne.w	80014d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80015f6:	2300      	movs	r3, #0
}
 80015f8:	4618      	mov	r0, r3
 80015fa:	3710      	adds	r7, #16
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bd80      	pop	{r7, pc}

08001600 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b084      	sub	sp, #16
 8001604:	af00      	add	r7, sp, #0
 8001606:	60f8      	str	r0, [r7, #12]
 8001608:	60b9      	str	r1, [r7, #8]
 800160a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800160c:	e034      	b.n	8001678 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800160e:	68f8      	ldr	r0, [r7, #12]
 8001610:	f000 f886 	bl	8001720 <I2C_IsAcknowledgeFailed>
 8001614:	4603      	mov	r3, r0
 8001616:	2b00      	cmp	r3, #0
 8001618:	d001      	beq.n	800161e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800161a:	2301      	movs	r3, #1
 800161c:	e034      	b.n	8001688 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800161e:	68bb      	ldr	r3, [r7, #8]
 8001620:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001624:	d028      	beq.n	8001678 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001626:	f7ff f955 	bl	80008d4 <HAL_GetTick>
 800162a:	4602      	mov	r2, r0
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	1ad3      	subs	r3, r2, r3
 8001630:	68ba      	ldr	r2, [r7, #8]
 8001632:	429a      	cmp	r2, r3
 8001634:	d302      	bcc.n	800163c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8001636:	68bb      	ldr	r3, [r7, #8]
 8001638:	2b00      	cmp	r3, #0
 800163a:	d11d      	bne.n	8001678 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	695b      	ldr	r3, [r3, #20]
 8001642:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001646:	2b80      	cmp	r3, #128	@ 0x80
 8001648:	d016      	beq.n	8001678 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	2200      	movs	r2, #0
 800164e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	2220      	movs	r2, #32
 8001654:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	2200      	movs	r2, #0
 800165c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001664:	f043 0220 	orr.w	r2, r3, #32
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	2200      	movs	r2, #0
 8001670:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001674:	2301      	movs	r3, #1
 8001676:	e007      	b.n	8001688 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	695b      	ldr	r3, [r3, #20]
 800167e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001682:	2b80      	cmp	r3, #128	@ 0x80
 8001684:	d1c3      	bne.n	800160e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001686:	2300      	movs	r3, #0
}
 8001688:	4618      	mov	r0, r3
 800168a:	3710      	adds	r7, #16
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}

08001690 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b084      	sub	sp, #16
 8001694:	af00      	add	r7, sp, #0
 8001696:	60f8      	str	r0, [r7, #12]
 8001698:	60b9      	str	r1, [r7, #8]
 800169a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800169c:	e034      	b.n	8001708 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800169e:	68f8      	ldr	r0, [r7, #12]
 80016a0:	f000 f83e 	bl	8001720 <I2C_IsAcknowledgeFailed>
 80016a4:	4603      	mov	r3, r0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d001      	beq.n	80016ae <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80016aa:	2301      	movs	r3, #1
 80016ac:	e034      	b.n	8001718 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80016ae:	68bb      	ldr	r3, [r7, #8]
 80016b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016b4:	d028      	beq.n	8001708 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80016b6:	f7ff f90d 	bl	80008d4 <HAL_GetTick>
 80016ba:	4602      	mov	r2, r0
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	1ad3      	subs	r3, r2, r3
 80016c0:	68ba      	ldr	r2, [r7, #8]
 80016c2:	429a      	cmp	r2, r3
 80016c4:	d302      	bcc.n	80016cc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80016c6:	68bb      	ldr	r3, [r7, #8]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d11d      	bne.n	8001708 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	695b      	ldr	r3, [r3, #20]
 80016d2:	f003 0304 	and.w	r3, r3, #4
 80016d6:	2b04      	cmp	r3, #4
 80016d8:	d016      	beq.n	8001708 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	2200      	movs	r2, #0
 80016de:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	2220      	movs	r2, #32
 80016e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	2200      	movs	r2, #0
 80016ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016f4:	f043 0220 	orr.w	r2, r3, #32
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	2200      	movs	r2, #0
 8001700:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001704:	2301      	movs	r3, #1
 8001706:	e007      	b.n	8001718 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	695b      	ldr	r3, [r3, #20]
 800170e:	f003 0304 	and.w	r3, r3, #4
 8001712:	2b04      	cmp	r3, #4
 8001714:	d1c3      	bne.n	800169e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001716:	2300      	movs	r3, #0
}
 8001718:	4618      	mov	r0, r3
 800171a:	3710      	adds	r7, #16
 800171c:	46bd      	mov	sp, r7
 800171e:	bd80      	pop	{r7, pc}

08001720 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8001720:	b480      	push	{r7}
 8001722:	b083      	sub	sp, #12
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	695b      	ldr	r3, [r3, #20]
 800172e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001732:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001736:	d11b      	bne.n	8001770 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8001740:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	2200      	movs	r2, #0
 8001746:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	2220      	movs	r2, #32
 800174c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	2200      	movs	r2, #0
 8001754:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800175c:	f043 0204 	orr.w	r2, r3, #4
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	2200      	movs	r2, #0
 8001768:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800176c:	2301      	movs	r3, #1
 800176e:	e000      	b.n	8001772 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8001770:	2300      	movs	r3, #0
}
 8001772:	4618      	mov	r0, r3
 8001774:	370c      	adds	r7, #12
 8001776:	46bd      	mov	sp, r7
 8001778:	bc80      	pop	{r7}
 800177a:	4770      	bx	lr

0800177c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b086      	sub	sp, #24
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d101      	bne.n	800178e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800178a:	2301      	movs	r3, #1
 800178c:	e272      	b.n	8001c74 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f003 0301 	and.w	r3, r3, #1
 8001796:	2b00      	cmp	r3, #0
 8001798:	f000 8087 	beq.w	80018aa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800179c:	4b92      	ldr	r3, [pc, #584]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 800179e:	685b      	ldr	r3, [r3, #4]
 80017a0:	f003 030c 	and.w	r3, r3, #12
 80017a4:	2b04      	cmp	r3, #4
 80017a6:	d00c      	beq.n	80017c2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80017a8:	4b8f      	ldr	r3, [pc, #572]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 80017aa:	685b      	ldr	r3, [r3, #4]
 80017ac:	f003 030c 	and.w	r3, r3, #12
 80017b0:	2b08      	cmp	r3, #8
 80017b2:	d112      	bne.n	80017da <HAL_RCC_OscConfig+0x5e>
 80017b4:	4b8c      	ldr	r3, [pc, #560]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 80017b6:	685b      	ldr	r3, [r3, #4]
 80017b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80017bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80017c0:	d10b      	bne.n	80017da <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017c2:	4b89      	ldr	r3, [pc, #548]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d06c      	beq.n	80018a8 <HAL_RCC_OscConfig+0x12c>
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	685b      	ldr	r3, [r3, #4]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d168      	bne.n	80018a8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80017d6:	2301      	movs	r3, #1
 80017d8:	e24c      	b.n	8001c74 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	685b      	ldr	r3, [r3, #4]
 80017de:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80017e2:	d106      	bne.n	80017f2 <HAL_RCC_OscConfig+0x76>
 80017e4:	4b80      	ldr	r3, [pc, #512]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	4a7f      	ldr	r2, [pc, #508]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 80017ea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017ee:	6013      	str	r3, [r2, #0]
 80017f0:	e02e      	b.n	8001850 <HAL_RCC_OscConfig+0xd4>
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	685b      	ldr	r3, [r3, #4]
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d10c      	bne.n	8001814 <HAL_RCC_OscConfig+0x98>
 80017fa:	4b7b      	ldr	r3, [pc, #492]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	4a7a      	ldr	r2, [pc, #488]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 8001800:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001804:	6013      	str	r3, [r2, #0]
 8001806:	4b78      	ldr	r3, [pc, #480]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	4a77      	ldr	r2, [pc, #476]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 800180c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001810:	6013      	str	r3, [r2, #0]
 8001812:	e01d      	b.n	8001850 <HAL_RCC_OscConfig+0xd4>
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800181c:	d10c      	bne.n	8001838 <HAL_RCC_OscConfig+0xbc>
 800181e:	4b72      	ldr	r3, [pc, #456]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	4a71      	ldr	r2, [pc, #452]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 8001824:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001828:	6013      	str	r3, [r2, #0]
 800182a:	4b6f      	ldr	r3, [pc, #444]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	4a6e      	ldr	r2, [pc, #440]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 8001830:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001834:	6013      	str	r3, [r2, #0]
 8001836:	e00b      	b.n	8001850 <HAL_RCC_OscConfig+0xd4>
 8001838:	4b6b      	ldr	r3, [pc, #428]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	4a6a      	ldr	r2, [pc, #424]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 800183e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001842:	6013      	str	r3, [r2, #0]
 8001844:	4b68      	ldr	r3, [pc, #416]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	4a67      	ldr	r2, [pc, #412]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 800184a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800184e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	685b      	ldr	r3, [r3, #4]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d013      	beq.n	8001880 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001858:	f7ff f83c 	bl	80008d4 <HAL_GetTick>
 800185c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800185e:	e008      	b.n	8001872 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001860:	f7ff f838 	bl	80008d4 <HAL_GetTick>
 8001864:	4602      	mov	r2, r0
 8001866:	693b      	ldr	r3, [r7, #16]
 8001868:	1ad3      	subs	r3, r2, r3
 800186a:	2b64      	cmp	r3, #100	@ 0x64
 800186c:	d901      	bls.n	8001872 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800186e:	2303      	movs	r3, #3
 8001870:	e200      	b.n	8001c74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001872:	4b5d      	ldr	r3, [pc, #372]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800187a:	2b00      	cmp	r3, #0
 800187c:	d0f0      	beq.n	8001860 <HAL_RCC_OscConfig+0xe4>
 800187e:	e014      	b.n	80018aa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001880:	f7ff f828 	bl	80008d4 <HAL_GetTick>
 8001884:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001886:	e008      	b.n	800189a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001888:	f7ff f824 	bl	80008d4 <HAL_GetTick>
 800188c:	4602      	mov	r2, r0
 800188e:	693b      	ldr	r3, [r7, #16]
 8001890:	1ad3      	subs	r3, r2, r3
 8001892:	2b64      	cmp	r3, #100	@ 0x64
 8001894:	d901      	bls.n	800189a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001896:	2303      	movs	r3, #3
 8001898:	e1ec      	b.n	8001c74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800189a:	4b53      	ldr	r3, [pc, #332]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d1f0      	bne.n	8001888 <HAL_RCC_OscConfig+0x10c>
 80018a6:	e000      	b.n	80018aa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f003 0302 	and.w	r3, r3, #2
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d063      	beq.n	800197e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80018b6:	4b4c      	ldr	r3, [pc, #304]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 80018b8:	685b      	ldr	r3, [r3, #4]
 80018ba:	f003 030c 	and.w	r3, r3, #12
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d00b      	beq.n	80018da <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80018c2:	4b49      	ldr	r3, [pc, #292]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 80018c4:	685b      	ldr	r3, [r3, #4]
 80018c6:	f003 030c 	and.w	r3, r3, #12
 80018ca:	2b08      	cmp	r3, #8
 80018cc:	d11c      	bne.n	8001908 <HAL_RCC_OscConfig+0x18c>
 80018ce:	4b46      	ldr	r3, [pc, #280]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 80018d0:	685b      	ldr	r3, [r3, #4]
 80018d2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d116      	bne.n	8001908 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018da:	4b43      	ldr	r3, [pc, #268]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	f003 0302 	and.w	r3, r3, #2
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d005      	beq.n	80018f2 <HAL_RCC_OscConfig+0x176>
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	691b      	ldr	r3, [r3, #16]
 80018ea:	2b01      	cmp	r3, #1
 80018ec:	d001      	beq.n	80018f2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80018ee:	2301      	movs	r3, #1
 80018f0:	e1c0      	b.n	8001c74 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018f2:	4b3d      	ldr	r3, [pc, #244]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	695b      	ldr	r3, [r3, #20]
 80018fe:	00db      	lsls	r3, r3, #3
 8001900:	4939      	ldr	r1, [pc, #228]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 8001902:	4313      	orrs	r3, r2
 8001904:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001906:	e03a      	b.n	800197e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	691b      	ldr	r3, [r3, #16]
 800190c:	2b00      	cmp	r3, #0
 800190e:	d020      	beq.n	8001952 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001910:	4b36      	ldr	r3, [pc, #216]	@ (80019ec <HAL_RCC_OscConfig+0x270>)
 8001912:	2201      	movs	r2, #1
 8001914:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001916:	f7fe ffdd 	bl	80008d4 <HAL_GetTick>
 800191a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800191c:	e008      	b.n	8001930 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800191e:	f7fe ffd9 	bl	80008d4 <HAL_GetTick>
 8001922:	4602      	mov	r2, r0
 8001924:	693b      	ldr	r3, [r7, #16]
 8001926:	1ad3      	subs	r3, r2, r3
 8001928:	2b02      	cmp	r3, #2
 800192a:	d901      	bls.n	8001930 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800192c:	2303      	movs	r3, #3
 800192e:	e1a1      	b.n	8001c74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001930:	4b2d      	ldr	r3, [pc, #180]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	f003 0302 	and.w	r3, r3, #2
 8001938:	2b00      	cmp	r3, #0
 800193a:	d0f0      	beq.n	800191e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800193c:	4b2a      	ldr	r3, [pc, #168]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	695b      	ldr	r3, [r3, #20]
 8001948:	00db      	lsls	r3, r3, #3
 800194a:	4927      	ldr	r1, [pc, #156]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 800194c:	4313      	orrs	r3, r2
 800194e:	600b      	str	r3, [r1, #0]
 8001950:	e015      	b.n	800197e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001952:	4b26      	ldr	r3, [pc, #152]	@ (80019ec <HAL_RCC_OscConfig+0x270>)
 8001954:	2200      	movs	r2, #0
 8001956:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001958:	f7fe ffbc 	bl	80008d4 <HAL_GetTick>
 800195c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800195e:	e008      	b.n	8001972 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001960:	f7fe ffb8 	bl	80008d4 <HAL_GetTick>
 8001964:	4602      	mov	r2, r0
 8001966:	693b      	ldr	r3, [r7, #16]
 8001968:	1ad3      	subs	r3, r2, r3
 800196a:	2b02      	cmp	r3, #2
 800196c:	d901      	bls.n	8001972 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800196e:	2303      	movs	r3, #3
 8001970:	e180      	b.n	8001c74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001972:	4b1d      	ldr	r3, [pc, #116]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f003 0302 	and.w	r3, r3, #2
 800197a:	2b00      	cmp	r3, #0
 800197c:	d1f0      	bne.n	8001960 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f003 0308 	and.w	r3, r3, #8
 8001986:	2b00      	cmp	r3, #0
 8001988:	d03a      	beq.n	8001a00 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	699b      	ldr	r3, [r3, #24]
 800198e:	2b00      	cmp	r3, #0
 8001990:	d019      	beq.n	80019c6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001992:	4b17      	ldr	r3, [pc, #92]	@ (80019f0 <HAL_RCC_OscConfig+0x274>)
 8001994:	2201      	movs	r2, #1
 8001996:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001998:	f7fe ff9c 	bl	80008d4 <HAL_GetTick>
 800199c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800199e:	e008      	b.n	80019b2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019a0:	f7fe ff98 	bl	80008d4 <HAL_GetTick>
 80019a4:	4602      	mov	r2, r0
 80019a6:	693b      	ldr	r3, [r7, #16]
 80019a8:	1ad3      	subs	r3, r2, r3
 80019aa:	2b02      	cmp	r3, #2
 80019ac:	d901      	bls.n	80019b2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80019ae:	2303      	movs	r3, #3
 80019b0:	e160      	b.n	8001c74 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019b2:	4b0d      	ldr	r3, [pc, #52]	@ (80019e8 <HAL_RCC_OscConfig+0x26c>)
 80019b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019b6:	f003 0302 	and.w	r3, r3, #2
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d0f0      	beq.n	80019a0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80019be:	2001      	movs	r0, #1
 80019c0:	f000 fafe 	bl	8001fc0 <RCC_Delay>
 80019c4:	e01c      	b.n	8001a00 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80019c6:	4b0a      	ldr	r3, [pc, #40]	@ (80019f0 <HAL_RCC_OscConfig+0x274>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019cc:	f7fe ff82 	bl	80008d4 <HAL_GetTick>
 80019d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019d2:	e00f      	b.n	80019f4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019d4:	f7fe ff7e 	bl	80008d4 <HAL_GetTick>
 80019d8:	4602      	mov	r2, r0
 80019da:	693b      	ldr	r3, [r7, #16]
 80019dc:	1ad3      	subs	r3, r2, r3
 80019de:	2b02      	cmp	r3, #2
 80019e0:	d908      	bls.n	80019f4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80019e2:	2303      	movs	r3, #3
 80019e4:	e146      	b.n	8001c74 <HAL_RCC_OscConfig+0x4f8>
 80019e6:	bf00      	nop
 80019e8:	40021000 	.word	0x40021000
 80019ec:	42420000 	.word	0x42420000
 80019f0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019f4:	4b92      	ldr	r3, [pc, #584]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 80019f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019f8:	f003 0302 	and.w	r3, r3, #2
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d1e9      	bne.n	80019d4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f003 0304 	and.w	r3, r3, #4
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	f000 80a6 	beq.w	8001b5a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a12:	4b8b      	ldr	r3, [pc, #556]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001a14:	69db      	ldr	r3, [r3, #28]
 8001a16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d10d      	bne.n	8001a3a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a1e:	4b88      	ldr	r3, [pc, #544]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001a20:	69db      	ldr	r3, [r3, #28]
 8001a22:	4a87      	ldr	r2, [pc, #540]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001a24:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a28:	61d3      	str	r3, [r2, #28]
 8001a2a:	4b85      	ldr	r3, [pc, #532]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001a2c:	69db      	ldr	r3, [r3, #28]
 8001a2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a32:	60bb      	str	r3, [r7, #8]
 8001a34:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a36:	2301      	movs	r3, #1
 8001a38:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a3a:	4b82      	ldr	r3, [pc, #520]	@ (8001c44 <HAL_RCC_OscConfig+0x4c8>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d118      	bne.n	8001a78 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a46:	4b7f      	ldr	r3, [pc, #508]	@ (8001c44 <HAL_RCC_OscConfig+0x4c8>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	4a7e      	ldr	r2, [pc, #504]	@ (8001c44 <HAL_RCC_OscConfig+0x4c8>)
 8001a4c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a50:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a52:	f7fe ff3f 	bl	80008d4 <HAL_GetTick>
 8001a56:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a58:	e008      	b.n	8001a6c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a5a:	f7fe ff3b 	bl	80008d4 <HAL_GetTick>
 8001a5e:	4602      	mov	r2, r0
 8001a60:	693b      	ldr	r3, [r7, #16]
 8001a62:	1ad3      	subs	r3, r2, r3
 8001a64:	2b64      	cmp	r3, #100	@ 0x64
 8001a66:	d901      	bls.n	8001a6c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001a68:	2303      	movs	r3, #3
 8001a6a:	e103      	b.n	8001c74 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a6c:	4b75      	ldr	r3, [pc, #468]	@ (8001c44 <HAL_RCC_OscConfig+0x4c8>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d0f0      	beq.n	8001a5a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	68db      	ldr	r3, [r3, #12]
 8001a7c:	2b01      	cmp	r3, #1
 8001a7e:	d106      	bne.n	8001a8e <HAL_RCC_OscConfig+0x312>
 8001a80:	4b6f      	ldr	r3, [pc, #444]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001a82:	6a1b      	ldr	r3, [r3, #32]
 8001a84:	4a6e      	ldr	r2, [pc, #440]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001a86:	f043 0301 	orr.w	r3, r3, #1
 8001a8a:	6213      	str	r3, [r2, #32]
 8001a8c:	e02d      	b.n	8001aea <HAL_RCC_OscConfig+0x36e>
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	68db      	ldr	r3, [r3, #12]
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d10c      	bne.n	8001ab0 <HAL_RCC_OscConfig+0x334>
 8001a96:	4b6a      	ldr	r3, [pc, #424]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001a98:	6a1b      	ldr	r3, [r3, #32]
 8001a9a:	4a69      	ldr	r2, [pc, #420]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001a9c:	f023 0301 	bic.w	r3, r3, #1
 8001aa0:	6213      	str	r3, [r2, #32]
 8001aa2:	4b67      	ldr	r3, [pc, #412]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001aa4:	6a1b      	ldr	r3, [r3, #32]
 8001aa6:	4a66      	ldr	r2, [pc, #408]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001aa8:	f023 0304 	bic.w	r3, r3, #4
 8001aac:	6213      	str	r3, [r2, #32]
 8001aae:	e01c      	b.n	8001aea <HAL_RCC_OscConfig+0x36e>
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	68db      	ldr	r3, [r3, #12]
 8001ab4:	2b05      	cmp	r3, #5
 8001ab6:	d10c      	bne.n	8001ad2 <HAL_RCC_OscConfig+0x356>
 8001ab8:	4b61      	ldr	r3, [pc, #388]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001aba:	6a1b      	ldr	r3, [r3, #32]
 8001abc:	4a60      	ldr	r2, [pc, #384]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001abe:	f043 0304 	orr.w	r3, r3, #4
 8001ac2:	6213      	str	r3, [r2, #32]
 8001ac4:	4b5e      	ldr	r3, [pc, #376]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001ac6:	6a1b      	ldr	r3, [r3, #32]
 8001ac8:	4a5d      	ldr	r2, [pc, #372]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001aca:	f043 0301 	orr.w	r3, r3, #1
 8001ace:	6213      	str	r3, [r2, #32]
 8001ad0:	e00b      	b.n	8001aea <HAL_RCC_OscConfig+0x36e>
 8001ad2:	4b5b      	ldr	r3, [pc, #364]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001ad4:	6a1b      	ldr	r3, [r3, #32]
 8001ad6:	4a5a      	ldr	r2, [pc, #360]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001ad8:	f023 0301 	bic.w	r3, r3, #1
 8001adc:	6213      	str	r3, [r2, #32]
 8001ade:	4b58      	ldr	r3, [pc, #352]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001ae0:	6a1b      	ldr	r3, [r3, #32]
 8001ae2:	4a57      	ldr	r2, [pc, #348]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001ae4:	f023 0304 	bic.w	r3, r3, #4
 8001ae8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	68db      	ldr	r3, [r3, #12]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d015      	beq.n	8001b1e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001af2:	f7fe feef 	bl	80008d4 <HAL_GetTick>
 8001af6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001af8:	e00a      	b.n	8001b10 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001afa:	f7fe feeb 	bl	80008d4 <HAL_GetTick>
 8001afe:	4602      	mov	r2, r0
 8001b00:	693b      	ldr	r3, [r7, #16]
 8001b02:	1ad3      	subs	r3, r2, r3
 8001b04:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b08:	4293      	cmp	r3, r2
 8001b0a:	d901      	bls.n	8001b10 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001b0c:	2303      	movs	r3, #3
 8001b0e:	e0b1      	b.n	8001c74 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b10:	4b4b      	ldr	r3, [pc, #300]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001b12:	6a1b      	ldr	r3, [r3, #32]
 8001b14:	f003 0302 	and.w	r3, r3, #2
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d0ee      	beq.n	8001afa <HAL_RCC_OscConfig+0x37e>
 8001b1c:	e014      	b.n	8001b48 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b1e:	f7fe fed9 	bl	80008d4 <HAL_GetTick>
 8001b22:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b24:	e00a      	b.n	8001b3c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b26:	f7fe fed5 	bl	80008d4 <HAL_GetTick>
 8001b2a:	4602      	mov	r2, r0
 8001b2c:	693b      	ldr	r3, [r7, #16]
 8001b2e:	1ad3      	subs	r3, r2, r3
 8001b30:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b34:	4293      	cmp	r3, r2
 8001b36:	d901      	bls.n	8001b3c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001b38:	2303      	movs	r3, #3
 8001b3a:	e09b      	b.n	8001c74 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b3c:	4b40      	ldr	r3, [pc, #256]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001b3e:	6a1b      	ldr	r3, [r3, #32]
 8001b40:	f003 0302 	and.w	r3, r3, #2
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d1ee      	bne.n	8001b26 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001b48:	7dfb      	ldrb	r3, [r7, #23]
 8001b4a:	2b01      	cmp	r3, #1
 8001b4c:	d105      	bne.n	8001b5a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b4e:	4b3c      	ldr	r3, [pc, #240]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001b50:	69db      	ldr	r3, [r3, #28]
 8001b52:	4a3b      	ldr	r2, [pc, #236]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001b54:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001b58:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	69db      	ldr	r3, [r3, #28]
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	f000 8087 	beq.w	8001c72 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001b64:	4b36      	ldr	r3, [pc, #216]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001b66:	685b      	ldr	r3, [r3, #4]
 8001b68:	f003 030c 	and.w	r3, r3, #12
 8001b6c:	2b08      	cmp	r3, #8
 8001b6e:	d061      	beq.n	8001c34 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	69db      	ldr	r3, [r3, #28]
 8001b74:	2b02      	cmp	r3, #2
 8001b76:	d146      	bne.n	8001c06 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b78:	4b33      	ldr	r3, [pc, #204]	@ (8001c48 <HAL_RCC_OscConfig+0x4cc>)
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b7e:	f7fe fea9 	bl	80008d4 <HAL_GetTick>
 8001b82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b84:	e008      	b.n	8001b98 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b86:	f7fe fea5 	bl	80008d4 <HAL_GetTick>
 8001b8a:	4602      	mov	r2, r0
 8001b8c:	693b      	ldr	r3, [r7, #16]
 8001b8e:	1ad3      	subs	r3, r2, r3
 8001b90:	2b02      	cmp	r3, #2
 8001b92:	d901      	bls.n	8001b98 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001b94:	2303      	movs	r3, #3
 8001b96:	e06d      	b.n	8001c74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b98:	4b29      	ldr	r3, [pc, #164]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d1f0      	bne.n	8001b86 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	6a1b      	ldr	r3, [r3, #32]
 8001ba8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001bac:	d108      	bne.n	8001bc0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001bae:	4b24      	ldr	r3, [pc, #144]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001bb0:	685b      	ldr	r3, [r3, #4]
 8001bb2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	689b      	ldr	r3, [r3, #8]
 8001bba:	4921      	ldr	r1, [pc, #132]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001bbc:	4313      	orrs	r3, r2
 8001bbe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001bc0:	4b1f      	ldr	r3, [pc, #124]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	6a19      	ldr	r1, [r3, #32]
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bd0:	430b      	orrs	r3, r1
 8001bd2:	491b      	ldr	r1, [pc, #108]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001bd4:	4313      	orrs	r3, r2
 8001bd6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001bd8:	4b1b      	ldr	r3, [pc, #108]	@ (8001c48 <HAL_RCC_OscConfig+0x4cc>)
 8001bda:	2201      	movs	r2, #1
 8001bdc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bde:	f7fe fe79 	bl	80008d4 <HAL_GetTick>
 8001be2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001be4:	e008      	b.n	8001bf8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001be6:	f7fe fe75 	bl	80008d4 <HAL_GetTick>
 8001bea:	4602      	mov	r2, r0
 8001bec:	693b      	ldr	r3, [r7, #16]
 8001bee:	1ad3      	subs	r3, r2, r3
 8001bf0:	2b02      	cmp	r3, #2
 8001bf2:	d901      	bls.n	8001bf8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001bf4:	2303      	movs	r3, #3
 8001bf6:	e03d      	b.n	8001c74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001bf8:	4b11      	ldr	r3, [pc, #68]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d0f0      	beq.n	8001be6 <HAL_RCC_OscConfig+0x46a>
 8001c04:	e035      	b.n	8001c72 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c06:	4b10      	ldr	r3, [pc, #64]	@ (8001c48 <HAL_RCC_OscConfig+0x4cc>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c0c:	f7fe fe62 	bl	80008d4 <HAL_GetTick>
 8001c10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c12:	e008      	b.n	8001c26 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c14:	f7fe fe5e 	bl	80008d4 <HAL_GetTick>
 8001c18:	4602      	mov	r2, r0
 8001c1a:	693b      	ldr	r3, [r7, #16]
 8001c1c:	1ad3      	subs	r3, r2, r3
 8001c1e:	2b02      	cmp	r3, #2
 8001c20:	d901      	bls.n	8001c26 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001c22:	2303      	movs	r3, #3
 8001c24:	e026      	b.n	8001c74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c26:	4b06      	ldr	r3, [pc, #24]	@ (8001c40 <HAL_RCC_OscConfig+0x4c4>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d1f0      	bne.n	8001c14 <HAL_RCC_OscConfig+0x498>
 8001c32:	e01e      	b.n	8001c72 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	69db      	ldr	r3, [r3, #28]
 8001c38:	2b01      	cmp	r3, #1
 8001c3a:	d107      	bne.n	8001c4c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001c3c:	2301      	movs	r3, #1
 8001c3e:	e019      	b.n	8001c74 <HAL_RCC_OscConfig+0x4f8>
 8001c40:	40021000 	.word	0x40021000
 8001c44:	40007000 	.word	0x40007000
 8001c48:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001c4c:	4b0b      	ldr	r3, [pc, #44]	@ (8001c7c <HAL_RCC_OscConfig+0x500>)
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	6a1b      	ldr	r3, [r3, #32]
 8001c5c:	429a      	cmp	r2, r3
 8001c5e:	d106      	bne.n	8001c6e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c6a:	429a      	cmp	r2, r3
 8001c6c:	d001      	beq.n	8001c72 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001c6e:	2301      	movs	r3, #1
 8001c70:	e000      	b.n	8001c74 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001c72:	2300      	movs	r3, #0
}
 8001c74:	4618      	mov	r0, r3
 8001c76:	3718      	adds	r7, #24
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bd80      	pop	{r7, pc}
 8001c7c:	40021000 	.word	0x40021000

08001c80 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b084      	sub	sp, #16
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
 8001c88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d101      	bne.n	8001c94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001c90:	2301      	movs	r3, #1
 8001c92:	e0d0      	b.n	8001e36 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001c94:	4b6a      	ldr	r3, [pc, #424]	@ (8001e40 <HAL_RCC_ClockConfig+0x1c0>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f003 0307 	and.w	r3, r3, #7
 8001c9c:	683a      	ldr	r2, [r7, #0]
 8001c9e:	429a      	cmp	r2, r3
 8001ca0:	d910      	bls.n	8001cc4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ca2:	4b67      	ldr	r3, [pc, #412]	@ (8001e40 <HAL_RCC_ClockConfig+0x1c0>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f023 0207 	bic.w	r2, r3, #7
 8001caa:	4965      	ldr	r1, [pc, #404]	@ (8001e40 <HAL_RCC_ClockConfig+0x1c0>)
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	4313      	orrs	r3, r2
 8001cb0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cb2:	4b63      	ldr	r3, [pc, #396]	@ (8001e40 <HAL_RCC_ClockConfig+0x1c0>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f003 0307 	and.w	r3, r3, #7
 8001cba:	683a      	ldr	r2, [r7, #0]
 8001cbc:	429a      	cmp	r2, r3
 8001cbe:	d001      	beq.n	8001cc4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	e0b8      	b.n	8001e36 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f003 0302 	and.w	r3, r3, #2
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d020      	beq.n	8001d12 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f003 0304 	and.w	r3, r3, #4
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d005      	beq.n	8001ce8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001cdc:	4b59      	ldr	r3, [pc, #356]	@ (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001cde:	685b      	ldr	r3, [r3, #4]
 8001ce0:	4a58      	ldr	r2, [pc, #352]	@ (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001ce2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001ce6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f003 0308 	and.w	r3, r3, #8
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d005      	beq.n	8001d00 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001cf4:	4b53      	ldr	r3, [pc, #332]	@ (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001cf6:	685b      	ldr	r3, [r3, #4]
 8001cf8:	4a52      	ldr	r2, [pc, #328]	@ (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001cfa:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001cfe:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d00:	4b50      	ldr	r3, [pc, #320]	@ (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	689b      	ldr	r3, [r3, #8]
 8001d0c:	494d      	ldr	r1, [pc, #308]	@ (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001d0e:	4313      	orrs	r3, r2
 8001d10:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f003 0301 	and.w	r3, r3, #1
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d040      	beq.n	8001da0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	2b01      	cmp	r3, #1
 8001d24:	d107      	bne.n	8001d36 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d26:	4b47      	ldr	r3, [pc, #284]	@ (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d115      	bne.n	8001d5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d32:	2301      	movs	r3, #1
 8001d34:	e07f      	b.n	8001e36 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	685b      	ldr	r3, [r3, #4]
 8001d3a:	2b02      	cmp	r3, #2
 8001d3c:	d107      	bne.n	8001d4e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d3e:	4b41      	ldr	r3, [pc, #260]	@ (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d109      	bne.n	8001d5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	e073      	b.n	8001e36 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d4e:	4b3d      	ldr	r3, [pc, #244]	@ (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f003 0302 	and.w	r3, r3, #2
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d101      	bne.n	8001d5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	e06b      	b.n	8001e36 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d5e:	4b39      	ldr	r3, [pc, #228]	@ (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001d60:	685b      	ldr	r3, [r3, #4]
 8001d62:	f023 0203 	bic.w	r2, r3, #3
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	685b      	ldr	r3, [r3, #4]
 8001d6a:	4936      	ldr	r1, [pc, #216]	@ (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001d6c:	4313      	orrs	r3, r2
 8001d6e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001d70:	f7fe fdb0 	bl	80008d4 <HAL_GetTick>
 8001d74:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d76:	e00a      	b.n	8001d8e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d78:	f7fe fdac 	bl	80008d4 <HAL_GetTick>
 8001d7c:	4602      	mov	r2, r0
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	1ad3      	subs	r3, r2, r3
 8001d82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d901      	bls.n	8001d8e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001d8a:	2303      	movs	r3, #3
 8001d8c:	e053      	b.n	8001e36 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d8e:	4b2d      	ldr	r3, [pc, #180]	@ (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	f003 020c 	and.w	r2, r3, #12
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	009b      	lsls	r3, r3, #2
 8001d9c:	429a      	cmp	r2, r3
 8001d9e:	d1eb      	bne.n	8001d78 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001da0:	4b27      	ldr	r3, [pc, #156]	@ (8001e40 <HAL_RCC_ClockConfig+0x1c0>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f003 0307 	and.w	r3, r3, #7
 8001da8:	683a      	ldr	r2, [r7, #0]
 8001daa:	429a      	cmp	r2, r3
 8001dac:	d210      	bcs.n	8001dd0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dae:	4b24      	ldr	r3, [pc, #144]	@ (8001e40 <HAL_RCC_ClockConfig+0x1c0>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f023 0207 	bic.w	r2, r3, #7
 8001db6:	4922      	ldr	r1, [pc, #136]	@ (8001e40 <HAL_RCC_ClockConfig+0x1c0>)
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	4313      	orrs	r3, r2
 8001dbc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dbe:	4b20      	ldr	r3, [pc, #128]	@ (8001e40 <HAL_RCC_ClockConfig+0x1c0>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f003 0307 	and.w	r3, r3, #7
 8001dc6:	683a      	ldr	r2, [r7, #0]
 8001dc8:	429a      	cmp	r2, r3
 8001dca:	d001      	beq.n	8001dd0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001dcc:	2301      	movs	r3, #1
 8001dce:	e032      	b.n	8001e36 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f003 0304 	and.w	r3, r3, #4
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d008      	beq.n	8001dee <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ddc:	4b19      	ldr	r3, [pc, #100]	@ (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001dde:	685b      	ldr	r3, [r3, #4]
 8001de0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	68db      	ldr	r3, [r3, #12]
 8001de8:	4916      	ldr	r1, [pc, #88]	@ (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001dea:	4313      	orrs	r3, r2
 8001dec:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f003 0308 	and.w	r3, r3, #8
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d009      	beq.n	8001e0e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001dfa:	4b12      	ldr	r3, [pc, #72]	@ (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	691b      	ldr	r3, [r3, #16]
 8001e06:	00db      	lsls	r3, r3, #3
 8001e08:	490e      	ldr	r1, [pc, #56]	@ (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001e0a:	4313      	orrs	r3, r2
 8001e0c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001e0e:	f000 f821 	bl	8001e54 <HAL_RCC_GetSysClockFreq>
 8001e12:	4602      	mov	r2, r0
 8001e14:	4b0b      	ldr	r3, [pc, #44]	@ (8001e44 <HAL_RCC_ClockConfig+0x1c4>)
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	091b      	lsrs	r3, r3, #4
 8001e1a:	f003 030f 	and.w	r3, r3, #15
 8001e1e:	490a      	ldr	r1, [pc, #40]	@ (8001e48 <HAL_RCC_ClockConfig+0x1c8>)
 8001e20:	5ccb      	ldrb	r3, [r1, r3]
 8001e22:	fa22 f303 	lsr.w	r3, r2, r3
 8001e26:	4a09      	ldr	r2, [pc, #36]	@ (8001e4c <HAL_RCC_ClockConfig+0x1cc>)
 8001e28:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001e2a:	4b09      	ldr	r3, [pc, #36]	@ (8001e50 <HAL_RCC_ClockConfig+0x1d0>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	4618      	mov	r0, r3
 8001e30:	f7fe fc28 	bl	8000684 <HAL_InitTick>

  return HAL_OK;
 8001e34:	2300      	movs	r3, #0
}
 8001e36:	4618      	mov	r0, r3
 8001e38:	3710      	adds	r7, #16
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	40022000 	.word	0x40022000
 8001e44:	40021000 	.word	0x40021000
 8001e48:	08005a34 	.word	0x08005a34
 8001e4c:	20000000 	.word	0x20000000
 8001e50:	20000004 	.word	0x20000004

08001e54 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e54:	b480      	push	{r7}
 8001e56:	b087      	sub	sp, #28
 8001e58:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	60fb      	str	r3, [r7, #12]
 8001e5e:	2300      	movs	r3, #0
 8001e60:	60bb      	str	r3, [r7, #8]
 8001e62:	2300      	movs	r3, #0
 8001e64:	617b      	str	r3, [r7, #20]
 8001e66:	2300      	movs	r3, #0
 8001e68:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001e6e:	4b1e      	ldr	r3, [pc, #120]	@ (8001ee8 <HAL_RCC_GetSysClockFreq+0x94>)
 8001e70:	685b      	ldr	r3, [r3, #4]
 8001e72:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	f003 030c 	and.w	r3, r3, #12
 8001e7a:	2b04      	cmp	r3, #4
 8001e7c:	d002      	beq.n	8001e84 <HAL_RCC_GetSysClockFreq+0x30>
 8001e7e:	2b08      	cmp	r3, #8
 8001e80:	d003      	beq.n	8001e8a <HAL_RCC_GetSysClockFreq+0x36>
 8001e82:	e027      	b.n	8001ed4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001e84:	4b19      	ldr	r3, [pc, #100]	@ (8001eec <HAL_RCC_GetSysClockFreq+0x98>)
 8001e86:	613b      	str	r3, [r7, #16]
      break;
 8001e88:	e027      	b.n	8001eda <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	0c9b      	lsrs	r3, r3, #18
 8001e8e:	f003 030f 	and.w	r3, r3, #15
 8001e92:	4a17      	ldr	r2, [pc, #92]	@ (8001ef0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001e94:	5cd3      	ldrb	r3, [r2, r3]
 8001e96:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d010      	beq.n	8001ec4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001ea2:	4b11      	ldr	r3, [pc, #68]	@ (8001ee8 <HAL_RCC_GetSysClockFreq+0x94>)
 8001ea4:	685b      	ldr	r3, [r3, #4]
 8001ea6:	0c5b      	lsrs	r3, r3, #17
 8001ea8:	f003 0301 	and.w	r3, r3, #1
 8001eac:	4a11      	ldr	r2, [pc, #68]	@ (8001ef4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001eae:	5cd3      	ldrb	r3, [r2, r3]
 8001eb0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	4a0d      	ldr	r2, [pc, #52]	@ (8001eec <HAL_RCC_GetSysClockFreq+0x98>)
 8001eb6:	fb03 f202 	mul.w	r2, r3, r2
 8001eba:	68bb      	ldr	r3, [r7, #8]
 8001ebc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ec0:	617b      	str	r3, [r7, #20]
 8001ec2:	e004      	b.n	8001ece <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	4a0c      	ldr	r2, [pc, #48]	@ (8001ef8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001ec8:	fb02 f303 	mul.w	r3, r2, r3
 8001ecc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001ece:	697b      	ldr	r3, [r7, #20]
 8001ed0:	613b      	str	r3, [r7, #16]
      break;
 8001ed2:	e002      	b.n	8001eda <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001ed4:	4b05      	ldr	r3, [pc, #20]	@ (8001eec <HAL_RCC_GetSysClockFreq+0x98>)
 8001ed6:	613b      	str	r3, [r7, #16]
      break;
 8001ed8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001eda:	693b      	ldr	r3, [r7, #16]
}
 8001edc:	4618      	mov	r0, r3
 8001ede:	371c      	adds	r7, #28
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bc80      	pop	{r7}
 8001ee4:	4770      	bx	lr
 8001ee6:	bf00      	nop
 8001ee8:	40021000 	.word	0x40021000
 8001eec:	007a1200 	.word	0x007a1200
 8001ef0:	08005a4c 	.word	0x08005a4c
 8001ef4:	08005a5c 	.word	0x08005a5c
 8001ef8:	003d0900 	.word	0x003d0900

08001efc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001efc:	b480      	push	{r7}
 8001efe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f00:	4b02      	ldr	r3, [pc, #8]	@ (8001f0c <HAL_RCC_GetHCLKFreq+0x10>)
 8001f02:	681b      	ldr	r3, [r3, #0]
}
 8001f04:	4618      	mov	r0, r3
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bc80      	pop	{r7}
 8001f0a:	4770      	bx	lr
 8001f0c:	20000000 	.word	0x20000000

08001f10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001f14:	f7ff fff2 	bl	8001efc <HAL_RCC_GetHCLKFreq>
 8001f18:	4602      	mov	r2, r0
 8001f1a:	4b05      	ldr	r3, [pc, #20]	@ (8001f30 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001f1c:	685b      	ldr	r3, [r3, #4]
 8001f1e:	0a1b      	lsrs	r3, r3, #8
 8001f20:	f003 0307 	and.w	r3, r3, #7
 8001f24:	4903      	ldr	r1, [pc, #12]	@ (8001f34 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f26:	5ccb      	ldrb	r3, [r1, r3]
 8001f28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	bd80      	pop	{r7, pc}
 8001f30:	40021000 	.word	0x40021000
 8001f34:	08005a44 	.word	0x08005a44

08001f38 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001f3c:	f7ff ffde 	bl	8001efc <HAL_RCC_GetHCLKFreq>
 8001f40:	4602      	mov	r2, r0
 8001f42:	4b05      	ldr	r3, [pc, #20]	@ (8001f58 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001f44:	685b      	ldr	r3, [r3, #4]
 8001f46:	0adb      	lsrs	r3, r3, #11
 8001f48:	f003 0307 	and.w	r3, r3, #7
 8001f4c:	4903      	ldr	r1, [pc, #12]	@ (8001f5c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001f4e:	5ccb      	ldrb	r3, [r1, r3]
 8001f50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f54:	4618      	mov	r0, r3
 8001f56:	bd80      	pop	{r7, pc}
 8001f58:	40021000 	.word	0x40021000
 8001f5c:	08005a44 	.word	0x08005a44

08001f60 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001f60:	b480      	push	{r7}
 8001f62:	b083      	sub	sp, #12
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
 8001f68:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	220f      	movs	r2, #15
 8001f6e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001f70:	4b11      	ldr	r3, [pc, #68]	@ (8001fb8 <HAL_RCC_GetClockConfig+0x58>)
 8001f72:	685b      	ldr	r3, [r3, #4]
 8001f74:	f003 0203 	and.w	r2, r3, #3
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001f7c:	4b0e      	ldr	r3, [pc, #56]	@ (8001fb8 <HAL_RCC_GetClockConfig+0x58>)
 8001f7e:	685b      	ldr	r3, [r3, #4]
 8001f80:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001f88:	4b0b      	ldr	r3, [pc, #44]	@ (8001fb8 <HAL_RCC_GetClockConfig+0x58>)
 8001f8a:	685b      	ldr	r3, [r3, #4]
 8001f8c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8001f94:	4b08      	ldr	r3, [pc, #32]	@ (8001fb8 <HAL_RCC_GetClockConfig+0x58>)
 8001f96:	685b      	ldr	r3, [r3, #4]
 8001f98:	08db      	lsrs	r3, r3, #3
 8001f9a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001fa2:	4b06      	ldr	r3, [pc, #24]	@ (8001fbc <HAL_RCC_GetClockConfig+0x5c>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f003 0207 	and.w	r2, r3, #7
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8001fae:	bf00      	nop
 8001fb0:	370c      	adds	r7, #12
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bc80      	pop	{r7}
 8001fb6:	4770      	bx	lr
 8001fb8:	40021000 	.word	0x40021000
 8001fbc:	40022000 	.word	0x40022000

08001fc0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	b085      	sub	sp, #20
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001fc8:	4b0a      	ldr	r3, [pc, #40]	@ (8001ff4 <RCC_Delay+0x34>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4a0a      	ldr	r2, [pc, #40]	@ (8001ff8 <RCC_Delay+0x38>)
 8001fce:	fba2 2303 	umull	r2, r3, r2, r3
 8001fd2:	0a5b      	lsrs	r3, r3, #9
 8001fd4:	687a      	ldr	r2, [r7, #4]
 8001fd6:	fb02 f303 	mul.w	r3, r2, r3
 8001fda:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001fdc:	bf00      	nop
  }
  while (Delay --);
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	1e5a      	subs	r2, r3, #1
 8001fe2:	60fa      	str	r2, [r7, #12]
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d1f9      	bne.n	8001fdc <RCC_Delay+0x1c>
}
 8001fe8:	bf00      	nop
 8001fea:	bf00      	nop
 8001fec:	3714      	adds	r7, #20
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bc80      	pop	{r7}
 8001ff2:	4770      	bx	lr
 8001ff4:	20000000 	.word	0x20000000
 8001ff8:	10624dd3 	.word	0x10624dd3

08001ffc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b082      	sub	sp, #8
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	2b00      	cmp	r3, #0
 8002008:	d101      	bne.n	800200e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800200a:	2301      	movs	r3, #1
 800200c:	e041      	b.n	8002092 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002014:	b2db      	uxtb	r3, r3
 8002016:	2b00      	cmp	r3, #0
 8002018:	d106      	bne.n	8002028 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	2200      	movs	r2, #0
 800201e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002022:	6878      	ldr	r0, [r7, #4]
 8002024:	f000 f839 	bl	800209a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	2202      	movs	r2, #2
 800202c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681a      	ldr	r2, [r3, #0]
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	3304      	adds	r3, #4
 8002038:	4619      	mov	r1, r3
 800203a:	4610      	mov	r0, r2
 800203c:	f000 f99c 	bl	8002378 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2201      	movs	r2, #1
 8002044:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	2201      	movs	r2, #1
 800204c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	2201      	movs	r2, #1
 8002054:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2201      	movs	r2, #1
 800205c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2201      	movs	r2, #1
 8002064:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2201      	movs	r2, #1
 800206c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	2201      	movs	r2, #1
 8002074:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	2201      	movs	r2, #1
 800207c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	2201      	movs	r2, #1
 8002084:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2201      	movs	r2, #1
 800208c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002090:	2300      	movs	r3, #0
}
 8002092:	4618      	mov	r0, r3
 8002094:	3708      	adds	r7, #8
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}

0800209a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800209a:	b480      	push	{r7}
 800209c:	b083      	sub	sp, #12
 800209e:	af00      	add	r7, sp, #0
 80020a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80020a2:	bf00      	nop
 80020a4:	370c      	adds	r7, #12
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bc80      	pop	{r7}
 80020aa:	4770      	bx	lr

080020ac <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80020ac:	b480      	push	{r7}
 80020ae:	b085      	sub	sp, #20
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80020ba:	b2db      	uxtb	r3, r3
 80020bc:	2b01      	cmp	r3, #1
 80020be:	d001      	beq.n	80020c4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80020c0:	2301      	movs	r3, #1
 80020c2:	e03a      	b.n	800213a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	2202      	movs	r2, #2
 80020c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	68da      	ldr	r2, [r3, #12]
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f042 0201 	orr.w	r2, r2, #1
 80020da:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	4a18      	ldr	r2, [pc, #96]	@ (8002144 <HAL_TIM_Base_Start_IT+0x98>)
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d00e      	beq.n	8002104 <HAL_TIM_Base_Start_IT+0x58>
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80020ee:	d009      	beq.n	8002104 <HAL_TIM_Base_Start_IT+0x58>
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	4a14      	ldr	r2, [pc, #80]	@ (8002148 <HAL_TIM_Base_Start_IT+0x9c>)
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d004      	beq.n	8002104 <HAL_TIM_Base_Start_IT+0x58>
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	4a13      	ldr	r2, [pc, #76]	@ (800214c <HAL_TIM_Base_Start_IT+0xa0>)
 8002100:	4293      	cmp	r3, r2
 8002102:	d111      	bne.n	8002128 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	689b      	ldr	r3, [r3, #8]
 800210a:	f003 0307 	and.w	r3, r3, #7
 800210e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	2b06      	cmp	r3, #6
 8002114:	d010      	beq.n	8002138 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	681a      	ldr	r2, [r3, #0]
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f042 0201 	orr.w	r2, r2, #1
 8002124:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002126:	e007      	b.n	8002138 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	681a      	ldr	r2, [r3, #0]
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f042 0201 	orr.w	r2, r2, #1
 8002136:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002138:	2300      	movs	r3, #0
}
 800213a:	4618      	mov	r0, r3
 800213c:	3714      	adds	r7, #20
 800213e:	46bd      	mov	sp, r7
 8002140:	bc80      	pop	{r7}
 8002142:	4770      	bx	lr
 8002144:	40012c00 	.word	0x40012c00
 8002148:	40000400 	.word	0x40000400
 800214c:	40000800 	.word	0x40000800

08002150 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b084      	sub	sp, #16
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	68db      	ldr	r3, [r3, #12]
 800215e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	691b      	ldr	r3, [r3, #16]
 8002166:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002168:	68bb      	ldr	r3, [r7, #8]
 800216a:	f003 0302 	and.w	r3, r3, #2
 800216e:	2b00      	cmp	r3, #0
 8002170:	d020      	beq.n	80021b4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	f003 0302 	and.w	r3, r3, #2
 8002178:	2b00      	cmp	r3, #0
 800217a:	d01b      	beq.n	80021b4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f06f 0202 	mvn.w	r2, #2
 8002184:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	2201      	movs	r2, #1
 800218a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	699b      	ldr	r3, [r3, #24]
 8002192:	f003 0303 	and.w	r3, r3, #3
 8002196:	2b00      	cmp	r3, #0
 8002198:	d003      	beq.n	80021a2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800219a:	6878      	ldr	r0, [r7, #4]
 800219c:	f000 f8d1 	bl	8002342 <HAL_TIM_IC_CaptureCallback>
 80021a0:	e005      	b.n	80021ae <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80021a2:	6878      	ldr	r0, [r7, #4]
 80021a4:	f000 f8c4 	bl	8002330 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021a8:	6878      	ldr	r0, [r7, #4]
 80021aa:	f000 f8d3 	bl	8002354 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	2200      	movs	r2, #0
 80021b2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80021b4:	68bb      	ldr	r3, [r7, #8]
 80021b6:	f003 0304 	and.w	r3, r3, #4
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d020      	beq.n	8002200 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	f003 0304 	and.w	r3, r3, #4
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d01b      	beq.n	8002200 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f06f 0204 	mvn.w	r2, #4
 80021d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	2202      	movs	r2, #2
 80021d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	699b      	ldr	r3, [r3, #24]
 80021de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d003      	beq.n	80021ee <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80021e6:	6878      	ldr	r0, [r7, #4]
 80021e8:	f000 f8ab 	bl	8002342 <HAL_TIM_IC_CaptureCallback>
 80021ec:	e005      	b.n	80021fa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80021ee:	6878      	ldr	r0, [r7, #4]
 80021f0:	f000 f89e 	bl	8002330 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021f4:	6878      	ldr	r0, [r7, #4]
 80021f6:	f000 f8ad 	bl	8002354 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2200      	movs	r2, #0
 80021fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002200:	68bb      	ldr	r3, [r7, #8]
 8002202:	f003 0308 	and.w	r3, r3, #8
 8002206:	2b00      	cmp	r3, #0
 8002208:	d020      	beq.n	800224c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	f003 0308 	and.w	r3, r3, #8
 8002210:	2b00      	cmp	r3, #0
 8002212:	d01b      	beq.n	800224c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f06f 0208 	mvn.w	r2, #8
 800221c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	2204      	movs	r2, #4
 8002222:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	69db      	ldr	r3, [r3, #28]
 800222a:	f003 0303 	and.w	r3, r3, #3
 800222e:	2b00      	cmp	r3, #0
 8002230:	d003      	beq.n	800223a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002232:	6878      	ldr	r0, [r7, #4]
 8002234:	f000 f885 	bl	8002342 <HAL_TIM_IC_CaptureCallback>
 8002238:	e005      	b.n	8002246 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800223a:	6878      	ldr	r0, [r7, #4]
 800223c:	f000 f878 	bl	8002330 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002240:	6878      	ldr	r0, [r7, #4]
 8002242:	f000 f887 	bl	8002354 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	2200      	movs	r2, #0
 800224a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800224c:	68bb      	ldr	r3, [r7, #8]
 800224e:	f003 0310 	and.w	r3, r3, #16
 8002252:	2b00      	cmp	r3, #0
 8002254:	d020      	beq.n	8002298 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	f003 0310 	and.w	r3, r3, #16
 800225c:	2b00      	cmp	r3, #0
 800225e:	d01b      	beq.n	8002298 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f06f 0210 	mvn.w	r2, #16
 8002268:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	2208      	movs	r2, #8
 800226e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	69db      	ldr	r3, [r3, #28]
 8002276:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800227a:	2b00      	cmp	r3, #0
 800227c:	d003      	beq.n	8002286 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800227e:	6878      	ldr	r0, [r7, #4]
 8002280:	f000 f85f 	bl	8002342 <HAL_TIM_IC_CaptureCallback>
 8002284:	e005      	b.n	8002292 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002286:	6878      	ldr	r0, [r7, #4]
 8002288:	f000 f852 	bl	8002330 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800228c:	6878      	ldr	r0, [r7, #4]
 800228e:	f000 f861 	bl	8002354 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	2200      	movs	r2, #0
 8002296:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002298:	68bb      	ldr	r3, [r7, #8]
 800229a:	f003 0301 	and.w	r3, r3, #1
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d00c      	beq.n	80022bc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	f003 0301 	and.w	r3, r3, #1
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d007      	beq.n	80022bc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f06f 0201 	mvn.w	r2, #1
 80022b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80022b6:	6878      	ldr	r0, [r7, #4]
 80022b8:	f7fe f956 	bl	8000568 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80022bc:	68bb      	ldr	r3, [r7, #8]
 80022be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d00c      	beq.n	80022e0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d007      	beq.n	80022e0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80022d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80022da:	6878      	ldr	r0, [r7, #4]
 80022dc:	f000 f8c3 	bl	8002466 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80022e0:	68bb      	ldr	r3, [r7, #8]
 80022e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d00c      	beq.n	8002304 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d007      	beq.n	8002304 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80022fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80022fe:	6878      	ldr	r0, [r7, #4]
 8002300:	f000 f831 	bl	8002366 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002304:	68bb      	ldr	r3, [r7, #8]
 8002306:	f003 0320 	and.w	r3, r3, #32
 800230a:	2b00      	cmp	r3, #0
 800230c:	d00c      	beq.n	8002328 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	f003 0320 	and.w	r3, r3, #32
 8002314:	2b00      	cmp	r3, #0
 8002316:	d007      	beq.n	8002328 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f06f 0220 	mvn.w	r2, #32
 8002320:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002322:	6878      	ldr	r0, [r7, #4]
 8002324:	f000 f896 	bl	8002454 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002328:	bf00      	nop
 800232a:	3710      	adds	r7, #16
 800232c:	46bd      	mov	sp, r7
 800232e:	bd80      	pop	{r7, pc}

08002330 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002330:	b480      	push	{r7}
 8002332:	b083      	sub	sp, #12
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002338:	bf00      	nop
 800233a:	370c      	adds	r7, #12
 800233c:	46bd      	mov	sp, r7
 800233e:	bc80      	pop	{r7}
 8002340:	4770      	bx	lr

08002342 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002342:	b480      	push	{r7}
 8002344:	b083      	sub	sp, #12
 8002346:	af00      	add	r7, sp, #0
 8002348:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800234a:	bf00      	nop
 800234c:	370c      	adds	r7, #12
 800234e:	46bd      	mov	sp, r7
 8002350:	bc80      	pop	{r7}
 8002352:	4770      	bx	lr

08002354 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002354:	b480      	push	{r7}
 8002356:	b083      	sub	sp, #12
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800235c:	bf00      	nop
 800235e:	370c      	adds	r7, #12
 8002360:	46bd      	mov	sp, r7
 8002362:	bc80      	pop	{r7}
 8002364:	4770      	bx	lr

08002366 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002366:	b480      	push	{r7}
 8002368:	b083      	sub	sp, #12
 800236a:	af00      	add	r7, sp, #0
 800236c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800236e:	bf00      	nop
 8002370:	370c      	adds	r7, #12
 8002372:	46bd      	mov	sp, r7
 8002374:	bc80      	pop	{r7}
 8002376:	4770      	bx	lr

08002378 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002378:	b480      	push	{r7}
 800237a:	b085      	sub	sp, #20
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
 8002380:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	4a2f      	ldr	r2, [pc, #188]	@ (8002448 <TIM_Base_SetConfig+0xd0>)
 800238c:	4293      	cmp	r3, r2
 800238e:	d00b      	beq.n	80023a8 <TIM_Base_SetConfig+0x30>
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002396:	d007      	beq.n	80023a8 <TIM_Base_SetConfig+0x30>
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	4a2c      	ldr	r2, [pc, #176]	@ (800244c <TIM_Base_SetConfig+0xd4>)
 800239c:	4293      	cmp	r3, r2
 800239e:	d003      	beq.n	80023a8 <TIM_Base_SetConfig+0x30>
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	4a2b      	ldr	r2, [pc, #172]	@ (8002450 <TIM_Base_SetConfig+0xd8>)
 80023a4:	4293      	cmp	r3, r2
 80023a6:	d108      	bne.n	80023ba <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80023ae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80023b0:	683b      	ldr	r3, [r7, #0]
 80023b2:	685b      	ldr	r3, [r3, #4]
 80023b4:	68fa      	ldr	r2, [r7, #12]
 80023b6:	4313      	orrs	r3, r2
 80023b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	4a22      	ldr	r2, [pc, #136]	@ (8002448 <TIM_Base_SetConfig+0xd0>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d00b      	beq.n	80023da <TIM_Base_SetConfig+0x62>
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80023c8:	d007      	beq.n	80023da <TIM_Base_SetConfig+0x62>
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	4a1f      	ldr	r2, [pc, #124]	@ (800244c <TIM_Base_SetConfig+0xd4>)
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d003      	beq.n	80023da <TIM_Base_SetConfig+0x62>
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	4a1e      	ldr	r2, [pc, #120]	@ (8002450 <TIM_Base_SetConfig+0xd8>)
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d108      	bne.n	80023ec <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80023e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	68db      	ldr	r3, [r3, #12]
 80023e6:	68fa      	ldr	r2, [r7, #12]
 80023e8:	4313      	orrs	r3, r2
 80023ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	695b      	ldr	r3, [r3, #20]
 80023f6:	4313      	orrs	r3, r2
 80023f8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	68fa      	ldr	r2, [r7, #12]
 80023fe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	689a      	ldr	r2, [r3, #8]
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	681a      	ldr	r2, [r3, #0]
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	4a0d      	ldr	r2, [pc, #52]	@ (8002448 <TIM_Base_SetConfig+0xd0>)
 8002414:	4293      	cmp	r3, r2
 8002416:	d103      	bne.n	8002420 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	691a      	ldr	r2, [r3, #16]
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2201      	movs	r2, #1
 8002424:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	691b      	ldr	r3, [r3, #16]
 800242a:	f003 0301 	and.w	r3, r3, #1
 800242e:	2b00      	cmp	r3, #0
 8002430:	d005      	beq.n	800243e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	691b      	ldr	r3, [r3, #16]
 8002436:	f023 0201 	bic.w	r2, r3, #1
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	611a      	str	r2, [r3, #16]
  }
}
 800243e:	bf00      	nop
 8002440:	3714      	adds	r7, #20
 8002442:	46bd      	mov	sp, r7
 8002444:	bc80      	pop	{r7}
 8002446:	4770      	bx	lr
 8002448:	40012c00 	.word	0x40012c00
 800244c:	40000400 	.word	0x40000400
 8002450:	40000800 	.word	0x40000800

08002454 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002454:	b480      	push	{r7}
 8002456:	b083      	sub	sp, #12
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800245c:	bf00      	nop
 800245e:	370c      	adds	r7, #12
 8002460:	46bd      	mov	sp, r7
 8002462:	bc80      	pop	{r7}
 8002464:	4770      	bx	lr

08002466 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002466:	b480      	push	{r7}
 8002468:	b083      	sub	sp, #12
 800246a:	af00      	add	r7, sp, #0
 800246c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800246e:	bf00      	nop
 8002470:	370c      	adds	r7, #12
 8002472:	46bd      	mov	sp, r7
 8002474:	bc80      	pop	{r7}
 8002476:	4770      	bx	lr

08002478 <__NVIC_SetPriority>:
{
 8002478:	b480      	push	{r7}
 800247a:	b083      	sub	sp, #12
 800247c:	af00      	add	r7, sp, #0
 800247e:	4603      	mov	r3, r0
 8002480:	6039      	str	r1, [r7, #0]
 8002482:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002484:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002488:	2b00      	cmp	r3, #0
 800248a:	db0a      	blt.n	80024a2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	b2da      	uxtb	r2, r3
 8002490:	490c      	ldr	r1, [pc, #48]	@ (80024c4 <__NVIC_SetPriority+0x4c>)
 8002492:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002496:	0112      	lsls	r2, r2, #4
 8002498:	b2d2      	uxtb	r2, r2
 800249a:	440b      	add	r3, r1
 800249c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80024a0:	e00a      	b.n	80024b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	b2da      	uxtb	r2, r3
 80024a6:	4908      	ldr	r1, [pc, #32]	@ (80024c8 <__NVIC_SetPriority+0x50>)
 80024a8:	79fb      	ldrb	r3, [r7, #7]
 80024aa:	f003 030f 	and.w	r3, r3, #15
 80024ae:	3b04      	subs	r3, #4
 80024b0:	0112      	lsls	r2, r2, #4
 80024b2:	b2d2      	uxtb	r2, r2
 80024b4:	440b      	add	r3, r1
 80024b6:	761a      	strb	r2, [r3, #24]
}
 80024b8:	bf00      	nop
 80024ba:	370c      	adds	r7, #12
 80024bc:	46bd      	mov	sp, r7
 80024be:	bc80      	pop	{r7}
 80024c0:	4770      	bx	lr
 80024c2:	bf00      	nop
 80024c4:	e000e100 	.word	0xe000e100
 80024c8:	e000ed00 	.word	0xe000ed00

080024cc <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80024cc:	b580      	push	{r7, lr}
 80024ce:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80024d0:	4b05      	ldr	r3, [pc, #20]	@ (80024e8 <SysTick_Handler+0x1c>)
 80024d2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80024d4:	f001 fd38 	bl	8003f48 <xTaskGetSchedulerState>
 80024d8:	4603      	mov	r3, r0
 80024da:	2b01      	cmp	r3, #1
 80024dc:	d001      	beq.n	80024e2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80024de:	f002 fadb 	bl	8004a98 <xPortSysTickHandler>
  }
}
 80024e2:	bf00      	nop
 80024e4:	bd80      	pop	{r7, pc}
 80024e6:	bf00      	nop
 80024e8:	e000e010 	.word	0xe000e010

080024ec <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80024ec:	b580      	push	{r7, lr}
 80024ee:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80024f0:	2100      	movs	r1, #0
 80024f2:	f06f 0004 	mvn.w	r0, #4
 80024f6:	f7ff ffbf 	bl	8002478 <__NVIC_SetPriority>
#endif
}
 80024fa:	bf00      	nop
 80024fc:	bd80      	pop	{r7, pc}
	...

08002500 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8002500:	b480      	push	{r7}
 8002502:	b083      	sub	sp, #12
 8002504:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002506:	f3ef 8305 	mrs	r3, IPSR
 800250a:	603b      	str	r3, [r7, #0]
  return(result);
 800250c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800250e:	2b00      	cmp	r3, #0
 8002510:	d003      	beq.n	800251a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8002512:	f06f 0305 	mvn.w	r3, #5
 8002516:	607b      	str	r3, [r7, #4]
 8002518:	e00c      	b.n	8002534 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800251a:	4b09      	ldr	r3, [pc, #36]	@ (8002540 <osKernelInitialize+0x40>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d105      	bne.n	800252e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8002522:	4b07      	ldr	r3, [pc, #28]	@ (8002540 <osKernelInitialize+0x40>)
 8002524:	2201      	movs	r2, #1
 8002526:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8002528:	2300      	movs	r3, #0
 800252a:	607b      	str	r3, [r7, #4]
 800252c:	e002      	b.n	8002534 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800252e:	f04f 33ff 	mov.w	r3, #4294967295
 8002532:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8002534:	687b      	ldr	r3, [r7, #4]
}
 8002536:	4618      	mov	r0, r3
 8002538:	370c      	adds	r7, #12
 800253a:	46bd      	mov	sp, r7
 800253c:	bc80      	pop	{r7}
 800253e:	4770      	bx	lr
 8002540:	2000012c 	.word	0x2000012c

08002544 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8002544:	b580      	push	{r7, lr}
 8002546:	b082      	sub	sp, #8
 8002548:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800254a:	f3ef 8305 	mrs	r3, IPSR
 800254e:	603b      	str	r3, [r7, #0]
  return(result);
 8002550:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002552:	2b00      	cmp	r3, #0
 8002554:	d003      	beq.n	800255e <osKernelStart+0x1a>
    stat = osErrorISR;
 8002556:	f06f 0305 	mvn.w	r3, #5
 800255a:	607b      	str	r3, [r7, #4]
 800255c:	e010      	b.n	8002580 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800255e:	4b0b      	ldr	r3, [pc, #44]	@ (800258c <osKernelStart+0x48>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	2b01      	cmp	r3, #1
 8002564:	d109      	bne.n	800257a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8002566:	f7ff ffc1 	bl	80024ec <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800256a:	4b08      	ldr	r3, [pc, #32]	@ (800258c <osKernelStart+0x48>)
 800256c:	2202      	movs	r2, #2
 800256e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8002570:	f001 f88a 	bl	8003688 <vTaskStartScheduler>
      stat = osOK;
 8002574:	2300      	movs	r3, #0
 8002576:	607b      	str	r3, [r7, #4]
 8002578:	e002      	b.n	8002580 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800257a:	f04f 33ff 	mov.w	r3, #4294967295
 800257e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8002580:	687b      	ldr	r3, [r7, #4]
}
 8002582:	4618      	mov	r0, r3
 8002584:	3708      	adds	r7, #8
 8002586:	46bd      	mov	sp, r7
 8002588:	bd80      	pop	{r7, pc}
 800258a:	bf00      	nop
 800258c:	2000012c 	.word	0x2000012c

08002590 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8002590:	b580      	push	{r7, lr}
 8002592:	b08e      	sub	sp, #56	@ 0x38
 8002594:	af04      	add	r7, sp, #16
 8002596:	60f8      	str	r0, [r7, #12]
 8002598:	60b9      	str	r1, [r7, #8]
 800259a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800259c:	2300      	movs	r3, #0
 800259e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80025a0:	f3ef 8305 	mrs	r3, IPSR
 80025a4:	617b      	str	r3, [r7, #20]
  return(result);
 80025a6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d17e      	bne.n	80026aa <osThreadNew+0x11a>
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d07b      	beq.n	80026aa <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80025b2:	2380      	movs	r3, #128	@ 0x80
 80025b4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80025b6:	2318      	movs	r3, #24
 80025b8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80025ba:	2300      	movs	r3, #0
 80025bc:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80025be:	f04f 33ff 	mov.w	r3, #4294967295
 80025c2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d045      	beq.n	8002656 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d002      	beq.n	80025d8 <osThreadNew+0x48>
        name = attr->name;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	699b      	ldr	r3, [r3, #24]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d002      	beq.n	80025e6 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	699b      	ldr	r3, [r3, #24]
 80025e4:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80025e6:	69fb      	ldr	r3, [r7, #28]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d008      	beq.n	80025fe <osThreadNew+0x6e>
 80025ec:	69fb      	ldr	r3, [r7, #28]
 80025ee:	2b38      	cmp	r3, #56	@ 0x38
 80025f0:	d805      	bhi.n	80025fe <osThreadNew+0x6e>
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	685b      	ldr	r3, [r3, #4]
 80025f6:	f003 0301 	and.w	r3, r3, #1
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d001      	beq.n	8002602 <osThreadNew+0x72>
        return (NULL);
 80025fe:	2300      	movs	r3, #0
 8002600:	e054      	b.n	80026ac <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	695b      	ldr	r3, [r3, #20]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d003      	beq.n	8002612 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	695b      	ldr	r3, [r3, #20]
 800260e:	089b      	lsrs	r3, r3, #2
 8002610:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	689b      	ldr	r3, [r3, #8]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d00e      	beq.n	8002638 <osThreadNew+0xa8>
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	68db      	ldr	r3, [r3, #12]
 800261e:	2ba7      	cmp	r3, #167	@ 0xa7
 8002620:	d90a      	bls.n	8002638 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8002626:	2b00      	cmp	r3, #0
 8002628:	d006      	beq.n	8002638 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	695b      	ldr	r3, [r3, #20]
 800262e:	2b00      	cmp	r3, #0
 8002630:	d002      	beq.n	8002638 <osThreadNew+0xa8>
        mem = 1;
 8002632:	2301      	movs	r3, #1
 8002634:	61bb      	str	r3, [r7, #24]
 8002636:	e010      	b.n	800265a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	689b      	ldr	r3, [r3, #8]
 800263c:	2b00      	cmp	r3, #0
 800263e:	d10c      	bne.n	800265a <osThreadNew+0xca>
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	68db      	ldr	r3, [r3, #12]
 8002644:	2b00      	cmp	r3, #0
 8002646:	d108      	bne.n	800265a <osThreadNew+0xca>
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	691b      	ldr	r3, [r3, #16]
 800264c:	2b00      	cmp	r3, #0
 800264e:	d104      	bne.n	800265a <osThreadNew+0xca>
          mem = 0;
 8002650:	2300      	movs	r3, #0
 8002652:	61bb      	str	r3, [r7, #24]
 8002654:	e001      	b.n	800265a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8002656:	2300      	movs	r3, #0
 8002658:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800265a:	69bb      	ldr	r3, [r7, #24]
 800265c:	2b01      	cmp	r3, #1
 800265e:	d110      	bne.n	8002682 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8002664:	687a      	ldr	r2, [r7, #4]
 8002666:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002668:	9202      	str	r2, [sp, #8]
 800266a:	9301      	str	r3, [sp, #4]
 800266c:	69fb      	ldr	r3, [r7, #28]
 800266e:	9300      	str	r3, [sp, #0]
 8002670:	68bb      	ldr	r3, [r7, #8]
 8002672:	6a3a      	ldr	r2, [r7, #32]
 8002674:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002676:	68f8      	ldr	r0, [r7, #12]
 8002678:	f000 fe12 	bl	80032a0 <xTaskCreateStatic>
 800267c:	4603      	mov	r3, r0
 800267e:	613b      	str	r3, [r7, #16]
 8002680:	e013      	b.n	80026aa <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8002682:	69bb      	ldr	r3, [r7, #24]
 8002684:	2b00      	cmp	r3, #0
 8002686:	d110      	bne.n	80026aa <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8002688:	6a3b      	ldr	r3, [r7, #32]
 800268a:	b29a      	uxth	r2, r3
 800268c:	f107 0310 	add.w	r3, r7, #16
 8002690:	9301      	str	r3, [sp, #4]
 8002692:	69fb      	ldr	r3, [r7, #28]
 8002694:	9300      	str	r3, [sp, #0]
 8002696:	68bb      	ldr	r3, [r7, #8]
 8002698:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800269a:	68f8      	ldr	r0, [r7, #12]
 800269c:	f000 fe60 	bl	8003360 <xTaskCreate>
 80026a0:	4603      	mov	r3, r0
 80026a2:	2b01      	cmp	r3, #1
 80026a4:	d001      	beq.n	80026aa <osThreadNew+0x11a>
            hTask = NULL;
 80026a6:	2300      	movs	r3, #0
 80026a8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80026aa:	693b      	ldr	r3, [r7, #16]
}
 80026ac:	4618      	mov	r0, r3
 80026ae:	3728      	adds	r7, #40	@ 0x28
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bd80      	pop	{r7, pc}

080026b4 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b084      	sub	sp, #16
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80026bc:	f3ef 8305 	mrs	r3, IPSR
 80026c0:	60bb      	str	r3, [r7, #8]
  return(result);
 80026c2:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d003      	beq.n	80026d0 <osDelay+0x1c>
    stat = osErrorISR;
 80026c8:	f06f 0305 	mvn.w	r3, #5
 80026cc:	60fb      	str	r3, [r7, #12]
 80026ce:	e007      	b.n	80026e0 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80026d0:	2300      	movs	r3, #0
 80026d2:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d002      	beq.n	80026e0 <osDelay+0x2c>
      vTaskDelay(ticks);
 80026da:	6878      	ldr	r0, [r7, #4]
 80026dc:	f000 ff9e 	bl	800361c <vTaskDelay>
    }
  }

  return (stat);
 80026e0:	68fb      	ldr	r3, [r7, #12]
}
 80026e2:	4618      	mov	r0, r3
 80026e4:	3710      	adds	r7, #16
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}
	...

080026ec <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80026ec:	b480      	push	{r7}
 80026ee:	b085      	sub	sp, #20
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	60f8      	str	r0, [r7, #12]
 80026f4:	60b9      	str	r1, [r7, #8]
 80026f6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	4a06      	ldr	r2, [pc, #24]	@ (8002714 <vApplicationGetIdleTaskMemory+0x28>)
 80026fc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80026fe:	68bb      	ldr	r3, [r7, #8]
 8002700:	4a05      	ldr	r2, [pc, #20]	@ (8002718 <vApplicationGetIdleTaskMemory+0x2c>)
 8002702:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2280      	movs	r2, #128	@ 0x80
 8002708:	601a      	str	r2, [r3, #0]
}
 800270a:	bf00      	nop
 800270c:	3714      	adds	r7, #20
 800270e:	46bd      	mov	sp, r7
 8002710:	bc80      	pop	{r7}
 8002712:	4770      	bx	lr
 8002714:	20000130 	.word	0x20000130
 8002718:	200001d8 	.word	0x200001d8

0800271c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800271c:	b480      	push	{r7}
 800271e:	b085      	sub	sp, #20
 8002720:	af00      	add	r7, sp, #0
 8002722:	60f8      	str	r0, [r7, #12]
 8002724:	60b9      	str	r1, [r7, #8]
 8002726:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	4a07      	ldr	r2, [pc, #28]	@ (8002748 <vApplicationGetTimerTaskMemory+0x2c>)
 800272c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800272e:	68bb      	ldr	r3, [r7, #8]
 8002730:	4a06      	ldr	r2, [pc, #24]	@ (800274c <vApplicationGetTimerTaskMemory+0x30>)
 8002732:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800273a:	601a      	str	r2, [r3, #0]
}
 800273c:	bf00      	nop
 800273e:	3714      	adds	r7, #20
 8002740:	46bd      	mov	sp, r7
 8002742:	bc80      	pop	{r7}
 8002744:	4770      	bx	lr
 8002746:	bf00      	nop
 8002748:	200003d8 	.word	0x200003d8
 800274c:	20000480 	.word	0x20000480

08002750 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002750:	b480      	push	{r7}
 8002752:	b083      	sub	sp, #12
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	f103 0208 	add.w	r2, r3, #8
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	f04f 32ff 	mov.w	r2, #4294967295
 8002768:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	f103 0208 	add.w	r2, r3, #8
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	f103 0208 	add.w	r2, r3, #8
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	2200      	movs	r2, #0
 8002782:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002784:	bf00      	nop
 8002786:	370c      	adds	r7, #12
 8002788:	46bd      	mov	sp, r7
 800278a:	bc80      	pop	{r7}
 800278c:	4770      	bx	lr

0800278e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800278e:	b480      	push	{r7}
 8002790:	b083      	sub	sp, #12
 8002792:	af00      	add	r7, sp, #0
 8002794:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	2200      	movs	r2, #0
 800279a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800279c:	bf00      	nop
 800279e:	370c      	adds	r7, #12
 80027a0:	46bd      	mov	sp, r7
 80027a2:	bc80      	pop	{r7}
 80027a4:	4770      	bx	lr

080027a6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80027a6:	b480      	push	{r7}
 80027a8:	b085      	sub	sp, #20
 80027aa:	af00      	add	r7, sp, #0
 80027ac:	6078      	str	r0, [r7, #4]
 80027ae:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	685b      	ldr	r3, [r3, #4]
 80027b4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	68fa      	ldr	r2, [r7, #12]
 80027ba:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	689a      	ldr	r2, [r3, #8]
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	689b      	ldr	r3, [r3, #8]
 80027c8:	683a      	ldr	r2, [r7, #0]
 80027ca:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	683a      	ldr	r2, [r7, #0]
 80027d0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	687a      	ldr	r2, [r7, #4]
 80027d6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	1c5a      	adds	r2, r3, #1
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	601a      	str	r2, [r3, #0]
}
 80027e2:	bf00      	nop
 80027e4:	3714      	adds	r7, #20
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bc80      	pop	{r7}
 80027ea:	4770      	bx	lr

080027ec <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80027ec:	b480      	push	{r7}
 80027ee:	b085      	sub	sp, #20
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
 80027f4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80027fc:	68bb      	ldr	r3, [r7, #8]
 80027fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002802:	d103      	bne.n	800280c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	691b      	ldr	r3, [r3, #16]
 8002808:	60fb      	str	r3, [r7, #12]
 800280a:	e00c      	b.n	8002826 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	3308      	adds	r3, #8
 8002810:	60fb      	str	r3, [r7, #12]
 8002812:	e002      	b.n	800281a <vListInsert+0x2e>
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	685b      	ldr	r3, [r3, #4]
 8002818:	60fb      	str	r3, [r7, #12]
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	685b      	ldr	r3, [r3, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	68ba      	ldr	r2, [r7, #8]
 8002822:	429a      	cmp	r2, r3
 8002824:	d2f6      	bcs.n	8002814 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	685a      	ldr	r2, [r3, #4]
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	683a      	ldr	r2, [r7, #0]
 8002834:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	68fa      	ldr	r2, [r7, #12]
 800283a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	683a      	ldr	r2, [r7, #0]
 8002840:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	687a      	ldr	r2, [r7, #4]
 8002846:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	1c5a      	adds	r2, r3, #1
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	601a      	str	r2, [r3, #0]
}
 8002852:	bf00      	nop
 8002854:	3714      	adds	r7, #20
 8002856:	46bd      	mov	sp, r7
 8002858:	bc80      	pop	{r7}
 800285a:	4770      	bx	lr

0800285c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800285c:	b480      	push	{r7}
 800285e:	b085      	sub	sp, #20
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	691b      	ldr	r3, [r3, #16]
 8002868:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	687a      	ldr	r2, [r7, #4]
 8002870:	6892      	ldr	r2, [r2, #8]
 8002872:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	689b      	ldr	r3, [r3, #8]
 8002878:	687a      	ldr	r2, [r7, #4]
 800287a:	6852      	ldr	r2, [r2, #4]
 800287c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	687a      	ldr	r2, [r7, #4]
 8002884:	429a      	cmp	r2, r3
 8002886:	d103      	bne.n	8002890 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	689a      	ldr	r2, [r3, #8]
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2200      	movs	r2, #0
 8002894:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	1e5a      	subs	r2, r3, #1
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	681b      	ldr	r3, [r3, #0]
}
 80028a4:	4618      	mov	r0, r3
 80028a6:	3714      	adds	r7, #20
 80028a8:	46bd      	mov	sp, r7
 80028aa:	bc80      	pop	{r7}
 80028ac:	4770      	bx	lr
	...

080028b0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b084      	sub	sp, #16
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
 80028b8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d10b      	bne.n	80028dc <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80028c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80028c8:	f383 8811 	msr	BASEPRI, r3
 80028cc:	f3bf 8f6f 	isb	sy
 80028d0:	f3bf 8f4f 	dsb	sy
 80028d4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80028d6:	bf00      	nop
 80028d8:	bf00      	nop
 80028da:	e7fd      	b.n	80028d8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80028dc:	f002 f85e 	bl	800499c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	681a      	ldr	r2, [r3, #0]
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028e8:	68f9      	ldr	r1, [r7, #12]
 80028ea:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80028ec:	fb01 f303 	mul.w	r3, r1, r3
 80028f0:	441a      	add	r2, r3
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	2200      	movs	r2, #0
 80028fa:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	681a      	ldr	r2, [r3, #0]
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	681a      	ldr	r2, [r3, #0]
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800290c:	3b01      	subs	r3, #1
 800290e:	68f9      	ldr	r1, [r7, #12]
 8002910:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002912:	fb01 f303 	mul.w	r3, r1, r3
 8002916:	441a      	add	r2, r3
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	22ff      	movs	r2, #255	@ 0xff
 8002920:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	22ff      	movs	r2, #255	@ 0xff
 8002928:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	2b00      	cmp	r3, #0
 8002930:	d114      	bne.n	800295c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	691b      	ldr	r3, [r3, #16]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d01a      	beq.n	8002970 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	3310      	adds	r3, #16
 800293e:	4618      	mov	r0, r3
 8002940:	f001 f93c 	bl	8003bbc <xTaskRemoveFromEventList>
 8002944:	4603      	mov	r3, r0
 8002946:	2b00      	cmp	r3, #0
 8002948:	d012      	beq.n	8002970 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800294a:	4b0d      	ldr	r3, [pc, #52]	@ (8002980 <xQueueGenericReset+0xd0>)
 800294c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002950:	601a      	str	r2, [r3, #0]
 8002952:	f3bf 8f4f 	dsb	sy
 8002956:	f3bf 8f6f 	isb	sy
 800295a:	e009      	b.n	8002970 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	3310      	adds	r3, #16
 8002960:	4618      	mov	r0, r3
 8002962:	f7ff fef5 	bl	8002750 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	3324      	adds	r3, #36	@ 0x24
 800296a:	4618      	mov	r0, r3
 800296c:	f7ff fef0 	bl	8002750 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002970:	f002 f844 	bl	80049fc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002974:	2301      	movs	r3, #1
}
 8002976:	4618      	mov	r0, r3
 8002978:	3710      	adds	r7, #16
 800297a:	46bd      	mov	sp, r7
 800297c:	bd80      	pop	{r7, pc}
 800297e:	bf00      	nop
 8002980:	e000ed04 	.word	0xe000ed04

08002984 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002984:	b580      	push	{r7, lr}
 8002986:	b08e      	sub	sp, #56	@ 0x38
 8002988:	af02      	add	r7, sp, #8
 800298a:	60f8      	str	r0, [r7, #12]
 800298c:	60b9      	str	r1, [r7, #8]
 800298e:	607a      	str	r2, [r7, #4]
 8002990:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	2b00      	cmp	r3, #0
 8002996:	d10b      	bne.n	80029b0 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8002998:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800299c:	f383 8811 	msr	BASEPRI, r3
 80029a0:	f3bf 8f6f 	isb	sy
 80029a4:	f3bf 8f4f 	dsb	sy
 80029a8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80029aa:	bf00      	nop
 80029ac:	bf00      	nop
 80029ae:	e7fd      	b.n	80029ac <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d10b      	bne.n	80029ce <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80029b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80029ba:	f383 8811 	msr	BASEPRI, r3
 80029be:	f3bf 8f6f 	isb	sy
 80029c2:	f3bf 8f4f 	dsb	sy
 80029c6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80029c8:	bf00      	nop
 80029ca:	bf00      	nop
 80029cc:	e7fd      	b.n	80029ca <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d002      	beq.n	80029da <xQueueGenericCreateStatic+0x56>
 80029d4:	68bb      	ldr	r3, [r7, #8]
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d001      	beq.n	80029de <xQueueGenericCreateStatic+0x5a>
 80029da:	2301      	movs	r3, #1
 80029dc:	e000      	b.n	80029e0 <xQueueGenericCreateStatic+0x5c>
 80029de:	2300      	movs	r3, #0
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d10b      	bne.n	80029fc <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80029e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80029e8:	f383 8811 	msr	BASEPRI, r3
 80029ec:	f3bf 8f6f 	isb	sy
 80029f0:	f3bf 8f4f 	dsb	sy
 80029f4:	623b      	str	r3, [r7, #32]
}
 80029f6:	bf00      	nop
 80029f8:	bf00      	nop
 80029fa:	e7fd      	b.n	80029f8 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d102      	bne.n	8002a08 <xQueueGenericCreateStatic+0x84>
 8002a02:	68bb      	ldr	r3, [r7, #8]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d101      	bne.n	8002a0c <xQueueGenericCreateStatic+0x88>
 8002a08:	2301      	movs	r3, #1
 8002a0a:	e000      	b.n	8002a0e <xQueueGenericCreateStatic+0x8a>
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d10b      	bne.n	8002a2a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8002a12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a16:	f383 8811 	msr	BASEPRI, r3
 8002a1a:	f3bf 8f6f 	isb	sy
 8002a1e:	f3bf 8f4f 	dsb	sy
 8002a22:	61fb      	str	r3, [r7, #28]
}
 8002a24:	bf00      	nop
 8002a26:	bf00      	nop
 8002a28:	e7fd      	b.n	8002a26 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002a2a:	2350      	movs	r3, #80	@ 0x50
 8002a2c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002a2e:	697b      	ldr	r3, [r7, #20]
 8002a30:	2b50      	cmp	r3, #80	@ 0x50
 8002a32:	d00b      	beq.n	8002a4c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8002a34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a38:	f383 8811 	msr	BASEPRI, r3
 8002a3c:	f3bf 8f6f 	isb	sy
 8002a40:	f3bf 8f4f 	dsb	sy
 8002a44:	61bb      	str	r3, [r7, #24]
}
 8002a46:	bf00      	nop
 8002a48:	bf00      	nop
 8002a4a:	e7fd      	b.n	8002a48 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002a4c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8002a52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d00d      	beq.n	8002a74 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002a58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a5a:	2201      	movs	r2, #1
 8002a5c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002a60:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8002a64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a66:	9300      	str	r3, [sp, #0]
 8002a68:	4613      	mov	r3, r2
 8002a6a:	687a      	ldr	r2, [r7, #4]
 8002a6c:	68b9      	ldr	r1, [r7, #8]
 8002a6e:	68f8      	ldr	r0, [r7, #12]
 8002a70:	f000 f805 	bl	8002a7e <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002a74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8002a76:	4618      	mov	r0, r3
 8002a78:	3730      	adds	r7, #48	@ 0x30
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bd80      	pop	{r7, pc}

08002a7e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002a7e:	b580      	push	{r7, lr}
 8002a80:	b084      	sub	sp, #16
 8002a82:	af00      	add	r7, sp, #0
 8002a84:	60f8      	str	r0, [r7, #12]
 8002a86:	60b9      	str	r1, [r7, #8]
 8002a88:	607a      	str	r2, [r7, #4]
 8002a8a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002a8c:	68bb      	ldr	r3, [r7, #8]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d103      	bne.n	8002a9a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002a92:	69bb      	ldr	r3, [r7, #24]
 8002a94:	69ba      	ldr	r2, [r7, #24]
 8002a96:	601a      	str	r2, [r3, #0]
 8002a98:	e002      	b.n	8002aa0 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002a9a:	69bb      	ldr	r3, [r7, #24]
 8002a9c:	687a      	ldr	r2, [r7, #4]
 8002a9e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002aa0:	69bb      	ldr	r3, [r7, #24]
 8002aa2:	68fa      	ldr	r2, [r7, #12]
 8002aa4:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002aa6:	69bb      	ldr	r3, [r7, #24]
 8002aa8:	68ba      	ldr	r2, [r7, #8]
 8002aaa:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002aac:	2101      	movs	r1, #1
 8002aae:	69b8      	ldr	r0, [r7, #24]
 8002ab0:	f7ff fefe 	bl	80028b0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002ab4:	69bb      	ldr	r3, [r7, #24]
 8002ab6:	78fa      	ldrb	r2, [r7, #3]
 8002ab8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002abc:	bf00      	nop
 8002abe:	3710      	adds	r7, #16
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	bd80      	pop	{r7, pc}

08002ac4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b08e      	sub	sp, #56	@ 0x38
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	60f8      	str	r0, [r7, #12]
 8002acc:	60b9      	str	r1, [r7, #8]
 8002ace:	607a      	str	r2, [r7, #4]
 8002ad0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8002ada:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d10b      	bne.n	8002af8 <xQueueGenericSend+0x34>
	__asm volatile
 8002ae0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ae4:	f383 8811 	msr	BASEPRI, r3
 8002ae8:	f3bf 8f6f 	isb	sy
 8002aec:	f3bf 8f4f 	dsb	sy
 8002af0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002af2:	bf00      	nop
 8002af4:	bf00      	nop
 8002af6:	e7fd      	b.n	8002af4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002af8:	68bb      	ldr	r3, [r7, #8]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d103      	bne.n	8002b06 <xQueueGenericSend+0x42>
 8002afe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d101      	bne.n	8002b0a <xQueueGenericSend+0x46>
 8002b06:	2301      	movs	r3, #1
 8002b08:	e000      	b.n	8002b0c <xQueueGenericSend+0x48>
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d10b      	bne.n	8002b28 <xQueueGenericSend+0x64>
	__asm volatile
 8002b10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b14:	f383 8811 	msr	BASEPRI, r3
 8002b18:	f3bf 8f6f 	isb	sy
 8002b1c:	f3bf 8f4f 	dsb	sy
 8002b20:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002b22:	bf00      	nop
 8002b24:	bf00      	nop
 8002b26:	e7fd      	b.n	8002b24 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	2b02      	cmp	r3, #2
 8002b2c:	d103      	bne.n	8002b36 <xQueueGenericSend+0x72>
 8002b2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b32:	2b01      	cmp	r3, #1
 8002b34:	d101      	bne.n	8002b3a <xQueueGenericSend+0x76>
 8002b36:	2301      	movs	r3, #1
 8002b38:	e000      	b.n	8002b3c <xQueueGenericSend+0x78>
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d10b      	bne.n	8002b58 <xQueueGenericSend+0x94>
	__asm volatile
 8002b40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b44:	f383 8811 	msr	BASEPRI, r3
 8002b48:	f3bf 8f6f 	isb	sy
 8002b4c:	f3bf 8f4f 	dsb	sy
 8002b50:	623b      	str	r3, [r7, #32]
}
 8002b52:	bf00      	nop
 8002b54:	bf00      	nop
 8002b56:	e7fd      	b.n	8002b54 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002b58:	f001 f9f6 	bl	8003f48 <xTaskGetSchedulerState>
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d102      	bne.n	8002b68 <xQueueGenericSend+0xa4>
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d101      	bne.n	8002b6c <xQueueGenericSend+0xa8>
 8002b68:	2301      	movs	r3, #1
 8002b6a:	e000      	b.n	8002b6e <xQueueGenericSend+0xaa>
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d10b      	bne.n	8002b8a <xQueueGenericSend+0xc6>
	__asm volatile
 8002b72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b76:	f383 8811 	msr	BASEPRI, r3
 8002b7a:	f3bf 8f6f 	isb	sy
 8002b7e:	f3bf 8f4f 	dsb	sy
 8002b82:	61fb      	str	r3, [r7, #28]
}
 8002b84:	bf00      	nop
 8002b86:	bf00      	nop
 8002b88:	e7fd      	b.n	8002b86 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002b8a:	f001 ff07 	bl	800499c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002b8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b90:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002b92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b96:	429a      	cmp	r2, r3
 8002b98:	d302      	bcc.n	8002ba0 <xQueueGenericSend+0xdc>
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	2b02      	cmp	r3, #2
 8002b9e:	d129      	bne.n	8002bf4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002ba0:	683a      	ldr	r2, [r7, #0]
 8002ba2:	68b9      	ldr	r1, [r7, #8]
 8002ba4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002ba6:	f000 fa0f 	bl	8002fc8 <prvCopyDataToQueue>
 8002baa:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002bac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d010      	beq.n	8002bd6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002bb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bb6:	3324      	adds	r3, #36	@ 0x24
 8002bb8:	4618      	mov	r0, r3
 8002bba:	f000 ffff 	bl	8003bbc <xTaskRemoveFromEventList>
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d013      	beq.n	8002bec <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002bc4:	4b3f      	ldr	r3, [pc, #252]	@ (8002cc4 <xQueueGenericSend+0x200>)
 8002bc6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002bca:	601a      	str	r2, [r3, #0]
 8002bcc:	f3bf 8f4f 	dsb	sy
 8002bd0:	f3bf 8f6f 	isb	sy
 8002bd4:	e00a      	b.n	8002bec <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002bd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d007      	beq.n	8002bec <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002bdc:	4b39      	ldr	r3, [pc, #228]	@ (8002cc4 <xQueueGenericSend+0x200>)
 8002bde:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002be2:	601a      	str	r2, [r3, #0]
 8002be4:	f3bf 8f4f 	dsb	sy
 8002be8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002bec:	f001 ff06 	bl	80049fc <vPortExitCritical>
				return pdPASS;
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	e063      	b.n	8002cbc <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d103      	bne.n	8002c02 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002bfa:	f001 feff 	bl	80049fc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002bfe:	2300      	movs	r3, #0
 8002c00:	e05c      	b.n	8002cbc <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002c02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d106      	bne.n	8002c16 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002c08:	f107 0314 	add.w	r3, r7, #20
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	f001 f839 	bl	8003c84 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002c12:	2301      	movs	r3, #1
 8002c14:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002c16:	f001 fef1 	bl	80049fc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002c1a:	f000 fda5 	bl	8003768 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002c1e:	f001 febd 	bl	800499c <vPortEnterCritical>
 8002c22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c24:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002c28:	b25b      	sxtb	r3, r3
 8002c2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c2e:	d103      	bne.n	8002c38 <xQueueGenericSend+0x174>
 8002c30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c32:	2200      	movs	r2, #0
 8002c34:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002c38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c3a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002c3e:	b25b      	sxtb	r3, r3
 8002c40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c44:	d103      	bne.n	8002c4e <xQueueGenericSend+0x18a>
 8002c46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c48:	2200      	movs	r2, #0
 8002c4a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002c4e:	f001 fed5 	bl	80049fc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002c52:	1d3a      	adds	r2, r7, #4
 8002c54:	f107 0314 	add.w	r3, r7, #20
 8002c58:	4611      	mov	r1, r2
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	f001 f828 	bl	8003cb0 <xTaskCheckForTimeOut>
 8002c60:	4603      	mov	r3, r0
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d124      	bne.n	8002cb0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002c66:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002c68:	f000 faa6 	bl	80031b8 <prvIsQueueFull>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d018      	beq.n	8002ca4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002c72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c74:	3310      	adds	r3, #16
 8002c76:	687a      	ldr	r2, [r7, #4]
 8002c78:	4611      	mov	r1, r2
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	f000 ff4c 	bl	8003b18 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002c80:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002c82:	f000 fa31 	bl	80030e8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002c86:	f000 fd7d 	bl	8003784 <xTaskResumeAll>
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	f47f af7c 	bne.w	8002b8a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8002c92:	4b0c      	ldr	r3, [pc, #48]	@ (8002cc4 <xQueueGenericSend+0x200>)
 8002c94:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002c98:	601a      	str	r2, [r3, #0]
 8002c9a:	f3bf 8f4f 	dsb	sy
 8002c9e:	f3bf 8f6f 	isb	sy
 8002ca2:	e772      	b.n	8002b8a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002ca4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002ca6:	f000 fa1f 	bl	80030e8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002caa:	f000 fd6b 	bl	8003784 <xTaskResumeAll>
 8002cae:	e76c      	b.n	8002b8a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002cb0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002cb2:	f000 fa19 	bl	80030e8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002cb6:	f000 fd65 	bl	8003784 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002cba:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	3738      	adds	r7, #56	@ 0x38
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	bd80      	pop	{r7, pc}
 8002cc4:	e000ed04 	.word	0xe000ed04

08002cc8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b090      	sub	sp, #64	@ 0x40
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	60f8      	str	r0, [r7, #12]
 8002cd0:	60b9      	str	r1, [r7, #8]
 8002cd2:	607a      	str	r2, [r7, #4]
 8002cd4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8002cda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d10b      	bne.n	8002cf8 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8002ce0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ce4:	f383 8811 	msr	BASEPRI, r3
 8002ce8:	f3bf 8f6f 	isb	sy
 8002cec:	f3bf 8f4f 	dsb	sy
 8002cf0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002cf2:	bf00      	nop
 8002cf4:	bf00      	nop
 8002cf6:	e7fd      	b.n	8002cf4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002cf8:	68bb      	ldr	r3, [r7, #8]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d103      	bne.n	8002d06 <xQueueGenericSendFromISR+0x3e>
 8002cfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d101      	bne.n	8002d0a <xQueueGenericSendFromISR+0x42>
 8002d06:	2301      	movs	r3, #1
 8002d08:	e000      	b.n	8002d0c <xQueueGenericSendFromISR+0x44>
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d10b      	bne.n	8002d28 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8002d10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d14:	f383 8811 	msr	BASEPRI, r3
 8002d18:	f3bf 8f6f 	isb	sy
 8002d1c:	f3bf 8f4f 	dsb	sy
 8002d20:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002d22:	bf00      	nop
 8002d24:	bf00      	nop
 8002d26:	e7fd      	b.n	8002d24 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	2b02      	cmp	r3, #2
 8002d2c:	d103      	bne.n	8002d36 <xQueueGenericSendFromISR+0x6e>
 8002d2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d32:	2b01      	cmp	r3, #1
 8002d34:	d101      	bne.n	8002d3a <xQueueGenericSendFromISR+0x72>
 8002d36:	2301      	movs	r3, #1
 8002d38:	e000      	b.n	8002d3c <xQueueGenericSendFromISR+0x74>
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d10b      	bne.n	8002d58 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8002d40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d44:	f383 8811 	msr	BASEPRI, r3
 8002d48:	f3bf 8f6f 	isb	sy
 8002d4c:	f3bf 8f4f 	dsb	sy
 8002d50:	623b      	str	r3, [r7, #32]
}
 8002d52:	bf00      	nop
 8002d54:	bf00      	nop
 8002d56:	e7fd      	b.n	8002d54 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002d58:	f001 fee2 	bl	8004b20 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002d5c:	f3ef 8211 	mrs	r2, BASEPRI
 8002d60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d64:	f383 8811 	msr	BASEPRI, r3
 8002d68:	f3bf 8f6f 	isb	sy
 8002d6c:	f3bf 8f4f 	dsb	sy
 8002d70:	61fa      	str	r2, [r7, #28]
 8002d72:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002d74:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002d76:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002d78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d7a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002d7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d80:	429a      	cmp	r2, r3
 8002d82:	d302      	bcc.n	8002d8a <xQueueGenericSendFromISR+0xc2>
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	2b02      	cmp	r3, #2
 8002d88:	d12f      	bne.n	8002dea <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002d8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d8c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002d90:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002d94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d98:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002d9a:	683a      	ldr	r2, [r7, #0]
 8002d9c:	68b9      	ldr	r1, [r7, #8]
 8002d9e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8002da0:	f000 f912 	bl	8002fc8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002da4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8002da8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dac:	d112      	bne.n	8002dd4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002dae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002db0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d016      	beq.n	8002de4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002db6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002db8:	3324      	adds	r3, #36	@ 0x24
 8002dba:	4618      	mov	r0, r3
 8002dbc:	f000 fefe 	bl	8003bbc <xTaskRemoveFromEventList>
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d00e      	beq.n	8002de4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d00b      	beq.n	8002de4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2201      	movs	r2, #1
 8002dd0:	601a      	str	r2, [r3, #0]
 8002dd2:	e007      	b.n	8002de4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002dd4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002dd8:	3301      	adds	r3, #1
 8002dda:	b2db      	uxtb	r3, r3
 8002ddc:	b25a      	sxtb	r2, r3
 8002dde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002de0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8002de4:	2301      	movs	r3, #1
 8002de6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8002de8:	e001      	b.n	8002dee <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002dea:	2300      	movs	r3, #0
 8002dec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002dee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002df0:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002df2:	697b      	ldr	r3, [r7, #20]
 8002df4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002df8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002dfa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	3740      	adds	r7, #64	@ 0x40
 8002e00:	46bd      	mov	sp, r7
 8002e02:	bd80      	pop	{r7, pc}

08002e04 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b08c      	sub	sp, #48	@ 0x30
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	60f8      	str	r0, [r7, #12]
 8002e0c:	60b9      	str	r1, [r7, #8]
 8002e0e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8002e10:	2300      	movs	r3, #0
 8002e12:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002e18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d10b      	bne.n	8002e36 <xQueueReceive+0x32>
	__asm volatile
 8002e1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e22:	f383 8811 	msr	BASEPRI, r3
 8002e26:	f3bf 8f6f 	isb	sy
 8002e2a:	f3bf 8f4f 	dsb	sy
 8002e2e:	623b      	str	r3, [r7, #32]
}
 8002e30:	bf00      	nop
 8002e32:	bf00      	nop
 8002e34:	e7fd      	b.n	8002e32 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002e36:	68bb      	ldr	r3, [r7, #8]
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d103      	bne.n	8002e44 <xQueueReceive+0x40>
 8002e3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d101      	bne.n	8002e48 <xQueueReceive+0x44>
 8002e44:	2301      	movs	r3, #1
 8002e46:	e000      	b.n	8002e4a <xQueueReceive+0x46>
 8002e48:	2300      	movs	r3, #0
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d10b      	bne.n	8002e66 <xQueueReceive+0x62>
	__asm volatile
 8002e4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e52:	f383 8811 	msr	BASEPRI, r3
 8002e56:	f3bf 8f6f 	isb	sy
 8002e5a:	f3bf 8f4f 	dsb	sy
 8002e5e:	61fb      	str	r3, [r7, #28]
}
 8002e60:	bf00      	nop
 8002e62:	bf00      	nop
 8002e64:	e7fd      	b.n	8002e62 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002e66:	f001 f86f 	bl	8003f48 <xTaskGetSchedulerState>
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d102      	bne.n	8002e76 <xQueueReceive+0x72>
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d101      	bne.n	8002e7a <xQueueReceive+0x76>
 8002e76:	2301      	movs	r3, #1
 8002e78:	e000      	b.n	8002e7c <xQueueReceive+0x78>
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d10b      	bne.n	8002e98 <xQueueReceive+0x94>
	__asm volatile
 8002e80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e84:	f383 8811 	msr	BASEPRI, r3
 8002e88:	f3bf 8f6f 	isb	sy
 8002e8c:	f3bf 8f4f 	dsb	sy
 8002e90:	61bb      	str	r3, [r7, #24]
}
 8002e92:	bf00      	nop
 8002e94:	bf00      	nop
 8002e96:	e7fd      	b.n	8002e94 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002e98:	f001 fd80 	bl	800499c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002e9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ea0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002ea2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d01f      	beq.n	8002ee8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002ea8:	68b9      	ldr	r1, [r7, #8]
 8002eaa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002eac:	f000 f8f6 	bl	800309c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002eb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eb2:	1e5a      	subs	r2, r3, #1
 8002eb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002eb6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002eb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002eba:	691b      	ldr	r3, [r3, #16]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d00f      	beq.n	8002ee0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002ec0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ec2:	3310      	adds	r3, #16
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	f000 fe79 	bl	8003bbc <xTaskRemoveFromEventList>
 8002eca:	4603      	mov	r3, r0
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d007      	beq.n	8002ee0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8002ed0:	4b3c      	ldr	r3, [pc, #240]	@ (8002fc4 <xQueueReceive+0x1c0>)
 8002ed2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002ed6:	601a      	str	r2, [r3, #0]
 8002ed8:	f3bf 8f4f 	dsb	sy
 8002edc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8002ee0:	f001 fd8c 	bl	80049fc <vPortExitCritical>
				return pdPASS;
 8002ee4:	2301      	movs	r3, #1
 8002ee6:	e069      	b.n	8002fbc <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d103      	bne.n	8002ef6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002eee:	f001 fd85 	bl	80049fc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	e062      	b.n	8002fbc <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002ef6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d106      	bne.n	8002f0a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002efc:	f107 0310 	add.w	r3, r7, #16
 8002f00:	4618      	mov	r0, r3
 8002f02:	f000 febf 	bl	8003c84 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002f06:	2301      	movs	r3, #1
 8002f08:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002f0a:	f001 fd77 	bl	80049fc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002f0e:	f000 fc2b 	bl	8003768 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002f12:	f001 fd43 	bl	800499c <vPortEnterCritical>
 8002f16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f18:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002f1c:	b25b      	sxtb	r3, r3
 8002f1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f22:	d103      	bne.n	8002f2c <xQueueReceive+0x128>
 8002f24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f26:	2200      	movs	r2, #0
 8002f28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002f2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f2e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002f32:	b25b      	sxtb	r3, r3
 8002f34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f38:	d103      	bne.n	8002f42 <xQueueReceive+0x13e>
 8002f3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002f42:	f001 fd5b 	bl	80049fc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002f46:	1d3a      	adds	r2, r7, #4
 8002f48:	f107 0310 	add.w	r3, r7, #16
 8002f4c:	4611      	mov	r1, r2
 8002f4e:	4618      	mov	r0, r3
 8002f50:	f000 feae 	bl	8003cb0 <xTaskCheckForTimeOut>
 8002f54:	4603      	mov	r3, r0
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d123      	bne.n	8002fa2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002f5a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002f5c:	f000 f916 	bl	800318c <prvIsQueueEmpty>
 8002f60:	4603      	mov	r3, r0
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d017      	beq.n	8002f96 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002f66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f68:	3324      	adds	r3, #36	@ 0x24
 8002f6a:	687a      	ldr	r2, [r7, #4]
 8002f6c:	4611      	mov	r1, r2
 8002f6e:	4618      	mov	r0, r3
 8002f70:	f000 fdd2 	bl	8003b18 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002f74:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002f76:	f000 f8b7 	bl	80030e8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002f7a:	f000 fc03 	bl	8003784 <xTaskResumeAll>
 8002f7e:	4603      	mov	r3, r0
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d189      	bne.n	8002e98 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8002f84:	4b0f      	ldr	r3, [pc, #60]	@ (8002fc4 <xQueueReceive+0x1c0>)
 8002f86:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002f8a:	601a      	str	r2, [r3, #0]
 8002f8c:	f3bf 8f4f 	dsb	sy
 8002f90:	f3bf 8f6f 	isb	sy
 8002f94:	e780      	b.n	8002e98 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8002f96:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002f98:	f000 f8a6 	bl	80030e8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002f9c:	f000 fbf2 	bl	8003784 <xTaskResumeAll>
 8002fa0:	e77a      	b.n	8002e98 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8002fa2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002fa4:	f000 f8a0 	bl	80030e8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002fa8:	f000 fbec 	bl	8003784 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002fac:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002fae:	f000 f8ed 	bl	800318c <prvIsQueueEmpty>
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	f43f af6f 	beq.w	8002e98 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8002fba:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	3730      	adds	r7, #48	@ 0x30
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	bd80      	pop	{r7, pc}
 8002fc4:	e000ed04 	.word	0xe000ed04

08002fc8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b086      	sub	sp, #24
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	60f8      	str	r0, [r7, #12]
 8002fd0:	60b9      	str	r1, [r7, #8]
 8002fd2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fdc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d10d      	bne.n	8003002 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d14d      	bne.n	800308a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	689b      	ldr	r3, [r3, #8]
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	f000 ffc6 	bl	8003f84 <xTaskPriorityDisinherit>
 8002ff8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	609a      	str	r2, [r3, #8]
 8003000:	e043      	b.n	800308a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d119      	bne.n	800303c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	6858      	ldr	r0, [r3, #4]
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003010:	461a      	mov	r2, r3
 8003012:	68b9      	ldr	r1, [r7, #8]
 8003014:	f002 f864 	bl	80050e0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	685a      	ldr	r2, [r3, #4]
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003020:	441a      	add	r2, r3
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	685a      	ldr	r2, [r3, #4]
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	689b      	ldr	r3, [r3, #8]
 800302e:	429a      	cmp	r2, r3
 8003030:	d32b      	bcc.n	800308a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	681a      	ldr	r2, [r3, #0]
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	605a      	str	r2, [r3, #4]
 800303a:	e026      	b.n	800308a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	68d8      	ldr	r0, [r3, #12]
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003044:	461a      	mov	r2, r3
 8003046:	68b9      	ldr	r1, [r7, #8]
 8003048:	f002 f84a 	bl	80050e0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	68da      	ldr	r2, [r3, #12]
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003054:	425b      	negs	r3, r3
 8003056:	441a      	add	r2, r3
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	68da      	ldr	r2, [r3, #12]
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	429a      	cmp	r2, r3
 8003066:	d207      	bcs.n	8003078 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	689a      	ldr	r2, [r3, #8]
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003070:	425b      	negs	r3, r3
 8003072:	441a      	add	r2, r3
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2b02      	cmp	r3, #2
 800307c:	d105      	bne.n	800308a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800307e:	693b      	ldr	r3, [r7, #16]
 8003080:	2b00      	cmp	r3, #0
 8003082:	d002      	beq.n	800308a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003084:	693b      	ldr	r3, [r7, #16]
 8003086:	3b01      	subs	r3, #1
 8003088:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800308a:	693b      	ldr	r3, [r7, #16]
 800308c:	1c5a      	adds	r2, r3, #1
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8003092:	697b      	ldr	r3, [r7, #20]
}
 8003094:	4618      	mov	r0, r3
 8003096:	3718      	adds	r7, #24
 8003098:	46bd      	mov	sp, r7
 800309a:	bd80      	pop	{r7, pc}

0800309c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b082      	sub	sp, #8
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
 80030a4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d018      	beq.n	80030e0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	68da      	ldr	r2, [r3, #12]
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030b6:	441a      	add	r2, r3
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	68da      	ldr	r2, [r3, #12]
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	689b      	ldr	r3, [r3, #8]
 80030c4:	429a      	cmp	r2, r3
 80030c6:	d303      	bcc.n	80030d0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681a      	ldr	r2, [r3, #0]
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	68d9      	ldr	r1, [r3, #12]
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030d8:	461a      	mov	r2, r3
 80030da:	6838      	ldr	r0, [r7, #0]
 80030dc:	f002 f800 	bl	80050e0 <memcpy>
	}
}
 80030e0:	bf00      	nop
 80030e2:	3708      	adds	r7, #8
 80030e4:	46bd      	mov	sp, r7
 80030e6:	bd80      	pop	{r7, pc}

080030e8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b084      	sub	sp, #16
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80030f0:	f001 fc54 	bl	800499c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80030fa:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80030fc:	e011      	b.n	8003122 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003102:	2b00      	cmp	r3, #0
 8003104:	d012      	beq.n	800312c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	3324      	adds	r3, #36	@ 0x24
 800310a:	4618      	mov	r0, r3
 800310c:	f000 fd56 	bl	8003bbc <xTaskRemoveFromEventList>
 8003110:	4603      	mov	r3, r0
 8003112:	2b00      	cmp	r3, #0
 8003114:	d001      	beq.n	800311a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003116:	f000 fe2f 	bl	8003d78 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800311a:	7bfb      	ldrb	r3, [r7, #15]
 800311c:	3b01      	subs	r3, #1
 800311e:	b2db      	uxtb	r3, r3
 8003120:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003122:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003126:	2b00      	cmp	r3, #0
 8003128:	dce9      	bgt.n	80030fe <prvUnlockQueue+0x16>
 800312a:	e000      	b.n	800312e <prvUnlockQueue+0x46>
					break;
 800312c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	22ff      	movs	r2, #255	@ 0xff
 8003132:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8003136:	f001 fc61 	bl	80049fc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800313a:	f001 fc2f 	bl	800499c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003144:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003146:	e011      	b.n	800316c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	691b      	ldr	r3, [r3, #16]
 800314c:	2b00      	cmp	r3, #0
 800314e:	d012      	beq.n	8003176 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	3310      	adds	r3, #16
 8003154:	4618      	mov	r0, r3
 8003156:	f000 fd31 	bl	8003bbc <xTaskRemoveFromEventList>
 800315a:	4603      	mov	r3, r0
 800315c:	2b00      	cmp	r3, #0
 800315e:	d001      	beq.n	8003164 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003160:	f000 fe0a 	bl	8003d78 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003164:	7bbb      	ldrb	r3, [r7, #14]
 8003166:	3b01      	subs	r3, #1
 8003168:	b2db      	uxtb	r3, r3
 800316a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800316c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003170:	2b00      	cmp	r3, #0
 8003172:	dce9      	bgt.n	8003148 <prvUnlockQueue+0x60>
 8003174:	e000      	b.n	8003178 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003176:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	22ff      	movs	r2, #255	@ 0xff
 800317c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8003180:	f001 fc3c 	bl	80049fc <vPortExitCritical>
}
 8003184:	bf00      	nop
 8003186:	3710      	adds	r7, #16
 8003188:	46bd      	mov	sp, r7
 800318a:	bd80      	pop	{r7, pc}

0800318c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b084      	sub	sp, #16
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003194:	f001 fc02 	bl	800499c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800319c:	2b00      	cmp	r3, #0
 800319e:	d102      	bne.n	80031a6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80031a0:	2301      	movs	r3, #1
 80031a2:	60fb      	str	r3, [r7, #12]
 80031a4:	e001      	b.n	80031aa <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80031a6:	2300      	movs	r3, #0
 80031a8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80031aa:	f001 fc27 	bl	80049fc <vPortExitCritical>

	return xReturn;
 80031ae:	68fb      	ldr	r3, [r7, #12]
}
 80031b0:	4618      	mov	r0, r3
 80031b2:	3710      	adds	r7, #16
 80031b4:	46bd      	mov	sp, r7
 80031b6:	bd80      	pop	{r7, pc}

080031b8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b084      	sub	sp, #16
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80031c0:	f001 fbec 	bl	800499c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031cc:	429a      	cmp	r2, r3
 80031ce:	d102      	bne.n	80031d6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80031d0:	2301      	movs	r3, #1
 80031d2:	60fb      	str	r3, [r7, #12]
 80031d4:	e001      	b.n	80031da <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80031d6:	2300      	movs	r3, #0
 80031d8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80031da:	f001 fc0f 	bl	80049fc <vPortExitCritical>

	return xReturn;
 80031de:	68fb      	ldr	r3, [r7, #12]
}
 80031e0:	4618      	mov	r0, r3
 80031e2:	3710      	adds	r7, #16
 80031e4:	46bd      	mov	sp, r7
 80031e6:	bd80      	pop	{r7, pc}

080031e8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80031e8:	b480      	push	{r7}
 80031ea:	b085      	sub	sp, #20
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
 80031f0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80031f2:	2300      	movs	r3, #0
 80031f4:	60fb      	str	r3, [r7, #12]
 80031f6:	e014      	b.n	8003222 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80031f8:	4a0e      	ldr	r2, [pc, #56]	@ (8003234 <vQueueAddToRegistry+0x4c>)
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003200:	2b00      	cmp	r3, #0
 8003202:	d10b      	bne.n	800321c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003204:	490b      	ldr	r1, [pc, #44]	@ (8003234 <vQueueAddToRegistry+0x4c>)
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	683a      	ldr	r2, [r7, #0]
 800320a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800320e:	4a09      	ldr	r2, [pc, #36]	@ (8003234 <vQueueAddToRegistry+0x4c>)
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	00db      	lsls	r3, r3, #3
 8003214:	4413      	add	r3, r2
 8003216:	687a      	ldr	r2, [r7, #4]
 8003218:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800321a:	e006      	b.n	800322a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	3301      	adds	r3, #1
 8003220:	60fb      	str	r3, [r7, #12]
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	2b07      	cmp	r3, #7
 8003226:	d9e7      	bls.n	80031f8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003228:	bf00      	nop
 800322a:	bf00      	nop
 800322c:	3714      	adds	r7, #20
 800322e:	46bd      	mov	sp, r7
 8003230:	bc80      	pop	{r7}
 8003232:	4770      	bx	lr
 8003234:	20000880 	.word	0x20000880

08003238 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003238:	b580      	push	{r7, lr}
 800323a:	b086      	sub	sp, #24
 800323c:	af00      	add	r7, sp, #0
 800323e:	60f8      	str	r0, [r7, #12]
 8003240:	60b9      	str	r1, [r7, #8]
 8003242:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003248:	f001 fba8 	bl	800499c <vPortEnterCritical>
 800324c:	697b      	ldr	r3, [r7, #20]
 800324e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003252:	b25b      	sxtb	r3, r3
 8003254:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003258:	d103      	bne.n	8003262 <vQueueWaitForMessageRestricted+0x2a>
 800325a:	697b      	ldr	r3, [r7, #20]
 800325c:	2200      	movs	r2, #0
 800325e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003262:	697b      	ldr	r3, [r7, #20]
 8003264:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003268:	b25b      	sxtb	r3, r3
 800326a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800326e:	d103      	bne.n	8003278 <vQueueWaitForMessageRestricted+0x40>
 8003270:	697b      	ldr	r3, [r7, #20]
 8003272:	2200      	movs	r2, #0
 8003274:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003278:	f001 fbc0 	bl	80049fc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800327c:	697b      	ldr	r3, [r7, #20]
 800327e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003280:	2b00      	cmp	r3, #0
 8003282:	d106      	bne.n	8003292 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003284:	697b      	ldr	r3, [r7, #20]
 8003286:	3324      	adds	r3, #36	@ 0x24
 8003288:	687a      	ldr	r2, [r7, #4]
 800328a:	68b9      	ldr	r1, [r7, #8]
 800328c:	4618      	mov	r0, r3
 800328e:	f000 fc69 	bl	8003b64 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8003292:	6978      	ldr	r0, [r7, #20]
 8003294:	f7ff ff28 	bl	80030e8 <prvUnlockQueue>
	}
 8003298:	bf00      	nop
 800329a:	3718      	adds	r7, #24
 800329c:	46bd      	mov	sp, r7
 800329e:	bd80      	pop	{r7, pc}

080032a0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b08e      	sub	sp, #56	@ 0x38
 80032a4:	af04      	add	r7, sp, #16
 80032a6:	60f8      	str	r0, [r7, #12]
 80032a8:	60b9      	str	r1, [r7, #8]
 80032aa:	607a      	str	r2, [r7, #4]
 80032ac:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80032ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d10b      	bne.n	80032cc <xTaskCreateStatic+0x2c>
	__asm volatile
 80032b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032b8:	f383 8811 	msr	BASEPRI, r3
 80032bc:	f3bf 8f6f 	isb	sy
 80032c0:	f3bf 8f4f 	dsb	sy
 80032c4:	623b      	str	r3, [r7, #32]
}
 80032c6:	bf00      	nop
 80032c8:	bf00      	nop
 80032ca:	e7fd      	b.n	80032c8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80032cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d10b      	bne.n	80032ea <xTaskCreateStatic+0x4a>
	__asm volatile
 80032d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032d6:	f383 8811 	msr	BASEPRI, r3
 80032da:	f3bf 8f6f 	isb	sy
 80032de:	f3bf 8f4f 	dsb	sy
 80032e2:	61fb      	str	r3, [r7, #28]
}
 80032e4:	bf00      	nop
 80032e6:	bf00      	nop
 80032e8:	e7fd      	b.n	80032e6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80032ea:	23a8      	movs	r3, #168	@ 0xa8
 80032ec:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80032ee:	693b      	ldr	r3, [r7, #16]
 80032f0:	2ba8      	cmp	r3, #168	@ 0xa8
 80032f2:	d00b      	beq.n	800330c <xTaskCreateStatic+0x6c>
	__asm volatile
 80032f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032f8:	f383 8811 	msr	BASEPRI, r3
 80032fc:	f3bf 8f6f 	isb	sy
 8003300:	f3bf 8f4f 	dsb	sy
 8003304:	61bb      	str	r3, [r7, #24]
}
 8003306:	bf00      	nop
 8003308:	bf00      	nop
 800330a:	e7fd      	b.n	8003308 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800330c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800330e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003310:	2b00      	cmp	r3, #0
 8003312:	d01e      	beq.n	8003352 <xTaskCreateStatic+0xb2>
 8003314:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003316:	2b00      	cmp	r3, #0
 8003318:	d01b      	beq.n	8003352 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800331a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800331c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800331e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003320:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003322:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003324:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003326:	2202      	movs	r2, #2
 8003328:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800332c:	2300      	movs	r3, #0
 800332e:	9303      	str	r3, [sp, #12]
 8003330:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003332:	9302      	str	r3, [sp, #8]
 8003334:	f107 0314 	add.w	r3, r7, #20
 8003338:	9301      	str	r3, [sp, #4]
 800333a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800333c:	9300      	str	r3, [sp, #0]
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	687a      	ldr	r2, [r7, #4]
 8003342:	68b9      	ldr	r1, [r7, #8]
 8003344:	68f8      	ldr	r0, [r7, #12]
 8003346:	f000 f851 	bl	80033ec <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800334a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800334c:	f000 f8f6 	bl	800353c <prvAddNewTaskToReadyList>
 8003350:	e001      	b.n	8003356 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8003352:	2300      	movs	r3, #0
 8003354:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003356:	697b      	ldr	r3, [r7, #20]
	}
 8003358:	4618      	mov	r0, r3
 800335a:	3728      	adds	r7, #40	@ 0x28
 800335c:	46bd      	mov	sp, r7
 800335e:	bd80      	pop	{r7, pc}

08003360 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003360:	b580      	push	{r7, lr}
 8003362:	b08c      	sub	sp, #48	@ 0x30
 8003364:	af04      	add	r7, sp, #16
 8003366:	60f8      	str	r0, [r7, #12]
 8003368:	60b9      	str	r1, [r7, #8]
 800336a:	603b      	str	r3, [r7, #0]
 800336c:	4613      	mov	r3, r2
 800336e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003370:	88fb      	ldrh	r3, [r7, #6]
 8003372:	009b      	lsls	r3, r3, #2
 8003374:	4618      	mov	r0, r3
 8003376:	f001 fc13 	bl	8004ba0 <pvPortMalloc>
 800337a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800337c:	697b      	ldr	r3, [r7, #20]
 800337e:	2b00      	cmp	r3, #0
 8003380:	d00e      	beq.n	80033a0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003382:	20a8      	movs	r0, #168	@ 0xa8
 8003384:	f001 fc0c 	bl	8004ba0 <pvPortMalloc>
 8003388:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800338a:	69fb      	ldr	r3, [r7, #28]
 800338c:	2b00      	cmp	r3, #0
 800338e:	d003      	beq.n	8003398 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003390:	69fb      	ldr	r3, [r7, #28]
 8003392:	697a      	ldr	r2, [r7, #20]
 8003394:	631a      	str	r2, [r3, #48]	@ 0x30
 8003396:	e005      	b.n	80033a4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003398:	6978      	ldr	r0, [r7, #20]
 800339a:	f001 fccf 	bl	8004d3c <vPortFree>
 800339e:	e001      	b.n	80033a4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80033a0:	2300      	movs	r3, #0
 80033a2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80033a4:	69fb      	ldr	r3, [r7, #28]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d017      	beq.n	80033da <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80033aa:	69fb      	ldr	r3, [r7, #28]
 80033ac:	2200      	movs	r2, #0
 80033ae:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80033b2:	88fa      	ldrh	r2, [r7, #6]
 80033b4:	2300      	movs	r3, #0
 80033b6:	9303      	str	r3, [sp, #12]
 80033b8:	69fb      	ldr	r3, [r7, #28]
 80033ba:	9302      	str	r3, [sp, #8]
 80033bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80033be:	9301      	str	r3, [sp, #4]
 80033c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033c2:	9300      	str	r3, [sp, #0]
 80033c4:	683b      	ldr	r3, [r7, #0]
 80033c6:	68b9      	ldr	r1, [r7, #8]
 80033c8:	68f8      	ldr	r0, [r7, #12]
 80033ca:	f000 f80f 	bl	80033ec <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80033ce:	69f8      	ldr	r0, [r7, #28]
 80033d0:	f000 f8b4 	bl	800353c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80033d4:	2301      	movs	r3, #1
 80033d6:	61bb      	str	r3, [r7, #24]
 80033d8:	e002      	b.n	80033e0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80033da:	f04f 33ff 	mov.w	r3, #4294967295
 80033de:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80033e0:	69bb      	ldr	r3, [r7, #24]
	}
 80033e2:	4618      	mov	r0, r3
 80033e4:	3720      	adds	r7, #32
 80033e6:	46bd      	mov	sp, r7
 80033e8:	bd80      	pop	{r7, pc}
	...

080033ec <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b088      	sub	sp, #32
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	60f8      	str	r0, [r7, #12]
 80033f4:	60b9      	str	r1, [r7, #8]
 80033f6:	607a      	str	r2, [r7, #4]
 80033f8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80033fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033fc:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	009b      	lsls	r3, r3, #2
 8003402:	461a      	mov	r2, r3
 8003404:	21a5      	movs	r1, #165	@ 0xa5
 8003406:	f001 fdd9 	bl	8004fbc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800340a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800340c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003414:	3b01      	subs	r3, #1
 8003416:	009b      	lsls	r3, r3, #2
 8003418:	4413      	add	r3, r2
 800341a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800341c:	69bb      	ldr	r3, [r7, #24]
 800341e:	f023 0307 	bic.w	r3, r3, #7
 8003422:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003424:	69bb      	ldr	r3, [r7, #24]
 8003426:	f003 0307 	and.w	r3, r3, #7
 800342a:	2b00      	cmp	r3, #0
 800342c:	d00b      	beq.n	8003446 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800342e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003432:	f383 8811 	msr	BASEPRI, r3
 8003436:	f3bf 8f6f 	isb	sy
 800343a:	f3bf 8f4f 	dsb	sy
 800343e:	617b      	str	r3, [r7, #20]
}
 8003440:	bf00      	nop
 8003442:	bf00      	nop
 8003444:	e7fd      	b.n	8003442 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003446:	68bb      	ldr	r3, [r7, #8]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d01f      	beq.n	800348c <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800344c:	2300      	movs	r3, #0
 800344e:	61fb      	str	r3, [r7, #28]
 8003450:	e012      	b.n	8003478 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003452:	68ba      	ldr	r2, [r7, #8]
 8003454:	69fb      	ldr	r3, [r7, #28]
 8003456:	4413      	add	r3, r2
 8003458:	7819      	ldrb	r1, [r3, #0]
 800345a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800345c:	69fb      	ldr	r3, [r7, #28]
 800345e:	4413      	add	r3, r2
 8003460:	3334      	adds	r3, #52	@ 0x34
 8003462:	460a      	mov	r2, r1
 8003464:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003466:	68ba      	ldr	r2, [r7, #8]
 8003468:	69fb      	ldr	r3, [r7, #28]
 800346a:	4413      	add	r3, r2
 800346c:	781b      	ldrb	r3, [r3, #0]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d006      	beq.n	8003480 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003472:	69fb      	ldr	r3, [r7, #28]
 8003474:	3301      	adds	r3, #1
 8003476:	61fb      	str	r3, [r7, #28]
 8003478:	69fb      	ldr	r3, [r7, #28]
 800347a:	2b0f      	cmp	r3, #15
 800347c:	d9e9      	bls.n	8003452 <prvInitialiseNewTask+0x66>
 800347e:	e000      	b.n	8003482 <prvInitialiseNewTask+0x96>
			{
				break;
 8003480:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003482:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003484:	2200      	movs	r2, #0
 8003486:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800348a:	e003      	b.n	8003494 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800348c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800348e:	2200      	movs	r2, #0
 8003490:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003494:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003496:	2b37      	cmp	r3, #55	@ 0x37
 8003498:	d901      	bls.n	800349e <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800349a:	2337      	movs	r3, #55	@ 0x37
 800349c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800349e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034a0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80034a2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80034a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034a6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80034a8:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80034aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034ac:	2200      	movs	r2, #0
 80034ae:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80034b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034b2:	3304      	adds	r3, #4
 80034b4:	4618      	mov	r0, r3
 80034b6:	f7ff f96a 	bl	800278e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80034ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034bc:	3318      	adds	r3, #24
 80034be:	4618      	mov	r0, r3
 80034c0:	f7ff f965 	bl	800278e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80034c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80034c8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80034ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034cc:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80034d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034d2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80034d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80034d8:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80034da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034dc:	2200      	movs	r2, #0
 80034de:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80034e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034e4:	2200      	movs	r2, #0
 80034e6:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80034ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034ec:	3354      	adds	r3, #84	@ 0x54
 80034ee:	224c      	movs	r2, #76	@ 0x4c
 80034f0:	2100      	movs	r1, #0
 80034f2:	4618      	mov	r0, r3
 80034f4:	f001 fd62 	bl	8004fbc <memset>
 80034f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034fa:	4a0d      	ldr	r2, [pc, #52]	@ (8003530 <prvInitialiseNewTask+0x144>)
 80034fc:	659a      	str	r2, [r3, #88]	@ 0x58
 80034fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003500:	4a0c      	ldr	r2, [pc, #48]	@ (8003534 <prvInitialiseNewTask+0x148>)
 8003502:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003504:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003506:	4a0c      	ldr	r2, [pc, #48]	@ (8003538 <prvInitialiseNewTask+0x14c>)
 8003508:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800350a:	683a      	ldr	r2, [r7, #0]
 800350c:	68f9      	ldr	r1, [r7, #12]
 800350e:	69b8      	ldr	r0, [r7, #24]
 8003510:	f001 f954 	bl	80047bc <pxPortInitialiseStack>
 8003514:	4602      	mov	r2, r0
 8003516:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003518:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800351a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800351c:	2b00      	cmp	r3, #0
 800351e:	d002      	beq.n	8003526 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003520:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003522:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003524:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003526:	bf00      	nop
 8003528:	3720      	adds	r7, #32
 800352a:	46bd      	mov	sp, r7
 800352c:	bd80      	pop	{r7, pc}
 800352e:	bf00      	nop
 8003530:	20001b14 	.word	0x20001b14
 8003534:	20001b7c 	.word	0x20001b7c
 8003538:	20001be4 	.word	0x20001be4

0800353c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b082      	sub	sp, #8
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003544:	f001 fa2a 	bl	800499c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003548:	4b2d      	ldr	r3, [pc, #180]	@ (8003600 <prvAddNewTaskToReadyList+0xc4>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	3301      	adds	r3, #1
 800354e:	4a2c      	ldr	r2, [pc, #176]	@ (8003600 <prvAddNewTaskToReadyList+0xc4>)
 8003550:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003552:	4b2c      	ldr	r3, [pc, #176]	@ (8003604 <prvAddNewTaskToReadyList+0xc8>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d109      	bne.n	800356e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800355a:	4a2a      	ldr	r2, [pc, #168]	@ (8003604 <prvAddNewTaskToReadyList+0xc8>)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003560:	4b27      	ldr	r3, [pc, #156]	@ (8003600 <prvAddNewTaskToReadyList+0xc4>)
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	2b01      	cmp	r3, #1
 8003566:	d110      	bne.n	800358a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003568:	f000 fc2a 	bl	8003dc0 <prvInitialiseTaskLists>
 800356c:	e00d      	b.n	800358a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800356e:	4b26      	ldr	r3, [pc, #152]	@ (8003608 <prvAddNewTaskToReadyList+0xcc>)
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	2b00      	cmp	r3, #0
 8003574:	d109      	bne.n	800358a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003576:	4b23      	ldr	r3, [pc, #140]	@ (8003604 <prvAddNewTaskToReadyList+0xc8>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003580:	429a      	cmp	r2, r3
 8003582:	d802      	bhi.n	800358a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003584:	4a1f      	ldr	r2, [pc, #124]	@ (8003604 <prvAddNewTaskToReadyList+0xc8>)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800358a:	4b20      	ldr	r3, [pc, #128]	@ (800360c <prvAddNewTaskToReadyList+0xd0>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	3301      	adds	r3, #1
 8003590:	4a1e      	ldr	r2, [pc, #120]	@ (800360c <prvAddNewTaskToReadyList+0xd0>)
 8003592:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003594:	4b1d      	ldr	r3, [pc, #116]	@ (800360c <prvAddNewTaskToReadyList+0xd0>)
 8003596:	681a      	ldr	r2, [r3, #0]
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80035a0:	4b1b      	ldr	r3, [pc, #108]	@ (8003610 <prvAddNewTaskToReadyList+0xd4>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	429a      	cmp	r2, r3
 80035a6:	d903      	bls.n	80035b0 <prvAddNewTaskToReadyList+0x74>
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035ac:	4a18      	ldr	r2, [pc, #96]	@ (8003610 <prvAddNewTaskToReadyList+0xd4>)
 80035ae:	6013      	str	r3, [r2, #0]
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80035b4:	4613      	mov	r3, r2
 80035b6:	009b      	lsls	r3, r3, #2
 80035b8:	4413      	add	r3, r2
 80035ba:	009b      	lsls	r3, r3, #2
 80035bc:	4a15      	ldr	r2, [pc, #84]	@ (8003614 <prvAddNewTaskToReadyList+0xd8>)
 80035be:	441a      	add	r2, r3
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	3304      	adds	r3, #4
 80035c4:	4619      	mov	r1, r3
 80035c6:	4610      	mov	r0, r2
 80035c8:	f7ff f8ed 	bl	80027a6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80035cc:	f001 fa16 	bl	80049fc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80035d0:	4b0d      	ldr	r3, [pc, #52]	@ (8003608 <prvAddNewTaskToReadyList+0xcc>)
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d00e      	beq.n	80035f6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80035d8:	4b0a      	ldr	r3, [pc, #40]	@ (8003604 <prvAddNewTaskToReadyList+0xc8>)
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035e2:	429a      	cmp	r2, r3
 80035e4:	d207      	bcs.n	80035f6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80035e6:	4b0c      	ldr	r3, [pc, #48]	@ (8003618 <prvAddNewTaskToReadyList+0xdc>)
 80035e8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80035ec:	601a      	str	r2, [r3, #0]
 80035ee:	f3bf 8f4f 	dsb	sy
 80035f2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80035f6:	bf00      	nop
 80035f8:	3708      	adds	r7, #8
 80035fa:	46bd      	mov	sp, r7
 80035fc:	bd80      	pop	{r7, pc}
 80035fe:	bf00      	nop
 8003600:	20000d94 	.word	0x20000d94
 8003604:	200008c0 	.word	0x200008c0
 8003608:	20000da0 	.word	0x20000da0
 800360c:	20000db0 	.word	0x20000db0
 8003610:	20000d9c 	.word	0x20000d9c
 8003614:	200008c4 	.word	0x200008c4
 8003618:	e000ed04 	.word	0xe000ed04

0800361c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800361c:	b580      	push	{r7, lr}
 800361e:	b084      	sub	sp, #16
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003624:	2300      	movs	r3, #0
 8003626:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d018      	beq.n	8003660 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800362e:	4b14      	ldr	r3, [pc, #80]	@ (8003680 <vTaskDelay+0x64>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	2b00      	cmp	r3, #0
 8003634:	d00b      	beq.n	800364e <vTaskDelay+0x32>
	__asm volatile
 8003636:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800363a:	f383 8811 	msr	BASEPRI, r3
 800363e:	f3bf 8f6f 	isb	sy
 8003642:	f3bf 8f4f 	dsb	sy
 8003646:	60bb      	str	r3, [r7, #8]
}
 8003648:	bf00      	nop
 800364a:	bf00      	nop
 800364c:	e7fd      	b.n	800364a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800364e:	f000 f88b 	bl	8003768 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003652:	2100      	movs	r1, #0
 8003654:	6878      	ldr	r0, [r7, #4]
 8003656:	f000 fd05 	bl	8004064 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800365a:	f000 f893 	bl	8003784 <xTaskResumeAll>
 800365e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	2b00      	cmp	r3, #0
 8003664:	d107      	bne.n	8003676 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8003666:	4b07      	ldr	r3, [pc, #28]	@ (8003684 <vTaskDelay+0x68>)
 8003668:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800366c:	601a      	str	r2, [r3, #0]
 800366e:	f3bf 8f4f 	dsb	sy
 8003672:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003676:	bf00      	nop
 8003678:	3710      	adds	r7, #16
 800367a:	46bd      	mov	sp, r7
 800367c:	bd80      	pop	{r7, pc}
 800367e:	bf00      	nop
 8003680:	20000dbc 	.word	0x20000dbc
 8003684:	e000ed04 	.word	0xe000ed04

08003688 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b08a      	sub	sp, #40	@ 0x28
 800368c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800368e:	2300      	movs	r3, #0
 8003690:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003692:	2300      	movs	r3, #0
 8003694:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003696:	463a      	mov	r2, r7
 8003698:	1d39      	adds	r1, r7, #4
 800369a:	f107 0308 	add.w	r3, r7, #8
 800369e:	4618      	mov	r0, r3
 80036a0:	f7ff f824 	bl	80026ec <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80036a4:	6839      	ldr	r1, [r7, #0]
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	68ba      	ldr	r2, [r7, #8]
 80036aa:	9202      	str	r2, [sp, #8]
 80036ac:	9301      	str	r3, [sp, #4]
 80036ae:	2300      	movs	r3, #0
 80036b0:	9300      	str	r3, [sp, #0]
 80036b2:	2300      	movs	r3, #0
 80036b4:	460a      	mov	r2, r1
 80036b6:	4924      	ldr	r1, [pc, #144]	@ (8003748 <vTaskStartScheduler+0xc0>)
 80036b8:	4824      	ldr	r0, [pc, #144]	@ (800374c <vTaskStartScheduler+0xc4>)
 80036ba:	f7ff fdf1 	bl	80032a0 <xTaskCreateStatic>
 80036be:	4603      	mov	r3, r0
 80036c0:	4a23      	ldr	r2, [pc, #140]	@ (8003750 <vTaskStartScheduler+0xc8>)
 80036c2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80036c4:	4b22      	ldr	r3, [pc, #136]	@ (8003750 <vTaskStartScheduler+0xc8>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d002      	beq.n	80036d2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80036cc:	2301      	movs	r3, #1
 80036ce:	617b      	str	r3, [r7, #20]
 80036d0:	e001      	b.n	80036d6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80036d2:	2300      	movs	r3, #0
 80036d4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80036d6:	697b      	ldr	r3, [r7, #20]
 80036d8:	2b01      	cmp	r3, #1
 80036da:	d102      	bne.n	80036e2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80036dc:	f000 fd16 	bl	800410c <xTimerCreateTimerTask>
 80036e0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80036e2:	697b      	ldr	r3, [r7, #20]
 80036e4:	2b01      	cmp	r3, #1
 80036e6:	d11b      	bne.n	8003720 <vTaskStartScheduler+0x98>
	__asm volatile
 80036e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036ec:	f383 8811 	msr	BASEPRI, r3
 80036f0:	f3bf 8f6f 	isb	sy
 80036f4:	f3bf 8f4f 	dsb	sy
 80036f8:	613b      	str	r3, [r7, #16]
}
 80036fa:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80036fc:	4b15      	ldr	r3, [pc, #84]	@ (8003754 <vTaskStartScheduler+0xcc>)
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	3354      	adds	r3, #84	@ 0x54
 8003702:	4a15      	ldr	r2, [pc, #84]	@ (8003758 <vTaskStartScheduler+0xd0>)
 8003704:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003706:	4b15      	ldr	r3, [pc, #84]	@ (800375c <vTaskStartScheduler+0xd4>)
 8003708:	f04f 32ff 	mov.w	r2, #4294967295
 800370c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800370e:	4b14      	ldr	r3, [pc, #80]	@ (8003760 <vTaskStartScheduler+0xd8>)
 8003710:	2201      	movs	r2, #1
 8003712:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003714:	4b13      	ldr	r3, [pc, #76]	@ (8003764 <vTaskStartScheduler+0xdc>)
 8003716:	2200      	movs	r2, #0
 8003718:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800371a:	f001 f8cd 	bl	80048b8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800371e:	e00f      	b.n	8003740 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003720:	697b      	ldr	r3, [r7, #20]
 8003722:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003726:	d10b      	bne.n	8003740 <vTaskStartScheduler+0xb8>
	__asm volatile
 8003728:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800372c:	f383 8811 	msr	BASEPRI, r3
 8003730:	f3bf 8f6f 	isb	sy
 8003734:	f3bf 8f4f 	dsb	sy
 8003738:	60fb      	str	r3, [r7, #12]
}
 800373a:	bf00      	nop
 800373c:	bf00      	nop
 800373e:	e7fd      	b.n	800373c <vTaskStartScheduler+0xb4>
}
 8003740:	bf00      	nop
 8003742:	3718      	adds	r7, #24
 8003744:	46bd      	mov	sp, r7
 8003746:	bd80      	pop	{r7, pc}
 8003748:	080059d4 	.word	0x080059d4
 800374c:	08003d91 	.word	0x08003d91
 8003750:	20000db8 	.word	0x20000db8
 8003754:	200008c0 	.word	0x200008c0
 8003758:	20000010 	.word	0x20000010
 800375c:	20000db4 	.word	0x20000db4
 8003760:	20000da0 	.word	0x20000da0
 8003764:	20000d98 	.word	0x20000d98

08003768 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003768:	b480      	push	{r7}
 800376a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800376c:	4b04      	ldr	r3, [pc, #16]	@ (8003780 <vTaskSuspendAll+0x18>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	3301      	adds	r3, #1
 8003772:	4a03      	ldr	r2, [pc, #12]	@ (8003780 <vTaskSuspendAll+0x18>)
 8003774:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003776:	bf00      	nop
 8003778:	46bd      	mov	sp, r7
 800377a:	bc80      	pop	{r7}
 800377c:	4770      	bx	lr
 800377e:	bf00      	nop
 8003780:	20000dbc 	.word	0x20000dbc

08003784 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003784:	b580      	push	{r7, lr}
 8003786:	b084      	sub	sp, #16
 8003788:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800378a:	2300      	movs	r3, #0
 800378c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800378e:	2300      	movs	r3, #0
 8003790:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003792:	4b42      	ldr	r3, [pc, #264]	@ (800389c <xTaskResumeAll+0x118>)
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	2b00      	cmp	r3, #0
 8003798:	d10b      	bne.n	80037b2 <xTaskResumeAll+0x2e>
	__asm volatile
 800379a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800379e:	f383 8811 	msr	BASEPRI, r3
 80037a2:	f3bf 8f6f 	isb	sy
 80037a6:	f3bf 8f4f 	dsb	sy
 80037aa:	603b      	str	r3, [r7, #0]
}
 80037ac:	bf00      	nop
 80037ae:	bf00      	nop
 80037b0:	e7fd      	b.n	80037ae <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80037b2:	f001 f8f3 	bl	800499c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80037b6:	4b39      	ldr	r3, [pc, #228]	@ (800389c <xTaskResumeAll+0x118>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	3b01      	subs	r3, #1
 80037bc:	4a37      	ldr	r2, [pc, #220]	@ (800389c <xTaskResumeAll+0x118>)
 80037be:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80037c0:	4b36      	ldr	r3, [pc, #216]	@ (800389c <xTaskResumeAll+0x118>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d162      	bne.n	800388e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80037c8:	4b35      	ldr	r3, [pc, #212]	@ (80038a0 <xTaskResumeAll+0x11c>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d05e      	beq.n	800388e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80037d0:	e02f      	b.n	8003832 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80037d2:	4b34      	ldr	r3, [pc, #208]	@ (80038a4 <xTaskResumeAll+0x120>)
 80037d4:	68db      	ldr	r3, [r3, #12]
 80037d6:	68db      	ldr	r3, [r3, #12]
 80037d8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	3318      	adds	r3, #24
 80037de:	4618      	mov	r0, r3
 80037e0:	f7ff f83c 	bl	800285c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	3304      	adds	r3, #4
 80037e8:	4618      	mov	r0, r3
 80037ea:	f7ff f837 	bl	800285c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80037f2:	4b2d      	ldr	r3, [pc, #180]	@ (80038a8 <xTaskResumeAll+0x124>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	429a      	cmp	r2, r3
 80037f8:	d903      	bls.n	8003802 <xTaskResumeAll+0x7e>
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037fe:	4a2a      	ldr	r2, [pc, #168]	@ (80038a8 <xTaskResumeAll+0x124>)
 8003800:	6013      	str	r3, [r2, #0]
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003806:	4613      	mov	r3, r2
 8003808:	009b      	lsls	r3, r3, #2
 800380a:	4413      	add	r3, r2
 800380c:	009b      	lsls	r3, r3, #2
 800380e:	4a27      	ldr	r2, [pc, #156]	@ (80038ac <xTaskResumeAll+0x128>)
 8003810:	441a      	add	r2, r3
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	3304      	adds	r3, #4
 8003816:	4619      	mov	r1, r3
 8003818:	4610      	mov	r0, r2
 800381a:	f7fe ffc4 	bl	80027a6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003822:	4b23      	ldr	r3, [pc, #140]	@ (80038b0 <xTaskResumeAll+0x12c>)
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003828:	429a      	cmp	r2, r3
 800382a:	d302      	bcc.n	8003832 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800382c:	4b21      	ldr	r3, [pc, #132]	@ (80038b4 <xTaskResumeAll+0x130>)
 800382e:	2201      	movs	r2, #1
 8003830:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003832:	4b1c      	ldr	r3, [pc, #112]	@ (80038a4 <xTaskResumeAll+0x120>)
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	2b00      	cmp	r3, #0
 8003838:	d1cb      	bne.n	80037d2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	2b00      	cmp	r3, #0
 800383e:	d001      	beq.n	8003844 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003840:	f000 fb62 	bl	8003f08 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003844:	4b1c      	ldr	r3, [pc, #112]	@ (80038b8 <xTaskResumeAll+0x134>)
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2b00      	cmp	r3, #0
 800384e:	d010      	beq.n	8003872 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003850:	f000 f844 	bl	80038dc <xTaskIncrementTick>
 8003854:	4603      	mov	r3, r0
 8003856:	2b00      	cmp	r3, #0
 8003858:	d002      	beq.n	8003860 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800385a:	4b16      	ldr	r3, [pc, #88]	@ (80038b4 <xTaskResumeAll+0x130>)
 800385c:	2201      	movs	r2, #1
 800385e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	3b01      	subs	r3, #1
 8003864:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	2b00      	cmp	r3, #0
 800386a:	d1f1      	bne.n	8003850 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800386c:	4b12      	ldr	r3, [pc, #72]	@ (80038b8 <xTaskResumeAll+0x134>)
 800386e:	2200      	movs	r2, #0
 8003870:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003872:	4b10      	ldr	r3, [pc, #64]	@ (80038b4 <xTaskResumeAll+0x130>)
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	2b00      	cmp	r3, #0
 8003878:	d009      	beq.n	800388e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800387a:	2301      	movs	r3, #1
 800387c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800387e:	4b0f      	ldr	r3, [pc, #60]	@ (80038bc <xTaskResumeAll+0x138>)
 8003880:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003884:	601a      	str	r2, [r3, #0]
 8003886:	f3bf 8f4f 	dsb	sy
 800388a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800388e:	f001 f8b5 	bl	80049fc <vPortExitCritical>

	return xAlreadyYielded;
 8003892:	68bb      	ldr	r3, [r7, #8]
}
 8003894:	4618      	mov	r0, r3
 8003896:	3710      	adds	r7, #16
 8003898:	46bd      	mov	sp, r7
 800389a:	bd80      	pop	{r7, pc}
 800389c:	20000dbc 	.word	0x20000dbc
 80038a0:	20000d94 	.word	0x20000d94
 80038a4:	20000d54 	.word	0x20000d54
 80038a8:	20000d9c 	.word	0x20000d9c
 80038ac:	200008c4 	.word	0x200008c4
 80038b0:	200008c0 	.word	0x200008c0
 80038b4:	20000da8 	.word	0x20000da8
 80038b8:	20000da4 	.word	0x20000da4
 80038bc:	e000ed04 	.word	0xe000ed04

080038c0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80038c0:	b480      	push	{r7}
 80038c2:	b083      	sub	sp, #12
 80038c4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80038c6:	4b04      	ldr	r3, [pc, #16]	@ (80038d8 <xTaskGetTickCount+0x18>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80038cc:	687b      	ldr	r3, [r7, #4]
}
 80038ce:	4618      	mov	r0, r3
 80038d0:	370c      	adds	r7, #12
 80038d2:	46bd      	mov	sp, r7
 80038d4:	bc80      	pop	{r7}
 80038d6:	4770      	bx	lr
 80038d8:	20000d98 	.word	0x20000d98

080038dc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b086      	sub	sp, #24
 80038e0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80038e2:	2300      	movs	r3, #0
 80038e4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80038e6:	4b4f      	ldr	r3, [pc, #316]	@ (8003a24 <xTaskIncrementTick+0x148>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	f040 8090 	bne.w	8003a10 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80038f0:	4b4d      	ldr	r3, [pc, #308]	@ (8003a28 <xTaskIncrementTick+0x14c>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	3301      	adds	r3, #1
 80038f6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80038f8:	4a4b      	ldr	r2, [pc, #300]	@ (8003a28 <xTaskIncrementTick+0x14c>)
 80038fa:	693b      	ldr	r3, [r7, #16]
 80038fc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80038fe:	693b      	ldr	r3, [r7, #16]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d121      	bne.n	8003948 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8003904:	4b49      	ldr	r3, [pc, #292]	@ (8003a2c <xTaskIncrementTick+0x150>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d00b      	beq.n	8003926 <xTaskIncrementTick+0x4a>
	__asm volatile
 800390e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003912:	f383 8811 	msr	BASEPRI, r3
 8003916:	f3bf 8f6f 	isb	sy
 800391a:	f3bf 8f4f 	dsb	sy
 800391e:	603b      	str	r3, [r7, #0]
}
 8003920:	bf00      	nop
 8003922:	bf00      	nop
 8003924:	e7fd      	b.n	8003922 <xTaskIncrementTick+0x46>
 8003926:	4b41      	ldr	r3, [pc, #260]	@ (8003a2c <xTaskIncrementTick+0x150>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	60fb      	str	r3, [r7, #12]
 800392c:	4b40      	ldr	r3, [pc, #256]	@ (8003a30 <xTaskIncrementTick+0x154>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4a3e      	ldr	r2, [pc, #248]	@ (8003a2c <xTaskIncrementTick+0x150>)
 8003932:	6013      	str	r3, [r2, #0]
 8003934:	4a3e      	ldr	r2, [pc, #248]	@ (8003a30 <xTaskIncrementTick+0x154>)
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	6013      	str	r3, [r2, #0]
 800393a:	4b3e      	ldr	r3, [pc, #248]	@ (8003a34 <xTaskIncrementTick+0x158>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	3301      	adds	r3, #1
 8003940:	4a3c      	ldr	r2, [pc, #240]	@ (8003a34 <xTaskIncrementTick+0x158>)
 8003942:	6013      	str	r3, [r2, #0]
 8003944:	f000 fae0 	bl	8003f08 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003948:	4b3b      	ldr	r3, [pc, #236]	@ (8003a38 <xTaskIncrementTick+0x15c>)
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	693a      	ldr	r2, [r7, #16]
 800394e:	429a      	cmp	r2, r3
 8003950:	d349      	bcc.n	80039e6 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003952:	4b36      	ldr	r3, [pc, #216]	@ (8003a2c <xTaskIncrementTick+0x150>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d104      	bne.n	8003966 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800395c:	4b36      	ldr	r3, [pc, #216]	@ (8003a38 <xTaskIncrementTick+0x15c>)
 800395e:	f04f 32ff 	mov.w	r2, #4294967295
 8003962:	601a      	str	r2, [r3, #0]
					break;
 8003964:	e03f      	b.n	80039e6 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003966:	4b31      	ldr	r3, [pc, #196]	@ (8003a2c <xTaskIncrementTick+0x150>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	68db      	ldr	r3, [r3, #12]
 800396c:	68db      	ldr	r3, [r3, #12]
 800396e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003970:	68bb      	ldr	r3, [r7, #8]
 8003972:	685b      	ldr	r3, [r3, #4]
 8003974:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003976:	693a      	ldr	r2, [r7, #16]
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	429a      	cmp	r2, r3
 800397c:	d203      	bcs.n	8003986 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800397e:	4a2e      	ldr	r2, [pc, #184]	@ (8003a38 <xTaskIncrementTick+0x15c>)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003984:	e02f      	b.n	80039e6 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003986:	68bb      	ldr	r3, [r7, #8]
 8003988:	3304      	adds	r3, #4
 800398a:	4618      	mov	r0, r3
 800398c:	f7fe ff66 	bl	800285c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003990:	68bb      	ldr	r3, [r7, #8]
 8003992:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003994:	2b00      	cmp	r3, #0
 8003996:	d004      	beq.n	80039a2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003998:	68bb      	ldr	r3, [r7, #8]
 800399a:	3318      	adds	r3, #24
 800399c:	4618      	mov	r0, r3
 800399e:	f7fe ff5d 	bl	800285c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80039a2:	68bb      	ldr	r3, [r7, #8]
 80039a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80039a6:	4b25      	ldr	r3, [pc, #148]	@ (8003a3c <xTaskIncrementTick+0x160>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	429a      	cmp	r2, r3
 80039ac:	d903      	bls.n	80039b6 <xTaskIncrementTick+0xda>
 80039ae:	68bb      	ldr	r3, [r7, #8]
 80039b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039b2:	4a22      	ldr	r2, [pc, #136]	@ (8003a3c <xTaskIncrementTick+0x160>)
 80039b4:	6013      	str	r3, [r2, #0]
 80039b6:	68bb      	ldr	r3, [r7, #8]
 80039b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80039ba:	4613      	mov	r3, r2
 80039bc:	009b      	lsls	r3, r3, #2
 80039be:	4413      	add	r3, r2
 80039c0:	009b      	lsls	r3, r3, #2
 80039c2:	4a1f      	ldr	r2, [pc, #124]	@ (8003a40 <xTaskIncrementTick+0x164>)
 80039c4:	441a      	add	r2, r3
 80039c6:	68bb      	ldr	r3, [r7, #8]
 80039c8:	3304      	adds	r3, #4
 80039ca:	4619      	mov	r1, r3
 80039cc:	4610      	mov	r0, r2
 80039ce:	f7fe feea 	bl	80027a6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80039d2:	68bb      	ldr	r3, [r7, #8]
 80039d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80039d6:	4b1b      	ldr	r3, [pc, #108]	@ (8003a44 <xTaskIncrementTick+0x168>)
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039dc:	429a      	cmp	r2, r3
 80039de:	d3b8      	bcc.n	8003952 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80039e0:	2301      	movs	r3, #1
 80039e2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80039e4:	e7b5      	b.n	8003952 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80039e6:	4b17      	ldr	r3, [pc, #92]	@ (8003a44 <xTaskIncrementTick+0x168>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80039ec:	4914      	ldr	r1, [pc, #80]	@ (8003a40 <xTaskIncrementTick+0x164>)
 80039ee:	4613      	mov	r3, r2
 80039f0:	009b      	lsls	r3, r3, #2
 80039f2:	4413      	add	r3, r2
 80039f4:	009b      	lsls	r3, r3, #2
 80039f6:	440b      	add	r3, r1
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	2b01      	cmp	r3, #1
 80039fc:	d901      	bls.n	8003a02 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80039fe:	2301      	movs	r3, #1
 8003a00:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003a02:	4b11      	ldr	r3, [pc, #68]	@ (8003a48 <xTaskIncrementTick+0x16c>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d007      	beq.n	8003a1a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	617b      	str	r3, [r7, #20]
 8003a0e:	e004      	b.n	8003a1a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003a10:	4b0e      	ldr	r3, [pc, #56]	@ (8003a4c <xTaskIncrementTick+0x170>)
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	3301      	adds	r3, #1
 8003a16:	4a0d      	ldr	r2, [pc, #52]	@ (8003a4c <xTaskIncrementTick+0x170>)
 8003a18:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003a1a:	697b      	ldr	r3, [r7, #20]
}
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	3718      	adds	r7, #24
 8003a20:	46bd      	mov	sp, r7
 8003a22:	bd80      	pop	{r7, pc}
 8003a24:	20000dbc 	.word	0x20000dbc
 8003a28:	20000d98 	.word	0x20000d98
 8003a2c:	20000d4c 	.word	0x20000d4c
 8003a30:	20000d50 	.word	0x20000d50
 8003a34:	20000dac 	.word	0x20000dac
 8003a38:	20000db4 	.word	0x20000db4
 8003a3c:	20000d9c 	.word	0x20000d9c
 8003a40:	200008c4 	.word	0x200008c4
 8003a44:	200008c0 	.word	0x200008c0
 8003a48:	20000da8 	.word	0x20000da8
 8003a4c:	20000da4 	.word	0x20000da4

08003a50 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003a50:	b480      	push	{r7}
 8003a52:	b085      	sub	sp, #20
 8003a54:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003a56:	4b2a      	ldr	r3, [pc, #168]	@ (8003b00 <vTaskSwitchContext+0xb0>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d003      	beq.n	8003a66 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003a5e:	4b29      	ldr	r3, [pc, #164]	@ (8003b04 <vTaskSwitchContext+0xb4>)
 8003a60:	2201      	movs	r2, #1
 8003a62:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003a64:	e047      	b.n	8003af6 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8003a66:	4b27      	ldr	r3, [pc, #156]	@ (8003b04 <vTaskSwitchContext+0xb4>)
 8003a68:	2200      	movs	r2, #0
 8003a6a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003a6c:	4b26      	ldr	r3, [pc, #152]	@ (8003b08 <vTaskSwitchContext+0xb8>)
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	60fb      	str	r3, [r7, #12]
 8003a72:	e011      	b.n	8003a98 <vTaskSwitchContext+0x48>
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d10b      	bne.n	8003a92 <vTaskSwitchContext+0x42>
	__asm volatile
 8003a7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a7e:	f383 8811 	msr	BASEPRI, r3
 8003a82:	f3bf 8f6f 	isb	sy
 8003a86:	f3bf 8f4f 	dsb	sy
 8003a8a:	607b      	str	r3, [r7, #4]
}
 8003a8c:	bf00      	nop
 8003a8e:	bf00      	nop
 8003a90:	e7fd      	b.n	8003a8e <vTaskSwitchContext+0x3e>
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	3b01      	subs	r3, #1
 8003a96:	60fb      	str	r3, [r7, #12]
 8003a98:	491c      	ldr	r1, [pc, #112]	@ (8003b0c <vTaskSwitchContext+0xbc>)
 8003a9a:	68fa      	ldr	r2, [r7, #12]
 8003a9c:	4613      	mov	r3, r2
 8003a9e:	009b      	lsls	r3, r3, #2
 8003aa0:	4413      	add	r3, r2
 8003aa2:	009b      	lsls	r3, r3, #2
 8003aa4:	440b      	add	r3, r1
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d0e3      	beq.n	8003a74 <vTaskSwitchContext+0x24>
 8003aac:	68fa      	ldr	r2, [r7, #12]
 8003aae:	4613      	mov	r3, r2
 8003ab0:	009b      	lsls	r3, r3, #2
 8003ab2:	4413      	add	r3, r2
 8003ab4:	009b      	lsls	r3, r3, #2
 8003ab6:	4a15      	ldr	r2, [pc, #84]	@ (8003b0c <vTaskSwitchContext+0xbc>)
 8003ab8:	4413      	add	r3, r2
 8003aba:	60bb      	str	r3, [r7, #8]
 8003abc:	68bb      	ldr	r3, [r7, #8]
 8003abe:	685b      	ldr	r3, [r3, #4]
 8003ac0:	685a      	ldr	r2, [r3, #4]
 8003ac2:	68bb      	ldr	r3, [r7, #8]
 8003ac4:	605a      	str	r2, [r3, #4]
 8003ac6:	68bb      	ldr	r3, [r7, #8]
 8003ac8:	685a      	ldr	r2, [r3, #4]
 8003aca:	68bb      	ldr	r3, [r7, #8]
 8003acc:	3308      	adds	r3, #8
 8003ace:	429a      	cmp	r2, r3
 8003ad0:	d104      	bne.n	8003adc <vTaskSwitchContext+0x8c>
 8003ad2:	68bb      	ldr	r3, [r7, #8]
 8003ad4:	685b      	ldr	r3, [r3, #4]
 8003ad6:	685a      	ldr	r2, [r3, #4]
 8003ad8:	68bb      	ldr	r3, [r7, #8]
 8003ada:	605a      	str	r2, [r3, #4]
 8003adc:	68bb      	ldr	r3, [r7, #8]
 8003ade:	685b      	ldr	r3, [r3, #4]
 8003ae0:	68db      	ldr	r3, [r3, #12]
 8003ae2:	4a0b      	ldr	r2, [pc, #44]	@ (8003b10 <vTaskSwitchContext+0xc0>)
 8003ae4:	6013      	str	r3, [r2, #0]
 8003ae6:	4a08      	ldr	r2, [pc, #32]	@ (8003b08 <vTaskSwitchContext+0xb8>)
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003aec:	4b08      	ldr	r3, [pc, #32]	@ (8003b10 <vTaskSwitchContext+0xc0>)
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	3354      	adds	r3, #84	@ 0x54
 8003af2:	4a08      	ldr	r2, [pc, #32]	@ (8003b14 <vTaskSwitchContext+0xc4>)
 8003af4:	6013      	str	r3, [r2, #0]
}
 8003af6:	bf00      	nop
 8003af8:	3714      	adds	r7, #20
 8003afa:	46bd      	mov	sp, r7
 8003afc:	bc80      	pop	{r7}
 8003afe:	4770      	bx	lr
 8003b00:	20000dbc 	.word	0x20000dbc
 8003b04:	20000da8 	.word	0x20000da8
 8003b08:	20000d9c 	.word	0x20000d9c
 8003b0c:	200008c4 	.word	0x200008c4
 8003b10:	200008c0 	.word	0x200008c0
 8003b14:	20000010 	.word	0x20000010

08003b18 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b084      	sub	sp, #16
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
 8003b20:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d10b      	bne.n	8003b40 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8003b28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b2c:	f383 8811 	msr	BASEPRI, r3
 8003b30:	f3bf 8f6f 	isb	sy
 8003b34:	f3bf 8f4f 	dsb	sy
 8003b38:	60fb      	str	r3, [r7, #12]
}
 8003b3a:	bf00      	nop
 8003b3c:	bf00      	nop
 8003b3e:	e7fd      	b.n	8003b3c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003b40:	4b07      	ldr	r3, [pc, #28]	@ (8003b60 <vTaskPlaceOnEventList+0x48>)
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	3318      	adds	r3, #24
 8003b46:	4619      	mov	r1, r3
 8003b48:	6878      	ldr	r0, [r7, #4]
 8003b4a:	f7fe fe4f 	bl	80027ec <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003b4e:	2101      	movs	r1, #1
 8003b50:	6838      	ldr	r0, [r7, #0]
 8003b52:	f000 fa87 	bl	8004064 <prvAddCurrentTaskToDelayedList>
}
 8003b56:	bf00      	nop
 8003b58:	3710      	adds	r7, #16
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	bd80      	pop	{r7, pc}
 8003b5e:	bf00      	nop
 8003b60:	200008c0 	.word	0x200008c0

08003b64 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b086      	sub	sp, #24
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	60f8      	str	r0, [r7, #12]
 8003b6c:	60b9      	str	r1, [r7, #8]
 8003b6e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d10b      	bne.n	8003b8e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8003b76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b7a:	f383 8811 	msr	BASEPRI, r3
 8003b7e:	f3bf 8f6f 	isb	sy
 8003b82:	f3bf 8f4f 	dsb	sy
 8003b86:	617b      	str	r3, [r7, #20]
}
 8003b88:	bf00      	nop
 8003b8a:	bf00      	nop
 8003b8c:	e7fd      	b.n	8003b8a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003b8e:	4b0a      	ldr	r3, [pc, #40]	@ (8003bb8 <vTaskPlaceOnEventListRestricted+0x54>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	3318      	adds	r3, #24
 8003b94:	4619      	mov	r1, r3
 8003b96:	68f8      	ldr	r0, [r7, #12]
 8003b98:	f7fe fe05 	bl	80027a6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d002      	beq.n	8003ba8 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8003ba2:	f04f 33ff 	mov.w	r3, #4294967295
 8003ba6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003ba8:	6879      	ldr	r1, [r7, #4]
 8003baa:	68b8      	ldr	r0, [r7, #8]
 8003bac:	f000 fa5a 	bl	8004064 <prvAddCurrentTaskToDelayedList>
	}
 8003bb0:	bf00      	nop
 8003bb2:	3718      	adds	r7, #24
 8003bb4:	46bd      	mov	sp, r7
 8003bb6:	bd80      	pop	{r7, pc}
 8003bb8:	200008c0 	.word	0x200008c0

08003bbc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b086      	sub	sp, #24
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	68db      	ldr	r3, [r3, #12]
 8003bc8:	68db      	ldr	r3, [r3, #12]
 8003bca:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003bcc:	693b      	ldr	r3, [r7, #16]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d10b      	bne.n	8003bea <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8003bd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bd6:	f383 8811 	msr	BASEPRI, r3
 8003bda:	f3bf 8f6f 	isb	sy
 8003bde:	f3bf 8f4f 	dsb	sy
 8003be2:	60fb      	str	r3, [r7, #12]
}
 8003be4:	bf00      	nop
 8003be6:	bf00      	nop
 8003be8:	e7fd      	b.n	8003be6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003bea:	693b      	ldr	r3, [r7, #16]
 8003bec:	3318      	adds	r3, #24
 8003bee:	4618      	mov	r0, r3
 8003bf0:	f7fe fe34 	bl	800285c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003bf4:	4b1d      	ldr	r3, [pc, #116]	@ (8003c6c <xTaskRemoveFromEventList+0xb0>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d11d      	bne.n	8003c38 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003bfc:	693b      	ldr	r3, [r7, #16]
 8003bfe:	3304      	adds	r3, #4
 8003c00:	4618      	mov	r0, r3
 8003c02:	f7fe fe2b 	bl	800285c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003c06:	693b      	ldr	r3, [r7, #16]
 8003c08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c0a:	4b19      	ldr	r3, [pc, #100]	@ (8003c70 <xTaskRemoveFromEventList+0xb4>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	429a      	cmp	r2, r3
 8003c10:	d903      	bls.n	8003c1a <xTaskRemoveFromEventList+0x5e>
 8003c12:	693b      	ldr	r3, [r7, #16]
 8003c14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c16:	4a16      	ldr	r2, [pc, #88]	@ (8003c70 <xTaskRemoveFromEventList+0xb4>)
 8003c18:	6013      	str	r3, [r2, #0]
 8003c1a:	693b      	ldr	r3, [r7, #16]
 8003c1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c1e:	4613      	mov	r3, r2
 8003c20:	009b      	lsls	r3, r3, #2
 8003c22:	4413      	add	r3, r2
 8003c24:	009b      	lsls	r3, r3, #2
 8003c26:	4a13      	ldr	r2, [pc, #76]	@ (8003c74 <xTaskRemoveFromEventList+0xb8>)
 8003c28:	441a      	add	r2, r3
 8003c2a:	693b      	ldr	r3, [r7, #16]
 8003c2c:	3304      	adds	r3, #4
 8003c2e:	4619      	mov	r1, r3
 8003c30:	4610      	mov	r0, r2
 8003c32:	f7fe fdb8 	bl	80027a6 <vListInsertEnd>
 8003c36:	e005      	b.n	8003c44 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003c38:	693b      	ldr	r3, [r7, #16]
 8003c3a:	3318      	adds	r3, #24
 8003c3c:	4619      	mov	r1, r3
 8003c3e:	480e      	ldr	r0, [pc, #56]	@ (8003c78 <xTaskRemoveFromEventList+0xbc>)
 8003c40:	f7fe fdb1 	bl	80027a6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003c44:	693b      	ldr	r3, [r7, #16]
 8003c46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c48:	4b0c      	ldr	r3, [pc, #48]	@ (8003c7c <xTaskRemoveFromEventList+0xc0>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c4e:	429a      	cmp	r2, r3
 8003c50:	d905      	bls.n	8003c5e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003c52:	2301      	movs	r3, #1
 8003c54:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003c56:	4b0a      	ldr	r3, [pc, #40]	@ (8003c80 <xTaskRemoveFromEventList+0xc4>)
 8003c58:	2201      	movs	r2, #1
 8003c5a:	601a      	str	r2, [r3, #0]
 8003c5c:	e001      	b.n	8003c62 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8003c5e:	2300      	movs	r3, #0
 8003c60:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003c62:	697b      	ldr	r3, [r7, #20]
}
 8003c64:	4618      	mov	r0, r3
 8003c66:	3718      	adds	r7, #24
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	bd80      	pop	{r7, pc}
 8003c6c:	20000dbc 	.word	0x20000dbc
 8003c70:	20000d9c 	.word	0x20000d9c
 8003c74:	200008c4 	.word	0x200008c4
 8003c78:	20000d54 	.word	0x20000d54
 8003c7c:	200008c0 	.word	0x200008c0
 8003c80:	20000da8 	.word	0x20000da8

08003c84 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003c84:	b480      	push	{r7}
 8003c86:	b083      	sub	sp, #12
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003c8c:	4b06      	ldr	r3, [pc, #24]	@ (8003ca8 <vTaskInternalSetTimeOutState+0x24>)
 8003c8e:	681a      	ldr	r2, [r3, #0]
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003c94:	4b05      	ldr	r3, [pc, #20]	@ (8003cac <vTaskInternalSetTimeOutState+0x28>)
 8003c96:	681a      	ldr	r2, [r3, #0]
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	605a      	str	r2, [r3, #4]
}
 8003c9c:	bf00      	nop
 8003c9e:	370c      	adds	r7, #12
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	bc80      	pop	{r7}
 8003ca4:	4770      	bx	lr
 8003ca6:	bf00      	nop
 8003ca8:	20000dac 	.word	0x20000dac
 8003cac:	20000d98 	.word	0x20000d98

08003cb0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b088      	sub	sp, #32
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
 8003cb8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d10b      	bne.n	8003cd8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8003cc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cc4:	f383 8811 	msr	BASEPRI, r3
 8003cc8:	f3bf 8f6f 	isb	sy
 8003ccc:	f3bf 8f4f 	dsb	sy
 8003cd0:	613b      	str	r3, [r7, #16]
}
 8003cd2:	bf00      	nop
 8003cd4:	bf00      	nop
 8003cd6:	e7fd      	b.n	8003cd4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d10b      	bne.n	8003cf6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8003cde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ce2:	f383 8811 	msr	BASEPRI, r3
 8003ce6:	f3bf 8f6f 	isb	sy
 8003cea:	f3bf 8f4f 	dsb	sy
 8003cee:	60fb      	str	r3, [r7, #12]
}
 8003cf0:	bf00      	nop
 8003cf2:	bf00      	nop
 8003cf4:	e7fd      	b.n	8003cf2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8003cf6:	f000 fe51 	bl	800499c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8003cfa:	4b1d      	ldr	r3, [pc, #116]	@ (8003d70 <xTaskCheckForTimeOut+0xc0>)
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	685b      	ldr	r3, [r3, #4]
 8003d04:	69ba      	ldr	r2, [r7, #24]
 8003d06:	1ad3      	subs	r3, r2, r3
 8003d08:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8003d0a:	683b      	ldr	r3, [r7, #0]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d12:	d102      	bne.n	8003d1a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003d14:	2300      	movs	r3, #0
 8003d16:	61fb      	str	r3, [r7, #28]
 8003d18:	e023      	b.n	8003d62 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681a      	ldr	r2, [r3, #0]
 8003d1e:	4b15      	ldr	r3, [pc, #84]	@ (8003d74 <xTaskCheckForTimeOut+0xc4>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	429a      	cmp	r2, r3
 8003d24:	d007      	beq.n	8003d36 <xTaskCheckForTimeOut+0x86>
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	685b      	ldr	r3, [r3, #4]
 8003d2a:	69ba      	ldr	r2, [r7, #24]
 8003d2c:	429a      	cmp	r2, r3
 8003d2e:	d302      	bcc.n	8003d36 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003d30:	2301      	movs	r3, #1
 8003d32:	61fb      	str	r3, [r7, #28]
 8003d34:	e015      	b.n	8003d62 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	697a      	ldr	r2, [r7, #20]
 8003d3c:	429a      	cmp	r2, r3
 8003d3e:	d20b      	bcs.n	8003d58 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003d40:	683b      	ldr	r3, [r7, #0]
 8003d42:	681a      	ldr	r2, [r3, #0]
 8003d44:	697b      	ldr	r3, [r7, #20]
 8003d46:	1ad2      	subs	r2, r2, r3
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003d4c:	6878      	ldr	r0, [r7, #4]
 8003d4e:	f7ff ff99 	bl	8003c84 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8003d52:	2300      	movs	r3, #0
 8003d54:	61fb      	str	r3, [r7, #28]
 8003d56:	e004      	b.n	8003d62 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8003d5e:	2301      	movs	r3, #1
 8003d60:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8003d62:	f000 fe4b 	bl	80049fc <vPortExitCritical>

	return xReturn;
 8003d66:	69fb      	ldr	r3, [r7, #28]
}
 8003d68:	4618      	mov	r0, r3
 8003d6a:	3720      	adds	r7, #32
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	bd80      	pop	{r7, pc}
 8003d70:	20000d98 	.word	0x20000d98
 8003d74:	20000dac 	.word	0x20000dac

08003d78 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003d78:	b480      	push	{r7}
 8003d7a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8003d7c:	4b03      	ldr	r3, [pc, #12]	@ (8003d8c <vTaskMissedYield+0x14>)
 8003d7e:	2201      	movs	r2, #1
 8003d80:	601a      	str	r2, [r3, #0]
}
 8003d82:	bf00      	nop
 8003d84:	46bd      	mov	sp, r7
 8003d86:	bc80      	pop	{r7}
 8003d88:	4770      	bx	lr
 8003d8a:	bf00      	nop
 8003d8c:	20000da8 	.word	0x20000da8

08003d90 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b082      	sub	sp, #8
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003d98:	f000 f852 	bl	8003e40 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003d9c:	4b06      	ldr	r3, [pc, #24]	@ (8003db8 <prvIdleTask+0x28>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	2b01      	cmp	r3, #1
 8003da2:	d9f9      	bls.n	8003d98 <prvIdleTask+0x8>
			{
				taskYIELD();
 8003da4:	4b05      	ldr	r3, [pc, #20]	@ (8003dbc <prvIdleTask+0x2c>)
 8003da6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003daa:	601a      	str	r2, [r3, #0]
 8003dac:	f3bf 8f4f 	dsb	sy
 8003db0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003db4:	e7f0      	b.n	8003d98 <prvIdleTask+0x8>
 8003db6:	bf00      	nop
 8003db8:	200008c4 	.word	0x200008c4
 8003dbc:	e000ed04 	.word	0xe000ed04

08003dc0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b082      	sub	sp, #8
 8003dc4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003dc6:	2300      	movs	r3, #0
 8003dc8:	607b      	str	r3, [r7, #4]
 8003dca:	e00c      	b.n	8003de6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003dcc:	687a      	ldr	r2, [r7, #4]
 8003dce:	4613      	mov	r3, r2
 8003dd0:	009b      	lsls	r3, r3, #2
 8003dd2:	4413      	add	r3, r2
 8003dd4:	009b      	lsls	r3, r3, #2
 8003dd6:	4a12      	ldr	r2, [pc, #72]	@ (8003e20 <prvInitialiseTaskLists+0x60>)
 8003dd8:	4413      	add	r3, r2
 8003dda:	4618      	mov	r0, r3
 8003ddc:	f7fe fcb8 	bl	8002750 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	3301      	adds	r3, #1
 8003de4:	607b      	str	r3, [r7, #4]
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	2b37      	cmp	r3, #55	@ 0x37
 8003dea:	d9ef      	bls.n	8003dcc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003dec:	480d      	ldr	r0, [pc, #52]	@ (8003e24 <prvInitialiseTaskLists+0x64>)
 8003dee:	f7fe fcaf 	bl	8002750 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003df2:	480d      	ldr	r0, [pc, #52]	@ (8003e28 <prvInitialiseTaskLists+0x68>)
 8003df4:	f7fe fcac 	bl	8002750 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003df8:	480c      	ldr	r0, [pc, #48]	@ (8003e2c <prvInitialiseTaskLists+0x6c>)
 8003dfa:	f7fe fca9 	bl	8002750 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003dfe:	480c      	ldr	r0, [pc, #48]	@ (8003e30 <prvInitialiseTaskLists+0x70>)
 8003e00:	f7fe fca6 	bl	8002750 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003e04:	480b      	ldr	r0, [pc, #44]	@ (8003e34 <prvInitialiseTaskLists+0x74>)
 8003e06:	f7fe fca3 	bl	8002750 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003e0a:	4b0b      	ldr	r3, [pc, #44]	@ (8003e38 <prvInitialiseTaskLists+0x78>)
 8003e0c:	4a05      	ldr	r2, [pc, #20]	@ (8003e24 <prvInitialiseTaskLists+0x64>)
 8003e0e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003e10:	4b0a      	ldr	r3, [pc, #40]	@ (8003e3c <prvInitialiseTaskLists+0x7c>)
 8003e12:	4a05      	ldr	r2, [pc, #20]	@ (8003e28 <prvInitialiseTaskLists+0x68>)
 8003e14:	601a      	str	r2, [r3, #0]
}
 8003e16:	bf00      	nop
 8003e18:	3708      	adds	r7, #8
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	bd80      	pop	{r7, pc}
 8003e1e:	bf00      	nop
 8003e20:	200008c4 	.word	0x200008c4
 8003e24:	20000d24 	.word	0x20000d24
 8003e28:	20000d38 	.word	0x20000d38
 8003e2c:	20000d54 	.word	0x20000d54
 8003e30:	20000d68 	.word	0x20000d68
 8003e34:	20000d80 	.word	0x20000d80
 8003e38:	20000d4c 	.word	0x20000d4c
 8003e3c:	20000d50 	.word	0x20000d50

08003e40 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b082      	sub	sp, #8
 8003e44:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003e46:	e019      	b.n	8003e7c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003e48:	f000 fda8 	bl	800499c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003e4c:	4b10      	ldr	r3, [pc, #64]	@ (8003e90 <prvCheckTasksWaitingTermination+0x50>)
 8003e4e:	68db      	ldr	r3, [r3, #12]
 8003e50:	68db      	ldr	r3, [r3, #12]
 8003e52:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	3304      	adds	r3, #4
 8003e58:	4618      	mov	r0, r3
 8003e5a:	f7fe fcff 	bl	800285c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003e5e:	4b0d      	ldr	r3, [pc, #52]	@ (8003e94 <prvCheckTasksWaitingTermination+0x54>)
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	3b01      	subs	r3, #1
 8003e64:	4a0b      	ldr	r2, [pc, #44]	@ (8003e94 <prvCheckTasksWaitingTermination+0x54>)
 8003e66:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003e68:	4b0b      	ldr	r3, [pc, #44]	@ (8003e98 <prvCheckTasksWaitingTermination+0x58>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	3b01      	subs	r3, #1
 8003e6e:	4a0a      	ldr	r2, [pc, #40]	@ (8003e98 <prvCheckTasksWaitingTermination+0x58>)
 8003e70:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8003e72:	f000 fdc3 	bl	80049fc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003e76:	6878      	ldr	r0, [r7, #4]
 8003e78:	f000 f810 	bl	8003e9c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003e7c:	4b06      	ldr	r3, [pc, #24]	@ (8003e98 <prvCheckTasksWaitingTermination+0x58>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d1e1      	bne.n	8003e48 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003e84:	bf00      	nop
 8003e86:	bf00      	nop
 8003e88:	3708      	adds	r7, #8
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	bd80      	pop	{r7, pc}
 8003e8e:	bf00      	nop
 8003e90:	20000d68 	.word	0x20000d68
 8003e94:	20000d94 	.word	0x20000d94
 8003e98:	20000d7c 	.word	0x20000d7c

08003e9c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	b084      	sub	sp, #16
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	3354      	adds	r3, #84	@ 0x54
 8003ea8:	4618      	mov	r0, r3
 8003eaa:	f001 f88f 	bl	8004fcc <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d108      	bne.n	8003eca <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	f000 ff3d 	bl	8004d3c <vPortFree>
				vPortFree( pxTCB );
 8003ec2:	6878      	ldr	r0, [r7, #4]
 8003ec4:	f000 ff3a 	bl	8004d3c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003ec8:	e019      	b.n	8003efe <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8003ed0:	2b01      	cmp	r3, #1
 8003ed2:	d103      	bne.n	8003edc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8003ed4:	6878      	ldr	r0, [r7, #4]
 8003ed6:	f000 ff31 	bl	8004d3c <vPortFree>
	}
 8003eda:	e010      	b.n	8003efe <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8003ee2:	2b02      	cmp	r3, #2
 8003ee4:	d00b      	beq.n	8003efe <prvDeleteTCB+0x62>
	__asm volatile
 8003ee6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003eea:	f383 8811 	msr	BASEPRI, r3
 8003eee:	f3bf 8f6f 	isb	sy
 8003ef2:	f3bf 8f4f 	dsb	sy
 8003ef6:	60fb      	str	r3, [r7, #12]
}
 8003ef8:	bf00      	nop
 8003efa:	bf00      	nop
 8003efc:	e7fd      	b.n	8003efa <prvDeleteTCB+0x5e>
	}
 8003efe:	bf00      	nop
 8003f00:	3710      	adds	r7, #16
 8003f02:	46bd      	mov	sp, r7
 8003f04:	bd80      	pop	{r7, pc}
	...

08003f08 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003f08:	b480      	push	{r7}
 8003f0a:	b083      	sub	sp, #12
 8003f0c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003f0e:	4b0c      	ldr	r3, [pc, #48]	@ (8003f40 <prvResetNextTaskUnblockTime+0x38>)
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d104      	bne.n	8003f22 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003f18:	4b0a      	ldr	r3, [pc, #40]	@ (8003f44 <prvResetNextTaskUnblockTime+0x3c>)
 8003f1a:	f04f 32ff 	mov.w	r2, #4294967295
 8003f1e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003f20:	e008      	b.n	8003f34 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003f22:	4b07      	ldr	r3, [pc, #28]	@ (8003f40 <prvResetNextTaskUnblockTime+0x38>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	68db      	ldr	r3, [r3, #12]
 8003f28:	68db      	ldr	r3, [r3, #12]
 8003f2a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	685b      	ldr	r3, [r3, #4]
 8003f30:	4a04      	ldr	r2, [pc, #16]	@ (8003f44 <prvResetNextTaskUnblockTime+0x3c>)
 8003f32:	6013      	str	r3, [r2, #0]
}
 8003f34:	bf00      	nop
 8003f36:	370c      	adds	r7, #12
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	bc80      	pop	{r7}
 8003f3c:	4770      	bx	lr
 8003f3e:	bf00      	nop
 8003f40:	20000d4c 	.word	0x20000d4c
 8003f44:	20000db4 	.word	0x20000db4

08003f48 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8003f48:	b480      	push	{r7}
 8003f4a:	b083      	sub	sp, #12
 8003f4c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8003f4e:	4b0b      	ldr	r3, [pc, #44]	@ (8003f7c <xTaskGetSchedulerState+0x34>)
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d102      	bne.n	8003f5c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8003f56:	2301      	movs	r3, #1
 8003f58:	607b      	str	r3, [r7, #4]
 8003f5a:	e008      	b.n	8003f6e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003f5c:	4b08      	ldr	r3, [pc, #32]	@ (8003f80 <xTaskGetSchedulerState+0x38>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d102      	bne.n	8003f6a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8003f64:	2302      	movs	r3, #2
 8003f66:	607b      	str	r3, [r7, #4]
 8003f68:	e001      	b.n	8003f6e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8003f6e:	687b      	ldr	r3, [r7, #4]
	}
 8003f70:	4618      	mov	r0, r3
 8003f72:	370c      	adds	r7, #12
 8003f74:	46bd      	mov	sp, r7
 8003f76:	bc80      	pop	{r7}
 8003f78:	4770      	bx	lr
 8003f7a:	bf00      	nop
 8003f7c:	20000da0 	.word	0x20000da0
 8003f80:	20000dbc 	.word	0x20000dbc

08003f84 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b086      	sub	sp, #24
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8003f90:	2300      	movs	r3, #0
 8003f92:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d058      	beq.n	800404c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8003f9a:	4b2f      	ldr	r3, [pc, #188]	@ (8004058 <xTaskPriorityDisinherit+0xd4>)
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	693a      	ldr	r2, [r7, #16]
 8003fa0:	429a      	cmp	r2, r3
 8003fa2:	d00b      	beq.n	8003fbc <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8003fa4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fa8:	f383 8811 	msr	BASEPRI, r3
 8003fac:	f3bf 8f6f 	isb	sy
 8003fb0:	f3bf 8f4f 	dsb	sy
 8003fb4:	60fb      	str	r3, [r7, #12]
}
 8003fb6:	bf00      	nop
 8003fb8:	bf00      	nop
 8003fba:	e7fd      	b.n	8003fb8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8003fbc:	693b      	ldr	r3, [r7, #16]
 8003fbe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d10b      	bne.n	8003fdc <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8003fc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fc8:	f383 8811 	msr	BASEPRI, r3
 8003fcc:	f3bf 8f6f 	isb	sy
 8003fd0:	f3bf 8f4f 	dsb	sy
 8003fd4:	60bb      	str	r3, [r7, #8]
}
 8003fd6:	bf00      	nop
 8003fd8:	bf00      	nop
 8003fda:	e7fd      	b.n	8003fd8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8003fdc:	693b      	ldr	r3, [r7, #16]
 8003fde:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fe0:	1e5a      	subs	r2, r3, #1
 8003fe2:	693b      	ldr	r3, [r7, #16]
 8003fe4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003fe6:	693b      	ldr	r3, [r7, #16]
 8003fe8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003fea:	693b      	ldr	r3, [r7, #16]
 8003fec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003fee:	429a      	cmp	r2, r3
 8003ff0:	d02c      	beq.n	800404c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003ff2:	693b      	ldr	r3, [r7, #16]
 8003ff4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d128      	bne.n	800404c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003ffa:	693b      	ldr	r3, [r7, #16]
 8003ffc:	3304      	adds	r3, #4
 8003ffe:	4618      	mov	r0, r3
 8004000:	f7fe fc2c 	bl	800285c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004004:	693b      	ldr	r3, [r7, #16]
 8004006:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004008:	693b      	ldr	r3, [r7, #16]
 800400a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800400c:	693b      	ldr	r3, [r7, #16]
 800400e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004010:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8004014:	693b      	ldr	r3, [r7, #16]
 8004016:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004018:	693b      	ldr	r3, [r7, #16]
 800401a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800401c:	4b0f      	ldr	r3, [pc, #60]	@ (800405c <xTaskPriorityDisinherit+0xd8>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	429a      	cmp	r2, r3
 8004022:	d903      	bls.n	800402c <xTaskPriorityDisinherit+0xa8>
 8004024:	693b      	ldr	r3, [r7, #16]
 8004026:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004028:	4a0c      	ldr	r2, [pc, #48]	@ (800405c <xTaskPriorityDisinherit+0xd8>)
 800402a:	6013      	str	r3, [r2, #0]
 800402c:	693b      	ldr	r3, [r7, #16]
 800402e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004030:	4613      	mov	r3, r2
 8004032:	009b      	lsls	r3, r3, #2
 8004034:	4413      	add	r3, r2
 8004036:	009b      	lsls	r3, r3, #2
 8004038:	4a09      	ldr	r2, [pc, #36]	@ (8004060 <xTaskPriorityDisinherit+0xdc>)
 800403a:	441a      	add	r2, r3
 800403c:	693b      	ldr	r3, [r7, #16]
 800403e:	3304      	adds	r3, #4
 8004040:	4619      	mov	r1, r3
 8004042:	4610      	mov	r0, r2
 8004044:	f7fe fbaf 	bl	80027a6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004048:	2301      	movs	r3, #1
 800404a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800404c:	697b      	ldr	r3, [r7, #20]
	}
 800404e:	4618      	mov	r0, r3
 8004050:	3718      	adds	r7, #24
 8004052:	46bd      	mov	sp, r7
 8004054:	bd80      	pop	{r7, pc}
 8004056:	bf00      	nop
 8004058:	200008c0 	.word	0x200008c0
 800405c:	20000d9c 	.word	0x20000d9c
 8004060:	200008c4 	.word	0x200008c4

08004064 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b084      	sub	sp, #16
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
 800406c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800406e:	4b21      	ldr	r3, [pc, #132]	@ (80040f4 <prvAddCurrentTaskToDelayedList+0x90>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004074:	4b20      	ldr	r3, [pc, #128]	@ (80040f8 <prvAddCurrentTaskToDelayedList+0x94>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	3304      	adds	r3, #4
 800407a:	4618      	mov	r0, r3
 800407c:	f7fe fbee 	bl	800285c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004086:	d10a      	bne.n	800409e <prvAddCurrentTaskToDelayedList+0x3a>
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	2b00      	cmp	r3, #0
 800408c:	d007      	beq.n	800409e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800408e:	4b1a      	ldr	r3, [pc, #104]	@ (80040f8 <prvAddCurrentTaskToDelayedList+0x94>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	3304      	adds	r3, #4
 8004094:	4619      	mov	r1, r3
 8004096:	4819      	ldr	r0, [pc, #100]	@ (80040fc <prvAddCurrentTaskToDelayedList+0x98>)
 8004098:	f7fe fb85 	bl	80027a6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800409c:	e026      	b.n	80040ec <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800409e:	68fa      	ldr	r2, [r7, #12]
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	4413      	add	r3, r2
 80040a4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80040a6:	4b14      	ldr	r3, [pc, #80]	@ (80040f8 <prvAddCurrentTaskToDelayedList+0x94>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	68ba      	ldr	r2, [r7, #8]
 80040ac:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80040ae:	68ba      	ldr	r2, [r7, #8]
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	429a      	cmp	r2, r3
 80040b4:	d209      	bcs.n	80040ca <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80040b6:	4b12      	ldr	r3, [pc, #72]	@ (8004100 <prvAddCurrentTaskToDelayedList+0x9c>)
 80040b8:	681a      	ldr	r2, [r3, #0]
 80040ba:	4b0f      	ldr	r3, [pc, #60]	@ (80040f8 <prvAddCurrentTaskToDelayedList+0x94>)
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	3304      	adds	r3, #4
 80040c0:	4619      	mov	r1, r3
 80040c2:	4610      	mov	r0, r2
 80040c4:	f7fe fb92 	bl	80027ec <vListInsert>
}
 80040c8:	e010      	b.n	80040ec <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80040ca:	4b0e      	ldr	r3, [pc, #56]	@ (8004104 <prvAddCurrentTaskToDelayedList+0xa0>)
 80040cc:	681a      	ldr	r2, [r3, #0]
 80040ce:	4b0a      	ldr	r3, [pc, #40]	@ (80040f8 <prvAddCurrentTaskToDelayedList+0x94>)
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	3304      	adds	r3, #4
 80040d4:	4619      	mov	r1, r3
 80040d6:	4610      	mov	r0, r2
 80040d8:	f7fe fb88 	bl	80027ec <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80040dc:	4b0a      	ldr	r3, [pc, #40]	@ (8004108 <prvAddCurrentTaskToDelayedList+0xa4>)
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	68ba      	ldr	r2, [r7, #8]
 80040e2:	429a      	cmp	r2, r3
 80040e4:	d202      	bcs.n	80040ec <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80040e6:	4a08      	ldr	r2, [pc, #32]	@ (8004108 <prvAddCurrentTaskToDelayedList+0xa4>)
 80040e8:	68bb      	ldr	r3, [r7, #8]
 80040ea:	6013      	str	r3, [r2, #0]
}
 80040ec:	bf00      	nop
 80040ee:	3710      	adds	r7, #16
 80040f0:	46bd      	mov	sp, r7
 80040f2:	bd80      	pop	{r7, pc}
 80040f4:	20000d98 	.word	0x20000d98
 80040f8:	200008c0 	.word	0x200008c0
 80040fc:	20000d80 	.word	0x20000d80
 8004100:	20000d50 	.word	0x20000d50
 8004104:	20000d4c 	.word	0x20000d4c
 8004108:	20000db4 	.word	0x20000db4

0800410c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800410c:	b580      	push	{r7, lr}
 800410e:	b08a      	sub	sp, #40	@ 0x28
 8004110:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8004112:	2300      	movs	r3, #0
 8004114:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8004116:	f000 fb11 	bl	800473c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800411a:	4b1d      	ldr	r3, [pc, #116]	@ (8004190 <xTimerCreateTimerTask+0x84>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	2b00      	cmp	r3, #0
 8004120:	d021      	beq.n	8004166 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8004122:	2300      	movs	r3, #0
 8004124:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8004126:	2300      	movs	r3, #0
 8004128:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800412a:	1d3a      	adds	r2, r7, #4
 800412c:	f107 0108 	add.w	r1, r7, #8
 8004130:	f107 030c 	add.w	r3, r7, #12
 8004134:	4618      	mov	r0, r3
 8004136:	f7fe faf1 	bl	800271c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800413a:	6879      	ldr	r1, [r7, #4]
 800413c:	68bb      	ldr	r3, [r7, #8]
 800413e:	68fa      	ldr	r2, [r7, #12]
 8004140:	9202      	str	r2, [sp, #8]
 8004142:	9301      	str	r3, [sp, #4]
 8004144:	2302      	movs	r3, #2
 8004146:	9300      	str	r3, [sp, #0]
 8004148:	2300      	movs	r3, #0
 800414a:	460a      	mov	r2, r1
 800414c:	4911      	ldr	r1, [pc, #68]	@ (8004194 <xTimerCreateTimerTask+0x88>)
 800414e:	4812      	ldr	r0, [pc, #72]	@ (8004198 <xTimerCreateTimerTask+0x8c>)
 8004150:	f7ff f8a6 	bl	80032a0 <xTaskCreateStatic>
 8004154:	4603      	mov	r3, r0
 8004156:	4a11      	ldr	r2, [pc, #68]	@ (800419c <xTimerCreateTimerTask+0x90>)
 8004158:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800415a:	4b10      	ldr	r3, [pc, #64]	@ (800419c <xTimerCreateTimerTask+0x90>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	2b00      	cmp	r3, #0
 8004160:	d001      	beq.n	8004166 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8004162:	2301      	movs	r3, #1
 8004164:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8004166:	697b      	ldr	r3, [r7, #20]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d10b      	bne.n	8004184 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800416c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004170:	f383 8811 	msr	BASEPRI, r3
 8004174:	f3bf 8f6f 	isb	sy
 8004178:	f3bf 8f4f 	dsb	sy
 800417c:	613b      	str	r3, [r7, #16]
}
 800417e:	bf00      	nop
 8004180:	bf00      	nop
 8004182:	e7fd      	b.n	8004180 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8004184:	697b      	ldr	r3, [r7, #20]
}
 8004186:	4618      	mov	r0, r3
 8004188:	3718      	adds	r7, #24
 800418a:	46bd      	mov	sp, r7
 800418c:	bd80      	pop	{r7, pc}
 800418e:	bf00      	nop
 8004190:	20000df0 	.word	0x20000df0
 8004194:	080059dc 	.word	0x080059dc
 8004198:	080042d9 	.word	0x080042d9
 800419c:	20000df4 	.word	0x20000df4

080041a0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b08a      	sub	sp, #40	@ 0x28
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	60f8      	str	r0, [r7, #12]
 80041a8:	60b9      	str	r1, [r7, #8]
 80041aa:	607a      	str	r2, [r7, #4]
 80041ac:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80041ae:	2300      	movs	r3, #0
 80041b0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d10b      	bne.n	80041d0 <xTimerGenericCommand+0x30>
	__asm volatile
 80041b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041bc:	f383 8811 	msr	BASEPRI, r3
 80041c0:	f3bf 8f6f 	isb	sy
 80041c4:	f3bf 8f4f 	dsb	sy
 80041c8:	623b      	str	r3, [r7, #32]
}
 80041ca:	bf00      	nop
 80041cc:	bf00      	nop
 80041ce:	e7fd      	b.n	80041cc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80041d0:	4b19      	ldr	r3, [pc, #100]	@ (8004238 <xTimerGenericCommand+0x98>)
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d02a      	beq.n	800422e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80041d8:	68bb      	ldr	r3, [r7, #8]
 80041da:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80041e4:	68bb      	ldr	r3, [r7, #8]
 80041e6:	2b05      	cmp	r3, #5
 80041e8:	dc18      	bgt.n	800421c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80041ea:	f7ff fead 	bl	8003f48 <xTaskGetSchedulerState>
 80041ee:	4603      	mov	r3, r0
 80041f0:	2b02      	cmp	r3, #2
 80041f2:	d109      	bne.n	8004208 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80041f4:	4b10      	ldr	r3, [pc, #64]	@ (8004238 <xTimerGenericCommand+0x98>)
 80041f6:	6818      	ldr	r0, [r3, #0]
 80041f8:	f107 0110 	add.w	r1, r7, #16
 80041fc:	2300      	movs	r3, #0
 80041fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004200:	f7fe fc60 	bl	8002ac4 <xQueueGenericSend>
 8004204:	6278      	str	r0, [r7, #36]	@ 0x24
 8004206:	e012      	b.n	800422e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004208:	4b0b      	ldr	r3, [pc, #44]	@ (8004238 <xTimerGenericCommand+0x98>)
 800420a:	6818      	ldr	r0, [r3, #0]
 800420c:	f107 0110 	add.w	r1, r7, #16
 8004210:	2300      	movs	r3, #0
 8004212:	2200      	movs	r2, #0
 8004214:	f7fe fc56 	bl	8002ac4 <xQueueGenericSend>
 8004218:	6278      	str	r0, [r7, #36]	@ 0x24
 800421a:	e008      	b.n	800422e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800421c:	4b06      	ldr	r3, [pc, #24]	@ (8004238 <xTimerGenericCommand+0x98>)
 800421e:	6818      	ldr	r0, [r3, #0]
 8004220:	f107 0110 	add.w	r1, r7, #16
 8004224:	2300      	movs	r3, #0
 8004226:	683a      	ldr	r2, [r7, #0]
 8004228:	f7fe fd4e 	bl	8002cc8 <xQueueGenericSendFromISR>
 800422c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800422e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004230:	4618      	mov	r0, r3
 8004232:	3728      	adds	r7, #40	@ 0x28
 8004234:	46bd      	mov	sp, r7
 8004236:	bd80      	pop	{r7, pc}
 8004238:	20000df0 	.word	0x20000df0

0800423c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800423c:	b580      	push	{r7, lr}
 800423e:	b088      	sub	sp, #32
 8004240:	af02      	add	r7, sp, #8
 8004242:	6078      	str	r0, [r7, #4]
 8004244:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004246:	4b23      	ldr	r3, [pc, #140]	@ (80042d4 <prvProcessExpiredTimer+0x98>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	68db      	ldr	r3, [r3, #12]
 800424c:	68db      	ldr	r3, [r3, #12]
 800424e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004250:	697b      	ldr	r3, [r7, #20]
 8004252:	3304      	adds	r3, #4
 8004254:	4618      	mov	r0, r3
 8004256:	f7fe fb01 	bl	800285c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800425a:	697b      	ldr	r3, [r7, #20]
 800425c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004260:	f003 0304 	and.w	r3, r3, #4
 8004264:	2b00      	cmp	r3, #0
 8004266:	d023      	beq.n	80042b0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004268:	697b      	ldr	r3, [r7, #20]
 800426a:	699a      	ldr	r2, [r3, #24]
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	18d1      	adds	r1, r2, r3
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	683a      	ldr	r2, [r7, #0]
 8004274:	6978      	ldr	r0, [r7, #20]
 8004276:	f000 f8d3 	bl	8004420 <prvInsertTimerInActiveList>
 800427a:	4603      	mov	r3, r0
 800427c:	2b00      	cmp	r3, #0
 800427e:	d020      	beq.n	80042c2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004280:	2300      	movs	r3, #0
 8004282:	9300      	str	r3, [sp, #0]
 8004284:	2300      	movs	r3, #0
 8004286:	687a      	ldr	r2, [r7, #4]
 8004288:	2100      	movs	r1, #0
 800428a:	6978      	ldr	r0, [r7, #20]
 800428c:	f7ff ff88 	bl	80041a0 <xTimerGenericCommand>
 8004290:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8004292:	693b      	ldr	r3, [r7, #16]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d114      	bne.n	80042c2 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8004298:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800429c:	f383 8811 	msr	BASEPRI, r3
 80042a0:	f3bf 8f6f 	isb	sy
 80042a4:	f3bf 8f4f 	dsb	sy
 80042a8:	60fb      	str	r3, [r7, #12]
}
 80042aa:	bf00      	nop
 80042ac:	bf00      	nop
 80042ae:	e7fd      	b.n	80042ac <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80042b0:	697b      	ldr	r3, [r7, #20]
 80042b2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80042b6:	f023 0301 	bic.w	r3, r3, #1
 80042ba:	b2da      	uxtb	r2, r3
 80042bc:	697b      	ldr	r3, [r7, #20]
 80042be:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80042c2:	697b      	ldr	r3, [r7, #20]
 80042c4:	6a1b      	ldr	r3, [r3, #32]
 80042c6:	6978      	ldr	r0, [r7, #20]
 80042c8:	4798      	blx	r3
}
 80042ca:	bf00      	nop
 80042cc:	3718      	adds	r7, #24
 80042ce:	46bd      	mov	sp, r7
 80042d0:	bd80      	pop	{r7, pc}
 80042d2:	bf00      	nop
 80042d4:	20000de8 	.word	0x20000de8

080042d8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	b084      	sub	sp, #16
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80042e0:	f107 0308 	add.w	r3, r7, #8
 80042e4:	4618      	mov	r0, r3
 80042e6:	f000 f859 	bl	800439c <prvGetNextExpireTime>
 80042ea:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80042ec:	68bb      	ldr	r3, [r7, #8]
 80042ee:	4619      	mov	r1, r3
 80042f0:	68f8      	ldr	r0, [r7, #12]
 80042f2:	f000 f805 	bl	8004300 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80042f6:	f000 f8d5 	bl	80044a4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80042fa:	bf00      	nop
 80042fc:	e7f0      	b.n	80042e0 <prvTimerTask+0x8>
	...

08004300 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b084      	sub	sp, #16
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
 8004308:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800430a:	f7ff fa2d 	bl	8003768 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800430e:	f107 0308 	add.w	r3, r7, #8
 8004312:	4618      	mov	r0, r3
 8004314:	f000 f864 	bl	80043e0 <prvSampleTimeNow>
 8004318:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800431a:	68bb      	ldr	r3, [r7, #8]
 800431c:	2b00      	cmp	r3, #0
 800431e:	d130      	bne.n	8004382 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	2b00      	cmp	r3, #0
 8004324:	d10a      	bne.n	800433c <prvProcessTimerOrBlockTask+0x3c>
 8004326:	687a      	ldr	r2, [r7, #4]
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	429a      	cmp	r2, r3
 800432c:	d806      	bhi.n	800433c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800432e:	f7ff fa29 	bl	8003784 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004332:	68f9      	ldr	r1, [r7, #12]
 8004334:	6878      	ldr	r0, [r7, #4]
 8004336:	f7ff ff81 	bl	800423c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800433a:	e024      	b.n	8004386 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800433c:	683b      	ldr	r3, [r7, #0]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d008      	beq.n	8004354 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004342:	4b13      	ldr	r3, [pc, #76]	@ (8004390 <prvProcessTimerOrBlockTask+0x90>)
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	2b00      	cmp	r3, #0
 800434a:	d101      	bne.n	8004350 <prvProcessTimerOrBlockTask+0x50>
 800434c:	2301      	movs	r3, #1
 800434e:	e000      	b.n	8004352 <prvProcessTimerOrBlockTask+0x52>
 8004350:	2300      	movs	r3, #0
 8004352:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004354:	4b0f      	ldr	r3, [pc, #60]	@ (8004394 <prvProcessTimerOrBlockTask+0x94>)
 8004356:	6818      	ldr	r0, [r3, #0]
 8004358:	687a      	ldr	r2, [r7, #4]
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	1ad3      	subs	r3, r2, r3
 800435e:	683a      	ldr	r2, [r7, #0]
 8004360:	4619      	mov	r1, r3
 8004362:	f7fe ff69 	bl	8003238 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8004366:	f7ff fa0d 	bl	8003784 <xTaskResumeAll>
 800436a:	4603      	mov	r3, r0
 800436c:	2b00      	cmp	r3, #0
 800436e:	d10a      	bne.n	8004386 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8004370:	4b09      	ldr	r3, [pc, #36]	@ (8004398 <prvProcessTimerOrBlockTask+0x98>)
 8004372:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004376:	601a      	str	r2, [r3, #0]
 8004378:	f3bf 8f4f 	dsb	sy
 800437c:	f3bf 8f6f 	isb	sy
}
 8004380:	e001      	b.n	8004386 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8004382:	f7ff f9ff 	bl	8003784 <xTaskResumeAll>
}
 8004386:	bf00      	nop
 8004388:	3710      	adds	r7, #16
 800438a:	46bd      	mov	sp, r7
 800438c:	bd80      	pop	{r7, pc}
 800438e:	bf00      	nop
 8004390:	20000dec 	.word	0x20000dec
 8004394:	20000df0 	.word	0x20000df0
 8004398:	e000ed04 	.word	0xe000ed04

0800439c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800439c:	b480      	push	{r7}
 800439e:	b085      	sub	sp, #20
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80043a4:	4b0d      	ldr	r3, [pc, #52]	@ (80043dc <prvGetNextExpireTime+0x40>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d101      	bne.n	80043b2 <prvGetNextExpireTime+0x16>
 80043ae:	2201      	movs	r2, #1
 80043b0:	e000      	b.n	80043b4 <prvGetNextExpireTime+0x18>
 80043b2:	2200      	movs	r2, #0
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d105      	bne.n	80043cc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80043c0:	4b06      	ldr	r3, [pc, #24]	@ (80043dc <prvGetNextExpireTime+0x40>)
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	68db      	ldr	r3, [r3, #12]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	60fb      	str	r3, [r7, #12]
 80043ca:	e001      	b.n	80043d0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80043cc:	2300      	movs	r3, #0
 80043ce:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80043d0:	68fb      	ldr	r3, [r7, #12]
}
 80043d2:	4618      	mov	r0, r3
 80043d4:	3714      	adds	r7, #20
 80043d6:	46bd      	mov	sp, r7
 80043d8:	bc80      	pop	{r7}
 80043da:	4770      	bx	lr
 80043dc:	20000de8 	.word	0x20000de8

080043e0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b084      	sub	sp, #16
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80043e8:	f7ff fa6a 	bl	80038c0 <xTaskGetTickCount>
 80043ec:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80043ee:	4b0b      	ldr	r3, [pc, #44]	@ (800441c <prvSampleTimeNow+0x3c>)
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	68fa      	ldr	r2, [r7, #12]
 80043f4:	429a      	cmp	r2, r3
 80043f6:	d205      	bcs.n	8004404 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80043f8:	f000 f93a 	bl	8004670 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2201      	movs	r2, #1
 8004400:	601a      	str	r2, [r3, #0]
 8004402:	e002      	b.n	800440a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2200      	movs	r2, #0
 8004408:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800440a:	4a04      	ldr	r2, [pc, #16]	@ (800441c <prvSampleTimeNow+0x3c>)
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8004410:	68fb      	ldr	r3, [r7, #12]
}
 8004412:	4618      	mov	r0, r3
 8004414:	3710      	adds	r7, #16
 8004416:	46bd      	mov	sp, r7
 8004418:	bd80      	pop	{r7, pc}
 800441a:	bf00      	nop
 800441c:	20000df8 	.word	0x20000df8

08004420 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004420:	b580      	push	{r7, lr}
 8004422:	b086      	sub	sp, #24
 8004424:	af00      	add	r7, sp, #0
 8004426:	60f8      	str	r0, [r7, #12]
 8004428:	60b9      	str	r1, [r7, #8]
 800442a:	607a      	str	r2, [r7, #4]
 800442c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800442e:	2300      	movs	r3, #0
 8004430:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	68ba      	ldr	r2, [r7, #8]
 8004436:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	68fa      	ldr	r2, [r7, #12]
 800443c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800443e:	68ba      	ldr	r2, [r7, #8]
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	429a      	cmp	r2, r3
 8004444:	d812      	bhi.n	800446c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004446:	687a      	ldr	r2, [r7, #4]
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	1ad2      	subs	r2, r2, r3
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	699b      	ldr	r3, [r3, #24]
 8004450:	429a      	cmp	r2, r3
 8004452:	d302      	bcc.n	800445a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004454:	2301      	movs	r3, #1
 8004456:	617b      	str	r3, [r7, #20]
 8004458:	e01b      	b.n	8004492 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800445a:	4b10      	ldr	r3, [pc, #64]	@ (800449c <prvInsertTimerInActiveList+0x7c>)
 800445c:	681a      	ldr	r2, [r3, #0]
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	3304      	adds	r3, #4
 8004462:	4619      	mov	r1, r3
 8004464:	4610      	mov	r0, r2
 8004466:	f7fe f9c1 	bl	80027ec <vListInsert>
 800446a:	e012      	b.n	8004492 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800446c:	687a      	ldr	r2, [r7, #4]
 800446e:	683b      	ldr	r3, [r7, #0]
 8004470:	429a      	cmp	r2, r3
 8004472:	d206      	bcs.n	8004482 <prvInsertTimerInActiveList+0x62>
 8004474:	68ba      	ldr	r2, [r7, #8]
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	429a      	cmp	r2, r3
 800447a:	d302      	bcc.n	8004482 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800447c:	2301      	movs	r3, #1
 800447e:	617b      	str	r3, [r7, #20]
 8004480:	e007      	b.n	8004492 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004482:	4b07      	ldr	r3, [pc, #28]	@ (80044a0 <prvInsertTimerInActiveList+0x80>)
 8004484:	681a      	ldr	r2, [r3, #0]
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	3304      	adds	r3, #4
 800448a:	4619      	mov	r1, r3
 800448c:	4610      	mov	r0, r2
 800448e:	f7fe f9ad 	bl	80027ec <vListInsert>
		}
	}

	return xProcessTimerNow;
 8004492:	697b      	ldr	r3, [r7, #20]
}
 8004494:	4618      	mov	r0, r3
 8004496:	3718      	adds	r7, #24
 8004498:	46bd      	mov	sp, r7
 800449a:	bd80      	pop	{r7, pc}
 800449c:	20000dec 	.word	0x20000dec
 80044a0:	20000de8 	.word	0x20000de8

080044a4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	b08e      	sub	sp, #56	@ 0x38
 80044a8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80044aa:	e0ce      	b.n	800464a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	da19      	bge.n	80044e6 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80044b2:	1d3b      	adds	r3, r7, #4
 80044b4:	3304      	adds	r3, #4
 80044b6:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80044b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d10b      	bne.n	80044d6 <prvProcessReceivedCommands+0x32>
	__asm volatile
 80044be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044c2:	f383 8811 	msr	BASEPRI, r3
 80044c6:	f3bf 8f6f 	isb	sy
 80044ca:	f3bf 8f4f 	dsb	sy
 80044ce:	61fb      	str	r3, [r7, #28]
}
 80044d0:	bf00      	nop
 80044d2:	bf00      	nop
 80044d4:	e7fd      	b.n	80044d2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80044d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80044dc:	6850      	ldr	r0, [r2, #4]
 80044de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80044e0:	6892      	ldr	r2, [r2, #8]
 80044e2:	4611      	mov	r1, r2
 80044e4:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	f2c0 80ae 	blt.w	800464a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80044f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044f4:	695b      	ldr	r3, [r3, #20]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d004      	beq.n	8004504 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80044fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044fc:	3304      	adds	r3, #4
 80044fe:	4618      	mov	r0, r3
 8004500:	f7fe f9ac 	bl	800285c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004504:	463b      	mov	r3, r7
 8004506:	4618      	mov	r0, r3
 8004508:	f7ff ff6a 	bl	80043e0 <prvSampleTimeNow>
 800450c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2b09      	cmp	r3, #9
 8004512:	f200 8097 	bhi.w	8004644 <prvProcessReceivedCommands+0x1a0>
 8004516:	a201      	add	r2, pc, #4	@ (adr r2, 800451c <prvProcessReceivedCommands+0x78>)
 8004518:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800451c:	08004545 	.word	0x08004545
 8004520:	08004545 	.word	0x08004545
 8004524:	08004545 	.word	0x08004545
 8004528:	080045bb 	.word	0x080045bb
 800452c:	080045cf 	.word	0x080045cf
 8004530:	0800461b 	.word	0x0800461b
 8004534:	08004545 	.word	0x08004545
 8004538:	08004545 	.word	0x08004545
 800453c:	080045bb 	.word	0x080045bb
 8004540:	080045cf 	.word	0x080045cf
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004544:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004546:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800454a:	f043 0301 	orr.w	r3, r3, #1
 800454e:	b2da      	uxtb	r2, r3
 8004550:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004552:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004556:	68ba      	ldr	r2, [r7, #8]
 8004558:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800455a:	699b      	ldr	r3, [r3, #24]
 800455c:	18d1      	adds	r1, r2, r3
 800455e:	68bb      	ldr	r3, [r7, #8]
 8004560:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004562:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004564:	f7ff ff5c 	bl	8004420 <prvInsertTimerInActiveList>
 8004568:	4603      	mov	r3, r0
 800456a:	2b00      	cmp	r3, #0
 800456c:	d06c      	beq.n	8004648 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800456e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004570:	6a1b      	ldr	r3, [r3, #32]
 8004572:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004574:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004576:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004578:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800457c:	f003 0304 	and.w	r3, r3, #4
 8004580:	2b00      	cmp	r3, #0
 8004582:	d061      	beq.n	8004648 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004584:	68ba      	ldr	r2, [r7, #8]
 8004586:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004588:	699b      	ldr	r3, [r3, #24]
 800458a:	441a      	add	r2, r3
 800458c:	2300      	movs	r3, #0
 800458e:	9300      	str	r3, [sp, #0]
 8004590:	2300      	movs	r3, #0
 8004592:	2100      	movs	r1, #0
 8004594:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004596:	f7ff fe03 	bl	80041a0 <xTimerGenericCommand>
 800459a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800459c:	6a3b      	ldr	r3, [r7, #32]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d152      	bne.n	8004648 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80045a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045a6:	f383 8811 	msr	BASEPRI, r3
 80045aa:	f3bf 8f6f 	isb	sy
 80045ae:	f3bf 8f4f 	dsb	sy
 80045b2:	61bb      	str	r3, [r7, #24]
}
 80045b4:	bf00      	nop
 80045b6:	bf00      	nop
 80045b8:	e7fd      	b.n	80045b6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80045ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045bc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80045c0:	f023 0301 	bic.w	r3, r3, #1
 80045c4:	b2da      	uxtb	r2, r3
 80045c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045c8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80045cc:	e03d      	b.n	800464a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80045ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045d0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80045d4:	f043 0301 	orr.w	r3, r3, #1
 80045d8:	b2da      	uxtb	r2, r3
 80045da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045dc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80045e0:	68ba      	ldr	r2, [r7, #8]
 80045e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045e4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80045e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045e8:	699b      	ldr	r3, [r3, #24]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d10b      	bne.n	8004606 <prvProcessReceivedCommands+0x162>
	__asm volatile
 80045ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045f2:	f383 8811 	msr	BASEPRI, r3
 80045f6:	f3bf 8f6f 	isb	sy
 80045fa:	f3bf 8f4f 	dsb	sy
 80045fe:	617b      	str	r3, [r7, #20]
}
 8004600:	bf00      	nop
 8004602:	bf00      	nop
 8004604:	e7fd      	b.n	8004602 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004606:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004608:	699a      	ldr	r2, [r3, #24]
 800460a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800460c:	18d1      	adds	r1, r2, r3
 800460e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004610:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004612:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004614:	f7ff ff04 	bl	8004420 <prvInsertTimerInActiveList>
					break;
 8004618:	e017      	b.n	800464a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800461a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800461c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004620:	f003 0302 	and.w	r3, r3, #2
 8004624:	2b00      	cmp	r3, #0
 8004626:	d103      	bne.n	8004630 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8004628:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800462a:	f000 fb87 	bl	8004d3c <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800462e:	e00c      	b.n	800464a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004630:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004632:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004636:	f023 0301 	bic.w	r3, r3, #1
 800463a:	b2da      	uxtb	r2, r3
 800463c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800463e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8004642:	e002      	b.n	800464a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8004644:	bf00      	nop
 8004646:	e000      	b.n	800464a <prvProcessReceivedCommands+0x1a6>
					break;
 8004648:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800464a:	4b08      	ldr	r3, [pc, #32]	@ (800466c <prvProcessReceivedCommands+0x1c8>)
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	1d39      	adds	r1, r7, #4
 8004650:	2200      	movs	r2, #0
 8004652:	4618      	mov	r0, r3
 8004654:	f7fe fbd6 	bl	8002e04 <xQueueReceive>
 8004658:	4603      	mov	r3, r0
 800465a:	2b00      	cmp	r3, #0
 800465c:	f47f af26 	bne.w	80044ac <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8004660:	bf00      	nop
 8004662:	bf00      	nop
 8004664:	3730      	adds	r7, #48	@ 0x30
 8004666:	46bd      	mov	sp, r7
 8004668:	bd80      	pop	{r7, pc}
 800466a:	bf00      	nop
 800466c:	20000df0 	.word	0x20000df0

08004670 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b088      	sub	sp, #32
 8004674:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004676:	e049      	b.n	800470c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004678:	4b2e      	ldr	r3, [pc, #184]	@ (8004734 <prvSwitchTimerLists+0xc4>)
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	68db      	ldr	r3, [r3, #12]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004682:	4b2c      	ldr	r3, [pc, #176]	@ (8004734 <prvSwitchTimerLists+0xc4>)
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	68db      	ldr	r3, [r3, #12]
 8004688:	68db      	ldr	r3, [r3, #12]
 800468a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	3304      	adds	r3, #4
 8004690:	4618      	mov	r0, r3
 8004692:	f7fe f8e3 	bl	800285c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	6a1b      	ldr	r3, [r3, #32]
 800469a:	68f8      	ldr	r0, [r7, #12]
 800469c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80046a4:	f003 0304 	and.w	r3, r3, #4
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d02f      	beq.n	800470c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	699b      	ldr	r3, [r3, #24]
 80046b0:	693a      	ldr	r2, [r7, #16]
 80046b2:	4413      	add	r3, r2
 80046b4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80046b6:	68ba      	ldr	r2, [r7, #8]
 80046b8:	693b      	ldr	r3, [r7, #16]
 80046ba:	429a      	cmp	r2, r3
 80046bc:	d90e      	bls.n	80046dc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	68ba      	ldr	r2, [r7, #8]
 80046c2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	68fa      	ldr	r2, [r7, #12]
 80046c8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80046ca:	4b1a      	ldr	r3, [pc, #104]	@ (8004734 <prvSwitchTimerLists+0xc4>)
 80046cc:	681a      	ldr	r2, [r3, #0]
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	3304      	adds	r3, #4
 80046d2:	4619      	mov	r1, r3
 80046d4:	4610      	mov	r0, r2
 80046d6:	f7fe f889 	bl	80027ec <vListInsert>
 80046da:	e017      	b.n	800470c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80046dc:	2300      	movs	r3, #0
 80046de:	9300      	str	r3, [sp, #0]
 80046e0:	2300      	movs	r3, #0
 80046e2:	693a      	ldr	r2, [r7, #16]
 80046e4:	2100      	movs	r1, #0
 80046e6:	68f8      	ldr	r0, [r7, #12]
 80046e8:	f7ff fd5a 	bl	80041a0 <xTimerGenericCommand>
 80046ec:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d10b      	bne.n	800470c <prvSwitchTimerLists+0x9c>
	__asm volatile
 80046f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046f8:	f383 8811 	msr	BASEPRI, r3
 80046fc:	f3bf 8f6f 	isb	sy
 8004700:	f3bf 8f4f 	dsb	sy
 8004704:	603b      	str	r3, [r7, #0]
}
 8004706:	bf00      	nop
 8004708:	bf00      	nop
 800470a:	e7fd      	b.n	8004708 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800470c:	4b09      	ldr	r3, [pc, #36]	@ (8004734 <prvSwitchTimerLists+0xc4>)
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	2b00      	cmp	r3, #0
 8004714:	d1b0      	bne.n	8004678 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004716:	4b07      	ldr	r3, [pc, #28]	@ (8004734 <prvSwitchTimerLists+0xc4>)
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800471c:	4b06      	ldr	r3, [pc, #24]	@ (8004738 <prvSwitchTimerLists+0xc8>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	4a04      	ldr	r2, [pc, #16]	@ (8004734 <prvSwitchTimerLists+0xc4>)
 8004722:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004724:	4a04      	ldr	r2, [pc, #16]	@ (8004738 <prvSwitchTimerLists+0xc8>)
 8004726:	697b      	ldr	r3, [r7, #20]
 8004728:	6013      	str	r3, [r2, #0]
}
 800472a:	bf00      	nop
 800472c:	3718      	adds	r7, #24
 800472e:	46bd      	mov	sp, r7
 8004730:	bd80      	pop	{r7, pc}
 8004732:	bf00      	nop
 8004734:	20000de8 	.word	0x20000de8
 8004738:	20000dec 	.word	0x20000dec

0800473c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800473c:	b580      	push	{r7, lr}
 800473e:	b082      	sub	sp, #8
 8004740:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004742:	f000 f92b 	bl	800499c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004746:	4b15      	ldr	r3, [pc, #84]	@ (800479c <prvCheckForValidListAndQueue+0x60>)
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d120      	bne.n	8004790 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800474e:	4814      	ldr	r0, [pc, #80]	@ (80047a0 <prvCheckForValidListAndQueue+0x64>)
 8004750:	f7fd fffe 	bl	8002750 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004754:	4813      	ldr	r0, [pc, #76]	@ (80047a4 <prvCheckForValidListAndQueue+0x68>)
 8004756:	f7fd fffb 	bl	8002750 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800475a:	4b13      	ldr	r3, [pc, #76]	@ (80047a8 <prvCheckForValidListAndQueue+0x6c>)
 800475c:	4a10      	ldr	r2, [pc, #64]	@ (80047a0 <prvCheckForValidListAndQueue+0x64>)
 800475e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004760:	4b12      	ldr	r3, [pc, #72]	@ (80047ac <prvCheckForValidListAndQueue+0x70>)
 8004762:	4a10      	ldr	r2, [pc, #64]	@ (80047a4 <prvCheckForValidListAndQueue+0x68>)
 8004764:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004766:	2300      	movs	r3, #0
 8004768:	9300      	str	r3, [sp, #0]
 800476a:	4b11      	ldr	r3, [pc, #68]	@ (80047b0 <prvCheckForValidListAndQueue+0x74>)
 800476c:	4a11      	ldr	r2, [pc, #68]	@ (80047b4 <prvCheckForValidListAndQueue+0x78>)
 800476e:	2110      	movs	r1, #16
 8004770:	200a      	movs	r0, #10
 8004772:	f7fe f907 	bl	8002984 <xQueueGenericCreateStatic>
 8004776:	4603      	mov	r3, r0
 8004778:	4a08      	ldr	r2, [pc, #32]	@ (800479c <prvCheckForValidListAndQueue+0x60>)
 800477a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800477c:	4b07      	ldr	r3, [pc, #28]	@ (800479c <prvCheckForValidListAndQueue+0x60>)
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	2b00      	cmp	r3, #0
 8004782:	d005      	beq.n	8004790 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004784:	4b05      	ldr	r3, [pc, #20]	@ (800479c <prvCheckForValidListAndQueue+0x60>)
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	490b      	ldr	r1, [pc, #44]	@ (80047b8 <prvCheckForValidListAndQueue+0x7c>)
 800478a:	4618      	mov	r0, r3
 800478c:	f7fe fd2c 	bl	80031e8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004790:	f000 f934 	bl	80049fc <vPortExitCritical>
}
 8004794:	bf00      	nop
 8004796:	46bd      	mov	sp, r7
 8004798:	bd80      	pop	{r7, pc}
 800479a:	bf00      	nop
 800479c:	20000df0 	.word	0x20000df0
 80047a0:	20000dc0 	.word	0x20000dc0
 80047a4:	20000dd4 	.word	0x20000dd4
 80047a8:	20000de8 	.word	0x20000de8
 80047ac:	20000dec 	.word	0x20000dec
 80047b0:	20000e9c 	.word	0x20000e9c
 80047b4:	20000dfc 	.word	0x20000dfc
 80047b8:	080059e4 	.word	0x080059e4

080047bc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80047bc:	b480      	push	{r7}
 80047be:	b085      	sub	sp, #20
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	60f8      	str	r0, [r7, #12]
 80047c4:	60b9      	str	r1, [r7, #8]
 80047c6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	3b04      	subs	r3, #4
 80047cc:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80047d4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	3b04      	subs	r3, #4
 80047da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80047dc:	68bb      	ldr	r3, [r7, #8]
 80047de:	f023 0201 	bic.w	r2, r3, #1
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	3b04      	subs	r3, #4
 80047ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80047ec:	4a08      	ldr	r2, [pc, #32]	@ (8004810 <pxPortInitialiseStack+0x54>)
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	3b14      	subs	r3, #20
 80047f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80047f8:	687a      	ldr	r2, [r7, #4]
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	3b20      	subs	r3, #32
 8004802:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004804:	68fb      	ldr	r3, [r7, #12]
}
 8004806:	4618      	mov	r0, r3
 8004808:	3714      	adds	r7, #20
 800480a:	46bd      	mov	sp, r7
 800480c:	bc80      	pop	{r7}
 800480e:	4770      	bx	lr
 8004810:	08004815 	.word	0x08004815

08004814 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004814:	b480      	push	{r7}
 8004816:	b085      	sub	sp, #20
 8004818:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800481a:	2300      	movs	r3, #0
 800481c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800481e:	4b12      	ldr	r3, [pc, #72]	@ (8004868 <prvTaskExitError+0x54>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004826:	d00b      	beq.n	8004840 <prvTaskExitError+0x2c>
	__asm volatile
 8004828:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800482c:	f383 8811 	msr	BASEPRI, r3
 8004830:	f3bf 8f6f 	isb	sy
 8004834:	f3bf 8f4f 	dsb	sy
 8004838:	60fb      	str	r3, [r7, #12]
}
 800483a:	bf00      	nop
 800483c:	bf00      	nop
 800483e:	e7fd      	b.n	800483c <prvTaskExitError+0x28>
	__asm volatile
 8004840:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004844:	f383 8811 	msr	BASEPRI, r3
 8004848:	f3bf 8f6f 	isb	sy
 800484c:	f3bf 8f4f 	dsb	sy
 8004850:	60bb      	str	r3, [r7, #8]
}
 8004852:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004854:	bf00      	nop
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	2b00      	cmp	r3, #0
 800485a:	d0fc      	beq.n	8004856 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800485c:	bf00      	nop
 800485e:	bf00      	nop
 8004860:	3714      	adds	r7, #20
 8004862:	46bd      	mov	sp, r7
 8004864:	bc80      	pop	{r7}
 8004866:	4770      	bx	lr
 8004868:	2000000c 	.word	0x2000000c
 800486c:	00000000 	.word	0x00000000

08004870 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004870:	4b07      	ldr	r3, [pc, #28]	@ (8004890 <pxCurrentTCBConst2>)
 8004872:	6819      	ldr	r1, [r3, #0]
 8004874:	6808      	ldr	r0, [r1, #0]
 8004876:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800487a:	f380 8809 	msr	PSP, r0
 800487e:	f3bf 8f6f 	isb	sy
 8004882:	f04f 0000 	mov.w	r0, #0
 8004886:	f380 8811 	msr	BASEPRI, r0
 800488a:	f04e 0e0d 	orr.w	lr, lr, #13
 800488e:	4770      	bx	lr

08004890 <pxCurrentTCBConst2>:
 8004890:	200008c0 	.word	0x200008c0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004894:	bf00      	nop
 8004896:	bf00      	nop

08004898 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8004898:	4806      	ldr	r0, [pc, #24]	@ (80048b4 <prvPortStartFirstTask+0x1c>)
 800489a:	6800      	ldr	r0, [r0, #0]
 800489c:	6800      	ldr	r0, [r0, #0]
 800489e:	f380 8808 	msr	MSP, r0
 80048a2:	b662      	cpsie	i
 80048a4:	b661      	cpsie	f
 80048a6:	f3bf 8f4f 	dsb	sy
 80048aa:	f3bf 8f6f 	isb	sy
 80048ae:	df00      	svc	0
 80048b0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80048b2:	bf00      	nop
 80048b4:	e000ed08 	.word	0xe000ed08

080048b8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b084      	sub	sp, #16
 80048bc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80048be:	4b32      	ldr	r3, [pc, #200]	@ (8004988 <xPortStartScheduler+0xd0>)
 80048c0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	781b      	ldrb	r3, [r3, #0]
 80048c6:	b2db      	uxtb	r3, r3
 80048c8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	22ff      	movs	r2, #255	@ 0xff
 80048ce:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	781b      	ldrb	r3, [r3, #0]
 80048d4:	b2db      	uxtb	r3, r3
 80048d6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80048d8:	78fb      	ldrb	r3, [r7, #3]
 80048da:	b2db      	uxtb	r3, r3
 80048dc:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80048e0:	b2da      	uxtb	r2, r3
 80048e2:	4b2a      	ldr	r3, [pc, #168]	@ (800498c <xPortStartScheduler+0xd4>)
 80048e4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80048e6:	4b2a      	ldr	r3, [pc, #168]	@ (8004990 <xPortStartScheduler+0xd8>)
 80048e8:	2207      	movs	r2, #7
 80048ea:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80048ec:	e009      	b.n	8004902 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80048ee:	4b28      	ldr	r3, [pc, #160]	@ (8004990 <xPortStartScheduler+0xd8>)
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	3b01      	subs	r3, #1
 80048f4:	4a26      	ldr	r2, [pc, #152]	@ (8004990 <xPortStartScheduler+0xd8>)
 80048f6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80048f8:	78fb      	ldrb	r3, [r7, #3]
 80048fa:	b2db      	uxtb	r3, r3
 80048fc:	005b      	lsls	r3, r3, #1
 80048fe:	b2db      	uxtb	r3, r3
 8004900:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004902:	78fb      	ldrb	r3, [r7, #3]
 8004904:	b2db      	uxtb	r3, r3
 8004906:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800490a:	2b80      	cmp	r3, #128	@ 0x80
 800490c:	d0ef      	beq.n	80048ee <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800490e:	4b20      	ldr	r3, [pc, #128]	@ (8004990 <xPortStartScheduler+0xd8>)
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f1c3 0307 	rsb	r3, r3, #7
 8004916:	2b04      	cmp	r3, #4
 8004918:	d00b      	beq.n	8004932 <xPortStartScheduler+0x7a>
	__asm volatile
 800491a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800491e:	f383 8811 	msr	BASEPRI, r3
 8004922:	f3bf 8f6f 	isb	sy
 8004926:	f3bf 8f4f 	dsb	sy
 800492a:	60bb      	str	r3, [r7, #8]
}
 800492c:	bf00      	nop
 800492e:	bf00      	nop
 8004930:	e7fd      	b.n	800492e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004932:	4b17      	ldr	r3, [pc, #92]	@ (8004990 <xPortStartScheduler+0xd8>)
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	021b      	lsls	r3, r3, #8
 8004938:	4a15      	ldr	r2, [pc, #84]	@ (8004990 <xPortStartScheduler+0xd8>)
 800493a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800493c:	4b14      	ldr	r3, [pc, #80]	@ (8004990 <xPortStartScheduler+0xd8>)
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004944:	4a12      	ldr	r2, [pc, #72]	@ (8004990 <xPortStartScheduler+0xd8>)
 8004946:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	b2da      	uxtb	r2, r3
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004950:	4b10      	ldr	r3, [pc, #64]	@ (8004994 <xPortStartScheduler+0xdc>)
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	4a0f      	ldr	r2, [pc, #60]	@ (8004994 <xPortStartScheduler+0xdc>)
 8004956:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800495a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800495c:	4b0d      	ldr	r3, [pc, #52]	@ (8004994 <xPortStartScheduler+0xdc>)
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	4a0c      	ldr	r2, [pc, #48]	@ (8004994 <xPortStartScheduler+0xdc>)
 8004962:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004966:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004968:	f000 f8b8 	bl	8004adc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800496c:	4b0a      	ldr	r3, [pc, #40]	@ (8004998 <xPortStartScheduler+0xe0>)
 800496e:	2200      	movs	r2, #0
 8004970:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004972:	f7ff ff91 	bl	8004898 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004976:	f7ff f86b 	bl	8003a50 <vTaskSwitchContext>
	prvTaskExitError();
 800497a:	f7ff ff4b 	bl	8004814 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800497e:	2300      	movs	r3, #0
}
 8004980:	4618      	mov	r0, r3
 8004982:	3710      	adds	r7, #16
 8004984:	46bd      	mov	sp, r7
 8004986:	bd80      	pop	{r7, pc}
 8004988:	e000e400 	.word	0xe000e400
 800498c:	20000eec 	.word	0x20000eec
 8004990:	20000ef0 	.word	0x20000ef0
 8004994:	e000ed20 	.word	0xe000ed20
 8004998:	2000000c 	.word	0x2000000c

0800499c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800499c:	b480      	push	{r7}
 800499e:	b083      	sub	sp, #12
 80049a0:	af00      	add	r7, sp, #0
	__asm volatile
 80049a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049a6:	f383 8811 	msr	BASEPRI, r3
 80049aa:	f3bf 8f6f 	isb	sy
 80049ae:	f3bf 8f4f 	dsb	sy
 80049b2:	607b      	str	r3, [r7, #4]
}
 80049b4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80049b6:	4b0f      	ldr	r3, [pc, #60]	@ (80049f4 <vPortEnterCritical+0x58>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	3301      	adds	r3, #1
 80049bc:	4a0d      	ldr	r2, [pc, #52]	@ (80049f4 <vPortEnterCritical+0x58>)
 80049be:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80049c0:	4b0c      	ldr	r3, [pc, #48]	@ (80049f4 <vPortEnterCritical+0x58>)
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	2b01      	cmp	r3, #1
 80049c6:	d110      	bne.n	80049ea <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80049c8:	4b0b      	ldr	r3, [pc, #44]	@ (80049f8 <vPortEnterCritical+0x5c>)
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	b2db      	uxtb	r3, r3
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d00b      	beq.n	80049ea <vPortEnterCritical+0x4e>
	__asm volatile
 80049d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049d6:	f383 8811 	msr	BASEPRI, r3
 80049da:	f3bf 8f6f 	isb	sy
 80049de:	f3bf 8f4f 	dsb	sy
 80049e2:	603b      	str	r3, [r7, #0]
}
 80049e4:	bf00      	nop
 80049e6:	bf00      	nop
 80049e8:	e7fd      	b.n	80049e6 <vPortEnterCritical+0x4a>
	}
}
 80049ea:	bf00      	nop
 80049ec:	370c      	adds	r7, #12
 80049ee:	46bd      	mov	sp, r7
 80049f0:	bc80      	pop	{r7}
 80049f2:	4770      	bx	lr
 80049f4:	2000000c 	.word	0x2000000c
 80049f8:	e000ed04 	.word	0xe000ed04

080049fc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80049fc:	b480      	push	{r7}
 80049fe:	b083      	sub	sp, #12
 8004a00:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004a02:	4b12      	ldr	r3, [pc, #72]	@ (8004a4c <vPortExitCritical+0x50>)
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d10b      	bne.n	8004a22 <vPortExitCritical+0x26>
	__asm volatile
 8004a0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a0e:	f383 8811 	msr	BASEPRI, r3
 8004a12:	f3bf 8f6f 	isb	sy
 8004a16:	f3bf 8f4f 	dsb	sy
 8004a1a:	607b      	str	r3, [r7, #4]
}
 8004a1c:	bf00      	nop
 8004a1e:	bf00      	nop
 8004a20:	e7fd      	b.n	8004a1e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004a22:	4b0a      	ldr	r3, [pc, #40]	@ (8004a4c <vPortExitCritical+0x50>)
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	3b01      	subs	r3, #1
 8004a28:	4a08      	ldr	r2, [pc, #32]	@ (8004a4c <vPortExitCritical+0x50>)
 8004a2a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004a2c:	4b07      	ldr	r3, [pc, #28]	@ (8004a4c <vPortExitCritical+0x50>)
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d105      	bne.n	8004a40 <vPortExitCritical+0x44>
 8004a34:	2300      	movs	r3, #0
 8004a36:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004a38:	683b      	ldr	r3, [r7, #0]
 8004a3a:	f383 8811 	msr	BASEPRI, r3
}
 8004a3e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004a40:	bf00      	nop
 8004a42:	370c      	adds	r7, #12
 8004a44:	46bd      	mov	sp, r7
 8004a46:	bc80      	pop	{r7}
 8004a48:	4770      	bx	lr
 8004a4a:	bf00      	nop
 8004a4c:	2000000c 	.word	0x2000000c

08004a50 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004a50:	f3ef 8009 	mrs	r0, PSP
 8004a54:	f3bf 8f6f 	isb	sy
 8004a58:	4b0d      	ldr	r3, [pc, #52]	@ (8004a90 <pxCurrentTCBConst>)
 8004a5a:	681a      	ldr	r2, [r3, #0]
 8004a5c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004a60:	6010      	str	r0, [r2, #0]
 8004a62:	e92d 4008 	stmdb	sp!, {r3, lr}
 8004a66:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8004a6a:	f380 8811 	msr	BASEPRI, r0
 8004a6e:	f7fe ffef 	bl	8003a50 <vTaskSwitchContext>
 8004a72:	f04f 0000 	mov.w	r0, #0
 8004a76:	f380 8811 	msr	BASEPRI, r0
 8004a7a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8004a7e:	6819      	ldr	r1, [r3, #0]
 8004a80:	6808      	ldr	r0, [r1, #0]
 8004a82:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004a86:	f380 8809 	msr	PSP, r0
 8004a8a:	f3bf 8f6f 	isb	sy
 8004a8e:	4770      	bx	lr

08004a90 <pxCurrentTCBConst>:
 8004a90:	200008c0 	.word	0x200008c0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004a94:	bf00      	nop
 8004a96:	bf00      	nop

08004a98 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	b082      	sub	sp, #8
 8004a9c:	af00      	add	r7, sp, #0
	__asm volatile
 8004a9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004aa2:	f383 8811 	msr	BASEPRI, r3
 8004aa6:	f3bf 8f6f 	isb	sy
 8004aaa:	f3bf 8f4f 	dsb	sy
 8004aae:	607b      	str	r3, [r7, #4]
}
 8004ab0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004ab2:	f7fe ff13 	bl	80038dc <xTaskIncrementTick>
 8004ab6:	4603      	mov	r3, r0
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d003      	beq.n	8004ac4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004abc:	4b06      	ldr	r3, [pc, #24]	@ (8004ad8 <xPortSysTickHandler+0x40>)
 8004abe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004ac2:	601a      	str	r2, [r3, #0]
 8004ac4:	2300      	movs	r3, #0
 8004ac6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	f383 8811 	msr	BASEPRI, r3
}
 8004ace:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004ad0:	bf00      	nop
 8004ad2:	3708      	adds	r7, #8
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	bd80      	pop	{r7, pc}
 8004ad8:	e000ed04 	.word	0xe000ed04

08004adc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004adc:	b480      	push	{r7}
 8004ade:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004ae0:	4b0a      	ldr	r3, [pc, #40]	@ (8004b0c <vPortSetupTimerInterrupt+0x30>)
 8004ae2:	2200      	movs	r2, #0
 8004ae4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004ae6:	4b0a      	ldr	r3, [pc, #40]	@ (8004b10 <vPortSetupTimerInterrupt+0x34>)
 8004ae8:	2200      	movs	r2, #0
 8004aea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004aec:	4b09      	ldr	r3, [pc, #36]	@ (8004b14 <vPortSetupTimerInterrupt+0x38>)
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	4a09      	ldr	r2, [pc, #36]	@ (8004b18 <vPortSetupTimerInterrupt+0x3c>)
 8004af2:	fba2 2303 	umull	r2, r3, r2, r3
 8004af6:	099b      	lsrs	r3, r3, #6
 8004af8:	4a08      	ldr	r2, [pc, #32]	@ (8004b1c <vPortSetupTimerInterrupt+0x40>)
 8004afa:	3b01      	subs	r3, #1
 8004afc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004afe:	4b03      	ldr	r3, [pc, #12]	@ (8004b0c <vPortSetupTimerInterrupt+0x30>)
 8004b00:	2207      	movs	r2, #7
 8004b02:	601a      	str	r2, [r3, #0]
}
 8004b04:	bf00      	nop
 8004b06:	46bd      	mov	sp, r7
 8004b08:	bc80      	pop	{r7}
 8004b0a:	4770      	bx	lr
 8004b0c:	e000e010 	.word	0xe000e010
 8004b10:	e000e018 	.word	0xe000e018
 8004b14:	20000000 	.word	0x20000000
 8004b18:	10624dd3 	.word	0x10624dd3
 8004b1c:	e000e014 	.word	0xe000e014

08004b20 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004b20:	b480      	push	{r7}
 8004b22:	b085      	sub	sp, #20
 8004b24:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004b26:	f3ef 8305 	mrs	r3, IPSR
 8004b2a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	2b0f      	cmp	r3, #15
 8004b30:	d915      	bls.n	8004b5e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004b32:	4a17      	ldr	r2, [pc, #92]	@ (8004b90 <vPortValidateInterruptPriority+0x70>)
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	4413      	add	r3, r2
 8004b38:	781b      	ldrb	r3, [r3, #0]
 8004b3a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004b3c:	4b15      	ldr	r3, [pc, #84]	@ (8004b94 <vPortValidateInterruptPriority+0x74>)
 8004b3e:	781b      	ldrb	r3, [r3, #0]
 8004b40:	7afa      	ldrb	r2, [r7, #11]
 8004b42:	429a      	cmp	r2, r3
 8004b44:	d20b      	bcs.n	8004b5e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8004b46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b4a:	f383 8811 	msr	BASEPRI, r3
 8004b4e:	f3bf 8f6f 	isb	sy
 8004b52:	f3bf 8f4f 	dsb	sy
 8004b56:	607b      	str	r3, [r7, #4]
}
 8004b58:	bf00      	nop
 8004b5a:	bf00      	nop
 8004b5c:	e7fd      	b.n	8004b5a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004b5e:	4b0e      	ldr	r3, [pc, #56]	@ (8004b98 <vPortValidateInterruptPriority+0x78>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004b66:	4b0d      	ldr	r3, [pc, #52]	@ (8004b9c <vPortValidateInterruptPriority+0x7c>)
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	429a      	cmp	r2, r3
 8004b6c:	d90b      	bls.n	8004b86 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8004b6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b72:	f383 8811 	msr	BASEPRI, r3
 8004b76:	f3bf 8f6f 	isb	sy
 8004b7a:	f3bf 8f4f 	dsb	sy
 8004b7e:	603b      	str	r3, [r7, #0]
}
 8004b80:	bf00      	nop
 8004b82:	bf00      	nop
 8004b84:	e7fd      	b.n	8004b82 <vPortValidateInterruptPriority+0x62>
	}
 8004b86:	bf00      	nop
 8004b88:	3714      	adds	r7, #20
 8004b8a:	46bd      	mov	sp, r7
 8004b8c:	bc80      	pop	{r7}
 8004b8e:	4770      	bx	lr
 8004b90:	e000e3f0 	.word	0xe000e3f0
 8004b94:	20000eec 	.word	0x20000eec
 8004b98:	e000ed0c 	.word	0xe000ed0c
 8004b9c:	20000ef0 	.word	0x20000ef0

08004ba0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b08a      	sub	sp, #40	@ 0x28
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004ba8:	2300      	movs	r3, #0
 8004baa:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004bac:	f7fe fddc 	bl	8003768 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004bb0:	4b5c      	ldr	r3, [pc, #368]	@ (8004d24 <pvPortMalloc+0x184>)
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d101      	bne.n	8004bbc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004bb8:	f000 f924 	bl	8004e04 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004bbc:	4b5a      	ldr	r3, [pc, #360]	@ (8004d28 <pvPortMalloc+0x188>)
 8004bbe:	681a      	ldr	r2, [r3, #0]
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	4013      	ands	r3, r2
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	f040 8095 	bne.w	8004cf4 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d01e      	beq.n	8004c0e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8004bd0:	2208      	movs	r2, #8
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	4413      	add	r3, r2
 8004bd6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	f003 0307 	and.w	r3, r3, #7
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d015      	beq.n	8004c0e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	f023 0307 	bic.w	r3, r3, #7
 8004be8:	3308      	adds	r3, #8
 8004bea:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	f003 0307 	and.w	r3, r3, #7
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d00b      	beq.n	8004c0e <pvPortMalloc+0x6e>
	__asm volatile
 8004bf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bfa:	f383 8811 	msr	BASEPRI, r3
 8004bfe:	f3bf 8f6f 	isb	sy
 8004c02:	f3bf 8f4f 	dsb	sy
 8004c06:	617b      	str	r3, [r7, #20]
}
 8004c08:	bf00      	nop
 8004c0a:	bf00      	nop
 8004c0c:	e7fd      	b.n	8004c0a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d06f      	beq.n	8004cf4 <pvPortMalloc+0x154>
 8004c14:	4b45      	ldr	r3, [pc, #276]	@ (8004d2c <pvPortMalloc+0x18c>)
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	687a      	ldr	r2, [r7, #4]
 8004c1a:	429a      	cmp	r2, r3
 8004c1c:	d86a      	bhi.n	8004cf4 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004c1e:	4b44      	ldr	r3, [pc, #272]	@ (8004d30 <pvPortMalloc+0x190>)
 8004c20:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004c22:	4b43      	ldr	r3, [pc, #268]	@ (8004d30 <pvPortMalloc+0x190>)
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004c28:	e004      	b.n	8004c34 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8004c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c2c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004c2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004c34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c36:	685b      	ldr	r3, [r3, #4]
 8004c38:	687a      	ldr	r2, [r7, #4]
 8004c3a:	429a      	cmp	r2, r3
 8004c3c:	d903      	bls.n	8004c46 <pvPortMalloc+0xa6>
 8004c3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d1f1      	bne.n	8004c2a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004c46:	4b37      	ldr	r3, [pc, #220]	@ (8004d24 <pvPortMalloc+0x184>)
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c4c:	429a      	cmp	r2, r3
 8004c4e:	d051      	beq.n	8004cf4 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004c50:	6a3b      	ldr	r3, [r7, #32]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	2208      	movs	r2, #8
 8004c56:	4413      	add	r3, r2
 8004c58:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004c5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c5c:	681a      	ldr	r2, [r3, #0]
 8004c5e:	6a3b      	ldr	r3, [r7, #32]
 8004c60:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004c62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c64:	685a      	ldr	r2, [r3, #4]
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	1ad2      	subs	r2, r2, r3
 8004c6a:	2308      	movs	r3, #8
 8004c6c:	005b      	lsls	r3, r3, #1
 8004c6e:	429a      	cmp	r2, r3
 8004c70:	d920      	bls.n	8004cb4 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004c72:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	4413      	add	r3, r2
 8004c78:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004c7a:	69bb      	ldr	r3, [r7, #24]
 8004c7c:	f003 0307 	and.w	r3, r3, #7
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d00b      	beq.n	8004c9c <pvPortMalloc+0xfc>
	__asm volatile
 8004c84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c88:	f383 8811 	msr	BASEPRI, r3
 8004c8c:	f3bf 8f6f 	isb	sy
 8004c90:	f3bf 8f4f 	dsb	sy
 8004c94:	613b      	str	r3, [r7, #16]
}
 8004c96:	bf00      	nop
 8004c98:	bf00      	nop
 8004c9a:	e7fd      	b.n	8004c98 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004c9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c9e:	685a      	ldr	r2, [r3, #4]
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	1ad2      	subs	r2, r2, r3
 8004ca4:	69bb      	ldr	r3, [r7, #24]
 8004ca6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004ca8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004caa:	687a      	ldr	r2, [r7, #4]
 8004cac:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004cae:	69b8      	ldr	r0, [r7, #24]
 8004cb0:	f000 f90a 	bl	8004ec8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004cb4:	4b1d      	ldr	r3, [pc, #116]	@ (8004d2c <pvPortMalloc+0x18c>)
 8004cb6:	681a      	ldr	r2, [r3, #0]
 8004cb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cba:	685b      	ldr	r3, [r3, #4]
 8004cbc:	1ad3      	subs	r3, r2, r3
 8004cbe:	4a1b      	ldr	r2, [pc, #108]	@ (8004d2c <pvPortMalloc+0x18c>)
 8004cc0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004cc2:	4b1a      	ldr	r3, [pc, #104]	@ (8004d2c <pvPortMalloc+0x18c>)
 8004cc4:	681a      	ldr	r2, [r3, #0]
 8004cc6:	4b1b      	ldr	r3, [pc, #108]	@ (8004d34 <pvPortMalloc+0x194>)
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	429a      	cmp	r2, r3
 8004ccc:	d203      	bcs.n	8004cd6 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004cce:	4b17      	ldr	r3, [pc, #92]	@ (8004d2c <pvPortMalloc+0x18c>)
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	4a18      	ldr	r2, [pc, #96]	@ (8004d34 <pvPortMalloc+0x194>)
 8004cd4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004cd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cd8:	685a      	ldr	r2, [r3, #4]
 8004cda:	4b13      	ldr	r3, [pc, #76]	@ (8004d28 <pvPortMalloc+0x188>)
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	431a      	orrs	r2, r3
 8004ce0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ce2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004ce4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8004cea:	4b13      	ldr	r3, [pc, #76]	@ (8004d38 <pvPortMalloc+0x198>)
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	3301      	adds	r3, #1
 8004cf0:	4a11      	ldr	r2, [pc, #68]	@ (8004d38 <pvPortMalloc+0x198>)
 8004cf2:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004cf4:	f7fe fd46 	bl	8003784 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004cf8:	69fb      	ldr	r3, [r7, #28]
 8004cfa:	f003 0307 	and.w	r3, r3, #7
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d00b      	beq.n	8004d1a <pvPortMalloc+0x17a>
	__asm volatile
 8004d02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d06:	f383 8811 	msr	BASEPRI, r3
 8004d0a:	f3bf 8f6f 	isb	sy
 8004d0e:	f3bf 8f4f 	dsb	sy
 8004d12:	60fb      	str	r3, [r7, #12]
}
 8004d14:	bf00      	nop
 8004d16:	bf00      	nop
 8004d18:	e7fd      	b.n	8004d16 <pvPortMalloc+0x176>
	return pvReturn;
 8004d1a:	69fb      	ldr	r3, [r7, #28]
}
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	3728      	adds	r7, #40	@ 0x28
 8004d20:	46bd      	mov	sp, r7
 8004d22:	bd80      	pop	{r7, pc}
 8004d24:	20001afc 	.word	0x20001afc
 8004d28:	20001b10 	.word	0x20001b10
 8004d2c:	20001b00 	.word	0x20001b00
 8004d30:	20001af4 	.word	0x20001af4
 8004d34:	20001b04 	.word	0x20001b04
 8004d38:	20001b08 	.word	0x20001b08

08004d3c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	b086      	sub	sp, #24
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d04f      	beq.n	8004dee <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004d4e:	2308      	movs	r3, #8
 8004d50:	425b      	negs	r3, r3
 8004d52:	697a      	ldr	r2, [r7, #20]
 8004d54:	4413      	add	r3, r2
 8004d56:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004d58:	697b      	ldr	r3, [r7, #20]
 8004d5a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004d5c:	693b      	ldr	r3, [r7, #16]
 8004d5e:	685a      	ldr	r2, [r3, #4]
 8004d60:	4b25      	ldr	r3, [pc, #148]	@ (8004df8 <vPortFree+0xbc>)
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	4013      	ands	r3, r2
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d10b      	bne.n	8004d82 <vPortFree+0x46>
	__asm volatile
 8004d6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d6e:	f383 8811 	msr	BASEPRI, r3
 8004d72:	f3bf 8f6f 	isb	sy
 8004d76:	f3bf 8f4f 	dsb	sy
 8004d7a:	60fb      	str	r3, [r7, #12]
}
 8004d7c:	bf00      	nop
 8004d7e:	bf00      	nop
 8004d80:	e7fd      	b.n	8004d7e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004d82:	693b      	ldr	r3, [r7, #16]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d00b      	beq.n	8004da2 <vPortFree+0x66>
	__asm volatile
 8004d8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d8e:	f383 8811 	msr	BASEPRI, r3
 8004d92:	f3bf 8f6f 	isb	sy
 8004d96:	f3bf 8f4f 	dsb	sy
 8004d9a:	60bb      	str	r3, [r7, #8]
}
 8004d9c:	bf00      	nop
 8004d9e:	bf00      	nop
 8004da0:	e7fd      	b.n	8004d9e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004da2:	693b      	ldr	r3, [r7, #16]
 8004da4:	685a      	ldr	r2, [r3, #4]
 8004da6:	4b14      	ldr	r3, [pc, #80]	@ (8004df8 <vPortFree+0xbc>)
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	4013      	ands	r3, r2
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d01e      	beq.n	8004dee <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004db0:	693b      	ldr	r3, [r7, #16]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d11a      	bne.n	8004dee <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004db8:	693b      	ldr	r3, [r7, #16]
 8004dba:	685a      	ldr	r2, [r3, #4]
 8004dbc:	4b0e      	ldr	r3, [pc, #56]	@ (8004df8 <vPortFree+0xbc>)
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	43db      	mvns	r3, r3
 8004dc2:	401a      	ands	r2, r3
 8004dc4:	693b      	ldr	r3, [r7, #16]
 8004dc6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004dc8:	f7fe fcce 	bl	8003768 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004dcc:	693b      	ldr	r3, [r7, #16]
 8004dce:	685a      	ldr	r2, [r3, #4]
 8004dd0:	4b0a      	ldr	r3, [pc, #40]	@ (8004dfc <vPortFree+0xc0>)
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	4413      	add	r3, r2
 8004dd6:	4a09      	ldr	r2, [pc, #36]	@ (8004dfc <vPortFree+0xc0>)
 8004dd8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004dda:	6938      	ldr	r0, [r7, #16]
 8004ddc:	f000 f874 	bl	8004ec8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8004de0:	4b07      	ldr	r3, [pc, #28]	@ (8004e00 <vPortFree+0xc4>)
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	3301      	adds	r3, #1
 8004de6:	4a06      	ldr	r2, [pc, #24]	@ (8004e00 <vPortFree+0xc4>)
 8004de8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8004dea:	f7fe fccb 	bl	8003784 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004dee:	bf00      	nop
 8004df0:	3718      	adds	r7, #24
 8004df2:	46bd      	mov	sp, r7
 8004df4:	bd80      	pop	{r7, pc}
 8004df6:	bf00      	nop
 8004df8:	20001b10 	.word	0x20001b10
 8004dfc:	20001b00 	.word	0x20001b00
 8004e00:	20001b0c 	.word	0x20001b0c

08004e04 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004e04:	b480      	push	{r7}
 8004e06:	b085      	sub	sp, #20
 8004e08:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004e0a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8004e0e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004e10:	4b27      	ldr	r3, [pc, #156]	@ (8004eb0 <prvHeapInit+0xac>)
 8004e12:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	f003 0307 	and.w	r3, r3, #7
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d00c      	beq.n	8004e38 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	3307      	adds	r3, #7
 8004e22:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	f023 0307 	bic.w	r3, r3, #7
 8004e2a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004e2c:	68ba      	ldr	r2, [r7, #8]
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	1ad3      	subs	r3, r2, r3
 8004e32:	4a1f      	ldr	r2, [pc, #124]	@ (8004eb0 <prvHeapInit+0xac>)
 8004e34:	4413      	add	r3, r2
 8004e36:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004e3c:	4a1d      	ldr	r2, [pc, #116]	@ (8004eb4 <prvHeapInit+0xb0>)
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004e42:	4b1c      	ldr	r3, [pc, #112]	@ (8004eb4 <prvHeapInit+0xb0>)
 8004e44:	2200      	movs	r2, #0
 8004e46:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	68ba      	ldr	r2, [r7, #8]
 8004e4c:	4413      	add	r3, r2
 8004e4e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004e50:	2208      	movs	r2, #8
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	1a9b      	subs	r3, r3, r2
 8004e56:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	f023 0307 	bic.w	r3, r3, #7
 8004e5e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	4a15      	ldr	r2, [pc, #84]	@ (8004eb8 <prvHeapInit+0xb4>)
 8004e64:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004e66:	4b14      	ldr	r3, [pc, #80]	@ (8004eb8 <prvHeapInit+0xb4>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004e6e:	4b12      	ldr	r3, [pc, #72]	@ (8004eb8 <prvHeapInit+0xb4>)
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	2200      	movs	r2, #0
 8004e74:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004e7a:	683b      	ldr	r3, [r7, #0]
 8004e7c:	68fa      	ldr	r2, [r7, #12]
 8004e7e:	1ad2      	subs	r2, r2, r3
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004e84:	4b0c      	ldr	r3, [pc, #48]	@ (8004eb8 <prvHeapInit+0xb4>)
 8004e86:	681a      	ldr	r2, [r3, #0]
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	685b      	ldr	r3, [r3, #4]
 8004e90:	4a0a      	ldr	r2, [pc, #40]	@ (8004ebc <prvHeapInit+0xb8>)
 8004e92:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004e94:	683b      	ldr	r3, [r7, #0]
 8004e96:	685b      	ldr	r3, [r3, #4]
 8004e98:	4a09      	ldr	r2, [pc, #36]	@ (8004ec0 <prvHeapInit+0xbc>)
 8004e9a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004e9c:	4b09      	ldr	r3, [pc, #36]	@ (8004ec4 <prvHeapInit+0xc0>)
 8004e9e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8004ea2:	601a      	str	r2, [r3, #0]
}
 8004ea4:	bf00      	nop
 8004ea6:	3714      	adds	r7, #20
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	bc80      	pop	{r7}
 8004eac:	4770      	bx	lr
 8004eae:	bf00      	nop
 8004eb0:	20000ef4 	.word	0x20000ef4
 8004eb4:	20001af4 	.word	0x20001af4
 8004eb8:	20001afc 	.word	0x20001afc
 8004ebc:	20001b04 	.word	0x20001b04
 8004ec0:	20001b00 	.word	0x20001b00
 8004ec4:	20001b10 	.word	0x20001b10

08004ec8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004ec8:	b480      	push	{r7}
 8004eca:	b085      	sub	sp, #20
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004ed0:	4b27      	ldr	r3, [pc, #156]	@ (8004f70 <prvInsertBlockIntoFreeList+0xa8>)
 8004ed2:	60fb      	str	r3, [r7, #12]
 8004ed4:	e002      	b.n	8004edc <prvInsertBlockIntoFreeList+0x14>
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	60fb      	str	r3, [r7, #12]
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	687a      	ldr	r2, [r7, #4]
 8004ee2:	429a      	cmp	r2, r3
 8004ee4:	d8f7      	bhi.n	8004ed6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	685b      	ldr	r3, [r3, #4]
 8004eee:	68ba      	ldr	r2, [r7, #8]
 8004ef0:	4413      	add	r3, r2
 8004ef2:	687a      	ldr	r2, [r7, #4]
 8004ef4:	429a      	cmp	r2, r3
 8004ef6:	d108      	bne.n	8004f0a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	685a      	ldr	r2, [r3, #4]
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	685b      	ldr	r3, [r3, #4]
 8004f00:	441a      	add	r2, r3
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	685b      	ldr	r3, [r3, #4]
 8004f12:	68ba      	ldr	r2, [r7, #8]
 8004f14:	441a      	add	r2, r3
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	429a      	cmp	r2, r3
 8004f1c:	d118      	bne.n	8004f50 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	681a      	ldr	r2, [r3, #0]
 8004f22:	4b14      	ldr	r3, [pc, #80]	@ (8004f74 <prvInsertBlockIntoFreeList+0xac>)
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	429a      	cmp	r2, r3
 8004f28:	d00d      	beq.n	8004f46 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	685a      	ldr	r2, [r3, #4]
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	685b      	ldr	r3, [r3, #4]
 8004f34:	441a      	add	r2, r3
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	681a      	ldr	r2, [r3, #0]
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	601a      	str	r2, [r3, #0]
 8004f44:	e008      	b.n	8004f58 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004f46:	4b0b      	ldr	r3, [pc, #44]	@ (8004f74 <prvInsertBlockIntoFreeList+0xac>)
 8004f48:	681a      	ldr	r2, [r3, #0]
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	601a      	str	r2, [r3, #0]
 8004f4e:	e003      	b.n	8004f58 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	681a      	ldr	r2, [r3, #0]
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004f58:	68fa      	ldr	r2, [r7, #12]
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	429a      	cmp	r2, r3
 8004f5e:	d002      	beq.n	8004f66 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	687a      	ldr	r2, [r7, #4]
 8004f64:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004f66:	bf00      	nop
 8004f68:	3714      	adds	r7, #20
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	bc80      	pop	{r7}
 8004f6e:	4770      	bx	lr
 8004f70:	20001af4 	.word	0x20001af4
 8004f74:	20001afc 	.word	0x20001afc

08004f78 <siprintf>:
 8004f78:	b40e      	push	{r1, r2, r3}
 8004f7a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004f7e:	b510      	push	{r4, lr}
 8004f80:	2400      	movs	r4, #0
 8004f82:	b09d      	sub	sp, #116	@ 0x74
 8004f84:	ab1f      	add	r3, sp, #124	@ 0x7c
 8004f86:	9002      	str	r0, [sp, #8]
 8004f88:	9006      	str	r0, [sp, #24]
 8004f8a:	9107      	str	r1, [sp, #28]
 8004f8c:	9104      	str	r1, [sp, #16]
 8004f8e:	4809      	ldr	r0, [pc, #36]	@ (8004fb4 <siprintf+0x3c>)
 8004f90:	4909      	ldr	r1, [pc, #36]	@ (8004fb8 <siprintf+0x40>)
 8004f92:	f853 2b04 	ldr.w	r2, [r3], #4
 8004f96:	9105      	str	r1, [sp, #20]
 8004f98:	6800      	ldr	r0, [r0, #0]
 8004f9a:	a902      	add	r1, sp, #8
 8004f9c:	9301      	str	r3, [sp, #4]
 8004f9e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8004fa0:	f000 f9fe 	bl	80053a0 <_svfiprintf_r>
 8004fa4:	9b02      	ldr	r3, [sp, #8]
 8004fa6:	701c      	strb	r4, [r3, #0]
 8004fa8:	b01d      	add	sp, #116	@ 0x74
 8004faa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004fae:	b003      	add	sp, #12
 8004fb0:	4770      	bx	lr
 8004fb2:	bf00      	nop
 8004fb4:	20000010 	.word	0x20000010
 8004fb8:	ffff0208 	.word	0xffff0208

08004fbc <memset>:
 8004fbc:	4603      	mov	r3, r0
 8004fbe:	4402      	add	r2, r0
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d100      	bne.n	8004fc6 <memset+0xa>
 8004fc4:	4770      	bx	lr
 8004fc6:	f803 1b01 	strb.w	r1, [r3], #1
 8004fca:	e7f9      	b.n	8004fc0 <memset+0x4>

08004fcc <_reclaim_reent>:
 8004fcc:	4b2d      	ldr	r3, [pc, #180]	@ (8005084 <_reclaim_reent+0xb8>)
 8004fce:	b570      	push	{r4, r5, r6, lr}
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	4604      	mov	r4, r0
 8004fd4:	4283      	cmp	r3, r0
 8004fd6:	d053      	beq.n	8005080 <_reclaim_reent+0xb4>
 8004fd8:	69c3      	ldr	r3, [r0, #28]
 8004fda:	b31b      	cbz	r3, 8005024 <_reclaim_reent+0x58>
 8004fdc:	68db      	ldr	r3, [r3, #12]
 8004fde:	b163      	cbz	r3, 8004ffa <_reclaim_reent+0x2e>
 8004fe0:	2500      	movs	r5, #0
 8004fe2:	69e3      	ldr	r3, [r4, #28]
 8004fe4:	68db      	ldr	r3, [r3, #12]
 8004fe6:	5959      	ldr	r1, [r3, r5]
 8004fe8:	b9b1      	cbnz	r1, 8005018 <_reclaim_reent+0x4c>
 8004fea:	3504      	adds	r5, #4
 8004fec:	2d80      	cmp	r5, #128	@ 0x80
 8004fee:	d1f8      	bne.n	8004fe2 <_reclaim_reent+0x16>
 8004ff0:	69e3      	ldr	r3, [r4, #28]
 8004ff2:	4620      	mov	r0, r4
 8004ff4:	68d9      	ldr	r1, [r3, #12]
 8004ff6:	f000 f881 	bl	80050fc <_free_r>
 8004ffa:	69e3      	ldr	r3, [r4, #28]
 8004ffc:	6819      	ldr	r1, [r3, #0]
 8004ffe:	b111      	cbz	r1, 8005006 <_reclaim_reent+0x3a>
 8005000:	4620      	mov	r0, r4
 8005002:	f000 f87b 	bl	80050fc <_free_r>
 8005006:	69e3      	ldr	r3, [r4, #28]
 8005008:	689d      	ldr	r5, [r3, #8]
 800500a:	b15d      	cbz	r5, 8005024 <_reclaim_reent+0x58>
 800500c:	4629      	mov	r1, r5
 800500e:	4620      	mov	r0, r4
 8005010:	682d      	ldr	r5, [r5, #0]
 8005012:	f000 f873 	bl	80050fc <_free_r>
 8005016:	e7f8      	b.n	800500a <_reclaim_reent+0x3e>
 8005018:	680e      	ldr	r6, [r1, #0]
 800501a:	4620      	mov	r0, r4
 800501c:	f000 f86e 	bl	80050fc <_free_r>
 8005020:	4631      	mov	r1, r6
 8005022:	e7e1      	b.n	8004fe8 <_reclaim_reent+0x1c>
 8005024:	6961      	ldr	r1, [r4, #20]
 8005026:	b111      	cbz	r1, 800502e <_reclaim_reent+0x62>
 8005028:	4620      	mov	r0, r4
 800502a:	f000 f867 	bl	80050fc <_free_r>
 800502e:	69e1      	ldr	r1, [r4, #28]
 8005030:	b111      	cbz	r1, 8005038 <_reclaim_reent+0x6c>
 8005032:	4620      	mov	r0, r4
 8005034:	f000 f862 	bl	80050fc <_free_r>
 8005038:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800503a:	b111      	cbz	r1, 8005042 <_reclaim_reent+0x76>
 800503c:	4620      	mov	r0, r4
 800503e:	f000 f85d 	bl	80050fc <_free_r>
 8005042:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005044:	b111      	cbz	r1, 800504c <_reclaim_reent+0x80>
 8005046:	4620      	mov	r0, r4
 8005048:	f000 f858 	bl	80050fc <_free_r>
 800504c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800504e:	b111      	cbz	r1, 8005056 <_reclaim_reent+0x8a>
 8005050:	4620      	mov	r0, r4
 8005052:	f000 f853 	bl	80050fc <_free_r>
 8005056:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8005058:	b111      	cbz	r1, 8005060 <_reclaim_reent+0x94>
 800505a:	4620      	mov	r0, r4
 800505c:	f000 f84e 	bl	80050fc <_free_r>
 8005060:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8005062:	b111      	cbz	r1, 800506a <_reclaim_reent+0x9e>
 8005064:	4620      	mov	r0, r4
 8005066:	f000 f849 	bl	80050fc <_free_r>
 800506a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800506c:	b111      	cbz	r1, 8005074 <_reclaim_reent+0xa8>
 800506e:	4620      	mov	r0, r4
 8005070:	f000 f844 	bl	80050fc <_free_r>
 8005074:	6a23      	ldr	r3, [r4, #32]
 8005076:	b11b      	cbz	r3, 8005080 <_reclaim_reent+0xb4>
 8005078:	4620      	mov	r0, r4
 800507a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800507e:	4718      	bx	r3
 8005080:	bd70      	pop	{r4, r5, r6, pc}
 8005082:	bf00      	nop
 8005084:	20000010 	.word	0x20000010

08005088 <__errno>:
 8005088:	4b01      	ldr	r3, [pc, #4]	@ (8005090 <__errno+0x8>)
 800508a:	6818      	ldr	r0, [r3, #0]
 800508c:	4770      	bx	lr
 800508e:	bf00      	nop
 8005090:	20000010 	.word	0x20000010

08005094 <__libc_init_array>:
 8005094:	b570      	push	{r4, r5, r6, lr}
 8005096:	2600      	movs	r6, #0
 8005098:	4d0c      	ldr	r5, [pc, #48]	@ (80050cc <__libc_init_array+0x38>)
 800509a:	4c0d      	ldr	r4, [pc, #52]	@ (80050d0 <__libc_init_array+0x3c>)
 800509c:	1b64      	subs	r4, r4, r5
 800509e:	10a4      	asrs	r4, r4, #2
 80050a0:	42a6      	cmp	r6, r4
 80050a2:	d109      	bne.n	80050b8 <__libc_init_array+0x24>
 80050a4:	f000 fc76 	bl	8005994 <_init>
 80050a8:	2600      	movs	r6, #0
 80050aa:	4d0a      	ldr	r5, [pc, #40]	@ (80050d4 <__libc_init_array+0x40>)
 80050ac:	4c0a      	ldr	r4, [pc, #40]	@ (80050d8 <__libc_init_array+0x44>)
 80050ae:	1b64      	subs	r4, r4, r5
 80050b0:	10a4      	asrs	r4, r4, #2
 80050b2:	42a6      	cmp	r6, r4
 80050b4:	d105      	bne.n	80050c2 <__libc_init_array+0x2e>
 80050b6:	bd70      	pop	{r4, r5, r6, pc}
 80050b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80050bc:	4798      	blx	r3
 80050be:	3601      	adds	r6, #1
 80050c0:	e7ee      	b.n	80050a0 <__libc_init_array+0xc>
 80050c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80050c6:	4798      	blx	r3
 80050c8:	3601      	adds	r6, #1
 80050ca:	e7f2      	b.n	80050b2 <__libc_init_array+0x1e>
 80050cc:	08005a9c 	.word	0x08005a9c
 80050d0:	08005a9c 	.word	0x08005a9c
 80050d4:	08005a9c 	.word	0x08005a9c
 80050d8:	08005aa0 	.word	0x08005aa0

080050dc <__retarget_lock_acquire_recursive>:
 80050dc:	4770      	bx	lr

080050de <__retarget_lock_release_recursive>:
 80050de:	4770      	bx	lr

080050e0 <memcpy>:
 80050e0:	440a      	add	r2, r1
 80050e2:	4291      	cmp	r1, r2
 80050e4:	f100 33ff 	add.w	r3, r0, #4294967295
 80050e8:	d100      	bne.n	80050ec <memcpy+0xc>
 80050ea:	4770      	bx	lr
 80050ec:	b510      	push	{r4, lr}
 80050ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 80050f2:	4291      	cmp	r1, r2
 80050f4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80050f8:	d1f9      	bne.n	80050ee <memcpy+0xe>
 80050fa:	bd10      	pop	{r4, pc}

080050fc <_free_r>:
 80050fc:	b538      	push	{r3, r4, r5, lr}
 80050fe:	4605      	mov	r5, r0
 8005100:	2900      	cmp	r1, #0
 8005102:	d040      	beq.n	8005186 <_free_r+0x8a>
 8005104:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005108:	1f0c      	subs	r4, r1, #4
 800510a:	2b00      	cmp	r3, #0
 800510c:	bfb8      	it	lt
 800510e:	18e4      	addlt	r4, r4, r3
 8005110:	f000 f8de 	bl	80052d0 <__malloc_lock>
 8005114:	4a1c      	ldr	r2, [pc, #112]	@ (8005188 <_free_r+0x8c>)
 8005116:	6813      	ldr	r3, [r2, #0]
 8005118:	b933      	cbnz	r3, 8005128 <_free_r+0x2c>
 800511a:	6063      	str	r3, [r4, #4]
 800511c:	6014      	str	r4, [r2, #0]
 800511e:	4628      	mov	r0, r5
 8005120:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005124:	f000 b8da 	b.w	80052dc <__malloc_unlock>
 8005128:	42a3      	cmp	r3, r4
 800512a:	d908      	bls.n	800513e <_free_r+0x42>
 800512c:	6820      	ldr	r0, [r4, #0]
 800512e:	1821      	adds	r1, r4, r0
 8005130:	428b      	cmp	r3, r1
 8005132:	bf01      	itttt	eq
 8005134:	6819      	ldreq	r1, [r3, #0]
 8005136:	685b      	ldreq	r3, [r3, #4]
 8005138:	1809      	addeq	r1, r1, r0
 800513a:	6021      	streq	r1, [r4, #0]
 800513c:	e7ed      	b.n	800511a <_free_r+0x1e>
 800513e:	461a      	mov	r2, r3
 8005140:	685b      	ldr	r3, [r3, #4]
 8005142:	b10b      	cbz	r3, 8005148 <_free_r+0x4c>
 8005144:	42a3      	cmp	r3, r4
 8005146:	d9fa      	bls.n	800513e <_free_r+0x42>
 8005148:	6811      	ldr	r1, [r2, #0]
 800514a:	1850      	adds	r0, r2, r1
 800514c:	42a0      	cmp	r0, r4
 800514e:	d10b      	bne.n	8005168 <_free_r+0x6c>
 8005150:	6820      	ldr	r0, [r4, #0]
 8005152:	4401      	add	r1, r0
 8005154:	1850      	adds	r0, r2, r1
 8005156:	4283      	cmp	r3, r0
 8005158:	6011      	str	r1, [r2, #0]
 800515a:	d1e0      	bne.n	800511e <_free_r+0x22>
 800515c:	6818      	ldr	r0, [r3, #0]
 800515e:	685b      	ldr	r3, [r3, #4]
 8005160:	4408      	add	r0, r1
 8005162:	6010      	str	r0, [r2, #0]
 8005164:	6053      	str	r3, [r2, #4]
 8005166:	e7da      	b.n	800511e <_free_r+0x22>
 8005168:	d902      	bls.n	8005170 <_free_r+0x74>
 800516a:	230c      	movs	r3, #12
 800516c:	602b      	str	r3, [r5, #0]
 800516e:	e7d6      	b.n	800511e <_free_r+0x22>
 8005170:	6820      	ldr	r0, [r4, #0]
 8005172:	1821      	adds	r1, r4, r0
 8005174:	428b      	cmp	r3, r1
 8005176:	bf01      	itttt	eq
 8005178:	6819      	ldreq	r1, [r3, #0]
 800517a:	685b      	ldreq	r3, [r3, #4]
 800517c:	1809      	addeq	r1, r1, r0
 800517e:	6021      	streq	r1, [r4, #0]
 8005180:	6063      	str	r3, [r4, #4]
 8005182:	6054      	str	r4, [r2, #4]
 8005184:	e7cb      	b.n	800511e <_free_r+0x22>
 8005186:	bd38      	pop	{r3, r4, r5, pc}
 8005188:	20001c58 	.word	0x20001c58

0800518c <sbrk_aligned>:
 800518c:	b570      	push	{r4, r5, r6, lr}
 800518e:	4e0f      	ldr	r6, [pc, #60]	@ (80051cc <sbrk_aligned+0x40>)
 8005190:	460c      	mov	r4, r1
 8005192:	6831      	ldr	r1, [r6, #0]
 8005194:	4605      	mov	r5, r0
 8005196:	b911      	cbnz	r1, 800519e <sbrk_aligned+0x12>
 8005198:	f000 fba8 	bl	80058ec <_sbrk_r>
 800519c:	6030      	str	r0, [r6, #0]
 800519e:	4621      	mov	r1, r4
 80051a0:	4628      	mov	r0, r5
 80051a2:	f000 fba3 	bl	80058ec <_sbrk_r>
 80051a6:	1c43      	adds	r3, r0, #1
 80051a8:	d103      	bne.n	80051b2 <sbrk_aligned+0x26>
 80051aa:	f04f 34ff 	mov.w	r4, #4294967295
 80051ae:	4620      	mov	r0, r4
 80051b0:	bd70      	pop	{r4, r5, r6, pc}
 80051b2:	1cc4      	adds	r4, r0, #3
 80051b4:	f024 0403 	bic.w	r4, r4, #3
 80051b8:	42a0      	cmp	r0, r4
 80051ba:	d0f8      	beq.n	80051ae <sbrk_aligned+0x22>
 80051bc:	1a21      	subs	r1, r4, r0
 80051be:	4628      	mov	r0, r5
 80051c0:	f000 fb94 	bl	80058ec <_sbrk_r>
 80051c4:	3001      	adds	r0, #1
 80051c6:	d1f2      	bne.n	80051ae <sbrk_aligned+0x22>
 80051c8:	e7ef      	b.n	80051aa <sbrk_aligned+0x1e>
 80051ca:	bf00      	nop
 80051cc:	20001c54 	.word	0x20001c54

080051d0 <_malloc_r>:
 80051d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80051d4:	1ccd      	adds	r5, r1, #3
 80051d6:	f025 0503 	bic.w	r5, r5, #3
 80051da:	3508      	adds	r5, #8
 80051dc:	2d0c      	cmp	r5, #12
 80051de:	bf38      	it	cc
 80051e0:	250c      	movcc	r5, #12
 80051e2:	2d00      	cmp	r5, #0
 80051e4:	4606      	mov	r6, r0
 80051e6:	db01      	blt.n	80051ec <_malloc_r+0x1c>
 80051e8:	42a9      	cmp	r1, r5
 80051ea:	d904      	bls.n	80051f6 <_malloc_r+0x26>
 80051ec:	230c      	movs	r3, #12
 80051ee:	6033      	str	r3, [r6, #0]
 80051f0:	2000      	movs	r0, #0
 80051f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80051f6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80052cc <_malloc_r+0xfc>
 80051fa:	f000 f869 	bl	80052d0 <__malloc_lock>
 80051fe:	f8d8 3000 	ldr.w	r3, [r8]
 8005202:	461c      	mov	r4, r3
 8005204:	bb44      	cbnz	r4, 8005258 <_malloc_r+0x88>
 8005206:	4629      	mov	r1, r5
 8005208:	4630      	mov	r0, r6
 800520a:	f7ff ffbf 	bl	800518c <sbrk_aligned>
 800520e:	1c43      	adds	r3, r0, #1
 8005210:	4604      	mov	r4, r0
 8005212:	d158      	bne.n	80052c6 <_malloc_r+0xf6>
 8005214:	f8d8 4000 	ldr.w	r4, [r8]
 8005218:	4627      	mov	r7, r4
 800521a:	2f00      	cmp	r7, #0
 800521c:	d143      	bne.n	80052a6 <_malloc_r+0xd6>
 800521e:	2c00      	cmp	r4, #0
 8005220:	d04b      	beq.n	80052ba <_malloc_r+0xea>
 8005222:	6823      	ldr	r3, [r4, #0]
 8005224:	4639      	mov	r1, r7
 8005226:	4630      	mov	r0, r6
 8005228:	eb04 0903 	add.w	r9, r4, r3
 800522c:	f000 fb5e 	bl	80058ec <_sbrk_r>
 8005230:	4581      	cmp	r9, r0
 8005232:	d142      	bne.n	80052ba <_malloc_r+0xea>
 8005234:	6821      	ldr	r1, [r4, #0]
 8005236:	4630      	mov	r0, r6
 8005238:	1a6d      	subs	r5, r5, r1
 800523a:	4629      	mov	r1, r5
 800523c:	f7ff ffa6 	bl	800518c <sbrk_aligned>
 8005240:	3001      	adds	r0, #1
 8005242:	d03a      	beq.n	80052ba <_malloc_r+0xea>
 8005244:	6823      	ldr	r3, [r4, #0]
 8005246:	442b      	add	r3, r5
 8005248:	6023      	str	r3, [r4, #0]
 800524a:	f8d8 3000 	ldr.w	r3, [r8]
 800524e:	685a      	ldr	r2, [r3, #4]
 8005250:	bb62      	cbnz	r2, 80052ac <_malloc_r+0xdc>
 8005252:	f8c8 7000 	str.w	r7, [r8]
 8005256:	e00f      	b.n	8005278 <_malloc_r+0xa8>
 8005258:	6822      	ldr	r2, [r4, #0]
 800525a:	1b52      	subs	r2, r2, r5
 800525c:	d420      	bmi.n	80052a0 <_malloc_r+0xd0>
 800525e:	2a0b      	cmp	r2, #11
 8005260:	d917      	bls.n	8005292 <_malloc_r+0xc2>
 8005262:	1961      	adds	r1, r4, r5
 8005264:	42a3      	cmp	r3, r4
 8005266:	6025      	str	r5, [r4, #0]
 8005268:	bf18      	it	ne
 800526a:	6059      	strne	r1, [r3, #4]
 800526c:	6863      	ldr	r3, [r4, #4]
 800526e:	bf08      	it	eq
 8005270:	f8c8 1000 	streq.w	r1, [r8]
 8005274:	5162      	str	r2, [r4, r5]
 8005276:	604b      	str	r3, [r1, #4]
 8005278:	4630      	mov	r0, r6
 800527a:	f000 f82f 	bl	80052dc <__malloc_unlock>
 800527e:	f104 000b 	add.w	r0, r4, #11
 8005282:	1d23      	adds	r3, r4, #4
 8005284:	f020 0007 	bic.w	r0, r0, #7
 8005288:	1ac2      	subs	r2, r0, r3
 800528a:	bf1c      	itt	ne
 800528c:	1a1b      	subne	r3, r3, r0
 800528e:	50a3      	strne	r3, [r4, r2]
 8005290:	e7af      	b.n	80051f2 <_malloc_r+0x22>
 8005292:	6862      	ldr	r2, [r4, #4]
 8005294:	42a3      	cmp	r3, r4
 8005296:	bf0c      	ite	eq
 8005298:	f8c8 2000 	streq.w	r2, [r8]
 800529c:	605a      	strne	r2, [r3, #4]
 800529e:	e7eb      	b.n	8005278 <_malloc_r+0xa8>
 80052a0:	4623      	mov	r3, r4
 80052a2:	6864      	ldr	r4, [r4, #4]
 80052a4:	e7ae      	b.n	8005204 <_malloc_r+0x34>
 80052a6:	463c      	mov	r4, r7
 80052a8:	687f      	ldr	r7, [r7, #4]
 80052aa:	e7b6      	b.n	800521a <_malloc_r+0x4a>
 80052ac:	461a      	mov	r2, r3
 80052ae:	685b      	ldr	r3, [r3, #4]
 80052b0:	42a3      	cmp	r3, r4
 80052b2:	d1fb      	bne.n	80052ac <_malloc_r+0xdc>
 80052b4:	2300      	movs	r3, #0
 80052b6:	6053      	str	r3, [r2, #4]
 80052b8:	e7de      	b.n	8005278 <_malloc_r+0xa8>
 80052ba:	230c      	movs	r3, #12
 80052bc:	4630      	mov	r0, r6
 80052be:	6033      	str	r3, [r6, #0]
 80052c0:	f000 f80c 	bl	80052dc <__malloc_unlock>
 80052c4:	e794      	b.n	80051f0 <_malloc_r+0x20>
 80052c6:	6005      	str	r5, [r0, #0]
 80052c8:	e7d6      	b.n	8005278 <_malloc_r+0xa8>
 80052ca:	bf00      	nop
 80052cc:	20001c58 	.word	0x20001c58

080052d0 <__malloc_lock>:
 80052d0:	4801      	ldr	r0, [pc, #4]	@ (80052d8 <__malloc_lock+0x8>)
 80052d2:	f7ff bf03 	b.w	80050dc <__retarget_lock_acquire_recursive>
 80052d6:	bf00      	nop
 80052d8:	20001c50 	.word	0x20001c50

080052dc <__malloc_unlock>:
 80052dc:	4801      	ldr	r0, [pc, #4]	@ (80052e4 <__malloc_unlock+0x8>)
 80052de:	f7ff befe 	b.w	80050de <__retarget_lock_release_recursive>
 80052e2:	bf00      	nop
 80052e4:	20001c50 	.word	0x20001c50

080052e8 <__ssputs_r>:
 80052e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80052ec:	461f      	mov	r7, r3
 80052ee:	688e      	ldr	r6, [r1, #8]
 80052f0:	4682      	mov	sl, r0
 80052f2:	42be      	cmp	r6, r7
 80052f4:	460c      	mov	r4, r1
 80052f6:	4690      	mov	r8, r2
 80052f8:	680b      	ldr	r3, [r1, #0]
 80052fa:	d82d      	bhi.n	8005358 <__ssputs_r+0x70>
 80052fc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005300:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005304:	d026      	beq.n	8005354 <__ssputs_r+0x6c>
 8005306:	6965      	ldr	r5, [r4, #20]
 8005308:	6909      	ldr	r1, [r1, #16]
 800530a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800530e:	eba3 0901 	sub.w	r9, r3, r1
 8005312:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005316:	1c7b      	adds	r3, r7, #1
 8005318:	444b      	add	r3, r9
 800531a:	106d      	asrs	r5, r5, #1
 800531c:	429d      	cmp	r5, r3
 800531e:	bf38      	it	cc
 8005320:	461d      	movcc	r5, r3
 8005322:	0553      	lsls	r3, r2, #21
 8005324:	d527      	bpl.n	8005376 <__ssputs_r+0x8e>
 8005326:	4629      	mov	r1, r5
 8005328:	f7ff ff52 	bl	80051d0 <_malloc_r>
 800532c:	4606      	mov	r6, r0
 800532e:	b360      	cbz	r0, 800538a <__ssputs_r+0xa2>
 8005330:	464a      	mov	r2, r9
 8005332:	6921      	ldr	r1, [r4, #16]
 8005334:	f7ff fed4 	bl	80050e0 <memcpy>
 8005338:	89a3      	ldrh	r3, [r4, #12]
 800533a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800533e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005342:	81a3      	strh	r3, [r4, #12]
 8005344:	6126      	str	r6, [r4, #16]
 8005346:	444e      	add	r6, r9
 8005348:	6026      	str	r6, [r4, #0]
 800534a:	463e      	mov	r6, r7
 800534c:	6165      	str	r5, [r4, #20]
 800534e:	eba5 0509 	sub.w	r5, r5, r9
 8005352:	60a5      	str	r5, [r4, #8]
 8005354:	42be      	cmp	r6, r7
 8005356:	d900      	bls.n	800535a <__ssputs_r+0x72>
 8005358:	463e      	mov	r6, r7
 800535a:	4632      	mov	r2, r6
 800535c:	4641      	mov	r1, r8
 800535e:	6820      	ldr	r0, [r4, #0]
 8005360:	f000 faaa 	bl	80058b8 <memmove>
 8005364:	2000      	movs	r0, #0
 8005366:	68a3      	ldr	r3, [r4, #8]
 8005368:	1b9b      	subs	r3, r3, r6
 800536a:	60a3      	str	r3, [r4, #8]
 800536c:	6823      	ldr	r3, [r4, #0]
 800536e:	4433      	add	r3, r6
 8005370:	6023      	str	r3, [r4, #0]
 8005372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005376:	462a      	mov	r2, r5
 8005378:	f000 fad6 	bl	8005928 <_realloc_r>
 800537c:	4606      	mov	r6, r0
 800537e:	2800      	cmp	r0, #0
 8005380:	d1e0      	bne.n	8005344 <__ssputs_r+0x5c>
 8005382:	4650      	mov	r0, sl
 8005384:	6921      	ldr	r1, [r4, #16]
 8005386:	f7ff feb9 	bl	80050fc <_free_r>
 800538a:	230c      	movs	r3, #12
 800538c:	f8ca 3000 	str.w	r3, [sl]
 8005390:	89a3      	ldrh	r3, [r4, #12]
 8005392:	f04f 30ff 	mov.w	r0, #4294967295
 8005396:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800539a:	81a3      	strh	r3, [r4, #12]
 800539c:	e7e9      	b.n	8005372 <__ssputs_r+0x8a>
	...

080053a0 <_svfiprintf_r>:
 80053a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053a4:	4698      	mov	r8, r3
 80053a6:	898b      	ldrh	r3, [r1, #12]
 80053a8:	4607      	mov	r7, r0
 80053aa:	061b      	lsls	r3, r3, #24
 80053ac:	460d      	mov	r5, r1
 80053ae:	4614      	mov	r4, r2
 80053b0:	b09d      	sub	sp, #116	@ 0x74
 80053b2:	d510      	bpl.n	80053d6 <_svfiprintf_r+0x36>
 80053b4:	690b      	ldr	r3, [r1, #16]
 80053b6:	b973      	cbnz	r3, 80053d6 <_svfiprintf_r+0x36>
 80053b8:	2140      	movs	r1, #64	@ 0x40
 80053ba:	f7ff ff09 	bl	80051d0 <_malloc_r>
 80053be:	6028      	str	r0, [r5, #0]
 80053c0:	6128      	str	r0, [r5, #16]
 80053c2:	b930      	cbnz	r0, 80053d2 <_svfiprintf_r+0x32>
 80053c4:	230c      	movs	r3, #12
 80053c6:	603b      	str	r3, [r7, #0]
 80053c8:	f04f 30ff 	mov.w	r0, #4294967295
 80053cc:	b01d      	add	sp, #116	@ 0x74
 80053ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053d2:	2340      	movs	r3, #64	@ 0x40
 80053d4:	616b      	str	r3, [r5, #20]
 80053d6:	2300      	movs	r3, #0
 80053d8:	9309      	str	r3, [sp, #36]	@ 0x24
 80053da:	2320      	movs	r3, #32
 80053dc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80053e0:	2330      	movs	r3, #48	@ 0x30
 80053e2:	f04f 0901 	mov.w	r9, #1
 80053e6:	f8cd 800c 	str.w	r8, [sp, #12]
 80053ea:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8005584 <_svfiprintf_r+0x1e4>
 80053ee:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80053f2:	4623      	mov	r3, r4
 80053f4:	469a      	mov	sl, r3
 80053f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80053fa:	b10a      	cbz	r2, 8005400 <_svfiprintf_r+0x60>
 80053fc:	2a25      	cmp	r2, #37	@ 0x25
 80053fe:	d1f9      	bne.n	80053f4 <_svfiprintf_r+0x54>
 8005400:	ebba 0b04 	subs.w	fp, sl, r4
 8005404:	d00b      	beq.n	800541e <_svfiprintf_r+0x7e>
 8005406:	465b      	mov	r3, fp
 8005408:	4622      	mov	r2, r4
 800540a:	4629      	mov	r1, r5
 800540c:	4638      	mov	r0, r7
 800540e:	f7ff ff6b 	bl	80052e8 <__ssputs_r>
 8005412:	3001      	adds	r0, #1
 8005414:	f000 80a7 	beq.w	8005566 <_svfiprintf_r+0x1c6>
 8005418:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800541a:	445a      	add	r2, fp
 800541c:	9209      	str	r2, [sp, #36]	@ 0x24
 800541e:	f89a 3000 	ldrb.w	r3, [sl]
 8005422:	2b00      	cmp	r3, #0
 8005424:	f000 809f 	beq.w	8005566 <_svfiprintf_r+0x1c6>
 8005428:	2300      	movs	r3, #0
 800542a:	f04f 32ff 	mov.w	r2, #4294967295
 800542e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005432:	f10a 0a01 	add.w	sl, sl, #1
 8005436:	9304      	str	r3, [sp, #16]
 8005438:	9307      	str	r3, [sp, #28]
 800543a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800543e:	931a      	str	r3, [sp, #104]	@ 0x68
 8005440:	4654      	mov	r4, sl
 8005442:	2205      	movs	r2, #5
 8005444:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005448:	484e      	ldr	r0, [pc, #312]	@ (8005584 <_svfiprintf_r+0x1e4>)
 800544a:	f000 fa5f 	bl	800590c <memchr>
 800544e:	9a04      	ldr	r2, [sp, #16]
 8005450:	b9d8      	cbnz	r0, 800548a <_svfiprintf_r+0xea>
 8005452:	06d0      	lsls	r0, r2, #27
 8005454:	bf44      	itt	mi
 8005456:	2320      	movmi	r3, #32
 8005458:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800545c:	0711      	lsls	r1, r2, #28
 800545e:	bf44      	itt	mi
 8005460:	232b      	movmi	r3, #43	@ 0x2b
 8005462:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005466:	f89a 3000 	ldrb.w	r3, [sl]
 800546a:	2b2a      	cmp	r3, #42	@ 0x2a
 800546c:	d015      	beq.n	800549a <_svfiprintf_r+0xfa>
 800546e:	4654      	mov	r4, sl
 8005470:	2000      	movs	r0, #0
 8005472:	f04f 0c0a 	mov.w	ip, #10
 8005476:	9a07      	ldr	r2, [sp, #28]
 8005478:	4621      	mov	r1, r4
 800547a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800547e:	3b30      	subs	r3, #48	@ 0x30
 8005480:	2b09      	cmp	r3, #9
 8005482:	d94b      	bls.n	800551c <_svfiprintf_r+0x17c>
 8005484:	b1b0      	cbz	r0, 80054b4 <_svfiprintf_r+0x114>
 8005486:	9207      	str	r2, [sp, #28]
 8005488:	e014      	b.n	80054b4 <_svfiprintf_r+0x114>
 800548a:	eba0 0308 	sub.w	r3, r0, r8
 800548e:	fa09 f303 	lsl.w	r3, r9, r3
 8005492:	4313      	orrs	r3, r2
 8005494:	46a2      	mov	sl, r4
 8005496:	9304      	str	r3, [sp, #16]
 8005498:	e7d2      	b.n	8005440 <_svfiprintf_r+0xa0>
 800549a:	9b03      	ldr	r3, [sp, #12]
 800549c:	1d19      	adds	r1, r3, #4
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	9103      	str	r1, [sp, #12]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	bfbb      	ittet	lt
 80054a6:	425b      	neglt	r3, r3
 80054a8:	f042 0202 	orrlt.w	r2, r2, #2
 80054ac:	9307      	strge	r3, [sp, #28]
 80054ae:	9307      	strlt	r3, [sp, #28]
 80054b0:	bfb8      	it	lt
 80054b2:	9204      	strlt	r2, [sp, #16]
 80054b4:	7823      	ldrb	r3, [r4, #0]
 80054b6:	2b2e      	cmp	r3, #46	@ 0x2e
 80054b8:	d10a      	bne.n	80054d0 <_svfiprintf_r+0x130>
 80054ba:	7863      	ldrb	r3, [r4, #1]
 80054bc:	2b2a      	cmp	r3, #42	@ 0x2a
 80054be:	d132      	bne.n	8005526 <_svfiprintf_r+0x186>
 80054c0:	9b03      	ldr	r3, [sp, #12]
 80054c2:	3402      	adds	r4, #2
 80054c4:	1d1a      	adds	r2, r3, #4
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	9203      	str	r2, [sp, #12]
 80054ca:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80054ce:	9305      	str	r3, [sp, #20]
 80054d0:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8005588 <_svfiprintf_r+0x1e8>
 80054d4:	2203      	movs	r2, #3
 80054d6:	4650      	mov	r0, sl
 80054d8:	7821      	ldrb	r1, [r4, #0]
 80054da:	f000 fa17 	bl	800590c <memchr>
 80054de:	b138      	cbz	r0, 80054f0 <_svfiprintf_r+0x150>
 80054e0:	2240      	movs	r2, #64	@ 0x40
 80054e2:	9b04      	ldr	r3, [sp, #16]
 80054e4:	eba0 000a 	sub.w	r0, r0, sl
 80054e8:	4082      	lsls	r2, r0
 80054ea:	4313      	orrs	r3, r2
 80054ec:	3401      	adds	r4, #1
 80054ee:	9304      	str	r3, [sp, #16]
 80054f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80054f4:	2206      	movs	r2, #6
 80054f6:	4825      	ldr	r0, [pc, #148]	@ (800558c <_svfiprintf_r+0x1ec>)
 80054f8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80054fc:	f000 fa06 	bl	800590c <memchr>
 8005500:	2800      	cmp	r0, #0
 8005502:	d036      	beq.n	8005572 <_svfiprintf_r+0x1d2>
 8005504:	4b22      	ldr	r3, [pc, #136]	@ (8005590 <_svfiprintf_r+0x1f0>)
 8005506:	bb1b      	cbnz	r3, 8005550 <_svfiprintf_r+0x1b0>
 8005508:	9b03      	ldr	r3, [sp, #12]
 800550a:	3307      	adds	r3, #7
 800550c:	f023 0307 	bic.w	r3, r3, #7
 8005510:	3308      	adds	r3, #8
 8005512:	9303      	str	r3, [sp, #12]
 8005514:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005516:	4433      	add	r3, r6
 8005518:	9309      	str	r3, [sp, #36]	@ 0x24
 800551a:	e76a      	b.n	80053f2 <_svfiprintf_r+0x52>
 800551c:	460c      	mov	r4, r1
 800551e:	2001      	movs	r0, #1
 8005520:	fb0c 3202 	mla	r2, ip, r2, r3
 8005524:	e7a8      	b.n	8005478 <_svfiprintf_r+0xd8>
 8005526:	2300      	movs	r3, #0
 8005528:	f04f 0c0a 	mov.w	ip, #10
 800552c:	4619      	mov	r1, r3
 800552e:	3401      	adds	r4, #1
 8005530:	9305      	str	r3, [sp, #20]
 8005532:	4620      	mov	r0, r4
 8005534:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005538:	3a30      	subs	r2, #48	@ 0x30
 800553a:	2a09      	cmp	r2, #9
 800553c:	d903      	bls.n	8005546 <_svfiprintf_r+0x1a6>
 800553e:	2b00      	cmp	r3, #0
 8005540:	d0c6      	beq.n	80054d0 <_svfiprintf_r+0x130>
 8005542:	9105      	str	r1, [sp, #20]
 8005544:	e7c4      	b.n	80054d0 <_svfiprintf_r+0x130>
 8005546:	4604      	mov	r4, r0
 8005548:	2301      	movs	r3, #1
 800554a:	fb0c 2101 	mla	r1, ip, r1, r2
 800554e:	e7f0      	b.n	8005532 <_svfiprintf_r+0x192>
 8005550:	ab03      	add	r3, sp, #12
 8005552:	9300      	str	r3, [sp, #0]
 8005554:	462a      	mov	r2, r5
 8005556:	4638      	mov	r0, r7
 8005558:	4b0e      	ldr	r3, [pc, #56]	@ (8005594 <_svfiprintf_r+0x1f4>)
 800555a:	a904      	add	r1, sp, #16
 800555c:	f3af 8000 	nop.w
 8005560:	1c42      	adds	r2, r0, #1
 8005562:	4606      	mov	r6, r0
 8005564:	d1d6      	bne.n	8005514 <_svfiprintf_r+0x174>
 8005566:	89ab      	ldrh	r3, [r5, #12]
 8005568:	065b      	lsls	r3, r3, #25
 800556a:	f53f af2d 	bmi.w	80053c8 <_svfiprintf_r+0x28>
 800556e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005570:	e72c      	b.n	80053cc <_svfiprintf_r+0x2c>
 8005572:	ab03      	add	r3, sp, #12
 8005574:	9300      	str	r3, [sp, #0]
 8005576:	462a      	mov	r2, r5
 8005578:	4638      	mov	r0, r7
 800557a:	4b06      	ldr	r3, [pc, #24]	@ (8005594 <_svfiprintf_r+0x1f4>)
 800557c:	a904      	add	r1, sp, #16
 800557e:	f000 f87d 	bl	800567c <_printf_i>
 8005582:	e7ed      	b.n	8005560 <_svfiprintf_r+0x1c0>
 8005584:	08005a5e 	.word	0x08005a5e
 8005588:	08005a64 	.word	0x08005a64
 800558c:	08005a68 	.word	0x08005a68
 8005590:	00000000 	.word	0x00000000
 8005594:	080052e9 	.word	0x080052e9

08005598 <_printf_common>:
 8005598:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800559c:	4616      	mov	r6, r2
 800559e:	4698      	mov	r8, r3
 80055a0:	688a      	ldr	r2, [r1, #8]
 80055a2:	690b      	ldr	r3, [r1, #16]
 80055a4:	4607      	mov	r7, r0
 80055a6:	4293      	cmp	r3, r2
 80055a8:	bfb8      	it	lt
 80055aa:	4613      	movlt	r3, r2
 80055ac:	6033      	str	r3, [r6, #0]
 80055ae:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80055b2:	460c      	mov	r4, r1
 80055b4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80055b8:	b10a      	cbz	r2, 80055be <_printf_common+0x26>
 80055ba:	3301      	adds	r3, #1
 80055bc:	6033      	str	r3, [r6, #0]
 80055be:	6823      	ldr	r3, [r4, #0]
 80055c0:	0699      	lsls	r1, r3, #26
 80055c2:	bf42      	ittt	mi
 80055c4:	6833      	ldrmi	r3, [r6, #0]
 80055c6:	3302      	addmi	r3, #2
 80055c8:	6033      	strmi	r3, [r6, #0]
 80055ca:	6825      	ldr	r5, [r4, #0]
 80055cc:	f015 0506 	ands.w	r5, r5, #6
 80055d0:	d106      	bne.n	80055e0 <_printf_common+0x48>
 80055d2:	f104 0a19 	add.w	sl, r4, #25
 80055d6:	68e3      	ldr	r3, [r4, #12]
 80055d8:	6832      	ldr	r2, [r6, #0]
 80055da:	1a9b      	subs	r3, r3, r2
 80055dc:	42ab      	cmp	r3, r5
 80055de:	dc2b      	bgt.n	8005638 <_printf_common+0xa0>
 80055e0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80055e4:	6822      	ldr	r2, [r4, #0]
 80055e6:	3b00      	subs	r3, #0
 80055e8:	bf18      	it	ne
 80055ea:	2301      	movne	r3, #1
 80055ec:	0692      	lsls	r2, r2, #26
 80055ee:	d430      	bmi.n	8005652 <_printf_common+0xba>
 80055f0:	4641      	mov	r1, r8
 80055f2:	4638      	mov	r0, r7
 80055f4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80055f8:	47c8      	blx	r9
 80055fa:	3001      	adds	r0, #1
 80055fc:	d023      	beq.n	8005646 <_printf_common+0xae>
 80055fe:	6823      	ldr	r3, [r4, #0]
 8005600:	6922      	ldr	r2, [r4, #16]
 8005602:	f003 0306 	and.w	r3, r3, #6
 8005606:	2b04      	cmp	r3, #4
 8005608:	bf14      	ite	ne
 800560a:	2500      	movne	r5, #0
 800560c:	6833      	ldreq	r3, [r6, #0]
 800560e:	f04f 0600 	mov.w	r6, #0
 8005612:	bf08      	it	eq
 8005614:	68e5      	ldreq	r5, [r4, #12]
 8005616:	f104 041a 	add.w	r4, r4, #26
 800561a:	bf08      	it	eq
 800561c:	1aed      	subeq	r5, r5, r3
 800561e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005622:	bf08      	it	eq
 8005624:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005628:	4293      	cmp	r3, r2
 800562a:	bfc4      	itt	gt
 800562c:	1a9b      	subgt	r3, r3, r2
 800562e:	18ed      	addgt	r5, r5, r3
 8005630:	42b5      	cmp	r5, r6
 8005632:	d11a      	bne.n	800566a <_printf_common+0xd2>
 8005634:	2000      	movs	r0, #0
 8005636:	e008      	b.n	800564a <_printf_common+0xb2>
 8005638:	2301      	movs	r3, #1
 800563a:	4652      	mov	r2, sl
 800563c:	4641      	mov	r1, r8
 800563e:	4638      	mov	r0, r7
 8005640:	47c8      	blx	r9
 8005642:	3001      	adds	r0, #1
 8005644:	d103      	bne.n	800564e <_printf_common+0xb6>
 8005646:	f04f 30ff 	mov.w	r0, #4294967295
 800564a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800564e:	3501      	adds	r5, #1
 8005650:	e7c1      	b.n	80055d6 <_printf_common+0x3e>
 8005652:	2030      	movs	r0, #48	@ 0x30
 8005654:	18e1      	adds	r1, r4, r3
 8005656:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800565a:	1c5a      	adds	r2, r3, #1
 800565c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005660:	4422      	add	r2, r4
 8005662:	3302      	adds	r3, #2
 8005664:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005668:	e7c2      	b.n	80055f0 <_printf_common+0x58>
 800566a:	2301      	movs	r3, #1
 800566c:	4622      	mov	r2, r4
 800566e:	4641      	mov	r1, r8
 8005670:	4638      	mov	r0, r7
 8005672:	47c8      	blx	r9
 8005674:	3001      	adds	r0, #1
 8005676:	d0e6      	beq.n	8005646 <_printf_common+0xae>
 8005678:	3601      	adds	r6, #1
 800567a:	e7d9      	b.n	8005630 <_printf_common+0x98>

0800567c <_printf_i>:
 800567c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005680:	7e0f      	ldrb	r7, [r1, #24]
 8005682:	4691      	mov	r9, r2
 8005684:	2f78      	cmp	r7, #120	@ 0x78
 8005686:	4680      	mov	r8, r0
 8005688:	460c      	mov	r4, r1
 800568a:	469a      	mov	sl, r3
 800568c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800568e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005692:	d807      	bhi.n	80056a4 <_printf_i+0x28>
 8005694:	2f62      	cmp	r7, #98	@ 0x62
 8005696:	d80a      	bhi.n	80056ae <_printf_i+0x32>
 8005698:	2f00      	cmp	r7, #0
 800569a:	f000 80d1 	beq.w	8005840 <_printf_i+0x1c4>
 800569e:	2f58      	cmp	r7, #88	@ 0x58
 80056a0:	f000 80b8 	beq.w	8005814 <_printf_i+0x198>
 80056a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80056a8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80056ac:	e03a      	b.n	8005724 <_printf_i+0xa8>
 80056ae:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80056b2:	2b15      	cmp	r3, #21
 80056b4:	d8f6      	bhi.n	80056a4 <_printf_i+0x28>
 80056b6:	a101      	add	r1, pc, #4	@ (adr r1, 80056bc <_printf_i+0x40>)
 80056b8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80056bc:	08005715 	.word	0x08005715
 80056c0:	08005729 	.word	0x08005729
 80056c4:	080056a5 	.word	0x080056a5
 80056c8:	080056a5 	.word	0x080056a5
 80056cc:	080056a5 	.word	0x080056a5
 80056d0:	080056a5 	.word	0x080056a5
 80056d4:	08005729 	.word	0x08005729
 80056d8:	080056a5 	.word	0x080056a5
 80056dc:	080056a5 	.word	0x080056a5
 80056e0:	080056a5 	.word	0x080056a5
 80056e4:	080056a5 	.word	0x080056a5
 80056e8:	08005827 	.word	0x08005827
 80056ec:	08005753 	.word	0x08005753
 80056f0:	080057e1 	.word	0x080057e1
 80056f4:	080056a5 	.word	0x080056a5
 80056f8:	080056a5 	.word	0x080056a5
 80056fc:	08005849 	.word	0x08005849
 8005700:	080056a5 	.word	0x080056a5
 8005704:	08005753 	.word	0x08005753
 8005708:	080056a5 	.word	0x080056a5
 800570c:	080056a5 	.word	0x080056a5
 8005710:	080057e9 	.word	0x080057e9
 8005714:	6833      	ldr	r3, [r6, #0]
 8005716:	1d1a      	adds	r2, r3, #4
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	6032      	str	r2, [r6, #0]
 800571c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005720:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005724:	2301      	movs	r3, #1
 8005726:	e09c      	b.n	8005862 <_printf_i+0x1e6>
 8005728:	6833      	ldr	r3, [r6, #0]
 800572a:	6820      	ldr	r0, [r4, #0]
 800572c:	1d19      	adds	r1, r3, #4
 800572e:	6031      	str	r1, [r6, #0]
 8005730:	0606      	lsls	r6, r0, #24
 8005732:	d501      	bpl.n	8005738 <_printf_i+0xbc>
 8005734:	681d      	ldr	r5, [r3, #0]
 8005736:	e003      	b.n	8005740 <_printf_i+0xc4>
 8005738:	0645      	lsls	r5, r0, #25
 800573a:	d5fb      	bpl.n	8005734 <_printf_i+0xb8>
 800573c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005740:	2d00      	cmp	r5, #0
 8005742:	da03      	bge.n	800574c <_printf_i+0xd0>
 8005744:	232d      	movs	r3, #45	@ 0x2d
 8005746:	426d      	negs	r5, r5
 8005748:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800574c:	230a      	movs	r3, #10
 800574e:	4858      	ldr	r0, [pc, #352]	@ (80058b0 <_printf_i+0x234>)
 8005750:	e011      	b.n	8005776 <_printf_i+0xfa>
 8005752:	6821      	ldr	r1, [r4, #0]
 8005754:	6833      	ldr	r3, [r6, #0]
 8005756:	0608      	lsls	r0, r1, #24
 8005758:	f853 5b04 	ldr.w	r5, [r3], #4
 800575c:	d402      	bmi.n	8005764 <_printf_i+0xe8>
 800575e:	0649      	lsls	r1, r1, #25
 8005760:	bf48      	it	mi
 8005762:	b2ad      	uxthmi	r5, r5
 8005764:	2f6f      	cmp	r7, #111	@ 0x6f
 8005766:	6033      	str	r3, [r6, #0]
 8005768:	bf14      	ite	ne
 800576a:	230a      	movne	r3, #10
 800576c:	2308      	moveq	r3, #8
 800576e:	4850      	ldr	r0, [pc, #320]	@ (80058b0 <_printf_i+0x234>)
 8005770:	2100      	movs	r1, #0
 8005772:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005776:	6866      	ldr	r6, [r4, #4]
 8005778:	2e00      	cmp	r6, #0
 800577a:	60a6      	str	r6, [r4, #8]
 800577c:	db05      	blt.n	800578a <_printf_i+0x10e>
 800577e:	6821      	ldr	r1, [r4, #0]
 8005780:	432e      	orrs	r6, r5
 8005782:	f021 0104 	bic.w	r1, r1, #4
 8005786:	6021      	str	r1, [r4, #0]
 8005788:	d04b      	beq.n	8005822 <_printf_i+0x1a6>
 800578a:	4616      	mov	r6, r2
 800578c:	fbb5 f1f3 	udiv	r1, r5, r3
 8005790:	fb03 5711 	mls	r7, r3, r1, r5
 8005794:	5dc7      	ldrb	r7, [r0, r7]
 8005796:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800579a:	462f      	mov	r7, r5
 800579c:	42bb      	cmp	r3, r7
 800579e:	460d      	mov	r5, r1
 80057a0:	d9f4      	bls.n	800578c <_printf_i+0x110>
 80057a2:	2b08      	cmp	r3, #8
 80057a4:	d10b      	bne.n	80057be <_printf_i+0x142>
 80057a6:	6823      	ldr	r3, [r4, #0]
 80057a8:	07df      	lsls	r7, r3, #31
 80057aa:	d508      	bpl.n	80057be <_printf_i+0x142>
 80057ac:	6923      	ldr	r3, [r4, #16]
 80057ae:	6861      	ldr	r1, [r4, #4]
 80057b0:	4299      	cmp	r1, r3
 80057b2:	bfde      	ittt	le
 80057b4:	2330      	movle	r3, #48	@ 0x30
 80057b6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80057ba:	f106 36ff 	addle.w	r6, r6, #4294967295
 80057be:	1b92      	subs	r2, r2, r6
 80057c0:	6122      	str	r2, [r4, #16]
 80057c2:	464b      	mov	r3, r9
 80057c4:	4621      	mov	r1, r4
 80057c6:	4640      	mov	r0, r8
 80057c8:	f8cd a000 	str.w	sl, [sp]
 80057cc:	aa03      	add	r2, sp, #12
 80057ce:	f7ff fee3 	bl	8005598 <_printf_common>
 80057d2:	3001      	adds	r0, #1
 80057d4:	d14a      	bne.n	800586c <_printf_i+0x1f0>
 80057d6:	f04f 30ff 	mov.w	r0, #4294967295
 80057da:	b004      	add	sp, #16
 80057dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057e0:	6823      	ldr	r3, [r4, #0]
 80057e2:	f043 0320 	orr.w	r3, r3, #32
 80057e6:	6023      	str	r3, [r4, #0]
 80057e8:	2778      	movs	r7, #120	@ 0x78
 80057ea:	4832      	ldr	r0, [pc, #200]	@ (80058b4 <_printf_i+0x238>)
 80057ec:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80057f0:	6823      	ldr	r3, [r4, #0]
 80057f2:	6831      	ldr	r1, [r6, #0]
 80057f4:	061f      	lsls	r7, r3, #24
 80057f6:	f851 5b04 	ldr.w	r5, [r1], #4
 80057fa:	d402      	bmi.n	8005802 <_printf_i+0x186>
 80057fc:	065f      	lsls	r7, r3, #25
 80057fe:	bf48      	it	mi
 8005800:	b2ad      	uxthmi	r5, r5
 8005802:	6031      	str	r1, [r6, #0]
 8005804:	07d9      	lsls	r1, r3, #31
 8005806:	bf44      	itt	mi
 8005808:	f043 0320 	orrmi.w	r3, r3, #32
 800580c:	6023      	strmi	r3, [r4, #0]
 800580e:	b11d      	cbz	r5, 8005818 <_printf_i+0x19c>
 8005810:	2310      	movs	r3, #16
 8005812:	e7ad      	b.n	8005770 <_printf_i+0xf4>
 8005814:	4826      	ldr	r0, [pc, #152]	@ (80058b0 <_printf_i+0x234>)
 8005816:	e7e9      	b.n	80057ec <_printf_i+0x170>
 8005818:	6823      	ldr	r3, [r4, #0]
 800581a:	f023 0320 	bic.w	r3, r3, #32
 800581e:	6023      	str	r3, [r4, #0]
 8005820:	e7f6      	b.n	8005810 <_printf_i+0x194>
 8005822:	4616      	mov	r6, r2
 8005824:	e7bd      	b.n	80057a2 <_printf_i+0x126>
 8005826:	6833      	ldr	r3, [r6, #0]
 8005828:	6825      	ldr	r5, [r4, #0]
 800582a:	1d18      	adds	r0, r3, #4
 800582c:	6961      	ldr	r1, [r4, #20]
 800582e:	6030      	str	r0, [r6, #0]
 8005830:	062e      	lsls	r6, r5, #24
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	d501      	bpl.n	800583a <_printf_i+0x1be>
 8005836:	6019      	str	r1, [r3, #0]
 8005838:	e002      	b.n	8005840 <_printf_i+0x1c4>
 800583a:	0668      	lsls	r0, r5, #25
 800583c:	d5fb      	bpl.n	8005836 <_printf_i+0x1ba>
 800583e:	8019      	strh	r1, [r3, #0]
 8005840:	2300      	movs	r3, #0
 8005842:	4616      	mov	r6, r2
 8005844:	6123      	str	r3, [r4, #16]
 8005846:	e7bc      	b.n	80057c2 <_printf_i+0x146>
 8005848:	6833      	ldr	r3, [r6, #0]
 800584a:	2100      	movs	r1, #0
 800584c:	1d1a      	adds	r2, r3, #4
 800584e:	6032      	str	r2, [r6, #0]
 8005850:	681e      	ldr	r6, [r3, #0]
 8005852:	6862      	ldr	r2, [r4, #4]
 8005854:	4630      	mov	r0, r6
 8005856:	f000 f859 	bl	800590c <memchr>
 800585a:	b108      	cbz	r0, 8005860 <_printf_i+0x1e4>
 800585c:	1b80      	subs	r0, r0, r6
 800585e:	6060      	str	r0, [r4, #4]
 8005860:	6863      	ldr	r3, [r4, #4]
 8005862:	6123      	str	r3, [r4, #16]
 8005864:	2300      	movs	r3, #0
 8005866:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800586a:	e7aa      	b.n	80057c2 <_printf_i+0x146>
 800586c:	4632      	mov	r2, r6
 800586e:	4649      	mov	r1, r9
 8005870:	4640      	mov	r0, r8
 8005872:	6923      	ldr	r3, [r4, #16]
 8005874:	47d0      	blx	sl
 8005876:	3001      	adds	r0, #1
 8005878:	d0ad      	beq.n	80057d6 <_printf_i+0x15a>
 800587a:	6823      	ldr	r3, [r4, #0]
 800587c:	079b      	lsls	r3, r3, #30
 800587e:	d413      	bmi.n	80058a8 <_printf_i+0x22c>
 8005880:	68e0      	ldr	r0, [r4, #12]
 8005882:	9b03      	ldr	r3, [sp, #12]
 8005884:	4298      	cmp	r0, r3
 8005886:	bfb8      	it	lt
 8005888:	4618      	movlt	r0, r3
 800588a:	e7a6      	b.n	80057da <_printf_i+0x15e>
 800588c:	2301      	movs	r3, #1
 800588e:	4632      	mov	r2, r6
 8005890:	4649      	mov	r1, r9
 8005892:	4640      	mov	r0, r8
 8005894:	47d0      	blx	sl
 8005896:	3001      	adds	r0, #1
 8005898:	d09d      	beq.n	80057d6 <_printf_i+0x15a>
 800589a:	3501      	adds	r5, #1
 800589c:	68e3      	ldr	r3, [r4, #12]
 800589e:	9903      	ldr	r1, [sp, #12]
 80058a0:	1a5b      	subs	r3, r3, r1
 80058a2:	42ab      	cmp	r3, r5
 80058a4:	dcf2      	bgt.n	800588c <_printf_i+0x210>
 80058a6:	e7eb      	b.n	8005880 <_printf_i+0x204>
 80058a8:	2500      	movs	r5, #0
 80058aa:	f104 0619 	add.w	r6, r4, #25
 80058ae:	e7f5      	b.n	800589c <_printf_i+0x220>
 80058b0:	08005a6f 	.word	0x08005a6f
 80058b4:	08005a80 	.word	0x08005a80

080058b8 <memmove>:
 80058b8:	4288      	cmp	r0, r1
 80058ba:	b510      	push	{r4, lr}
 80058bc:	eb01 0402 	add.w	r4, r1, r2
 80058c0:	d902      	bls.n	80058c8 <memmove+0x10>
 80058c2:	4284      	cmp	r4, r0
 80058c4:	4623      	mov	r3, r4
 80058c6:	d807      	bhi.n	80058d8 <memmove+0x20>
 80058c8:	1e43      	subs	r3, r0, #1
 80058ca:	42a1      	cmp	r1, r4
 80058cc:	d008      	beq.n	80058e0 <memmove+0x28>
 80058ce:	f811 2b01 	ldrb.w	r2, [r1], #1
 80058d2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80058d6:	e7f8      	b.n	80058ca <memmove+0x12>
 80058d8:	4601      	mov	r1, r0
 80058da:	4402      	add	r2, r0
 80058dc:	428a      	cmp	r2, r1
 80058de:	d100      	bne.n	80058e2 <memmove+0x2a>
 80058e0:	bd10      	pop	{r4, pc}
 80058e2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80058e6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80058ea:	e7f7      	b.n	80058dc <memmove+0x24>

080058ec <_sbrk_r>:
 80058ec:	b538      	push	{r3, r4, r5, lr}
 80058ee:	2300      	movs	r3, #0
 80058f0:	4d05      	ldr	r5, [pc, #20]	@ (8005908 <_sbrk_r+0x1c>)
 80058f2:	4604      	mov	r4, r0
 80058f4:	4608      	mov	r0, r1
 80058f6:	602b      	str	r3, [r5, #0]
 80058f8:	f7fa ff62 	bl	80007c0 <_sbrk>
 80058fc:	1c43      	adds	r3, r0, #1
 80058fe:	d102      	bne.n	8005906 <_sbrk_r+0x1a>
 8005900:	682b      	ldr	r3, [r5, #0]
 8005902:	b103      	cbz	r3, 8005906 <_sbrk_r+0x1a>
 8005904:	6023      	str	r3, [r4, #0]
 8005906:	bd38      	pop	{r3, r4, r5, pc}
 8005908:	20001c4c 	.word	0x20001c4c

0800590c <memchr>:
 800590c:	4603      	mov	r3, r0
 800590e:	b510      	push	{r4, lr}
 8005910:	b2c9      	uxtb	r1, r1
 8005912:	4402      	add	r2, r0
 8005914:	4293      	cmp	r3, r2
 8005916:	4618      	mov	r0, r3
 8005918:	d101      	bne.n	800591e <memchr+0x12>
 800591a:	2000      	movs	r0, #0
 800591c:	e003      	b.n	8005926 <memchr+0x1a>
 800591e:	7804      	ldrb	r4, [r0, #0]
 8005920:	3301      	adds	r3, #1
 8005922:	428c      	cmp	r4, r1
 8005924:	d1f6      	bne.n	8005914 <memchr+0x8>
 8005926:	bd10      	pop	{r4, pc}

08005928 <_realloc_r>:
 8005928:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800592c:	4607      	mov	r7, r0
 800592e:	4614      	mov	r4, r2
 8005930:	460d      	mov	r5, r1
 8005932:	b921      	cbnz	r1, 800593e <_realloc_r+0x16>
 8005934:	4611      	mov	r1, r2
 8005936:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800593a:	f7ff bc49 	b.w	80051d0 <_malloc_r>
 800593e:	b92a      	cbnz	r2, 800594c <_realloc_r+0x24>
 8005940:	f7ff fbdc 	bl	80050fc <_free_r>
 8005944:	4625      	mov	r5, r4
 8005946:	4628      	mov	r0, r5
 8005948:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800594c:	f000 f81a 	bl	8005984 <_malloc_usable_size_r>
 8005950:	4284      	cmp	r4, r0
 8005952:	4606      	mov	r6, r0
 8005954:	d802      	bhi.n	800595c <_realloc_r+0x34>
 8005956:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800595a:	d8f4      	bhi.n	8005946 <_realloc_r+0x1e>
 800595c:	4621      	mov	r1, r4
 800595e:	4638      	mov	r0, r7
 8005960:	f7ff fc36 	bl	80051d0 <_malloc_r>
 8005964:	4680      	mov	r8, r0
 8005966:	b908      	cbnz	r0, 800596c <_realloc_r+0x44>
 8005968:	4645      	mov	r5, r8
 800596a:	e7ec      	b.n	8005946 <_realloc_r+0x1e>
 800596c:	42b4      	cmp	r4, r6
 800596e:	4622      	mov	r2, r4
 8005970:	4629      	mov	r1, r5
 8005972:	bf28      	it	cs
 8005974:	4632      	movcs	r2, r6
 8005976:	f7ff fbb3 	bl	80050e0 <memcpy>
 800597a:	4629      	mov	r1, r5
 800597c:	4638      	mov	r0, r7
 800597e:	f7ff fbbd 	bl	80050fc <_free_r>
 8005982:	e7f1      	b.n	8005968 <_realloc_r+0x40>

08005984 <_malloc_usable_size_r>:
 8005984:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005988:	1f18      	subs	r0, r3, #4
 800598a:	2b00      	cmp	r3, #0
 800598c:	bfbc      	itt	lt
 800598e:	580b      	ldrlt	r3, [r1, r0]
 8005990:	18c0      	addlt	r0, r0, r3
 8005992:	4770      	bx	lr

08005994 <_init>:
 8005994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005996:	bf00      	nop
 8005998:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800599a:	bc08      	pop	{r3}
 800599c:	469e      	mov	lr, r3
 800599e:	4770      	bx	lr

080059a0 <_fini>:
 80059a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059a2:	bf00      	nop
 80059a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80059a6:	bc08      	pop	{r3}
 80059a8:	469e      	mov	lr, r3
 80059aa:	4770      	bx	lr
