[
	{
		"original_line": "	 if (vtrans > vlogic_high || vtrans < vlogic_low) begin", 
		"bug_line": "	 if (vtrans > vlogic_high || vtrans < vlogic_low begin",
		"error_description": "Missing closing parenthesis ')' for the conditional expression before 'begin' keyword"
	},
	{
		"original_line": "module xnor_gate(vin1, vin2, vout);", 
		"bug_line": "moduel xnor_gate(vin1, vin2, vout);",
		"error_description": "Misspelled keyword 'module' as 'moduel', which is an unrecognized token in VerilogA syntax."
	},
	{
		"original_line": "	    $display("Inconsistent $threshold specification w/logic family.\n");", 
		"bug_line": "	    $display("Inconsistent $threshold specification w/logic family.\n")",
		"error_description": "Missing semicolon at the end of the statement. Verilog-A requires all statements to be terminated with a semicolon."
	},
	{
		"original_line": "parameter real tfall = 1u from (0:inf);", 
		"bug_line": "parameter real tfall = 1u from (0:inf)",
		"error_description": "Missing semicolon at the end of the parameter declaration"
	},
	{
		"original_line": "	 if (vlogic_high < vlogic_low) begin", 
		"bug_line": "	 if (vlogic_high < vlogic_low begin",
		"error_description": "Missing closing parenthesis ')' in conditional expression"
	},
	{
		"original_line": "	 if (vlogic_high < vlogic_low) begin", 
		"bug_line": "	 if (vlogic_high << vlogic_low) begin",
		"error_description": "Used bitwise shift operator '<<' instead of comparison operator '<' between real-valued parameters"
	},
	{
		"original_line": "parameter real vlogic_high = 5;", 
		"bug_line": "parameter real vlogic_high = 5",
		"error_description": "Missing semicolon at the end of the parameter declaration, causing a syntax error as subsequent tokens become unexpected"
	},
	{
		"original_line": "module xnor_gate(vin1, vin2, vout);", 
		"bug_line": "moduel xnor_gate(vin1, vin2, vout);",
		"error_description": "Misspelled 'module' keyword as 'moduel' causing invalid module declaration syntax"
	},
	{
		"original_line": "parameter real tdel = 2u from [0:inf);", 
		"bug_line": "parameter real tdel = 2x from [0:inf);",
		"error_description": "Invalid unit 'x' (must be one of the recognized units such as 'u', 'n', 'p', etc.)"
	},
	{
		"original_line": "output vout;", 
		"bug_line": "output vout",
		"error_description": "Missing semicolon at the end of the output declaration, violating Verilog-A's statement termination requirement."
	},
	{
		"original_line": "	    $display("Inconsistent $threshold specification w/logic family.\n");", 
		"bug_line": "	    $display("Inconsistent $threshold specification w/logic family.\n);",
		"error_description": "Unterminated string literal due to missing closing double quote after the newline escape sequence"
	},
	{
		"original_line": "    $display("Inconsistent $threshold specification w/logic family.\n");", 
		"bug_line": "    $display("Inconsistent $threshold specification w/logic family.\n;",
		"error_description": "Unterminated string literal due to missing closing double quote before the semicolon"
	},
	{
		"original_line": "@ (cross(V(vin1) - vtrans, 1))  logic1 = 1;", 
		"bug_line": "@ (cross(V(vin1) - vtrans; 1))  logic1 = 1;",
		"error_description": "Replaced comma with semicolon in cross function argument list, causing invalid syntax due to unexpected token inside function parameters"
	},
	{
		"original_line": "parameter real vtrans = 1.4;", 
		"bug_line": "parameter real vtrans = 1..4;",
		"error_description": "Invalid real number format with consecutive decimal points"
	},
	{
		"original_line": "      V(vout) <+ transition( vout_val, tdel, trise, tfall);", 
		"bug_line": "      V(vout) <+ transition( vout_val, tdel, trise tfall);",
		"error_description": "Missing comma between function arguments 'trise' and 'tfall'"
	},
	{
		"original_line": "	    $display("Inconsistent $threshold specification w/logic family.\n");", 
		"bug_line": "	    $display("Inconsistent $threshold specification w/logic family.\n")",
		"error_description": "Missing semicolon at statement termination. VerilogA requires all statements to end with semicolons."
	},
	{
		"original_line": "electrical vin1, vin2, vout;", 
		"bug_line": "electrical vin1, vin2, vout",
		"error_description": "Missing semicolon at the end of the declaration statement"
	},
	{
		"original_line": "    $display("Range specification error.  vlogic_high = (%E) less than vlogic_low = (%E).\n", vlogic_high, vlogic_low );", 
		"bug_line": "    $display("Range specification error.  vlogic_high = (%E) less than vlogic_low = (%E).\n", vlogic_high, vlogic_low ;",
		"error_description": "Missing closing parenthesis for $display function call. The line ends with a semicolon inside the argument list instead of after the closing parenthesis."
	},
	{
		"original_line": "parameter real tfall = 1u from (0:inf);", 
		"bug_line": "parameter real tfall = 1u from (0:inf;",
		"error_description": "Missing closing parenthesis in range expression. The opening parenthesis '(' at the start of (0:inf is never closed, causing unbalanced parentheses syntax error."
	},
	{
		"original_line": "   real vout_val;", 
		"bug_line": "   real vout_val",
		"error_description": "Missing semicolon at the end of the variable declaration statement."
	}
]