// Module: D_flipflop.v

module D_flipflop (
      input clk, 
      input reset,
      input d,
      output q,
      output qbar
);
  // Signal Definitions 

reg q_i;  // This is the special internal signal for output port q

//Main module description 

// Output being assigned at rising edge with an asynchronous reset ability 
// Note the proper indentation levels.
always @(posedge clk or posedge reset)
begin 
  // Asynchronous reset when reset goes high else assign d to q_i on positive clock edge
  if (reset)   // 
    q_i <= 1'b0;
  else 
    q_i <= d;  
end

assign qbar = ~q_i;    // Complemented output

assign q = q_i;     // assign the output q to its placeholder internal signal

endmodule

