#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Jun  7 17:13:43 2023
# Process ID: 14472
# Current directory: C:/Users/user/Downloads/VivadoProject-b41ae99e29e7bab9284d276400d32d3d6f0c61fb/VivadoProject-b41ae99e29e7bab9284d276400d32d3d6f0c61fb/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log scan_7_seg.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source scan_7_seg.tcl
# Log file: C:/Users/user/Downloads/VivadoProject-b41ae99e29e7bab9284d276400d32d3d6f0c61fb/VivadoProject-b41ae99e29e7bab9284d276400d32d3d6f0c61fb/project_1/project_1.runs/synth_1/scan_7_seg.vds
# Journal file: C:/Users/user/Downloads/VivadoProject-b41ae99e29e7bab9284d276400d32d3d6f0c61fb/VivadoProject-b41ae99e29e7bab9284d276400d32d3d6f0c61fb/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source scan_7_seg.tcl -notrace
Command: synth_design -top scan_7_seg -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11576
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1035.668 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'scan_7_seg' [C:/Users/user/Downloads/VivadoProject-b41ae99e29e7bab9284d276400d32d3d6f0c61fb/VivadoProject-b41ae99e29e7bab9284d276400d32d3d6f0c61fb/project_1/project_1.srcs/sources_1/new/scan_7_seg.v:23]
INFO: [Synth 8-6157] synthesizing module 'random_generator' [C:/Users/user/Downloads/VivadoProject-b41ae99e29e7bab9284d276400d32d3d6f0c61fb/VivadoProject-b41ae99e29e7bab9284d276400d32d3d6f0c61fb/project_1/project_1.srcs/sources_1/new/random_generator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'random_generator' (1#1) [C:/Users/user/Downloads/VivadoProject-b41ae99e29e7bab9284d276400d32d3d6f0c61fb/VivadoProject-b41ae99e29e7bab9284d276400d32d3d6f0c61fb/project_1/project_1.srcs/sources_1/new/random_generator.v:23]
INFO: [Synth 8-6157] synthesizing module 'scan' [C:/Users/user/Downloads/VivadoProject-b41ae99e29e7bab9284d276400d32d3d6f0c61fb/VivadoProject-b41ae99e29e7bab9284d276400d32d3d6f0c61fb/project_1/project_1.srcs/sources_1/new/scan.v:26]
INFO: [Synth 8-6155] done synthesizing module 'scan' (2#1) [C:/Users/user/Downloads/VivadoProject-b41ae99e29e7bab9284d276400d32d3d6f0c61fb/VivadoProject-b41ae99e29e7bab9284d276400d32d3d6f0c61fb/project_1/project_1.srcs/sources_1/new/scan.v:26]
INFO: [Synth 8-6157] synthesizing module 'led_decoder' [C:/Users/user/Downloads/VivadoProject-b41ae99e29e7bab9284d276400d32d3d6f0c61fb/VivadoProject-b41ae99e29e7bab9284d276400d32d3d6f0c61fb/project_1/project_1.srcs/sources_1/new/led_decoder.v:23]
	Parameter _1 bound to: 8'b00000110 
	Parameter _3 bound to: 8'b01001111 
	Parameter _5 bound to: 8'b01101101 
	Parameter _7 bound to: 8'b00000111 
	Parameter _9 bound to: 8'b01101111 
	Parameter __ bound to: 8'b01000000 
INFO: [Synth 8-6155] done synthesizing module 'led_decoder' (3#1) [C:/Users/user/Downloads/VivadoProject-b41ae99e29e7bab9284d276400d32d3d6f0c61fb/VivadoProject-b41ae99e29e7bab9284d276400d32d3d6f0c61fb/project_1/project_1.srcs/sources_1/new/led_decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_1khz' [C:/Users/user/Downloads/VivadoProject-b41ae99e29e7bab9284d276400d32d3d6f0c61fb/VivadoProject-b41ae99e29e7bab9284d276400d32d3d6f0c61fb/project_1/project_1.srcs/sources_1/new/clk_1khz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_1khz' (4#1) [C:/Users/user/Downloads/VivadoProject-b41ae99e29e7bab9284d276400d32d3d6f0c61fb/VivadoProject-b41ae99e29e7bab9284d276400d32d3d6f0c61fb/project_1/project_1.srcs/sources_1/new/clk_1khz.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_quarter_hz' [C:/Users/user/Downloads/VivadoProject-b41ae99e29e7bab9284d276400d32d3d6f0c61fb/VivadoProject-b41ae99e29e7bab9284d276400d32d3d6f0c61fb/project_1/project_1.srcs/sources_1/new/clk_quarter_hz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_quarter_hz' (5#1) [C:/Users/user/Downloads/VivadoProject-b41ae99e29e7bab9284d276400d32d3d6f0c61fb/VivadoProject-b41ae99e29e7bab9284d276400d32d3d6f0c61fb/project_1/project_1.srcs/sources_1/new/clk_quarter_hz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'scan_7_seg' (6#1) [C:/Users/user/Downloads/VivadoProject-b41ae99e29e7bab9284d276400d32d3d6f0c61fb/VivadoProject-b41ae99e29e7bab9284d276400d32d3d6f0c61fb/project_1/project_1.srcs/sources_1/new/scan_7_seg.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1035.668 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1035.668 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1035.668 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1035.668 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/user/Downloads/VivadoProject-b41ae99e29e7bab9284d276400d32d3d6f0c61fb/VivadoProject-b41ae99e29e7bab9284d276400d32d3d6f0c61fb/project_1/project_1.srcs/constrs_1/new/slot_machine.xdc]
Finished Parsing XDC File [C:/Users/user/Downloads/VivadoProject-b41ae99e29e7bab9284d276400d32d3d6f0c61fb/VivadoProject-b41ae99e29e7bab9284d276400d32d3d6f0c61fb/project_1/project_1.srcs/constrs_1/new/slot_machine.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/user/Downloads/VivadoProject-b41ae99e29e7bab9284d276400d32d3d6f0c61fb/VivadoProject-b41ae99e29e7bab9284d276400d32d3d6f0c61fb/project_1/project_1.srcs/constrs_1/new/slot_machine.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/scan_7_seg_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/scan_7_seg_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1145.348 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1145.348 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1145.348 ; gain = 109.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1145.348 ; gain = 109.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1145.348 ; gain = 109.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1145.348 ; gain = 109.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   24 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   24 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	  16 Input    7 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1145.348 ; gain = 109.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1145.348 ; gain = 109.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1145.348 ; gain = 109.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1150.172 ; gain = 114.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1155.035 ; gain = 119.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1155.035 ; gain = 119.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1155.035 ; gain = 119.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1155.035 ; gain = 119.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1155.035 ; gain = 119.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1155.035 ; gain = 119.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    14|
|3     |LUT1   |     3|
|4     |LUT2   |     3|
|5     |LUT3   |    27|
|6     |LUT4   |    22|
|7     |LUT6   |    23|
|8     |FDCE   |    70|
|9     |FDPE   |    20|
|10    |FDRE   |     5|
|11    |FDSE   |     1|
|12    |IBUF   |     3|
|13    |OBUF   |    20|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1155.035 ; gain = 119.367
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1155.035 ; gain = 9.688
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1155.035 ; gain = 119.367
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1166.891 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1173.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1173.469 ; gain = 137.801
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/Downloads/VivadoProject-b41ae99e29e7bab9284d276400d32d3d6f0c61fb/VivadoProject-b41ae99e29e7bab9284d276400d32d3d6f0c61fb/project_1/project_1.runs/synth_1/scan_7_seg.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file scan_7_seg_utilization_synth.rpt -pb scan_7_seg_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun  7 17:14:24 2023...
