// Seed: 1818383271
module module_0 (
    input uwire id_0,
    output wor id_1,
    output wor id_2,
    input wire id_3,
    input tri id_4,
    input tri id_5,
    output wand id_6,
    input wire id_7,
    input tri id_8,
    input uwire id_9,
    output tri0 id_10,
    input wor id_11,
    input tri1 id_12
    , id_15,
    output supply1 id_13
);
  assign id_13 = 1;
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1,
    input wand id_2,
    input supply1 id_3,
    input tri0 id_4,
    output wor id_5,
    output tri0 id_6
);
  assign id_1 = 1;
  module_0(
      id_3, id_5, id_6, id_2, id_3, id_0, id_1, id_0, id_2, id_4, id_1, id_2, id_4, id_6
  );
endmodule
