# Implementation_of_MIPS
MIPS 5-stage pipeline implementation
Designing and implementing MIPS processor using verilog within the course of Computer and Hardware Design. 
