# compile verilog/system verilog design source files
verilog xil_defaultlib "C:/Users/ECE/Desktop/project5/project5.srcs/sources_1/imports/project5_files/constants.v" "../../../project5.srcs/sources_1/imports/project5_files/memory.v" --include "../../../project5.srcs/sources_1/imports/project5_files"
verilog xil_defaultlib "C:/Users/ECE/Desktop/project5/project5.srcs/sources_1/imports/project5_files/constants.v" "../../../project5.srcs/sources_1/imports/project5_files/cpu.v" --include "../../../project5.srcs/sources_1/imports/project5_files"
verilog xil_defaultlib "C:/Users/ECE/Desktop/project5/project5.srcs/sources_1/imports/project5_files/constants.v" "../../../project5.srcs/sim_1/imports/project5_files/cpu_tb.v" --include "../../../project5.srcs/sources_1/imports/project5_files"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
