
---------- Begin Simulation Statistics ----------
final_tick                               1753780187500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 247756                       # Simulator instruction rate (inst/s)
host_mem_usage                                4666824                       # Number of bytes of host memory used
host_op_rate                                   492038                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6054.34                       # Real time elapsed on the host
host_tick_rate                              108301170                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1500000001                       # Number of instructions simulated
sim_ops                                    2978968013                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.655692                       # Number of seconds simulated
sim_ticks                                655692347000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    78                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     10185466                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      20349593                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    165157286                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect       175773                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect     10657621                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    149617570                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     70313398                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups    165157286                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses     94843888                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       191738929                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        19875450                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted      8639385                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         684697945                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        424417770                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts     10919516                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          130886021                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      70739801                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         9011                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    319645322                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    500000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps      996981525                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   1142132730                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.872912                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.194373                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    934759402     81.84%     81.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     37168900      3.25%     85.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     15523681      1.36%     86.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     34764374      3.04%     89.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     18845396      1.65%     91.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     10805755      0.95%     92.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      7534580      0.66%     92.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     11990841      1.05%     93.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     70739801      6.19%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1142132730                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            1876816                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     13094114                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         992433043                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             146304457                       # Number of loads committed
system.switch_cpus.commit.membars                 560                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass      4430607      0.44%      0.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    800857666     80.33%     80.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       641434      0.06%     80.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv      1361277      0.14%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         5444      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu           46      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        38154      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt           46      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult           23      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    145465116     14.59%     95.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     42354052      4.25%     99.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       839341      0.08%     99.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       988318      0.10%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    996981524                       # Class of committed instruction
system.switch_cpus.commit.refs              189646827                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           500000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             996981524                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.622769                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.622769                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     783226706                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts     1437309140                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        183632680                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         183210728                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles       11194731                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles      31552273                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses           182545883                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               3431555                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            57774557                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                206398                       # TLB misses on write requests
system.switch_cpus.fetch.Branches           191738929                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         104282772                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             974379811                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes       5167177                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles       113643                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts              755517414                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles       312692                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingQuiesceStallCycles        13999                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.PendingTrapStallCycles      1739472                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles        22389462                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                 92                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.branchRate          0.146211                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    205062684                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     90188848                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.576122                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   1192817124                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.266797                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.709901                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        946153755     79.32%     79.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         12445676      1.04%     80.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         22752063      1.91%     82.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         15204674      1.27%     83.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         13762642      1.15%     84.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         18298489      1.53%     86.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         18351164      1.54%     87.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         15945722      1.34%     89.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        129902939     10.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1192817124                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           5861669                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          5406283                       # number of floating regfile writes
system.switch_cpus.idleCycles               118567570                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts     13877213                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        147692188                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.923066                       # Inst execution rate
system.switch_cpus.iew.exec_refs            240354631                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           57738567                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       527166831                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     203024356                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts        55756                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       847015                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     67227156                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   1322203812                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     182616064                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     21570651                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    1210494902                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        3949897                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       8800278                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles       11194731                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      14585103                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       117201                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     17954925                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses        60846                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        52926                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        35485                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     56719881                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     23884785                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        52926                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect     11506165                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      2371048                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        1405981090                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            1195473552                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.616079                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         866195785                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.911612                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             1202836685                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       1774601091                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       983936399                       # number of integer regfile writes
system.switch_cpus.ipc                       0.381276                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.381276                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass     10392276      0.84%      0.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     971916087     78.89%     79.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       687205      0.06%     79.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       1619851      0.13%     79.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        20629      0.00%     79.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            1      0.00%     79.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            4      0.00%     79.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            4      0.00%     79.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     79.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv           18      0.00%     79.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     79.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd         1567      0.00%     79.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       157611      0.01%     79.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     79.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         4015      0.00%     79.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        81027      0.01%     79.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     79.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     79.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt        31411      0.00%     79.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult         8846      0.00%     79.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     79.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     79.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     79.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    181815197     14.76%     94.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     54153401      4.40%     99.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      5749197      0.47%     99.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      5427208      0.44%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1232065555                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        13381320                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     24948659                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     10547947                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     24431462                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            31269598                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.025380                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        27298376     87.30%     87.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     87.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         984610      3.15%     90.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       1092886      3.50%     93.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1586599      5.07%     99.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       307127      0.98%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     1239561557                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   3666488182                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1184925605                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   1623042686                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         1321958189                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        1232065555                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded       245623                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    325222141                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      3219011                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       236612                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    391037808                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   1192817124                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.032904                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.985522                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    858314299     71.96%     71.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     53664308      4.50%     76.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     71868035      6.03%     82.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     50976523      4.27%     86.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     43740695      3.67%     90.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     32279176      2.71%     93.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     39092207      3.28%     96.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     32231342      2.70%     99.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     10650539      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1192817124                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.939515                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses           104577673                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses               1288833                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      7964168                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      5329734                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    203024356                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     67227156                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       537201143                       # number of misc regfile reads
system.switch_cpus.numCycles               1311384694                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       705384884                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    1196710614                       # Number of HB maps that are committed
system.switch_cpus.rename.FullRegisterEvents            8                       # Number of times there has been no free registers
system.switch_cpus.rename.IQFullEvents       38782412                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        196493158                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       11616882                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents       4996753                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    3558889032                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     1398408971                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   1630527670                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         197922291                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       20986057                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles       11194731                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      81488749                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        433816838                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      8114011                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups   2112349091                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles       333306                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         1876                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         137525960                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         2083                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads           2384967948                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2684483825                       # The number of ROB writes
system.switch_cpus.timesIdled                 2519045                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests       396505                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        36544                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     16449279                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1412193                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     32960766                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1448737                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1753780187500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            9872851                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       528526                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9639763                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             6991                       # Transaction distribution
system.membus.trans_dist::ReadExReq            301462                       # Transaction distribution
system.membus.trans_dist::ReadExResp           301462                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       9872851                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     30523906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     30523906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               30523906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    684981696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    684981696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               684981696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10181304                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10181304    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10181304                       # Request fanout histogram
system.membus.reqLayer2.occupancy         24826202571                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy        53841243250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.2                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 1753780187500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1753780187500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1753780187500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1753780187500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          15926120                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1900860                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      5563976                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        20188984                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           37919                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          37919                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           553283                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          553283                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       5599935                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10326185                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     16722494                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     32714242                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              49436736                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    711843776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    784115328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1495959104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        11251728                       # Total snoops (count)
system.tol2bus.snoopTraffic                  36472192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         27727698                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.067867                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.256704                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               25882455     93.35%     93.35% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1808699      6.52%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  36544      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           27727698                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        23417002879                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16341057197                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        8406633012                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1753780187500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst      4189615                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      2072372                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6261987                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst      4189615                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      2072372                       # number of overall hits
system.l2.overall_hits::total                 6261987                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst      1368968                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      8807096                       # number of demand (read+write) misses
system.l2.demand_misses::total               10176064                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst      1368968                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      8807096                       # number of overall misses
system.l2.overall_misses::total              10176064                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst 115859143500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 725973258000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     841832401500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst 115859143500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 725973258000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    841832401500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst      5558583                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data     10879468                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             16438051                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst      5558583                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     10879468                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            16438051                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.246280                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.809515                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.619055                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.246280                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.809515                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.619055                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 84632.470226                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 82430.492185                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82726.720420                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 84632.470226                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 82430.492185                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82726.720420                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              528526                       # number of writebacks
system.l2.writebacks::total                    528526                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.inst          856                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus.data           43                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 899                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.inst          856                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data           43                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                899                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst      1368112                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      8807053                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10175165                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst      1368112                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      8807053                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10175165                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst 102131423005                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 637900131000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 740031554005                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst 102131423005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 637900131000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 740031554005                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.246126                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.809511                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.619001                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.246126                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.809511                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.619001                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 74651.361150                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72430.599770                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72729.194466                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 74651.361150                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72430.599770                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72729.194466                       # average overall mshr miss latency
system.l2.replacements                       11210376                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1372334                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1372334                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1372334                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1372334                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      5514652                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          5514652                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      5514652                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      5514652                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       303172                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        303172                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data        31780                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                31780                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data         6139                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               6139                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus.data     48222500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     48222500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus.data        37919                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            37919                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.161898                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.161898                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus.data  7855.106695                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7855.106695                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data         6139                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          6139                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data    120457998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    120457998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.161898                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.161898                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 19621.762176                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19621.762176                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data       250969                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                250969                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       302314                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              302314                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  24142055500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   24142055500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       553283                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            553283                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.546400                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.546400                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 79857.550428                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79857.550428                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       302314                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         302314                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  21118915500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  21118915500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.546400                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.546400                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 69857.550428                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69857.550428                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst      4189615                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            4189615                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst      1368968                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1368968                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst 115859143500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 115859143500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst      5558583                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        5558583                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.246280                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.246280                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 84632.470226                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84632.470226                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.inst          856                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           856                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst      1368112                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1368112                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst 102131423005                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 102131423005                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.246126                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.246126                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 74651.361150                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74651.361150                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1821403                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1821403                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      8504782                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         8504782                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 701831202500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 701831202500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data     10326185                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10326185                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.823613                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.823613                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82521.950886                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82521.950886                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data           43                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           43                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      8504739                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      8504739                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 616781215500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 616781215500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.823609                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.823609                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72522.062758                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72522.062758                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1753780187500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                    32467672                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  11210376                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.896216                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     209.850318                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.011742                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.148116                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   292.131286                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1545.858538                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.102466                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.142642                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.754814                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          174                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1492                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          382                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 535579128                       # Number of tag accesses
system.l2.tags.data_accesses                535579128                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1753780187500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst     87559168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data    563596864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          651156032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst     87559168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      87559168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     33825664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        33825664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst      1368112                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      8806201                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10174313                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       528526                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             528526                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst    133536968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    859544673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             993081641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    133536968                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        133536968                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       51587706                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             51587706                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       51587706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    133536968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    859544673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1044669347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    525719.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples   1367447.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   8753032.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002563378500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        32174                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        32174                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            20187331                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             494011                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    10174313                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     528526                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10174313                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   528526                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  53834                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2807                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            652905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            705909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            484158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            695174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            607971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            611952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            658150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            469195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            845257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            705839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           558895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           652169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           578379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           680058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           697489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           516979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             15870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            111011                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             30044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             15813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             20230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             14384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             42801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             23726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             41581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             40633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            19295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            27197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            42339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            21569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            30013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            29193                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.59                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.37                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 130141484000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                50602395000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            319900465250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12859.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31609.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7711432                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  291128                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                55.38                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              10174313                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               528526                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6020714                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2628576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1214164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  240981                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   12974                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    2608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     343                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  29191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  31980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  32333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  32395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  32351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  32344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  32459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  32425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  32498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  32642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  32515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  32694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  33220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  32331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  32267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  32181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2643610                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    257.735711                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   162.578507                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   271.613823                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1031966     39.04%     39.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       673460     25.48%     64.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       296101     11.20%     75.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       211063      7.98%     83.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       117563      4.45%     88.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        72343      2.74%     90.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        57022      2.16%     93.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        32592      1.23%     94.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       151500      5.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2643610                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        32174                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     314.553926                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    132.501561                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    990.695717                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        30988     96.31%     96.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047          270      0.84%     97.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071          152      0.47%     97.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095           89      0.28%     97.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119          187      0.58%     98.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143          192      0.60%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167          187      0.58%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191           44      0.14%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215           24      0.07%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239            9      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263            9      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-13311            6      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-14335            5      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-15359            5      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-21503            7      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         32174                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        32174                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.339249                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.321407                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.789192                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            26722     83.05%     83.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              777      2.41%     85.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4026     12.51%     97.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              530      1.65%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              102      0.32%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               14      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         32174                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              647710656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3445376                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                33644736                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               651156032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33825664                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       987.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        51.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    993.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     51.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  655692148500                       # Total gap between requests
system.mem_ctrls.avgGap                      61263.39                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst     87516608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data    560194048                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     33644736                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 133472059.572475075722                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 854355019.641551494598                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 51311771.677579149604                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst      1368112                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      8806201                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       528526                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst  45772930000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 274127535250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 15913166633250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     33457.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     31128.92                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  30108578.64                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           9376854900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4983908985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         37378364100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1314500400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     51759449040.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     277777560210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      17867866080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       400458503715                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        610.741464                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  44026470500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  21894860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 589771016500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           9498577620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5048590965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         34881855960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1429648380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     51759449040.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     280958609940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      15189077760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       398765809665                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        608.159927                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  37023266750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  21894860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 596774220250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    1098087840500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   655692347000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1753780187500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1206614212                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     97652132                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1304266344                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1206614212                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     97652132                       # number of overall hits
system.cpu.icache.overall_hits::total      1304266344                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      7576016                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst      6630252                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       14206268                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      7576016                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst      6630252                       # number of overall misses
system.cpu.icache.overall_misses::total      14206268                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst 205697387407                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 205697387407                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst 205697387407                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 205697387407                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1214190228                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    104282384                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1318472612                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1214190228                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    104282384                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1318472612                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006240                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.063580                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010775                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006240                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.063580                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010775                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 31024.067774                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14479.340204                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 31024.067774                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14479.340204                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs      1146408                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs             38783                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    29.559549                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks     13139480                       # number of writebacks
system.cpu.icache.writebacks::total          13139480                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst      1030317                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total      1030317                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst      1030317                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total      1030317                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst      5599935                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      5599935                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst      5599935                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      5599935                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst 168638550758                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 168638550758                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst 168638550758                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 168638550758                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.053700                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004247                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.053700                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004247                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 30114.376463                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 30114.376463                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 30114.376463                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 30114.376463                       # average overall mshr miss latency
system.cpu.icache.replacements               13139480                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1206614212                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     97652132                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1304266344                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      7576016                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst      6630252                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      14206268                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst 205697387407                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 205697387407                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1214190228                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    104282384                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1318472612                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006240                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.063580                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010775                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 31024.067774                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14479.340204                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst      1030317                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total      1030317                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst      5599935                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      5599935                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst 168638550758                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 168638550758                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.053700                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004247                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 30114.376463                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 30114.376463                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1753780187500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.349591                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1317329729                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          13175442                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             99.983722                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   320.685097                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   190.664494                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.626338                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.372392                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998730                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          443                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5287066399                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5287066399                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1753780187500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1753780187500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1753780187500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1753780187500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1753780187500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1753780187500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1753780187500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    365980450                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    181191375                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        547171825                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    366243289                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    182354291                       # number of overall hits
system.cpu.dcache.overall_hits::total       548597580                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     18856491                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     24610276                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       43466767                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     18880258                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     24650586                       # number of overall misses
system.cpu.dcache.overall_misses::total      43530844                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 1681127426802                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1681127426802                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 1681127426802                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1681127426802                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    384836941                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    205801651                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    590638592                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    385123547                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    207004877                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    592128424                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.048999                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.119583                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073593                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.049024                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.119082                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073516                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 68309.978596                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38676.155206                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 68198.274345                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38619.224263                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     34765628                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       537261                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            327057                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            4633                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   106.298376                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   115.963954                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      4420491                       # number of writebacks
system.cpu.dcache.writebacks::total           4420491                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     13707240                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     13707240                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     13707240                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     13707240                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     10903036                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     10903036                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     10916943                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     10916943                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 764548890802                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 764548890802                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 765361326802                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 765361326802                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.052978                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018460                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.052738                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018437                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 70122.568687                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70122.568687                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 70107.659883                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70107.659883                       # average overall mshr miss latency
system.cpu.dcache.replacements               29759214                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    272114231                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    138435100                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       410549331                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     17499738                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     24001478                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      41501216                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 1651917219500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1651917219500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    289613969                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    162436578                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    452050547                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.060424                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.147759                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.091807                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 68825.645633                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39804.067898                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     13687987                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     13687987                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     10313491                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     10313491                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 736276267000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 736276267000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.063492                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022815                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 71389.626170                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71389.626170                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     93866219                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     42756275                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      136622494                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1356753                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       608798                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1965551                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  29210207302                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  29210207302                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     95222972                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     43365073                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    138588045                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.014248                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014039                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014183                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 47980.130194                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14861.078294                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        19253                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        19253                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       589545                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       589545                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  28272623802                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  28272623802                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.013595                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004254                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 47956.684904                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 47956.684904                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       262839                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data      1162916                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1425755                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        23767                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        40310                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        64077                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       286606                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data      1203226                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1489832                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.082926                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.033502                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.043010                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        13907                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        13907                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    812436000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    812436000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.011558                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.009335                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 58419.213346                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 58419.213346                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1753780187500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.994397                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           578377927                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          29759214                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.435255                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   320.582485                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   191.411912                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.626138                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.373851                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999989                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          174                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          328                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2398273422                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2398273422                       # Number of data accesses

---------- End Simulation Statistics   ----------
