\doxysection{RNG\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_r_n_g___type_def}{}\label{struct_r_n_g___type_def}\index{RNG\_TypeDef@{RNG\_TypeDef}}


RNG.  




{\ttfamily \#include $<$stm32f407xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_n_g___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_n_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_n_g___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
RNG. 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00783}{783}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.



\doxysubsection{Field Documentation}
\Hypertarget{struct_r_n_g___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\index{RNG\_TypeDef@{RNG\_TypeDef}!CR@{CR}}
\index{CR@{CR}!RNG\_TypeDef@{RNG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \label{struct_r_n_g___type_def_ab40c89c59391aaa9d9a8ec011dd0907a} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

RNG control register, Address offset\+: 0x00 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00785}{785}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{struct_r_n_g___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}\index{RNG\_TypeDef@{RNG\_TypeDef}!DR@{DR}}
\index{DR@{DR}!RNG\_TypeDef@{RNG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DR}{DR}}
{\footnotesize\ttfamily \label{struct_r_n_g___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DR}

RNG data register, Address offset\+: 0x08 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00787}{787}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{struct_r_n_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}\index{RNG\_TypeDef@{RNG\_TypeDef}!SR@{SR}}
\index{SR@{SR}!RNG\_TypeDef@{RNG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \label{struct_r_n_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SR}

RNG status register, Address offset\+: 0x04 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00786}{786}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Inc/\mbox{\hyperlink{stm32f407xx_8h}{stm32f407xx.\+h}}\end{DoxyCompactItemize}
