--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/readout/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v
3 -s 1 -n 3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr
glib_top.pcf -ucf mpa.ucf

Design file:              glib_top.ncd
Physical constraint file: glib_top.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint PATH "TS_clk160from1252ipb_clk_path" 
   TIG; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_clk3202sysclk_path" TIG; 
   ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y6.I
  Clock network: system/clk125_2_mgt
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p 
PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2456 paths analyzed, 401 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.717ns.
--------------------------------------------------------------------------------

Paths for end point system/rst/rst (SLICE_X46Y49.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/rst (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.581ns (Levels of Logic = 1)
  Clock Path Skew:      -0.101ns (1.531 - 1.632)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/d25 to system/rst/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y162.CQ     Tcko                  0.337   system/rst/d25
                                                       system/rst/clkdiv/d25
    SLICE_X38Y108.A5     net (fanout=2)        2.708   system/rst/d25
    SLICE_X38Y108.A      Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X46Y49.CE      net (fanout=2)        2.150   system/rst/d25_d25_d_AND_3_o
    SLICE_X46Y49.CLK     Tceck                 0.318   system/rst/rst
                                                       system/rst/rst
    -------------------------------------------------  ---------------------------
    Total                                      5.581ns (0.723ns logic, 4.858ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/d25_d (FF)
  Destination:          system/rst/rst (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.280ns (Levels of Logic = 1)
  Clock Path Skew:      0.033ns (1.531 - 1.498)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/d25_d to system/rst/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y108.AQ     Tcko                  0.337   system/rst/d25_d
                                                       system/rst/d25_d
    SLICE_X38Y108.A4     net (fanout=1)        0.407   system/rst/d25_d
    SLICE_X38Y108.A      Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X46Y49.CE      net (fanout=2)        2.150   system/rst/d25_d25_d_AND_3_o
    SLICE_X46Y49.CLK     Tceck                 0.318   system/rst/rst
                                                       system/rst/rst
    -------------------------------------------------  ---------------------------
    Total                                      3.280ns (0.723ns logic, 2.557ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/nuke_d2 (SLICE_X40Y54.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/nuke_d2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.398ns (Levels of Logic = 1)
  Clock Path Skew:      -0.108ns (1.524 - 1.632)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/d25 to system/rst/nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y162.CQ     Tcko                  0.337   system/rst/d25
                                                       system/rst/clkdiv/d25
    SLICE_X38Y108.A5     net (fanout=2)        2.708   system/rst/d25
    SLICE_X38Y108.A      Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X40Y54.CE      net (fanout=2)        2.001   system/rst/d25_d25_d_AND_3_o
    SLICE_X40Y54.CLK     Tceck                 0.284   system/rst/nuke_d2
                                                       system/rst/nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      5.398ns (0.689ns logic, 4.709ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/d25_d (FF)
  Destination:          system/rst/nuke_d2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.097ns (Levels of Logic = 1)
  Clock Path Skew:      0.026ns (1.524 - 1.498)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/d25_d to system/rst/nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y108.AQ     Tcko                  0.337   system/rst/d25_d
                                                       system/rst/d25_d
    SLICE_X38Y108.A4     net (fanout=1)        0.407   system/rst/d25_d
    SLICE_X38Y108.A      Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X40Y54.CE      net (fanout=2)        2.001   system/rst/d25_d25_d_AND_3_o
    SLICE_X40Y54.CLK     Tceck                 0.284   system/rst/nuke_d2
                                                       system/rst/nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      3.097ns (0.689ns logic, 2.408ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/Mshreg_nuke_d2 (SLICE_X40Y54.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/Mshreg_nuke_d2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.207ns (Levels of Logic = 1)
  Clock Path Skew:      -0.108ns (1.524 - 1.632)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/d25 to system/rst/Mshreg_nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y162.CQ     Tcko                  0.337   system/rst/d25
                                                       system/rst/clkdiv/d25
    SLICE_X38Y108.A5     net (fanout=2)        2.708   system/rst/d25
    SLICE_X38Y108.A      Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X40Y54.CE      net (fanout=2)        2.001   system/rst/d25_d25_d_AND_3_o
    SLICE_X40Y54.CLK     Tceck                 0.093   system/rst/nuke_d2
                                                       system/rst/Mshreg_nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      5.207ns (0.498ns logic, 4.709ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/d25_d (FF)
  Destination:          system/rst/Mshreg_nuke_d2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.906ns (Levels of Logic = 1)
  Clock Path Skew:      0.026ns (1.524 - 1.498)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/d25_d to system/rst/Mshreg_nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y108.AQ     Tcko                  0.337   system/rst/d25_d
                                                       system/rst/d25_d
    SLICE_X38Y108.A4     net (fanout=1)        0.407   system/rst/d25_d
    SLICE_X38Y108.A      Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X40Y54.CE      net (fanout=2)        2.001   system/rst/d25_d25_d_AND_3_o
    SLICE_X40Y54.CLK     Tceck                 0.093   system/rst/nuke_d2
                                                       system/rst/Mshreg_nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      2.906ns (0.498ns logic, 2.408ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X89Y110.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.135ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.135ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y110.AQ     Tcko                  0.098   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X89Y110.A6     net (fanout=2)        0.092   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
    SLICE_X89Y110.CLK    Tah         (-Th)     0.055   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.135ns (0.043ns logic, 0.092ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X89Y110.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.140ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/plllkdet_sync (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.174ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.356 - 0.322)
  Source Clock:         system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/plllkdet_sync to system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y109.DQ     Tcko                  0.115   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/plllkdet_sync
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/plllkdet_sync
    SLICE_X89Y110.A5     net (fanout=2)        0.114   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/plllkdet_sync
    SLICE_X89Y110.CLK    Tah         (-Th)     0.055   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.174ns (0.060ns logic, 0.114ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_8 (SLICE_X88Y111.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.148ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_8 (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_8 to system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y111.AQ     Tcko                  0.115   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr<10>
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_8
    SLICE_X88Y111.A5     net (fanout=3)        0.072   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr<8>
    SLICE_X88Y111.CLK    Tah         (-Th)     0.039   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr<10>
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/Mcount_reset_dly_ctr_lut<8>_INV_0
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/Mcount_reset_dly_ctr_xor<10>
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_8
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (0.076ns logic, 0.072ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y6.I
  Clock network: system/clk125_2_mgt
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP         
"system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 58054 paths analyzed, 14694 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.349ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_23 (SLICE_X98Y143.DX), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/tx_mac_tready_reg (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.276ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (0.937 - 0.975)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/tx_mac_tready_reg to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y116.AQ     Tcko                  0.337   system/mac_tx_ready<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/tx_mac_tready_reg
    SLICE_X77Y155.B2     net (fanout=36)       3.395   system/mac_tx_ready<2>
    SLICE_X77Y155.BMUX   Tilo                  0.197   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active_low_addr_AND_431_o
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active_mac_tx_ready_sig_AND_432_o1
    SLICE_X99Y142.C2     net (fanout=35)       1.793   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active_mac_tx_ready_sig_AND_432_o
    SLICE_X99Y142.CMUX   Tilo                  0.191   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int<19>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_do_ipbus_hdr.ipbus_hdr_int[31]_GND_210_o_mux_92_OUT1011
    SLICE_X92Y142.B1     net (fanout=8)        0.756   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_do_ipbus_hdr.ipbus_hdr_int[31]_GND_210_o_mux_92_OUT101
    SLICE_X92Y142.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_out_hdr<25>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_do_ipbus_hdr.ipbus_hdr_int[31]_GND_210_o_mux_92_OUT161
    SLICE_X98Y143.DX     net (fanout=1)        0.505   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int[31]_GND_210_o_mux_92_OUT<23>
    SLICE_X98Y143.CLK    Tdick                 0.034   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int<23>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_23
    -------------------------------------------------  ---------------------------
    Total                                      7.276ns (0.827ns logic, 6.449ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/tx_mac_tready_reg (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.829ns (Levels of Logic = 2)
  Clock Path Skew:      -0.038ns (0.937 - 0.975)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/tx_mac_tready_reg to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y116.AQ     Tcko                  0.337   system/mac_tx_ready<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/tx_mac_tready_reg
    SLICE_X77Y155.B2     net (fanout=36)       3.395   system/mac_tx_ready<2>
    SLICE_X77Y155.BMUX   Tilo                  0.197   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active_low_addr_AND_431_o
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active_mac_tx_ready_sig_AND_432_o1
    SLICE_X92Y142.B6     net (fanout=35)       1.293   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active_mac_tx_ready_sig_AND_432_o
    SLICE_X92Y142.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_out_hdr<25>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_do_ipbus_hdr.ipbus_hdr_int[31]_GND_210_o_mux_92_OUT161
    SLICE_X98Y143.DX     net (fanout=1)        0.505   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int[31]_GND_210_o_mux_92_OUT<23>
    SLICE_X98Y143.CLK    Tdick                 0.034   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int<23>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_23
    -------------------------------------------------  ---------------------------
    Total                                      5.829ns (0.636ns logic, 5.193ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.644ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.718 - 0.731)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y137.BQ     Tcko                  0.337   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active
    SLICE_X77Y155.B3     net (fanout=17)       1.774   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active
    SLICE_X77Y155.BMUX   Tilo                  0.186   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active_low_addr_AND_431_o
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active_mac_tx_ready_sig_AND_432_o1
    SLICE_X99Y142.C2     net (fanout=35)       1.793   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active_mac_tx_ready_sig_AND_432_o
    SLICE_X99Y142.CMUX   Tilo                  0.191   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int<19>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_do_ipbus_hdr.ipbus_hdr_int[31]_GND_210_o_mux_92_OUT1011
    SLICE_X92Y142.B1     net (fanout=8)        0.756   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_do_ipbus_hdr.ipbus_hdr_int[31]_GND_210_o_mux_92_OUT101
    SLICE_X92Y142.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_out_hdr<25>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_do_ipbus_hdr.ipbus_hdr_int[31]_GND_210_o_mux_92_OUT161
    SLICE_X98Y143.DX     net (fanout=1)        0.505   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int[31]_GND_210_o_mux_92_OUT<23>
    SLICE_X98Y143.CLK    Tdick                 0.034   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int<23>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_23
    -------------------------------------------------  ---------------------------
    Total                                      5.644ns (0.816ns logic, 4.828ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/tx_main/ipbus_out_hdr_24 (SLICE_X92Y142.CX), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/tx_mac_tready_reg (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/ipbus_out_hdr_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.189ns (Levels of Logic = 3)
  Clock Path Skew:      -0.044ns (0.931 - 0.975)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/tx_mac_tready_reg to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/ipbus_out_hdr_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y116.AQ     Tcko                  0.337   system/mac_tx_ready<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/tx_mac_tready_reg
    SLICE_X77Y155.B2     net (fanout=36)       3.395   system/mac_tx_ready<2>
    SLICE_X77Y155.BMUX   Tilo                  0.197   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active_low_addr_AND_431_o
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active_mac_tx_ready_sig_AND_432_o1
    SLICE_X94Y140.C2     net (fanout=35)       1.773   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active_mac_tx_ready_sig_AND_432_o
    SLICE_X94Y140.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_out_hdr<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_do_ipbus_hdr.ipbus_hdr_int[31]_GND_210_o_mux_92_OUT1711
    SLICE_X90Y142.A3     net (fanout=8)        0.926   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_do_ipbus_hdr.ipbus_hdr_int[31]_GND_210_o_mux_92_OUT171
    SLICE_X90Y142.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int<27>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_do_ipbus_hdr.ipbus_hdr_int[31]_GND_210_o_mux_92_OUT172
    SLICE_X92Y142.CX     net (fanout=1)        0.410   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int[31]_GND_210_o_mux_92_OUT<24>
    SLICE_X92Y142.CLK    Tdick                 0.015   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_out_hdr<25>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/ipbus_out_hdr_24
    -------------------------------------------------  ---------------------------
    Total                                      7.189ns (0.685ns logic, 6.504ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/tx_mac_tready_reg (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/ipbus_out_hdr_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.686ns (Levels of Logic = 2)
  Clock Path Skew:      -0.044ns (0.931 - 0.975)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/tx_mac_tready_reg to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/ipbus_out_hdr_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y116.AQ     Tcko                  0.337   system/mac_tx_ready<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/tx_mac_tready_reg
    SLICE_X77Y155.B2     net (fanout=36)       3.395   system/mac_tx_ready<2>
    SLICE_X77Y155.BMUX   Tilo                  0.197   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active_low_addr_AND_431_o
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active_mac_tx_ready_sig_AND_432_o1
    SLICE_X90Y142.A4     net (fanout=35)       1.264   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active_mac_tx_ready_sig_AND_432_o
    SLICE_X90Y142.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int<27>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_do_ipbus_hdr.ipbus_hdr_int[31]_GND_210_o_mux_92_OUT172
    SLICE_X92Y142.CX     net (fanout=1)        0.410   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int[31]_GND_210_o_mux_92_OUT<24>
    SLICE_X92Y142.CLK    Tdick                 0.015   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_out_hdr<25>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/ipbus_out_hdr_24
    -------------------------------------------------  ---------------------------
    Total                                      5.686ns (0.617ns logic, 5.069ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/ipbus_out_hdr_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.557ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.712 - 0.731)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/ipbus_out_hdr_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y137.BQ     Tcko                  0.337   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active
    SLICE_X77Y155.B3     net (fanout=17)       1.774   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active
    SLICE_X77Y155.BMUX   Tilo                  0.186   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active_low_addr_AND_431_o
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active_mac_tx_ready_sig_AND_432_o1
    SLICE_X94Y140.C2     net (fanout=35)       1.773   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active_mac_tx_ready_sig_AND_432_o
    SLICE_X94Y140.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_out_hdr<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_do_ipbus_hdr.ipbus_hdr_int[31]_GND_210_o_mux_92_OUT1711
    SLICE_X90Y142.A3     net (fanout=8)        0.926   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_do_ipbus_hdr.ipbus_hdr_int[31]_GND_210_o_mux_92_OUT171
    SLICE_X90Y142.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int<27>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_do_ipbus_hdr.ipbus_hdr_int[31]_GND_210_o_mux_92_OUT172
    SLICE_X92Y142.CX     net (fanout=1)        0.410   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int[31]_GND_210_o_mux_92_OUT<24>
    SLICE_X92Y142.CLK    Tdick                 0.015   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_out_hdr<25>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/ipbus_out_hdr_24
    -------------------------------------------------  ---------------------------
    Total                                      5.557ns (0.674ns logic, 4.883ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_29 (SLICE_X90Y142.C4), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/tx_mac_tready_reg (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.149ns (Levels of Logic = 4)
  Clock Path Skew:      -0.049ns (0.926 - 0.975)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/tx_mac_tready_reg to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y116.AQ     Tcko                  0.337   system/mac_tx_ready<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/tx_mac_tready_reg
    SLICE_X77Y155.B2     net (fanout=36)       3.395   system/mac_tx_ready<2>
    SLICE_X77Y155.BMUX   Tilo                  0.197   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active_low_addr_AND_431_o
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active_mac_tx_ready_sig_AND_432_o1
    SLICE_X94Y140.C2     net (fanout=35)       1.773   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active_mac_tx_ready_sig_AND_432_o
    SLICE_X94Y140.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_out_hdr<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_do_ipbus_hdr.ipbus_hdr_int[31]_GND_210_o_mux_92_OUT1711
    SLICE_X91Y142.D3     net (fanout=8)        0.910   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_do_ipbus_hdr.ipbus_hdr_int[31]_GND_210_o_mux_92_OUT171
    SLICE_X91Y142.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_out_hdr<29>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_do_ipbus_hdr.ipbus_hdr_int[31]_GND_210_o_mux_92_OUT221
    SLICE_X90Y142.C4     net (fanout=1)        0.398   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int[31]_GND_210_o_mux_92_OUT<29>
    SLICE_X90Y142.CLK    Tas                   0.003   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int<27>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int[31]_GND_210_o_mux_92_OUT<29>_rt
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_29
    -------------------------------------------------  ---------------------------
    Total                                      7.149ns (0.673ns logic, 6.476ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/tx_mac_tready_reg (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.641ns (Levels of Logic = 3)
  Clock Path Skew:      -0.049ns (0.926 - 0.975)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/tx_mac_tready_reg to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y116.AQ     Tcko                  0.337   system/mac_tx_ready<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/tx_mac_tready_reg
    SLICE_X77Y155.B2     net (fanout=36)       3.395   system/mac_tx_ready<2>
    SLICE_X77Y155.BMUX   Tilo                  0.197   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active_low_addr_AND_431_o
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active_mac_tx_ready_sig_AND_432_o1
    SLICE_X91Y142.D4     net (fanout=35)       1.243   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active_mac_tx_ready_sig_AND_432_o
    SLICE_X91Y142.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_out_hdr<29>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_do_ipbus_hdr.ipbus_hdr_int[31]_GND_210_o_mux_92_OUT221
    SLICE_X90Y142.C4     net (fanout=1)        0.398   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int[31]_GND_210_o_mux_92_OUT<29>
    SLICE_X90Y142.CLK    Tas                   0.003   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int<27>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int[31]_GND_210_o_mux_92_OUT<29>_rt
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_29
    -------------------------------------------------  ---------------------------
    Total                                      5.641ns (0.605ns logic, 5.036ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.517ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.707 - 0.731)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y137.BQ     Tcko                  0.337   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active
    SLICE_X77Y155.B3     net (fanout=17)       1.774   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active
    SLICE_X77Y155.BMUX   Tilo                  0.186   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active_low_addr_AND_431_o
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active_mac_tx_ready_sig_AND_432_o1
    SLICE_X94Y140.C2     net (fanout=35)       1.773   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udpram_active_mac_tx_ready_sig_AND_432_o
    SLICE_X94Y140.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_out_hdr<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_do_ipbus_hdr.ipbus_hdr_int[31]_GND_210_o_mux_92_OUT1711
    SLICE_X91Y142.D3     net (fanout=8)        0.910   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_do_ipbus_hdr.ipbus_hdr_int[31]_GND_210_o_mux_92_OUT171
    SLICE_X91Y142.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_out_hdr<29>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_do_ipbus_hdr.ipbus_hdr_int[31]_GND_210_o_mux_92_OUT221
    SLICE_X90Y142.C4     net (fanout=1)        0.398   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int[31]_GND_210_o_mux_92_OUT<29>
    SLICE_X90Y142.CLK    Tas                   0.003   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int<27>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int[31]_GND_210_o_mux_92_OUT<29>_rt
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_29
    -------------------------------------------------  ---------------------------
    Total                                      5.517ns (0.662ns logic, 4.855ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11 (RAMB36_X4Y21.DIADI3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/payload/payload_data_sig_3 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 0)
  Clock Path Skew:      0.151ns (0.449 - 0.298)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/payload/payload_data_sig_3 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X72Y110.DQ        Tcko                  0.115   system/phy_en.phy_ipb_ctrl/udp_if/payload_data<3>
                                                          system/phy_en.phy_ipb_ctrl/udp_if/payload/payload_data_sig_3
    RAMB36_X4Y21.DIADI3     net (fanout=5)        0.249   system/phy_en.phy_ipb_ctrl/udp_if/payload_data<3>
    RAMB36_X4Y21.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11
    ----------------------------------------------------  ---------------------------
    Total                                         0.166ns (-0.083ns logic, 0.249ns route)
                                                          (-50.0% logic, 150.0% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram41 (RAMB36_X4Y23.DIADI2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/payload/payload_data_sig_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram41 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.172ns (Levels of Logic = 0)
  Clock Path Skew:      0.156ns (0.454 - 0.298)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/payload/payload_data_sig_2 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram41
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X72Y110.CQ        Tcko                  0.115   system/phy_en.phy_ipb_ctrl/udp_if/payload_data<3>
                                                          system/phy_en.phy_ipb_ctrl/udp_if/payload/payload_data_sig_2
    RAMB36_X4Y23.DIADI2     net (fanout=5)        0.255   system/phy_en.phy_ipb_ctrl/udp_if/payload_data<2>
    RAMB36_X4Y23.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram41
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram41
    ----------------------------------------------------  ---------------------------
    Total                                         0.172ns (-0.083ns logic, 0.255ns route)
                                                          (-48.3% logic, 148.3% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11 (RAMB36_X4Y21.DIADI2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/payload/payload_data_sig_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.173ns (Levels of Logic = 0)
  Clock Path Skew:      0.151ns (0.449 - 0.298)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/payload/payload_data_sig_2 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X72Y110.CQ        Tcko                  0.115   system/phy_en.phy_ipb_ctrl/udp_if/payload_data<3>
                                                          system/phy_en.phy_ipb_ctrl/udp_if/payload/payload_data_sig_2
    RAMB36_X4Y21.DIADI2     net (fanout=5)        0.256   system/phy_en.phy_ipb_ctrl/udp_if/payload_data<2>
    RAMB36_X4Y21.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11
    ----------------------------------------------------  ---------------------------
    Total                                         0.173ns (-0.083ns logic, 0.256ns route)
                                                          (-48.0% logic, 148.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/clkbuf/I
  Logical resource: system/phy_en.phy_eth/clkbuf/I
  Location pin: BUFR_X2Y5.I
  Clock network: system/phy_en.phy_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y10.RXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y10.TXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP   
      "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 58055 paths analyzed, 14691 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.018ns.
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int_8 (SLICE_X66Y46.AX), 56 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.871ns (Levels of Logic = 4)
  Clock Path Skew:      -0.112ns (0.648 - 0.760)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y68.AMUX    Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X70Y70.B2      net (fanout=390)      1.289   system/mac_rx_valid<0>
    SLICE_X70Y70.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/resend.pkt_data<6>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X68Y60.D4      net (fanout=713)      1.440   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X68Y60.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/set_addr
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT102111
    SLICE_X61Y45.C5      net (fanout=11)       1.609   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT10211
    SLICE_X61Y45.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/load_buf
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT1022
    SLICE_X66Y48.D1      net (fanout=11)       1.135   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT102
    SLICE_X66Y48.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/buf_to_load<8>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT30
    SLICE_X66Y46.AX      net (fanout=1)        0.627   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT<8>
    SLICE_X66Y46.CLK     Tdick                 0.034   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int<10>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int_8
    -------------------------------------------------  ---------------------------
    Total                                      6.871ns (0.771ns logic, 6.100ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.332ns (Levels of Logic = 4)
  Clock Path Skew:      -0.078ns (0.648 - 0.726)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y76.AQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
    SLICE_X70Y70.B1      net (fanout=1)        0.878   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
    SLICE_X70Y70.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/resend.pkt_data<6>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X68Y60.D4      net (fanout=713)      1.440   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X68Y60.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/set_addr
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT102111
    SLICE_X61Y45.C5      net (fanout=11)       1.609   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT10211
    SLICE_X61Y45.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/load_buf
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT1022
    SLICE_X66Y48.D1      net (fanout=11)       1.135   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT102
    SLICE_X66Y48.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/buf_to_load<8>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT30
    SLICE_X66Y46.AX      net (fanout=1)        0.627   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT<8>
    SLICE_X66Y46.CLK     Tdick                 0.034   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int<10>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int_8
    -------------------------------------------------  ---------------------------
    Total                                      6.332ns (0.643ns logic, 5.689ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.175ns (Levels of Logic = 4)
  Clock Path Skew:      -0.046ns (0.648 - 0.694)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y54.BQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_selector/write_block.write_i<1>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig
    SLICE_X62Y49.B6      net (fanout=2)        0.890   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/pkt_byteswap
    SLICE_X62Y49.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/build_packet.cksum_pending_low_addr_AND_243_o
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload1
    SLICE_X68Y60.D5      net (fanout=63)       1.227   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/pkt_drop_payload
    SLICE_X68Y60.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/set_addr
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT102111
    SLICE_X61Y45.C5      net (fanout=11)       1.609   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT10211
    SLICE_X61Y45.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/load_buf
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT1022
    SLICE_X66Y48.D1      net (fanout=11)       1.135   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT102
    SLICE_X66Y48.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/buf_to_load<8>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT30
    SLICE_X66Y46.AX      net (fanout=1)        0.627   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT<8>
    SLICE_X66Y46.CLK     Tdick                 0.034   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int<10>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int_8
    -------------------------------------------------  ---------------------------
    Total                                      6.175ns (0.687ns logic, 5.488ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/buf_to_load_6 (SLICE_X66Y48.AX), 48 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/buf_to_load_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.870ns (Levels of Logic = 4)
  Clock Path Skew:      -0.113ns (0.647 - 0.760)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/buf_to_load_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y68.AMUX    Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X70Y70.B2      net (fanout=390)      1.289   system/mac_rx_valid<0>
    SLICE_X70Y70.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/resend.pkt_data<6>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X68Y60.D4      net (fanout=713)      1.440   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X68Y60.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/set_addr
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT102111
    SLICE_X61Y45.C5      net (fanout=11)       1.609   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT10211
    SLICE_X61Y45.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/load_buf
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT1022
    SLICE_X66Y49.D1      net (fanout=11)       1.254   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT102
    SLICE_X66Y49.DMUX    Tilo                  0.192   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT263
    SLICE_X66Y48.AX      net (fanout=2)        0.383   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT<6>
    SLICE_X66Y48.CLK     Tdick                 0.034   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/buf_to_load<8>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/buf_to_load_6
    -------------------------------------------------  ---------------------------
    Total                                      6.870ns (0.895ns logic, 5.975ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/buf_to_load_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.331ns (Levels of Logic = 4)
  Clock Path Skew:      -0.079ns (0.647 - 0.726)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/buf_to_load_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y76.AQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
    SLICE_X70Y70.B1      net (fanout=1)        0.878   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
    SLICE_X70Y70.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/resend.pkt_data<6>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X68Y60.D4      net (fanout=713)      1.440   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X68Y60.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/set_addr
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT102111
    SLICE_X61Y45.C5      net (fanout=11)       1.609   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT10211
    SLICE_X61Y45.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/load_buf
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT1022
    SLICE_X66Y49.D1      net (fanout=11)       1.254   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT102
    SLICE_X66Y49.DMUX    Tilo                  0.192   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT263
    SLICE_X66Y48.AX      net (fanout=2)        0.383   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT<6>
    SLICE_X66Y48.CLK     Tdick                 0.034   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/buf_to_load<8>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/buf_to_load_6
    -------------------------------------------------  ---------------------------
    Total                                      6.331ns (0.767ns logic, 5.564ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/buf_to_load_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.174ns (Levels of Logic = 4)
  Clock Path Skew:      -0.047ns (0.647 - 0.694)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/buf_to_load_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y54.BQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_selector/write_block.write_i<1>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig
    SLICE_X62Y49.B6      net (fanout=2)        0.890   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/pkt_byteswap
    SLICE_X62Y49.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/build_packet.cksum_pending_low_addr_AND_243_o
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload1
    SLICE_X68Y60.D5      net (fanout=63)       1.227   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/pkt_drop_payload
    SLICE_X68Y60.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/set_addr
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT102111
    SLICE_X61Y45.C5      net (fanout=11)       1.609   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT10211
    SLICE_X61Y45.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/load_buf
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT1022
    SLICE_X66Y49.D1      net (fanout=11)       1.254   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT102
    SLICE_X66Y49.DMUX    Tilo                  0.192   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT263
    SLICE_X66Y48.AX      net (fanout=2)        0.383   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT<6>
    SLICE_X66Y48.CLK     Tdick                 0.034   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/buf_to_load<8>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/buf_to_load_6
    -------------------------------------------------  ---------------------------
    Total                                      6.174ns (0.811ns logic, 5.363ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int_6 (SLICE_X66Y49.CX), 48 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.864ns (Levels of Logic = 4)
  Clock Path Skew:      -0.114ns (0.646 - 0.760)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y68.AMUX    Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X70Y70.B2      net (fanout=390)      1.289   system/mac_rx_valid<0>
    SLICE_X70Y70.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/resend.pkt_data<6>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X68Y60.D4      net (fanout=713)      1.440   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X68Y60.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/set_addr
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT102111
    SLICE_X61Y45.C5      net (fanout=11)       1.609   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT10211
    SLICE_X61Y45.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/load_buf
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT1022
    SLICE_X66Y49.D1      net (fanout=11)       1.254   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT102
    SLICE_X66Y49.DMUX    Tilo                  0.192   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT263
    SLICE_X66Y49.CX      net (fanout=2)        0.377   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT<6>
    SLICE_X66Y49.CLK     Tdick                 0.034   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.864ns (0.895ns logic, 5.969ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.325ns (Levels of Logic = 4)
  Clock Path Skew:      -0.080ns (0.646 - 0.726)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y76.AQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
    SLICE_X70Y70.B1      net (fanout=1)        0.878   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_sig
    SLICE_X70Y70.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/resend.pkt_data<6>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X68Y60.D4      net (fanout=713)      1.440   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X68Y60.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/set_addr
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT102111
    SLICE_X61Y45.C5      net (fanout=11)       1.609   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT10211
    SLICE_X61Y45.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/load_buf
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT1022
    SLICE_X66Y49.D1      net (fanout=11)       1.254   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT102
    SLICE_X66Y49.DMUX    Tilo                  0.192   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT263
    SLICE_X66Y49.CX      net (fanout=2)        0.377   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT<6>
    SLICE_X66Y49.CLK     Tdick                 0.034   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.325ns (0.767ns logic, 5.558ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.168ns (Levels of Logic = 4)
  Clock Path Skew:      -0.048ns (0.646 - 0.694)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y54.BQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_selector/write_block.write_i<1>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig
    SLICE_X62Y49.B6      net (fanout=2)        0.890   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/pkt_byteswap
    SLICE_X62Y49.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/build_packet.cksum_pending_low_addr_AND_243_o
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload1
    SLICE_X68Y60.D5      net (fanout=63)       1.227   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/pkt_drop_payload
    SLICE_X68Y60.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/set_addr
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT102111
    SLICE_X61Y45.C5      net (fanout=11)       1.609   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT10211
    SLICE_X61Y45.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/load_buf
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT1022
    SLICE_X66Y49.D1      net (fanout=11)       1.254   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT102
    SLICE_X66Y49.DMUX    Tilo                  0.192   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Mmux_build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT263
    SLICE_X66Y49.CX      net (fanout=2)        0.377   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int[15]_GND_186_o_mux_40_OUT<6>
    SLICE_X66Y49.CLK     Tdick                 0.034   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/build_packet.buf_to_load_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.168ns (0.811ns logic, 5.357ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y0.CLIENTEMACTXD6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/tx_axi_shim/tx_data_6 (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.048ns (Levels of Logic = 0)
  Clock Path Skew:      0.032ns (0.978 - 0.946)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/tx_axi_shim/tx_data_6 to system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    Location                           Delay type         Delay(ns)  Physical Resource
                                                                     Logical Resource(s)
    ---------------------------------------------------------------  -------------------
    SLICE_X94Y79.CQ                    Tcko                  0.270   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/tx_axi_shim/tx_data<6>
                                                                     system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/tx_axi_shim/tx_data_6
    TEMAC_X0Y0.CLIENTEMACTXD6          net (fanout=2)        0.766   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/tx_axi_shim/tx_data<6>
    TEMAC_X0Y0.CLIENTEMACTXCLIENTCLKIN Tmacckd_TXD (-Th)     0.988   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
                                                                     system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    ---------------------------------------------------------------  ---------------------------
    Total                                                    0.048ns (-0.718ns logic, 0.766ns route)
                                                                     (-1495.8% logic, 1595.8% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i (GTXE1_X0Y9.TXDATA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r_4 (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i (HSIO)
  Requirement:          0.000ns
  Data Path Delay:      0.450ns (Levels of Logic = 0)
  Clock Path Skew:      0.429ns (1.151 - 0.722)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r_4 to system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y90.AMUX    Tshcko                0.375   system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r<3>
                                                       system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r_4
    GTXE1_X0Y9.TXDATA4   net (fanout=1)        0.940   system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r<4>
    GTXE1_X0Y9.TXUSRCLK2 Tgtxckc_TXDATA(-Th)     0.865   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
    -------------------------------------------------  ---------------------------
    Total                                      0.450ns (-0.490ns logic, 0.940ns route)
                                                       (-108.9% logic, 208.9% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y0.PHYEMACRXDISPERR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.064ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.365 - 0.328)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r to system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X95Y88.CQ             Tcko                  0.098   system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r
                                                              system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r
    TEMAC_X0Y0.PHYEMACRXDISPERR net (fanout=1)        0.288   system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r
    TEMAC_X0Y0.PHYEMACGTXCLK    Tmacckd_ERROR(-Th)     0.322   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
                                                              system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    --------------------------------------------------------  ---------------------------
    Total                                             0.064ns (-0.224ns logic, 0.288ns route)
                                                              (-350.0% logic, 450.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Logical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Location pin: BUFR_X2Y4.I
  Clock network: system/amc_p0_en.amc_p0_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y9.RXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y9.TXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" 
TS_xpoint1_clk1_p PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 721 paths analyzed, 111 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.583ns (Levels of Logic = 1)
  Clock Path Skew:      0.055ns (1.494 - 1.439)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y71.AQ      Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd1
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y54.A4      net (fanout=23)       1.640   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y54.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.220   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      3.583ns (0.723ns logic, 2.860ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.513ns (Levels of Logic = 1)
  Clock Path Skew:      0.055ns (1.494 - 1.439)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y71.AMUX    Tshcko                0.422   system/cdce_synch/cdce_control.state_FSM_FFd1
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y54.A3      net (fanout=22)       1.485   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y54.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.220   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      3.513ns (0.808ns logic, 2.705ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     22.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.802ns (Levels of Logic = 0)
  Clock Path Skew:      0.055ns (1.494 - 1.439)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y71.AQ      Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd1
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.AX      net (fanout=23)       2.431   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.CLK     Tdick                 0.034   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      2.802ns (0.371ns logic, 2.431ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_2 (SLICE_X21Y70.C2), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.timer_9 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.675ns (Levels of Logic = 3)
  Clock Path Skew:      -0.066ns (0.863 - 0.929)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.timer_9 to system/cdce_synch/cdce_control.timer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y72.BQ      Tcko                  0.381   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/cdce_control.timer_9
    SLICE_X21Y72.A2      net (fanout=3)        0.592   system/cdce_synch/cdce_control.timer_9
    SLICE_X21Y72.A       Tilo                  0.068   system/cdce_synch/GND_443_o_cdce_control.timer[19]_equal_5_o<19>1
                                                       system/cdce_synch/GND_443_o_cdce_control.timer[19]_equal_5_o<19>2
    SLICE_X22Y73.C1      net (fanout=1)        0.619   system/cdce_synch/GND_443_o_cdce_control.timer[19]_equal_5_o<19>1
    SLICE_X22Y73.C       Tilo                  0.068   system/cdce_synch/cdce_control.timer_14
                                                       system/cdce_synch/GND_443_o_cdce_control.timer[19]_equal_5_o<19>4
    SLICE_X21Y70.C2      net (fanout=21)       0.874   system/cdce_synch/GND_443_o_cdce_control.timer[19]_equal_5_o
    SLICE_X21Y70.CLK     Tas                   0.073   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT131
                                                       system/cdce_synch/cdce_control.timer_2
    -------------------------------------------------  ---------------------------
    Total                                      2.675ns (0.590ns logic, 2.085ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.timer_13 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.586ns (Levels of Logic = 3)
  Clock Path Skew:      -0.066ns (0.863 - 0.929)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.timer_13 to system/cdce_synch/cdce_control.timer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y73.BQ      Tcko                  0.381   system/cdce_synch/cdce_control.timer_14
                                                       system/cdce_synch/cdce_control.timer_13
    SLICE_X21Y73.A2      net (fanout=3)        0.592   system/cdce_synch/cdce_control.timer_13
    SLICE_X21Y73.A       Tilo                  0.068   system/cdce_synch/GND_443_o_cdce_control.timer[19]_equal_5_o<19>2
                                                       system/cdce_synch/GND_443_o_cdce_control.timer[19]_equal_5_o<19>3
    SLICE_X22Y73.C4      net (fanout=1)        0.530   system/cdce_synch/GND_443_o_cdce_control.timer[19]_equal_5_o<19>2
    SLICE_X22Y73.C       Tilo                  0.068   system/cdce_synch/cdce_control.timer_14
                                                       system/cdce_synch/GND_443_o_cdce_control.timer[19]_equal_5_o<19>4
    SLICE_X21Y70.C2      net (fanout=21)       0.874   system/cdce_synch/GND_443_o_cdce_control.timer[19]_equal_5_o
    SLICE_X21Y70.CLK     Tas                   0.073   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT131
                                                       system/cdce_synch/cdce_control.timer_2
    -------------------------------------------------  ---------------------------
    Total                                      2.586ns (0.590ns logic, 1.996ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.timer_6 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.628ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.091 - 0.113)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.timer_6 to system/cdce_synch/cdce_control.timer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y71.CQ      Tcko                  0.337   system/cdce_synch/cdce_control.timer_7
                                                       system/cdce_synch/cdce_control.timer_6
    SLICE_X21Y72.A1      net (fanout=3)        0.589   system/cdce_synch/cdce_control.timer_6
    SLICE_X21Y72.A       Tilo                  0.068   system/cdce_synch/GND_443_o_cdce_control.timer[19]_equal_5_o<19>1
                                                       system/cdce_synch/GND_443_o_cdce_control.timer[19]_equal_5_o<19>2
    SLICE_X22Y73.C1      net (fanout=1)        0.619   system/cdce_synch/GND_443_o_cdce_control.timer[19]_equal_5_o<19>1
    SLICE_X22Y73.C       Tilo                  0.068   system/cdce_synch/cdce_control.timer_14
                                                       system/cdce_synch/GND_443_o_cdce_control.timer[19]_equal_5_o<19>4
    SLICE_X21Y70.C2      net (fanout=21)       0.874   system/cdce_synch/GND_443_o_cdce_control.timer[19]_equal_5_o
    SLICE_X21Y70.CLK     Tas                   0.073   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT131
                                                       system/cdce_synch/cdce_control.timer_2
    -------------------------------------------------  ---------------------------
    Total                                      2.628ns (0.546ns logic, 2.082ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.state_FSM_FFd2 (SLICE_X23Y71.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.100ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.100ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/cdce_control.state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y71.AQ      Tcko                  0.098   system/cdce_synch/cdce_control.state_FSM_FFd1
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X23Y71.A5      net (fanout=23)       0.084   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X23Y71.CLK     Tah         (-Th)     0.082   system/cdce_synch/cdce_control.state_FSM_FFd1
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2-In1
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.100ns (0.016ns logic, 0.084ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_2 (SLICE_X21Y70.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_2 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_2 to system/cdce_synch/cdce_control.timer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y70.CQ      Tcko                  0.098   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/cdce_control.timer_2
    SLICE_X21Y70.C5      net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_2
    SLICE_X21Y70.CLK     Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT131
                                                       system/cdce_synch/cdce_control.timer_2
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_17 (SLICE_X21Y74.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_17 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_17 to system/cdce_synch/cdce_control.timer_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y74.CQ      Tcko                  0.098   system/cdce_synch/cdce_control.timer_18
                                                       system/cdce_synch/cdce_control.timer_17
    SLICE_X21Y74.C5      net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_17
    SLICE_X21Y74.CLK     Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_18
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT91
                                                       system/cdce_synch/cdce_control.timer_17
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_beam_clk = PERIOD TIMEGRP "TNM_beam_clk" 37.736 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2184 paths analyzed, 830 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.582ns.
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/g_trig_countA[3].i_trig_countA/RAM32M_inst_RAMA (SLICE_X32Y169.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/beam_trig (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/g_trig_countA[3].i_trig_countA/RAM32M_inst_RAMA (RAM)
  Requirement:          18.868ns
  Data Path Delay:      3.664ns (Levels of Logic = 1)
  Clock Path Skew:      0.408ns (0.874 - 0.466)
  Source Clock:         usr/beam_clk falling at 18.868ns
  Destination Clock:    usr/beam_clk rising at 37.736ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/beam_trig to usr/i_MPA_wrapper/i_MPA_top/g_trig_countA[3].i_trig_countA/RAM32M_inst_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y172.AQ     Tcko                  0.374   usr/i_MPA_wrapper/i_MPA_top/beam_trig
                                                       usr/i_MPA_wrapper/i_MPA_top/beam_trig
    SLICE_X41Y171.A4     net (fanout=22)       2.014   usr/i_MPA_wrapper/i_MPA_top/beam_trig
    SLICE_X41Y171.AMUX   Tilo                  0.186   usr/i_MPA_wrapper/i_MPA_top/accepted_trig
                                                       usr/i_MPA_wrapper/i_MPA_top/trig_countA_we1
    SLICE_X32Y169.CE     net (fanout=4)        0.682   usr/i_MPA_wrapper/i_MPA_top/trig_countA_we
    SLICE_X32Y169.CLK    Tceck                 0.408   usr/i_MPA_wrapper/i_MPA_top/trig_countA_Do<31>
                                                       usr/i_MPA_wrapper/i_MPA_top/g_trig_countA[3].i_trig_countA/RAM32M_inst_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      3.664ns (0.968ns logic, 2.696ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/wait_trig (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/g_trig_countA[3].i_trig_countA/RAM32M_inst_RAMA (RAM)
  Requirement:          18.868ns
  Data Path Delay:      2.108ns (Levels of Logic = 1)
  Clock Path Skew:      -0.475ns (0.543 - 1.018)
  Source Clock:         usr/beam_clk falling at 18.868ns
  Destination Clock:    usr/beam_clk rising at 37.736ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/wait_trig to usr/i_MPA_wrapper/i_MPA_top/g_trig_countA[3].i_trig_countA/RAM32M_inst_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y171.AQ     Tcko                  0.374   usr/i_MPA_wrapper/i_MPA_top/wait_trig
                                                       usr/i_MPA_wrapper/i_MPA_top/wait_trig
    SLICE_X41Y171.A3     net (fanout=2)        0.462   usr/i_MPA_wrapper/i_MPA_top/wait_trig
    SLICE_X41Y171.AMUX   Tilo                  0.182   usr/i_MPA_wrapper/i_MPA_top/accepted_trig
                                                       usr/i_MPA_wrapper/i_MPA_top/trig_countA_we1
    SLICE_X32Y169.CE     net (fanout=4)        0.682   usr/i_MPA_wrapper/i_MPA_top/trig_countA_we
    SLICE_X32Y169.CLK    Tceck                 0.408   usr/i_MPA_wrapper/i_MPA_top/trig_countA_Do<31>
                                                       usr/i_MPA_wrapper/i_MPA_top/g_trig_countA[3].i_trig_countA/RAM32M_inst_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      2.108ns (0.964ns logic, 1.144ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/g_trig_countA[3].i_trig_countA/RAM32M_inst_RAMA_D1 (SLICE_X32Y169.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/beam_trig (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/g_trig_countA[3].i_trig_countA/RAM32M_inst_RAMA_D1 (RAM)
  Requirement:          18.868ns
  Data Path Delay:      3.664ns (Levels of Logic = 1)
  Clock Path Skew:      0.408ns (0.874 - 0.466)
  Source Clock:         usr/beam_clk falling at 18.868ns
  Destination Clock:    usr/beam_clk rising at 37.736ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/beam_trig to usr/i_MPA_wrapper/i_MPA_top/g_trig_countA[3].i_trig_countA/RAM32M_inst_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y172.AQ     Tcko                  0.374   usr/i_MPA_wrapper/i_MPA_top/beam_trig
                                                       usr/i_MPA_wrapper/i_MPA_top/beam_trig
    SLICE_X41Y171.A4     net (fanout=22)       2.014   usr/i_MPA_wrapper/i_MPA_top/beam_trig
    SLICE_X41Y171.AMUX   Tilo                  0.186   usr/i_MPA_wrapper/i_MPA_top/accepted_trig
                                                       usr/i_MPA_wrapper/i_MPA_top/trig_countA_we1
    SLICE_X32Y169.CE     net (fanout=4)        0.682   usr/i_MPA_wrapper/i_MPA_top/trig_countA_we
    SLICE_X32Y169.CLK    Tceck                 0.408   usr/i_MPA_wrapper/i_MPA_top/trig_countA_Do<31>
                                                       usr/i_MPA_wrapper/i_MPA_top/g_trig_countA[3].i_trig_countA/RAM32M_inst_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      3.664ns (0.968ns logic, 2.696ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/wait_trig (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/g_trig_countA[3].i_trig_countA/RAM32M_inst_RAMA_D1 (RAM)
  Requirement:          18.868ns
  Data Path Delay:      2.108ns (Levels of Logic = 1)
  Clock Path Skew:      -0.475ns (0.543 - 1.018)
  Source Clock:         usr/beam_clk falling at 18.868ns
  Destination Clock:    usr/beam_clk rising at 37.736ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/wait_trig to usr/i_MPA_wrapper/i_MPA_top/g_trig_countA[3].i_trig_countA/RAM32M_inst_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y171.AQ     Tcko                  0.374   usr/i_MPA_wrapper/i_MPA_top/wait_trig
                                                       usr/i_MPA_wrapper/i_MPA_top/wait_trig
    SLICE_X41Y171.A3     net (fanout=2)        0.462   usr/i_MPA_wrapper/i_MPA_top/wait_trig
    SLICE_X41Y171.AMUX   Tilo                  0.182   usr/i_MPA_wrapper/i_MPA_top/accepted_trig
                                                       usr/i_MPA_wrapper/i_MPA_top/trig_countA_we1
    SLICE_X32Y169.CE     net (fanout=4)        0.682   usr/i_MPA_wrapper/i_MPA_top/trig_countA_we
    SLICE_X32Y169.CLK    Tceck                 0.408   usr/i_MPA_wrapper/i_MPA_top/trig_countA_Do<31>
                                                       usr/i_MPA_wrapper/i_MPA_top/g_trig_countA[3].i_trig_countA/RAM32M_inst_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      2.108ns (0.964ns logic, 1.144ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/g_trig_countA[3].i_trig_countA/RAM32M_inst_RAMB (SLICE_X32Y169.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/beam_trig (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/g_trig_countA[3].i_trig_countA/RAM32M_inst_RAMB (RAM)
  Requirement:          18.868ns
  Data Path Delay:      3.664ns (Levels of Logic = 1)
  Clock Path Skew:      0.408ns (0.874 - 0.466)
  Source Clock:         usr/beam_clk falling at 18.868ns
  Destination Clock:    usr/beam_clk rising at 37.736ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/beam_trig to usr/i_MPA_wrapper/i_MPA_top/g_trig_countA[3].i_trig_countA/RAM32M_inst_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y172.AQ     Tcko                  0.374   usr/i_MPA_wrapper/i_MPA_top/beam_trig
                                                       usr/i_MPA_wrapper/i_MPA_top/beam_trig
    SLICE_X41Y171.A4     net (fanout=22)       2.014   usr/i_MPA_wrapper/i_MPA_top/beam_trig
    SLICE_X41Y171.AMUX   Tilo                  0.186   usr/i_MPA_wrapper/i_MPA_top/accepted_trig
                                                       usr/i_MPA_wrapper/i_MPA_top/trig_countA_we1
    SLICE_X32Y169.CE     net (fanout=4)        0.682   usr/i_MPA_wrapper/i_MPA_top/trig_countA_we
    SLICE_X32Y169.CLK    Tceck                 0.408   usr/i_MPA_wrapper/i_MPA_top/trig_countA_Do<31>
                                                       usr/i_MPA_wrapper/i_MPA_top/g_trig_countA[3].i_trig_countA/RAM32M_inst_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      3.664ns (0.968ns logic, 2.696ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/wait_trig (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/g_trig_countA[3].i_trig_countA/RAM32M_inst_RAMB (RAM)
  Requirement:          18.868ns
  Data Path Delay:      2.108ns (Levels of Logic = 1)
  Clock Path Skew:      -0.475ns (0.543 - 1.018)
  Source Clock:         usr/beam_clk falling at 18.868ns
  Destination Clock:    usr/beam_clk rising at 37.736ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/wait_trig to usr/i_MPA_wrapper/i_MPA_top/g_trig_countA[3].i_trig_countA/RAM32M_inst_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y171.AQ     Tcko                  0.374   usr/i_MPA_wrapper/i_MPA_top/wait_trig
                                                       usr/i_MPA_wrapper/i_MPA_top/wait_trig
    SLICE_X41Y171.A3     net (fanout=2)        0.462   usr/i_MPA_wrapper/i_MPA_top/wait_trig
    SLICE_X41Y171.AMUX   Tilo                  0.182   usr/i_MPA_wrapper/i_MPA_top/accepted_trig
                                                       usr/i_MPA_wrapper/i_MPA_top/trig_countA_we1
    SLICE_X32Y169.CE     net (fanout=4)        0.682   usr/i_MPA_wrapper/i_MPA_top/trig_countA_we
    SLICE_X32Y169.CLK    Tceck                 0.408   usr/i_MPA_wrapper/i_MPA_top/trig_countA_Do<31>
                                                       usr/i_MPA_wrapper/i_MPA_top/g_trig_countA[3].i_trig_countA/RAM32M_inst_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      2.108ns (0.964ns logic, 1.144ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_beam_clk = PERIOD TIMEGRP "TNM_beam_clk" 37.736 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/halt_time_16 (SLICE_X37Y170.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.073ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_MPA_wrapper/i_MPA_top/beam_cntrA_16 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/halt_time_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.261ns (Levels of Logic = 0)
  Clock Path Skew:      0.188ns (0.370 - 0.182)
  Source Clock:         usr/beam_clk falling at 56.604ns
  Destination Clock:    usr/beam_clk falling at 56.604ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/beam_cntrA_16 to usr/i_MPA_wrapper/i_MPA_top/halt_time_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y170.AQ     Tcko                  0.093   usr/i_MPA_wrapper/i_MPA_top/beam_cntrA<19>
                                                       usr/i_MPA_wrapper/i_MPA_top/beam_cntrA_16
    SLICE_X37Y170.AX     net (fanout=3)        0.238   usr/i_MPA_wrapper/i_MPA_top/beam_cntrA<16>
    SLICE_X37Y170.CLK    Tckdi       (-Th)     0.070   usr/i_MPA_wrapper/i_MPA_top/halt_time<19>
                                                       usr/i_MPA_wrapper/i_MPA_top/halt_time_16
    -------------------------------------------------  ---------------------------
    Total                                      0.261ns (0.023ns logic, 0.238ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/halt_time_18 (SLICE_X37Y170.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.073ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_MPA_wrapper/i_MPA_top/beam_cntrA_18 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/halt_time_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.261ns (Levels of Logic = 0)
  Clock Path Skew:      0.188ns (0.370 - 0.182)
  Source Clock:         usr/beam_clk falling at 56.604ns
  Destination Clock:    usr/beam_clk falling at 56.604ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/beam_cntrA_18 to usr/i_MPA_wrapper/i_MPA_top/halt_time_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y170.CQ     Tcko                  0.093   usr/i_MPA_wrapper/i_MPA_top/beam_cntrA<19>
                                                       usr/i_MPA_wrapper/i_MPA_top/beam_cntrA_18
    SLICE_X37Y170.CX     net (fanout=3)        0.238   usr/i_MPA_wrapper/i_MPA_top/beam_cntrA<18>
    SLICE_X37Y170.CLK    Tckdi       (-Th)     0.070   usr/i_MPA_wrapper/i_MPA_top/halt_time<19>
                                                       usr/i_MPA_wrapper/i_MPA_top/halt_time_18
    -------------------------------------------------  ---------------------------
    Total                                      0.261ns (0.023ns logic, 0.238ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/halt_time_27 (SLICE_X37Y171.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.074ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_MPA_wrapper/i_MPA_top/beam_cntrA_27 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/halt_time_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.355ns (Levels of Logic = 0)
  Clock Path Skew:      0.281ns (0.365 - 0.084)
  Source Clock:         usr/beam_clk falling at 56.604ns
  Destination Clock:    usr/beam_clk falling at 56.604ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/beam_cntrA_27 to usr/i_MPA_wrapper/i_MPA_top/halt_time_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y172.DQ     Tcko                  0.093   usr/i_MPA_wrapper/i_MPA_top/beam_cntrA<27>
                                                       usr/i_MPA_wrapper/i_MPA_top/beam_cntrA_27
    SLICE_X37Y171.DX     net (fanout=3)        0.332   usr/i_MPA_wrapper/i_MPA_top/beam_cntrA<27>
    SLICE_X37Y171.CLK    Tckdi       (-Th)     0.070   usr/i_MPA_wrapper/i_MPA_top/halt_time<27>
                                                       usr/i_MPA_wrapper/i_MPA_top/halt_time_27
    -------------------------------------------------  ---------------------------
    Total                                      0.355ns (0.023ns logic, 0.332ns route)
                                                       (6.5% logic, 93.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_beam_clk = PERIOD TIMEGRP "TNM_beam_clk" 37.736 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 35.514ns (period - min period limit)
  Period: 37.736ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[7].i_trig_bufA/sdp_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLKL
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[7].i_trig_bufA/sdp_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLKL
  Location pin: RAMB36_X2Y35.CLKBWRCLKL
  Clock network: usr/beam_clk
--------------------------------------------------------------------------------
Slack: 35.514ns (period - min period limit)
  Period: 37.736ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[6].i_trig_bufA/sdp_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLKL
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[6].i_trig_bufA/sdp_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLKL
  Location pin: RAMB36_X2Y36.CLKBWRCLKL
  Clock network: usr/beam_clk
--------------------------------------------------------------------------------
Slack: 35.514ns (period - min period limit)
  Period: 37.736ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[5].i_trig_bufA/sdp_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLKL
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[5].i_trig_bufA/sdp_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLKL
  Location pin: RAMB36_X1Y34.CLKBWRCLKL
  Clock network: usr/beam_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_beam_clk2clk320_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_acquisition/beam_halt_sync_0 (SLICE_X19Y172.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     5.339ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/beam_halt (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_acquisition/beam_halt_sync_0 (FF)
  Data Path Delay:      1.821ns (Levels of Logic = 0)
  Clock Path Skew:      -3.354ns (-1.382 - 1.972)
  Source Clock:         usr/beam_clk falling
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk320 rising
  Clock Uncertainty:    0.164ns

  Clock Uncertainty:          0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.097ns
    Phase Error (PE):           0.103ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/beam_halt to usr/i_MPA_wrapper/i_MPA_top/i_acquisition/beam_halt_sync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y168.AQ     Tcko                  0.334   usr/i_MPA_wrapper/i_MPA_top/beam_halt
                                                       usr/i_MPA_wrapper/i_MPA_top/beam_halt
    SLICE_X19Y172.AX     net (fanout=11)       1.453   usr/i_MPA_wrapper/i_MPA_top/beam_halt
    SLICE_X19Y172.CLK    Tdick                 0.034   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/beam_halt_sync<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/beam_halt_sync_0
    -------------------------------------------------  ---------------------------
    Total                                      1.821ns (0.368ns logic, 1.453ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_acquisition/beam_trig_sync_0 (SLICE_X23Y170.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.058ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/beam_trig (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_acquisition/beam_trig_sync_0 (FF)
  Data Path Delay:      1.596ns (Levels of Logic = 0)
  Clock Path Skew:      -2.298ns (-1.385 - 0.913)
  Source Clock:         usr/beam_clk falling
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk320 rising
  Clock Uncertainty:    0.164ns

  Clock Uncertainty:          0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.097ns
    Phase Error (PE):           0.103ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/beam_trig to usr/i_MPA_wrapper/i_MPA_top/i_acquisition/beam_trig_sync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y172.AQ     Tcko                  0.374   usr/i_MPA_wrapper/i_MPA_top/beam_trig
                                                       usr/i_MPA_wrapper/i_MPA_top/beam_trig
    SLICE_X23Y170.AX     net (fanout=22)       1.188   usr/i_MPA_wrapper/i_MPA_top/beam_trig
    SLICE_X23Y170.CLK    Tdick                 0.034   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/beam_trig_sync<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/beam_trig_sync_0
    -------------------------------------------------  ---------------------------
    Total                                      1.596ns (0.408ns logic, 1.188ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_beam_clk2clk320_path" TIG;
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_acquisition/beam_trig_sync_0 (SLICE_X23Y170.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.757ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/beam_trig (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_acquisition/beam_trig_sync_0 (FF)
  Data Path Delay:      0.651ns (Levels of Logic = 0)
  Clock Path Skew:      -1.270ns (-0.887 - 0.383)
  Source Clock:         usr/beam_clk falling
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk320 rising
  Clock Uncertainty:    0.164ns

  Clock Uncertainty:          0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.097ns
    Phase Error (PE):           0.103ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/beam_trig to usr/i_MPA_wrapper/i_MPA_top/i_acquisition/beam_trig_sync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y172.AQ     Tcko                  0.110   usr/i_MPA_wrapper/i_MPA_top/beam_trig
                                                       usr/i_MPA_wrapper/i_MPA_top/beam_trig
    SLICE_X23Y170.AX     net (fanout=22)       0.617   usr/i_MPA_wrapper/i_MPA_top/beam_trig
    SLICE_X23Y170.CLK    Tckdi       (-Th)     0.076   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/beam_trig_sync<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/beam_trig_sync_0
    -------------------------------------------------  ---------------------------
    Total                                      0.651ns (0.034ns logic, 0.617ns route)
                                                       (5.2% logic, 94.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_acquisition/beam_halt_sync_0 (SLICE_X19Y172.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.514ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/beam_halt (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_acquisition/beam_halt_sync_0 (FF)
  Data Path Delay:      0.676ns (Levels of Logic = 0)
  Clock Path Skew:      -2.002ns (-0.887 - 1.115)
  Source Clock:         usr/beam_clk falling
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk320 rising
  Clock Uncertainty:    0.164ns

  Clock Uncertainty:          0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.097ns
    Phase Error (PE):           0.103ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/beam_halt to usr/i_MPA_wrapper/i_MPA_top/i_acquisition/beam_halt_sync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y168.AQ     Tcko                  0.093   usr/i_MPA_wrapper/i_MPA_top/beam_halt
                                                       usr/i_MPA_wrapper/i_MPA_top/beam_halt
    SLICE_X19Y172.AX     net (fanout=11)       0.659   usr/i_MPA_wrapper/i_MPA_top/beam_halt
    SLICE_X19Y172.CLK    Tckdi       (-Th)     0.076   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/beam_halt_sync<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/beam_halt_sync_0
    -------------------------------------------------  ---------------------------
    Total                                      0.676ns (0.017ns logic, 0.659ns route)
                                                       (2.5% logic, 97.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_beam_clk2ipb_clk_path" TIG;

 316 paths analyzed, 156 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 (RAMB36_X5Y18.DIADI1), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.173ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/g_trig_countA[1].i_trig_countA/RAM32M_inst_RAMB_D1 (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 (RAM)
  Data Path Delay:      11.829ns (Levels of Logic = 7)
  Clock Path Skew:      6.021ns (9.399 - 3.378)
  Source Clock:         usr/beam_clk rising
  Destination Clock:    user_ipb_clk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/g_trig_countA[1].i_trig_countA/RAM32M_inst_RAMB_D1 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X36Y167.B         Tshcko                1.349   usr/i_MPA_wrapper/i_MPA_top/trig_countA_Do<23>
                                                          usr/i_MPA_wrapper/i_MPA_top/g_trig_countA[1].i_trig_countA/RAM32M_inst_RAMB_D1
    SLICE_X42Y170.A2        net (fanout=1)        0.866   usr/i_MPA_wrapper/i_MPA_top/trig_countA_Do<21>
    SLICE_X42Y170.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata281
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata281
    SLICE_X42Y170.B5        net (fanout=1)        0.308   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata28
    SLICE_X42Y170.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata281
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata282
    SLICE_X27Y136.C5        net (fanout=1)        2.345   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata281
    SLICE_X27Y136.C         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/read_data<21>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata283
    SLICE_X35Y118.B6        net (fanout=1)        1.206   user_ipb_miso[0]_ipb_rdata<21>
    SLICE_X35Y118.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<23>
                                                          system/ipb_usr_fabric/Mmux_mux_rdata<0>141
    SLICE_X35Y118.A1        net (fanout=1)        0.591   system/ipb_from_slaves[5]_ipb_rdata<21>
    SLICE_X35Y118.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<23>
                                                          system/ipb_fabric/mux_rdata<0><21>
    SLICE_X42Y93.B1         net (fanout=3)        1.938   system/ipb_from_fabric_ipb_rdata<21>
    SLICE_X42Y93.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<21>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/mux10131
    SLICE_X42Y93.A6         net (fanout=1)        0.125   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<21>
    SLICE_X42Y93.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<21>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_wdata<21>
    RAMB36_X5Y18.DIADI1     net (fanout=1)        1.918   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_wdata<21>
    RAMB36_X5Y18.CLKARDCLKL Trdck_DIA             0.707   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
    ----------------------------------------------------  ---------------------------
    Total                                        11.829ns (2.532ns logic, 9.297ns route)
                                                          (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.257ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/halt_time_21 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 (RAM)
  Data Path Delay:      10.854ns (Levels of Logic = 7)
  Clock Path Skew:      6.962ns (9.399 - 2.437)
  Source Clock:         usr/beam_clk falling
  Destination Clock:    user_ipb_clk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/halt_time_21 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X34Y170.BQ        Tcko                  0.334   usr/i_MPA_wrapper/i_MPA_top/halt_time<23>
                                                          usr/i_MPA_wrapper/i_MPA_top/halt_time_21
    SLICE_X42Y170.A4        net (fanout=1)        0.906   usr/i_MPA_wrapper/i_MPA_top/halt_time<21>
    SLICE_X42Y170.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata281
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata281
    SLICE_X42Y170.B5        net (fanout=1)        0.308   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata28
    SLICE_X42Y170.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata281
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata282
    SLICE_X27Y136.C5        net (fanout=1)        2.345   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata281
    SLICE_X27Y136.C         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/read_data<21>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata283
    SLICE_X35Y118.B6        net (fanout=1)        1.206   user_ipb_miso[0]_ipb_rdata<21>
    SLICE_X35Y118.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<23>
                                                          system/ipb_usr_fabric/Mmux_mux_rdata<0>141
    SLICE_X35Y118.A1        net (fanout=1)        0.591   system/ipb_from_slaves[5]_ipb_rdata<21>
    SLICE_X35Y118.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<23>
                                                          system/ipb_fabric/mux_rdata<0><21>
    SLICE_X42Y93.B1         net (fanout=3)        1.938   system/ipb_from_fabric_ipb_rdata<21>
    SLICE_X42Y93.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<21>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/mux10131
    SLICE_X42Y93.A6         net (fanout=1)        0.125   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<21>
    SLICE_X42Y93.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<21>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_wdata<21>
    RAMB36_X5Y18.DIADI1     net (fanout=1)        1.918   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_wdata<21>
    RAMB36_X5Y18.CLKARDCLKL Trdck_DIA             0.707   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
    ----------------------------------------------------  ---------------------------
    Total                                        10.854ns (1.517ns logic, 9.337ns route)
                                                          (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 (RAMB36_X4Y27.DIADI3), 3 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.850ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/g_trig_countA[1].i_trig_countA/RAM32M_inst_RAMA_D1 (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 (RAM)
  Data Path Delay:      11.510ns (Levels of Logic = 7)
  Clock Path Skew:      6.025ns (9.403 - 3.378)
  Source Clock:         usr/beam_clk rising
  Destination Clock:    user_ipb_clk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/g_trig_countA[1].i_trig_countA/RAM32M_inst_RAMA_D1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X36Y167.A         Tshcko                1.343   usr/i_MPA_wrapper/i_MPA_top/trig_countA_Do<23>
                                                          usr/i_MPA_wrapper/i_MPA_top/g_trig_countA[1].i_trig_countA/RAM32M_inst_RAMA_D1
    SLICE_X39Y167.B4        net (fanout=1)        0.632   usr/i_MPA_wrapper/i_MPA_top/trig_countA_Do<19>
    SLICE_X39Y167.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata241
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata242
    SLICE_X39Y167.A6        net (fanout=1)        0.110   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata241
    SLICE_X39Y167.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata241
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata243
    SLICE_X27Y137.C5        net (fanout=1)        1.953   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata242
    SLICE_X27Y137.C         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/read_data<19>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata244
    SLICE_X36Y100.B1        net (fanout=1)        2.330   user_ipb_miso[0]_ipb_rdata<19>
    SLICE_X36Y100.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<21>
                                                          system/ipb_usr_fabric/Mmux_mux_rdata<0>111
    SLICE_X36Y100.A6        net (fanout=1)        0.124   system/ipb_from_slaves[5]_ipb_rdata<19>
    SLICE_X36Y100.A         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<21>
                                                          system/ipb_fabric/mux_rdata<0><19>
    SLICE_X56Y117.D5        net (fanout=3)        1.787   system/ipb_from_fabric_ipb_rdata<19>
    SLICE_X56Y117.D         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<19>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux1091
    SLICE_X56Y117.C6        net (fanout=1)        0.123   system/phy_en.phy_ipb_ctrl/trans/tx_data<19>
    SLICE_X56Y117.C         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<19>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_wdata<19>
    RAMB36_X4Y27.DIADI3     net (fanout=1)        1.925   system/phy_en.phy_ipb_ctrl/trans_out_wdata<19>
    RAMB36_X4Y27.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    ----------------------------------------------------  ---------------------------
    Total                                        11.510ns (2.526ns logic, 8.984ns route)
                                                          (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.477ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/trig_cntr_19 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 (RAM)
  Data Path Delay:      10.628ns (Levels of Logic = 8)
  Clock Path Skew:      6.516ns (9.403 - 2.887)
  Source Clock:         usr/beam_clk falling
  Destination Clock:    user_ipb_clk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/trig_cntr_19 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X43Y171.DQ        Tcko                  0.334   usr/i_MPA_wrapper/i_MPA_top/trig_cntr<19>
                                                          usr/i_MPA_wrapper/i_MPA_top/trig_cntr_19
    SLICE_X39Y168.C6        net (fanout=3)        0.394   usr/i_MPA_wrapper/i_MPA_top/trig_cntr<19>
    SLICE_X39Y168.C         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata2614
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata241
    SLICE_X39Y167.B5        net (fanout=1)        0.297   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata24
    SLICE_X39Y167.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata241
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata242
    SLICE_X39Y167.A6        net (fanout=1)        0.110   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata241
    SLICE_X39Y167.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata241
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata243
    SLICE_X27Y137.C5        net (fanout=1)        1.953   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata242
    SLICE_X27Y137.C         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/read_data<19>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata244
    SLICE_X36Y100.B1        net (fanout=1)        2.330   user_ipb_miso[0]_ipb_rdata<19>
    SLICE_X36Y100.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<21>
                                                          system/ipb_usr_fabric/Mmux_mux_rdata<0>111
    SLICE_X36Y100.A6        net (fanout=1)        0.124   system/ipb_from_slaves[5]_ipb_rdata<19>
    SLICE_X36Y100.A         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<21>
                                                          system/ipb_fabric/mux_rdata<0><19>
    SLICE_X56Y117.D5        net (fanout=3)        1.787   system/ipb_from_fabric_ipb_rdata<19>
    SLICE_X56Y117.D         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<19>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux1091
    SLICE_X56Y117.C6        net (fanout=1)        0.123   system/phy_en.phy_ipb_ctrl/trans/tx_data<19>
    SLICE_X56Y117.C         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<19>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_wdata<19>
    RAMB36_X4Y27.DIADI3     net (fanout=1)        1.925   system/phy_en.phy_ipb_ctrl/trans_out_wdata<19>
    RAMB36_X4Y27.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    ----------------------------------------------------  ---------------------------
    Total                                        10.628ns (1.585ns logic, 9.043ns route)
                                                          (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.204ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/halt_time_19 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 (RAM)
  Data Path Delay:      10.634ns (Levels of Logic = 7)
  Clock Path Skew:      6.795ns (9.403 - 2.608)
  Source Clock:         usr/beam_clk falling
  Destination Clock:    user_ipb_clk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/halt_time_19 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X37Y170.DQ        Tcko                  0.334   usr/i_MPA_wrapper/i_MPA_top/halt_time<19>
                                                          usr/i_MPA_wrapper/i_MPA_top/halt_time_19
    SLICE_X39Y167.B2        net (fanout=1)        0.765   usr/i_MPA_wrapper/i_MPA_top/halt_time<19>
    SLICE_X39Y167.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata241
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata242
    SLICE_X39Y167.A6        net (fanout=1)        0.110   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata241
    SLICE_X39Y167.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata241
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata243
    SLICE_X27Y137.C5        net (fanout=1)        1.953   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata242
    SLICE_X27Y137.C         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/read_data<19>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata244
    SLICE_X36Y100.B1        net (fanout=1)        2.330   user_ipb_miso[0]_ipb_rdata<19>
    SLICE_X36Y100.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<21>
                                                          system/ipb_usr_fabric/Mmux_mux_rdata<0>111
    SLICE_X36Y100.A6        net (fanout=1)        0.124   system/ipb_from_slaves[5]_ipb_rdata<19>
    SLICE_X36Y100.A         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<21>
                                                          system/ipb_fabric/mux_rdata<0><19>
    SLICE_X56Y117.D5        net (fanout=3)        1.787   system/ipb_from_fabric_ipb_rdata<19>
    SLICE_X56Y117.D         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<19>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux1091
    SLICE_X56Y117.C6        net (fanout=1)        0.123   system/phy_en.phy_ipb_ctrl/trans/tx_data<19>
    SLICE_X56Y117.C         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<19>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_wdata<19>
    RAMB36_X4Y27.DIADI3     net (fanout=1)        1.925   system/phy_en.phy_ipb_ctrl/trans_out_wdata<19>
    RAMB36_X4Y27.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    ----------------------------------------------------  ---------------------------
    Total                                        10.634ns (1.517ns logic, 9.117ns route)
                                                          (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAMB36_X3Y28.DIADI0), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.767ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/g_trig_countA[2].i_trig_countA/RAM32M_inst_RAMC (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Data Path Delay:      11.958ns (Levels of Logic = 7)
  Clock Path Skew:      6.556ns (9.427 - 2.871)
  Source Clock:         usr/beam_clk rising
  Destination Clock:    user_ipb_clk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/g_trig_countA[2].i_trig_countA/RAM32M_inst_RAMC to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X40Y169.CMUX      Tshcko                1.493   usr/i_MPA_wrapper/i_MPA_top/trig_countA_Do<29>
                                                          usr/i_MPA_wrapper/i_MPA_top/g_trig_countA[2].i_trig_countA/RAM32M_inst_RAMC
    SLICE_X34Y173.C3        net (fanout=1)        0.887   usr/i_MPA_wrapper/i_MPA_top/trig_countA_Do<28>
    SLICE_X34Y173.C         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/halt_time<31>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata351
    SLICE_X34Y173.D3        net (fanout=1)        0.345   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata35
    SLICE_X34Y173.D         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/halt_time<31>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata352
    SLICE_X26Y135.A4        net (fanout=1)        2.307   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata351
    SLICE_X26Y135.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/read_data<16>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata353
    SLICE_X34Y102.B3        net (fanout=1)        1.693   user_ipb_miso[0]_ipb_rdata<28>
    SLICE_X34Y102.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<30>
                                                          system/ipb_usr_fabric/Mmux_mux_rdata<0>211
    SLICE_X34Y102.A6        net (fanout=1)        0.125   system/ipb_from_slaves[5]_ipb_rdata<28>
    SLICE_X34Y102.A         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<30>
                                                          system/ipb_fabric/mux_rdata<0><28>
    SLICE_X39Y120.D5        net (fanout=3)        1.533   system/ipb_from_fabric_ipb_rdata<28>
    SLICE_X39Y120.D         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<27>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux101101
    SLICE_X39Y120.C2        net (fanout=1)        0.463   system/phy_en.phy_ipb_ctrl/trans/tx_data<28>
    SLICE_X39Y120.C         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<27>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_wdata<28>
    RAMB36_X3Y28.DIADI0     net (fanout=1)        1.929   system/phy_en.phy_ipb_ctrl/trans_out_wdata<28>
    RAMB36_X3Y28.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    ----------------------------------------------------  ---------------------------
    Total                                        11.958ns (2.676ns logic, 9.282ns route)
                                                          (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.395ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/halt_time_28 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Data Path Delay:      10.379ns (Levels of Logic = 7)
  Clock Path Skew:      7.349ns (9.427 - 2.078)
  Source Clock:         usr/beam_clk falling
  Destination Clock:    user_ipb_clk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/halt_time_28 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X34Y173.AQ        Tcko                  0.334   usr/i_MPA_wrapper/i_MPA_top/halt_time<31>
                                                          usr/i_MPA_wrapper/i_MPA_top/halt_time_28
    SLICE_X34Y173.C1        net (fanout=1)        0.467   usr/i_MPA_wrapper/i_MPA_top/halt_time<28>
    SLICE_X34Y173.C         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/halt_time<31>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata351
    SLICE_X34Y173.D3        net (fanout=1)        0.345   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata35
    SLICE_X34Y173.D         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/halt_time<31>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata352
    SLICE_X26Y135.A4        net (fanout=1)        2.307   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata351
    SLICE_X26Y135.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/read_data<16>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata353
    SLICE_X34Y102.B3        net (fanout=1)        1.693   user_ipb_miso[0]_ipb_rdata<28>
    SLICE_X34Y102.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<30>
                                                          system/ipb_usr_fabric/Mmux_mux_rdata<0>211
    SLICE_X34Y102.A6        net (fanout=1)        0.125   system/ipb_from_slaves[5]_ipb_rdata<28>
    SLICE_X34Y102.A         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<30>
                                                          system/ipb_fabric/mux_rdata<0><28>
    SLICE_X39Y120.D5        net (fanout=3)        1.533   system/ipb_from_fabric_ipb_rdata<28>
    SLICE_X39Y120.D         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<27>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux101101
    SLICE_X39Y120.C2        net (fanout=1)        0.463   system/phy_en.phy_ipb_ctrl/trans/tx_data<28>
    SLICE_X39Y120.C         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<27>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_wdata<28>
    RAMB36_X3Y28.DIADI0     net (fanout=1)        1.929   system/phy_en.phy_ipb_ctrl/trans_out_wdata<28>
    RAMB36_X3Y28.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    ----------------------------------------------------  ---------------------------
    Total                                        10.379ns (1.517ns logic, 8.862ns route)
                                                          (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_beam_clk2ipb_clk_path" TIG;
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_trig_countA_h/RAM32M_inst_RAMA (SLICE_X36Y154.AI), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -6.895ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/trig_bufA_wa_6 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_trig_countA_h/RAM32M_inst_RAMA (RAM)
  Data Path Delay:      1.112ns (Levels of Logic = 0)
  Clock Path Skew:      7.642ns (9.715 - 2.073)
  Source Clock:         usr/beam_clk falling
  Destination Clock:    user_ipb_clk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Minimum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/trig_bufA_wa_6 to usr/i_MPA_wrapper/i_MPA_top/i_trig_countA_h/RAM32M_inst_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y171.DQ     Tcko                  0.301   usr/i_MPA_wrapper/i_MPA_top/trig_bufA_wa_6
                                                       usr/i_MPA_wrapper/i_MPA_top/trig_bufA_wa_6
    SLICE_X36Y154.AI     net (fanout=21)       1.028   usr/i_MPA_wrapper/i_MPA_top/trig_bufA_wa_6
    SLICE_X36Y154.CLK    Tdh         (-Th)     0.217   usr/i_MPA_wrapper/i_MPA_top/trig_countA_Do<11>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_trig_countA_h/RAM32M_inst_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.084ns logic, 1.028ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_trig_countA_l/RAM32M_inst_RAMC (SLICE_X32Y154.CI), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -6.876ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/trig_bufA_wa_4 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_trig_countA_l/RAM32M_inst_RAMC (RAM)
  Data Path Delay:      1.110ns (Levels of Logic = 0)
  Clock Path Skew:      7.621ns (9.694 - 2.073)
  Source Clock:         usr/beam_clk falling
  Destination Clock:    user_ipb_clk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Minimum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/trig_bufA_wa_4 to usr/i_MPA_wrapper/i_MPA_top/i_trig_countA_l/RAM32M_inst_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y171.CQ     Tcko                  0.301   usr/i_MPA_wrapper/i_MPA_top/trig_bufA_wa_6
                                                       usr/i_MPA_wrapper/i_MPA_top/trig_bufA_wa_4
    SLICE_X32Y154.CI     net (fanout=19)       1.022   usr/i_MPA_wrapper/i_MPA_top/trig_bufA_wa_4
    SLICE_X32Y154.CLK    Tdh         (-Th)     0.213   usr/i_MPA_wrapper/i_MPA_top/trig_countA_Do<5>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_trig_countA_l/RAM32M_inst_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      1.110ns (0.088ns logic, 1.022ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_trig_countA_l/RAM32M_inst_RAMA_D1 (SLICE_X32Y154.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -6.751ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/trig_bufA_wa_1 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_trig_countA_l/RAM32M_inst_RAMA_D1 (RAM)
  Data Path Delay:      1.235ns (Levels of Logic = 0)
  Clock Path Skew:      7.621ns (9.694 - 2.073)
  Source Clock:         usr/beam_clk falling
  Destination Clock:    user_ipb_clk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Minimum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/trig_bufA_wa_1 to usr/i_MPA_wrapper/i_MPA_top/i_trig_countA_l/RAM32M_inst_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y171.AMUX   Tshcko                0.375   usr/i_MPA_wrapper/i_MPA_top/trig_bufA_wa_6
                                                       usr/i_MPA_wrapper/i_MPA_top/trig_bufA_wa_1
    SLICE_X32Y154.AX     net (fanout=21)       1.021   usr/i_MPA_wrapper/i_MPA_top/trig_bufA_wa_1
    SLICE_X32Y154.CLK    Tdh         (-Th)     0.161   usr/i_MPA_wrapper/i_MPA_top/trig_countA_Do<5>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_trig_countA_l/RAM32M_inst_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      1.235ns (0.214ns logic, 1.021ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clk160from1252ipb_clk_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clk4002ipb_clk_path" TIG;

 288 paths analyzed, 48 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAMB36_X3Y31.DIADI2), 6 paths
--------------------------------------------------------------------------------
Delay (setup path):     12.446ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_4_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Data Path Delay:      11.961ns (Levels of Logic = 9)
  Clock Path Skew:      -0.058ns (3.075 - 3.133)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 131.500ns
  Destination Clock:    user_ipb_clk rising at 132.000ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.298ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_4_2 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X5Y118.BQ         Tcko                  0.337   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_4<4>
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_4_2
    SLICE_X6Y93.D1          net (fanout=6)        1.781   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_4<2>
    SLICE_X6Y93.D           Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata9
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata91
    SLICE_X7Y105.D4         net (fanout=1)        0.858   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata9
    SLICE_X7Y105.D          Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata92
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata93
    SLICE_X7Y105.C6         net (fanout=1)        0.110   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata92
    SLICE_X7Y105.C          Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata92
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata94
    SLICE_X10Y124.B4        net (fanout=1)        1.321   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata93
    SLICE_X10Y124.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<2>
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata96
    SLICE_X10Y124.A6        net (fanout=1)        0.124   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<2>
    SLICE_X10Y124.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<2>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata396_SW0
    SLICE_X32Y109.B1        net (fanout=1)        1.898   usr/i_MPA_wrapper/i_MPA_top/N28
    SLICE_X32Y109.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<4>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata397
    SLICE_X32Y109.A6        net (fanout=1)        0.124   user_ipb_miso[0]_ipb_rdata<2>
    SLICE_X32Y109.A         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<4>
                                                          system/ipb_fabric/mux_rdata<0><2>3
    SLICE_X40Y121.D3        net (fanout=3)        1.602   system/ipb_from_fabric_ipb_rdata<2>
    SLICE_X40Y121.D         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<2>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux101121
    SLICE_X40Y121.C6        net (fanout=1)        0.123   system/phy_en.phy_ipb_ctrl/trans/tx_data<2>
    SLICE_X40Y121.C         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<2>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_wdata<2>
    RAMB36_X3Y31.DIADI2     net (fanout=1)        2.364   system/phy_en.phy_ipb_ctrl/trans_out_wdata<2>
    RAMB36_X3Y31.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                        11.961ns (1.656ns logic, 10.305ns route)
                                                          (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.102ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_0_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Data Path Delay:      11.501ns (Levels of Logic = 9)
  Clock Path Skew:      -0.174ns (3.075 - 3.249)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 131.500ns
  Destination Clock:    user_ipb_clk rising at 132.000ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.298ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_0_2 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X5Y77.BQ          Tcko                  0.337   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_0<4>
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_0_2
    SLICE_X6Y93.D2          net (fanout=6)        1.321   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_0<2>
    SLICE_X6Y93.D           Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata9
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata91
    SLICE_X7Y105.D4         net (fanout=1)        0.858   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata9
    SLICE_X7Y105.D          Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata92
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata93
    SLICE_X7Y105.C6         net (fanout=1)        0.110   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata92
    SLICE_X7Y105.C          Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata92
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata94
    SLICE_X10Y124.B4        net (fanout=1)        1.321   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata93
    SLICE_X10Y124.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<2>
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata96
    SLICE_X10Y124.A6        net (fanout=1)        0.124   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<2>
    SLICE_X10Y124.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<2>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata396_SW0
    SLICE_X32Y109.B1        net (fanout=1)        1.898   usr/i_MPA_wrapper/i_MPA_top/N28
    SLICE_X32Y109.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<4>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata397
    SLICE_X32Y109.A6        net (fanout=1)        0.124   user_ipb_miso[0]_ipb_rdata<2>
    SLICE_X32Y109.A         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<4>
                                                          system/ipb_fabric/mux_rdata<0><2>3
    SLICE_X40Y121.D3        net (fanout=3)        1.602   system/ipb_from_fabric_ipb_rdata<2>
    SLICE_X40Y121.D         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<2>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux101121
    SLICE_X40Y121.C6        net (fanout=1)        0.123   system/phy_en.phy_ipb_ctrl/trans/tx_data<2>
    SLICE_X40Y121.C         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<2>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_wdata<2>
    RAMB36_X3Y31.DIADI2     net (fanout=1)        2.364   system/phy_en.phy_ipb_ctrl/trans_out_wdata<2>
    RAMB36_X3Y31.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                        11.501ns (1.656ns logic, 9.845ns route)
                                                          (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.876ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Data Path Delay:      11.391ns (Levels of Logic = 9)
  Clock Path Skew:      -0.058ns (3.075 - 3.133)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 131.500ns
  Destination Clock:    user_ipb_clk rising at 132.000ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.298ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_2 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X2Y126.BQ         Tcko                  0.337   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5<4>
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_2
    SLICE_X4Y105.B2         net (fanout=6)        1.614   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5<2>
    SLICE_X4Y105.B          Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata111
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata92
    SLICE_X7Y105.D3         net (fanout=1)        0.455   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata91
    SLICE_X7Y105.D          Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata92
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata93
    SLICE_X7Y105.C6         net (fanout=1)        0.110   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata92
    SLICE_X7Y105.C          Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata92
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata94
    SLICE_X10Y124.B4        net (fanout=1)        1.321   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata93
    SLICE_X10Y124.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<2>
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata96
    SLICE_X10Y124.A6        net (fanout=1)        0.124   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<2>
    SLICE_X10Y124.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<2>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata396_SW0
    SLICE_X32Y109.B1        net (fanout=1)        1.898   usr/i_MPA_wrapper/i_MPA_top/N28
    SLICE_X32Y109.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<4>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata397
    SLICE_X32Y109.A6        net (fanout=1)        0.124   user_ipb_miso[0]_ipb_rdata<2>
    SLICE_X32Y109.A         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<4>
                                                          system/ipb_fabric/mux_rdata<0><2>3
    SLICE_X40Y121.D3        net (fanout=3)        1.602   system/ipb_from_fabric_ipb_rdata<2>
    SLICE_X40Y121.D         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<2>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux101121
    SLICE_X40Y121.C6        net (fanout=1)        0.123   system/phy_en.phy_ipb_ctrl/trans/tx_data<2>
    SLICE_X40Y121.C         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<2>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_wdata<2>
    RAMB36_X3Y31.DIADI2     net (fanout=1)        2.364   system/phy_en.phy_ipb_ctrl/trans_out_wdata<2>
    RAMB36_X3Y31.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                        11.391ns (1.656ns logic, 9.735ns route)
                                                          (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAMB36_X4Y29.DIADI1), 6 paths
--------------------------------------------------------------------------------
Delay (setup path):     12.249ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_9 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Data Path Delay:      11.739ns (Levels of Logic = 9)
  Clock Path Skew:      -0.083ns (3.049 - 3.132)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 131.500ns
  Destination Clock:    user_ipb_clk rising at 132.000ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.298ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_9 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X4Y125.DQ         Tcko                  0.381   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5<9>
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_9
    SLICE_X5Y100.C2         net (fanout=5)        1.689   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5<9>
    SLICE_X5Y100.C          Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata16
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata161
    SLICE_X6Y100.B4         net (fanout=1)        0.399   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata16
    SLICE_X6Y100.B          Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata21
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata162
    SLICE_X6Y100.A2         net (fanout=1)        0.474   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata161
    SLICE_X6Y100.A          Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata21
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata163
    SLICE_X8Y121.B2         net (fanout=1)        1.329   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata162
    SLICE_X8Y121.B          Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/Mmux_ipb_rdata61
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata165
    SLICE_X8Y121.A6         net (fanout=1)        0.124   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<9>
    SLICE_X8Y121.A          Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/Mmux_ipb_rdata61
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata624_SW0
    SLICE_X33Y107.B6        net (fanout=1)        1.615   usr/i_MPA_wrapper/i_MPA_top/N32
    SLICE_X33Y107.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<12>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata625
    SLICE_X33Y107.A6        net (fanout=1)        0.110   user_ipb_miso[0]_ipb_rdata<9>
    SLICE_X33Y107.A         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<12>
                                                          system/ipb_fabric/mux_rdata<0><9>3
    SLICE_X37Y129.D1        net (fanout=3)        1.516   system/ipb_from_fabric_ipb_rdata<9>
    SLICE_X37Y129.D         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<9>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux101211
    SLICE_X37Y129.C2        net (fanout=1)        0.463   system/phy_en.phy_ipb_ctrl/trans/tx_data<9>
    SLICE_X37Y129.C         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<9>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_wdata<9>
    RAMB36_X4Y29.DIADI1     net (fanout=1)        2.320   system/phy_en.phy_ipb_ctrl/trans_out_wdata<9>
    RAMB36_X4Y29.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        11.739ns (1.700ns logic, 10.039ns route)
                                                          (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.929ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_1_9 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Data Path Delay:      11.419ns (Levels of Logic = 9)
  Clock Path Skew:      -0.083ns (3.049 - 3.132)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 131.500ns
  Destination Clock:    user_ipb_clk rising at 132.000ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.298ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_1_9 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X4Y83.DQ          Tcko                  0.381   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_1<9>
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_1_9
    SLICE_X5Y100.C3         net (fanout=5)        1.369   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_1<9>
    SLICE_X5Y100.C          Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata16
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata161
    SLICE_X6Y100.B4         net (fanout=1)        0.399   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata16
    SLICE_X6Y100.B          Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata21
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata162
    SLICE_X6Y100.A2         net (fanout=1)        0.474   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata161
    SLICE_X6Y100.A          Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata21
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata163
    SLICE_X8Y121.B2         net (fanout=1)        1.329   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata162
    SLICE_X8Y121.B          Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/Mmux_ipb_rdata61
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata165
    SLICE_X8Y121.A6         net (fanout=1)        0.124   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<9>
    SLICE_X8Y121.A          Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/Mmux_ipb_rdata61
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata624_SW0
    SLICE_X33Y107.B6        net (fanout=1)        1.615   usr/i_MPA_wrapper/i_MPA_top/N32
    SLICE_X33Y107.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<12>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata625
    SLICE_X33Y107.A6        net (fanout=1)        0.110   user_ipb_miso[0]_ipb_rdata<9>
    SLICE_X33Y107.A         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<12>
                                                          system/ipb_fabric/mux_rdata<0><9>3
    SLICE_X37Y129.D1        net (fanout=3)        1.516   system/ipb_from_fabric_ipb_rdata<9>
    SLICE_X37Y129.D         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<9>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux101211
    SLICE_X37Y129.C2        net (fanout=1)        0.463   system/phy_en.phy_ipb_ctrl/trans/tx_data<9>
    SLICE_X37Y129.C         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<9>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_wdata<9>
    RAMB36_X4Y29.DIADI1     net (fanout=1)        2.320   system/phy_en.phy_ipb_ctrl/trans_out_wdata<9>
    RAMB36_X4Y29.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        11.419ns (1.700ns logic, 9.719ns route)
                                                          (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.799ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_0_9 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Data Path Delay:      11.172ns (Levels of Logic = 9)
  Clock Path Skew:      -0.200ns (3.049 - 3.249)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 131.500ns
  Destination Clock:    user_ipb_clk rising at 132.000ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.298ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_0_9 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X5Y79.BQ          Tcko                  0.337   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_0<9>
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_0_9
    SLICE_X5Y100.C4         net (fanout=5)        1.166   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_0<9>
    SLICE_X5Y100.C          Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata16
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata161
    SLICE_X6Y100.B4         net (fanout=1)        0.399   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata16
    SLICE_X6Y100.B          Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata21
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata162
    SLICE_X6Y100.A2         net (fanout=1)        0.474   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata161
    SLICE_X6Y100.A          Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata21
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata163
    SLICE_X8Y121.B2         net (fanout=1)        1.329   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata162
    SLICE_X8Y121.B          Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/Mmux_ipb_rdata61
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata165
    SLICE_X8Y121.A6         net (fanout=1)        0.124   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<9>
    SLICE_X8Y121.A          Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/Mmux_ipb_rdata61
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata624_SW0
    SLICE_X33Y107.B6        net (fanout=1)        1.615   usr/i_MPA_wrapper/i_MPA_top/N32
    SLICE_X33Y107.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<12>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata625
    SLICE_X33Y107.A6        net (fanout=1)        0.110   user_ipb_miso[0]_ipb_rdata<9>
    SLICE_X33Y107.A         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<12>
                                                          system/ipb_fabric/mux_rdata<0><9>3
    SLICE_X37Y129.D1        net (fanout=3)        1.516   system/ipb_from_fabric_ipb_rdata<9>
    SLICE_X37Y129.D         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<9>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux101211
    SLICE_X37Y129.C2        net (fanout=1)        0.463   system/phy_en.phy_ipb_ctrl/trans/tx_data<9>
    SLICE_X37Y129.C         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<9>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_wdata<9>
    RAMB36_X4Y29.DIADI1     net (fanout=1)        2.320   system/phy_en.phy_ipb_ctrl/trans_out_wdata<9>
    RAMB36_X4Y29.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        11.172ns (1.656ns logic, 9.516ns route)
                                                          (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAMB36_X3Y31.DIADI3), 6 paths
--------------------------------------------------------------------------------
Delay (setup path):     12.105ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_0_3 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Data Path Delay:      11.505ns (Levels of Logic = 9)
  Clock Path Skew:      -0.173ns (3.075 - 3.248)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 131.500ns
  Destination Clock:    user_ipb_clk rising at 132.000ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.298ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_0_3 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X5Y76.CQ          Tcko                  0.337   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_0<3>
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_0_3
    SLICE_X4Y105.A4         net (fanout=6)        1.576   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_0<3>
    SLICE_X4Y105.A          Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata111
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata101
    SLICE_X7Y105.D1         net (fanout=1)        0.694   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata10
    SLICE_X7Y105.DMUX       Tilo                  0.192   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata92
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata103
    SLICE_X7Y105.B2         net (fanout=1)        0.721   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata102
    SLICE_X7Y105.B          Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata92
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata104
    SLICE_X10Y125.B5        net (fanout=1)        1.226   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata103
    SLICE_X10Y125.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<3>
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata106
    SLICE_X10Y125.A6        net (fanout=1)        0.124   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<3>
    SLICE_X10Y125.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<3>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata456_SW0
    SLICE_X30Y114.B1        net (fanout=1)        1.664   usr/i_MPA_wrapper/i_MPA_top/N26
    SLICE_X30Y114.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<4>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata457
    SLICE_X30Y114.A6        net (fanout=1)        0.124   user_ipb_miso[0]_ipb_rdata<3>
    SLICE_X30Y114.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<4>
                                                          system/ipb_fabric/mux_rdata<0><3>3
    SLICE_X37Y121.B1        net (fanout=3)        1.225   system/ipb_from_fabric_ipb_rdata<3>
    SLICE_X37Y121.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<3>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux101151
    SLICE_X37Y121.A6        net (fanout=1)        0.110   system/phy_en.phy_ipb_ctrl/trans/tx_data<3>
    SLICE_X37Y121.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<3>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_wdata<3>
    RAMB36_X3Y31.DIADI3     net (fanout=1)        2.261   system/phy_en.phy_ipb_ctrl/trans_out_wdata<3>
    RAMB36_X3Y31.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                        11.505ns (1.780ns logic, 9.725ns route)
                                                          (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.657ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_3 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Data Path Delay:      11.172ns (Levels of Logic = 9)
  Clock Path Skew:      -0.058ns (3.075 - 3.133)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 131.500ns
  Destination Clock:    user_ipb_clk rising at 132.000ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.298ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_3 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X2Y126.CQ         Tcko                  0.337   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5<4>
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_3
    SLICE_X5Y105.A4         net (fanout=6)        1.495   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5<3>
    SLICE_X5Y105.A          Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata112
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata102
    SLICE_X7Y105.D5         net (fanout=1)        0.443   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata101
    SLICE_X7Y105.DMUX       Tilo                  0.191   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata92
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata103
    SLICE_X7Y105.B2         net (fanout=1)        0.721   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata102
    SLICE_X7Y105.B          Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata92
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata104
    SLICE_X10Y125.B5        net (fanout=1)        1.226   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata103
    SLICE_X10Y125.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<3>
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata106
    SLICE_X10Y125.A6        net (fanout=1)        0.124   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<3>
    SLICE_X10Y125.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<3>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata456_SW0
    SLICE_X30Y114.B1        net (fanout=1)        1.664   usr/i_MPA_wrapper/i_MPA_top/N26
    SLICE_X30Y114.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<4>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata457
    SLICE_X30Y114.A6        net (fanout=1)        0.124   user_ipb_miso[0]_ipb_rdata<3>
    SLICE_X30Y114.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<4>
                                                          system/ipb_fabric/mux_rdata<0><3>3
    SLICE_X37Y121.B1        net (fanout=3)        1.225   system/ipb_from_fabric_ipb_rdata<3>
    SLICE_X37Y121.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<3>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux101151
    SLICE_X37Y121.A6        net (fanout=1)        0.110   system/phy_en.phy_ipb_ctrl/trans/tx_data<3>
    SLICE_X37Y121.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<3>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_wdata<3>
    RAMB36_X3Y31.DIADI3     net (fanout=1)        2.261   system/phy_en.phy_ipb_ctrl/trans_out_wdata<3>
    RAMB36_X3Y31.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                        11.172ns (1.779ns logic, 9.393ns route)
                                                          (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.648ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_2_3 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Data Path Delay:      11.171ns (Levels of Logic = 9)
  Clock Path Skew:      -0.050ns (3.075 - 3.125)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 131.500ns
  Destination Clock:    user_ipb_clk rising at 132.000ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.298ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_2_3 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X4Y92.CQ          Tcko                  0.381   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_2<4>
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_2_3
    SLICE_X4Y105.A2         net (fanout=6)        1.198   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_2<3>
    SLICE_X4Y105.A          Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata111
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata101
    SLICE_X7Y105.D1         net (fanout=1)        0.694   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata10
    SLICE_X7Y105.DMUX       Tilo                  0.192   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata92
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata103
    SLICE_X7Y105.B2         net (fanout=1)        0.721   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata102
    SLICE_X7Y105.B          Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata92
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata104
    SLICE_X10Y125.B5        net (fanout=1)        1.226   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata103
    SLICE_X10Y125.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<3>
                                                          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata106
    SLICE_X10Y125.A6        net (fanout=1)        0.124   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<3>
    SLICE_X10Y125.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<3>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata456_SW0
    SLICE_X30Y114.B1        net (fanout=1)        1.664   usr/i_MPA_wrapper/i_MPA_top/N26
    SLICE_X30Y114.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<4>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata457
    SLICE_X30Y114.A6        net (fanout=1)        0.124   user_ipb_miso[0]_ipb_rdata<3>
    SLICE_X30Y114.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<4>
                                                          system/ipb_fabric/mux_rdata<0><3>3
    SLICE_X37Y121.B1        net (fanout=3)        1.225   system/ipb_from_fabric_ipb_rdata<3>
    SLICE_X37Y121.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<3>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux101151
    SLICE_X37Y121.A6        net (fanout=1)        0.110   system/phy_en.phy_ipb_ctrl/trans/tx_data<3>
    SLICE_X37Y121.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<3>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_wdata<3>
    RAMB36_X3Y31.DIADI3     net (fanout=1)        2.261   system/phy_en.phy_ipb_ctrl/trans_out_wdata<3>
    RAMB36_X3Y31.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                        11.171ns (1.824ns logic, 9.347ns route)
                                                          (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_clk4002ipb_clk_path" TIG;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_1 (SLICE_X26Y108.C6), 6 paths
--------------------------------------------------------------------------------
Delay (hold path):      1.014ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_3_1 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_1 (FF)
  Data Path Delay:      1.515ns (Levels of Logic = 6)
  Clock Path Skew:      0.074ns (1.397 - 1.323)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 134.000ns
  Destination Clock:    user_ipb_clk rising at 132.000ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.298ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_3_1 to system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y109.AQ      Tcko                  0.098   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_3<4>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_3_1
    SLICE_X6Y102.B1      net (fanout=8)        0.345   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_3<1>
    SLICE_X6Y102.B       Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata81
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata82
    SLICE_X6Y102.A6      net (fanout=1)        0.053   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata81
    SLICE_X6Y102.A       Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata81
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata83
    SLICE_X9Y102.B1      net (fanout=1)        0.247   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata82
    SLICE_X9Y102.B       Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata83
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata84
    SLICE_X9Y102.A6      net (fanout=1)        0.038   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata83
    SLICE_X9Y102.A       Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata83
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata86
    SLICE_X26Y108.D1     net (fanout=1)        0.595   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<1>
    SLICE_X26Y108.D      Tilo                  0.034   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<1>
                                                       usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata267
    SLICE_X26Y108.C6     net (fanout=1)        0.045   user_ipb_miso[0]_ipb_rdata<1>
    SLICE_X26Y108.CLK    Tah         (-Th)     0.076   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<1>
                                                       system/ipb_fabric/mux_rdata<0><1>3
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_1
    -------------------------------------------------  ---------------------------
    Total                                      1.515ns (0.192ns logic, 1.323ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.216ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_1 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_1 (FF)
  Data Path Delay:      1.714ns (Levels of Logic = 6)
  Clock Path Skew:      0.071ns (1.397 - 1.326)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 134.000ns
  Destination Clock:    user_ipb_clk rising at 132.000ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.298ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_1 to system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y126.AQ      Tcko                  0.098   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5<4>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_1
    SLICE_X6Y102.B3      net (fanout=8)        0.544   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5<1>
    SLICE_X6Y102.B       Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata81
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata82
    SLICE_X6Y102.A6      net (fanout=1)        0.053   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata81
    SLICE_X6Y102.A       Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata81
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata83
    SLICE_X9Y102.B1      net (fanout=1)        0.247   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata82
    SLICE_X9Y102.B       Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata83
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata84
    SLICE_X9Y102.A6      net (fanout=1)        0.038   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata83
    SLICE_X9Y102.A       Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata83
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata86
    SLICE_X26Y108.D1     net (fanout=1)        0.595   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<1>
    SLICE_X26Y108.D      Tilo                  0.034   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<1>
                                                       usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata267
    SLICE_X26Y108.C6     net (fanout=1)        0.045   user_ipb_miso[0]_ipb_rdata<1>
    SLICE_X26Y108.CLK    Tah         (-Th)     0.076   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<1>
                                                       system/ipb_fabric/mux_rdata<0><1>3
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_1
    -------------------------------------------------  ---------------------------
    Total                                      1.714ns (0.192ns logic, 1.522ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.223ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_1_1 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_1 (FF)
  Data Path Delay:      1.721ns (Levels of Logic = 6)
  Clock Path Skew:      0.071ns (1.397 - 1.326)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 134.000ns
  Destination Clock:    user_ipb_clk rising at 132.000ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.298ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_1_1 to system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y82.AQ       Tcko                  0.115   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_1<4>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_1_1
    SLICE_X6Y102.B6      net (fanout=8)        0.534   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_1<1>
    SLICE_X6Y102.B       Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata81
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata82
    SLICE_X6Y102.A6      net (fanout=1)        0.053   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata81
    SLICE_X6Y102.A       Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata81
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata83
    SLICE_X9Y102.B1      net (fanout=1)        0.247   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata82
    SLICE_X9Y102.B       Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata83
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata84
    SLICE_X9Y102.A6      net (fanout=1)        0.038   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata83
    SLICE_X9Y102.A       Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata83
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata86
    SLICE_X26Y108.D1     net (fanout=1)        0.595   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<1>
    SLICE_X26Y108.D      Tilo                  0.034   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<1>
                                                       usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata267
    SLICE_X26Y108.C6     net (fanout=1)        0.045   user_ipb_miso[0]_ipb_rdata<1>
    SLICE_X26Y108.CLK    Tah         (-Th)     0.076   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<1>
                                                       system/ipb_fabric/mux_rdata<0><1>3
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_1
    -------------------------------------------------  ---------------------------
    Total                                      1.721ns (0.209ns logic, 1.512ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_0 (SLICE_X26Y108.A6), 6 paths
--------------------------------------------------------------------------------
Delay (hold path):      1.072ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_2_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_0 (FF)
  Data Path Delay:      1.574ns (Levels of Logic = 5)
  Clock Path Skew:      0.075ns (1.397 - 1.322)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 134.000ns
  Destination Clock:    user_ipb_clk rising at 132.000ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.298ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_2_0 to system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y92.AMUX     Tshcko                0.130   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_2<1>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_2_0
    SLICE_X4Y91.D3       net (fanout=7)        0.186   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_2<0>
    SLICE_X4Y91.CMUX     Topdc                 0.134   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata12
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata15_F
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata15
    SLICE_X8Y97.B5       net (fanout=1)        0.322   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata12
    SLICE_X8Y97.B        Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata17
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata16
    SLICE_X8Y97.A6       net (fanout=1)        0.046   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata17
    SLICE_X8Y97.A        Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata17
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata18
    SLICE_X26Y108.B1     net (fanout=1)        0.684   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<0>
    SLICE_X26Y108.B      Tilo                  0.034   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<1>
                                                       usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata28
    SLICE_X26Y108.A6     net (fanout=1)        0.046   user_ipb_miso[0]_ipb_rdata<0>
    SLICE_X26Y108.CLK    Tah         (-Th)     0.076   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<1>
                                                       system/ipb_fabric/mux_rdata<0><0>4
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_0
    -------------------------------------------------  ---------------------------
    Total                                      1.574ns (0.290ns logic, 1.284ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.266ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_1_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_0 (FF)
  Data Path Delay:      1.764ns (Levels of Logic = 5)
  Clock Path Skew:      0.071ns (1.397 - 1.326)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 134.000ns
  Destination Clock:    user_ipb_clk rising at 132.000ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.298ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_1_0 to system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y82.AMUX     Tshcko                0.146   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_1<4>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_1_0
    SLICE_X4Y91.D1       net (fanout=7)        0.360   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_1<0>
    SLICE_X4Y91.CMUX     Topdc                 0.134   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata12
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata15_F
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata15
    SLICE_X8Y97.B5       net (fanout=1)        0.322   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata12
    SLICE_X8Y97.B        Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata17
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata16
    SLICE_X8Y97.A6       net (fanout=1)        0.046   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata17
    SLICE_X8Y97.A        Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata17
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata18
    SLICE_X26Y108.B1     net (fanout=1)        0.684   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<0>
    SLICE_X26Y108.B      Tilo                  0.034   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<1>
                                                       usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata28
    SLICE_X26Y108.A6     net (fanout=1)        0.046   user_ipb_miso[0]_ipb_rdata<0>
    SLICE_X26Y108.CLK    Tah         (-Th)     0.076   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<1>
                                                       system/ipb_fabric/mux_rdata<0><0>4
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_0
    -------------------------------------------------  ---------------------------
    Total                                      1.764ns (0.306ns logic, 1.458ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.316ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_3_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_0 (FF)
  Data Path Delay:      1.817ns (Levels of Logic = 5)
  Clock Path Skew:      0.074ns (1.397 - 1.323)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 134.000ns
  Destination Clock:    user_ipb_clk rising at 132.000ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.298ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_3_0 to system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y109.AMUX    Tshcko                0.130   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_3<4>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_3_0
    SLICE_X4Y91.D6       net (fanout=7)        0.429   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_3<0>
    SLICE_X4Y91.CMUX     Topdc                 0.134   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata12
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata15_F
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata15
    SLICE_X8Y97.B5       net (fanout=1)        0.322   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata12
    SLICE_X8Y97.B        Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata17
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata16
    SLICE_X8Y97.A6       net (fanout=1)        0.046   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata17
    SLICE_X8Y97.A        Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata17
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata18
    SLICE_X26Y108.B1     net (fanout=1)        0.684   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<0>
    SLICE_X26Y108.B      Tilo                  0.034   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<1>
                                                       usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata28
    SLICE_X26Y108.A6     net (fanout=1)        0.046   user_ipb_miso[0]_ipb_rdata<0>
    SLICE_X26Y108.CLK    Tah         (-Th)     0.076   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<1>
                                                       system/ipb_fabric/mux_rdata<0><0>4
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_0
    -------------------------------------------------  ---------------------------
    Total                                      1.817ns (0.290ns logic, 1.527ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input_8 (SLICE_X33Y114.C2), 6 paths
--------------------------------------------------------------------------------
Delay (hold path):      1.262ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_3_8 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input_8 (FF)
  Data Path Delay:      1.781ns (Levels of Logic = 5)
  Clock Path Skew:      0.092ns (1.414 - 1.322)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 134.000ns
  Destination Clock:    user_ipb_clk rising at 132.000ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.298ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_3_8 to system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y108.CQ      Tcko                  0.098   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_3<9>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_3_8
    SLICE_X7Y101.A1      net (fanout=6)        0.330   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_3<8>
    SLICE_X7Y101.A       Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata15
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata152
    SLICE_X9Y101.C6      net (fanout=1)        0.168   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata151
    SLICE_X9Y101.C       Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata152
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata153
    SLICE_X9Y101.B3      net (fanout=1)        0.156   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata152
    SLICE_X9Y101.B       Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata152
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata155
    SLICE_X33Y114.D2     net (fanout=1)        0.789   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<8>
    SLICE_X33Y114.D      Tilo                  0.034   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<9>
                                                       usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata595
    SLICE_X33Y114.C2     net (fanout=1)        0.160   user_ipb_miso[0]_ipb_rdata<8>
    SLICE_X33Y114.CLK    Tah         (-Th)     0.056   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<9>
                                                       system/ipb_fabric/mux_rdata<0><8>3
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input_8
    -------------------------------------------------  ---------------------------
    Total                                      1.781ns (0.178ns logic, 1.603ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.295ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_2_8 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input_8 (FF)
  Data Path Delay:      1.816ns (Levels of Logic = 5)
  Clock Path Skew:      0.094ns (1.414 - 1.320)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 134.000ns
  Destination Clock:    user_ipb_clk rising at 132.000ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.298ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_2_8 to system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y93.CQ       Tcko                  0.098   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_2<9>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_2_8
    SLICE_X7Y101.A3      net (fanout=6)        0.365   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_2<8>
    SLICE_X7Y101.A       Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata15
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata152
    SLICE_X9Y101.C6      net (fanout=1)        0.168   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata151
    SLICE_X9Y101.C       Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata152
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata153
    SLICE_X9Y101.B3      net (fanout=1)        0.156   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata152
    SLICE_X9Y101.B       Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata152
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata155
    SLICE_X33Y114.D2     net (fanout=1)        0.789   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<8>
    SLICE_X33Y114.D      Tilo                  0.034   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<9>
                                                       usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata595
    SLICE_X33Y114.C2     net (fanout=1)        0.160   user_ipb_miso[0]_ipb_rdata<8>
    SLICE_X33Y114.CLK    Tah         (-Th)     0.056   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<9>
                                                       system/ipb_fabric/mux_rdata<0><8>3
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input_8
    -------------------------------------------------  ---------------------------
    Total                                      1.816ns (0.178ns logic, 1.638ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.565ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_4_8 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input_8 (FF)
  Data Path Delay:      2.080ns (Levels of Logic = 6)
  Clock Path Skew:      0.088ns (1.414 - 1.326)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 134.000ns
  Destination Clock:    user_ipb_clk rising at 132.000ns
  Clock Uncertainty:    0.427ns

  Clock Uncertainty:          0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.298ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_4_8 to system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y119.CQ      Tcko                  0.115   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_4<9>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_4_8
    SLICE_X7Y101.B4      net (fanout=6)        0.540   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_4<8>
    SLICE_X7Y101.B       Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata15
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata151
    SLICE_X7Y101.A6      net (fanout=1)        0.038   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata15
    SLICE_X7Y101.A       Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata15
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata152
    SLICE_X9Y101.C6      net (fanout=1)        0.168   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata151
    SLICE_X9Y101.C       Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata152
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata153
    SLICE_X9Y101.B3      net (fanout=1)        0.156   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata152
    SLICE_X9Y101.B       Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata152
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/Mmux_ipb_rdata155
    SLICE_X33Y114.D2     net (fanout=1)        0.789   usr/i_MPA_wrapper/i_MPA_top/strip_in_data<8>
    SLICE_X33Y114.D      Tilo                  0.034   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<9>
                                                       usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata595
    SLICE_X33Y114.C2     net (fanout=1)        0.160   user_ipb_miso[0]_ipb_rdata<8>
    SLICE_X33Y114.CLK    Tah         (-Th)     0.056   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<9>
                                                       system/ipb_fabric/mux_rdata<0><8>3
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input_8
    -------------------------------------------------  ---------------------------
    Total                                      2.080ns (0.229ns logic, 1.851ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clk3202ipb_clk_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_MPAread/read_clk_o_P (SLICE_X15Y139.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.789ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_acquisition/set_read_clk (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_MPAread/read_clk_o_P (FF)
  Data Path Delay:      2.033ns (Levels of Logic = 0)
  Clock Path Skew:      -0.327ns (2.900 - 3.227)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 675.875ns
  Destination Clock:    user_ipb_clk rising at 676.000ns
  Clock Uncertainty:    0.429ns

  Clock Uncertainty:          0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.251ns
    Phase Error (PE):           0.298ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/set_read_clk to usr/i_MPA_wrapper/i_MPA_top/i_MPAread/read_clk_o_P
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y164.AQ     Tcko                  0.381   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_del<8>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/set_read_clk
    SLICE_X15Y139.SR     net (fanout=3)        1.231   usr/i_MPA_wrapper/i_MPA_top/set_read_clk
    SLICE_X15Y139.CLK    Trck                  0.421   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/read_clk_o_P
                                                       usr/i_MPA_wrapper/i_MPA_top/i_MPAread/read_clk_o_P
    -------------------------------------------------  ---------------------------
    Total                                      2.033ns (0.802ns logic, 1.231ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_sync_1_P_1 (SLICE_X17Y149.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.614ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_i (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_sync_1_P_1 (FF)
  Data Path Delay:      1.877ns (Levels of Logic = 0)
  Clock Path Skew:      -0.308ns (2.907 - 3.215)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 675.875ns
  Destination Clock:    user_ipb_clk rising at 676.000ns
  Clock Uncertainty:    0.429ns

  Clock Uncertainty:          0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.251ns
    Phase Error (PE):           0.298ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_i to usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_sync_1_P_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y166.CQ     Tcko                  0.337   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_i
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_i
    SLICE_X17Y149.SR     net (fanout=4)        1.119   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_i
    SLICE_X17Y149.CLK    Trck                  0.421   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_sync_1_P_1
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_sync_1_P_1
    -------------------------------------------------  ---------------------------
    Total                                      1.877ns (0.758ns logic, 1.119ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_sync_0_P_0 (SLICE_X16Y151.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.305ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_i (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_sync_0_P_0 (FF)
  Data Path Delay:      1.570ns (Levels of Logic = 0)
  Clock Path Skew:      -0.306ns (2.909 - 3.215)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 675.875ns
  Destination Clock:    user_ipb_clk rising at 676.000ns
  Clock Uncertainty:    0.429ns

  Clock Uncertainty:          0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.251ns
    Phase Error (PE):           0.298ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_i to usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_sync_0_P_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y166.CQ     Tcko                  0.337   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_i
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_i
    SLICE_X16Y151.SR     net (fanout=4)        0.862   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_i
    SLICE_X16Y151.CLK    Trck                  0.371   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_sync_0_P_0
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_sync_0_P_0
    -------------------------------------------------  ---------------------------
    Total                                      1.570ns (0.708ns logic, 0.862ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_clk3202ipb_clk_path" TIG;
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_sync_0_P_0 (SLICE_X16Y151.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.035ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_i (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_sync_0_P_0 (FF)
  Data Path Delay:      0.498ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (1.394 - 1.360)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 679.000ns
  Destination Clock:    user_ipb_clk rising at 676.000ns
  Clock Uncertainty:    0.429ns

  Clock Uncertainty:          0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.251ns
    Phase Error (PE):           0.298ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_i to usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_sync_0_P_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y166.CQ     Tcko                  0.098   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_i
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_i
    SLICE_X16Y151.SR     net (fanout=4)        0.352   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_i
    SLICE_X16Y151.CLK    Tremck      (-Th)    -0.048   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_sync_0_P_0
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_sync_0_P_0
    -------------------------------------------------  ---------------------------
    Total                                      0.498ns (0.146ns logic, 0.352ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_sync_1_P_1 (SLICE_X17Y149.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.158ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_i (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_sync_1_P_1 (FF)
  Data Path Delay:      0.619ns (Levels of Logic = 0)
  Clock Path Skew:      0.032ns (1.392 - 1.360)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 679.000ns
  Destination Clock:    user_ipb_clk rising at 676.000ns
  Clock Uncertainty:    0.429ns

  Clock Uncertainty:          0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.251ns
    Phase Error (PE):           0.298ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_i to usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_sync_1_P_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y166.CQ     Tcko                  0.098   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_i
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_i
    SLICE_X17Y149.SR     net (fanout=4)        0.452   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_i
    SLICE_X17Y149.CLK    Tremck      (-Th)    -0.069   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_sync_1_P_1
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_sync_1_P_1
    -------------------------------------------------  ---------------------------
    Total                                      0.619ns (0.167ns logic, 0.452ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_MPAread/read_clk_o_P (SLICE_X15Y139.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.296ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_acquisition/set_read_clk (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_MPAread/read_clk_o_P (FF)
  Data Path Delay:      0.741ns (Levels of Logic = 0)
  Clock Path Skew:      0.016ns (1.382 - 1.366)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 679.000ns
  Destination Clock:    user_ipb_clk rising at 676.000ns
  Clock Uncertainty:    0.429ns

  Clock Uncertainty:          0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.251ns
    Phase Error (PE):           0.298ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/set_read_clk to usr/i_MPA_wrapper/i_MPA_top/i_MPAread/read_clk_o_P
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y164.AQ     Tcko                  0.115   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_del<8>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/set_read_clk
    SLICE_X15Y139.SR     net (fanout=3)        0.557   usr/i_MPA_wrapper/i_MPA_top/set_read_clk
    SLICE_X15Y139.CLK    Tremck      (-Th)    -0.069   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/read_clk_o_P
                                                       usr/i_MPA_wrapper/i_MPA_top/i_MPAread/read_clk_o_P
    -------------------------------------------------  ---------------------------
    Total                                      0.741ns (0.184ns logic, 0.557ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_ipb_clk2clk160from125_path" TIG;

 59 paths analyzed, 48 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_9 (SLICE_X61Y186.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     9.006ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/reset (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_9 (FF)
  Data Path Delay:      8.007ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (3.083 - 3.089)
  Source Clock:         user_ipb_clk rising at 260.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160from125 rising at 260.250ns
  Clock Uncertainty:    0.993ns

  Clock Uncertainty:          0.993ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.393ns
    Phase Error (PE):           0.793ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/reset to usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y96.AQ      Tcko                  0.337   usr/i_MPA_wrapper/i_MPA_top/reset
                                                       usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X43Y172.A3     net (fanout=169)      5.822   usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X43Y172.AMUX   Tilo                  0.182   usr/i_MPA_wrapper/i_MPA_top/reset_acq_done_OR_963_o
                                                       usr/i_MPA_wrapper/i_MPA_top/reset_acq_done_OR_970_o1
    SLICE_X61Y186.SR     net (fanout=3)        1.371   usr/i_MPA_wrapper/i_MPA_top/reset_acq_done_OR_970_o
    SLICE_X61Y186.CLK    Trck                  0.295   usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_10
                                                       usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_9
    -------------------------------------------------  ---------------------------
    Total                                      8.007ns (0.814ns logic, 7.193ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.177ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_9 (FF)
  Data Path Delay:      5.176ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (3.083 - 3.091)
  Source Clock:         user_ipb_clk rising at 260.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160from125 rising at 260.250ns
  Clock Uncertainty:    0.993ns

  Clock Uncertainty:          0.993ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.393ns
    Phase Error (PE):           0.793ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done to usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y149.AQ     Tcko                  0.381   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_sync_1_C_1
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done
    SLICE_X43Y172.A2     net (fanout=53)       2.935   usr/i_MPA_wrapper/i_MPA_top/acq_done
    SLICE_X43Y172.AMUX   Tilo                  0.194   usr/i_MPA_wrapper/i_MPA_top/reset_acq_done_OR_963_o
                                                       usr/i_MPA_wrapper/i_MPA_top/reset_acq_done_OR_970_o1
    SLICE_X61Y186.SR     net (fanout=3)        1.371   usr/i_MPA_wrapper/i_MPA_top/reset_acq_done_OR_970_o
    SLICE_X61Y186.CLK    Trck                  0.295   usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_10
                                                       usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_9
    -------------------------------------------------  ---------------------------
    Total                                      5.176ns (0.870ns logic, 4.306ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_10 (SLICE_X61Y186.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     9.006ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/reset (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_10 (FF)
  Data Path Delay:      8.007ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (3.083 - 3.089)
  Source Clock:         user_ipb_clk rising at 260.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160from125 rising at 260.250ns
  Clock Uncertainty:    0.993ns

  Clock Uncertainty:          0.993ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.393ns
    Phase Error (PE):           0.793ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/reset to usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y96.AQ      Tcko                  0.337   usr/i_MPA_wrapper/i_MPA_top/reset
                                                       usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X43Y172.A3     net (fanout=169)      5.822   usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X43Y172.AMUX   Tilo                  0.182   usr/i_MPA_wrapper/i_MPA_top/reset_acq_done_OR_963_o
                                                       usr/i_MPA_wrapper/i_MPA_top/reset_acq_done_OR_970_o1
    SLICE_X61Y186.SR     net (fanout=3)        1.371   usr/i_MPA_wrapper/i_MPA_top/reset_acq_done_OR_970_o
    SLICE_X61Y186.CLK    Trck                  0.295   usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_10
                                                       usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_10
    -------------------------------------------------  ---------------------------
    Total                                      8.007ns (0.814ns logic, 7.193ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.177ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_10 (FF)
  Data Path Delay:      5.176ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (3.083 - 3.091)
  Source Clock:         user_ipb_clk rising at 260.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160from125 rising at 260.250ns
  Clock Uncertainty:    0.993ns

  Clock Uncertainty:          0.993ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.393ns
    Phase Error (PE):           0.793ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done to usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y149.AQ     Tcko                  0.381   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_sync_1_C_1
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done
    SLICE_X43Y172.A2     net (fanout=53)       2.935   usr/i_MPA_wrapper/i_MPA_top/acq_done
    SLICE_X43Y172.AMUX   Tilo                  0.194   usr/i_MPA_wrapper/i_MPA_top/reset_acq_done_OR_963_o
                                                       usr/i_MPA_wrapper/i_MPA_top/reset_acq_done_OR_970_o1
    SLICE_X61Y186.SR     net (fanout=3)        1.371   usr/i_MPA_wrapper/i_MPA_top/reset_acq_done_OR_970_o
    SLICE_X61Y186.CLK    Trck                  0.295   usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_10
                                                       usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_10
    -------------------------------------------------  ---------------------------
    Total                                      5.176ns (0.870ns logic, 4.306ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_7 (SLICE_X60Y186.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     8.959ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/reset (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_7 (FF)
  Data Path Delay:      7.960ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (3.083 - 3.089)
  Source Clock:         user_ipb_clk rising at 260.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160from125 rising at 260.250ns
  Clock Uncertainty:    0.993ns

  Clock Uncertainty:          0.993ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.393ns
    Phase Error (PE):           0.793ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/reset to usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y96.AQ      Tcko                  0.337   usr/i_MPA_wrapper/i_MPA_top/reset
                                                       usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X43Y172.A3     net (fanout=169)      5.822   usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X43Y172.AMUX   Tilo                  0.182   usr/i_MPA_wrapper/i_MPA_top/reset_acq_done_OR_963_o
                                                       usr/i_MPA_wrapper/i_MPA_top/reset_acq_done_OR_970_o1
    SLICE_X60Y186.SR     net (fanout=3)        1.371   usr/i_MPA_wrapper/i_MPA_top/reset_acq_done_OR_970_o
    SLICE_X60Y186.CLK    Trck                  0.248   usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_6
                                                       usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_7
    -------------------------------------------------  ---------------------------
    Total                                      7.960ns (0.767ns logic, 7.193ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.130ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_7 (FF)
  Data Path Delay:      5.129ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (3.083 - 3.091)
  Source Clock:         user_ipb_clk rising at 260.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160from125 rising at 260.250ns
  Clock Uncertainty:    0.993ns

  Clock Uncertainty:          0.993ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.393ns
    Phase Error (PE):           0.793ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done to usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y149.AQ     Tcko                  0.381   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_sync_1_C_1
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done
    SLICE_X43Y172.A2     net (fanout=53)       2.935   usr/i_MPA_wrapper/i_MPA_top/acq_done
    SLICE_X43Y172.AMUX   Tilo                  0.194   usr/i_MPA_wrapper/i_MPA_top/reset_acq_done_OR_963_o
                                                       usr/i_MPA_wrapper/i_MPA_top/reset_acq_done_OR_970_o1
    SLICE_X60Y186.SR     net (fanout=3)        1.371   usr/i_MPA_wrapper/i_MPA_top/reset_acq_done_OR_970_o
    SLICE_X60Y186.CLK    Trck                  0.248   usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_6
                                                       usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_7
    -------------------------------------------------  ---------------------------
    Total                                      5.129ns (0.823ns logic, 4.306ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_ipb_clk2clk160from125_path" TIG;
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[6].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl (RAMB36_X3Y35.ADDRBWRADDRL14), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.034ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/buf_NUM_1 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[6].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Data Path Delay:      1.275ns (Levels of Logic = 0)
  Clock Path Skew:      0.248ns (1.586 - 1.338)
  Source Clock:         user_ipb_clk rising at 260.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160from125 rising at 254.000ns
  Clock Uncertainty:    0.993ns

  Clock Uncertainty:          0.993ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.393ns
    Phase Error (PE):           0.793ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/buf_NUM_1 to usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[6].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X40Y153.DQ            Tcko                  0.115   usr/i_MPA_wrapper/i_MPA_top/buf_NUM<1>
                                                              usr/i_MPA_wrapper/i_MPA_top/buf_NUM_1
    RAMB36_X3Y35.ADDRBWRADDRL14 net (fanout=42)       1.257   usr/i_MPA_wrapper/i_MPA_top/buf_NUM<1>
    RAMB36_X3Y35.CLKBWRCLKL     Trckc_ADDRB (-Th)     0.097   usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[6].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
                                                              usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[6].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
    --------------------------------------------------------  ---------------------------
    Total                                             1.275ns (0.018ns logic, 1.257ns route)
                                                              (1.4% logic, 98.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[6].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl (RAMB36_X3Y35.ADDRBWRADDRU14), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.034ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/buf_NUM_1 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[6].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Data Path Delay:      1.275ns (Levels of Logic = 0)
  Clock Path Skew:      0.248ns (1.586 - 1.338)
  Source Clock:         user_ipb_clk rising at 260.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160from125 rising at 254.000ns
  Clock Uncertainty:    0.993ns

  Clock Uncertainty:          0.993ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.393ns
    Phase Error (PE):           0.793ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/buf_NUM_1 to usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[6].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X40Y153.DQ            Tcko                  0.115   usr/i_MPA_wrapper/i_MPA_top/buf_NUM<1>
                                                              usr/i_MPA_wrapper/i_MPA_top/buf_NUM_1
    RAMB36_X3Y35.ADDRBWRADDRU14 net (fanout=42)       1.257   usr/i_MPA_wrapper/i_MPA_top/buf_NUM<1>
    RAMB36_X3Y35.CLKBWRCLKU     Trckc_ADDRB (-Th)     0.097   usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[6].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
                                                              usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[6].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
    --------------------------------------------------------  ---------------------------
    Total                                             1.275ns (0.018ns logic, 1.257ns route)
                                                              (1.4% logic, 98.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[6].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl (RAMB36_X3Y35.ADDRBWRADDRL13), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.092ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/buf_NUM_0 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[6].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Data Path Delay:      1.333ns (Levels of Logic = 0)
  Clock Path Skew:      0.248ns (1.586 - 1.338)
  Source Clock:         user_ipb_clk rising at 260.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160from125 rising at 254.000ns
  Clock Uncertainty:    0.993ns

  Clock Uncertainty:          0.993ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.393ns
    Phase Error (PE):           0.793ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/buf_NUM_0 to usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[6].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X40Y153.CQ            Tcko                  0.115   usr/i_MPA_wrapper/i_MPA_top/buf_NUM<1>
                                                              usr/i_MPA_wrapper/i_MPA_top/buf_NUM_0
    RAMB36_X3Y35.ADDRBWRADDRL13 net (fanout=43)       1.315   usr/i_MPA_wrapper/i_MPA_top/buf_NUM<0>
    RAMB36_X3Y35.CLKBWRCLKL     Trckc_ADDRB (-Th)     0.097   usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[6].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
                                                              usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[6].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
    --------------------------------------------------------  ---------------------------
    Total                                             1.333ns (0.018ns logic, 1.315ns route)
                                                              (1.4% logic, 98.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_ipb_clk2clk160_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_clk160_DDR (OLOGIC_X0Y127.D1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.756ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/mpaclk_en (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_clk160_DDR (FF)
  Data Path Delay:      2.375ns (Levels of Logic = 0)
  Clock Path Skew:      -0.085ns (3.011 - 3.096)
  Source Clock:         user_ipb_clk rising at 260.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/i_clocks/clk160 rising at 260.250ns
  Clock Uncertainty:    0.296ns

  Clock Uncertainty:          0.296ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.158ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/mpaclk_en to usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_clk160_DDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y136.AQ     Tcko                  0.381   usr/i_MPA_wrapper/i_MPA_top/mpaclk_en
                                                       usr/i_MPA_wrapper/i_MPA_top/mpaclk_en
    OLOGIC_X0Y127.D1     net (fanout=2)        1.458   usr/i_MPA_wrapper/i_MPA_top/mpaclk_en
    OLOGIC_X0Y127.CLK    Todck                 0.536   usr/i_MPA_wrapper/i_MPA_top/i_clocks/clk160_o
                                                       usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_clk160_DDR
    -------------------------------------------------  ---------------------------
    Total                                      2.375ns (0.917ns logic, 1.458ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_ipb_clk2clk160_path" TIG;
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_clk160_DDR (OLOGIC_X0Y127.D1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.474ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/mpaclk_en (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_clk160_DDR (FF)
  Data Path Delay:      0.913ns (Levels of Logic = 0)
  Clock Path Skew:      0.143ns (1.447 - 1.304)
  Source Clock:         user_ipb_clk rising at 260.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/i_clocks/clk160 rising at 254.000ns
  Clock Uncertainty:    0.296ns

  Clock Uncertainty:          0.296ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.158ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/mpaclk_en to usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_clk160_DDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y136.AQ     Tcko                  0.115   usr/i_MPA_wrapper/i_MPA_top/mpaclk_en
                                                       usr/i_MPA_wrapper/i_MPA_top/mpaclk_en
    OLOGIC_X0Y127.D1     net (fanout=2)        0.665   usr/i_MPA_wrapper/i_MPA_top/mpaclk_en
    OLOGIC_X0Y127.CLK    Tockd       (-Th)    -0.133   usr/i_MPA_wrapper/i_MPA_top/i_clocks/clk160_o
                                                       usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_clk160_DDR
    -------------------------------------------------  ---------------------------
    Total                                      0.913ns (0.248ns logic, 0.665ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_ipb_clk2clk160_PS_path" TIG;

 119 paths analyzed, 119 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_2 (SLICE_X2Y130.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.714ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/reset (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_2 (FF)
  Data Path Delay:      3.275ns (Levels of Logic = 0)
  Clock Path Skew:      -0.143ns (2.946 - 3.089)
  Source Clock:         user_ipb_clk rising at 260.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 260.250ns
  Clock Uncertainty:    0.296ns

  Clock Uncertainty:          0.296ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.158ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/reset to usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y96.AQ      Tcko                  0.337   usr/i_MPA_wrapper/i_MPA_top/reset
                                                       usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X2Y130.SR      net (fanout=169)      2.517   usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X2Y130.CLK     Trck                  0.421   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      3.275ns (0.758ns logic, 2.517ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_C_2 (SLICE_X3Y130.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.588ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/reset (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_C_2 (FF)
  Data Path Delay:      3.149ns (Levels of Logic = 0)
  Clock Path Skew:      -0.143ns (2.946 - 3.089)
  Source Clock:         user_ipb_clk rising at 260.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 260.250ns
  Clock Uncertainty:    0.296ns

  Clock Uncertainty:          0.296ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.158ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/reset to usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_C_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y96.AQ      Tcko                  0.337   usr/i_MPA_wrapper/i_MPA_top/reset
                                                       usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X3Y130.SR      net (fanout=169)      2.517   usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X3Y130.CLK     Trck                  0.295   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_C_2
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_C_2
    -------------------------------------------------  ---------------------------
    Total                                      3.149ns (0.632ns logic, 2.517ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_0 (SLICE_X3Y131.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.471ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/reset (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_0 (FF)
  Data Path Delay:      3.031ns (Levels of Logic = 0)
  Clock Path Skew:      -0.144ns (2.945 - 3.089)
  Source Clock:         user_ipb_clk rising at 260.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 260.250ns
  Clock Uncertainty:    0.296ns

  Clock Uncertainty:          0.296ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.158ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/reset to usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y96.AQ      Tcko                  0.337   usr/i_MPA_wrapper/i_MPA_top/reset
                                                       usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X3Y131.SR      net (fanout=169)      2.399   usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X3Y131.CLK     Trck                  0.295   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt<1>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      3.031ns (0.632ns logic, 2.399ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_ipb_clk2clk160_PS_path" TIG;
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_data_out_7 (SLICE_X7Y120.D6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.260ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_1_7 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_data_out_7 (FF)
  Data Path Delay:      0.133ns (Levels of Logic = 1)
  Clock Path Skew:      0.097ns (1.416 - 1.319)
  Source Clock:         user_ipb_clk rising at 260.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 254.000ns
  Clock Uncertainty:    0.296ns

  Clock Uncertainty:          0.296ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.158ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_1_7 to usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_data_out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y120.DQ      Tcko                  0.098   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_1<7>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_1_7
    SLICE_X7Y120.D6      net (fanout=2)        0.092   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_1<7>
    SLICE_X7Y120.CLK     Tah         (-Th)     0.057   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_data_out<7>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/mux21111
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_data_out_7
    -------------------------------------------------  ---------------------------
    Total                                      0.133ns (0.041ns logic, 0.092ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_data_out_13 (SLICE_X8Y124.B6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.280ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_3_1 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_data_out_13 (FF)
  Data Path Delay:      0.113ns (Levels of Logic = 1)
  Clock Path Skew:      0.097ns (1.410 - 1.313)
  Source Clock:         user_ipb_clk rising at 260.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 254.000ns
  Clock Uncertainty:    0.296ns

  Clock Uncertainty:          0.296ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.158ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_3_1 to usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_data_out_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y124.BQ      Tcko                  0.098   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_3<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_3_1
    SLICE_X8Y124.B6      net (fanout=2)        0.092   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_3<1>
    SLICE_X8Y124.CLK     Tah         (-Th)     0.077   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_data_out<15>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/mux411
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_data_out_13
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.021ns logic, 0.092ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_data_out_12 (SLICE_X8Y124.A6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.277ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_3_12 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_data_out_12 (FF)
  Data Path Delay:      0.116ns (Levels of Logic = 1)
  Clock Path Skew:      0.097ns (1.410 - 1.313)
  Source Clock:         user_ipb_clk rising at 260.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 254.000ns
  Clock Uncertainty:    0.296ns

  Clock Uncertainty:          0.296ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.158ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_3_12 to usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_data_out_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y125.AQ      Tcko                  0.098   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_3<15>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_3_12
    SLICE_X8Y124.A6      net (fanout=2)        0.094   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_3<12>
    SLICE_X8Y124.CLK     Tah         (-Th)     0.076   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_data_out<15>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/mux311
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_data_out_12
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.022ns logic, 0.094ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_ipb_clk2clk320_path" TIG;

 562 paths analyzed, 254 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_24 (SLICE_X27Y182.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.431ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/reset (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_24 (FF)
  Data Path Delay:      6.091ns (Levels of Logic = 0)
  Clock Path Skew:      -0.051ns (3.038 - 3.089)
  Source Clock:         user_ipb_clk rising at 132.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 132.125ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.251ns
    Phase Error (PE):           0.158ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/reset to usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y96.AQ      Tcko                  0.337   usr/i_MPA_wrapper/i_MPA_top/reset
                                                       usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X27Y182.SR     net (fanout=169)      5.333   usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X27Y182.CLK    Trck                  0.421   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr<27>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_24
    -------------------------------------------------  ---------------------------
    Total                                      6.091ns (0.758ns logic, 5.333ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_25 (SLICE_X27Y182.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.431ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/reset (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_25 (FF)
  Data Path Delay:      6.091ns (Levels of Logic = 0)
  Clock Path Skew:      -0.051ns (3.038 - 3.089)
  Source Clock:         user_ipb_clk rising at 132.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 132.125ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.251ns
    Phase Error (PE):           0.158ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/reset to usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y96.AQ      Tcko                  0.337   usr/i_MPA_wrapper/i_MPA_top/reset
                                                       usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X27Y182.SR     net (fanout=169)      5.333   usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X27Y182.CLK    Trck                  0.421   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr<27>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_25
    -------------------------------------------------  ---------------------------
    Total                                      6.091ns (0.758ns logic, 5.333ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_26 (SLICE_X27Y182.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.431ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/reset (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_26 (FF)
  Data Path Delay:      6.091ns (Levels of Logic = 0)
  Clock Path Skew:      -0.051ns (3.038 - 3.089)
  Source Clock:         user_ipb_clk rising at 132.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 132.125ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.251ns
    Phase Error (PE):           0.158ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/reset to usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y96.AQ      Tcko                  0.337   usr/i_MPA_wrapper/i_MPA_top/reset
                                                       usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X27Y182.SR     net (fanout=169)      5.333   usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X27Y182.CLK    Trck                  0.421   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr<27>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_26
    -------------------------------------------------  ---------------------------
    Total                                      6.091ns (0.758ns logic, 5.333ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_ipb_clk2clk320_path" TIG;
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse_14 (SLICE_X20Y166.C4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.175ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_acquisition/npulse_14 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse_14 (FF)
  Data Path Delay:      0.213ns (Levels of Logic = 1)
  Clock Path Skew:      0.099ns (1.454 - 1.355)
  Source Clock:         user_ipb_clk rising at 132.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 129.000ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.251ns
    Phase Error (PE):           0.158ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/npulse_14 to usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y166.CQ     Tcko                  0.098   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/npulse<15>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/npulse_14
    SLICE_X20Y166.C4     net (fanout=3)        0.148   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/npulse<14>
    SLICE_X20Y166.CLK    Tah         (-Th)     0.033   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse<15>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/Mcount_cnt_npulse_lut<14>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/Mcount_cnt_npulse_xor<15>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse_14
    -------------------------------------------------  ---------------------------
    Total                                      0.213ns (0.065ns logic, 0.148ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse_15 (SLICE_X20Y166.C4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.159ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_acquisition/npulse_14 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse_15 (FF)
  Data Path Delay:      0.229ns (Levels of Logic = 1)
  Clock Path Skew:      0.099ns (1.454 - 1.355)
  Source Clock:         user_ipb_clk rising at 132.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 129.000ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.251ns
    Phase Error (PE):           0.158ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/npulse_14 to usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y166.CQ     Tcko                  0.098   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/npulse<15>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/npulse_14
    SLICE_X20Y166.C4     net (fanout=3)        0.148   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/npulse<14>
    SLICE_X20Y166.CLK    Tah         (-Th)     0.017   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse<15>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/Mcount_cnt_npulse_lut<14>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/Mcount_cnt_npulse_xor<15>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse_15
    -------------------------------------------------  ---------------------------
    Total                                      0.229ns (0.081ns logic, 0.148ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse_15 (SLICE_X20Y166.D3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.155ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_acquisition/npulse_15 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse_15 (FF)
  Data Path Delay:      0.233ns (Levels of Logic = 1)
  Clock Path Skew:      0.099ns (1.454 - 1.355)
  Source Clock:         user_ipb_clk rising at 132.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 129.000ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.251ns
    Phase Error (PE):           0.158ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/npulse_15 to usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y166.DQ     Tcko                  0.098   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/npulse<15>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/npulse_15
    SLICE_X20Y166.D3     net (fanout=3)        0.174   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/npulse<15>
    SLICE_X20Y166.CLK    Tah         (-Th)     0.039   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse<15>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/Mcount_cnt_npulse_lut<15>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/Mcount_cnt_npulse_xor<15>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_npulse_15
    -------------------------------------------------  ---------------------------
    Total                                      0.233ns (0.059ns logic, 0.174ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_ipb_clk2clk400_path" TIG;

 219 paths analyzed, 141 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_0 (SLICE_X2Y126.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.390ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/reset (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_0 (FF)
  Data Path Delay:      5.963ns (Levels of Logic = 1)
  Clock Path Skew:      -0.140ns (2.949 - 3.089)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 36.500ns
  Clock Uncertainty:    0.287ns

  Clock Uncertainty:          0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.158ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/reset to usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y96.AQ      Tcko                  0.337   usr/i_MPA_wrapper/i_MPA_top/reset
                                                       usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X5Y79.B2       net (fanout=169)      1.461   usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X5Y79.B        Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_0<9>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/reset_rst_buffer_OR_864_o1
    SLICE_X2Y126.SR      net (fanout=26)       3.802   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/reset_rst_buffer_OR_864_o
    SLICE_X2Y126.CLK     Trck                  0.295   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5<4>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_0
    -------------------------------------------------  ---------------------------
    Total                                      5.963ns (0.700ns logic, 5.263ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.084ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/rst_strip_buffer (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_0 (FF)
  Data Path Delay:      5.641ns (Levels of Logic = 1)
  Clock Path Skew:      -0.156ns (2.949 - 3.105)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 36.500ns
  Clock Uncertainty:    0.287ns

  Clock Uncertainty:          0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.158ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/rst_strip_buffer to usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y89.DQ       Tcko                  0.381   usr/i_MPA_wrapper/i_MPA_top/rst_strip_buffer
                                                       usr/i_MPA_wrapper/i_MPA_top/rst_strip_buffer
    SLICE_X5Y79.B3       net (fanout=1)        1.095   usr/i_MPA_wrapper/i_MPA_top/rst_strip_buffer
    SLICE_X5Y79.B        Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_0<9>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/reset_rst_buffer_OR_864_o1
    SLICE_X2Y126.SR      net (fanout=26)       3.802   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/reset_rst_buffer_OR_864_o
    SLICE_X2Y126.CLK     Trck                  0.295   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5<4>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_0
    -------------------------------------------------  ---------------------------
    Total                                      5.641ns (0.744ns logic, 4.897ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_1 (SLICE_X2Y126.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.390ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/reset (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_1 (FF)
  Data Path Delay:      5.963ns (Levels of Logic = 1)
  Clock Path Skew:      -0.140ns (2.949 - 3.089)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 36.500ns
  Clock Uncertainty:    0.287ns

  Clock Uncertainty:          0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.158ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/reset to usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y96.AQ      Tcko                  0.337   usr/i_MPA_wrapper/i_MPA_top/reset
                                                       usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X5Y79.B2       net (fanout=169)      1.461   usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X5Y79.B        Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_0<9>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/reset_rst_buffer_OR_864_o1
    SLICE_X2Y126.SR      net (fanout=26)       3.802   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/reset_rst_buffer_OR_864_o
    SLICE_X2Y126.CLK     Trck                  0.295   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5<4>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_1
    -------------------------------------------------  ---------------------------
    Total                                      5.963ns (0.700ns logic, 5.263ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.084ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/rst_strip_buffer (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_1 (FF)
  Data Path Delay:      5.641ns (Levels of Logic = 1)
  Clock Path Skew:      -0.156ns (2.949 - 3.105)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 36.500ns
  Clock Uncertainty:    0.287ns

  Clock Uncertainty:          0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.158ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/rst_strip_buffer to usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y89.DQ       Tcko                  0.381   usr/i_MPA_wrapper/i_MPA_top/rst_strip_buffer
                                                       usr/i_MPA_wrapper/i_MPA_top/rst_strip_buffer
    SLICE_X5Y79.B3       net (fanout=1)        1.095   usr/i_MPA_wrapper/i_MPA_top/rst_strip_buffer
    SLICE_X5Y79.B        Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_0<9>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/reset_rst_buffer_OR_864_o1
    SLICE_X2Y126.SR      net (fanout=26)       3.802   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/reset_rst_buffer_OR_864_o
    SLICE_X2Y126.CLK     Trck                  0.295   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5<4>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_1
    -------------------------------------------------  ---------------------------
    Total                                      5.641ns (0.744ns logic, 4.897ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_2 (SLICE_X2Y126.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.390ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/reset (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_2 (FF)
  Data Path Delay:      5.963ns (Levels of Logic = 1)
  Clock Path Skew:      -0.140ns (2.949 - 3.089)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 36.500ns
  Clock Uncertainty:    0.287ns

  Clock Uncertainty:          0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.158ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/reset to usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y96.AQ      Tcko                  0.337   usr/i_MPA_wrapper/i_MPA_top/reset
                                                       usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X5Y79.B2       net (fanout=169)      1.461   usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X5Y79.B        Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_0<9>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/reset_rst_buffer_OR_864_o1
    SLICE_X2Y126.SR      net (fanout=26)       3.802   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/reset_rst_buffer_OR_864_o
    SLICE_X2Y126.CLK     Trck                  0.295   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5<4>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_2
    -------------------------------------------------  ---------------------------
    Total                                      5.963ns (0.700ns logic, 5.263ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.084ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/rst_strip_buffer (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_2 (FF)
  Data Path Delay:      5.641ns (Levels of Logic = 1)
  Clock Path Skew:      -0.156ns (2.949 - 3.105)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 36.500ns
  Clock Uncertainty:    0.287ns

  Clock Uncertainty:          0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.158ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/rst_strip_buffer to usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y89.DQ       Tcko                  0.381   usr/i_MPA_wrapper/i_MPA_top/rst_strip_buffer
                                                       usr/i_MPA_wrapper/i_MPA_top/rst_strip_buffer
    SLICE_X5Y79.B3       net (fanout=1)        1.095   usr/i_MPA_wrapper/i_MPA_top/rst_strip_buffer
    SLICE_X5Y79.B        Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_0<9>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/reset_rst_buffer_OR_864_o1
    SLICE_X2Y126.SR      net (fanout=26)       3.802   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/reset_rst_buffer_OR_864_o
    SLICE_X2Y126.CLK     Trck                  0.295   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5<4>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_5_2
    -------------------------------------------------  ---------------------------
    Total                                      5.641ns (0.744ns logic, 4.897ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_ipb_clk2clk400_path" TIG;
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync_0 (SLICE_X0Y102.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.193ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/reset (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync_0 (FF)
  Data Path Delay:      0.582ns (Levels of Logic = 0)
  Clock Path Skew:      0.102ns (1.404 - 1.302)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 34.000ns
  Clock Uncertainty:    0.287ns

  Clock Uncertainty:          0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.158ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/reset to usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y96.AQ      Tcko                  0.098   usr/i_MPA_wrapper/i_MPA_top/reset
                                                       usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X0Y102.SR      net (fanout=169)      0.436   usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X0Y102.CLK     Tremck      (-Th)    -0.048   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync_0
    -------------------------------------------------  ---------------------------
    Total                                      0.582ns (0.146ns logic, 0.436ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync_1 (SLICE_X0Y102.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.193ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/reset (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync_1 (FF)
  Data Path Delay:      0.582ns (Levels of Logic = 0)
  Clock Path Skew:      0.102ns (1.404 - 1.302)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 34.000ns
  Clock Uncertainty:    0.287ns

  Clock Uncertainty:          0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.158ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/reset to usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y96.AQ      Tcko                  0.098   usr/i_MPA_wrapper/i_MPA_top/reset
                                                       usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X0Y102.SR      net (fanout=169)      0.436   usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X0Y102.CLK     Tremck      (-Th)    -0.048   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync_1
    -------------------------------------------------  ---------------------------
    Total                                      0.582ns (0.146ns logic, 0.436ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync_2 (SLICE_X0Y102.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.193ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/reset (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync_2 (FF)
  Data Path Delay:      0.582ns (Levels of Logic = 0)
  Clock Path Skew:      0.102ns (1.404 - 1.302)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 34.000ns
  Clock Uncertainty:    0.287ns

  Clock Uncertainty:          0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.158ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/reset to usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y96.AQ      Tcko                  0.098   usr/i_MPA_wrapper/i_MPA_top/reset
                                                       usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X0Y102.SR      net (fanout=169)      0.436   usr/i_MPA_wrapper/i_MPA_top/reset
    SLICE_X0Y102.CLK     Tremck      (-Th)    -0.048   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync_2
    -------------------------------------------------  ---------------------------
    Total                                      0.582ns (0.146ns logic, 0.436ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clk3202sysclk_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clk3202clk160_PS_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_strip_out/en_strip_out_sync_0 (SLICE_X7Y131.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.649ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_acquisition/en_strip_out (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_out/en_strip_out_sync_0 (FF)
  Data Path Delay:      2.191ns (Levels of Logic = 0)
  Clock Path Skew:      -0.272ns (2.927 - 3.199)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 0.875ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 4.000ns
  Clock Uncertainty:    0.186ns

  Clock Uncertainty:          0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.111ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/en_strip_out to usr/i_MPA_wrapper/i_MPA_top/i_strip_out/en_strip_out_sync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y166.AQ     Tcko                  0.337   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_i
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/en_strip_out
    SLICE_X7Y131.AX      net (fanout=2)        1.820   usr/i_MPA_wrapper/i_MPA_top/en_strip_out
    SLICE_X7Y131.CLK     Tdick                 0.034   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/en_strip_out_sync<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/en_strip_out_sync_0
    -------------------------------------------------  ---------------------------
    Total                                      2.191ns (0.371ns logic, 1.820ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_clk3202clk160_PS_path" TIG;
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_strip_out/en_strip_out_sync_0 (SLICE_X7Y131.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.683ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_acquisition/en_strip_out (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_out/en_strip_out_sync_0 (FF)
  Data Path Delay:      0.920ns (Levels of Logic = 0)
  Clock Path Skew:      0.051ns (1.404 - 1.353)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 4.000ns
  Clock Uncertainty:    0.186ns

  Clock Uncertainty:          0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.111ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/en_strip_out to usr/i_MPA_wrapper/i_MPA_top/i_strip_out/en_strip_out_sync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y166.AQ     Tcko                  0.098   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/done_i
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/en_strip_out
    SLICE_X7Y131.AX      net (fanout=2)        0.898   usr/i_MPA_wrapper/i_MPA_top/en_strip_out
    SLICE_X7Y131.CLK     Tckdi       (-Th)     0.076   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/en_strip_out_sync<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/en_strip_out_sync_0
    -------------------------------------------------  ---------------------------
    Total                                      0.920ns (0.022ns logic, 0.898ns route)
                                                       (2.4% logic, 97.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clk3202clk400_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync_0 (SLICE_X0Y102.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.695ns (data path - clock path skew + uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_acquisition/shutter (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync_0 (FF)
  Data Path Delay:      3.229ns (Levels of Logic = 0)
  Clock Path Skew:      -0.286ns (2.922 - 3.208)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 0.875ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 1.500ns
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.097ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/shutter to usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y166.AQ     Tcko                  0.381   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_del<11>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/shutter
    SLICE_X0Y102.AX      net (fanout=51)       2.833   usr/shutter_open
    SLICE_X0Y102.CLK     Tdick                 0.015   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync_0
    -------------------------------------------------  ---------------------------
    Total                                      3.229ns (0.396ns logic, 2.833ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_clk3202clk400_path" TIG;
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync_0 (SLICE_X0Y102.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.183ns (datapath - clock path skew - uncertainty)
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_acquisition/shutter (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync_0 (FF)
  Data Path Delay:      1.402ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (1.397 - 1.358)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 0.875ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk400 rising at -1.000ns
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.097ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/shutter to usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y166.AQ     Tcko                  0.115   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_del<11>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/shutter
    SLICE_X0Y102.AX      net (fanout=51)       1.376   usr/shutter_open
    SLICE_X0Y102.CLK     Tckdi       (-Th)     0.089   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync_0
    -------------------------------------------------  ---------------------------
    Total                                      1.402ns (0.026ns logic, 1.376ns route)
                                                       (1.9% logic, 98.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysBRAM2ipb_clk = MAXDELAY FROM TIMEGRP "TNM_sysBRAMs" TO 
TIMEGRP         "TNM_ipb_clk" 16 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1793 paths analyzed, 129 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is  14.601ns.
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 (RAMB36_X5Y18.DIADI1), 11 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[5].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 (RAM)
  Requirement:          16.000ns
  Data Path Delay:      14.095ns (Levels of Logic = 6)
  Clock Path Skew:      -0.301ns (3.037 - 3.338)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[5].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X5Y37.DOADO1     Trcko_DO              2.073   usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[5].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
                                                          usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[5].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
    SLICE_X42Y170.B2        net (fanout=1)        2.784   usr/i_MPA_wrapper/i_MPA_top/trig_bufB<21>
    SLICE_X42Y170.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata281
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata282
    SLICE_X27Y136.C5        net (fanout=1)        2.345   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata281
    SLICE_X27Y136.C         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/read_data<21>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata283
    SLICE_X35Y118.B6        net (fanout=1)        1.206   user_ipb_miso[0]_ipb_rdata<21>
    SLICE_X35Y118.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<23>
                                                          system/ipb_usr_fabric/Mmux_mux_rdata<0>141
    SLICE_X35Y118.A1        net (fanout=1)        0.591   system/ipb_from_slaves[5]_ipb_rdata<21>
    SLICE_X35Y118.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<23>
                                                          system/ipb_fabric/mux_rdata<0><21>
    SLICE_X42Y93.B1         net (fanout=3)        1.938   system/ipb_from_fabric_ipb_rdata<21>
    SLICE_X42Y93.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<21>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/mux10131
    SLICE_X42Y93.A6         net (fanout=1)        0.125   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<21>
    SLICE_X42Y93.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<21>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_wdata<21>
    RAMB36_X5Y18.DIADI1     net (fanout=1)        1.918   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_wdata<21>
    RAMB36_X5Y18.CLKARDCLKL Trdck_DIA             0.707   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
    ----------------------------------------------------  ---------------------------
    Total                                        14.095ns (3.188ns logic, 10.907ns route)
                                                          (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[5].i_trig_bufA/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 (RAM)
  Requirement:          16.000ns
  Data Path Delay:      12.696ns (Levels of Logic = 6)
  Clock Path Skew:      -0.275ns (3.037 - 3.312)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[5].i_trig_bufA/sdp_bl.ramb36_dp_bl.ram36_bl to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y34.DOADO1     Trcko_DO              2.073   usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[5].i_trig_bufA/sdp_bl.ramb36_dp_bl.ram36_bl
                                                          usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[5].i_trig_bufA/sdp_bl.ramb36_dp_bl.ram36_bl
    SLICE_X42Y170.B6        net (fanout=1)        1.385   usr/i_MPA_wrapper/i_MPA_top/trig_bufA<21>
    SLICE_X42Y170.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata281
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata282
    SLICE_X27Y136.C5        net (fanout=1)        2.345   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata281
    SLICE_X27Y136.C         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/read_data<21>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata283
    SLICE_X35Y118.B6        net (fanout=1)        1.206   user_ipb_miso[0]_ipb_rdata<21>
    SLICE_X35Y118.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<23>
                                                          system/ipb_usr_fabric/Mmux_mux_rdata<0>141
    SLICE_X35Y118.A1        net (fanout=1)        0.591   system/ipb_from_slaves[5]_ipb_rdata<21>
    SLICE_X35Y118.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<23>
                                                          system/ipb_fabric/mux_rdata<0><21>
    SLICE_X42Y93.B1         net (fanout=3)        1.938   system/ipb_from_fabric_ipb_rdata<21>
    SLICE_X42Y93.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<21>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/mux10131
    SLICE_X42Y93.A6         net (fanout=1)        0.125   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<21>
    SLICE_X42Y93.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<21>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_wdata<21>
    RAMB36_X5Y18.DIADI1     net (fanout=1)        1.918   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_wdata<21>
    RAMB36_X5Y18.CLKARDCLKL Trdck_DIA             0.707   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
    ----------------------------------------------------  ---------------------------
    Total                                        12.696ns (3.188ns logic, 9.508ns route)
                                                          (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[1].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 (RAM)
  Requirement:          16.000ns
  Data Path Delay:      12.453ns (Levels of Logic = 7)
  Clock Path Skew:      -0.180ns (3.037 - 3.217)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[1].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y20.DOADO21    Trcko_DO              2.073   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[1].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
                                                          usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[1].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
    SLICE_X9Y108.D3         net (fanout=1)        1.051   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/mem_rbuf_DO<1><21>
    SLICE_X9Y108.D          Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_660_o_wide_mux_47_OUT_413
                                                          usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_660_o_wide_mux_47_OUT_413
    SLICE_X27Y136.D4        net (fanout=1)        1.905   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_660_o_wide_mux_47_OUT_413
    SLICE_X27Y136.D         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/read_data<21>
                                                          usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_rdata141
    SLICE_X27Y136.C2        net (fanout=1)        0.463   usr/i_MPA_wrapper/i_MPA_top/read_data<21>
    SLICE_X27Y136.C         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/read_data<21>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata283
    SLICE_X35Y118.B6        net (fanout=1)        1.206   user_ipb_miso[0]_ipb_rdata<21>
    SLICE_X35Y118.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<23>
                                                          system/ipb_usr_fabric/Mmux_mux_rdata<0>141
    SLICE_X35Y118.A1        net (fanout=1)        0.591   system/ipb_from_slaves[5]_ipb_rdata<21>
    SLICE_X35Y118.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<23>
                                                          system/ipb_fabric/mux_rdata<0><21>
    SLICE_X42Y93.B1         net (fanout=3)        1.938   system/ipb_from_fabric_ipb_rdata<21>
    SLICE_X42Y93.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<21>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/mux10131
    SLICE_X42Y93.A6         net (fanout=1)        0.125   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<21>
    SLICE_X42Y93.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<21>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_wdata<21>
    RAMB36_X5Y18.DIADI1     net (fanout=1)        1.918   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_wdata<21>
    RAMB36_X5Y18.CLKARDCLKL Trdck_DIA             0.707   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
    ----------------------------------------------------  ---------------------------
    Total                                        12.453ns (3.256ns logic, 9.197ns route)
                                                          (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 (RAMB36_X5Y18.DIADI2), 11 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[5].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 (RAM)
  Requirement:          16.000ns
  Data Path Delay:      13.582ns (Levels of Logic = 6)
  Clock Path Skew:      -0.301ns (3.037 - 3.338)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[5].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X5Y37.DOADO2     Trcko_DO              2.073   usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[5].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
                                                          usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[5].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
    SLICE_X37Y170.D2        net (fanout=1)        2.812   usr/i_MPA_wrapper/i_MPA_top/trig_bufB<22>
    SLICE_X37Y170.D         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/halt_time<19>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata292
    SLICE_X26Y134.A3        net (fanout=1)        2.189   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata291
    SLICE_X26Y134.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/read_data<22>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata293
    SLICE_X35Y104.B3        net (fanout=1)        1.681   user_ipb_miso[0]_ipb_rdata<22>
    SLICE_X35Y104.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<25>
                                                          system/ipb_usr_fabric/Mmux_mux_rdata<0>151
    SLICE_X35Y104.A6        net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_rdata<22>
    SLICE_X35Y104.A         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<25>
                                                          system/ipb_fabric/mux_rdata<0><22>
    SLICE_X56Y93.B1         net (fanout=3)        1.721   system/ipb_from_fabric_ipb_rdata<22>
    SLICE_X56Y93.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<22>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/mux10141
    SLICE_X56Y93.A6         net (fanout=1)        0.124   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<22>
    SLICE_X56Y93.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<22>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_wdata<22>
    RAMB36_X5Y18.DIADI2     net (fanout=1)        1.757   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_wdata<22>
    RAMB36_X5Y18.CLKARDCLKL Trdck_DIA             0.707   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
    ----------------------------------------------------  ---------------------------
    Total                                        13.582ns (3.188ns logic, 10.394ns route)
                                                          (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[3].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 (RAM)
  Requirement:          16.000ns
  Data Path Delay:      12.563ns (Levels of Logic = 7)
  Clock Path Skew:      -0.176ns (3.037 - 3.213)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[3].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y19.DOADO22    Trcko_DO              2.073   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[3].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
                                                          usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[3].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
    SLICE_X11Y105.A2        net (fanout=1)        1.402   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/mem_rbuf_DO<3><22>
    SLICE_X11Y105.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_660_o_wide_mux_47_OUT_414
                                                          usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_660_o_wide_mux_47_OUT_414
    SLICE_X26Y134.B1        net (fanout=1)        2.034   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_660_o_wide_mux_47_OUT_414
    SLICE_X26Y134.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/read_data<22>
                                                          usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_rdata151
    SLICE_X26Y134.A2        net (fanout=1)        0.478   usr/i_MPA_wrapper/i_MPA_top/read_data<22>
    SLICE_X26Y134.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/read_data<22>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata293
    SLICE_X35Y104.B3        net (fanout=1)        1.681   user_ipb_miso[0]_ipb_rdata<22>
    SLICE_X35Y104.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<25>
                                                          system/ipb_usr_fabric/Mmux_mux_rdata<0>151
    SLICE_X35Y104.A6        net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_rdata<22>
    SLICE_X35Y104.A         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<25>
                                                          system/ipb_fabric/mux_rdata<0><22>
    SLICE_X56Y93.B1         net (fanout=3)        1.721   system/ipb_from_fabric_ipb_rdata<22>
    SLICE_X56Y93.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<22>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/mux10141
    SLICE_X56Y93.A6         net (fanout=1)        0.124   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<22>
    SLICE_X56Y93.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<22>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_wdata<22>
    RAMB36_X5Y18.DIADI2     net (fanout=1)        1.757   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_wdata<22>
    RAMB36_X5Y18.CLKARDCLKL Trdck_DIA             0.707   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
    ----------------------------------------------------  ---------------------------
    Total                                        12.563ns (3.256ns logic, 9.307ns route)
                                                          (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[1].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 (RAM)
  Requirement:          16.000ns
  Data Path Delay:      12.265ns (Levels of Logic = 7)
  Clock Path Skew:      -0.180ns (3.037 - 3.217)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[1].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y20.DOADO22    Trcko_DO              2.073   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[1].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
                                                          usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[1].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
    SLICE_X11Y105.A1        net (fanout=1)        1.104   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/mem_rbuf_DO<1><22>
    SLICE_X11Y105.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_660_o_wide_mux_47_OUT_414
                                                          usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_660_o_wide_mux_47_OUT_414
    SLICE_X26Y134.B1        net (fanout=1)        2.034   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_660_o_wide_mux_47_OUT_414
    SLICE_X26Y134.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/read_data<22>
                                                          usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_rdata151
    SLICE_X26Y134.A2        net (fanout=1)        0.478   usr/i_MPA_wrapper/i_MPA_top/read_data<22>
    SLICE_X26Y134.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/read_data<22>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata293
    SLICE_X35Y104.B3        net (fanout=1)        1.681   user_ipb_miso[0]_ipb_rdata<22>
    SLICE_X35Y104.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<25>
                                                          system/ipb_usr_fabric/Mmux_mux_rdata<0>151
    SLICE_X35Y104.A6        net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_rdata<22>
    SLICE_X35Y104.A         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<25>
                                                          system/ipb_fabric/mux_rdata<0><22>
    SLICE_X56Y93.B1         net (fanout=3)        1.721   system/ipb_from_fabric_ipb_rdata<22>
    SLICE_X56Y93.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<22>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/mux10141
    SLICE_X56Y93.A6         net (fanout=1)        0.124   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<22>
    SLICE_X56Y93.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<22>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_wdata<22>
    RAMB36_X5Y18.DIADI2     net (fanout=1)        1.757   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_wdata<22>
    RAMB36_X5Y18.CLKARDCLKL Trdck_DIA             0.707   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
    ----------------------------------------------------  ---------------------------
    Total                                        12.265ns (3.256ns logic, 9.009ns route)
                                                          (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAMB36_X3Y28.DIADI3), 11 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[3].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Requirement:          16.000ns
  Data Path Delay:      13.623ns (Levels of Logic = 7)
  Clock Path Skew:      -0.148ns (3.065 - 3.213)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[3].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y19.DOADO31    Trcko_DO              2.073   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[3].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
                                                          usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[3].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
    SLICE_X10Y109.A2        net (fanout=1)        1.488   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/mem_rbuf_DO<3><31>
    SLICE_X10Y109.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_660_o_wide_mux_47_OUT_424
                                                          usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_660_o_wide_mux_47_OUT_424
    SLICE_X22Y117.A5        net (fanout=1)        0.952   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_660_o_wide_mux_47_OUT_424
    SLICE_X22Y117.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_660_o_wide_mux_47_OUT_324
                                                          usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_rdata251
    SLICE_X33Y152.B6        net (fanout=1)        2.157   usr/i_MPA_wrapper/i_MPA_top/read_data<31>
    SLICE_X33Y152.B         Tilo                  0.068   user_ipb_miso[0]_ipb_rdata<31>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata425
    SLICE_X32Y103.B1        net (fanout=1)        2.381   user_ipb_miso[0]_ipb_rdata<31>
    SLICE_X32Y103.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<31>
                                                          system/ipb_usr_fabric/Mmux_mux_rdata<0>251
    SLICE_X32Y103.A6        net (fanout=1)        0.124   system/ipb_from_slaves[5]_ipb_rdata<31>
    SLICE_X32Y103.A         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<31>
                                                          system/ipb_fabric/mux_rdata<0><31>
    SLICE_X40Y119.B4        net (fanout=3)        1.359   system/ipb_from_fabric_ipb_rdata<31>
    SLICE_X40Y119.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/hlen<15>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux101141
    SLICE_X40Y119.A6        net (fanout=1)        0.124   system/phy_en.phy_ipb_ctrl/trans/tx_data<31>
    SLICE_X40Y119.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/hlen<15>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_wdata<31>
    RAMB36_X3Y28.DIADI3     net (fanout=1)        1.782   system/phy_en.phy_ipb_ctrl/trans_out_wdata<31>
    RAMB36_X3Y28.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    ----------------------------------------------------  ---------------------------
    Total                                        13.623ns (3.256ns logic, 10.367ns route)
                                                          (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[0].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Requirement:          16.000ns
  Data Path Delay:      13.384ns (Levels of Logic = 7)
  Clock Path Skew:      -0.163ns (3.065 - 3.228)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[0].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y22.DOADO31    Trcko_DO              2.073   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[0].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
                                                          usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[0].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
    SLICE_X10Y109.A1        net (fanout=1)        1.249   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/mem_rbuf_DO<0><31>
    SLICE_X10Y109.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_660_o_wide_mux_47_OUT_424
                                                          usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_660_o_wide_mux_47_OUT_424
    SLICE_X22Y117.A5        net (fanout=1)        0.952   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_660_o_wide_mux_47_OUT_424
    SLICE_X22Y117.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_660_o_wide_mux_47_OUT_324
                                                          usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_rdata251
    SLICE_X33Y152.B6        net (fanout=1)        2.157   usr/i_MPA_wrapper/i_MPA_top/read_data<31>
    SLICE_X33Y152.B         Tilo                  0.068   user_ipb_miso[0]_ipb_rdata<31>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata425
    SLICE_X32Y103.B1        net (fanout=1)        2.381   user_ipb_miso[0]_ipb_rdata<31>
    SLICE_X32Y103.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<31>
                                                          system/ipb_usr_fabric/Mmux_mux_rdata<0>251
    SLICE_X32Y103.A6        net (fanout=1)        0.124   system/ipb_from_slaves[5]_ipb_rdata<31>
    SLICE_X32Y103.A         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<31>
                                                          system/ipb_fabric/mux_rdata<0><31>
    SLICE_X40Y119.B4        net (fanout=3)        1.359   system/ipb_from_fabric_ipb_rdata<31>
    SLICE_X40Y119.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/hlen<15>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux101141
    SLICE_X40Y119.A6        net (fanout=1)        0.124   system/phy_en.phy_ipb_ctrl/trans/tx_data<31>
    SLICE_X40Y119.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/hlen<15>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_wdata<31>
    RAMB36_X3Y28.DIADI3     net (fanout=1)        1.782   system/phy_en.phy_ipb_ctrl/trans_out_wdata<31>
    RAMB36_X3Y28.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    ----------------------------------------------------  ---------------------------
    Total                                        13.384ns (3.256ns logic, 10.128ns route)
                                                          (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[1].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Requirement:          16.000ns
  Data Path Delay:      13.103ns (Levels of Logic = 7)
  Clock Path Skew:      -0.152ns (3.065 - 3.217)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[1].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y20.DOADO31    Trcko_DO              2.073   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[1].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
                                                          usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[1].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
    SLICE_X10Y109.A3        net (fanout=1)        0.968   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/mem_rbuf_DO<1><31>
    SLICE_X10Y109.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_660_o_wide_mux_47_OUT_424
                                                          usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_660_o_wide_mux_47_OUT_424
    SLICE_X22Y117.A5        net (fanout=1)        0.952   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_660_o_wide_mux_47_OUT_424
    SLICE_X22Y117.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_660_o_wide_mux_47_OUT_324
                                                          usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_rdata251
    SLICE_X33Y152.B6        net (fanout=1)        2.157   usr/i_MPA_wrapper/i_MPA_top/read_data<31>
    SLICE_X33Y152.B         Tilo                  0.068   user_ipb_miso[0]_ipb_rdata<31>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata425
    SLICE_X32Y103.B1        net (fanout=1)        2.381   user_ipb_miso[0]_ipb_rdata<31>
    SLICE_X32Y103.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<31>
                                                          system/ipb_usr_fabric/Mmux_mux_rdata<0>251
    SLICE_X32Y103.A6        net (fanout=1)        0.124   system/ipb_from_slaves[5]_ipb_rdata<31>
    SLICE_X32Y103.A         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<31>
                                                          system/ipb_fabric/mux_rdata<0><31>
    SLICE_X40Y119.B4        net (fanout=3)        1.359   system/ipb_from_fabric_ipb_rdata<31>
    SLICE_X40Y119.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/hlen<15>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux101141
    SLICE_X40Y119.A6        net (fanout=1)        0.124   system/phy_en.phy_ipb_ctrl/trans/tx_data<31>
    SLICE_X40Y119.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/hlen<15>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_wdata<31>
    RAMB36_X3Y28.DIADI3     net (fanout=1)        1.782   system/phy_en.phy_ipb_ctrl/trans_out_wdata<31>
    RAMB36_X3Y28.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    ----------------------------------------------------  ---------------------------
    Total                                        13.103ns (3.256ns logic, 9.847ns route)
                                                          (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysBRAM2ipb_clk = MAXDELAY FROM TIMEGRP "TNM_sysBRAMs" TO TIMEGRP         "TNM_ipb_clk" 16 ns;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_0 (SLICE_X26Y108.A6), 17 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.907ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[5].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.092ns (Levels of Logic = 4)
  Positive Clock Path Skew: -0.020ns (1.397 - 1.417)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[5].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl to system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y22.DOADO0  Trcko_DO              0.454   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[5].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
                                                       usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[5].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
    SLICE_X22Y108.B6     net (fanout=1)        0.288   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/mem_rbuf_DO<5><0>
    SLICE_X22Y108.B      Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_660_o_wide_mux_47_OUT_3
                                                       usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_660_o_wide_mux_47_OUT_3
    SLICE_X22Y108.A6     net (fanout=1)        0.046   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_660_o_wide_mux_47_OUT_3
    SLICE_X22Y108.A      Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_660_o_wide_mux_47_OUT_3
                                                       usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_rdata110
    SLICE_X26Y108.B4     net (fanout=1)        0.232   usr/i_MPA_wrapper/i_MPA_top/read_data<0>
    SLICE_X26Y108.B      Tilo                  0.034   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<1>
                                                       usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata28
    SLICE_X26Y108.A6     net (fanout=1)        0.046   user_ipb_miso[0]_ipb_rdata<0>
    SLICE_X26Y108.CLK    Tah         (-Th)     0.076   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<1>
                                                       system/ipb_fabric/mux_rdata<0><0>4
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_0
    -------------------------------------------------  ---------------------------
    Total                                      1.092ns (0.480ns logic, 0.612ns route)
                                                       (44.0% logic, 56.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[4].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.204ns (Levels of Logic = 4)
  Positive Clock Path Skew: -0.017ns (1.397 - 1.414)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[4].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl to system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y21.DOADO0  Trcko_DO              0.454   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[4].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
                                                       usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[4].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
    SLICE_X22Y108.B4     net (fanout=1)        0.400   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/mem_rbuf_DO<4><0>
    SLICE_X22Y108.B      Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_660_o_wide_mux_47_OUT_3
                                                       usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_660_o_wide_mux_47_OUT_3
    SLICE_X22Y108.A6     net (fanout=1)        0.046   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_660_o_wide_mux_47_OUT_3
    SLICE_X22Y108.A      Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_660_o_wide_mux_47_OUT_3
                                                       usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_rdata110
    SLICE_X26Y108.B4     net (fanout=1)        0.232   usr/i_MPA_wrapper/i_MPA_top/read_data<0>
    SLICE_X26Y108.B      Tilo                  0.034   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<1>
                                                       usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata28
    SLICE_X26Y108.A6     net (fanout=1)        0.046   user_ipb_miso[0]_ipb_rdata<0>
    SLICE_X26Y108.CLK    Tah         (-Th)     0.076   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<1>
                                                       system/ipb_fabric/mux_rdata<0><0>4
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_0
    -------------------------------------------------  ---------------------------
    Total                                      1.204ns (0.480ns logic, 0.724ns route)
                                                       (39.9% logic, 60.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.099ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_MPAread/i_counter_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.283ns (Levels of Logic = 4)
  Positive Clock Path Skew: -0.021ns (1.397 - 1.418)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_MPAread/i_counter_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl to system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y23.DOADO0  Trcko_DO              0.454   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/i_counter_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
                                                       usr/i_MPA_wrapper/i_MPA_top/i_MPAread/i_counter_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
    SLICE_X22Y108.B1     net (fanout=1)        0.479   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/counter_rbuf_DO<0>
    SLICE_X22Y108.B      Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_660_o_wide_mux_47_OUT_3
                                                       usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_660_o_wide_mux_47_OUT_3
    SLICE_X22Y108.A6     net (fanout=1)        0.046   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_660_o_wide_mux_47_OUT_3
    SLICE_X22Y108.A      Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_660_o_wide_mux_47_OUT_3
                                                       usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_rdata110
    SLICE_X26Y108.B4     net (fanout=1)        0.232   usr/i_MPA_wrapper/i_MPA_top/read_data<0>
    SLICE_X26Y108.B      Tilo                  0.034   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<1>
                                                       usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata28
    SLICE_X26Y108.A6     net (fanout=1)        0.046   user_ipb_miso[0]_ipb_rdata<0>
    SLICE_X26Y108.CLK    Tah         (-Th)     0.076   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<1>
                                                       system/ipb_fabric/mux_rdata<0><0>4
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input_0
    -------------------------------------------------  ---------------------------
    Total                                      1.283ns (0.480ns logic, 0.803ns route)
                                                       (37.4% logic, 62.6% route)
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/conf_dout (SLICE_X14Y133.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.956ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/conf_dout (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.877ns (Levels of Logic = 1)
  Positive Clock Path Skew: -0.079ns (0.431 - 0.510)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl to usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/conf_dout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y26.DOBDO0  Trcko_DOB             0.454   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
                                                       usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
    SLICE_X14Y133.A3     net (fanout=1)        0.498   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_DOB
    SLICE_X14Y133.CLK    Tah         (-Th)     0.075   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/conf_dout
                                                       usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/conf_dout_rstpot
                                                       usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/conf_dout
    -------------------------------------------------  ---------------------------
    Total                                      0.877ns (0.379ns logic, 0.498ns route)
                                                       (43.2% logic, 56.8% route)
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input_3 (SLICE_X30Y114.A6), 17 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.982ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[5].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.178ns (Levels of Logic = 4)
  Positive Clock Path Skew: -0.009ns (1.408 - 1.417)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[5].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl to system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y22.DOADO3  Trcko_DO              0.454   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[5].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
                                                       usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[5].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
    SLICE_X22Y113.B6     net (fanout=1)        0.287   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/mem_rbuf_DO<5><3>
    SLICE_X22Y113.B      Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_660_o_wide_mux_47_OUT_329
                                                       usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_660_o_wide_mux_47_OUT_325
    SLICE_X22Y113.A6     net (fanout=1)        0.046   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_660_o_wide_mux_47_OUT_325
    SLICE_X22Y113.A      Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_660_o_wide_mux_47_OUT_329
                                                       usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_rdata261
    SLICE_X30Y114.B6     net (fanout=1)        0.319   usr/i_MPA_wrapper/i_MPA_top/read_data<3>
    SLICE_X30Y114.B      Tilo                  0.034   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<4>
                                                       usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata457
    SLICE_X30Y114.A6     net (fanout=1)        0.046   user_ipb_miso[0]_ipb_rdata<3>
    SLICE_X30Y114.CLK    Tah         (-Th)     0.076   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<4>
                                                       system/ipb_fabric/mux_rdata<0><3>3
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input_3
    -------------------------------------------------  ---------------------------
    Total                                      1.178ns (0.480ns logic, 0.698ns route)
                                                       (40.7% logic, 59.3% route)
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input_3 (SLICE_X30Y114.A6), 17 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.071ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[4].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.270ns (Levels of Logic = 4)
  Positive Clock Path Skew: -0.006ns (1.408 - 1.414)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[4].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl to system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y21.DOADO3  Trcko_DO              0.454   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[4].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
                                                       usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[4].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
    SLICE_X22Y113.B3     net (fanout=1)        0.379   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/mem_rbuf_DO<4><3>
    SLICE_X22Y113.B      Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_660_o_wide_mux_47_OUT_329
                                                       usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_660_o_wide_mux_47_OUT_325
    SLICE_X22Y113.A6     net (fanout=1)        0.046   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_660_o_wide_mux_47_OUT_325
    SLICE_X22Y113.A      Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_660_o_wide_mux_47_OUT_329
                                                       usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_rdata261
    SLICE_X30Y114.B6     net (fanout=1)        0.319   usr/i_MPA_wrapper/i_MPA_top/read_data<3>
    SLICE_X30Y114.B      Tilo                  0.034   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<4>
                                                       usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata457
    SLICE_X30Y114.A6     net (fanout=1)        0.046   user_ipb_miso[0]_ipb_rdata<3>
    SLICE_X30Y114.CLK    Tah         (-Th)     0.076   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<4>
                                                       system/ipb_fabric/mux_rdata<0><3>3
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input_3
    -------------------------------------------------  ---------------------------
    Total                                      1.270ns (0.480ns logic, 0.790ns route)
                                                       (37.8% logic, 62.2% route)
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input_3 (SLICE_X30Y114.A6), 17 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.282ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_MPAread/i_counter_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.477ns (Levels of Logic = 4)
  Positive Clock Path Skew: -0.010ns (1.408 - 1.418)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_MPAread/i_counter_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl to system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y23.DOADO3  Trcko_DO              0.454   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/i_counter_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
                                                       usr/i_MPA_wrapper/i_MPA_top/i_MPAread/i_counter_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
    SLICE_X22Y113.B2     net (fanout=1)        0.586   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/counter_rbuf_DO<3>
    SLICE_X22Y113.B      Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_660_o_wide_mux_47_OUT_329
                                                       usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_660_o_wide_mux_47_OUT_325
    SLICE_X22Y113.A6     net (fanout=1)        0.046   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_660_o_wide_mux_47_OUT_325
    SLICE_X22Y113.A      Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_addr[12]_GND_660_o_wide_mux_47_OUT_329
                                                       usr/i_MPA_wrapper/i_MPA_top/i_MPAread/Mmux_ipb_rdata261
    SLICE_X30Y114.B6     net (fanout=1)        0.319   usr/i_MPA_wrapper/i_MPA_top/read_data<3>
    SLICE_X30Y114.B      Tilo                  0.034   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<4>
                                                       usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata457
    SLICE_X30Y114.A6     net (fanout=1)        0.046   user_ipb_miso[0]_ipb_rdata<3>
    SLICE_X30Y114.CLK    Tah         (-Th)     0.076   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<4>
                                                       system/ipb_fabric/mux_rdata<0><3>3
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input_3
    -------------------------------------------------  ---------------------------
    Total                                      1.477ns (0.480ns logic, 0.997ns route)
                                                       (32.5% logic, 67.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ipb_clk2sysBRAM = MAXDELAY FROM TIMEGRP "TNM_ipb_clk" TO 
TIMEGRP         "TNM_sysBRAMs" 16 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 3526 paths analyzed, 1078 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is  11.986ns.
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y26.DIADI31), 16 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram42 (RAM)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          16.000ns
  Data Path Delay:      11.557ns (Levels of Logic = 3)
  Clock Path Skew:      -0.224ns (3.014 - 3.238)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 12.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram42 to usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X4Y22.DOBDO3     Trcko_DOB             2.073   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram42
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram42
    SLICE_X40Y119.D4        net (fanout=3)        1.975   system/phy_en.phy_ipb_ctrl/trans_in_udp_rdata<31>
    SLICE_X40Y119.D         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/hlen<15>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/rxd<31>1
    SLICE_X40Y119.C6        net (fanout=8)        0.145   system/phy_en.phy_ipb_ctrl/trans/cfg_din<31>
    SLICE_X40Y119.C         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/hlen<15>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/Mmux_ipb_out_ipb_wdata251
    SLICE_X35Y84.C1         net (fanout=1)        2.021   system/ipb_from_masters[2]_ipb_wdata<31>
    SLICE_X35Y84.C          Tilo                  0.068   system/sram1_if/sramInterface/data_i_r<31>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_wdata251
    RAMB36_X1Y26.DIADI31    net (fanout=27)       4.432   user_ipb_mosi[0]_ipb_wdata<31>
    RAMB36_X1Y26.CLKARDCLKL Trdck_DIA             0.707   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                        11.557ns (2.984ns logic, 8.573ns route)
                                                          (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram42 (RAM)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          16.000ns
  Data Path Delay:      10.734ns (Levels of Logic = 3)
  Clock Path Skew:      -0.360ns (3.014 - 3.374)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 12.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram42 to usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO3     Trcko_DOB             2.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram42
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram42
    SLICE_X36Y95.D5         net (fanout=3)        2.243   system/amc_p0_en.amc_p0_ipb_ctrl/trans_in_udp_rdata<31>
    SLICE_X36Y95.D          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_coeff<31>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rxd<31>1
    SLICE_X36Y95.C6         net (fanout=8)        0.145   system/amc_p0_en.amc_p0_ipb_ctrl/trans/cfg_din<31>
    SLICE_X36Y95.C          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_coeff<31>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/Mmux_ipb_out_ipb_wdata251
    SLICE_X35Y84.C5         net (fanout=1)        0.930   system/ipb_from_masters[0]_ipb_wdata<31>
    SLICE_X35Y84.C          Tilo                  0.068   system/sram1_if/sramInterface/data_i_r<31>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_wdata251
    RAMB36_X1Y26.DIADI31    net (fanout=27)       4.432   user_ipb_mosi[0]_ipb_wdata<31>
    RAMB36_X1Y26.CLKARDCLKL Trdck_DIA             0.707   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                        10.734ns (2.984ns logic, 7.750ns route)
                                                          (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/iface/dsel (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          16.000ns
  Data Path Delay:      9.810ns (Levels of Logic = 3)
  Clock Path Skew:      -0.144ns (3.014 - 3.158)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 12.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/iface/dsel to usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X56Y110.DMUX      Tshcko                0.465   system/phy_en.phy_ipb_ctrl/trans/iface/dnext_d
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/dsel
    SLICE_X40Y119.D1        net (fanout=36)       1.836   system/phy_en.phy_ipb_ctrl/trans/iface/dsel
    SLICE_X40Y119.D         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/hlen<15>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/rxd<31>1
    SLICE_X40Y119.C6        net (fanout=8)        0.145   system/phy_en.phy_ipb_ctrl/trans/cfg_din<31>
    SLICE_X40Y119.C         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/hlen<15>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/Mmux_ipb_out_ipb_wdata251
    SLICE_X35Y84.C1         net (fanout=1)        2.021   system/ipb_from_masters[2]_ipb_wdata<31>
    SLICE_X35Y84.C          Tilo                  0.068   system/sram1_if/sramInterface/data_i_r<31>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_wdata251
    RAMB36_X1Y26.DIADI31    net (fanout=27)       4.432   user_ipb_mosi[0]_ipb_wdata<31>
    RAMB36_X1Y26.CLKARDCLKL Trdck_DIA             0.707   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         9.810ns (1.376ns logic, 8.434ns route)
                                                          (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[6].i_trig_bufA/sdp_bl.ramb36_dp_bl.ram36_bl (RAMB36_X2Y36.ADDRBWRADDRU13), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/buf_NUM_0 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[6].i_trig_bufA/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          16.000ns
  Data Path Delay:      3.836ns (Levels of Logic = 0)
  Clock Path Skew:      -7.683ns (2.032 - 9.715)
  Source Clock:         user_ipb_clk rising
  Destination Clock:    usr/beam_clk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/buf_NUM_0 to usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[6].i_trig_bufA/sdp_bl.ramb36_dp_bl.ram36_bl
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X40Y153.CQ            Tcko                  0.381   usr/i_MPA_wrapper/i_MPA_top/buf_NUM<1>
                                                              usr/i_MPA_wrapper/i_MPA_top/buf_NUM_0
    RAMB36_X2Y36.ADDRBWRADDRU13 net (fanout=43)       2.975   usr/i_MPA_wrapper/i_MPA_top/buf_NUM<0>
    RAMB36_X2Y36.CLKBWRCLKU     Trcck_ADDRB           0.480   usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[6].i_trig_bufA/sdp_bl.ramb36_dp_bl.ram36_bl
                                                              usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[6].i_trig_bufA/sdp_bl.ramb36_dp_bl.ram36_bl
    --------------------------------------------------------  ---------------------------
    Total                                             3.836ns (0.861ns logic, 2.975ns route)
                                                              (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[6].i_trig_bufA/sdp_bl.ramb36_dp_bl.ram36_bl (RAMB36_X2Y36.ADDRBWRADDRL13), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/buf_NUM_0 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[6].i_trig_bufA/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          16.000ns
  Data Path Delay:      3.835ns (Levels of Logic = 0)
  Clock Path Skew:      -7.683ns (2.032 - 9.715)
  Source Clock:         user_ipb_clk rising
  Destination Clock:    usr/beam_clk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/buf_NUM_0 to usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[6].i_trig_bufA/sdp_bl.ramb36_dp_bl.ram36_bl
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X40Y153.CQ            Tcko                  0.381   usr/i_MPA_wrapper/i_MPA_top/buf_NUM<1>
                                                              usr/i_MPA_wrapper/i_MPA_top/buf_NUM_0
    RAMB36_X2Y36.ADDRBWRADDRL13 net (fanout=43)       2.974   usr/i_MPA_wrapper/i_MPA_top/buf_NUM<0>
    RAMB36_X2Y36.CLKBWRCLKL     Trcck_ADDRB           0.480   usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[6].i_trig_bufA/sdp_bl.ramb36_dp_bl.ram36_bl
                                                              usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[6].i_trig_bufA/sdp_bl.ramb36_dp_bl.ram36_bl
    --------------------------------------------------------  ---------------------------
    Total                                             3.835ns (0.861ns logic, 2.974ns route)
                                                              (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_ipb_clk2sysBRAM = MAXDELAY FROM TIMEGRP "TNM_ipb_clk" TO TIMEGRP         "TNM_sysBRAMs" 16 ns;
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y26.ADDRBWRADDRL12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_ra_12 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.168ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.153ns (0.544 - 0.391)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_ra_12 to usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X21Y133.CQ            Tcko                  0.098   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_ra<13>
                                                              usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_ra_12
    RAMB36_X1Y26.ADDRBWRADDRL12 net (fanout=6)        0.167   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_ra<12>
    RAMB36_X1Y26.CLKBWRCLKL     Trckc_ADDRB (-Th)     0.097   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
                                                              usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
    --------------------------------------------------------  ---------------------------
    Total                                             0.168ns (0.001ns logic, 0.167ns route)
                                                              (0.6% logic, 99.4% route)
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y26.ADDRBWRADDRU12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_ra_12 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.169ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.153ns (0.544 - 0.391)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_ra_12 to usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X21Y133.CQ            Tcko                  0.098   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_ra<13>
                                                              usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_ra_12
    RAMB36_X1Y26.ADDRBWRADDRU12 net (fanout=6)        0.168   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_ra<12>
    RAMB36_X1Y26.CLKBWRCLKU     Trckc_ADDRB (-Th)     0.097   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
                                                              usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
    --------------------------------------------------------  ---------------------------
    Total                                             0.169ns (0.001ns logic, 0.168ns route)
                                                              (0.6% logic, 99.4% route)
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[4].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y21.ADDRARDADDRL14), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.032ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_9 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[4].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.422ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.185ns (1.503 - 1.318)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 4.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_9 to usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[4].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X31Y111.BQ            Tcko                  0.098   system/ipb_from_masters[2]_ipb_addr<11>
                                                              system/phy_en.phy_ipb_ctrl/trans/sm/addr_9
    SLICE_X30Y111.A6            net (fanout=2)        0.050   system/ipb_from_masters[2]_ipb_addr<9>
    SLICE_X30Y111.A             Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/N01
                                                              system/ipb_arb/Mmux_ipb_out_ipb_addr321
    RAMB36_X1Y21.ADDRARDADDRL14 net (fanout=77)       0.337   user_ipb_mosi[0]_ipb_addr<9>
    RAMB36_X1Y21.CLKARDCLKL     Trckc_ADDRA (-Th)     0.097   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[4].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
                                                              usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[4].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
    --------------------------------------------------------  ---------------------------
    Total                                             0.422ns (0.035ns logic, 0.387ns route)
                                                              (8.3% logic, 91.7% route)
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[4].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y21.ADDRARDADDRL14), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.188ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[4].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.581ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.188ns (1.503 - 1.315)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 4.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_1 to usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[4].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X30Y108.CQ            Tcko                  0.115   system/ipb_arb/src<1>
                                                              system/ipb_arb/src_1
    SLICE_X30Y111.A5            net (fanout=68)       0.192   system/ipb_arb/src<1>
    SLICE_X30Y111.A             Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/N01
                                                              system/ipb_arb/Mmux_ipb_out_ipb_addr321
    RAMB36_X1Y21.ADDRARDADDRL14 net (fanout=77)       0.337   user_ipb_mosi[0]_ipb_addr<9>
    RAMB36_X1Y21.CLKARDCLKL     Trckc_ADDRA (-Th)     0.097   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[4].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
                                                              usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[4].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
    --------------------------------------------------------  ---------------------------
    Total                                             0.581ns (0.052ns logic, 0.529ns route)
                                                              (9.0% logic, 91.0% route)
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[4].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y21.ADDRARDADDRL14), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.341ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[4].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.734ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.188ns (1.503 - 1.315)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 4.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_0 to usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[4].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X30Y108.AQ            Tcko                  0.115   system/ipb_arb/src<1>
                                                              system/ipb_arb/src_0
    SLICE_X30Y111.A1            net (fanout=69)       0.345   system/ipb_arb/src<0>
    SLICE_X30Y111.A             Tilo                  0.034   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/N01
                                                              system/ipb_arb/Mmux_ipb_out_ipb_addr321
    RAMB36_X1Y21.ADDRARDADDRL14 net (fanout=77)       0.337   user_ipb_mosi[0]_ipb_addr<9>
    RAMB36_X1Y21.CLKARDCLKL     Trckc_ADDRA (-Th)     0.097   usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[4].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
                                                              usr/i_MPA_wrapper/i_MPA_top/i_MPAread/g_mem_rbuf[4].i_mem_rbuf/sdp_bl.ramb36_dp_bl.ram36_bl
    --------------------------------------------------------  ---------------------------
    Total                                             0.734ns (0.052ns logic, 0.682ns route)
                                                              (7.1% logic, 92.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y4.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/n0520<3>/SR
  Logical resource: system/sram2_if/bist/ERRORCOUNTER_O_0/SR
  Location pin: SLICE_X4Y61.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.400ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/conf_en/SR
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/conf_en/SR
  Location pin: OLOGIC_X0Y191.SR
  Clock network: usr/i_MPA_wrapper/i_MPA_top/reset
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y21.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y12.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_user_clk125_2 = PERIOD TIMEGRP "user_clk125_2" 
TS_clk125_2_p HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_user_clk125_2 = PERIOD TIMEGRP "user_clk125_2" TS_clk125_2_p HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_MMCM_clk160p/CLKIN1
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_MMCM_clk160p/CLKIN1
  Location pin: MMCM_ADV_X0Y8.CLKIN1
  Clock network: usr/i_MPA_wrapper/i_MPA_top/sysclk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_MMCM_clk160p/CLKIN1
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_MMCM_clk160p/CLKIN1
  Location pin: MMCM_ADV_X0Y8.CLKIN1
  Clock network: usr/i_MPA_wrapper/i_MPA_top/sysclk
--------------------------------------------------------------------------------
Slack: 4.822ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_MMCM_clk160p/CLKOUT0
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_MMCM_clk160p/CLKOUT0
  Location pin: MMCM_ADV_X0Y8.CLKOUT0
  Clock network: usr/i_MPA_wrapper/i_MPA_top/i_clocks/clk160p_dcm
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/n0521<3>/SR
  Logical resource: system/sram1_if/bist/ERRORCOUNTER_O_0/SR
  Location pin: SLICE_X41Y35.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 140533 paths analyzed, 1737 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.705ns.
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (SLICE_X57Y39.SR), 508 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.957ns (Levels of Logic = 9)
  Clock Path Skew:      -1.543ns (1.570 - 3.113)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y108.AQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X29Y112.A2     net (fanout=69)       0.985   system/ipb_arb/src<0>
    SLICE_X29Y112.A      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_ipb_strobe_AND_972_o11
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X29Y105.B2     net (fanout=111)      1.173   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X29Y105.B      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X28Y102.A1     net (fanout=2)        0.735   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X28Y102.A      Tilo                  0.068   system/ipb_to_slaves[5]_ipb_strobe
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o5
    SLICE_X28Y103.D5     net (fanout=7)        0.345   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o
    SLICE_X28Y103.D      Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X29Y103.A2     net (fanout=1)        0.583   system/ipb_fabric/N01
    SLICE_X29Y103.A      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>1
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X29Y103.B3     net (fanout=38)       0.356   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X29Y103.BMUX   Tilo                  0.186   system/ipb_fabric/mux_rdata<0><0>1
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X29Y102.B5     net (fanout=1)        0.538   system/ipb_fabric/N36
    SLICE_X29Y102.B      Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X29Y102.C2     net (fanout=33)       0.602   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X29Y102.C      Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X43Y75.B5      net (fanout=4)        2.922   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X43Y75.B       Tilo                  0.068   system/sfp_phase_mon_phase_ok
                                                       system/sram2_if/sramInterfaceIoControl/_n00741
    SLICE_X57Y39.SR      net (fanout=1)        2.094   system/sram2_if/sramInterfaceIoControl/_n0074
    SLICE_X57Y39.CLK     Tsrck                 0.513   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    -------------------------------------------------  ---------------------------
    Total                                     11.957ns (1.624ns logic, 10.333ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.840ns (Levels of Logic = 9)
  Clock Path Skew:      -1.543ns (1.570 - 3.113)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y108.CQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X29Y112.A3     net (fanout=68)       0.868   system/ipb_arb/src<1>
    SLICE_X29Y112.A      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_ipb_strobe_AND_972_o11
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X29Y105.B2     net (fanout=111)      1.173   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X29Y105.B      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X28Y102.A1     net (fanout=2)        0.735   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X28Y102.A      Tilo                  0.068   system/ipb_to_slaves[5]_ipb_strobe
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o5
    SLICE_X28Y103.D5     net (fanout=7)        0.345   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o
    SLICE_X28Y103.D      Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X29Y103.A2     net (fanout=1)        0.583   system/ipb_fabric/N01
    SLICE_X29Y103.A      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>1
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X29Y103.B3     net (fanout=38)       0.356   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X29Y103.BMUX   Tilo                  0.186   system/ipb_fabric/mux_rdata<0><0>1
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X29Y102.B5     net (fanout=1)        0.538   system/ipb_fabric/N36
    SLICE_X29Y102.B      Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X29Y102.C2     net (fanout=33)       0.602   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X29Y102.C      Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X43Y75.B5      net (fanout=4)        2.922   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X43Y75.B       Tilo                  0.068   system/sfp_phase_mon_phase_ok
                                                       system/sram2_if/sramInterfaceIoControl/_n00741
    SLICE_X57Y39.SR      net (fanout=1)        2.094   system/sram2_if/sramInterfaceIoControl/_n0074
    SLICE_X57Y39.CLK     Tsrck                 0.513   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    -------------------------------------------------  ---------------------------
    Total                                     11.840ns (1.624ns logic, 10.216ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.836ns (Levels of Logic = 9)
  Clock Path Skew:      -1.531ns (1.570 - 3.101)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12 to system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y100.AQ     Tcko                  0.381   system/ipb_from_masters[0]_ipb_addr<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12
    SLICE_X29Y112.A4     net (fanout=2)        0.864   system/ipb_from_masters[0]_ipb_addr<12>
    SLICE_X29Y112.A      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_ipb_strobe_AND_972_o11
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X29Y105.B2     net (fanout=111)      1.173   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X29Y105.B      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X28Y102.A1     net (fanout=2)        0.735   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X28Y102.A      Tilo                  0.068   system/ipb_to_slaves[5]_ipb_strobe
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o5
    SLICE_X28Y103.D5     net (fanout=7)        0.345   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o
    SLICE_X28Y103.D      Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X29Y103.A2     net (fanout=1)        0.583   system/ipb_fabric/N01
    SLICE_X29Y103.A      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>1
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X29Y103.B3     net (fanout=38)       0.356   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X29Y103.BMUX   Tilo                  0.186   system/ipb_fabric/mux_rdata<0><0>1
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X29Y102.B5     net (fanout=1)        0.538   system/ipb_fabric/N36
    SLICE_X29Y102.B      Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X29Y102.C2     net (fanout=33)       0.602   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X29Y102.C      Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X43Y75.B5      net (fanout=4)        2.922   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X43Y75.B       Tilo                  0.068   system/sfp_phase_mon_phase_ok
                                                       system/sram2_if/sramInterfaceIoControl/_n00741
    SLICE_X57Y39.SR      net (fanout=1)        2.094   system/sram2_if/sramInterfaceIoControl/_n0074
    SLICE_X57Y39.CLK     Tsrck                 0.513   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    -------------------------------------------------  ---------------------------
    Total                                     11.836ns (1.624ns logic, 10.212ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3 (SLICE_X56Y39.BX), 511 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.783ns (Levels of Logic = 9)
  Clock Path Skew:      -1.543ns (1.570 - 3.113)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y108.AQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X29Y112.A2     net (fanout=69)       0.985   system/ipb_arb/src<0>
    SLICE_X29Y112.A      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_ipb_strobe_AND_972_o11
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X29Y105.B2     net (fanout=111)      1.173   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X29Y105.B      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X28Y102.A1     net (fanout=2)        0.735   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X28Y102.A      Tilo                  0.068   system/ipb_to_slaves[5]_ipb_strobe
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o5
    SLICE_X28Y103.D5     net (fanout=7)        0.345   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o
    SLICE_X28Y103.D      Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X29Y103.A2     net (fanout=1)        0.583   system/ipb_fabric/N01
    SLICE_X29Y103.A      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>1
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X29Y103.B3     net (fanout=38)       0.356   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X29Y103.BMUX   Tilo                  0.186   system/ipb_fabric/mux_rdata<0><0>1
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X29Y102.B5     net (fanout=1)        0.538   system/ipb_fabric/N36
    SLICE_X29Y102.B      Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X29Y102.C2     net (fanout=33)       0.602   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X29Y102.C      Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X57Y39.D3      net (fanout=4)        5.099   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X57Y39.DMUX    Tilo                  0.181   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3-In1
    SLICE_X56Y39.BX      net (fanout=1)        0.128   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3-In
    SLICE_X56Y39.CLK     Tdick                 0.015   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     11.783ns (1.239ns logic, 10.544ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.666ns (Levels of Logic = 9)
  Clock Path Skew:      -1.543ns (1.570 - 3.113)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y108.CQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X29Y112.A3     net (fanout=68)       0.868   system/ipb_arb/src<1>
    SLICE_X29Y112.A      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_ipb_strobe_AND_972_o11
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X29Y105.B2     net (fanout=111)      1.173   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X29Y105.B      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X28Y102.A1     net (fanout=2)        0.735   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X28Y102.A      Tilo                  0.068   system/ipb_to_slaves[5]_ipb_strobe
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o5
    SLICE_X28Y103.D5     net (fanout=7)        0.345   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o
    SLICE_X28Y103.D      Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X29Y103.A2     net (fanout=1)        0.583   system/ipb_fabric/N01
    SLICE_X29Y103.A      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>1
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X29Y103.B3     net (fanout=38)       0.356   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X29Y103.BMUX   Tilo                  0.186   system/ipb_fabric/mux_rdata<0><0>1
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X29Y102.B5     net (fanout=1)        0.538   system/ipb_fabric/N36
    SLICE_X29Y102.B      Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X29Y102.C2     net (fanout=33)       0.602   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X29Y102.C      Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X57Y39.D3      net (fanout=4)        5.099   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X57Y39.DMUX    Tilo                  0.181   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3-In1
    SLICE_X56Y39.BX      net (fanout=1)        0.128   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3-In
    SLICE_X56Y39.CLK     Tdick                 0.015   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     11.666ns (1.239ns logic, 10.427ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.662ns (Levels of Logic = 9)
  Clock Path Skew:      -1.531ns (1.570 - 3.101)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12 to system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y100.AQ     Tcko                  0.381   system/ipb_from_masters[0]_ipb_addr<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12
    SLICE_X29Y112.A4     net (fanout=2)        0.864   system/ipb_from_masters[0]_ipb_addr<12>
    SLICE_X29Y112.A      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_ipb_strobe_AND_972_o11
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X29Y105.B2     net (fanout=111)      1.173   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X29Y105.B      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X28Y102.A1     net (fanout=2)        0.735   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X28Y102.A      Tilo                  0.068   system/ipb_to_slaves[5]_ipb_strobe
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o5
    SLICE_X28Y103.D5     net (fanout=7)        0.345   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o
    SLICE_X28Y103.D      Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X29Y103.A2     net (fanout=1)        0.583   system/ipb_fabric/N01
    SLICE_X29Y103.A      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>1
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X29Y103.B3     net (fanout=38)       0.356   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X29Y103.BMUX   Tilo                  0.186   system/ipb_fabric/mux_rdata<0><0>1
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X29Y102.B5     net (fanout=1)        0.538   system/ipb_fabric/N36
    SLICE_X29Y102.B      Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X29Y102.C2     net (fanout=33)       0.602   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X29Y102.C      Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X57Y39.D3      net (fanout=4)        5.099   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X57Y39.DMUX    Tilo                  0.181   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3-In1
    SLICE_X56Y39.BX      net (fanout=1)        0.128   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3-In
    SLICE_X56Y39.CLK     Tdick                 0.015   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     11.662ns (1.239ns logic, 10.423ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1 (SLICE_X56Y39.A1), 496 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.645ns (Levels of Logic = 9)
  Clock Path Skew:      -1.543ns (1.570 - 3.113)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y108.AQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X29Y112.A2     net (fanout=69)       0.985   system/ipb_arb/src<0>
    SLICE_X29Y112.A      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_ipb_strobe_AND_972_o11
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X29Y105.B2     net (fanout=111)      1.173   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X29Y105.B      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X28Y102.A1     net (fanout=2)        0.735   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X28Y102.A      Tilo                  0.068   system/ipb_to_slaves[5]_ipb_strobe
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o5
    SLICE_X28Y103.D5     net (fanout=7)        0.345   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o
    SLICE_X28Y103.D      Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X29Y103.A2     net (fanout=1)        0.583   system/ipb_fabric/N01
    SLICE_X29Y103.A      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>1
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X29Y103.B3     net (fanout=38)       0.356   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X29Y103.BMUX   Tilo                  0.186   system/ipb_fabric/mux_rdata<0><0>1
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X29Y102.B5     net (fanout=1)        0.538   system/ipb_fabric/N36
    SLICE_X29Y102.B      Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X29Y102.C2     net (fanout=33)       0.602   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X29Y102.C      Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X56Y39.A1      net (fanout=4)        5.255   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X56Y39.CLK     Tas                   0.030   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1-In1
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     11.645ns (1.073ns logic, 10.572ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.528ns (Levels of Logic = 9)
  Clock Path Skew:      -1.543ns (1.570 - 3.113)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y108.CQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X29Y112.A3     net (fanout=68)       0.868   system/ipb_arb/src<1>
    SLICE_X29Y112.A      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_ipb_strobe_AND_972_o11
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X29Y105.B2     net (fanout=111)      1.173   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X29Y105.B      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X28Y102.A1     net (fanout=2)        0.735   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X28Y102.A      Tilo                  0.068   system/ipb_to_slaves[5]_ipb_strobe
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o5
    SLICE_X28Y103.D5     net (fanout=7)        0.345   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o
    SLICE_X28Y103.D      Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X29Y103.A2     net (fanout=1)        0.583   system/ipb_fabric/N01
    SLICE_X29Y103.A      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>1
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X29Y103.B3     net (fanout=38)       0.356   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X29Y103.BMUX   Tilo                  0.186   system/ipb_fabric/mux_rdata<0><0>1
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X29Y102.B5     net (fanout=1)        0.538   system/ipb_fabric/N36
    SLICE_X29Y102.B      Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X29Y102.C2     net (fanout=33)       0.602   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X29Y102.C      Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X56Y39.A1      net (fanout=4)        5.255   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X56Y39.CLK     Tas                   0.030   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1-In1
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     11.528ns (1.073ns logic, 10.455ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.524ns (Levels of Logic = 9)
  Clock Path Skew:      -1.531ns (1.570 - 3.101)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12 to system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y100.AQ     Tcko                  0.381   system/ipb_from_masters[0]_ipb_addr<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12
    SLICE_X29Y112.A4     net (fanout=2)        0.864   system/ipb_from_masters[0]_ipb_addr<12>
    SLICE_X29Y112.A      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_ipb_strobe_AND_972_o11
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X29Y105.B2     net (fanout=111)      1.173   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X29Y105.B      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X28Y102.A1     net (fanout=2)        0.735   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X28Y102.A      Tilo                  0.068   system/ipb_to_slaves[5]_ipb_strobe
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o5
    SLICE_X28Y103.D5     net (fanout=7)        0.345   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o
    SLICE_X28Y103.D      Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X29Y103.A2     net (fanout=1)        0.583   system/ipb_fabric/N01
    SLICE_X29Y103.A      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>1
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X29Y103.B3     net (fanout=38)       0.356   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X29Y103.BMUX   Tilo                  0.186   system/ipb_fabric/mux_rdata<0><0>1
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X29Y102.B5     net (fanout=1)        0.538   system/ipb_fabric/N36
    SLICE_X29Y102.B      Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X29Y102.C2     net (fanout=33)       0.602   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X29Y102.C      Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X56Y39.A1      net (fanout=4)        5.255   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X56Y39.CLK     Tas                   0.030   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1-In1
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     11.524ns (1.073ns logic, 10.451ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_16 (SLICE_X31Y99.B3), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.040ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_16 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.330ns (Levels of Logic = 2)
  Clock Path Skew:      0.085ns (1.393 - 1.308)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_16 to system/sram2_if/sramInterface/ADDR_O_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y101.AQ     Tcko                  0.115   system/ipb_from_masters[0]_ipb_addr<19>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_16
    SLICE_X31Y99.A6      net (fanout=2)        0.109   system/ipb_from_masters[0]_ipb_addr<16>
    SLICE_X31Y99.A       Tilo                  0.034   system/sram_w[2]_addr<17>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr81
    SLICE_X31Y99.B3      net (fanout=5)        0.129   user_ipb_mosi[0]_ipb_addr<16>
    SLICE_X31Y99.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<17>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O81
                                                       system/sram2_if/sramInterface/ADDR_O_16
    -------------------------------------------------  ---------------------------
    Total                                      0.330ns (0.092ns logic, 0.238ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.341ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_16 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.621ns (Levels of Logic = 2)
  Clock Path Skew:      0.075ns (1.393 - 1.318)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_16 to system/sram2_if/sramInterface/ADDR_O_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y113.AQ     Tcko                  0.098   system/ipb_from_masters[2]_ipb_addr<19>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_16
    SLICE_X31Y99.A3      net (fanout=2)        0.417   system/ipb_from_masters[2]_ipb_addr<16>
    SLICE_X31Y99.A       Tilo                  0.034   system/sram_w[2]_addr<17>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr81
    SLICE_X31Y99.B3      net (fanout=5)        0.129   user_ipb_mosi[0]_ipb_addr<16>
    SLICE_X31Y99.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<17>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O81
                                                       system/sram2_if/sramInterface/ADDR_O_16
    -------------------------------------------------  ---------------------------
    Total                                      0.621ns (0.075ns logic, 0.546ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.378ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.661ns (Levels of Logic = 2)
  Clock Path Skew:      0.078ns (1.393 - 1.315)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/ADDR_O_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y108.AQ     Tcko                  0.115   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X31Y99.A5      net (fanout=69)       0.440   system/ipb_arb/src<0>
    SLICE_X31Y99.A       Tilo                  0.034   system/sram_w[2]_addr<17>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr81
    SLICE_X31Y99.B3      net (fanout=5)        0.129   user_ipb_mosi[0]_ipb_addr<16>
    SLICE_X31Y99.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<17>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O81
                                                       system/sram2_if/sramInterface/ADDR_O_16
    -------------------------------------------------  ---------------------------
    Total                                      0.661ns (0.092ns logic, 0.569ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_17 (SLICE_X31Y99.D3), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_17 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.349ns (Levels of Logic = 2)
  Clock Path Skew:      0.085ns (1.393 - 1.308)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_17 to system/sram2_if/sramInterface/ADDR_O_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y101.BQ     Tcko                  0.115   system/ipb_from_masters[0]_ipb_addr<19>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_17
    SLICE_X31Y99.C5      net (fanout=2)        0.134   system/ipb_from_masters[0]_ipb_addr<17>
    SLICE_X31Y99.C       Tilo                  0.034   system/sram_w[2]_addr<17>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr91
    SLICE_X31Y99.D3      net (fanout=5)        0.123   user_ipb_mosi[0]_ipb_addr<17>
    SLICE_X31Y99.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<17>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O91
                                                       system/sram2_if/sramInterface/ADDR_O_17
    -------------------------------------------------  ---------------------------
    Total                                      0.349ns (0.092ns logic, 0.257ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.305ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_17 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.585ns (Levels of Logic = 2)
  Clock Path Skew:      0.075ns (1.393 - 1.318)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_17 to system/sram2_if/sramInterface/ADDR_O_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y113.BQ     Tcko                  0.098   system/ipb_from_masters[2]_ipb_addr<19>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_17
    SLICE_X31Y99.C4      net (fanout=2)        0.387   system/ipb_from_masters[2]_ipb_addr<17>
    SLICE_X31Y99.C       Tilo                  0.034   system/sram_w[2]_addr<17>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr91
    SLICE_X31Y99.D3      net (fanout=5)        0.123   user_ipb_mosi[0]_ipb_addr<17>
    SLICE_X31Y99.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<17>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O91
                                                       system/sram2_if/sramInterface/ADDR_O_17
    -------------------------------------------------  ---------------------------
    Total                                      0.585ns (0.075ns logic, 0.510ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.722ns (Levels of Logic = 2)
  Clock Path Skew:      0.078ns (1.393 - 1.315)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/ADDR_O_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y108.CQ     Tcko                  0.115   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X31Y99.C3      net (fanout=68)       0.507   system/ipb_arb/src<1>
    SLICE_X31Y99.C       Tilo                  0.034   system/sram_w[2]_addr<17>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr91
    SLICE_X31Y99.D3      net (fanout=5)        0.123   user_ipb_mosi[0]_ipb_addr<17>
    SLICE_X31Y99.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<17>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O91
                                                       system/sram2_if/sramInterface/ADDR_O_17
    -------------------------------------------------  ---------------------------
    Total                                      0.722ns (0.092ns logic, 0.630ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/bist/prbsPatterGenerator/pdata_25 (SLICE_X14Y88.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.075ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_25 (FF)
  Destination:          system/sram2_if/bist/prbsPatterGenerator/pdata_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.107ns (Levels of Logic = 0)
  Clock Path Skew:      0.032ns (0.437 - 0.405)
  Source Clock:         system/sram_w[2]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_25 to system/sram2_if/bist/prbsPatterGenerator/pdata_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y88.AQ      Tcko                  0.098   system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg<34>
                                                       system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_25
    SLICE_X14Y88.BX      net (fanout=1)        0.098   system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg<25>
    SLICE_X14Y88.CLK     Tckdi       (-Th)     0.089   system/sram2_if/data_from_bist<27>
                                                       system/sram2_if/bist/prbsPatterGenerator/pdata_25
    -------------------------------------------------  ---------------------------
    Total                                      0.107ns (0.009ns logic, 0.098ns route)
                                                       (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y4.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/n0520<3>/SR
  Logical resource: system/sram2_if/bist/ERRORCOUNTER_O_0/SR
  Location pin: SLICE_X4Y61.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 835480 paths analyzed, 13048 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.447ns.
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 (RAMB36_X5Y18.DIADI1), 1999 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      24.381ns (Levels of Logic = 11)
  Clock Path Skew:      0.019ns (1.484 - 1.465)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X30Y108.AQ        Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X28Y112.A2        net (fanout=69)       0.997   system/ipb_arb/src<0>
    SLICE_X28Y112.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/ipb_addr[15]_ipb_strobe_AND_964_o12
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr71
    SLICE_X34Y150.B3        net (fanout=73)       3.718   user_ipb_mosi[0]_ipb_addr<15>
    SLICE_X34Y150.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/N0
                                                          usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_ipb_strobe_AND_1065_o1_SW0
    SLICE_X34Y150.A6        net (fanout=1)        0.125   usr/i_MPA_wrapper/i_MPA_top/N0
    SLICE_X34Y150.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/N0
                                                          usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_ipb_strobe_AND_1065_o1
    SLICE_X31Y104.B2        net (fanout=36)       2.923   usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_ipb_strobe_AND_1065_o1
    SLICE_X31Y104.B         Tilo                  0.068   system/ipb_sys_regs/addr_curr<3>
                                                          usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_GND_497_o_equal_66_o<15>1
    SLICE_X33Y159.B4        net (fanout=26)       4.483   usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_GND_497_o_equal_66_o
    SLICE_X33Y159.BMUX      Tilo                  0.191   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata184
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata1831
    SLICE_X42Y170.B1        net (fanout=30)       2.053   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata183
    SLICE_X42Y170.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata281
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata282
    SLICE_X27Y136.C5        net (fanout=1)        2.345   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata281
    SLICE_X27Y136.C         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/read_data<21>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata283
    SLICE_X35Y118.B6        net (fanout=1)        1.206   user_ipb_miso[0]_ipb_rdata<21>
    SLICE_X35Y118.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<23>
                                                          system/ipb_usr_fabric/Mmux_mux_rdata<0>141
    SLICE_X35Y118.A1        net (fanout=1)        0.591   system/ipb_from_slaves[5]_ipb_rdata<21>
    SLICE_X35Y118.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<23>
                                                          system/ipb_fabric/mux_rdata<0><21>
    SLICE_X42Y93.B1         net (fanout=3)        1.938   system/ipb_from_fabric_ipb_rdata<21>
    SLICE_X42Y93.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<21>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/mux10131
    SLICE_X42Y93.A6         net (fanout=1)        0.125   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<21>
    SLICE_X42Y93.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<21>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_wdata<21>
    RAMB36_X5Y18.DIADI1     net (fanout=1)        1.918   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_wdata<21>
    RAMB36_X5Y18.CLKARDCLKL Trdck_DIA             0.707   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
    ----------------------------------------------------  ---------------------------
    Total                                        24.381ns (1.959ns logic, 22.422ns route)
                                                          (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_15 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      24.240ns (Levels of Logic = 11)
  Clock Path Skew:      0.031ns (1.484 - 1.453)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_15 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X30Y100.DQ        Tcko                  0.381   system/ipb_from_masters[0]_ipb_addr<15>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_15
    SLICE_X28Y112.A5        net (fanout=2)        0.856   system/ipb_from_masters[0]_ipb_addr<15>
    SLICE_X28Y112.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/ipb_addr[15]_ipb_strobe_AND_964_o12
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr71
    SLICE_X34Y150.B3        net (fanout=73)       3.718   user_ipb_mosi[0]_ipb_addr<15>
    SLICE_X34Y150.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/N0
                                                          usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_ipb_strobe_AND_1065_o1_SW0
    SLICE_X34Y150.A6        net (fanout=1)        0.125   usr/i_MPA_wrapper/i_MPA_top/N0
    SLICE_X34Y150.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/N0
                                                          usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_ipb_strobe_AND_1065_o1
    SLICE_X31Y104.B2        net (fanout=36)       2.923   usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_ipb_strobe_AND_1065_o1
    SLICE_X31Y104.B         Tilo                  0.068   system/ipb_sys_regs/addr_curr<3>
                                                          usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_GND_497_o_equal_66_o<15>1
    SLICE_X33Y159.B4        net (fanout=26)       4.483   usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_GND_497_o_equal_66_o
    SLICE_X33Y159.BMUX      Tilo                  0.191   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata184
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata1831
    SLICE_X42Y170.B1        net (fanout=30)       2.053   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata183
    SLICE_X42Y170.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata281
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata282
    SLICE_X27Y136.C5        net (fanout=1)        2.345   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata281
    SLICE_X27Y136.C         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/read_data<21>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata283
    SLICE_X35Y118.B6        net (fanout=1)        1.206   user_ipb_miso[0]_ipb_rdata<21>
    SLICE_X35Y118.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<23>
                                                          system/ipb_usr_fabric/Mmux_mux_rdata<0>141
    SLICE_X35Y118.A1        net (fanout=1)        0.591   system/ipb_from_slaves[5]_ipb_rdata<21>
    SLICE_X35Y118.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<23>
                                                          system/ipb_fabric/mux_rdata<0><21>
    SLICE_X42Y93.B1         net (fanout=3)        1.938   system/ipb_from_fabric_ipb_rdata<21>
    SLICE_X42Y93.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<21>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/mux10131
    SLICE_X42Y93.A6         net (fanout=1)        0.125   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<21>
    SLICE_X42Y93.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<21>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_wdata<21>
    RAMB36_X5Y18.DIADI1     net (fanout=1)        1.918   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_wdata<21>
    RAMB36_X5Y18.CLKARDCLKL Trdck_DIA             0.707   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
    ----------------------------------------------------  ---------------------------
    Total                                        24.240ns (1.959ns logic, 22.281ns route)
                                                          (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_11 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      24.170ns (Levels of Logic = 11)
  Clock Path Skew:      0.015ns (1.484 - 1.469)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_11 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X31Y111.DQ        Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<11>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/addr_11
    SLICE_X29Y105.A3        net (fanout=2)        1.004   system/ipb_from_masters[2]_ipb_addr<11>
    SLICE_X29Y105.A         Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr31
    SLICE_X34Y150.B2        net (fanout=161)      3.544   user_ipb_mosi[0]_ipb_addr<11>
    SLICE_X34Y150.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/N0
                                                          usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_ipb_strobe_AND_1065_o1_SW0
    SLICE_X34Y150.A6        net (fanout=1)        0.125   usr/i_MPA_wrapper/i_MPA_top/N0
    SLICE_X34Y150.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/N0
                                                          usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_ipb_strobe_AND_1065_o1
    SLICE_X31Y104.B2        net (fanout=36)       2.923   usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_ipb_strobe_AND_1065_o1
    SLICE_X31Y104.B         Tilo                  0.068   system/ipb_sys_regs/addr_curr<3>
                                                          usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_GND_497_o_equal_66_o<15>1
    SLICE_X33Y159.B4        net (fanout=26)       4.483   usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_GND_497_o_equal_66_o
    SLICE_X33Y159.BMUX      Tilo                  0.191   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata184
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata1831
    SLICE_X42Y170.B1        net (fanout=30)       2.053   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata183
    SLICE_X42Y170.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata281
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata282
    SLICE_X27Y136.C5        net (fanout=1)        2.345   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata281
    SLICE_X27Y136.C         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/read_data<21>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata283
    SLICE_X35Y118.B6        net (fanout=1)        1.206   user_ipb_miso[0]_ipb_rdata<21>
    SLICE_X35Y118.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<23>
                                                          system/ipb_usr_fabric/Mmux_mux_rdata<0>141
    SLICE_X35Y118.A1        net (fanout=1)        0.591   system/ipb_from_slaves[5]_ipb_rdata<21>
    SLICE_X35Y118.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<23>
                                                          system/ipb_fabric/mux_rdata<0><21>
    SLICE_X42Y93.B1         net (fanout=3)        1.938   system/ipb_from_fabric_ipb_rdata<21>
    SLICE_X42Y93.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<21>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/mux10131
    SLICE_X42Y93.A6         net (fanout=1)        0.125   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<21>
    SLICE_X42Y93.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<21>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_wdata<21>
    RAMB36_X5Y18.DIADI1     net (fanout=1)        1.918   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_wdata<21>
    RAMB36_X5Y18.CLKARDCLKL Trdck_DIA             0.707   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
    ----------------------------------------------------  ---------------------------
    Total                                        24.170ns (1.915ns logic, 22.255ns route)
                                                          (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAMB36_X3Y30.DIADI2), 1998 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      24.376ns (Levels of Logic = 11)
  Clock Path Skew:      0.056ns (1.521 - 1.465)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X30Y108.AQ        Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X28Y112.A2        net (fanout=69)       0.997   system/ipb_arb/src<0>
    SLICE_X28Y112.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/ipb_addr[15]_ipb_strobe_AND_964_o12
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr71
    SLICE_X34Y150.B3        net (fanout=73)       3.718   user_ipb_mosi[0]_ipb_addr<15>
    SLICE_X34Y150.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/N0
                                                          usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_ipb_strobe_AND_1065_o1_SW0
    SLICE_X34Y150.A6        net (fanout=1)        0.125   usr/i_MPA_wrapper/i_MPA_top/N0
    SLICE_X34Y150.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/N0
                                                          usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_ipb_strobe_AND_1065_o1
    SLICE_X31Y104.B2        net (fanout=36)       2.923   usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_ipb_strobe_AND_1065_o1
    SLICE_X31Y104.B         Tilo                  0.068   system/ipb_sys_regs/addr_curr<3>
                                                          usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_GND_497_o_equal_66_o<15>1
    SLICE_X33Y159.B4        net (fanout=26)       4.483   usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_GND_497_o_equal_66_o
    SLICE_X33Y159.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata184
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata1841
    SLICE_X36Y171.B2        net (fanout=30)       1.928   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata184
    SLICE_X36Y171.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata311
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata332
    SLICE_X27Y137.A4        net (fanout=1)        2.120   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata331
    SLICE_X27Y137.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/read_data<19>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata333
    SLICE_X33Y108.B4        net (fanout=1)        1.876   user_ipb_miso[0]_ipb_rdata<26>
    SLICE_X33Y108.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<27>
                                                          system/ipb_usr_fabric/Mmux_mux_rdata<0>191
    SLICE_X33Y108.A6        net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_rdata<26>
    SLICE_X33Y108.A         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<27>
                                                          system/ipb_fabric/mux_rdata<0><26>
    SLICE_X39Y121.D5        net (fanout=3)        1.530   system/ipb_from_fabric_ipb_rdata<26>
    SLICE_X39Y121.D         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<26>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux10181
    SLICE_X39Y121.C2        net (fanout=1)        0.463   system/phy_en.phy_ipb_ctrl/trans/tx_data<26>
    SLICE_X39Y121.C         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<26>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_wdata<26>
    RAMB36_X3Y30.DIADI2     net (fanout=1)        2.267   system/phy_en.phy_ipb_ctrl/trans_out_wdata<26>
    RAMB36_X3Y30.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    ----------------------------------------------------  ---------------------------
    Total                                        24.376ns (1.836ns logic, 22.540ns route)
                                                          (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_15 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      24.235ns (Levels of Logic = 11)
  Clock Path Skew:      0.068ns (1.521 - 1.453)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_15 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X30Y100.DQ        Tcko                  0.381   system/ipb_from_masters[0]_ipb_addr<15>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_15
    SLICE_X28Y112.A5        net (fanout=2)        0.856   system/ipb_from_masters[0]_ipb_addr<15>
    SLICE_X28Y112.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/ipb_addr[15]_ipb_strobe_AND_964_o12
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr71
    SLICE_X34Y150.B3        net (fanout=73)       3.718   user_ipb_mosi[0]_ipb_addr<15>
    SLICE_X34Y150.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/N0
                                                          usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_ipb_strobe_AND_1065_o1_SW0
    SLICE_X34Y150.A6        net (fanout=1)        0.125   usr/i_MPA_wrapper/i_MPA_top/N0
    SLICE_X34Y150.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/N0
                                                          usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_ipb_strobe_AND_1065_o1
    SLICE_X31Y104.B2        net (fanout=36)       2.923   usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_ipb_strobe_AND_1065_o1
    SLICE_X31Y104.B         Tilo                  0.068   system/ipb_sys_regs/addr_curr<3>
                                                          usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_GND_497_o_equal_66_o<15>1
    SLICE_X33Y159.B4        net (fanout=26)       4.483   usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_GND_497_o_equal_66_o
    SLICE_X33Y159.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata184
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata1841
    SLICE_X36Y171.B2        net (fanout=30)       1.928   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata184
    SLICE_X36Y171.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata311
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata332
    SLICE_X27Y137.A4        net (fanout=1)        2.120   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata331
    SLICE_X27Y137.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/read_data<19>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata333
    SLICE_X33Y108.B4        net (fanout=1)        1.876   user_ipb_miso[0]_ipb_rdata<26>
    SLICE_X33Y108.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<27>
                                                          system/ipb_usr_fabric/Mmux_mux_rdata<0>191
    SLICE_X33Y108.A6        net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_rdata<26>
    SLICE_X33Y108.A         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<27>
                                                          system/ipb_fabric/mux_rdata<0><26>
    SLICE_X39Y121.D5        net (fanout=3)        1.530   system/ipb_from_fabric_ipb_rdata<26>
    SLICE_X39Y121.D         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<26>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux10181
    SLICE_X39Y121.C2        net (fanout=1)        0.463   system/phy_en.phy_ipb_ctrl/trans/tx_data<26>
    SLICE_X39Y121.C         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<26>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_wdata<26>
    RAMB36_X3Y30.DIADI2     net (fanout=1)        2.267   system/phy_en.phy_ipb_ctrl/trans_out_wdata<26>
    RAMB36_X3Y30.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    ----------------------------------------------------  ---------------------------
    Total                                        24.235ns (1.836ns logic, 22.399ns route)
                                                          (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_11 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      24.165ns (Levels of Logic = 11)
  Clock Path Skew:      0.052ns (1.521 - 1.469)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_11 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X31Y111.DQ        Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<11>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/addr_11
    SLICE_X29Y105.A3        net (fanout=2)        1.004   system/ipb_from_masters[2]_ipb_addr<11>
    SLICE_X29Y105.A         Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr31
    SLICE_X34Y150.B2        net (fanout=161)      3.544   user_ipb_mosi[0]_ipb_addr<11>
    SLICE_X34Y150.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/N0
                                                          usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_ipb_strobe_AND_1065_o1_SW0
    SLICE_X34Y150.A6        net (fanout=1)        0.125   usr/i_MPA_wrapper/i_MPA_top/N0
    SLICE_X34Y150.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/N0
                                                          usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_ipb_strobe_AND_1065_o1
    SLICE_X31Y104.B2        net (fanout=36)       2.923   usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_ipb_strobe_AND_1065_o1
    SLICE_X31Y104.B         Tilo                  0.068   system/ipb_sys_regs/addr_curr<3>
                                                          usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_GND_497_o_equal_66_o<15>1
    SLICE_X33Y159.B4        net (fanout=26)       4.483   usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_GND_497_o_equal_66_o
    SLICE_X33Y159.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata184
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata1841
    SLICE_X36Y171.B2        net (fanout=30)       1.928   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata184
    SLICE_X36Y171.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata311
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata332
    SLICE_X27Y137.A4        net (fanout=1)        2.120   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata331
    SLICE_X27Y137.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/read_data<19>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata333
    SLICE_X33Y108.B4        net (fanout=1)        1.876   user_ipb_miso[0]_ipb_rdata<26>
    SLICE_X33Y108.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<27>
                                                          system/ipb_usr_fabric/Mmux_mux_rdata<0>191
    SLICE_X33Y108.A6        net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_rdata<26>
    SLICE_X33Y108.A         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<27>
                                                          system/ipb_fabric/mux_rdata<0><26>
    SLICE_X39Y121.D5        net (fanout=3)        1.530   system/ipb_from_fabric_ipb_rdata<26>
    SLICE_X39Y121.D         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<26>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux10181
    SLICE_X39Y121.C2        net (fanout=1)        0.463   system/phy_en.phy_ipb_ctrl/trans/tx_data<26>
    SLICE_X39Y121.C         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<26>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_wdata<26>
    RAMB36_X3Y30.DIADI2     net (fanout=1)        2.267   system/phy_en.phy_ipb_ctrl/trans_out_wdata<26>
    RAMB36_X3Y30.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    ----------------------------------------------------  ---------------------------
    Total                                        24.165ns (1.792ns logic, 22.373ns route)
                                                          (7.4% logic, 92.6% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAMB36_X3Y30.DIADI3), 1998 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      24.312ns (Levels of Logic = 11)
  Clock Path Skew:      0.056ns (1.521 - 1.465)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X30Y108.AQ        Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X28Y112.A2        net (fanout=69)       0.997   system/ipb_arb/src<0>
    SLICE_X28Y112.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/ipb_addr[15]_ipb_strobe_AND_964_o12
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr71
    SLICE_X34Y150.B3        net (fanout=73)       3.718   user_ipb_mosi[0]_ipb_addr<15>
    SLICE_X34Y150.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/N0
                                                          usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_ipb_strobe_AND_1065_o1_SW0
    SLICE_X34Y150.A6        net (fanout=1)        0.125   usr/i_MPA_wrapper/i_MPA_top/N0
    SLICE_X34Y150.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/N0
                                                          usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_ipb_strobe_AND_1065_o1
    SLICE_X31Y104.B2        net (fanout=36)       2.923   usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_ipb_strobe_AND_1065_o1
    SLICE_X31Y104.B         Tilo                  0.068   system/ipb_sys_regs/addr_curr<3>
                                                          usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_GND_497_o_equal_66_o<15>1
    SLICE_X33Y159.B4        net (fanout=26)       4.483   usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_GND_497_o_equal_66_o
    SLICE_X33Y159.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata184
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata1841
    SLICE_X37Y171.B3        net (fanout=30)       1.901   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata184
    SLICE_X37Y171.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/halt_time<27>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata342
    SLICE_X27Y134.B2        net (fanout=1)        2.359   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata341
    SLICE_X27Y134.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/read_data<27>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata343
    SLICE_X33Y108.D1        net (fanout=1)        1.815   user_ipb_miso[0]_ipb_rdata<27>
    SLICE_X33Y108.D         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<27>
                                                          system/ipb_usr_fabric/Mmux_mux_rdata<0>201
    SLICE_X33Y108.C2        net (fanout=1)        0.463   system/ipb_from_slaves[5]_ipb_rdata<27>
    SLICE_X33Y108.C         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<27>
                                                          system/ipb_fabric/mux_rdata<0><27>
    SLICE_X38Y120.D5        net (fanout=3)        1.260   system/ipb_from_fabric_ipb_rdata<27>
    SLICE_X38Y120.D         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux10191
    SLICE_X38Y120.C6        net (fanout=1)        0.121   system/phy_en.phy_ipb_ctrl/trans/tx_data<27>
    SLICE_X38Y120.C         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_wdata<27>
    RAMB36_X3Y30.DIADI3     net (fanout=1)        2.311   system/phy_en.phy_ipb_ctrl/trans_out_wdata<27>
    RAMB36_X3Y30.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    ----------------------------------------------------  ---------------------------
    Total                                        24.312ns (1.836ns logic, 22.476ns route)
                                                          (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_15 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      24.171ns (Levels of Logic = 11)
  Clock Path Skew:      0.068ns (1.521 - 1.453)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_15 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X30Y100.DQ        Tcko                  0.381   system/ipb_from_masters[0]_ipb_addr<15>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_15
    SLICE_X28Y112.A5        net (fanout=2)        0.856   system/ipb_from_masters[0]_ipb_addr<15>
    SLICE_X28Y112.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/ipb_addr[15]_ipb_strobe_AND_964_o12
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr71
    SLICE_X34Y150.B3        net (fanout=73)       3.718   user_ipb_mosi[0]_ipb_addr<15>
    SLICE_X34Y150.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/N0
                                                          usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_ipb_strobe_AND_1065_o1_SW0
    SLICE_X34Y150.A6        net (fanout=1)        0.125   usr/i_MPA_wrapper/i_MPA_top/N0
    SLICE_X34Y150.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/N0
                                                          usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_ipb_strobe_AND_1065_o1
    SLICE_X31Y104.B2        net (fanout=36)       2.923   usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_ipb_strobe_AND_1065_o1
    SLICE_X31Y104.B         Tilo                  0.068   system/ipb_sys_regs/addr_curr<3>
                                                          usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_GND_497_o_equal_66_o<15>1
    SLICE_X33Y159.B4        net (fanout=26)       4.483   usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_GND_497_o_equal_66_o
    SLICE_X33Y159.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata184
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata1841
    SLICE_X37Y171.B3        net (fanout=30)       1.901   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata184
    SLICE_X37Y171.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/halt_time<27>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata342
    SLICE_X27Y134.B2        net (fanout=1)        2.359   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata341
    SLICE_X27Y134.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/read_data<27>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata343
    SLICE_X33Y108.D1        net (fanout=1)        1.815   user_ipb_miso[0]_ipb_rdata<27>
    SLICE_X33Y108.D         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<27>
                                                          system/ipb_usr_fabric/Mmux_mux_rdata<0>201
    SLICE_X33Y108.C2        net (fanout=1)        0.463   system/ipb_from_slaves[5]_ipb_rdata<27>
    SLICE_X33Y108.C         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<27>
                                                          system/ipb_fabric/mux_rdata<0><27>
    SLICE_X38Y120.D5        net (fanout=3)        1.260   system/ipb_from_fabric_ipb_rdata<27>
    SLICE_X38Y120.D         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux10191
    SLICE_X38Y120.C6        net (fanout=1)        0.121   system/phy_en.phy_ipb_ctrl/trans/tx_data<27>
    SLICE_X38Y120.C         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_wdata<27>
    RAMB36_X3Y30.DIADI3     net (fanout=1)        2.311   system/phy_en.phy_ipb_ctrl/trans_out_wdata<27>
    RAMB36_X3Y30.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    ----------------------------------------------------  ---------------------------
    Total                                        24.171ns (1.836ns logic, 22.335ns route)
                                                          (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_11 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      24.101ns (Levels of Logic = 11)
  Clock Path Skew:      0.052ns (1.521 - 1.469)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_11 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X31Y111.DQ        Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<11>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/addr_11
    SLICE_X29Y105.A3        net (fanout=2)        1.004   system/ipb_from_masters[2]_ipb_addr<11>
    SLICE_X29Y105.A         Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr31
    SLICE_X34Y150.B2        net (fanout=161)      3.544   user_ipb_mosi[0]_ipb_addr<11>
    SLICE_X34Y150.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/N0
                                                          usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_ipb_strobe_AND_1065_o1_SW0
    SLICE_X34Y150.A6        net (fanout=1)        0.125   usr/i_MPA_wrapper/i_MPA_top/N0
    SLICE_X34Y150.A         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/N0
                                                          usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_ipb_strobe_AND_1065_o1
    SLICE_X31Y104.B2        net (fanout=36)       2.923   usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_ipb_strobe_AND_1065_o1
    SLICE_X31Y104.B         Tilo                  0.068   system/ipb_sys_regs/addr_curr<3>
                                                          usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_GND_497_o_equal_66_o<15>1
    SLICE_X33Y159.B4        net (fanout=26)       4.483   usr/i_MPA_wrapper/i_MPA_top/ipb_addr[15]_GND_497_o_equal_66_o
    SLICE_X33Y159.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata184
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata1841
    SLICE_X37Y171.B3        net (fanout=30)       1.901   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata184
    SLICE_X37Y171.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/halt_time<27>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata342
    SLICE_X27Y134.B2        net (fanout=1)        2.359   usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata341
    SLICE_X27Y134.B         Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/read_data<27>
                                                          usr/i_MPA_wrapper/i_MPA_top/Mmux_ipb_rdata343
    SLICE_X33Y108.D1        net (fanout=1)        1.815   user_ipb_miso[0]_ipb_rdata<27>
    SLICE_X33Y108.D         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<27>
                                                          system/ipb_usr_fabric/Mmux_mux_rdata<0>201
    SLICE_X33Y108.C2        net (fanout=1)        0.463   system/ipb_from_slaves[5]_ipb_rdata<27>
    SLICE_X33Y108.C         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<27>
                                                          system/ipb_fabric/mux_rdata<0><27>
    SLICE_X38Y120.D5        net (fanout=3)        1.260   system/ipb_from_fabric_ipb_rdata<27>
    SLICE_X38Y120.D         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux10191
    SLICE_X38Y120.C6        net (fanout=1)        0.121   system/phy_en.phy_ipb_ctrl/trans/tx_data<27>
    SLICE_X38Y120.C         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_wdata<27>
    RAMB36_X3Y30.DIADI3     net (fanout=1)        2.311   system/phy_en.phy_ipb_ctrl/trans_out_wdata<27>
    RAMB36_X3Y30.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    ----------------------------------------------------  ---------------------------
    Total                                        24.101ns (1.792ns logic, 22.309ns route)
                                                          (7.4% logic, 92.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/mst.i2c_m/u2/wrdata_3 (SLICE_X16Y33.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.072ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/mst.i2c_m/u2/datatoslave_reg_3 (FF)
  Destination:          system/mst.i2c_m/u2/wrdata_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.437 - 0.401)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/mst.i2c_m/u2/datatoslave_reg_3 to system/mst.i2c_m/u2/wrdata_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y34.DQ      Tcko                  0.098   system/mst.i2c_m/u2/datatoslave_reg<3>
                                                       system/mst.i2c_m/u2/datatoslave_reg_3
    SLICE_X16Y33.DX      net (fanout=1)        0.099   system/mst.i2c_m/u2/datatoslave_reg<3>
    SLICE_X16Y33.CLK     Tckdi       (-Th)     0.089   system/mst.i2c_m/u2/wrdata<3>
                                                       system/mst.i2c_m/u2/wrdata_3
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.009ns logic, 0.099ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------

Paths for end point system/mst.i2c_m/u2/wrdata_0 (SLICE_X16Y33.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.073ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/mst.i2c_m/u2/datatoslave_reg_0 (FF)
  Destination:          system/mst.i2c_m/u2/wrdata_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.437 - 0.401)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/mst.i2c_m/u2/datatoslave_reg_0 to system/mst.i2c_m/u2/wrdata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y34.AQ      Tcko                  0.098   system/mst.i2c_m/u2/datatoslave_reg<3>
                                                       system/mst.i2c_m/u2/datatoslave_reg_0
    SLICE_X16Y33.AX      net (fanout=1)        0.100   system/mst.i2c_m/u2/datatoslave_reg<0>
    SLICE_X16Y33.CLK     Tckdi       (-Th)     0.089   system/mst.i2c_m/u2/wrdata<3>
                                                       system/mst.i2c_m/u2/wrdata_0
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.009ns logic, 0.100ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------

Paths for end point system/mst.i2c_m/u2/wrdata_1 (SLICE_X16Y33.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.073ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/mst.i2c_m/u2/datatoslave_reg_1 (FF)
  Destination:          system/mst.i2c_m/u2/wrdata_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.437 - 0.401)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/mst.i2c_m/u2/datatoslave_reg_1 to system/mst.i2c_m/u2/wrdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y34.BQ      Tcko                  0.098   system/mst.i2c_m/u2/datatoslave_reg<3>
                                                       system/mst.i2c_m/u2/datatoslave_reg_1
    SLICE_X16Y33.BX      net (fanout=1)        0.100   system/mst.i2c_m/u2/datatoslave_reg<1>
    SLICE_X16Y33.CLK     Tckdi       (-Th)     0.089   system/mst.i2c_m/u2/wrdata<3>
                                                       system/mst.i2c_m/u2/wrdata_1
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.009ns logic, 0.100ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/conf_en/SR
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/conf_en/SR
  Location pin: OLOGIC_X0Y191.SR
  Clock network: usr/i_MPA_wrapper/i_MPA_top/reset
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y21.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y12.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_user_clk125_2_0 = PERIOD TIMEGRP "user_clk125_2_0" 
TS_clk125_2_n HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1744 paths analyzed, 131 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.895ns.
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_1 (SLICE_X24Y131.BX), 342 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.491ns (Levels of Logic = 8)
  Clock Path Skew:      -0.199ns (2.914 - 3.113)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 12.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y108.AQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X29Y112.A2     net (fanout=69)       0.985   system/ipb_arb/src<0>
    SLICE_X29Y112.A      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_ipb_strobe_AND_972_o11
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X29Y105.B2     net (fanout=111)      1.173   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X29Y105.B      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X28Y102.A1     net (fanout=2)        0.735   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X28Y102.A      Tilo                  0.068   system/ipb_to_slaves[5]_ipb_strobe
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o5
    SLICE_X28Y103.D5     net (fanout=7)        0.345   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o
    SLICE_X28Y103.D      Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X29Y103.A2     net (fanout=1)        0.583   system/ipb_fabric/N01
    SLICE_X29Y103.A      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>1
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y102.D2     net (fanout=38)       0.625   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y102.D      Tilo                  0.068   system/ipb_to_slaves[5]_ipb_strobe
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X29Y101.B6     net (fanout=1)        0.231   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X29Y101.B      Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<22>
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[0]_ipb_strobe11
    SLICE_X24Y131.D6     net (fanout=20)       1.491   user_ipb_miso[0]_ipb_ack
    SLICE_X24Y131.D      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_toggle_AND_994_o1
    SLICE_X24Y131.BX     net (fanout=3)        0.383   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_toggle_AND_994_o
    SLICE_X24Y131.CLK    Tdick                 0.015   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_1
    -------------------------------------------------  ---------------------------
    Total                                      7.491ns (0.940ns logic, 6.551ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.374ns (Levels of Logic = 8)
  Clock Path Skew:      -0.199ns (2.914 - 3.113)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 12.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y108.CQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X29Y112.A3     net (fanout=68)       0.868   system/ipb_arb/src<1>
    SLICE_X29Y112.A      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_ipb_strobe_AND_972_o11
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X29Y105.B2     net (fanout=111)      1.173   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X29Y105.B      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X28Y102.A1     net (fanout=2)        0.735   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X28Y102.A      Tilo                  0.068   system/ipb_to_slaves[5]_ipb_strobe
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o5
    SLICE_X28Y103.D5     net (fanout=7)        0.345   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o
    SLICE_X28Y103.D      Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X29Y103.A2     net (fanout=1)        0.583   system/ipb_fabric/N01
    SLICE_X29Y103.A      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>1
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y102.D2     net (fanout=38)       0.625   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y102.D      Tilo                  0.068   system/ipb_to_slaves[5]_ipb_strobe
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X29Y101.B6     net (fanout=1)        0.231   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X29Y101.B      Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<22>
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[0]_ipb_strobe11
    SLICE_X24Y131.D6     net (fanout=20)       1.491   user_ipb_miso[0]_ipb_ack
    SLICE_X24Y131.D      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_toggle_AND_994_o1
    SLICE_X24Y131.BX     net (fanout=3)        0.383   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_toggle_AND_994_o
    SLICE_X24Y131.CLK    Tdick                 0.015   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_1
    -------------------------------------------------  ---------------------------
    Total                                      7.374ns (0.940ns logic, 6.434ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.370ns (Levels of Logic = 8)
  Clock Path Skew:      -0.187ns (2.914 - 3.101)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 12.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12 to usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y100.AQ     Tcko                  0.381   system/ipb_from_masters[0]_ipb_addr<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12
    SLICE_X29Y112.A4     net (fanout=2)        0.864   system/ipb_from_masters[0]_ipb_addr<12>
    SLICE_X29Y112.A      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_ipb_strobe_AND_972_o11
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X29Y105.B2     net (fanout=111)      1.173   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X29Y105.B      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X28Y102.A1     net (fanout=2)        0.735   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X28Y102.A      Tilo                  0.068   system/ipb_to_slaves[5]_ipb_strobe
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o5
    SLICE_X28Y103.D5     net (fanout=7)        0.345   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o
    SLICE_X28Y103.D      Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X29Y103.A2     net (fanout=1)        0.583   system/ipb_fabric/N01
    SLICE_X29Y103.A      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>1
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y102.D2     net (fanout=38)       0.625   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y102.D      Tilo                  0.068   system/ipb_to_slaves[5]_ipb_strobe
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X29Y101.B6     net (fanout=1)        0.231   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X29Y101.B      Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<22>
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[0]_ipb_strobe11
    SLICE_X24Y131.D6     net (fanout=20)       1.491   user_ipb_miso[0]_ipb_ack
    SLICE_X24Y131.D      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_toggle_AND_994_o1
    SLICE_X24Y131.BX     net (fanout=3)        0.383   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_toggle_AND_994_o
    SLICE_X24Y131.CLK    Tdick                 0.015   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_1
    -------------------------------------------------  ---------------------------
    Total                                      7.370ns (0.940ns logic, 6.430ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_2 (SLICE_X24Y131.CX), 342 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.375ns (Levels of Logic = 8)
  Clock Path Skew:      -0.199ns (2.914 - 3.113)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 12.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y108.AQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X29Y112.A2     net (fanout=69)       0.985   system/ipb_arb/src<0>
    SLICE_X29Y112.A      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_ipb_strobe_AND_972_o11
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X29Y105.B2     net (fanout=111)      1.173   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X29Y105.B      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X28Y102.A1     net (fanout=2)        0.735   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X28Y102.A      Tilo                  0.068   system/ipb_to_slaves[5]_ipb_strobe
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o5
    SLICE_X28Y103.D5     net (fanout=7)        0.345   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o
    SLICE_X28Y103.D      Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X29Y103.A2     net (fanout=1)        0.583   system/ipb_fabric/N01
    SLICE_X29Y103.A      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>1
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y102.D2     net (fanout=38)       0.625   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y102.D      Tilo                  0.068   system/ipb_to_slaves[5]_ipb_strobe
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X29Y101.B6     net (fanout=1)        0.231   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X29Y101.B      Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<22>
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[0]_ipb_strobe11
    SLICE_X24Y131.D6     net (fanout=20)       1.491   user_ipb_miso[0]_ipb_ack
    SLICE_X24Y131.D      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_toggle_AND_994_o1
    SLICE_X24Y131.CX     net (fanout=3)        0.267   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_toggle_AND_994_o
    SLICE_X24Y131.CLK    Tdick                 0.015   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_2
    -------------------------------------------------  ---------------------------
    Total                                      7.375ns (0.940ns logic, 6.435ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.258ns (Levels of Logic = 8)
  Clock Path Skew:      -0.199ns (2.914 - 3.113)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 12.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y108.CQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X29Y112.A3     net (fanout=68)       0.868   system/ipb_arb/src<1>
    SLICE_X29Y112.A      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_ipb_strobe_AND_972_o11
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X29Y105.B2     net (fanout=111)      1.173   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X29Y105.B      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X28Y102.A1     net (fanout=2)        0.735   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X28Y102.A      Tilo                  0.068   system/ipb_to_slaves[5]_ipb_strobe
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o5
    SLICE_X28Y103.D5     net (fanout=7)        0.345   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o
    SLICE_X28Y103.D      Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X29Y103.A2     net (fanout=1)        0.583   system/ipb_fabric/N01
    SLICE_X29Y103.A      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>1
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y102.D2     net (fanout=38)       0.625   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y102.D      Tilo                  0.068   system/ipb_to_slaves[5]_ipb_strobe
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X29Y101.B6     net (fanout=1)        0.231   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X29Y101.B      Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<22>
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[0]_ipb_strobe11
    SLICE_X24Y131.D6     net (fanout=20)       1.491   user_ipb_miso[0]_ipb_ack
    SLICE_X24Y131.D      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_toggle_AND_994_o1
    SLICE_X24Y131.CX     net (fanout=3)        0.267   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_toggle_AND_994_o
    SLICE_X24Y131.CLK    Tdick                 0.015   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_2
    -------------------------------------------------  ---------------------------
    Total                                      7.258ns (0.940ns logic, 6.318ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.254ns (Levels of Logic = 8)
  Clock Path Skew:      -0.187ns (2.914 - 3.101)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 12.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12 to usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y100.AQ     Tcko                  0.381   system/ipb_from_masters[0]_ipb_addr<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12
    SLICE_X29Y112.A4     net (fanout=2)        0.864   system/ipb_from_masters[0]_ipb_addr<12>
    SLICE_X29Y112.A      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_ipb_strobe_AND_972_o11
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X29Y105.B2     net (fanout=111)      1.173   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X29Y105.B      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X28Y102.A1     net (fanout=2)        0.735   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X28Y102.A      Tilo                  0.068   system/ipb_to_slaves[5]_ipb_strobe
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o5
    SLICE_X28Y103.D5     net (fanout=7)        0.345   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o
    SLICE_X28Y103.D      Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X29Y103.A2     net (fanout=1)        0.583   system/ipb_fabric/N01
    SLICE_X29Y103.A      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>1
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y102.D2     net (fanout=38)       0.625   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y102.D      Tilo                  0.068   system/ipb_to_slaves[5]_ipb_strobe
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X29Y101.B6     net (fanout=1)        0.231   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X29Y101.B      Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<22>
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[0]_ipb_strobe11
    SLICE_X24Y131.D6     net (fanout=20)       1.491   user_ipb_miso[0]_ipb_ack
    SLICE_X24Y131.D      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_toggle_AND_994_o1
    SLICE_X24Y131.CX     net (fanout=3)        0.267   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_toggle_AND_994_o
    SLICE_X24Y131.CLK    Tdick                 0.015   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_2
    -------------------------------------------------  ---------------------------
    Total                                      7.254ns (0.940ns logic, 6.314ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_0 (SLICE_X24Y131.AX), 342 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.364ns (Levels of Logic = 8)
  Clock Path Skew:      -0.199ns (2.914 - 3.113)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 12.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y108.AQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X29Y112.A2     net (fanout=69)       0.985   system/ipb_arb/src<0>
    SLICE_X29Y112.A      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_ipb_strobe_AND_972_o11
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X29Y105.B2     net (fanout=111)      1.173   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X29Y105.B      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X28Y102.A1     net (fanout=2)        0.735   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X28Y102.A      Tilo                  0.068   system/ipb_to_slaves[5]_ipb_strobe
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o5
    SLICE_X28Y103.D5     net (fanout=7)        0.345   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o
    SLICE_X28Y103.D      Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X29Y103.A2     net (fanout=1)        0.583   system/ipb_fabric/N01
    SLICE_X29Y103.A      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>1
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y102.D2     net (fanout=38)       0.625   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y102.D      Tilo                  0.068   system/ipb_to_slaves[5]_ipb_strobe
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X29Y101.B6     net (fanout=1)        0.231   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X29Y101.B      Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<22>
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[0]_ipb_strobe11
    SLICE_X24Y131.D6     net (fanout=20)       1.491   user_ipb_miso[0]_ipb_ack
    SLICE_X24Y131.D      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_toggle_AND_994_o1
    SLICE_X24Y131.AX     net (fanout=3)        0.256   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_toggle_AND_994_o
    SLICE_X24Y131.CLK    Tdick                 0.015   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_0
    -------------------------------------------------  ---------------------------
    Total                                      7.364ns (0.940ns logic, 6.424ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.247ns (Levels of Logic = 8)
  Clock Path Skew:      -0.199ns (2.914 - 3.113)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 12.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y108.CQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X29Y112.A3     net (fanout=68)       0.868   system/ipb_arb/src<1>
    SLICE_X29Y112.A      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_ipb_strobe_AND_972_o11
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X29Y105.B2     net (fanout=111)      1.173   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X29Y105.B      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X28Y102.A1     net (fanout=2)        0.735   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X28Y102.A      Tilo                  0.068   system/ipb_to_slaves[5]_ipb_strobe
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o5
    SLICE_X28Y103.D5     net (fanout=7)        0.345   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o
    SLICE_X28Y103.D      Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X29Y103.A2     net (fanout=1)        0.583   system/ipb_fabric/N01
    SLICE_X29Y103.A      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>1
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y102.D2     net (fanout=38)       0.625   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y102.D      Tilo                  0.068   system/ipb_to_slaves[5]_ipb_strobe
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X29Y101.B6     net (fanout=1)        0.231   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X29Y101.B      Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<22>
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[0]_ipb_strobe11
    SLICE_X24Y131.D6     net (fanout=20)       1.491   user_ipb_miso[0]_ipb_ack
    SLICE_X24Y131.D      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_toggle_AND_994_o1
    SLICE_X24Y131.AX     net (fanout=3)        0.256   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_toggle_AND_994_o
    SLICE_X24Y131.CLK    Tdick                 0.015   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_0
    -------------------------------------------------  ---------------------------
    Total                                      7.247ns (0.940ns logic, 6.307ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.243ns (Levels of Logic = 8)
  Clock Path Skew:      -0.187ns (2.914 - 3.101)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 12.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12 to usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y100.AQ     Tcko                  0.381   system/ipb_from_masters[0]_ipb_addr<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12
    SLICE_X29Y112.A4     net (fanout=2)        0.864   system/ipb_from_masters[0]_ipb_addr<12>
    SLICE_X29Y112.A      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_ipb_strobe_AND_972_o11
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X29Y105.B2     net (fanout=111)      1.173   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X29Y105.B      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X28Y102.A1     net (fanout=2)        0.735   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X28Y102.A      Tilo                  0.068   system/ipb_to_slaves[5]_ipb_strobe
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o5
    SLICE_X28Y103.D5     net (fanout=7)        0.345   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o
    SLICE_X28Y103.D      Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X29Y103.A2     net (fanout=1)        0.583   system/ipb_fabric/N01
    SLICE_X29Y103.A      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>1
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y102.D2     net (fanout=38)       0.625   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y102.D      Tilo                  0.068   system/ipb_to_slaves[5]_ipb_strobe
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X29Y101.B6     net (fanout=1)        0.231   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X29Y101.B      Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<22>
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[0]_ipb_strobe11
    SLICE_X24Y131.D6     net (fanout=20)       1.491   user_ipb_miso[0]_ipb_ack
    SLICE_X24Y131.D      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_toggle_AND_994_o1
    SLICE_X24Y131.AX     net (fanout=3)        0.256   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_toggle_AND_994_o
    SLICE_X24Y131.CLK    Tdick                 0.015   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_0
    -------------------------------------------------  ---------------------------
    Total                                      7.243ns (0.940ns logic, 6.303ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_user_clk125_2_0 = PERIOD TIMEGRP "user_clk125_2_0" TS_clk125_2_n HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y26.WEAL0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.040ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_0 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.179ns (Levels of Logic = 0)
  Clock Path Skew:      0.139ns (0.541 - 0.402)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 12.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_0 to usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X24Y131.AQ        Tcko                  0.115   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we<3>
                                                          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_0
    RAMB36_X1Y26.WEAL0      net (fanout=2)        0.191   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we<0>
    RAMB36_X1Y26.CLKARDCLKL Trckc_WEA   (-Th)     0.127   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.179ns (-0.012ns logic, 0.191ns route)
                                                          (-6.7% logic, 106.7% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y26.WEAU0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.045ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_0 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.184ns (Levels of Logic = 0)
  Clock Path Skew:      0.139ns (0.541 - 0.402)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 12.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_0 to usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X24Y131.AQ        Tcko                  0.115   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we<3>
                                                          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_0
    RAMB36_X1Y26.WEAU0      net (fanout=2)        0.196   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we<0>
    RAMB36_X1Y26.CLKARDCLKU Trckc_WEA   (-Th)     0.127   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.184ns (-0.012ns logic, 0.196ns route)
                                                          (-6.5% logic, 106.5% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y26.WEAL1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.082ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_1 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.221ns (Levels of Logic = 0)
  Clock Path Skew:      0.139ns (0.541 - 0.402)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 12.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/sysclk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_1 to usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X24Y131.BQ        Tcko                  0.115   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we<3>
                                                          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we_1
    RAMB36_X1Y26.WEAL1      net (fanout=2)        0.233   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/wbuf_we<1>
    RAMB36_X1Y26.CLKARDCLKL Trckc_WEA   (-Th)     0.127   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/i_wbuf/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.221ns (-0.012ns logic, 0.233ns route)
                                                          (-5.4% logic, 105.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_user_clk125_2_0 = PERIOD TIMEGRP "user_clk125_2_0" TS_clk125_2_n HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_MMCM_clk160p/CLKIN1
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_MMCM_clk160p/CLKIN1
  Location pin: MMCM_ADV_X0Y8.CLKIN1
  Clock network: usr/i_MPA_wrapper/i_MPA_top/sysclk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_MMCM_clk160p/CLKIN1
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_MMCM_clk160p/CLKIN1
  Location pin: MMCM_ADV_X0Y8.CLKIN1
  Clock network: usr/i_MPA_wrapper/i_MPA_top/sysclk
--------------------------------------------------------------------------------
Slack: 4.822ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_MMCM_clk160p/CLKOUT0
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_MMCM_clk160p/CLKOUT0
  Location pin: MMCM_ADV_X0Y8.CLKOUT0
  Clock network: usr/i_MPA_wrapper/i_MPA_top/i_clocks/clk160p_dcm
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 100068 paths analyzed, 1689 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.047ns.
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_24 (SLICE_X34Y83.B1), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_24 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.678ns (Levels of Logic = 11)
  Clock Path Skew:      -0.164ns (2.949 - 3.113)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y108.AQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X29Y112.A2     net (fanout=69)       0.985   system/ipb_arb/src<0>
    SLICE_X29Y112.A      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_ipb_strobe_AND_972_o11
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X29Y105.B2     net (fanout=111)      1.173   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X29Y105.B      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X28Y102.A1     net (fanout=2)        0.735   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X28Y102.A      Tilo                  0.068   system/ipb_to_slaves[5]_ipb_strobe
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o5
    SLICE_X28Y103.D5     net (fanout=7)        0.345   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o
    SLICE_X28Y103.D      Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X29Y103.A2     net (fanout=1)        0.583   system/ipb_fabric/N01
    SLICE_X29Y103.A      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>1
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X26Y103.A5     net (fanout=38)       0.361   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X26Y103.A      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X37Y51.C5      net (fanout=33)       3.306   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X37Y51.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X37Y51.D3      net (fanout=4)        0.339   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X37Y51.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X43Y47.A3      net (fanout=7)        0.762   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X43Y47.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.done
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1957_o11
    SLICE_X38Y53.A1      net (fanout=5)        1.007   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1957_o
    SLICE_X38Y53.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X34Y83.B1      net (fanout=70)       3.838   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X34Y83.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<25>
                                                       system/sram1_if/sramInterface/Mmux_GND_372_o_DATA_I[35]_mux_17_OUT171
                                                       system/sram1_if/sramInterface/data_i_r_24
    -------------------------------------------------  ---------------------------
    Total                                     14.678ns (1.244ns logic, 13.434ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_24 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.561ns (Levels of Logic = 11)
  Clock Path Skew:      -0.164ns (2.949 - 3.113)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_r_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y108.CQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X29Y112.A3     net (fanout=68)       0.868   system/ipb_arb/src<1>
    SLICE_X29Y112.A      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_ipb_strobe_AND_972_o11
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X29Y105.B2     net (fanout=111)      1.173   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X29Y105.B      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X28Y102.A1     net (fanout=2)        0.735   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X28Y102.A      Tilo                  0.068   system/ipb_to_slaves[5]_ipb_strobe
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o5
    SLICE_X28Y103.D5     net (fanout=7)        0.345   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o
    SLICE_X28Y103.D      Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X29Y103.A2     net (fanout=1)        0.583   system/ipb_fabric/N01
    SLICE_X29Y103.A      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>1
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X26Y103.A5     net (fanout=38)       0.361   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X26Y103.A      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X37Y51.C5      net (fanout=33)       3.306   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X37Y51.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X37Y51.D3      net (fanout=4)        0.339   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X37Y51.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X43Y47.A3      net (fanout=7)        0.762   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X43Y47.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.done
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1957_o11
    SLICE_X38Y53.A1      net (fanout=5)        1.007   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1957_o
    SLICE_X38Y53.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X34Y83.B1      net (fanout=70)       3.838   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X34Y83.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<25>
                                                       system/sram1_if/sramInterface/Mmux_GND_372_o_DATA_I[35]_mux_17_OUT171
                                                       system/sram1_if/sramInterface/data_i_r_24
    -------------------------------------------------  ---------------------------
    Total                                     14.561ns (1.244ns logic, 13.317ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_24 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.557ns (Levels of Logic = 11)
  Clock Path Skew:      -0.152ns (2.949 - 3.101)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12 to system/sram1_if/sramInterface/data_i_r_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y100.AQ     Tcko                  0.381   system/ipb_from_masters[0]_ipb_addr<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12
    SLICE_X29Y112.A4     net (fanout=2)        0.864   system/ipb_from_masters[0]_ipb_addr<12>
    SLICE_X29Y112.A      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_ipb_strobe_AND_972_o11
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X29Y105.B2     net (fanout=111)      1.173   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X29Y105.B      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X28Y102.A1     net (fanout=2)        0.735   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X28Y102.A      Tilo                  0.068   system/ipb_to_slaves[5]_ipb_strobe
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o5
    SLICE_X28Y103.D5     net (fanout=7)        0.345   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o
    SLICE_X28Y103.D      Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X29Y103.A2     net (fanout=1)        0.583   system/ipb_fabric/N01
    SLICE_X29Y103.A      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>1
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X26Y103.A5     net (fanout=38)       0.361   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X26Y103.A      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X37Y51.C5      net (fanout=33)       3.306   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X37Y51.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X37Y51.D3      net (fanout=4)        0.339   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X37Y51.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X43Y47.A3      net (fanout=7)        0.762   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X43Y47.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.done
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1957_o11
    SLICE_X38Y53.A1      net (fanout=5)        1.007   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1957_o
    SLICE_X38Y53.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X34Y83.B1      net (fanout=70)       3.838   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X34Y83.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<25>
                                                       system/sram1_if/sramInterface/Mmux_GND_372_o_DATA_I[35]_mux_17_OUT171
                                                       system/sram1_if/sramInterface/data_i_r_24
    -------------------------------------------------  ---------------------------
    Total                                     14.557ns (1.244ns logic, 13.313ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_31 (SLICE_X35Y84.D1), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_31 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.571ns (Levels of Logic = 11)
  Clock Path Skew:      -0.164ns (2.949 - 3.113)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y108.AQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X29Y112.A2     net (fanout=69)       0.985   system/ipb_arb/src<0>
    SLICE_X29Y112.A      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_ipb_strobe_AND_972_o11
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X29Y105.B2     net (fanout=111)      1.173   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X29Y105.B      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X28Y102.A1     net (fanout=2)        0.735   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X28Y102.A      Tilo                  0.068   system/ipb_to_slaves[5]_ipb_strobe
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o5
    SLICE_X28Y103.D5     net (fanout=7)        0.345   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o
    SLICE_X28Y103.D      Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X29Y103.A2     net (fanout=1)        0.583   system/ipb_fabric/N01
    SLICE_X29Y103.A      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>1
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X26Y103.A5     net (fanout=38)       0.361   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X26Y103.A      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X37Y51.C5      net (fanout=33)       3.306   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X37Y51.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X37Y51.D3      net (fanout=4)        0.339   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X37Y51.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X43Y47.A3      net (fanout=7)        0.762   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X43Y47.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.done
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1957_o11
    SLICE_X38Y53.A1      net (fanout=5)        1.007   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1957_o
    SLICE_X38Y53.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X35Y84.D1      net (fanout=70)       3.731   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X35Y84.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<31>
                                                       system/sram1_if/sramInterface/Mmux_GND_372_o_DATA_I[35]_mux_17_OUT251
                                                       system/sram1_if/sramInterface/data_i_r_31
    -------------------------------------------------  ---------------------------
    Total                                     14.571ns (1.244ns logic, 13.327ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_31 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.454ns (Levels of Logic = 11)
  Clock Path Skew:      -0.164ns (2.949 - 3.113)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_r_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y108.CQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X29Y112.A3     net (fanout=68)       0.868   system/ipb_arb/src<1>
    SLICE_X29Y112.A      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_ipb_strobe_AND_972_o11
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X29Y105.B2     net (fanout=111)      1.173   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X29Y105.B      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X28Y102.A1     net (fanout=2)        0.735   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X28Y102.A      Tilo                  0.068   system/ipb_to_slaves[5]_ipb_strobe
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o5
    SLICE_X28Y103.D5     net (fanout=7)        0.345   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o
    SLICE_X28Y103.D      Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X29Y103.A2     net (fanout=1)        0.583   system/ipb_fabric/N01
    SLICE_X29Y103.A      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>1
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X26Y103.A5     net (fanout=38)       0.361   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X26Y103.A      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X37Y51.C5      net (fanout=33)       3.306   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X37Y51.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X37Y51.D3      net (fanout=4)        0.339   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X37Y51.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X43Y47.A3      net (fanout=7)        0.762   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X43Y47.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.done
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1957_o11
    SLICE_X38Y53.A1      net (fanout=5)        1.007   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1957_o
    SLICE_X38Y53.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X35Y84.D1      net (fanout=70)       3.731   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X35Y84.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<31>
                                                       system/sram1_if/sramInterface/Mmux_GND_372_o_DATA_I[35]_mux_17_OUT251
                                                       system/sram1_if/sramInterface/data_i_r_31
    -------------------------------------------------  ---------------------------
    Total                                     14.454ns (1.244ns logic, 13.210ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_31 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.450ns (Levels of Logic = 11)
  Clock Path Skew:      -0.152ns (2.949 - 3.101)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12 to system/sram1_if/sramInterface/data_i_r_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y100.AQ     Tcko                  0.381   system/ipb_from_masters[0]_ipb_addr<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12
    SLICE_X29Y112.A4     net (fanout=2)        0.864   system/ipb_from_masters[0]_ipb_addr<12>
    SLICE_X29Y112.A      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_ipb_strobe_AND_972_o11
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X29Y105.B2     net (fanout=111)      1.173   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X29Y105.B      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X28Y102.A1     net (fanout=2)        0.735   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X28Y102.A      Tilo                  0.068   system/ipb_to_slaves[5]_ipb_strobe
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o5
    SLICE_X28Y103.D5     net (fanout=7)        0.345   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o
    SLICE_X28Y103.D      Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X29Y103.A2     net (fanout=1)        0.583   system/ipb_fabric/N01
    SLICE_X29Y103.A      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>1
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X26Y103.A5     net (fanout=38)       0.361   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X26Y103.A      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X37Y51.C5      net (fanout=33)       3.306   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X37Y51.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X37Y51.D3      net (fanout=4)        0.339   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X37Y51.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X43Y47.A3      net (fanout=7)        0.762   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X43Y47.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.done
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1957_o11
    SLICE_X38Y53.A1      net (fanout=5)        1.007   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1957_o
    SLICE_X38Y53.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X35Y84.D1      net (fanout=70)       3.731   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X35Y84.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<31>
                                                       system/sram1_if/sramInterface/Mmux_GND_372_o_DATA_I[35]_mux_17_OUT251
                                                       system/sram1_if/sramInterface/data_i_r_31
    -------------------------------------------------  ---------------------------
    Total                                     14.450ns (1.244ns logic, 13.206ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_29 (SLICE_X33Y81.D1), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_29 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.563ns (Levels of Logic = 11)
  Clock Path Skew:      -0.168ns (2.945 - 3.113)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y108.AQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X29Y112.A2     net (fanout=69)       0.985   system/ipb_arb/src<0>
    SLICE_X29Y112.A      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_ipb_strobe_AND_972_o11
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X29Y105.B2     net (fanout=111)      1.173   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X29Y105.B      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X28Y102.A1     net (fanout=2)        0.735   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X28Y102.A      Tilo                  0.068   system/ipb_to_slaves[5]_ipb_strobe
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o5
    SLICE_X28Y103.D5     net (fanout=7)        0.345   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o
    SLICE_X28Y103.D      Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X29Y103.A2     net (fanout=1)        0.583   system/ipb_fabric/N01
    SLICE_X29Y103.A      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>1
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X26Y103.A5     net (fanout=38)       0.361   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X26Y103.A      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X37Y51.C5      net (fanout=33)       3.306   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X37Y51.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X37Y51.D3      net (fanout=4)        0.339   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X37Y51.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X43Y47.A3      net (fanout=7)        0.762   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X43Y47.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.done
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1957_o11
    SLICE_X38Y53.A1      net (fanout=5)        1.007   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1957_o
    SLICE_X38Y53.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X33Y81.D1      net (fanout=70)       3.723   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X33Y81.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<29>
                                                       system/sram1_if/sramInterface/Mmux_GND_372_o_DATA_I[35]_mux_17_OUT221
                                                       system/sram1_if/sramInterface/data_i_r_29
    -------------------------------------------------  ---------------------------
    Total                                     14.563ns (1.244ns logic, 13.319ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_29 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.446ns (Levels of Logic = 11)
  Clock Path Skew:      -0.168ns (2.945 - 3.113)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_r_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y108.CQ     Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X29Y112.A3     net (fanout=68)       0.868   system/ipb_arb/src<1>
    SLICE_X29Y112.A      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_ipb_strobe_AND_972_o11
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X29Y105.B2     net (fanout=111)      1.173   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X29Y105.B      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X28Y102.A1     net (fanout=2)        0.735   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X28Y102.A      Tilo                  0.068   system/ipb_to_slaves[5]_ipb_strobe
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o5
    SLICE_X28Y103.D5     net (fanout=7)        0.345   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o
    SLICE_X28Y103.D      Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X29Y103.A2     net (fanout=1)        0.583   system/ipb_fabric/N01
    SLICE_X29Y103.A      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>1
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X26Y103.A5     net (fanout=38)       0.361   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X26Y103.A      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X37Y51.C5      net (fanout=33)       3.306   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X37Y51.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X37Y51.D3      net (fanout=4)        0.339   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X37Y51.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X43Y47.A3      net (fanout=7)        0.762   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X43Y47.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.done
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1957_o11
    SLICE_X38Y53.A1      net (fanout=5)        1.007   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1957_o
    SLICE_X38Y53.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X33Y81.D1      net (fanout=70)       3.723   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X33Y81.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<29>
                                                       system/sram1_if/sramInterface/Mmux_GND_372_o_DATA_I[35]_mux_17_OUT221
                                                       system/sram1_if/sramInterface/data_i_r_29
    -------------------------------------------------  ---------------------------
    Total                                     14.446ns (1.244ns logic, 13.202ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_29 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.442ns (Levels of Logic = 11)
  Clock Path Skew:      -0.156ns (2.945 - 3.101)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12 to system/sram1_if/sramInterface/data_i_r_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y100.AQ     Tcko                  0.381   system/ipb_from_masters[0]_ipb_addr<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12
    SLICE_X29Y112.A4     net (fanout=2)        0.864   system/ipb_from_masters[0]_ipb_addr<12>
    SLICE_X29Y112.A      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_SPIconf/ipb_addr[15]_ipb_strobe_AND_972_o11
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X29Y105.B2     net (fanout=111)      1.173   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X29Y105.B      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X28Y102.A1     net (fanout=2)        0.735   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o2
    SLICE_X28Y102.A      Tilo                  0.068   system/ipb_to_slaves[5]_ipb_strobe
                                                       system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o5
    SLICE_X28Y103.D5     net (fanout=7)        0.345   system/ipb_fabric/GND_363_o_GND_363_o_OR_425_o
    SLICE_X28Y103.D      Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X29Y103.A2     net (fanout=1)        0.583   system/ipb_fabric/N01
    SLICE_X29Y103.A      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>1
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X26Y103.A5     net (fanout=38)       0.361   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X26Y103.A      Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X37Y51.C5      net (fanout=33)       3.306   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X37Y51.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X37Y51.D3      net (fanout=4)        0.339   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X37Y51.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X43Y47.A3      net (fanout=7)        0.762   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X43Y47.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.done
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1957_o11
    SLICE_X38Y53.A1      net (fanout=5)        1.007   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1957_o
    SLICE_X38Y53.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X33Y81.D1      net (fanout=70)       3.723   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X33Y81.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<29>
                                                       system/sram1_if/sramInterface/Mmux_GND_372_o_DATA_I[35]_mux_17_OUT221
                                                       system/sram1_if/sramInterface/data_i_r_29
    -------------------------------------------------  ---------------------------
    Total                                     14.442ns (1.244ns logic, 13.198ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_9 (SLICE_X32Y80.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.036ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.339ns (Levels of Logic = 1)
  Clock Path Skew:      0.098ns (1.415 - 1.317)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_0 to system/sram1_if/sramInterface/data_i_r_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y80.AQ      Tcko                  0.115   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_0
    SLICE_X32Y80.D6      net (fanout=75)       0.301   system/regs_from_ipbus<8><0>
    SLICE_X32Y80.CLK     Tah         (-Th)     0.077   system/sram1_if/sramInterface/data_i_r<9>
                                                       system/sram1_if/sramInterface/Mmux_GND_372_o_DATA_I[35]_mux_17_OUT361
                                                       system/sram1_if/sramInterface/data_i_r_9
    -------------------------------------------------  ---------------------------
    Total                                      0.339ns (0.038ns logic, 0.301ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_11 (SLICE_X34Y77.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.037ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.401ns (Levels of Logic = 1)
  Clock Path Skew:      0.159ns (1.476 - 1.317)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_0 to system/sram1_if/sramInterface/data_i_r_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y80.AQ      Tcko                  0.115   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_0
    SLICE_X34Y77.D6      net (fanout=75)       0.343   system/regs_from_ipbus<8><0>
    SLICE_X34Y77.CLK     Tah         (-Th)     0.057   system/sram1_if/sramInterface/data_i_r<11>
                                                       system/sram1_if/sramInterface/Mmux_GND_372_o_DATA_I[35]_mux_17_OUT31
                                                       system/sram1_if/sramInterface/data_i_r_11
    -------------------------------------------------  ---------------------------
    Total                                      0.401ns (0.058ns logic, 0.343ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/ADDR_O_14 (SLICE_X54Y29.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.078ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/addr_r_14 (FF)
  Destination:          system/sram1_if/bist/ADDR_O_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.088ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.062 - 0.052)
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/addr_r_14 to system/sram1_if/bist/ADDR_O_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y30.CQ      Tcko                  0.098   system/sram1_if/bist/addr_r<15>
                                                       system/sram1_if/bist/addr_r_14
    SLICE_X54Y29.CX      net (fanout=1)        0.092   system/sram1_if/bist/addr_r<14>
    SLICE_X54Y29.CLK     Tckdi       (-Th)     0.102   system/sram_w[1]_addr<15>
                                                       system/sram1_if/bist/ADDR_O_14
    -------------------------------------------------  ---------------------------
    Total                                      0.088ns (-0.004ns logic, 0.092ns route)
                                                       (-4.5% logic, 104.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/n0521<3>/SR
  Logical resource: system/sram1_if/bist/ERRORCOUNTER_O_0/SR
  Location pin: SLICE_X41Y35.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0" 
TS_xpoint1_clk1_p / 6         PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0" TS_xpoint1_clk1_p / 6
        PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y80.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y80.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X56Y80.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" 
TS_xpoint1_clk1_n /         6 PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1922 paths analyzed, 334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.980ns.
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/timer_16 (SLICE_X69Y91.CE), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_7 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/timer_16 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.873ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.089 - 0.113)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_7 to system/gbt_phase_monitoring/sfp_cdce_pm/timer_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y88.DQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_7
    SLICE_X68Y89.A2      net (fanout=2)        0.854   system/gbt_phase_monitoring/sfp_cdce_pm/timer<7>
    SLICE_X68Y89.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_479_o_INV_1375_o<16>1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_479_o_INV_1375_o<16>2
    SLICE_X68Y88.B1      net (fanout=2)        0.602   system/gbt_phase_monitoring/sfp_cdce_pm/GND_479_o_INV_1375_o<16>1
    SLICE_X68Y88.BMUX    Tilo                  0.205   system/gbt_phase_monitoring/sfp_cdce_pm/done
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_479_o_INV_1375_o_inv1
    SLICE_X69Y91.CE      net (fanout=5)        0.489   system/gbt_phase_monitoring/sfp_cdce_pm/GND_479_o_INV_1375_o_inv
    SLICE_X69Y91.CLK     Tceck                 0.318   system/gbt_phase_monitoring/sfp_cdce_pm/timer<16>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_16
    -------------------------------------------------  ---------------------------
    Total                                      2.873ns (0.928ns logic, 1.945ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_16 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/timer_16 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.749ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_16 to system/gbt_phase_monitoring/sfp_cdce_pm/timer_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y91.AQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/timer<16>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_16
    SLICE_X68Y90.A2      net (fanout=2)        0.599   system/gbt_phase_monitoring/sfp_cdce_pm/timer<16>
    SLICE_X68Y90.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_479_o_INV_1375_o<16>2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_479_o_INV_1375_o<16>3
    SLICE_X68Y88.B2      net (fanout=2)        0.733   system/gbt_phase_monitoring/sfp_cdce_pm/GND_479_o_INV_1375_o<16>2
    SLICE_X68Y88.BMUX    Tilo                  0.205   system/gbt_phase_monitoring/sfp_cdce_pm/done
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_479_o_INV_1375_o_inv1
    SLICE_X69Y91.CE      net (fanout=5)        0.489   system/gbt_phase_monitoring/sfp_cdce_pm/GND_479_o_INV_1375_o_inv
    SLICE_X69Y91.CLK     Tceck                 0.318   system/gbt_phase_monitoring/sfp_cdce_pm/timer<16>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_16
    -------------------------------------------------  ---------------------------
    Total                                      2.749ns (0.928ns logic, 1.821ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_8 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/timer_16 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.626ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.089 - 0.112)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_8 to system/gbt_phase_monitoring/sfp_cdce_pm/timer_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y89.AQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/timer<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_8
    SLICE_X68Y89.A1      net (fanout=2)        0.607   system/gbt_phase_monitoring/sfp_cdce_pm/timer<8>
    SLICE_X68Y89.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_479_o_INV_1375_o<16>1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_479_o_INV_1375_o<16>2
    SLICE_X68Y88.B1      net (fanout=2)        0.602   system/gbt_phase_monitoring/sfp_cdce_pm/GND_479_o_INV_1375_o<16>1
    SLICE_X68Y88.BMUX    Tilo                  0.205   system/gbt_phase_monitoring/sfp_cdce_pm/done
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_479_o_INV_1375_o_inv1
    SLICE_X69Y91.CE      net (fanout=5)        0.489   system/gbt_phase_monitoring/sfp_cdce_pm/GND_479_o_INV_1375_o_inv
    SLICE_X69Y91.CLK     Tceck                 0.318   system/gbt_phase_monitoring/sfp_cdce_pm/timer<16>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_16
    -------------------------------------------------  ---------------------------
    Total                                      2.626ns (0.928ns logic, 1.698ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (SLICE_X69Y82.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/xor_ffd (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.809ns (Levels of Logic = 1)
  Clock Path Skew:      -0.065ns (0.886 - 0.951)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/xor_ffd to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y100.AQ     Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/debug_test_xor_mclk_o
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/xor_ffd
    SLICE_X70Y88.A6      net (fanout=1)        1.343   system/gbt_phase_monitoring/sfp_cdce_pm/debug_test_xor_mclk_o
    SLICE_X70Y88.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X69Y82.CE      net (fanout=4)        0.743   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X69Y82.CLK     Tceck                 0.318   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      2.809ns (0.723ns logic, 2.086ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_16 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.735ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.094 - 0.109)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_16 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y91.AQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/timer<16>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_16
    SLICE_X68Y90.A2      net (fanout=2)        0.599   system/gbt_phase_monitoring/sfp_cdce_pm/timer<16>
    SLICE_X68Y90.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_479_o_INV_1375_o<16>2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_479_o_INV_1375_o<16>3
    SLICE_X70Y88.A3      net (fanout=2)        0.602   system/gbt_phase_monitoring/sfp_cdce_pm/GND_479_o_INV_1375_o<16>2
    SLICE_X70Y88.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X69Y82.CE      net (fanout=4)        0.743   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X69Y82.CLK     Tceck                 0.318   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      2.735ns (0.791ns logic, 1.944ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_7 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.716ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.094 - 0.113)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_7 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y88.DQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_7
    SLICE_X68Y89.A2      net (fanout=2)        0.854   system/gbt_phase_monitoring/sfp_cdce_pm/timer<7>
    SLICE_X68Y89.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_479_o_INV_1375_o<16>1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_479_o_INV_1375_o<16>2
    SLICE_X70Y88.A5      net (fanout=2)        0.328   system/gbt_phase_monitoring/sfp_cdce_pm/GND_479_o_INV_1375_o<16>1
    SLICE_X70Y88.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X69Y82.CE      net (fanout=4)        0.743   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X69Y82.CLK     Tceck                 0.318   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      2.716ns (0.791ns logic, 1.925ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1 (SLICE_X69Y82.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/xor_ffd (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.809ns (Levels of Logic = 1)
  Clock Path Skew:      -0.065ns (0.886 - 0.951)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/xor_ffd to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y100.AQ     Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/debug_test_xor_mclk_o
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/xor_ffd
    SLICE_X70Y88.A6      net (fanout=1)        1.343   system/gbt_phase_monitoring/sfp_cdce_pm/debug_test_xor_mclk_o
    SLICE_X70Y88.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X69Y82.CE      net (fanout=4)        0.743   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X69Y82.CLK     Tceck                 0.318   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      2.809ns (0.723ns logic, 2.086ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_16 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.735ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.094 - 0.109)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_16 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y91.AQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/timer<16>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_16
    SLICE_X68Y90.A2      net (fanout=2)        0.599   system/gbt_phase_monitoring/sfp_cdce_pm/timer<16>
    SLICE_X68Y90.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_479_o_INV_1375_o<16>2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_479_o_INV_1375_o<16>3
    SLICE_X70Y88.A3      net (fanout=2)        0.602   system/gbt_phase_monitoring/sfp_cdce_pm/GND_479_o_INV_1375_o<16>2
    SLICE_X70Y88.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X69Y82.CE      net (fanout=4)        0.743   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X69Y82.CLK     Tceck                 0.318   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      2.735ns (0.791ns logic, 1.944ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_7 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.716ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.094 - 0.113)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_7 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y88.DQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_7
    SLICE_X68Y89.A2      net (fanout=2)        0.854   system/gbt_phase_monitoring/sfp_cdce_pm/timer<7>
    SLICE_X68Y89.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_479_o_INV_1375_o<16>1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_479_o_INV_1375_o<16>2
    SLICE_X70Y88.A5      net (fanout=2)        0.328   system/gbt_phase_monitoring/sfp_cdce_pm/GND_479_o_INV_1375_o<16>1
    SLICE_X70Y88.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X69Y82.CE      net (fanout=4)        0.743   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X69Y82.CLK     Tceck                 0.318   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      2.716ns (0.791ns logic, 1.925ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (SLICE_X68Y82.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.053ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.065ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y82.AQ      Tcko                  0.098   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    SLICE_X68Y82.AI      net (fanout=2)        0.054   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<0>
    SLICE_X68Y82.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.065ns (0.011ns logic, 0.054ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA (SLICE_X68Y83.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.098ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_6 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.110ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_6 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y83.CQ      Tcko                  0.098   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_6
    SLICE_X68Y83.AI      net (fanout=2)        0.099   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<6>
    SLICE_X68Y83.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.110ns (0.011ns logic, 0.099ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC (SLICE_X68Y83.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.101ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.066 - 0.053)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y84.CQ      Tcko                  0.098   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10
    SLICE_X68Y83.CI      net (fanout=4)        0.101   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<10>
    SLICE_X68Y83.CLK     Tdh         (-Th)     0.085   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.013ns logic, 0.101ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y80.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y80.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X56Y80.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160p_dcm = PERIOD 
TIMEGRP         "usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160p_dcm" 
TS_user_clk125_2 /         1.28 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160p_dcm = PERIOD TIMEGRP
        "usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160p_dcm" TS_user_clk125_2 /
        1.28 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.072ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_MMCM_clk160/CLKOUT3
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_MMCM_clk160/CLKOUT3
  Location pin: MMCM_ADV_X0Y1.CLKOUT3
  Clock network: usr/i_MPA_wrapper/i_MPA_top/i_clocks/clk400_dcm
--------------------------------------------------------------------------------
Slack: 1.697ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_MMCM_clk160/CLKOUT0
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_MMCM_clk160/CLKOUT0
  Location pin: MMCM_ADV_X0Y1.CLKOUT0
  Clock network: usr/i_MPA_wrapper/i_MPA_top/i_clocks/clk320_dcm
--------------------------------------------------------------------------------
Slack: 3.250ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.250ns
  Low pulse: 3.125ns
  Low pulse limit: 1.500ns (Tdcmpw_CLKIN_150_200)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_MMCM_clk160/CLKIN2
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_MMCM_clk160/CLKIN2
  Location pin: MMCM_ADV_X0Y1.CLKIN2
  Clock network: usr/i_MPA_wrapper/i_MPA_top/clk160from125
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160p_dcm_0 = 
PERIOD TIMEGRP         "usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160p_dcm_0"     
    TS_user_clk125_2_0 / 1.28 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 834 paths analyzed, 398 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.213ns.
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[3].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl (RAMB36_X5Y36.ADDRBWRADDRL2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_0 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[3].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          6.250ns
  Data Path Delay:      3.090ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.964 - 0.962)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk160from125 rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160from125 rising at 10.250ns
  Clock Uncertainty:    0.125ns

  Clock Uncertainty:          0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.239ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_0 to usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[3].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X59Y186.AQ           Tcko                  0.337   usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_5
                                                             usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_0
    RAMB36_X5Y36.ADDRBWRADDRL2 net (fanout=22)       2.273   usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_0
    RAMB36_X5Y36.CLKBWRCLKL    Trcck_ADDRB           0.480   usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[3].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
                                                             usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[3].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
    -------------------------------------------------------  ---------------------------
    Total                                            3.090ns (0.817ns logic, 2.273ns route)
                                                             (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[3].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl (RAMB36_X5Y36.ADDRBWRADDRU2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_0 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[3].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          6.250ns
  Data Path Delay:      3.090ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.964 - 0.962)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk160from125 rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160from125 rising at 10.250ns
  Clock Uncertainty:    0.125ns

  Clock Uncertainty:          0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.239ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_0 to usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[3].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X59Y186.AQ           Tcko                  0.337   usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_5
                                                             usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_0
    RAMB36_X5Y36.ADDRBWRADDRU2 net (fanout=22)       2.273   usr/i_MPA_wrapper/i_MPA_top/trig_bufB_wa_0
    RAMB36_X5Y36.CLKBWRCLKU    Trcck_ADDRB           0.480   usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[3].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
                                                             usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[3].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
    -------------------------------------------------------  ---------------------------
    Total                                            3.090ns (0.817ns logic, 2.273ns route)
                                                             (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[2].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y36.DIBDI1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/beam_cntrB_9 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[2].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          6.250ns
  Data Path Delay:      3.005ns (Levels of Logic = 0)
  Clock Path Skew:      -0.037ns (1.455 - 1.492)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk160from125 rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160from125 rising at 10.250ns
  Clock Uncertainty:    0.125ns

  Clock Uncertainty:          0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.239ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/beam_cntrB_9 to usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[2].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y186.BQ        Tcko                  0.381   usr/i_MPA_wrapper/i_MPA_top/beam_cntrB<11>
                                                          usr/i_MPA_wrapper/i_MPA_top/beam_cntrB_9
    RAMB36_X1Y36.DIBDI1     net (fanout=2)        1.917   usr/i_MPA_wrapper/i_MPA_top/beam_cntrB<9>
    RAMB36_X1Y36.CLKBWRCLKL Trdck_DIB             0.707   usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[2].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
                                                          usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[2].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         3.005ns (1.088ns logic, 1.917ns route)
                                                          (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160p_dcm_0 = PERIOD TIMEGRP
        "usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160p_dcm_0"
        TS_user_clk125_2_0 / 1.28 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[4].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl (RAMB36_X3Y37.DIBDI1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_MPA_wrapper/i_MPA_top/beam_cntrB_17 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[4].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 0)
  Clock Path Skew:      0.144ns (0.553 - 0.409)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk160from125 rising at 10.250ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160from125 rising at 10.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/beam_cntrB_17 to usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[4].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y188.BQ        Tcko                  0.115   usr/i_MPA_wrapper/i_MPA_top/beam_cntrB<19>
                                                          usr/i_MPA_wrapper/i_MPA_top/beam_cntrB_17
    RAMB36_X3Y37.DIBDI1     net (fanout=2)        0.249   usr/i_MPA_wrapper/i_MPA_top/beam_cntrB<17>
    RAMB36_X3Y37.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[4].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
                                                          usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[4].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.166ns (-0.083ns logic, 0.249ns route)
                                                          (-50.0% logic, 150.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[1].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl (RAMB36_X3Y36.DIBDI2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_MPA_wrapper/i_MPA_top/beam_cntrB_6 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[1].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.168ns (Levels of Logic = 0)
  Clock Path Skew:      0.141ns (0.547 - 0.406)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk160from125 rising at 10.250ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160from125 rising at 10.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/beam_cntrB_6 to usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[1].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y185.CQ        Tcko                  0.115   usr/i_MPA_wrapper/i_MPA_top/beam_cntrB<7>
                                                          usr/i_MPA_wrapper/i_MPA_top/beam_cntrB_6
    RAMB36_X3Y36.DIBDI2     net (fanout=2)        0.251   usr/i_MPA_wrapper/i_MPA_top/beam_cntrB<6>
    RAMB36_X3Y36.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[1].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
                                                          usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[1].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.168ns (-0.083ns logic, 0.251ns route)
                                                          (-49.4% logic, 149.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[1].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl (RAMB36_X3Y36.DIBDI1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.046ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_MPA_wrapper/i_MPA_top/beam_cntrB_5 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[1].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.187ns (Levels of Logic = 0)
  Clock Path Skew:      0.141ns (0.547 - 0.406)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk160from125 rising at 10.250ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160from125 rising at 10.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/beam_cntrB_5 to usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[1].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y185.BQ        Tcko                  0.115   usr/i_MPA_wrapper/i_MPA_top/beam_cntrB<7>
                                                          usr/i_MPA_wrapper/i_MPA_top/beam_cntrB_5
    RAMB36_X3Y36.DIBDI1     net (fanout=2)        0.270   usr/i_MPA_wrapper/i_MPA_top/beam_cntrB<5>
    RAMB36_X3Y36.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[1].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
                                                          usr/i_MPA_wrapper/i_MPA_top/g_trig_buf[1].i_trig_bufB/sdp_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.187ns (-0.083ns logic, 0.270ns route)
                                                          (-44.4% logic, 144.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160p_dcm_0 = PERIOD TIMEGRP
        "usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160p_dcm_0"
        TS_user_clk125_2_0 / 1.28 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.072ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_MMCM_clk160/CLKOUT3
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_MMCM_clk160/CLKOUT3
  Location pin: MMCM_ADV_X0Y1.CLKOUT3
  Clock network: usr/i_MPA_wrapper/i_MPA_top/i_clocks/clk400_dcm
--------------------------------------------------------------------------------
Slack: 1.697ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_MMCM_clk160/CLKOUT0
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_MMCM_clk160/CLKOUT0
  Location pin: MMCM_ADV_X0Y1.CLKOUT0
  Clock network: usr/i_MPA_wrapper/i_MPA_top/i_clocks/clk320_dcm
--------------------------------------------------------------------------------
Slack: 3.250ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.250ns
  Low pulse: 3.125ns
  Low pulse limit: 1.500ns (Tdcmpw_CLKIN_150_200)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_MMCM_clk160/CLKIN2
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_MMCM_clk160/CLKIN2
  Location pin: MMCM_ADV_X0Y1.CLKIN2
  Clock network: usr/i_MPA_wrapper/i_MPA_top/clk160from125
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk400_dcm = PERIOD 
TIMEGRP         "usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk400_dcm"         
TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160p_dcm / 2.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk400_dcm = PERIOD TIMEGRP
        "usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk400_dcm"
        TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160p_dcm / 2.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.278ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[5].i_buf/sdp_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[5].i_buf/sdp_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
  Location pin: RAMB18_X0Y48.WRCLK
  Clock network: usr/i_MPA_wrapper/i_MPA_top/clk400
--------------------------------------------------------------------------------
Slack: 0.278ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[4].i_buf/sdp_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[4].i_buf/sdp_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
  Location pin: RAMB18_X0Y46.WRCLK
  Clock network: usr/i_MPA_wrapper/i_MPA_top/clk400
--------------------------------------------------------------------------------
Slack: 0.278ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[3].i_buf/sdp_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[3].i_buf/sdp_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
  Location pin: RAMB18_X0Y47.CLKBWRCLK
  Clock network: usr/i_MPA_wrapper/i_MPA_top/clk400
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160_PS_dcm = 
PERIOD TIMEGRP         "usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160_PS_dcm"     
    TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160p_dcm HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160_PS_dcm = PERIOD TIMEGRP
        "usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160_PS_dcm"
        TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160p_dcm HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.821ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_clk160_dl_buf/I0
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_clk160_dl_buf/I0
  Location pin: BUFGCTRL_X0Y10.I0
  Clock network: usr/i_MPA_wrapper/i_MPA_top/i_clocks/clk160_PS_dcm
--------------------------------------------------------------------------------
Slack: 5.418ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.250ns
  High pulse: 3.125ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_P_1/SR
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_P_1/SR
  Location pin: SLICE_X0Y131.SR
  Clock network: usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send
--------------------------------------------------------------------------------
Slack: 5.418ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.250ns
  High pulse: 3.125ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_C_1/SR
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_C_1/SR
  Location pin: SLICE_X1Y130.SR
  Clock network: usr/i_MPA_wrapper/i_MPA_top/reset
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk320_dcm = PERIOD 
TIMEGRP         "usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk320_dcm"         
TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160p_dcm / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.400ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk320_dcm = PERIOD TIMEGRP
        "usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk320_dcm"
        TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160p_dcm / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.724ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.125ns
  High pulse: 1.562ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/calstrobe_o<1>/SR
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/calstrobe_o_1/SR
  Location pin: OLOGIC_X1Y137.SR
  Clock network: usr/i_MPA_wrapper/i_MPA_top/reset
--------------------------------------------------------------------------------
Slack: 0.724ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.125ns
  High pulse: 1.562ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/shutter_o<1>/SR
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/shutter_o_1/SR
  Location pin: OLOGIC_X0Y73.SR
  Clock network: usr/i_MPA_wrapper/i_MPA_top/reset
--------------------------------------------------------------------------------
Slack: 1.424ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/start_sync<4>/CLK
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/i_beam_trig_dl/SRL16E/CLK
  Location pin: SLICE_X20Y167.CLK
  Clock network: usr/i_MPA_wrapper/i_MPA_top/clk320
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160_dcm = PERIOD 
TIMEGRP         "usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160_dcm"         
TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160p_dcm HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160_dcm = PERIOD TIMEGRP
        "usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160_dcm"
        TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160p_dcm HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.821ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_clk160_buf/I0
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_clk160_buf/I0
  Location pin: BUFGCTRL_X0Y11.I0
  Clock network: usr/i_MPA_wrapper/i_MPA_top/i_clocks/clk160_dcm
--------------------------------------------------------------------------------
Slack: 4.842ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/clk160_o/CLK
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_clk160_DDR/CK
  Location pin: OLOGIC_X0Y127.CLK
  Clock network: usr/i_MPA_wrapper/i_MPA_top/i_clocks/clk160
--------------------------------------------------------------------------------
Slack: 993.750ns (max period limit - period)
  Period: 6.250ns
  Max period limit: 1000.000ns (1.000MHz) (Tbcper_I)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_clk160_buf/I0
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_clk160_buf/I0
  Location pin: BUFGCTRL_X0Y11.I0
  Clock network: usr/i_MPA_wrapper/i_MPA_top/i_clocks/clk160_dcm
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk400_dcm_0 = 
PERIOD TIMEGRP         "usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk400_dcm_0"      
   TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160p_dcm_0 / 2.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1148 paths analyzed, 758 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.489ns.
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[4].i_strip_rx/shutter_open_q (SLICE_X0Y147.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync_2 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[4].i_strip_rx/shutter_open_q (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.349ns (Levels of Logic = 0)
  Clock Path Skew:      -0.081ns (1.375 - 1.456)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 1.500ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 4.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.093ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync_2 to usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[4].i_strip_rx/shutter_open_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y102.CQ      Tcko                  0.381   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync_2
    SLICE_X0Y147.BX      net (fanout=12)       1.953   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/shutter_openSync<2>
    SLICE_X0Y147.CLK     Tdick                 0.015   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[4].i_strip_rx/shutter_open_q
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[4].i_strip_rx/shutter_open_q
    -------------------------------------------------  ---------------------------
    Total                                      2.349ns (0.396ns logic, 1.953ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[4].i_strip_rx/we (SLICE_X5Y124.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[4].i_strip_rx/ce_data_dl_1 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[4].i_strip_rx/we (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.208ns (Levels of Logic = 0)
  Clock Path Skew:      -0.206ns (1.379 - 1.585)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 1.500ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 4.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.093ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[4].i_strip_rx/ce_data_dl_1 to usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[4].i_strip_rx/we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y164.BQ      Tcko                  0.381   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[4].i_strip_rx/ce_data_dl<1>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[4].i_strip_rx/ce_data_dl_1
    SLICE_X5Y124.AX      net (fanout=2)        1.793   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[4].i_strip_rx/ce_data_dl<1>
    SLICE_X5Y124.CLK     Tdick                 0.034   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/strip_data_we<4>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[4].i_strip_rx/we
    -------------------------------------------------  ---------------------------
    Total                                      2.208ns (0.415ns logic, 1.793ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[2].i_strip_rx/we (SLICE_X5Y91.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[2].i_strip_rx/ce_data_dl_1 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[2].i_strip_rx/we (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.197ns (Levels of Logic = 0)
  Clock Path Skew:      -0.209ns (1.374 - 1.583)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 1.500ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 4.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.093ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[2].i_strip_rx/ce_data_dl_1 to usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[2].i_strip_rx/we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y48.BQ       Tcko                  0.381   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[2].i_strip_rx/ce_data_dl<1>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[2].i_strip_rx/ce_data_dl_1
    SLICE_X5Y91.AX       net (fanout=2)        1.782   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[2].i_strip_rx/ce_data_dl<1>
    SLICE_X5Y91.CLK      Tdick                 0.034   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/strip_data_we<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[2].i_strip_rx/we
    -------------------------------------------------  ---------------------------
    Total                                      2.197ns (0.415ns logic, 1.782ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk400_dcm_0 = PERIOD TIMEGRP
        "usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk400_dcm_0"
        TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160p_dcm_0 / 2.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[2].i_buf/sdp_bl.ramb18_dp_bl.ram18_bl (RAMB18_X0Y36.ADDRBWRADDR8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.031ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_2_6 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[2].i_buf/sdp_bl.ramb18_dp_bl.ram18_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.181ns (Levels of Logic = 0)
  Clock Path Skew:      0.150ns (0.559 - 0.409)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_2_6 to usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[2].i_buf/sdp_bl.ramb18_dp_bl.ram18_bl
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X5Y93.BQ            Tcko                  0.098   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_2<9>
                                                            usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_2_6
    RAMB18_X0Y36.ADDRBWRADDR8 net (fanout=6)        0.180   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/waddr_2<6>
    RAMB18_X0Y36.WRCLK        Trckc_ADDRB (-Th)     0.097   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[2].i_buf/sdp_bl.ramb18_dp_bl.ram18_bl
                                                            usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[2].i_buf/sdp_bl.ramb18_dp_bl.ram18_bl
    ------------------------------------------------------  ---------------------------
    Total                                           0.181ns (0.001ns logic, 0.180ns route)
                                                            (0.6% logic, 99.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[3].i_buf/sdp_bl.ramb18_dp_bl.ram18_bl (RAMB18_X0Y47.DIBDI1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.033ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[3].i_strip_rx/data_out_1 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[3].i_buf/sdp_bl.ramb18_dp_bl.ram18_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.195ns (Levels of Logic = 0)
  Clock Path Skew:      0.162ns (0.775 - 0.613)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[3].i_strip_rx/data_out_1 to usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[3].i_buf/sdp_bl.ramb18_dp_bl.ram18_bl
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X2Y124.BQ        Tcko                  0.098   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/strip_data_in<15>
                                                         usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[3].i_strip_rx/data_out_1
    RAMB18_X0Y47.DIBDI1    net (fanout=1)        0.295   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/strip_data_in<13>
    RAMB18_X0Y47.CLKBWRCLK Trckd_DIB   (-Th)     0.198   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[3].i_buf/sdp_bl.ramb18_dp_bl.ram18_bl
                                                         usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[3].i_buf/sdp_bl.ramb18_dp_bl.ram18_bl
    ---------------------------------------------------  ---------------------------
    Total                                        0.195ns (-0.100ns logic, 0.295ns route)
                                                         (-51.3% logic, 151.3% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[3].i_buf/sdp_bl.ramb18_dp_bl.ram18_bl (RAMB18_X0Y47.DIBDI2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[3].i_strip_rx/data_out_2 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[3].i_buf/sdp_bl.ramb18_dp_bl.ram18_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.196ns (Levels of Logic = 0)
  Clock Path Skew:      0.162ns (0.775 - 0.613)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk400 rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[3].i_strip_rx/data_out_2 to usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[3].i_buf/sdp_bl.ramb18_dp_bl.ram18_bl
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X2Y124.CQ        Tcko                  0.098   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/strip_data_in<15>
                                                         usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[3].i_strip_rx/data_out_2
    RAMB18_X0Y47.DIBDI2    net (fanout=1)        0.296   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/strip_data_in<14>
    RAMB18_X0Y47.CLKBWRCLK Trckd_DIB   (-Th)     0.198   usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[3].i_buf/sdp_bl.ramb18_dp_bl.ram18_bl
                                                         usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[3].i_buf/sdp_bl.ramb18_dp_bl.ram18_bl
    ---------------------------------------------------  ---------------------------
    Total                                        0.196ns (-0.100ns logic, 0.296ns route)
                                                         (-51.0% logic, 151.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk400_dcm_0 = PERIOD TIMEGRP
        "usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk400_dcm_0"
        TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160p_dcm_0 / 2.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.278ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[5].i_buf/sdp_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[5].i_buf/sdp_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
  Location pin: RAMB18_X0Y48.WRCLK
  Clock network: usr/i_MPA_wrapper/i_MPA_top/clk400
--------------------------------------------------------------------------------
Slack: 0.278ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[4].i_buf/sdp_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[4].i_buf/sdp_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
  Location pin: RAMB18_X0Y46.WRCLK
  Clock network: usr/i_MPA_wrapper/i_MPA_top/clk400
--------------------------------------------------------------------------------
Slack: 0.278ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[3].i_buf/sdp_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_strip_in/g_strip_rx[3].i_buf/sdp_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
  Location pin: RAMB18_X0Y47.CLKBWRCLK
  Clock network: usr/i_MPA_wrapper/i_MPA_top/clk400
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160_PS_dcm_0 = 
PERIOD TIMEGRP         "usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160_PS_dcm_0"   
      TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160p_dcm_0 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 136 paths analyzed, 110 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.786ns.
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_2 (SLICE_X2Y130.CE), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_P_2 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_2 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.701ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.090 - 0.109)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 10.250ns
  Clock Uncertainty:    0.066ns

  Clock Uncertainty:          0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.111ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_P_2 to usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y131.AMUX    Tshcko                0.422   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_0_P_0
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_P_2
    SLICE_X2Y130.C2      net (fanout=1)        0.585   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_P_2
    SLICE_X2Y130.CMUX    Tilo                  0.191   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_21
    SLICE_X2Y130.B2      net (fanout=4)        0.731   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync<2>
    SLICE_X2Y130.B       Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/_n0220_inv1
    SLICE_X2Y130.CE      net (fanout=2)        0.386   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/_n0220_inv
    SLICE_X2Y130.CLK     Tceck                 0.318   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      2.701ns (0.999ns logic, 1.702ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_C_2 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_2 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.367ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.090 - 0.111)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 10.250ns
  Clock Uncertainty:    0.066ns

  Clock Uncertainty:          0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.111ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_C_2 to usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y130.AQ      Tcko                  0.337   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_C_2
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_C_2
    SLICE_X2Y130.C3      net (fanout=1)        0.348   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_C_2
    SLICE_X2Y130.CMUX    Tilo                  0.179   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_21
    SLICE_X2Y130.B2      net (fanout=4)        0.731   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync<2>
    SLICE_X2Y130.B       Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/_n0220_inv1
    SLICE_X2Y130.CE      net (fanout=2)        0.386   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/_n0220_inv
    SLICE_X2Y130.CLK     Tceck                 0.318   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      2.367ns (0.902ns logic, 1.465ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_C_1 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_2 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.058ns (Levels of Logic = 2)
  Clock Path Skew:      -0.060ns (0.895 - 0.955)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 10.250ns
  Clock Uncertainty:    0.066ns

  Clock Uncertainty:          0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.111ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_C_1 to usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y130.AQ      Tcko                  0.337   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_C_1
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_C_1
    SLICE_X2Y130.C4      net (fanout=1)        0.404   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_C_1
    SLICE_X2Y130.C       Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_11
    SLICE_X2Y130.B3      net (fanout=6)        0.477   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync<1>
    SLICE_X2Y130.B       Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/_n0220_inv1
    SLICE_X2Y130.CE      net (fanout=2)        0.386   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/_n0220_inv
    SLICE_X2Y130.CLK     Tceck                 0.318   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      2.058ns (0.791ns logic, 1.267ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_0 (SLICE_X3Y131.CE), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_P_2 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.563ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.089 - 0.109)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 10.250ns
  Clock Uncertainty:    0.066ns

  Clock Uncertainty:          0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.111ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_P_2 to usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y131.AMUX    Tshcko                0.422   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_0_P_0
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_P_2
    SLICE_X2Y130.C2      net (fanout=1)        0.585   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_P_2
    SLICE_X2Y130.CMUX    Tilo                  0.191   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_21
    SLICE_X2Y130.B2      net (fanout=4)        0.731   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync<2>
    SLICE_X2Y130.B       Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/_n0220_inv1
    SLICE_X3Y131.CE      net (fanout=2)        0.248   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/_n0220_inv
    SLICE_X3Y131.CLK     Tceck                 0.318   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt<1>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      2.563ns (0.999ns logic, 1.564ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_C_2 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.229ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.089 - 0.111)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 10.250ns
  Clock Uncertainty:    0.066ns

  Clock Uncertainty:          0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.111ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_C_2 to usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y130.AQ      Tcko                  0.337   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_C_2
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_C_2
    SLICE_X2Y130.C3      net (fanout=1)        0.348   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_C_2
    SLICE_X2Y130.CMUX    Tilo                  0.179   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_21
    SLICE_X2Y130.B2      net (fanout=4)        0.731   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync<2>
    SLICE_X2Y130.B       Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/_n0220_inv1
    SLICE_X3Y131.CE      net (fanout=2)        0.248   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/_n0220_inv
    SLICE_X3Y131.CLK     Tceck                 0.318   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt<1>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      2.229ns (0.902ns logic, 1.327ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_C_1 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      1.920ns (Levels of Logic = 2)
  Clock Path Skew:      -0.061ns (0.894 - 0.955)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 10.250ns
  Clock Uncertainty:    0.066ns

  Clock Uncertainty:          0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.111ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_C_1 to usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y130.AQ      Tcko                  0.337   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_C_1
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_C_1
    SLICE_X2Y130.C4      net (fanout=1)        0.404   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_C_1
    SLICE_X2Y130.C       Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_11
    SLICE_X2Y130.B3      net (fanout=6)        0.477   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync<1>
    SLICE_X2Y130.B       Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/_n0220_inv1
    SLICE_X3Y131.CE      net (fanout=2)        0.248   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/_n0220_inv
    SLICE_X3Y131.CLK     Tceck                 0.318   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt<1>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      1.920ns (0.791ns logic, 1.129ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_1 (SLICE_X3Y131.CE), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_P_2 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_1 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.563ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.089 - 0.109)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 10.250ns
  Clock Uncertainty:    0.066ns

  Clock Uncertainty:          0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.111ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_P_2 to usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y131.AMUX    Tshcko                0.422   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_0_P_0
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_P_2
    SLICE_X2Y130.C2      net (fanout=1)        0.585   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_P_2
    SLICE_X2Y130.CMUX    Tilo                  0.191   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_21
    SLICE_X2Y130.B2      net (fanout=4)        0.731   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync<2>
    SLICE_X2Y130.B       Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/_n0220_inv1
    SLICE_X3Y131.CE      net (fanout=2)        0.248   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/_n0220_inv
    SLICE_X3Y131.CLK     Tceck                 0.318   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt<1>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      2.563ns (0.999ns logic, 1.564ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_C_2 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_1 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.229ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.089 - 0.111)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 10.250ns
  Clock Uncertainty:    0.066ns

  Clock Uncertainty:          0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.111ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_C_2 to usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y130.AQ      Tcko                  0.337   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_C_2
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_C_2
    SLICE_X2Y130.C3      net (fanout=1)        0.348   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_2_C_2
    SLICE_X2Y130.CMUX    Tilo                  0.179   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_21
    SLICE_X2Y130.B2      net (fanout=4)        0.731   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync<2>
    SLICE_X2Y130.B       Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/_n0220_inv1
    SLICE_X3Y131.CE      net (fanout=2)        0.248   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/_n0220_inv
    SLICE_X3Y131.CLK     Tceck                 0.318   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt<1>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      2.229ns (0.902ns logic, 1.327ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_C_1 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_1 (FF)
  Requirement:          6.250ns
  Data Path Delay:      1.920ns (Levels of Logic = 2)
  Clock Path Skew:      -0.061ns (0.894 - 0.955)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 10.250ns
  Clock Uncertainty:    0.066ns

  Clock Uncertainty:          0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.111ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_C_1 to usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y130.AQ      Tcko                  0.337   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_C_1
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_C_1
    SLICE_X2Y130.C4      net (fanout=1)        0.404   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_C_1
    SLICE_X2Y130.C       Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_11
    SLICE_X2Y130.B3      net (fanout=6)        0.477   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync<1>
    SLICE_X2Y130.B       Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt<2>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/_n0220_inv1
    SLICE_X3Y131.CE      net (fanout=2)        0.248   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/_n0220_inv
    SLICE_X3Y131.CLK     Tceck                 0.318   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt<1>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/nibble_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      1.920ns (0.791ns logic, 1.129ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160_PS_dcm_0 = PERIOD TIMEGRP
        "usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160_PS_dcm_0"
        TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160p_dcm_0 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_strobe_out_o_0 (SLICE_X0Y120.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.070ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_strobe_out_0 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_strobe_out_o_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.105ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.451 - 0.416)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 10.250ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 10.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_strobe_out_0 to usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_strobe_out_o_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y120.AQ      Tcko                  0.098   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_strobe_out<4>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_strobe_out_0
    SLICE_X0Y120.AX      net (fanout=1)        0.096   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_strobe_out<0>
    SLICE_X0Y120.CLK     Tckdi       (-Th)     0.089   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_strobe_out_o<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_strobe_out_o_0
    -------------------------------------------------  ---------------------------
    Total                                      0.105ns (0.009ns logic, 0.096ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_strobe_out_o_1 (SLICE_X0Y120.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_strobe_out_1 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_strobe_out_o_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.451 - 0.416)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 10.250ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 10.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_strobe_out_1 to usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_strobe_out_o_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y120.AMUX    Tshcko                0.130   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_strobe_out<4>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_strobe_out_1
    SLICE_X0Y120.BX      net (fanout=1)        0.096   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_strobe_out<1>
    SLICE_X0Y120.CLK     Tckdi       (-Th)     0.089   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_strobe_out_o<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/strip_strobe_out_o_1
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (0.041ns logic, 0.096ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_P_1 (SLICE_X0Y131.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_0_P_0 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_P_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.136ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.446 - 0.412)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 10.250ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk160_PS rising at 10.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_0_P_0 to usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_P_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y131.AQ      Tcko                  0.098   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_0_P_0
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_0_P_0
    SLICE_X0Y131.A5      net (fanout=1)        0.114   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_0_P_0
    SLICE_X0Y131.CLK     Tah         (-Th)     0.076   usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_P_1
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_01
                                                       usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_P_1
    -------------------------------------------------  ---------------------------
    Total                                      0.136ns (0.022ns logic, 0.114ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160_PS_dcm_0 = PERIOD TIMEGRP
        "usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160_PS_dcm_0"
        TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160p_dcm_0 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.821ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_clk160_dl_buf/I0
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_clk160_dl_buf/I0
  Location pin: BUFGCTRL_X0Y10.I0
  Clock network: usr/i_MPA_wrapper/i_MPA_top/i_clocks/clk160_PS_dcm
--------------------------------------------------------------------------------
Slack: 5.418ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.250ns
  High pulse: 3.125ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_P_1/SR
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_P_1/SR
  Location pin: SLICE_X0Y131.SR
  Clock network: usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send
--------------------------------------------------------------------------------
Slack: 5.418ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.250ns
  High pulse: 3.125ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_C_1/SR
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_strip_out/start_send_sync_1_C_1/SR
  Location pin: SLICE_X1Y130.SR
  Clock network: usr/i_MPA_wrapper/i_MPA_top/reset
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk320_dcm_0 = 
PERIOD TIMEGRP         "usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk320_dcm_0"      
   TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160p_dcm_0 / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2277 paths analyzed, 486 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.065ns.
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_acquisition/shutter_o_0 (SLICE_X8Y108.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_acquisition/shutter (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_acquisition/shutter_o_0 (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.811ns (Levels of Logic = 0)
  Clock Path Skew:      -0.194ns (1.366 - 1.560)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 0.875ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 4.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.097ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/shutter to usr/i_MPA_wrapper/i_MPA_top/i_acquisition/shutter_o_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y166.AQ     Tcko                  0.381   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_del<11>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/shutter
    SLICE_X8Y108.CX      net (fanout=51)       2.415   usr/shutter_open
    SLICE_X8Y108.CLK     Tdick                 0.015   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/shutter_o<0>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/shutter_o_0
    -------------------------------------------------  ---------------------------
    Total                                      2.811ns (0.396ns logic, 2.415ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_24 (SLICE_X27Y182.A3), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_acquisition/shutter (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_24 (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.904ns (Levels of Logic = 2)
  Clock Path Skew:      -0.056ns (0.878 - 0.934)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 0.875ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 4.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.097ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/shutter to usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y166.AQ     Tcko                  0.381   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_del<11>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/shutter
    SLICE_X24Y176.B4     net (fanout=51)       1.325   usr/shutter_open
    SLICE_X24Y176.B      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr<7>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/mux25111
    SLICE_X27Y182.A3     net (fanout=28)       1.057   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/mux2511
    SLICE_X27Y182.CLK    Tas                   0.073   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr<27>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/mux1611
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_24
    -------------------------------------------------  ---------------------------
    Total                                      2.904ns (0.522ns logic, 2.382ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_0 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_24 (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.603ns (Levels of Logic = 2)
  Clock Path Skew:      -0.066ns (0.878 - 0.944)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 0.875ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 4.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.097ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_0 to usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y168.AQ     Tcko                  0.381   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr<4>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_0
    SLICE_X24Y176.B2     net (fanout=6)        1.024   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr<0>
    SLICE_X24Y176.B      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr<7>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/mux25111
    SLICE_X27Y182.A3     net (fanout=28)       1.057   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/mux2511
    SLICE_X27Y182.CLK    Tas                   0.073   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr<27>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/mux1611
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_24
    -------------------------------------------------  ---------------------------
    Total                                      2.603ns (0.522ns logic, 2.081ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_2 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_24 (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.476ns (Levels of Logic = 2)
  Clock Path Skew:      -0.066ns (0.878 - 0.944)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 0.875ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 4.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.097ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_2 to usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y168.BQ     Tcko                  0.381   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr<4>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_2
    SLICE_X24Y176.B1     net (fanout=5)        0.897   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr<2>
    SLICE_X24Y176.B      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr<7>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/mux25111
    SLICE_X27Y182.A3     net (fanout=28)       1.057   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/mux2511
    SLICE_X27Y182.CLK    Tas                   0.073   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr<27>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/mux1611
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_24
    -------------------------------------------------  ---------------------------
    Total                                      2.476ns (0.522ns logic, 1.954ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_27 (SLICE_X27Y182.D3), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_acquisition/shutter (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_27 (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.891ns (Levels of Logic = 2)
  Clock Path Skew:      -0.056ns (0.878 - 0.934)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 0.875ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 4.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.097ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/shutter to usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y166.AQ     Tcko                  0.381   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/cnt_del<11>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/shutter
    SLICE_X24Y176.B4     net (fanout=51)       1.325   usr/shutter_open
    SLICE_X24Y176.B      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr<7>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/mux25111
    SLICE_X27Y182.D3     net (fanout=28)       1.047   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/mux2511
    SLICE_X27Y182.CLK    Tas                   0.070   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr<27>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/mux1911
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_27
    -------------------------------------------------  ---------------------------
    Total                                      2.891ns (0.519ns logic, 2.372ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_0 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_27 (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.590ns (Levels of Logic = 2)
  Clock Path Skew:      -0.066ns (0.878 - 0.944)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 0.875ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 4.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.097ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_0 to usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y168.AQ     Tcko                  0.381   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr<4>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_0
    SLICE_X24Y176.B2     net (fanout=6)        1.024   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr<0>
    SLICE_X24Y176.B      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr<7>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/mux25111
    SLICE_X27Y182.D3     net (fanout=28)       1.047   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/mux2511
    SLICE_X27Y182.CLK    Tas                   0.070   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr<27>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/mux1911
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_27
    -------------------------------------------------  ---------------------------
    Total                                      2.590ns (0.519ns logic, 2.071ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_2 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_27 (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.463ns (Levels of Logic = 2)
  Clock Path Skew:      -0.066ns (0.878 - 0.944)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 0.875ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 4.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.097ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_2 to usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y168.BQ     Tcko                  0.381   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr<4>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_2
    SLICE_X24Y176.B1     net (fanout=5)        0.897   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr<2>
    SLICE_X24Y176.B      Tilo                  0.068   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr<7>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/mux25111
    SLICE_X27Y182.D3     net (fanout=28)       1.047   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/mux2511
    SLICE_X27Y182.CLK    Tas                   0.070   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr<27>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/mux1911
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_27
    -------------------------------------------------  ---------------------------
    Total                                      2.463ns (0.519ns logic, 1.944ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk320_dcm_0 = PERIOD TIMEGRP
        "usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk320_dcm_0"
        TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160p_dcm_0 / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_1 (SLICE_X24Y168.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_0 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.102ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_0 to usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y168.AQ     Tcko                  0.115   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr<4>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_0
    SLICE_X24Y168.A5     net (fanout=6)        0.088   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr<0>
    SLICE_X24Y168.CLK    Tah         (-Th)     0.101   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr<4>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/mux11111
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.102ns (0.014ns logic, 0.088ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_14 (SLICE_X25Y179.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_14 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_14 to usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y179.CQ     Tcko                  0.098   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr<15>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_14
    SLICE_X25Y179.C5     net (fanout=3)        0.066   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr<14>
    SLICE_X25Y179.CLK    Tah         (-Th)     0.056   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr<15>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/mux511
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/time_cntr_14
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_MPA_wrapper/i_MPA_top/i_acquisition/start_sync_4 (SLICE_X20Y167.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_MPA_wrapper/i_MPA_top/i_acquisition/start_sync_2 (FF)
  Destination:          usr/i_MPA_wrapper/i_MPA_top/i_acquisition/start_sync_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.141ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (0.430 - 0.398)
  Source Clock:         usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 4.000ns
  Destination Clock:    usr/i_MPA_wrapper/i_MPA_top/clk320 rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/start_sync_2 to usr/i_MPA_wrapper/i_MPA_top/i_acquisition/start_sync_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y167.CQ     Tcko                  0.098   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/start_sync<3>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/start_sync_2
    SLICE_X20Y167.B5     net (fanout=2)        0.120   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/start_sync<2>
    SLICE_X20Y167.CLK    Tah         (-Th)     0.077   usr/i_MPA_wrapper/i_MPA_top/i_acquisition/start_sync<4>
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/start_sync[3]_start_sync[2]_AND_1031_o1
                                                       usr/i_MPA_wrapper/i_MPA_top/i_acquisition/start_sync_4
    -------------------------------------------------  ---------------------------
    Total                                      0.141ns (0.021ns logic, 0.120ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk320_dcm_0 = PERIOD TIMEGRP
        "usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk320_dcm_0"
        TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160p_dcm_0 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.724ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.125ns
  High pulse: 1.562ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/calstrobe_o<1>/SR
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/calstrobe_o_1/SR
  Location pin: OLOGIC_X1Y137.SR
  Clock network: usr/i_MPA_wrapper/i_MPA_top/reset
--------------------------------------------------------------------------------
Slack: 0.724ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.125ns
  High pulse: 1.562ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/shutter_o<1>/SR
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/shutter_o_1/SR
  Location pin: OLOGIC_X0Y73.SR
  Clock network: usr/i_MPA_wrapper/i_MPA_top/reset
--------------------------------------------------------------------------------
Slack: 1.424ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/start_sync<4>/CLK
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_acquisition/i_beam_trig_dl/SRL16E/CLK
  Location pin: SLICE_X20Y167.CLK
  Clock network: usr/i_MPA_wrapper/i_MPA_top/clk320
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160_dcm_0 = 
PERIOD TIMEGRP         "usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160_dcm_0"      
   TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160p_dcm_0 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160_dcm_0 = PERIOD TIMEGRP
        "usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160_dcm_0"
        TS_usr_i_MPA_wrapper_i_MPA_top_i_clocks_clk160p_dcm_0 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.821ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_clk160_buf/I0
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_clk160_buf/I0
  Location pin: BUFGCTRL_X0Y11.I0
  Clock network: usr/i_MPA_wrapper/i_MPA_top/i_clocks/clk160_dcm
--------------------------------------------------------------------------------
Slack: 4.842ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/clk160_o/CLK
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_clk160_DDR/CK
  Location pin: OLOGIC_X0Y127.CLK
  Clock network: usr/i_MPA_wrapper/i_MPA_top/i_clocks/clk160
--------------------------------------------------------------------------------
Slack: 993.750ns (max period limit - period)
  Period: 6.250ns
  Max period limit: 1000.000ns (1.000MHz) (Tbcper_I)
  Physical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_clk160_buf/I0
  Logical resource: usr/i_MPA_wrapper/i_MPA_top/i_clocks/i_clk160_buf/I0
  Location pin: BUFGCTRL_X0Y11.I0
  Clock network: usr/i_MPA_wrapper/i_MPA_top/i_clocks/clk160_dcm
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk125_2_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk125_2_p                  |      8.000ns|      4.000ns|      7.965ns|            0|            0|            0|      1084676|
| TS_clk125_2_n                 |      8.000ns|      5.717ns|      7.965ns|            0|            0|         2456|      1082220|
|  TS_system_glib_pll_clkout_31_|     32.000ns|     13.705ns|          N/A|            0|            0|       140533|            0|
|  25_c_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     24.447ns|          N/A|            0|            0|       835480|            0|
|  25_a_0                       |             |             |             |             |             |             |             |
|  TS_user_clk125_2_0           |      8.000ns|      7.895ns|      7.965ns|            0|            0|         1744|         4395|
|   TS_usr_i_MPA_wrapper_i_MPA_t|      6.250ns|      3.213ns|      6.223ns|            0|            0|          834|         3561|
|   op_i_clocks_clk160p_dcm_0   |             |             |             |             |             |             |             |
|    TS_usr_i_MPA_wrapper_i_MPA_|      2.500ns|      2.489ns|          N/A|            0|            0|         1148|            0|
|    top_i_clocks_clk400_dcm_0  |             |             |             |             |             |             |             |
|    TS_usr_i_MPA_wrapper_i_MPA_|      6.250ns|      2.786ns|          N/A|            0|            0|          136|            0|
|    top_i_clocks_clk160_PS_dcm_|             |             |             |             |             |             |             |
|    0                          |             |             |             |             |             |             |             |
|    TS_usr_i_MPA_wrapper_i_MPA_|      3.125ns|      3.065ns|          N/A|            0|            0|         2277|            0|
|    top_i_clocks_clk320_dcm_0  |             |             |             |             |             |             |             |
|    TS_usr_i_MPA_wrapper_i_MPA_|      6.250ns|      1.429ns|          N/A|            0|            0|            0|            0|
|    top_i_clocks_clk160_dcm_0  |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     15.047ns|          N/A|            0|            0|       100068|            0|
|  25_b_0                       |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_c                           |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      2.400ns|          N/A|            0|            0|            0|            0|
| 5_a                           |             |             |             |             |             |             |             |
| TS_user_clk125_2              |      8.000ns|      4.000ns|      7.110ns|            0|            0|            0|            0|
|  TS_usr_i_MPA_wrapper_i_MPA_to|      6.250ns|      3.000ns|      5.555ns|            0|            0|            0|            0|
|  p_i_clocks_clk160p_dcm       |             |             |             |             |             |             |             |
|   TS_usr_i_MPA_wrapper_i_MPA_t|      2.500ns|      2.222ns|          N/A|            0|            0|            0|            0|
|   op_i_clocks_clk400_dcm      |             |             |             |             |             |             |             |
|   TS_usr_i_MPA_wrapper_i_MPA_t|      6.250ns|      1.429ns|          N/A|            0|            0|            0|            0|
|   op_i_clocks_clk160_PS_dcm   |             |             |             |             |             |             |             |
|   TS_usr_i_MPA_wrapper_i_MPA_t|      3.125ns|      2.400ns|          N/A|            0|            0|            0|            0|
|   op_i_clocks_clk320_dcm      |             |             |             |             |             |             |             |
|   TS_usr_i_MPA_wrapper_i_MPA_t|      6.250ns|      1.429ns|          N/A|            0|            0|            0|            0|
|   op_i_clocks_clk160_dcm      |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_b                           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk1_p              |     25.000ns|     10.000ns|     17.880ns|            0|            0|            0|         2643|
| TS_xpoint1_clk1_n             |     25.000ns|     10.000ns|     17.880ns|            0|            0|          721|         1922|
|  TS_system_gbt_phase_monitorin|      4.167ns|      2.980ns|          N/A|            0|            0|         1922|            0|
|  g_ttclk_pll_clkout0_0        |             |             |             |             |             |             |             |
| TS_system_gbt_phase_monitoring|      4.167ns|      2.000ns|          N/A|            0|            0|            0|            0|
| _ttclk_pll_clkout0            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk125_2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   24.447|         |         |         |
clk125_2_p     |   24.447|         |         |         |
fmc2_la_n<0>   |   12.446|    5.339|         |         |
fmc2_la_p<0>   |   12.446|    5.339|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   24.447|         |         |         |
clk125_2_p     |   24.447|         |         |         |
fmc2_la_n<0>   |   12.446|    5.339|         |         |
fmc2_la_p<0>   |   12.446|    5.339|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fmc2_la_n<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   11.884|         |         |         |
clk125_2_p     |   11.884|         |         |         |
fmc2_la_n<0>   |    3.695|    5.339|    1.969|    4.270|
fmc2_la_p<0>   |    3.695|    5.339|    1.969|    4.270|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fmc2_la_p<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   11.884|         |         |         |
clk125_2_p     |   11.884|         |         |         |
fmc2_la_n<0>   |    3.695|    5.339|    1.969|    4.270|
fmc2_la_p<0>   |    3.695|    5.339|    1.969|    4.270|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    3.563|         |         |         |
xpoint1_clk1_p |    3.563|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    3.563|         |         |         |
xpoint1_clk1_p |    3.563|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1212502 paths, 0 nets, and 61857 connections

Design statistics:
   Minimum period:  24.447ns{1}   (Maximum frequency:  40.905MHz)
   Maximum path delay from/to any node:  14.601ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jun 10 18:14:00 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 945 MB



