

================================================================
== Vivado HLS Report for 'doHistStretch'
================================================================
* Date:           Tue Jun 21 00:24:26 2016

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        image_contrast_adj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.13|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  262177|  262177|  262178|  262178|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |  262169|  262169|        27|          1|          1|  262144|    yes   |
        +----------+--------+--------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 27


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 35
* Pipeline: 1
  Pipeline-0: II = 1, D = 27, States = { 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	35  / (exitcond)
	9  / (!exitcond)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	8  / true
35 --> 
* FSM state operations: 

 <State 1>: 1.00ns
ST_1: xMax_read [1/1] 1.00ns
:17  %xMax_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %xMax)

ST_1: xMin_read [1/1] 1.00ns
:18  %xMin_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %xMin)


 <State 2>: 8.13ns
ST_2: tmp_cast [1/1] 0.00ns
:22  %tmp_cast = zext i8 %xMin_read to i9

ST_2: tmp_cast_6 [1/1] 0.00ns
:24  %tmp_cast_6 = zext i8 %xMax_read to i9

ST_2: tmp_1 [1/1] 1.72ns
:26  %tmp_1 = sub i9 %tmp_cast_6, %tmp_cast

ST_2: xMax_minus_xMin6 [1/1] 0.00ns
:27  %xMax_minus_xMin6 = sext i9 %tmp_1 to i32

ST_2: xMax_minus_xMin [6/6] 6.41ns
:28  %xMax_minus_xMin = sitofp i32 %xMax_minus_xMin6 to float


 <State 3>: 6.41ns
ST_3: xMax_minus_xMin [5/6] 6.41ns
:28  %xMax_minus_xMin = sitofp i32 %xMax_minus_xMin6 to float


 <State 4>: 6.41ns
ST_4: xMax_minus_xMin [4/6] 6.41ns
:28  %xMax_minus_xMin = sitofp i32 %xMax_minus_xMin6 to float


 <State 5>: 6.41ns
ST_5: xMax_minus_xMin [3/6] 6.41ns
:28  %xMax_minus_xMin = sitofp i32 %xMax_minus_xMin6 to float


 <State 6>: 6.41ns
ST_6: xMax_minus_xMin [2/6] 6.41ns
:28  %xMax_minus_xMin = sitofp i32 %xMax_minus_xMin6 to float


 <State 7>: 6.41ns
ST_7: stg_47 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i8* %inStream_V_data_V), !map !40

ST_7: stg_48 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_keep_V), !map !46

ST_7: stg_49 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_strb_V), !map !50

ST_7: stg_50 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i2* %inStream_V_user_V), !map !54

ST_7: stg_51 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_last_V), !map !58

ST_7: stg_52 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i5* %inStream_V_id_V), !map !62

ST_7: stg_53 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i6* %inStream_V_dest_V), !map !66

ST_7: stg_54 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i8* %outStream_V_data_V), !map !70

ST_7: stg_55 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_keep_V), !map !74

ST_7: stg_56 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_strb_V), !map !78

ST_7: stg_57 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i2* %outStream_V_user_V), !map !82

ST_7: stg_58 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_last_V), !map !86

ST_7: stg_59 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(i5* %outStream_V_id_V), !map !90

ST_7: stg_60 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(i6* %outStream_V_dest_V), !map !94

ST_7: stg_61 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap(i8 %xMin), !map !98

ST_7: stg_62 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecBitsMap(i8 %xMax), !map !104

ST_7: stg_63 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @doHistStretch_str) nounwind

ST_7: stg_64 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecInterface(i8* %inStream_V_data_V, i1* %inStream_V_keep_V, i1* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_7: stg_65 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecInterface(i8* %outStream_V_data_V, i1* %outStream_V_keep_V, i1* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_7: stg_66 [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_7: stg_67 [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecInterface(i8 %xMin, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_7: stg_68 [1/1] 0.00ns
:25  call void (...)* @_ssdm_op_SpecInterface(i8 %xMax, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_7: xMax_minus_xMin [1/6] 6.41ns
:28  %xMax_minus_xMin = sitofp i32 %xMax_minus_xMin6 to float

ST_7: stg_70 [1/1] 1.57ns
:29  br label %1


 <State 8>: 8.13ns
ST_8: idxPixel [1/1] 0.00ns
:0  %idxPixel = phi i19 [ 0, %0 ], [ %idxPixel_1, %_ifconv ]

ST_8: exitcond [1/1] 2.33ns
:1  %exitcond = icmp eq i19 %idxPixel, -262144

ST_8: idxPixel_1 [1/1] 2.08ns
:2  %idxPixel_1 = add i19 %idxPixel, 1

ST_8: stg_74 [1/1] 0.00ns
:3  br i1 %exitcond, label %2, label %_ifconv

ST_8: empty_7 [1/1] 0.00ns
_ifconv:3  %empty_7 = call { i8, i1, i1, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %inStream_V_data_V, i1* %inStream_V_keep_V, i1* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_8: tmp_data_V_1 [1/1] 0.00ns (grouped into LUT with out node tmp_4)
_ifconv:4  %tmp_data_V_1 = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_7, 0

ST_8: tmp_keep_V [1/1] 0.00ns
_ifconv:5  %tmp_keep_V = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_7, 1

ST_8: tmp_strb_V [1/1] 0.00ns
_ifconv:6  %tmp_strb_V = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_7, 2

ST_8: tmp_user_V [1/1] 0.00ns
_ifconv:7  %tmp_user_V = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_7, 3

ST_8: tmp_last_V [1/1] 0.00ns
_ifconv:8  %tmp_last_V = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_7, 4

ST_8: tmp_id_V [1/1] 0.00ns
_ifconv:9  %tmp_id_V = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_7, 5

ST_8: tmp_dest_V [1/1] 0.00ns
_ifconv:10  %tmp_dest_V = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_7, 6

ST_8: tmp_3_cast [1/1] 0.00ns (grouped into LUT with out node tmp_4)
_ifconv:11  %tmp_3_cast = zext i8 %tmp_data_V_1 to i9

ST_8: tmp_4 [1/1] 1.72ns (out node of the LUT)
_ifconv:12  %tmp_4 = sub i9 %tmp_3_cast, %tmp_cast

ST_8: tmp_s [1/1] 0.00ns
_ifconv:13  %tmp_s = sext i9 %tmp_4 to i32

ST_8: tmp_5 [6/6] 6.41ns
_ifconv:14  %tmp_5 = sitofp i32 %tmp_s to float


 <State 9>: 6.41ns
ST_9: tmp_5 [5/6] 6.41ns
_ifconv:14  %tmp_5 = sitofp i32 %tmp_s to float


 <State 10>: 6.41ns
ST_10: tmp_5 [4/6] 6.41ns
_ifconv:14  %tmp_5 = sitofp i32 %tmp_s to float


 <State 11>: 6.41ns
ST_11: tmp_5 [3/6] 6.41ns
_ifconv:14  %tmp_5 = sitofp i32 %tmp_s to float


 <State 12>: 6.41ns
ST_12: tmp_5 [2/6] 6.41ns
_ifconv:14  %tmp_5 = sitofp i32 %tmp_s to float


 <State 13>: 6.41ns
ST_13: tmp_5 [1/6] 6.41ns
_ifconv:14  %tmp_5 = sitofp i32 %tmp_s to float


 <State 14>: 6.08ns
ST_14: tmp_6 [16/16] 6.08ns
_ifconv:15  %tmp_6 = fdiv float %tmp_5, %xMax_minus_xMin


 <State 15>: 6.08ns
ST_15: tmp_6 [15/16] 6.08ns
_ifconv:15  %tmp_6 = fdiv float %tmp_5, %xMax_minus_xMin


 <State 16>: 6.08ns
ST_16: tmp_6 [14/16] 6.08ns
_ifconv:15  %tmp_6 = fdiv float %tmp_5, %xMax_minus_xMin


 <State 17>: 6.08ns
ST_17: tmp_6 [13/16] 6.08ns
_ifconv:15  %tmp_6 = fdiv float %tmp_5, %xMax_minus_xMin


 <State 18>: 6.08ns
ST_18: tmp_6 [12/16] 6.08ns
_ifconv:15  %tmp_6 = fdiv float %tmp_5, %xMax_minus_xMin


 <State 19>: 6.08ns
ST_19: tmp_6 [11/16] 6.08ns
_ifconv:15  %tmp_6 = fdiv float %tmp_5, %xMax_minus_xMin


 <State 20>: 6.08ns
ST_20: tmp_6 [10/16] 6.08ns
_ifconv:15  %tmp_6 = fdiv float %tmp_5, %xMax_minus_xMin


 <State 21>: 6.08ns
ST_21: tmp_6 [9/16] 6.08ns
_ifconv:15  %tmp_6 = fdiv float %tmp_5, %xMax_minus_xMin


 <State 22>: 6.08ns
ST_22: tmp_6 [8/16] 6.08ns
_ifconv:15  %tmp_6 = fdiv float %tmp_5, %xMax_minus_xMin


 <State 23>: 6.08ns
ST_23: tmp_6 [7/16] 6.08ns
_ifconv:15  %tmp_6 = fdiv float %tmp_5, %xMax_minus_xMin


 <State 24>: 6.08ns
ST_24: tmp_6 [6/16] 6.08ns
_ifconv:15  %tmp_6 = fdiv float %tmp_5, %xMax_minus_xMin


 <State 25>: 6.08ns
ST_25: tmp_6 [5/16] 6.08ns
_ifconv:15  %tmp_6 = fdiv float %tmp_5, %xMax_minus_xMin


 <State 26>: 6.08ns
ST_26: tmp_6 [4/16] 6.08ns
_ifconv:15  %tmp_6 = fdiv float %tmp_5, %xMax_minus_xMin


 <State 27>: 6.08ns
ST_27: tmp_6 [3/16] 6.08ns
_ifconv:15  %tmp_6 = fdiv float %tmp_5, %xMax_minus_xMin


 <State 28>: 6.08ns
ST_28: tmp_6 [2/16] 6.08ns
_ifconv:15  %tmp_6 = fdiv float %tmp_5, %xMax_minus_xMin


 <State 29>: 6.08ns
ST_29: tmp_6 [1/16] 6.08ns
_ifconv:15  %tmp_6 = fdiv float %tmp_5, %xMax_minus_xMin


 <State 30>: 5.70ns
ST_30: y_t_float [4/4] 5.70ns
_ifconv:16  %y_t_float = fmul float %tmp_6, 2.550000e+02


 <State 31>: 5.70ns
ST_31: y_t_float [3/4] 5.70ns
_ifconv:16  %y_t_float = fmul float %tmp_6, 2.550000e+02


 <State 32>: 5.70ns
ST_32: y_t_float [2/4] 5.70ns
_ifconv:16  %y_t_float = fmul float %tmp_6, 2.550000e+02


 <State 33>: 5.70ns
ST_33: y_t_float [1/4] 5.70ns
_ifconv:16  %y_t_float = fmul float %tmp_6, 2.550000e+02

ST_33: p_Val2_s [1/1] 0.00ns
_ifconv:17  %p_Val2_s = bitcast float %y_t_float to i32

ST_33: loc_V [1/1] 0.00ns
_ifconv:18  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

ST_33: loc_V_1 [1/1] 0.00ns
_ifconv:19  %loc_V_1 = trunc i32 %p_Val2_s to i23


 <State 34>: 5.87ns
ST_34: empty [1/1] 0.00ns
_ifconv:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 262144, i64 262144, i64 262144)

ST_34: tmp_2 [1/1] 0.00ns
_ifconv:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

ST_34: stg_117 [1/1] 0.00ns
_ifconv:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_34: p_Result_s [1/1] 0.00ns
_ifconv:20  %p_Result_s = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_1) nounwind

ST_34: tmp_2_i_i [1/1] 0.00ns (grouped into LUT with out node result_V)
_ifconv:21  %tmp_2_i_i = zext i24 %p_Result_s to i54

ST_34: tmp_i_i_i_cast1 [1/1] 0.00ns
_ifconv:22  %tmp_i_i_i_cast1 = zext i8 %loc_V to i9

ST_34: sh_assign [1/1] 1.72ns
_ifconv:23  %sh_assign = add i9 -127, %tmp_i_i_i_cast1

ST_34: isNeg [1/1] 0.00ns
_ifconv:24  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)

ST_34: tmp_4_i_i [1/1] 1.72ns
_ifconv:25  %tmp_4_i_i = sub i8 127, %loc_V

ST_34: tmp_4_i_i_cast [1/1] 0.00ns
_ifconv:26  %tmp_4_i_i_cast = sext i8 %tmp_4_i_i to i9

ST_34: sh_assign_1 [1/1] 1.37ns
_ifconv:27  %sh_assign_1 = select i1 %isNeg, i9 %tmp_4_i_i_cast, i9 %sh_assign

ST_34: sh_assign_1_cast [1/1] 0.00ns (grouped into LUT with out node result_V)
_ifconv:28  %sh_assign_1_cast = sext i9 %sh_assign_1 to i32

ST_34: sh_assign_1_cast_cast [1/1] 0.00ns (grouped into LUT with out node result_V)
_ifconv:29  %sh_assign_1_cast_cast = sext i9 %sh_assign_1 to i24

ST_34: tmp_6_i_i [1/1] 0.00ns (grouped into LUT with out node result_V)
_ifconv:30  %tmp_6_i_i = zext i32 %sh_assign_1_cast to i54

ST_34: tmp_7_i_i [1/1] 0.00ns (grouped into LUT with out node result_V)
_ifconv:31  %tmp_7_i_i = lshr i24 %p_Result_s, %sh_assign_1_cast_cast

ST_34: tmp_9_i_i [1/1] 0.00ns (grouped into LUT with out node result_V)
_ifconv:32  %tmp_9_i_i = shl i54 %tmp_2_i_i, %tmp_6_i_i

ST_34: tmp_9 [1/1] 0.00ns (grouped into LUT with out node result_V)
_ifconv:33  %tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_7_i_i, i32 23)

ST_34: tmp [1/1] 0.00ns (grouped into LUT with out node result_V)
_ifconv:34  %tmp = zext i1 %tmp_9 to i8

ST_34: tmp_3 [1/1] 0.00ns (grouped into LUT with out node result_V)
_ifconv:35  %tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i54.i32.i32(i54 %tmp_9_i_i, i32 23, i32 30)

ST_34: result_V [1/1] 2.78ns (out node of the LUT)
_ifconv:36  %result_V = select i1 %isNeg, i8 %tmp, i8 %tmp_3

ST_34: stg_135 [1/1] 0.00ns
_ifconv:37  call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %outStream_V_data_V, i1* %outStream_V_keep_V, i1* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i8 %result_V, i1 %tmp_keep_V, i1 %tmp_strb_V, i2 %tmp_user_V, i1 %tmp_last_V, i5 %tmp_id_V, i6 %tmp_dest_V)

ST_34: empty_8 [1/1] 0.00ns
_ifconv:38  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_2)

ST_34: stg_137 [1/1] 0.00ns
_ifconv:39  br label %1


 <State 35>: 0.00ns
ST_35: stg_138 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
