Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Dec 21 20:45:36 2019
| Host         : 40818 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file UART_SDRAM_timing_summary_routed.rpt -rpx UART_SDRAM_timing_summary_routed.rpx -warn_on_violation
| Design       : UART_SDRAM
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -14.220   -14961.272                   3019                 3431        0.066        0.000                      0                 3431        3.000        0.000                       0                   480  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clk                  {0.000 5.000}        10.000          100.000         
  clk_25_clk_uart    {0.000 20.000}       40.000          25.000          
  clk_9_clk_uart     {0.000 54.250}       108.500         9.217           
  clkfbout_clk_uart  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_25_clk_uart         24.545        0.000                      0                 2138        0.181        0.000                      0                 2138       19.500        0.000                       0                   343  
  clk_9_clk_uart         102.198        0.000                      0                  229        0.087        0.000                      0                  229       53.750        0.000                       0                   133  
  clkfbout_clk_uart                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_9_clk_uart   clk_25_clk_uart      -14.220   -14961.272                   3019                 3019        0.066        0.000                      0                 3019  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  uart_clk_9/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  uart_clk_9/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  uart_clk_9/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  uart_clk_9/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  uart_clk_9/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  uart_clk_9/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25_clk_uart
  To Clock:  clk_25_clk_uart

Setup :            0  Failing Endpoints,  Worst Slack       24.545ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.545ns  (required time - arrival time)
  Source:                 ii/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_read/read_address_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_uart rise@40.000ns - clk_25_clk_uart rise@0.000ns)
  Data Path Delay:        15.354ns  (logic 9.491ns (61.813%)  route 5.863ns (38.187%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 38.557 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         1.640    -0.844    ii/CLK
    SLICE_X28Y93         FDCE                                         r  ii/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDCE (Prop_fdce_C_Q)         0.419    -0.425 r  ii/v_cnt_reg[1]/Q
                         net (fo=15, routed)          1.354     0.929    ii/Q[1]
    SLICE_X29Y90         LUT6 (Prop_lut6_I5_O)        0.299     1.228 r  ii/read_address7_i_12/O
                         net (fo=4, routed)           0.827     2.054    ii/read_address7_i_12_n_0
    SLICE_X28Y90         LUT4 (Prop_lut4_I3_O)        0.124     2.178 r  ii/read_address7_i_3/O
                         net (fo=1, routed)           1.001     3.179    uart_read/v_cnt_reg[6][8]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[15])
                                                      3.841     7.020 r  uart_read/read_address7/P[15]
                         net (fo=1, routed)           0.956     7.977    uart_read/read_address7_n_90
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[15]_PCOUT[47])
                                                      2.016     9.993 r  uart_read/read_address3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.995    uart_read/read_address3_n_106
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.513 r  uart_read/read_address3__0/P[3]
                         net (fo=3, routed)           0.850    12.362    uart_read/P[3]
    SLICE_X11Y96         LUT4 (Prop_lut4_I2_O)        0.124    12.486 r  uart_read/read_address2_carry_i_7/O
                         net (fo=1, routed)           0.000    12.486    uart_read/read_address2_carry_i_7_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.036 r  uart_read/read_address2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.036    uart_read/read_address2_carry_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.150 r  uart_read/read_address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.150    uart_read/read_address2_carry__0_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.307 r  uart_read/read_address2_carry__1/CO[1]
                         net (fo=19, routed)          0.874    14.181    uart_read/read_address2_carry__1_n_2
    SLICE_X13Y99         LUT6 (Prop_lut6_I2_O)        0.329    14.510 r  uart_read/read_address[8]_i_1/O
                         net (fo=1, routed)           0.000    14.510    uart_read/read_address[8]_i_1_n_0
    SLICE_X13Y99         FDCE                                         r  uart_read/read_address_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_uart rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.636    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    35.313 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    36.943    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.034 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         1.522    38.557    uart_read/CLK
    SLICE_X13Y99         FDCE                                         r  uart_read/read_address_reg[8]/C
                         clock pessimism              0.561    39.118    
                         clock uncertainty           -0.095    39.024    
    SLICE_X13Y99         FDCE (Setup_fdce_C_D)        0.032    39.056    uart_read/read_address_reg[8]
  -------------------------------------------------------------------
                         required time                         39.056    
                         arrival time                         -14.510    
  -------------------------------------------------------------------
                         slack                                 24.545    

Slack (MET) :             24.634ns  (required time - arrival time)
  Source:                 ii/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_read/read_address_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_uart rise@40.000ns - clk_25_clk_uart rise@0.000ns)
  Data Path Delay:        15.264ns  (logic 9.491ns (62.178%)  route 5.773ns (37.822%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 38.557 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         1.640    -0.844    ii/CLK
    SLICE_X28Y93         FDCE                                         r  ii/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDCE (Prop_fdce_C_Q)         0.419    -0.425 r  ii/v_cnt_reg[1]/Q
                         net (fo=15, routed)          1.354     0.929    ii/Q[1]
    SLICE_X29Y90         LUT6 (Prop_lut6_I5_O)        0.299     1.228 r  ii/read_address7_i_12/O
                         net (fo=4, routed)           0.827     2.054    ii/read_address7_i_12_n_0
    SLICE_X28Y90         LUT4 (Prop_lut4_I3_O)        0.124     2.178 r  ii/read_address7_i_3/O
                         net (fo=1, routed)           1.001     3.179    uart_read/v_cnt_reg[6][8]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[15])
                                                      3.841     7.020 r  uart_read/read_address7/P[15]
                         net (fo=1, routed)           0.956     7.977    uart_read/read_address7_n_90
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[15]_PCOUT[47])
                                                      2.016     9.993 r  uart_read/read_address3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.995    uart_read/read_address3_n_106
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.513 r  uart_read/read_address3__0/P[3]
                         net (fo=3, routed)           0.850    12.362    uart_read/P[3]
    SLICE_X11Y96         LUT4 (Prop_lut4_I2_O)        0.124    12.486 r  uart_read/read_address2_carry_i_7/O
                         net (fo=1, routed)           0.000    12.486    uart_read/read_address2_carry_i_7_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.036 r  uart_read/read_address2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.036    uart_read/read_address2_carry_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.150 r  uart_read/read_address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.150    uart_read/read_address2_carry__0_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.307 r  uart_read/read_address2_carry__1/CO[1]
                         net (fo=19, routed)          0.784    14.091    uart_read/read_address2_carry__1_n_2
    SLICE_X9Y98          LUT6 (Prop_lut6_I2_O)        0.329    14.420 r  uart_read/read_address[17]_i_1/O
                         net (fo=1, routed)           0.000    14.420    uart_read/read_address[17]_i_1_n_0
    SLICE_X9Y98          FDCE                                         r  uart_read/read_address_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_uart rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.636    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    35.313 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    36.943    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.034 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         1.522    38.557    uart_read/CLK
    SLICE_X9Y98          FDCE                                         r  uart_read/read_address_reg[17]/C
                         clock pessimism              0.561    39.118    
                         clock uncertainty           -0.095    39.024    
    SLICE_X9Y98          FDCE (Setup_fdce_C_D)        0.031    39.055    uart_read/read_address_reg[17]
  -------------------------------------------------------------------
                         required time                         39.055    
                         arrival time                         -14.420    
  -------------------------------------------------------------------
                         slack                                 24.634    

Slack (MET) :             24.713ns  (required time - arrival time)
  Source:                 ii/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_read/read_address_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_uart rise@40.000ns - clk_25_clk_uart rise@0.000ns)
  Data Path Delay:        15.184ns  (logic 9.491ns (62.508%)  route 5.693ns (37.492%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 38.557 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         1.640    -0.844    ii/CLK
    SLICE_X28Y93         FDCE                                         r  ii/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDCE (Prop_fdce_C_Q)         0.419    -0.425 r  ii/v_cnt_reg[1]/Q
                         net (fo=15, routed)          1.354     0.929    ii/Q[1]
    SLICE_X29Y90         LUT6 (Prop_lut6_I5_O)        0.299     1.228 r  ii/read_address7_i_12/O
                         net (fo=4, routed)           0.827     2.054    ii/read_address7_i_12_n_0
    SLICE_X28Y90         LUT4 (Prop_lut4_I3_O)        0.124     2.178 r  ii/read_address7_i_3/O
                         net (fo=1, routed)           1.001     3.179    uart_read/v_cnt_reg[6][8]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[15])
                                                      3.841     7.020 r  uart_read/read_address7/P[15]
                         net (fo=1, routed)           0.956     7.977    uart_read/read_address7_n_90
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[15]_PCOUT[47])
                                                      2.016     9.993 r  uart_read/read_address3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.995    uart_read/read_address3_n_106
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.513 r  uart_read/read_address3__0/P[3]
                         net (fo=3, routed)           0.850    12.362    uart_read/P[3]
    SLICE_X11Y96         LUT4 (Prop_lut4_I2_O)        0.124    12.486 r  uart_read/read_address2_carry_i_7/O
                         net (fo=1, routed)           0.000    12.486    uart_read/read_address2_carry_i_7_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.036 r  uart_read/read_address2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.036    uart_read/read_address2_carry_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.150 r  uart_read/read_address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.150    uart_read/read_address2_carry__0_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.307 r  uart_read/read_address2_carry__1/CO[1]
                         net (fo=19, routed)          0.703    14.011    uart_read/read_address2_carry__1_n_2
    SLICE_X9Y98          LUT6 (Prop_lut6_I2_O)        0.329    14.340 r  uart_read/read_address[15]_i_1/O
                         net (fo=1, routed)           0.000    14.340    uart_read/read_address[15]_i_1_n_0
    SLICE_X9Y98          FDCE                                         r  uart_read/read_address_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_uart rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.636    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    35.313 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    36.943    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.034 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         1.522    38.557    uart_read/CLK
    SLICE_X9Y98          FDCE                                         r  uart_read/read_address_reg[15]/C
                         clock pessimism              0.561    39.118    
                         clock uncertainty           -0.095    39.024    
    SLICE_X9Y98          FDCE (Setup_fdce_C_D)        0.029    39.053    uart_read/read_address_reg[15]
  -------------------------------------------------------------------
                         required time                         39.053    
                         arrival time                         -14.340    
  -------------------------------------------------------------------
                         slack                                 24.713    

Slack (MET) :             24.714ns  (required time - arrival time)
  Source:                 ii/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_read/read_address_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_uart rise@40.000ns - clk_25_clk_uart rise@0.000ns)
  Data Path Delay:        15.185ns  (logic 9.491ns (62.504%)  route 5.694ns (37.496%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 38.557 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         1.640    -0.844    ii/CLK
    SLICE_X28Y93         FDCE                                         r  ii/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDCE (Prop_fdce_C_Q)         0.419    -0.425 r  ii/v_cnt_reg[1]/Q
                         net (fo=15, routed)          1.354     0.929    ii/Q[1]
    SLICE_X29Y90         LUT6 (Prop_lut6_I5_O)        0.299     1.228 r  ii/read_address7_i_12/O
                         net (fo=4, routed)           0.827     2.054    ii/read_address7_i_12_n_0
    SLICE_X28Y90         LUT4 (Prop_lut4_I3_O)        0.124     2.178 r  ii/read_address7_i_3/O
                         net (fo=1, routed)           1.001     3.179    uart_read/v_cnt_reg[6][8]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[15])
                                                      3.841     7.020 r  uart_read/read_address7/P[15]
                         net (fo=1, routed)           0.956     7.977    uart_read/read_address7_n_90
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[15]_PCOUT[47])
                                                      2.016     9.993 r  uart_read/read_address3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.995    uart_read/read_address3_n_106
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.513 r  uart_read/read_address3__0/P[3]
                         net (fo=3, routed)           0.850    12.362    uart_read/P[3]
    SLICE_X11Y96         LUT4 (Prop_lut4_I2_O)        0.124    12.486 r  uart_read/read_address2_carry_i_7/O
                         net (fo=1, routed)           0.000    12.486    uart_read/read_address2_carry_i_7_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.036 r  uart_read/read_address2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.036    uart_read/read_address2_carry_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.150 r  uart_read/read_address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.150    uart_read/read_address2_carry__0_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.307 r  uart_read/read_address2_carry__1/CO[1]
                         net (fo=19, routed)          0.704    14.012    uart_read/read_address2_carry__1_n_2
    SLICE_X13Y97         LUT6 (Prop_lut6_I2_O)        0.329    14.341 r  uart_read/read_address[5]_i_1/O
                         net (fo=1, routed)           0.000    14.341    uart_read/read_address[5]_i_1_n_0
    SLICE_X13Y97         FDCE                                         r  uart_read/read_address_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_uart rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.636    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    35.313 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    36.943    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.034 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         1.522    38.557    uart_read/CLK
    SLICE_X13Y97         FDCE                                         r  uart_read/read_address_reg[5]/C
                         clock pessimism              0.561    39.118    
                         clock uncertainty           -0.095    39.024    
    SLICE_X13Y97         FDCE (Setup_fdce_C_D)        0.031    39.055    uart_read/read_address_reg[5]
  -------------------------------------------------------------------
                         required time                         39.055    
                         arrival time                         -14.341    
  -------------------------------------------------------------------
                         slack                                 24.714    

Slack (MET) :             24.716ns  (required time - arrival time)
  Source:                 ii/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_read/read_address_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_uart rise@40.000ns - clk_25_clk_uart rise@0.000ns)
  Data Path Delay:        15.184ns  (logic 9.491ns (62.508%)  route 5.693ns (37.492%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 38.557 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         1.640    -0.844    ii/CLK
    SLICE_X28Y93         FDCE                                         r  ii/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDCE (Prop_fdce_C_Q)         0.419    -0.425 r  ii/v_cnt_reg[1]/Q
                         net (fo=15, routed)          1.354     0.929    ii/Q[1]
    SLICE_X29Y90         LUT6 (Prop_lut6_I5_O)        0.299     1.228 r  ii/read_address7_i_12/O
                         net (fo=4, routed)           0.827     2.054    ii/read_address7_i_12_n_0
    SLICE_X28Y90         LUT4 (Prop_lut4_I3_O)        0.124     2.178 r  ii/read_address7_i_3/O
                         net (fo=1, routed)           1.001     3.179    uart_read/v_cnt_reg[6][8]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[15])
                                                      3.841     7.020 r  uart_read/read_address7/P[15]
                         net (fo=1, routed)           0.956     7.977    uart_read/read_address7_n_90
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[15]_PCOUT[47])
                                                      2.016     9.993 r  uart_read/read_address3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.995    uart_read/read_address3_n_106
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.513 r  uart_read/read_address3__0/P[3]
                         net (fo=3, routed)           0.850    12.362    uart_read/P[3]
    SLICE_X11Y96         LUT4 (Prop_lut4_I2_O)        0.124    12.486 r  uart_read/read_address2_carry_i_7/O
                         net (fo=1, routed)           0.000    12.486    uart_read/read_address2_carry_i_7_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.036 r  uart_read/read_address2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.036    uart_read/read_address2_carry_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.150 r  uart_read/read_address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.150    uart_read/read_address2_carry__0_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.307 r  uart_read/read_address2_carry__1/CO[1]
                         net (fo=19, routed)          0.703    14.011    uart_read/read_address2_carry__1_n_2
    SLICE_X13Y97         LUT6 (Prop_lut6_I2_O)        0.329    14.340 r  uart_read/read_address[4]_i_1/O
                         net (fo=1, routed)           0.000    14.340    uart_read/read_address[4]_i_1_n_0
    SLICE_X13Y97         FDCE                                         r  uart_read/read_address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_uart rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.636    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    35.313 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    36.943    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.034 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         1.522    38.557    uart_read/CLK
    SLICE_X13Y97         FDCE                                         r  uart_read/read_address_reg[4]/C
                         clock pessimism              0.561    39.118    
                         clock uncertainty           -0.095    39.024    
    SLICE_X13Y97         FDCE (Setup_fdce_C_D)        0.032    39.056    uart_read/read_address_reg[4]
  -------------------------------------------------------------------
                         required time                         39.056    
                         arrival time                         -14.340    
  -------------------------------------------------------------------
                         slack                                 24.716    

Slack (MET) :             24.742ns  (required time - arrival time)
  Source:                 ii/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_read/read_address_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_uart rise@40.000ns - clk_25_clk_uart rise@0.000ns)
  Data Path Delay:        15.157ns  (logic 9.491ns (62.619%)  route 5.666ns (37.381%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 38.557 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         1.640    -0.844    ii/CLK
    SLICE_X28Y93         FDCE                                         r  ii/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDCE (Prop_fdce_C_Q)         0.419    -0.425 r  ii/v_cnt_reg[1]/Q
                         net (fo=15, routed)          1.354     0.929    ii/Q[1]
    SLICE_X29Y90         LUT6 (Prop_lut6_I5_O)        0.299     1.228 r  ii/read_address7_i_12/O
                         net (fo=4, routed)           0.827     2.054    ii/read_address7_i_12_n_0
    SLICE_X28Y90         LUT4 (Prop_lut4_I3_O)        0.124     2.178 r  ii/read_address7_i_3/O
                         net (fo=1, routed)           1.001     3.179    uart_read/v_cnt_reg[6][8]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[15])
                                                      3.841     7.020 r  uart_read/read_address7/P[15]
                         net (fo=1, routed)           0.956     7.977    uart_read/read_address7_n_90
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[15]_PCOUT[47])
                                                      2.016     9.993 r  uart_read/read_address3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.995    uart_read/read_address3_n_106
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.513 r  uart_read/read_address3__0/P[3]
                         net (fo=3, routed)           0.850    12.362    uart_read/P[3]
    SLICE_X11Y96         LUT4 (Prop_lut4_I2_O)        0.124    12.486 r  uart_read/read_address2_carry_i_7/O
                         net (fo=1, routed)           0.000    12.486    uart_read/read_address2_carry_i_7_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.036 r  uart_read/read_address2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.036    uart_read/read_address2_carry_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.150 r  uart_read/read_address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.150    uart_read/read_address2_carry__0_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.307 r  uart_read/read_address2_carry__1/CO[1]
                         net (fo=19, routed)          0.676    13.984    uart_read/read_address2_carry__1_n_2
    SLICE_X13Y99         LUT6 (Prop_lut6_I2_O)        0.329    14.313 r  uart_read/read_address[16]_i_1/O
                         net (fo=1, routed)           0.000    14.313    uart_read/read_address[16]_i_1_n_0
    SLICE_X13Y99         FDCE                                         r  uart_read/read_address_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_uart rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.636    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    35.313 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    36.943    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.034 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         1.522    38.557    uart_read/CLK
    SLICE_X13Y99         FDCE                                         r  uart_read/read_address_reg[16]/C
                         clock pessimism              0.561    39.118    
                         clock uncertainty           -0.095    39.024    
    SLICE_X13Y99         FDCE (Setup_fdce_C_D)        0.031    39.055    uart_read/read_address_reg[16]
  -------------------------------------------------------------------
                         required time                         39.055    
                         arrival time                         -14.313    
  -------------------------------------------------------------------
                         slack                                 24.742    

Slack (MET) :             24.785ns  (required time - arrival time)
  Source:                 ii/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_read/read_address_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_uart rise@40.000ns - clk_25_clk_uart rise@0.000ns)
  Data Path Delay:        15.113ns  (logic 9.491ns (62.800%)  route 5.622ns (37.200%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 38.557 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         1.640    -0.844    ii/CLK
    SLICE_X28Y93         FDCE                                         r  ii/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDCE (Prop_fdce_C_Q)         0.419    -0.425 r  ii/v_cnt_reg[1]/Q
                         net (fo=15, routed)          1.354     0.929    ii/Q[1]
    SLICE_X29Y90         LUT6 (Prop_lut6_I5_O)        0.299     1.228 r  ii/read_address7_i_12/O
                         net (fo=4, routed)           0.827     2.054    ii/read_address7_i_12_n_0
    SLICE_X28Y90         LUT4 (Prop_lut4_I3_O)        0.124     2.178 r  ii/read_address7_i_3/O
                         net (fo=1, routed)           1.001     3.179    uart_read/v_cnt_reg[6][8]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[15])
                                                      3.841     7.020 r  uart_read/read_address7/P[15]
                         net (fo=1, routed)           0.956     7.977    uart_read/read_address7_n_90
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[15]_PCOUT[47])
                                                      2.016     9.993 r  uart_read/read_address3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.995    uart_read/read_address3_n_106
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.513 r  uart_read/read_address3__0/P[3]
                         net (fo=3, routed)           0.850    12.362    uart_read/P[3]
    SLICE_X11Y96         LUT4 (Prop_lut4_I2_O)        0.124    12.486 r  uart_read/read_address2_carry_i_7/O
                         net (fo=1, routed)           0.000    12.486    uart_read/read_address2_carry_i_7_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.036 r  uart_read/read_address2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.036    uart_read/read_address2_carry_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.150 r  uart_read/read_address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.150    uart_read/read_address2_carry__0_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.307 r  uart_read/read_address2_carry__1/CO[1]
                         net (fo=19, routed)          0.633    13.940    uart_read/read_address2_carry__1_n_2
    SLICE_X13Y98         LUT6 (Prop_lut6_I2_O)        0.329    14.269 r  uart_read/read_address[1]_i_1/O
                         net (fo=1, routed)           0.000    14.269    uart_read/read_address[1]_i_1_n_0
    SLICE_X13Y98         FDCE                                         r  uart_read/read_address_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_uart rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.636    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    35.313 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    36.943    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.034 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         1.522    38.557    uart_read/CLK
    SLICE_X13Y98         FDCE                                         r  uart_read/read_address_reg[1]/C
                         clock pessimism              0.561    39.118    
                         clock uncertainty           -0.095    39.024    
    SLICE_X13Y98         FDCE (Setup_fdce_C_D)        0.031    39.055    uart_read/read_address_reg[1]
  -------------------------------------------------------------------
                         required time                         39.055    
                         arrival time                         -14.269    
  -------------------------------------------------------------------
                         slack                                 24.785    

Slack (MET) :             24.812ns  (required time - arrival time)
  Source:                 ii/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_read/read_address_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_uart rise@40.000ns - clk_25_clk_uart rise@0.000ns)
  Data Path Delay:        14.999ns  (logic 9.491ns (63.276%)  route 5.508ns (36.724%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 38.549 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         1.640    -0.844    ii/CLK
    SLICE_X28Y93         FDCE                                         r  ii/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDCE (Prop_fdce_C_Q)         0.419    -0.425 r  ii/v_cnt_reg[1]/Q
                         net (fo=15, routed)          1.354     0.929    ii/Q[1]
    SLICE_X29Y90         LUT6 (Prop_lut6_I5_O)        0.299     1.228 r  ii/read_address7_i_12/O
                         net (fo=4, routed)           0.827     2.054    ii/read_address7_i_12_n_0
    SLICE_X28Y90         LUT4 (Prop_lut4_I3_O)        0.124     2.178 r  ii/read_address7_i_3/O
                         net (fo=1, routed)           1.001     3.179    uart_read/v_cnt_reg[6][8]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[15])
                                                      3.841     7.020 r  uart_read/read_address7/P[15]
                         net (fo=1, routed)           0.956     7.977    uart_read/read_address7_n_90
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[15]_PCOUT[47])
                                                      2.016     9.993 r  uart_read/read_address3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.995    uart_read/read_address3_n_106
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.513 r  uart_read/read_address3__0/P[3]
                         net (fo=3, routed)           0.850    12.362    uart_read/P[3]
    SLICE_X11Y96         LUT4 (Prop_lut4_I2_O)        0.124    12.486 r  uart_read/read_address2_carry_i_7/O
                         net (fo=1, routed)           0.000    12.486    uart_read/read_address2_carry_i_7_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.036 r  uart_read/read_address2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.036    uart_read/read_address2_carry_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.150 r  uart_read/read_address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.150    uart_read/read_address2_carry__0_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.307 r  uart_read/read_address2_carry__1/CO[1]
                         net (fo=19, routed)          0.519    13.826    uart_read/read_address2_carry__1_n_2
    SLICE_X11Y100        LUT6 (Prop_lut6_I2_O)        0.329    14.155 r  uart_read/read_address[0]_i_1/O
                         net (fo=1, routed)           0.000    14.155    uart_read/read_address[0]_i_1_n_0
    SLICE_X11Y100        FDCE                                         r  uart_read/read_address_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_uart rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.636    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    35.313 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    36.943    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.034 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         1.515    38.549    uart_read/CLK
    SLICE_X11Y100        FDCE                                         r  uart_read/read_address_reg[0]/C
                         clock pessimism              0.481    39.030    
                         clock uncertainty           -0.095    38.936    
    SLICE_X11Y100        FDCE (Setup_fdce_C_D)        0.032    38.968    uart_read/read_address_reg[0]
  -------------------------------------------------------------------
                         required time                         38.968    
                         arrival time                         -14.155    
  -------------------------------------------------------------------
                         slack                                 24.812    

Slack (MET) :             24.823ns  (required time - arrival time)
  Source:                 ii/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_read/read_address_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_uart rise@40.000ns - clk_25_clk_uart rise@0.000ns)
  Data Path Delay:        15.077ns  (logic 9.491ns (62.952%)  route 5.586ns (37.048%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 38.557 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         1.640    -0.844    ii/CLK
    SLICE_X28Y93         FDCE                                         r  ii/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDCE (Prop_fdce_C_Q)         0.419    -0.425 r  ii/v_cnt_reg[1]/Q
                         net (fo=15, routed)          1.354     0.929    ii/Q[1]
    SLICE_X29Y90         LUT6 (Prop_lut6_I5_O)        0.299     1.228 r  ii/read_address7_i_12/O
                         net (fo=4, routed)           0.827     2.054    ii/read_address7_i_12_n_0
    SLICE_X28Y90         LUT4 (Prop_lut4_I3_O)        0.124     2.178 r  ii/read_address7_i_3/O
                         net (fo=1, routed)           1.001     3.179    uart_read/v_cnt_reg[6][8]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[15])
                                                      3.841     7.020 r  uart_read/read_address7/P[15]
                         net (fo=1, routed)           0.956     7.977    uart_read/read_address7_n_90
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[15]_PCOUT[47])
                                                      2.016     9.993 r  uart_read/read_address3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.995    uart_read/read_address3_n_106
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.513 r  uart_read/read_address3__0/P[3]
                         net (fo=3, routed)           0.850    12.362    uart_read/P[3]
    SLICE_X11Y96         LUT4 (Prop_lut4_I2_O)        0.124    12.486 r  uart_read/read_address2_carry_i_7/O
                         net (fo=1, routed)           0.000    12.486    uart_read/read_address2_carry_i_7_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.036 r  uart_read/read_address2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.036    uart_read/read_address2_carry_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.150 r  uart_read/read_address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.150    uart_read/read_address2_carry__0_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.307 r  uart_read/read_address2_carry__1/CO[1]
                         net (fo=19, routed)          0.596    13.904    uart_read/read_address2_carry__1_n_2
    SLICE_X9Y98          LUT6 (Prop_lut6_I2_O)        0.329    14.233 r  uart_read/read_address[18]_i_1/O
                         net (fo=1, routed)           0.000    14.233    uart_read/read_address[18]_i_1_n_0
    SLICE_X9Y98          FDCE                                         r  uart_read/read_address_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_uart rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.636    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    35.313 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    36.943    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.034 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         1.522    38.557    uart_read/CLK
    SLICE_X9Y98          FDCE                                         r  uart_read/read_address_reg[18]/C
                         clock pessimism              0.561    39.118    
                         clock uncertainty           -0.095    39.024    
    SLICE_X9Y98          FDCE (Setup_fdce_C_D)        0.032    39.056    uart_read/read_address_reg[18]
  -------------------------------------------------------------------
                         required time                         39.056    
                         arrival time                         -14.233    
  -------------------------------------------------------------------
                         slack                                 24.823    

Slack (MET) :             24.826ns  (required time - arrival time)
  Source:                 ii/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_read/read_address_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_uart rise@40.000ns - clk_25_clk_uart rise@0.000ns)
  Data Path Delay:        15.072ns  (logic 9.491ns (62.970%)  route 5.581ns (37.030%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 38.557 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         1.640    -0.844    ii/CLK
    SLICE_X28Y93         FDCE                                         r  ii/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDCE (Prop_fdce_C_Q)         0.419    -0.425 r  ii/v_cnt_reg[1]/Q
                         net (fo=15, routed)          1.354     0.929    ii/Q[1]
    SLICE_X29Y90         LUT6 (Prop_lut6_I5_O)        0.299     1.228 r  ii/read_address7_i_12/O
                         net (fo=4, routed)           0.827     2.054    ii/read_address7_i_12_n_0
    SLICE_X28Y90         LUT4 (Prop_lut4_I3_O)        0.124     2.178 r  ii/read_address7_i_3/O
                         net (fo=1, routed)           1.001     3.179    uart_read/v_cnt_reg[6][8]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[8]_P[15])
                                                      3.841     7.020 r  uart_read/read_address7/P[15]
                         net (fo=1, routed)           0.956     7.977    uart_read/read_address7_n_90
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_C[15]_PCOUT[47])
                                                      2.016     9.993 r  uart_read/read_address3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.995    uart_read/read_address3_n_106
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.513 r  uart_read/read_address3__0/P[3]
                         net (fo=3, routed)           0.850    12.362    uart_read/P[3]
    SLICE_X11Y96         LUT4 (Prop_lut4_I2_O)        0.124    12.486 r  uart_read/read_address2_carry_i_7/O
                         net (fo=1, routed)           0.000    12.486    uart_read/read_address2_carry_i_7_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.036 r  uart_read/read_address2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.036    uart_read/read_address2_carry_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.150 r  uart_read/read_address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.150    uart_read/read_address2_carry__0_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.307 r  uart_read/read_address2_carry__1/CO[1]
                         net (fo=19, routed)          0.592    13.899    uart_read/read_address2_carry__1_n_2
    SLICE_X13Y99         LUT6 (Prop_lut6_I2_O)        0.329    14.228 r  uart_read/read_address[2]_i_1/O
                         net (fo=1, routed)           0.000    14.228    uart_read/read_address[2]_i_1_n_0
    SLICE_X13Y99         FDCE                                         r  uart_read/read_address_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_uart rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.636    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    35.313 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    36.943    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.034 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         1.522    38.557    uart_read/CLK
    SLICE_X13Y99         FDCE                                         r  uart_read/read_address_reg[2]/C
                         clock pessimism              0.561    39.118    
                         clock uncertainty           -0.095    39.024    
    SLICE_X13Y99         FDCE (Setup_fdce_C_D)        0.031    39.055    uart_read/read_address_reg[2]
  -------------------------------------------------------------------
                         required time                         39.055    
                         arrival time                         -14.228    
  -------------------------------------------------------------------
                         slack                                 24.826    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 uart_read/read_address_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_uart rise@0.000ns - clk_25_clk_uart rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.186ns (27.597%)  route 0.488ns (72.403%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         0.574    -0.529    uart_read/CLK
    SLICE_X13Y98         FDCE                                         r  uart_read/read_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.388 r  uart_read/read_address_reg[1]/Q
                         net (fo=1, routed)           0.111    -0.276    uart_accept/read_address_reg[18]_3[1]
    SLICE_X13Y98         LUT3 (Prop_lut3_I2_O)        0.045    -0.231 r  uart_accept/blk_r_a_i_18/O
                         net (fo=136, routed)         0.377     0.145    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y20         RAMB36E1                                     r  blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         0.884    -0.728    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.510    -0.218    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.035    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.145    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_uart rise@0.000ns - clk_25_clk_uart rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.980%)  route 0.111ns (44.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         0.565    -0.538    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X65Y100        FDRE                                         r  blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=2, routed)           0.111    -0.286    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X66Y100        FDRE                                         r  blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         0.837    -0.775    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X66Y100        FDRE                                         r  blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/C
                         clock pessimism              0.254    -0.522    
    SLICE_X66Y100        FDRE (Hold_fdre_C_D)         0.052    -0.470    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_uart rise@0.000ns - clk_25_clk_uart rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.980%)  route 0.111ns (44.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         0.567    -0.536    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X65Y99         FDRE                                         r  blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.111    -0.284    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X66Y99         FDRE                                         r  blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         0.839    -0.773    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X66Y99         FDRE                                         r  blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/C
                         clock pessimism              0.254    -0.520    
    SLICE_X66Y99         FDRE (Hold_fdre_C_D)         0.052    -0.468    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_uart rise@0.000ns - clk_25_clk_uart rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.141ns (27.523%)  route 0.371ns (72.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         0.567    -0.536    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y99         FDRE                                         r  blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=137, routed)         0.371    -0.023    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[6]
    SLICE_X60Y101        FDRE                                         r  blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         0.833    -0.778    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y101        FDRE                                         r  blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                         clock pessimism              0.510    -0.269    
    SLICE_X60Y101        FDRE (Hold_fdre_C_D)         0.059    -0.210    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 ii/f_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ii/f_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_uart rise@0.000ns - clk_25_clk_uart rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.508%)  route 0.121ns (39.492%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         0.569    -0.534    ii/CLK
    SLICE_X36Y97         FDCE                                         r  ii/f_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  ii/f_cnt_reg[0]/Q
                         net (fo=9, routed)           0.121    -0.271    uart_accept/f_cnt_reg[7][0]
    SLICE_X37Y97         LUT6 (Prop_lut6_I4_O)        0.045    -0.226 r  uart_accept/f_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    ii/D[1]
    SLICE_X37Y97         FDCE                                         r  ii/f_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         0.840    -0.772    ii/CLK
    SLICE_X37Y97         FDCE                                         r  ii/f_cnt_reg[1]/C
                         clock pessimism              0.252    -0.521    
    SLICE_X37Y97         FDCE (Hold_fdce_C_D)         0.092    -0.429    ii/f_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 ii/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ii/h_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_uart rise@0.000ns - clk_25_clk_uart rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.456%)  route 0.091ns (28.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         0.570    -0.533    ii/CLK
    SLICE_X28Y95         FDCE                                         r  ii/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDCE (Prop_fdce_C_Q)         0.128    -0.405 r  ii/h_cnt_reg[3]/Q
                         net (fo=6, routed)           0.091    -0.314    ii/read_address3__0[3]
    SLICE_X28Y95         LUT6 (Prop_lut6_I4_O)        0.099    -0.215 r  ii/h_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    ii/p_0_in__1[4]
    SLICE_X28Y95         FDCE                                         r  ii/h_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         0.840    -0.772    ii/CLK
    SLICE_X28Y95         FDCE                                         r  ii/h_cnt_reg[4]/C
                         clock pessimism              0.240    -0.533    
    SLICE_X28Y95         FDCE (Hold_fdce_C_D)         0.092    -0.441    ii/h_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_uart rise@0.000ns - clk_25_clk_uart rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.172%)  route 0.171ns (54.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         0.567    -0.536    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X65Y99         FDRE                                         r  blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.171    -0.223    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X66Y99         FDRE                                         r  blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         0.839    -0.773    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X66Y99         FDRE                                         r  blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.254    -0.520    
    SLICE_X66Y99         FDRE (Hold_fdre_C_D)         0.059    -0.461    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 ii/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ii/v_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_uart rise@0.000ns - clk_25_clk_uart rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.187ns (52.216%)  route 0.171ns (47.784%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         0.569    -0.534    ii/CLK
    SLICE_X28Y91         FDCE                                         r  ii/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  ii/v_cnt_reg[6]/Q
                         net (fo=12, routed)          0.171    -0.222    ii/Q[6]
    SLICE_X29Y91         LUT4 (Prop_lut4_I2_O)        0.046    -0.176 r  ii/v_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    ii/p_0_in[8]
    SLICE_X29Y91         FDCE                                         r  ii/v_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         0.839    -0.773    ii/CLK
    SLICE_X29Y91         FDCE                                         r  ii/v_cnt_reg[8]/C
                         clock pessimism              0.253    -0.521    
    SLICE_X29Y91         FDCE (Hold_fdce_C_D)         0.107    -0.414    ii/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_uart rise@0.000ns - clk_25_clk_uart rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.957%)  route 0.173ns (55.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         0.565    -0.538    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X65Y100        FDRE                                         r  blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=2, routed)           0.173    -0.224    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X66Y100        FDRE                                         r  blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         0.837    -0.775    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X66Y100        FDRE                                         r  blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.254    -0.522    
    SLICE_X66Y100        FDRE (Hold_fdre_C_D)         0.059    -0.463    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_uart rise@0.000ns - clk_25_clk_uart rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         0.565    -0.538    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y100        FDRE                                         r  blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.170    -0.226    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X62Y100        FDRE                                         r  blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         0.835    -0.776    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y100        FDRE                                         r  blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.252    -0.525    
    SLICE_X62Y100        FDRE (Hold_fdre_C_D)         0.059    -0.466    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25_clk_uart
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { uart_clk_9/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y15     blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y22     blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y25     blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y23     blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y26     blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y19     blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y19     blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y35     blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y20     blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y20     blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y99     blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y99     blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y100    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y100    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y100    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y99     blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y100    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y100    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y99     blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y99     blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y100    uart_read/read_address_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X44Y135    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_279_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y99     blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y99     blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y100    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y100    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y100    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y104    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y100    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y101    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_9_clk_uart
  To Clock:  clk_9_clk_uart

Setup :            0  Failing Endpoints,  Worst Slack      102.198ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       53.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             102.198ns  (required time - arrival time)
  Source:                 uart_accept/receive_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Destination:            uart_accept/height_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Path Group:             clk_9_clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            108.500ns  (clk_9_clk_uart rise@108.500ns - clk_9_clk_uart rise@0.000ns)
  Data Path Delay:        5.890ns  (logic 0.828ns (14.058%)  route 5.062ns (85.942%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 107.057 - 108.500 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         1.625    -0.859    uart_accept/clk_9
    SLICE_X57Y99         FDCE                                         r  uart_accept/receive_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.403 f  uart_accept/receive_cnt_reg[10]/Q
                         net (fo=2, routed)           0.824     0.421    uart_accept/receive_cnt[10]
    SLICE_X57Y98         LUT6 (Prop_lut6_I4_O)        0.124     0.545 f  uart_accept/FSM_sequential_R_state[3]_i_4/O
                         net (fo=16, routed)          1.027     1.572    uart_accept/FSM_sequential_R_state[3]_i_4_n_0
    SLICE_X54Y97         LUT6 (Prop_lut6_I4_O)        0.124     1.696 r  uart_accept/FSM_sequential_state[1]_i_3/O
                         net (fo=11, routed)          1.219     2.916    uart_accept/FSM_sequential_state[1]_i_3_n_0
    SLICE_X46Y97         LUT4 (Prop_lut4_I3_O)        0.124     3.040 r  uart_accept/height[7]_i_1/O
                         net (fo=8, routed)           1.991     5.031    uart_accept/height[7]_i_1_n_0
    SLICE_X11Y89         FDCE                                         r  uart_accept/height_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_9_clk_uart rise edge)
                                                    108.500   108.500 r  
    Y18                                               0.000   108.500 r  clk (IN)
                         net (fo=0)                   0.000   108.500    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   109.974 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   111.136    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322   103.813 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   105.443    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   105.534 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         1.522   107.057    uart_accept/clk_9
    SLICE_X11Y89         FDCE                                         r  uart_accept/height_reg[1]/C
                         clock pessimism              0.489   107.546    
                         clock uncertainty           -0.112   107.434    
    SLICE_X11Y89         FDCE (Setup_fdce_C_CE)      -0.205   107.229    uart_accept/height_reg[1]
  -------------------------------------------------------------------
                         required time                        107.229    
                         arrival time                          -5.031    
  -------------------------------------------------------------------
                         slack                                102.198    

Slack (MET) :             102.198ns  (required time - arrival time)
  Source:                 uart_accept/receive_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Destination:            uart_accept/height_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Path Group:             clk_9_clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            108.500ns  (clk_9_clk_uart rise@108.500ns - clk_9_clk_uart rise@0.000ns)
  Data Path Delay:        5.890ns  (logic 0.828ns (14.058%)  route 5.062ns (85.942%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 107.057 - 108.500 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         1.625    -0.859    uart_accept/clk_9
    SLICE_X57Y99         FDCE                                         r  uart_accept/receive_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.403 f  uart_accept/receive_cnt_reg[10]/Q
                         net (fo=2, routed)           0.824     0.421    uart_accept/receive_cnt[10]
    SLICE_X57Y98         LUT6 (Prop_lut6_I4_O)        0.124     0.545 f  uart_accept/FSM_sequential_R_state[3]_i_4/O
                         net (fo=16, routed)          1.027     1.572    uart_accept/FSM_sequential_R_state[3]_i_4_n_0
    SLICE_X54Y97         LUT6 (Prop_lut6_I4_O)        0.124     1.696 r  uart_accept/FSM_sequential_state[1]_i_3/O
                         net (fo=11, routed)          1.219     2.916    uart_accept/FSM_sequential_state[1]_i_3_n_0
    SLICE_X46Y97         LUT4 (Prop_lut4_I3_O)        0.124     3.040 r  uart_accept/height[7]_i_1/O
                         net (fo=8, routed)           1.991     5.031    uart_accept/height[7]_i_1_n_0
    SLICE_X11Y89         FDCE                                         r  uart_accept/height_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_9_clk_uart rise edge)
                                                    108.500   108.500 r  
    Y18                                               0.000   108.500 r  clk (IN)
                         net (fo=0)                   0.000   108.500    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   109.974 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   111.136    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322   103.813 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   105.443    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   105.534 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         1.522   107.057    uart_accept/clk_9
    SLICE_X11Y89         FDCE                                         r  uart_accept/height_reg[2]/C
                         clock pessimism              0.489   107.546    
                         clock uncertainty           -0.112   107.434    
    SLICE_X11Y89         FDCE (Setup_fdce_C_CE)      -0.205   107.229    uart_accept/height_reg[2]
  -------------------------------------------------------------------
                         required time                        107.229    
                         arrival time                          -5.031    
  -------------------------------------------------------------------
                         slack                                102.198    

Slack (MET) :             102.198ns  (required time - arrival time)
  Source:                 uart_accept/receive_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Destination:            uart_accept/height_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Path Group:             clk_9_clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            108.500ns  (clk_9_clk_uart rise@108.500ns - clk_9_clk_uart rise@0.000ns)
  Data Path Delay:        5.890ns  (logic 0.828ns (14.058%)  route 5.062ns (85.942%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 107.057 - 108.500 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         1.625    -0.859    uart_accept/clk_9
    SLICE_X57Y99         FDCE                                         r  uart_accept/receive_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.403 f  uart_accept/receive_cnt_reg[10]/Q
                         net (fo=2, routed)           0.824     0.421    uart_accept/receive_cnt[10]
    SLICE_X57Y98         LUT6 (Prop_lut6_I4_O)        0.124     0.545 f  uart_accept/FSM_sequential_R_state[3]_i_4/O
                         net (fo=16, routed)          1.027     1.572    uart_accept/FSM_sequential_R_state[3]_i_4_n_0
    SLICE_X54Y97         LUT6 (Prop_lut6_I4_O)        0.124     1.696 r  uart_accept/FSM_sequential_state[1]_i_3/O
                         net (fo=11, routed)          1.219     2.916    uart_accept/FSM_sequential_state[1]_i_3_n_0
    SLICE_X46Y97         LUT4 (Prop_lut4_I3_O)        0.124     3.040 r  uart_accept/height[7]_i_1/O
                         net (fo=8, routed)           1.991     5.031    uart_accept/height[7]_i_1_n_0
    SLICE_X11Y89         FDCE                                         r  uart_accept/height_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_9_clk_uart rise edge)
                                                    108.500   108.500 r  
    Y18                                               0.000   108.500 r  clk (IN)
                         net (fo=0)                   0.000   108.500    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   109.974 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   111.136    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322   103.813 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   105.443    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   105.534 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         1.522   107.057    uart_accept/clk_9
    SLICE_X11Y89         FDCE                                         r  uart_accept/height_reg[3]/C
                         clock pessimism              0.489   107.546    
                         clock uncertainty           -0.112   107.434    
    SLICE_X11Y89         FDCE (Setup_fdce_C_CE)      -0.205   107.229    uart_accept/height_reg[3]
  -------------------------------------------------------------------
                         required time                        107.229    
                         arrival time                          -5.031    
  -------------------------------------------------------------------
                         slack                                102.198    

Slack (MET) :             102.356ns  (required time - arrival time)
  Source:                 uart_accept/receive_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Destination:            uart_accept/height_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Path Group:             clk_9_clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            108.500ns  (clk_9_clk_uart rise@108.500ns - clk_9_clk_uart rise@0.000ns)
  Data Path Delay:        5.733ns  (logic 0.828ns (14.442%)  route 4.905ns (85.558%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 107.058 - 108.500 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         1.625    -0.859    uart_accept/clk_9
    SLICE_X57Y99         FDCE                                         r  uart_accept/receive_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.403 f  uart_accept/receive_cnt_reg[10]/Q
                         net (fo=2, routed)           0.824     0.421    uart_accept/receive_cnt[10]
    SLICE_X57Y98         LUT6 (Prop_lut6_I4_O)        0.124     0.545 f  uart_accept/FSM_sequential_R_state[3]_i_4/O
                         net (fo=16, routed)          1.027     1.572    uart_accept/FSM_sequential_R_state[3]_i_4_n_0
    SLICE_X54Y97         LUT6 (Prop_lut6_I4_O)        0.124     1.696 r  uart_accept/FSM_sequential_state[1]_i_3/O
                         net (fo=11, routed)          1.219     2.916    uart_accept/FSM_sequential_state[1]_i_3_n_0
    SLICE_X46Y97         LUT4 (Prop_lut4_I3_O)        0.124     3.040 r  uart_accept/height[7]_i_1/O
                         net (fo=8, routed)           1.835     4.874    uart_accept/height[7]_i_1_n_0
    SLICE_X11Y91         FDCE                                         r  uart_accept/height_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_9_clk_uart rise edge)
                                                    108.500   108.500 r  
    Y18                                               0.000   108.500 r  clk (IN)
                         net (fo=0)                   0.000   108.500    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   109.974 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   111.136    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322   103.813 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   105.443    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   105.534 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         1.523   107.058    uart_accept/clk_9
    SLICE_X11Y91         FDCE                                         r  uart_accept/height_reg[0]/C
                         clock pessimism              0.489   107.547    
                         clock uncertainty           -0.112   107.435    
    SLICE_X11Y91         FDCE (Setup_fdce_C_CE)      -0.205   107.230    uart_accept/height_reg[0]
  -------------------------------------------------------------------
                         required time                        107.230    
                         arrival time                          -4.874    
  -------------------------------------------------------------------
                         slack                                102.356    

Slack (MET) :             102.356ns  (required time - arrival time)
  Source:                 uart_accept/receive_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Destination:            uart_accept/height_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Path Group:             clk_9_clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            108.500ns  (clk_9_clk_uart rise@108.500ns - clk_9_clk_uart rise@0.000ns)
  Data Path Delay:        5.733ns  (logic 0.828ns (14.442%)  route 4.905ns (85.558%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 107.058 - 108.500 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         1.625    -0.859    uart_accept/clk_9
    SLICE_X57Y99         FDCE                                         r  uart_accept/receive_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.403 f  uart_accept/receive_cnt_reg[10]/Q
                         net (fo=2, routed)           0.824     0.421    uart_accept/receive_cnt[10]
    SLICE_X57Y98         LUT6 (Prop_lut6_I4_O)        0.124     0.545 f  uart_accept/FSM_sequential_R_state[3]_i_4/O
                         net (fo=16, routed)          1.027     1.572    uart_accept/FSM_sequential_R_state[3]_i_4_n_0
    SLICE_X54Y97         LUT6 (Prop_lut6_I4_O)        0.124     1.696 r  uart_accept/FSM_sequential_state[1]_i_3/O
                         net (fo=11, routed)          1.219     2.916    uart_accept/FSM_sequential_state[1]_i_3_n_0
    SLICE_X46Y97         LUT4 (Prop_lut4_I3_O)        0.124     3.040 r  uart_accept/height[7]_i_1/O
                         net (fo=8, routed)           1.835     4.874    uart_accept/height[7]_i_1_n_0
    SLICE_X11Y91         FDCE                                         r  uart_accept/height_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_9_clk_uart rise edge)
                                                    108.500   108.500 r  
    Y18                                               0.000   108.500 r  clk (IN)
                         net (fo=0)                   0.000   108.500    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   109.974 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   111.136    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322   103.813 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   105.443    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   105.534 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         1.523   107.058    uart_accept/clk_9
    SLICE_X11Y91         FDCE                                         r  uart_accept/height_reg[5]/C
                         clock pessimism              0.489   107.547    
                         clock uncertainty           -0.112   107.435    
    SLICE_X11Y91         FDCE (Setup_fdce_C_CE)      -0.205   107.230    uart_accept/height_reg[5]
  -------------------------------------------------------------------
                         required time                        107.230    
                         arrival time                          -4.874    
  -------------------------------------------------------------------
                         slack                                102.356    

Slack (MET) :             102.356ns  (required time - arrival time)
  Source:                 uart_accept/receive_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Destination:            uart_accept/height_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Path Group:             clk_9_clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            108.500ns  (clk_9_clk_uart rise@108.500ns - clk_9_clk_uart rise@0.000ns)
  Data Path Delay:        5.733ns  (logic 0.828ns (14.442%)  route 4.905ns (85.558%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 107.058 - 108.500 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         1.625    -0.859    uart_accept/clk_9
    SLICE_X57Y99         FDCE                                         r  uart_accept/receive_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.403 f  uart_accept/receive_cnt_reg[10]/Q
                         net (fo=2, routed)           0.824     0.421    uart_accept/receive_cnt[10]
    SLICE_X57Y98         LUT6 (Prop_lut6_I4_O)        0.124     0.545 f  uart_accept/FSM_sequential_R_state[3]_i_4/O
                         net (fo=16, routed)          1.027     1.572    uart_accept/FSM_sequential_R_state[3]_i_4_n_0
    SLICE_X54Y97         LUT6 (Prop_lut6_I4_O)        0.124     1.696 r  uart_accept/FSM_sequential_state[1]_i_3/O
                         net (fo=11, routed)          1.219     2.916    uart_accept/FSM_sequential_state[1]_i_3_n_0
    SLICE_X46Y97         LUT4 (Prop_lut4_I3_O)        0.124     3.040 r  uart_accept/height[7]_i_1/O
                         net (fo=8, routed)           1.835     4.874    uart_accept/height[7]_i_1_n_0
    SLICE_X11Y91         FDCE                                         r  uart_accept/height_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_9_clk_uart rise edge)
                                                    108.500   108.500 r  
    Y18                                               0.000   108.500 r  clk (IN)
                         net (fo=0)                   0.000   108.500    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   109.974 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   111.136    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322   103.813 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   105.443    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   105.534 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         1.523   107.058    uart_accept/clk_9
    SLICE_X11Y91         FDCE                                         r  uart_accept/height_reg[6]/C
                         clock pessimism              0.489   107.547    
                         clock uncertainty           -0.112   107.435    
    SLICE_X11Y91         FDCE (Setup_fdce_C_CE)      -0.205   107.230    uart_accept/height_reg[6]
  -------------------------------------------------------------------
                         required time                        107.230    
                         arrival time                          -4.874    
  -------------------------------------------------------------------
                         slack                                102.356    

Slack (MET) :             102.390ns  (required time - arrival time)
  Source:                 uart_accept/FSM_sequential_R_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Destination:            uart_accept/write_address_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Path Group:             clk_9_clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            108.500ns  (clk_9_clk_uart rise@108.500ns - clk_9_clk_uart rise@0.000ns)
  Data Path Delay:        5.693ns  (logic 0.828ns (14.545%)  route 4.865ns (85.455%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 107.051 - 108.500 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         1.624    -0.860    uart_accept/clk_9
    SLICE_X52Y97         FDCE                                         r  uart_accept/FSM_sequential_R_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDCE (Prop_fdce_C_Q)         0.456    -0.404 f  uart_accept/FSM_sequential_R_state_reg[1]/Q
                         net (fo=27, routed)          1.871     1.467    uart_accept/R_state[1]
    SLICE_X47Y97         LUT2 (Prop_lut2_I0_O)        0.124     1.591 f  uart_accept/frame[7]_i_2/O
                         net (fo=3, routed)           0.757     2.348    uart_accept/frame[7]_i_2_n_0
    SLICE_X46Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.472 r  uart_accept/rgb_data[11]_i_2/O
                         net (fo=2, routed)           0.804     3.276    uart_accept/rgb_data[11]_i_2_n_0
    SLICE_X46Y98         LUT2 (Prop_lut2_I0_O)        0.124     3.400 r  uart_accept/rgb_data[11]_i_1/O
                         net (fo=31, routed)          1.433     4.833    uart_accept/rgb_data[11]_i_1_n_0
    SLICE_X39Y99         FDCE                                         r  uart_accept/write_address_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_9_clk_uart rise edge)
                                                    108.500   108.500 r  
    Y18                                               0.000   108.500 r  clk (IN)
                         net (fo=0)                   0.000   108.500    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   109.974 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   111.136    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322   103.813 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   105.443    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   105.534 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         1.516   107.051    uart_accept/clk_9
    SLICE_X39Y99         FDCE                                         r  uart_accept/write_address_reg[16]/C
                         clock pessimism              0.489   107.540    
                         clock uncertainty           -0.112   107.428    
    SLICE_X39Y99         FDCE (Setup_fdce_C_CE)      -0.205   107.223    uart_accept/write_address_reg[16]
  -------------------------------------------------------------------
                         required time                        107.223    
                         arrival time                          -4.833    
  -------------------------------------------------------------------
                         slack                                102.390    

Slack (MET) :             102.390ns  (required time - arrival time)
  Source:                 uart_accept/FSM_sequential_R_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Destination:            uart_accept/write_address_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Path Group:             clk_9_clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            108.500ns  (clk_9_clk_uart rise@108.500ns - clk_9_clk_uart rise@0.000ns)
  Data Path Delay:        5.693ns  (logic 0.828ns (14.545%)  route 4.865ns (85.455%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 107.051 - 108.500 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         1.624    -0.860    uart_accept/clk_9
    SLICE_X52Y97         FDCE                                         r  uart_accept/FSM_sequential_R_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDCE (Prop_fdce_C_Q)         0.456    -0.404 f  uart_accept/FSM_sequential_R_state_reg[1]/Q
                         net (fo=27, routed)          1.871     1.467    uart_accept/R_state[1]
    SLICE_X47Y97         LUT2 (Prop_lut2_I0_O)        0.124     1.591 f  uart_accept/frame[7]_i_2/O
                         net (fo=3, routed)           0.757     2.348    uart_accept/frame[7]_i_2_n_0
    SLICE_X46Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.472 r  uart_accept/rgb_data[11]_i_2/O
                         net (fo=2, routed)           0.804     3.276    uart_accept/rgb_data[11]_i_2_n_0
    SLICE_X46Y98         LUT2 (Prop_lut2_I0_O)        0.124     3.400 r  uart_accept/rgb_data[11]_i_1/O
                         net (fo=31, routed)          1.433     4.833    uart_accept/rgb_data[11]_i_1_n_0
    SLICE_X39Y99         FDCE                                         r  uart_accept/write_address_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_9_clk_uart rise edge)
                                                    108.500   108.500 r  
    Y18                                               0.000   108.500 r  clk (IN)
                         net (fo=0)                   0.000   108.500    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   109.974 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   111.136    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322   103.813 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   105.443    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   105.534 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         1.516   107.051    uart_accept/clk_9
    SLICE_X39Y99         FDCE                                         r  uart_accept/write_address_reg[17]/C
                         clock pessimism              0.489   107.540    
                         clock uncertainty           -0.112   107.428    
    SLICE_X39Y99         FDCE (Setup_fdce_C_CE)      -0.205   107.223    uart_accept/write_address_reg[17]
  -------------------------------------------------------------------
                         required time                        107.223    
                         arrival time                          -4.833    
  -------------------------------------------------------------------
                         slack                                102.390    

Slack (MET) :             102.390ns  (required time - arrival time)
  Source:                 uart_accept/FSM_sequential_R_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Destination:            uart_accept/write_address_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Path Group:             clk_9_clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            108.500ns  (clk_9_clk_uart rise@108.500ns - clk_9_clk_uart rise@0.000ns)
  Data Path Delay:        5.693ns  (logic 0.828ns (14.545%)  route 4.865ns (85.455%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 107.051 - 108.500 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         1.624    -0.860    uart_accept/clk_9
    SLICE_X52Y97         FDCE                                         r  uart_accept/FSM_sequential_R_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDCE (Prop_fdce_C_Q)         0.456    -0.404 f  uart_accept/FSM_sequential_R_state_reg[1]/Q
                         net (fo=27, routed)          1.871     1.467    uart_accept/R_state[1]
    SLICE_X47Y97         LUT2 (Prop_lut2_I0_O)        0.124     1.591 f  uart_accept/frame[7]_i_2/O
                         net (fo=3, routed)           0.757     2.348    uart_accept/frame[7]_i_2_n_0
    SLICE_X46Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.472 r  uart_accept/rgb_data[11]_i_2/O
                         net (fo=2, routed)           0.804     3.276    uart_accept/rgb_data[11]_i_2_n_0
    SLICE_X46Y98         LUT2 (Prop_lut2_I0_O)        0.124     3.400 r  uart_accept/rgb_data[11]_i_1/O
                         net (fo=31, routed)          1.433     4.833    uart_accept/rgb_data[11]_i_1_n_0
    SLICE_X39Y99         FDCE                                         r  uart_accept/write_address_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_9_clk_uart rise edge)
                                                    108.500   108.500 r  
    Y18                                               0.000   108.500 r  clk (IN)
                         net (fo=0)                   0.000   108.500    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   109.974 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   111.136    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322   103.813 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   105.443    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   105.534 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         1.516   107.051    uart_accept/clk_9
    SLICE_X39Y99         FDCE                                         r  uart_accept/write_address_reg[18]/C
                         clock pessimism              0.489   107.540    
                         clock uncertainty           -0.112   107.428    
    SLICE_X39Y99         FDCE (Setup_fdce_C_CE)      -0.205   107.223    uart_accept/write_address_reg[18]
  -------------------------------------------------------------------
                         required time                        107.223    
                         arrival time                          -4.833    
  -------------------------------------------------------------------
                         slack                                102.390    

Slack (MET) :             102.508ns  (required time - arrival time)
  Source:                 uart_accept/receive_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Destination:            uart_accept/height_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Path Group:             clk_9_clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            108.500ns  (clk_9_clk_uart rise@108.500ns - clk_9_clk_uart rise@0.000ns)
  Data Path Delay:        5.578ns  (logic 0.828ns (14.844%)  route 4.750ns (85.156%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 107.055 - 108.500 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         1.625    -0.859    uart_accept/clk_9
    SLICE_X57Y99         FDCE                                         r  uart_accept/receive_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.403 f  uart_accept/receive_cnt_reg[10]/Q
                         net (fo=2, routed)           0.824     0.421    uart_accept/receive_cnt[10]
    SLICE_X57Y98         LUT6 (Prop_lut6_I4_O)        0.124     0.545 f  uart_accept/FSM_sequential_R_state[3]_i_4/O
                         net (fo=16, routed)          1.027     1.572    uart_accept/FSM_sequential_R_state[3]_i_4_n_0
    SLICE_X54Y97         LUT6 (Prop_lut6_I4_O)        0.124     1.696 r  uart_accept/FSM_sequential_state[1]_i_3/O
                         net (fo=11, routed)          1.219     2.916    uart_accept/FSM_sequential_state[1]_i_3_n_0
    SLICE_X46Y97         LUT4 (Prop_lut4_I3_O)        0.124     3.040 r  uart_accept/height[7]_i_1/O
                         net (fo=8, routed)           1.679     4.719    uart_accept/height[7]_i_1_n_0
    SLICE_X13Y91         FDCE                                         r  uart_accept/height_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_9_clk_uart rise edge)
                                                    108.500   108.500 r  
    Y18                                               0.000   108.500 r  clk (IN)
                         net (fo=0)                   0.000   108.500    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   109.974 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   111.136    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322   103.813 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   105.443    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   105.534 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         1.520   107.055    uart_accept/clk_9
    SLICE_X13Y91         FDCE                                         r  uart_accept/height_reg[4]/C
                         clock pessimism              0.489   107.544    
                         clock uncertainty           -0.112   107.432    
    SLICE_X13Y91         FDCE (Setup_fdce_C_CE)      -0.205   107.227    uart_accept/height_reg[4]
  -------------------------------------------------------------------
                         required time                        107.227    
                         arrival time                          -4.719    
  -------------------------------------------------------------------
                         slack                                102.508    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 uart_accept/R_para_data_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Destination:            uart_accept/rgb_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Path Group:             clk_9_clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_9_clk_uart rise@0.000ns - clk_9_clk_uart rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.760%)  route 0.289ns (67.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         0.561    -0.542    uart_accept/clk_9
    SLICE_X52Y100        FDCE                                         r  uart_accept/R_para_data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  uart_accept/R_para_data_reg_reg[6]/Q
                         net (fo=10, routed)          0.289    -0.111    uart_accept/R_para_data_reg[6]
    SLICE_X47Y96         FDCE                                         r  uart_accept/rgb_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_9_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         0.835    -0.777    uart_accept/clk_9
    SLICE_X47Y96         FDCE                                         r  uart_accept/rgb_data_reg[2]/C
                         clock pessimism              0.510    -0.268    
    SLICE_X47Y96         FDCE (Hold_fdce_C_D)         0.070    -0.198    uart_accept/rgb_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 uart_accept/R_para_data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Destination:            uart_accept/frame_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Path Group:             clk_9_clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_9_clk_uart rise@0.000ns - clk_9_clk_uart rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.344%)  route 0.295ns (67.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         0.563    -0.540    uart_accept/clk_9
    SLICE_X49Y100        FDCE                                         r  uart_accept/R_para_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  uart_accept/R_para_data_reg_reg[0]/Q
                         net (fo=9, routed)           0.295    -0.104    uart_accept/R_para_data_reg[0]
    SLICE_X36Y98         FDCE                                         r  uart_accept/frame_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_9_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         0.840    -0.772    uart_accept/clk_9
    SLICE_X36Y98         FDCE                                         r  uart_accept/frame_reg[0]/C
                         clock pessimism              0.510    -0.263    
    SLICE_X36Y98         FDCE (Hold_fdce_C_D)         0.070    -0.193    uart_accept/frame_reg[0]
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 uart_accept/rx_reg3_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Destination:            uart_accept/R_para_data_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Path Group:             clk_9_clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_9_clk_uart rise@0.000ns - clk_9_clk_uart rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.547%)  route 0.352ns (65.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.541    uart_accept/clk_9
    SLICE_X52Y96         FDCE                                         r  uart_accept/rx_reg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  uart_accept/rx_reg3_reg/Q
                         net (fo=9, routed)           0.352    -0.047    uart_accept/p_7_in[0]
    SLICE_X50Y99         LUT6 (Prop_lut6_I1_O)        0.045    -0.002 r  uart_accept/R_para_data_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.002    uart_accept/R_para_data_reg[7]_i_1_n_0
    SLICE_X50Y99         FDCE                                         r  uart_accept/R_para_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_9_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         0.834    -0.778    uart_accept/clk_9
    SLICE_X50Y99         FDCE                                         r  uart_accept/R_para_data_reg_reg[7]/C
                         clock pessimism              0.505    -0.274    
    SLICE_X50Y99         FDCE (Hold_fdce_C_D)         0.120    -0.154    uart_accept/R_para_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                          -0.002    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uart_accept/R_para_data_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Destination:            uart_accept/rg_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Path Group:             clk_9_clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_9_clk_uart rise@0.000ns - clk_9_clk_uart rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.164ns (33.832%)  route 0.321ns (66.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         0.564    -0.539    uart_accept/clk_9
    SLICE_X50Y97         FDCE                                         r  uart_accept/R_para_data_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  uart_accept/R_para_data_reg_reg[5]/Q
                         net (fo=10, routed)          0.321    -0.054    uart_accept/R_para_data_reg[5]
    SLICE_X46Y100        FDRE                                         r  uart_accept/rg_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_9_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         0.833    -0.778    uart_accept/clk_9
    SLICE_X46Y100        FDRE                                         r  uart_accept/rg_data_reg[5]/C
                         clock pessimism              0.510    -0.269    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.063    -0.206    uart_accept/rg_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 uart_accept/FSM_sequential_R_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Destination:            uart_accept/FSM_sequential_R_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Path Group:             clk_9_clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_9_clk_uart rise@0.000ns - clk_9_clk_uart rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.315%)  route 0.356ns (65.685%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         0.563    -0.540    uart_accept/clk_9
    SLICE_X52Y99         FDCE                                         r  uart_accept/FSM_sequential_R_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  uart_accept/FSM_sequential_R_state_reg[2]/Q
                         net (fo=29, routed)          0.356    -0.043    uart_accept/R_state[2]
    SLICE_X50Y98         LUT5 (Prop_lut5_I2_O)        0.045     0.002 r  uart_accept//FSM_sequential_R_state[3]_i_2/O
                         net (fo=1, routed)           0.000     0.002    uart_accept//FSM_sequential_R_state[3]_i_2_n_0
    SLICE_X50Y98         FDCE                                         r  uart_accept/FSM_sequential_R_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_9_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         0.834    -0.778    uart_accept/clk_9
    SLICE_X50Y98         FDCE                                         r  uart_accept/FSM_sequential_R_state_reg[3]/C
                         clock pessimism              0.505    -0.274    
    SLICE_X50Y98         FDCE (Hold_fdce_C_D)         0.120    -0.154    uart_accept/FSM_sequential_R_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 uart_accept/rx_reg0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Destination:            uart_accept/rx_reg1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Path Group:             clk_9_clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_9_clk_uart rise@0.000ns - clk_9_clk_uart rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.164ns (32.487%)  route 0.341ns (67.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         0.563    -0.540    uart_accept/clk_9
    SLICE_X50Y95         FDCE                                         r  uart_accept/rx_reg0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.164    -0.376 r  uart_accept/rx_reg0_reg/Q
                         net (fo=1, routed)           0.341    -0.035    uart_accept/rx_reg0
    SLICE_X52Y96         FDCE                                         r  uart_accept/rx_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_9_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         0.832    -0.780    uart_accept/clk_9
    SLICE_X52Y96         FDCE                                         r  uart_accept/rx_reg1_reg/C
                         clock pessimism              0.505    -0.276    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.075    -0.201    uart_accept/rx_reg1_reg
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 uart_accept/R_para_data_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Destination:            uart_accept/rg_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Path Group:             clk_9_clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_9_clk_uart rise@0.000ns - clk_9_clk_uart rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.141ns (27.387%)  route 0.374ns (72.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         0.561    -0.542    uart_accept/clk_9
    SLICE_X53Y100        FDCE                                         r  uart_accept/R_para_data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  uart_accept/R_para_data_reg_reg[2]/Q
                         net (fo=9, routed)           0.374    -0.027    uart_accept/R_para_data_reg[2]
    SLICE_X46Y100        FDRE                                         r  uart_accept/rg_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_9_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         0.833    -0.778    uart_accept/clk_9
    SLICE_X46Y100        FDRE                                         r  uart_accept/rg_data_reg[2]/C
                         clock pessimism              0.505    -0.274    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.075    -0.199    uart_accept/rg_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 uart_accept/R_para_data_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Destination:            uart_accept/O_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Path Group:             clk_9_clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_9_clk_uart rise@0.000ns - clk_9_clk_uart rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.141ns (27.371%)  route 0.374ns (72.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         0.565    -0.538    uart_accept/clk_9
    SLICE_X49Y97         FDCE                                         r  uart_accept/R_para_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  uart_accept/R_para_data_reg_reg[1]/Q
                         net (fo=9, routed)           0.374    -0.022    uart_accept/R_para_data_reg[1]
    SLICE_X28Y101        FDCE                                         r  uart_accept/O_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_9_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         0.838    -0.773    uart_accept/clk_9
    SLICE_X28Y101        FDCE                                         r  uart_accept/O_data_reg[1]/C
                         clock pessimism              0.510    -0.264    
    SLICE_X28Y101        FDCE (Hold_fdce_C_D)         0.066    -0.198    uart_accept/O_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 uart_accept/FSM_sequential_R_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Destination:            uart_accept/FSM_sequential_R_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Path Group:             clk_9_clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_9_clk_uart rise@0.000ns - clk_9_clk_uart rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.209ns (38.635%)  route 0.332ns (61.365%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         0.564    -0.539    uart_accept/clk_9
    SLICE_X50Y98         FDCE                                         r  uart_accept/FSM_sequential_R_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  uart_accept/FSM_sequential_R_state_reg[0]/Q
                         net (fo=29, routed)          0.332    -0.043    uart_accept/R_state[0]
    SLICE_X52Y97         LUT4 (Prop_lut4_I1_O)        0.045     0.002 r  uart_accept//FSM_sequential_R_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.002    uart_accept//FSM_sequential_R_state[1]_i_1_n_0
    SLICE_X52Y97         FDCE                                         r  uart_accept/FSM_sequential_R_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_9_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         0.833    -0.779    uart_accept/clk_9
    SLICE_X52Y97         FDCE                                         r  uart_accept/FSM_sequential_R_state_reg[1]/C
                         clock pessimism              0.505    -0.275    
    SLICE_X52Y97         FDCE (Hold_fdce_C_D)         0.091    -0.184    uart_accept/FSM_sequential_R_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 uart_accept/rg_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Destination:            uart_accept/rgb_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Path Group:             clk_9_clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_9_clk_uart rise@0.000ns - clk_9_clk_uart rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         0.563    -0.540    uart_accept/clk_9
    SLICE_X46Y100        FDRE                                         r  uart_accept/rg_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  uart_accept/rg_data_reg[3]/Q
                         net (fo=1, routed)           0.110    -0.266    uart_accept/rg_data[3]
    SLICE_X47Y100        FDCE                                         r  uart_accept/rgb_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_9_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         0.833    -0.778    uart_accept/clk_9
    SLICE_X47Y100        FDCE                                         r  uart_accept/rgb_data_reg[7]/C
                         clock pessimism              0.252    -0.527    
    SLICE_X47Y100        FDCE (Hold_fdce_C_D)         0.072    -0.455    uart_accept/rgb_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_9_clk_uart
Waveform(ns):       { 0.000 54.250 }
Period(ns):         108.500
Sources:            { uart_clk_9/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         108.500     106.345    BUFGCTRL_X0Y1    uart_clk_9/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         108.500     107.251    MMCME2_ADV_X0Y1  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         108.500     107.500    SLICE_X53Y100    uart_accept/R_para_data_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         108.500     107.500    SLICE_X50Y99     uart_accept/R_para_data_reg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         108.500     107.500    SLICE_X50Y100    uart_accept/R_para_data_reg_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         108.500     107.500    SLICE_X50Y97     uart_accept/R_para_data_reg_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         108.500     107.500    SLICE_X52Y100    uart_accept/R_para_data_reg_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         108.500     107.500    SLICE_X50Y99     uart_accept/R_para_data_reg_reg[7]/C
Min Period        n/a     FDCE/C              n/a            1.000         108.500     107.500    SLICE_X52Y96     uart_accept/R_receiving_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         108.500     107.500    SLICE_X47Y97     uart_accept/accept_count_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       108.500     104.860    MMCME2_ADV_X0Y1  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         54.250      53.750     SLICE_X47Y96     uart_accept/rgb_data_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         54.250      53.750     SLICE_X53Y100    uart_accept/R_para_data_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         54.250      53.750     SLICE_X50Y99     uart_accept/R_para_data_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         54.250      53.750     SLICE_X50Y97     uart_accept/R_para_data_reg_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         54.250      53.750     SLICE_X52Y100    uart_accept/R_para_data_reg_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         54.250      53.750     SLICE_X50Y99     uart_accept/R_para_data_reg_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         54.250      53.750     SLICE_X52Y96     uart_accept/R_receiving_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         54.250      53.750     SLICE_X47Y97     uart_accept/accept_count_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         54.250      53.750     SLICE_X47Y97     uart_accept/accept_count_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         54.250      53.750     SLICE_X29Y101    uart_accept/frame_reg[0]_lopt_replica/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         54.250      53.750     SLICE_X53Y100    uart_accept/R_para_data_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         54.250      53.750     SLICE_X50Y99     uart_accept/R_para_data_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         54.250      53.750     SLICE_X50Y99     uart_accept/R_para_data_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         54.250      53.750     SLICE_X50Y100    uart_accept/R_para_data_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         54.250      53.750     SLICE_X50Y97     uart_accept/R_para_data_reg_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         54.250      53.750     SLICE_X50Y97     uart_accept/R_para_data_reg_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         54.250      53.750     SLICE_X52Y100    uart_accept/R_para_data_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         54.250      53.750     SLICE_X50Y99     uart_accept/R_para_data_reg_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         54.250      53.750     SLICE_X50Y99     uart_accept/R_para_data_reg_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         54.250      53.750     SLICE_X52Y96     uart_accept/R_receiving_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_uart
  To Clock:  clkfbout_clk_uart

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_uart
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { uart_clk_9/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    uart_clk_9/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  uart_clk_9/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  uart_clk_9/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  uart_clk_9/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  uart_clk_9/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_9_clk_uart
  To Clock:  clk_25_clk_uart

Setup :         3019  Failing Endpoints,  Worst Slack      -14.220ns,  Total Violation   -14961.272ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -14.220ns  (required time - arrival time)
  Source:                 uart_accept/width_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Destination:            uart_read/read_address_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (clk_25_clk_uart rise@760.000ns - clk_9_clk_uart rise@759.500ns)
  Data Path Delay:        14.312ns  (logic 11.125ns (77.734%)  route 3.187ns (22.266%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 758.557 - 760.000 ) 
    Source Clock Delay      (SCD):    -0.839ns = ( 758.661 - 759.500 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9_clk_uart rise edge)
                                                    759.500   759.500 r  
    Y18                                               0.000   759.500 r  clk (IN)
                         net (fo=0)                   0.000   759.500    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   761.045 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   762.278    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069   755.209 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   756.920    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   757.016 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         1.645   758.661    uart_accept/clk_9
    SLICE_X11Y94         FDCE                                         r  uart_accept/width_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y94         FDCE (Prop_fdce_C_Q)         0.456   759.117 r  uart_accept/width_reg[13]/Q
                         net (fo=3, routed)           0.684   759.801    uart_read/A[13]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[13]_P[18])
                                                      3.841   763.642 r  uart_read/read_address8/P[18]
                         net (fo=1, routed)           0.777   764.419    uart_read/read_address8_n_87
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_A[18]_PCOUT[47])
                                                      4.036   768.455 r  uart_read/read_address3/PCOUT[47]
                         net (fo=1, routed)           0.002   768.457    uart_read/read_address3_n_106
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518   769.975 r  uart_read/read_address3__0/P[3]
                         net (fo=3, routed)           0.850   770.825    uart_read/P[3]
    SLICE_X11Y96         LUT4 (Prop_lut4_I2_O)        0.124   770.949 r  uart_read/read_address2_carry_i_7/O
                         net (fo=1, routed)           0.000   770.949    uart_read/read_address2_carry_i_7_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   771.499 r  uart_read/read_address2_carry/CO[3]
                         net (fo=1, routed)           0.000   771.499    uart_read/read_address2_carry_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   771.613 r  uart_read/read_address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   771.613    uart_read/read_address2_carry__0_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   771.770 r  uart_read/read_address2_carry__1/CO[1]
                         net (fo=19, routed)          0.874   772.644    uart_read/read_address2_carry__1_n_2
    SLICE_X13Y99         LUT6 (Prop_lut6_I2_O)        0.329   772.973 r  uart_read/read_address[8]_i_1/O
                         net (fo=1, routed)           0.000   772.973    uart_read/read_address[8]_i_1_n_0
    SLICE_X13Y99         FDCE                                         r  uart_read/read_address_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_uart rise edge)
                                                    760.000   760.000 r  
    Y18                                               0.000   760.000 r  clk (IN)
                         net (fo=0)                   0.000   760.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   761.474 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   762.636    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   755.313 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   756.943    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   757.034 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         1.522   758.557    uart_read/CLK
    SLICE_X13Y99         FDCE                                         r  uart_read/read_address_reg[8]/C
                         clock pessimism              0.396   758.953    
                         clock uncertainty           -0.232   758.721    
    SLICE_X13Y99         FDCE (Setup_fdce_C_D)        0.032   758.753    uart_read/read_address_reg[8]
  -------------------------------------------------------------------
                         required time                        758.753    
                         arrival time                        -772.973    
  -------------------------------------------------------------------
                         slack                                -14.220    

Slack (VIOLATED) :        -14.131ns  (required time - arrival time)
  Source:                 uart_accept/width_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Destination:            uart_read/read_address_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (clk_25_clk_uart rise@760.000ns - clk_9_clk_uart rise@759.500ns)
  Data Path Delay:        14.222ns  (logic 11.125ns (78.226%)  route 3.097ns (21.774%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 758.557 - 760.000 ) 
    Source Clock Delay      (SCD):    -0.839ns = ( 758.661 - 759.500 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9_clk_uart rise edge)
                                                    759.500   759.500 r  
    Y18                                               0.000   759.500 r  clk (IN)
                         net (fo=0)                   0.000   759.500    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   761.045 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   762.278    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069   755.209 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   756.920    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   757.016 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         1.645   758.661    uart_accept/clk_9
    SLICE_X11Y94         FDCE                                         r  uart_accept/width_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y94         FDCE (Prop_fdce_C_Q)         0.456   759.117 r  uart_accept/width_reg[13]/Q
                         net (fo=3, routed)           0.684   759.801    uart_read/A[13]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[13]_P[18])
                                                      3.841   763.642 r  uart_read/read_address8/P[18]
                         net (fo=1, routed)           0.777   764.419    uart_read/read_address8_n_87
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_A[18]_PCOUT[47])
                                                      4.036   768.455 r  uart_read/read_address3/PCOUT[47]
                         net (fo=1, routed)           0.002   768.457    uart_read/read_address3_n_106
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518   769.975 r  uart_read/read_address3__0/P[3]
                         net (fo=3, routed)           0.850   770.825    uart_read/P[3]
    SLICE_X11Y96         LUT4 (Prop_lut4_I2_O)        0.124   770.949 r  uart_read/read_address2_carry_i_7/O
                         net (fo=1, routed)           0.000   770.949    uart_read/read_address2_carry_i_7_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   771.499 r  uart_read/read_address2_carry/CO[3]
                         net (fo=1, routed)           0.000   771.499    uart_read/read_address2_carry_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   771.613 r  uart_read/read_address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   771.613    uart_read/read_address2_carry__0_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   771.770 r  uart_read/read_address2_carry__1/CO[1]
                         net (fo=19, routed)          0.784   772.554    uart_read/read_address2_carry__1_n_2
    SLICE_X9Y98          LUT6 (Prop_lut6_I2_O)        0.329   772.883 r  uart_read/read_address[17]_i_1/O
                         net (fo=1, routed)           0.000   772.883    uart_read/read_address[17]_i_1_n_0
    SLICE_X9Y98          FDCE                                         r  uart_read/read_address_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_uart rise edge)
                                                    760.000   760.000 r  
    Y18                                               0.000   760.000 r  clk (IN)
                         net (fo=0)                   0.000   760.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   761.474 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   762.636    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   755.313 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   756.943    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   757.034 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         1.522   758.557    uart_read/CLK
    SLICE_X9Y98          FDCE                                         r  uart_read/read_address_reg[17]/C
                         clock pessimism              0.396   758.953    
                         clock uncertainty           -0.232   758.721    
    SLICE_X9Y98          FDCE (Setup_fdce_C_D)        0.031   758.752    uart_read/read_address_reg[17]
  -------------------------------------------------------------------
                         required time                        758.752    
                         arrival time                        -772.883    
  -------------------------------------------------------------------
                         slack                                -14.131    

Slack (VIOLATED) :        -14.052ns  (required time - arrival time)
  Source:                 uart_accept/width_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Destination:            uart_read/read_address_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (clk_25_clk_uart rise@760.000ns - clk_9_clk_uart rise@759.500ns)
  Data Path Delay:        14.141ns  (logic 11.125ns (78.673%)  route 3.016ns (21.327%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 758.557 - 760.000 ) 
    Source Clock Delay      (SCD):    -0.839ns = ( 758.661 - 759.500 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9_clk_uart rise edge)
                                                    759.500   759.500 r  
    Y18                                               0.000   759.500 r  clk (IN)
                         net (fo=0)                   0.000   759.500    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   761.045 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   762.278    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069   755.209 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   756.920    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   757.016 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         1.645   758.661    uart_accept/clk_9
    SLICE_X11Y94         FDCE                                         r  uart_accept/width_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y94         FDCE (Prop_fdce_C_Q)         0.456   759.117 r  uart_accept/width_reg[13]/Q
                         net (fo=3, routed)           0.684   759.801    uart_read/A[13]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[13]_P[18])
                                                      3.841   763.642 r  uart_read/read_address8/P[18]
                         net (fo=1, routed)           0.777   764.419    uart_read/read_address8_n_87
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_A[18]_PCOUT[47])
                                                      4.036   768.455 r  uart_read/read_address3/PCOUT[47]
                         net (fo=1, routed)           0.002   768.457    uart_read/read_address3_n_106
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518   769.975 r  uart_read/read_address3__0/P[3]
                         net (fo=3, routed)           0.850   770.825    uart_read/P[3]
    SLICE_X11Y96         LUT4 (Prop_lut4_I2_O)        0.124   770.949 r  uart_read/read_address2_carry_i_7/O
                         net (fo=1, routed)           0.000   770.949    uart_read/read_address2_carry_i_7_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   771.499 r  uart_read/read_address2_carry/CO[3]
                         net (fo=1, routed)           0.000   771.499    uart_read/read_address2_carry_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   771.613 r  uart_read/read_address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   771.613    uart_read/read_address2_carry__0_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   771.770 r  uart_read/read_address2_carry__1/CO[1]
                         net (fo=19, routed)          0.703   772.473    uart_read/read_address2_carry__1_n_2
    SLICE_X9Y98          LUT6 (Prop_lut6_I2_O)        0.329   772.802 r  uart_read/read_address[15]_i_1/O
                         net (fo=1, routed)           0.000   772.802    uart_read/read_address[15]_i_1_n_0
    SLICE_X9Y98          FDCE                                         r  uart_read/read_address_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_uart rise edge)
                                                    760.000   760.000 r  
    Y18                                               0.000   760.000 r  clk (IN)
                         net (fo=0)                   0.000   760.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   761.474 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   762.636    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   755.313 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   756.943    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   757.034 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         1.522   758.557    uart_read/CLK
    SLICE_X9Y98          FDCE                                         r  uart_read/read_address_reg[15]/C
                         clock pessimism              0.396   758.953    
                         clock uncertainty           -0.232   758.721    
    SLICE_X9Y98          FDCE (Setup_fdce_C_D)        0.029   758.750    uart_read/read_address_reg[15]
  -------------------------------------------------------------------
                         required time                        758.750    
                         arrival time                        -772.802    
  -------------------------------------------------------------------
                         slack                                -14.052    

Slack (VIOLATED) :        -14.051ns  (required time - arrival time)
  Source:                 uart_accept/width_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Destination:            uart_read/read_address_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (clk_25_clk_uart rise@760.000ns - clk_9_clk_uart rise@759.500ns)
  Data Path Delay:        14.142ns  (logic 11.125ns (78.667%)  route 3.017ns (21.333%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 758.557 - 760.000 ) 
    Source Clock Delay      (SCD):    -0.839ns = ( 758.661 - 759.500 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9_clk_uart rise edge)
                                                    759.500   759.500 r  
    Y18                                               0.000   759.500 r  clk (IN)
                         net (fo=0)                   0.000   759.500    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   761.045 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   762.278    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069   755.209 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   756.920    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   757.016 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         1.645   758.661    uart_accept/clk_9
    SLICE_X11Y94         FDCE                                         r  uart_accept/width_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y94         FDCE (Prop_fdce_C_Q)         0.456   759.117 r  uart_accept/width_reg[13]/Q
                         net (fo=3, routed)           0.684   759.801    uart_read/A[13]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[13]_P[18])
                                                      3.841   763.642 r  uart_read/read_address8/P[18]
                         net (fo=1, routed)           0.777   764.419    uart_read/read_address8_n_87
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_A[18]_PCOUT[47])
                                                      4.036   768.455 r  uart_read/read_address3/PCOUT[47]
                         net (fo=1, routed)           0.002   768.457    uart_read/read_address3_n_106
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518   769.975 r  uart_read/read_address3__0/P[3]
                         net (fo=3, routed)           0.850   770.825    uart_read/P[3]
    SLICE_X11Y96         LUT4 (Prop_lut4_I2_O)        0.124   770.949 r  uart_read/read_address2_carry_i_7/O
                         net (fo=1, routed)           0.000   770.949    uart_read/read_address2_carry_i_7_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   771.499 r  uart_read/read_address2_carry/CO[3]
                         net (fo=1, routed)           0.000   771.499    uart_read/read_address2_carry_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   771.613 r  uart_read/read_address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   771.613    uart_read/read_address2_carry__0_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   771.770 r  uart_read/read_address2_carry__1/CO[1]
                         net (fo=19, routed)          0.704   772.474    uart_read/read_address2_carry__1_n_2
    SLICE_X13Y97         LUT6 (Prop_lut6_I2_O)        0.329   772.803 r  uart_read/read_address[5]_i_1/O
                         net (fo=1, routed)           0.000   772.803    uart_read/read_address[5]_i_1_n_0
    SLICE_X13Y97         FDCE                                         r  uart_read/read_address_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_uart rise edge)
                                                    760.000   760.000 r  
    Y18                                               0.000   760.000 r  clk (IN)
                         net (fo=0)                   0.000   760.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   761.474 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   762.636    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   755.313 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   756.943    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   757.034 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         1.522   758.557    uart_read/CLK
    SLICE_X13Y97         FDCE                                         r  uart_read/read_address_reg[5]/C
                         clock pessimism              0.396   758.953    
                         clock uncertainty           -0.232   758.721    
    SLICE_X13Y97         FDCE (Setup_fdce_C_D)        0.031   758.752    uart_read/read_address_reg[5]
  -------------------------------------------------------------------
                         required time                        758.752    
                         arrival time                        -772.803    
  -------------------------------------------------------------------
                         slack                                -14.051    

Slack (VIOLATED) :        -14.049ns  (required time - arrival time)
  Source:                 uart_accept/width_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Destination:            uart_read/read_address_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (clk_25_clk_uart rise@760.000ns - clk_9_clk_uart rise@759.500ns)
  Data Path Delay:        14.141ns  (logic 11.125ns (78.672%)  route 3.016ns (21.328%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 758.557 - 760.000 ) 
    Source Clock Delay      (SCD):    -0.839ns = ( 758.661 - 759.500 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9_clk_uart rise edge)
                                                    759.500   759.500 r  
    Y18                                               0.000   759.500 r  clk (IN)
                         net (fo=0)                   0.000   759.500    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   761.045 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   762.278    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069   755.209 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   756.920    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   757.016 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         1.645   758.661    uart_accept/clk_9
    SLICE_X11Y94         FDCE                                         r  uart_accept/width_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y94         FDCE (Prop_fdce_C_Q)         0.456   759.117 r  uart_accept/width_reg[13]/Q
                         net (fo=3, routed)           0.684   759.801    uart_read/A[13]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[13]_P[18])
                                                      3.841   763.642 r  uart_read/read_address8/P[18]
                         net (fo=1, routed)           0.777   764.419    uart_read/read_address8_n_87
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_A[18]_PCOUT[47])
                                                      4.036   768.455 r  uart_read/read_address3/PCOUT[47]
                         net (fo=1, routed)           0.002   768.457    uart_read/read_address3_n_106
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518   769.975 r  uart_read/read_address3__0/P[3]
                         net (fo=3, routed)           0.850   770.825    uart_read/P[3]
    SLICE_X11Y96         LUT4 (Prop_lut4_I2_O)        0.124   770.949 r  uart_read/read_address2_carry_i_7/O
                         net (fo=1, routed)           0.000   770.949    uart_read/read_address2_carry_i_7_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   771.499 r  uart_read/read_address2_carry/CO[3]
                         net (fo=1, routed)           0.000   771.499    uart_read/read_address2_carry_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   771.613 r  uart_read/read_address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   771.613    uart_read/read_address2_carry__0_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   771.770 r  uart_read/read_address2_carry__1/CO[1]
                         net (fo=19, routed)          0.703   772.473    uart_read/read_address2_carry__1_n_2
    SLICE_X13Y97         LUT6 (Prop_lut6_I2_O)        0.329   772.802 r  uart_read/read_address[4]_i_1/O
                         net (fo=1, routed)           0.000   772.802    uart_read/read_address[4]_i_1_n_0
    SLICE_X13Y97         FDCE                                         r  uart_read/read_address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_uart rise edge)
                                                    760.000   760.000 r  
    Y18                                               0.000   760.000 r  clk (IN)
                         net (fo=0)                   0.000   760.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   761.474 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   762.636    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   755.313 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   756.943    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   757.034 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         1.522   758.557    uart_read/CLK
    SLICE_X13Y97         FDCE                                         r  uart_read/read_address_reg[4]/C
                         clock pessimism              0.396   758.953    
                         clock uncertainty           -0.232   758.721    
    SLICE_X13Y97         FDCE (Setup_fdce_C_D)        0.032   758.753    uart_read/read_address_reg[4]
  -------------------------------------------------------------------
                         required time                        758.753    
                         arrival time                        -772.802    
  -------------------------------------------------------------------
                         slack                                -14.049    

Slack (VIOLATED) :        -14.023ns  (required time - arrival time)
  Source:                 uart_accept/width_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Destination:            uart_read/read_address_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (clk_25_clk_uart rise@760.000ns - clk_9_clk_uart rise@759.500ns)
  Data Path Delay:        14.114ns  (logic 11.125ns (78.822%)  route 2.989ns (21.178%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 758.557 - 760.000 ) 
    Source Clock Delay      (SCD):    -0.839ns = ( 758.661 - 759.500 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9_clk_uart rise edge)
                                                    759.500   759.500 r  
    Y18                                               0.000   759.500 r  clk (IN)
                         net (fo=0)                   0.000   759.500    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   761.045 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   762.278    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069   755.209 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   756.920    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   757.016 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         1.645   758.661    uart_accept/clk_9
    SLICE_X11Y94         FDCE                                         r  uart_accept/width_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y94         FDCE (Prop_fdce_C_Q)         0.456   759.117 r  uart_accept/width_reg[13]/Q
                         net (fo=3, routed)           0.684   759.801    uart_read/A[13]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[13]_P[18])
                                                      3.841   763.642 r  uart_read/read_address8/P[18]
                         net (fo=1, routed)           0.777   764.419    uart_read/read_address8_n_87
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_A[18]_PCOUT[47])
                                                      4.036   768.455 r  uart_read/read_address3/PCOUT[47]
                         net (fo=1, routed)           0.002   768.457    uart_read/read_address3_n_106
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518   769.975 r  uart_read/read_address3__0/P[3]
                         net (fo=3, routed)           0.850   770.825    uart_read/P[3]
    SLICE_X11Y96         LUT4 (Prop_lut4_I2_O)        0.124   770.949 r  uart_read/read_address2_carry_i_7/O
                         net (fo=1, routed)           0.000   770.949    uart_read/read_address2_carry_i_7_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   771.499 r  uart_read/read_address2_carry/CO[3]
                         net (fo=1, routed)           0.000   771.499    uart_read/read_address2_carry_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   771.613 r  uart_read/read_address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   771.613    uart_read/read_address2_carry__0_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   771.770 r  uart_read/read_address2_carry__1/CO[1]
                         net (fo=19, routed)          0.676   772.446    uart_read/read_address2_carry__1_n_2
    SLICE_X13Y99         LUT6 (Prop_lut6_I2_O)        0.329   772.775 r  uart_read/read_address[16]_i_1/O
                         net (fo=1, routed)           0.000   772.775    uart_read/read_address[16]_i_1_n_0
    SLICE_X13Y99         FDCE                                         r  uart_read/read_address_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_uart rise edge)
                                                    760.000   760.000 r  
    Y18                                               0.000   760.000 r  clk (IN)
                         net (fo=0)                   0.000   760.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   761.474 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   762.636    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   755.313 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   756.943    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   757.034 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         1.522   758.557    uart_read/CLK
    SLICE_X13Y99         FDCE                                         r  uart_read/read_address_reg[16]/C
                         clock pessimism              0.396   758.953    
                         clock uncertainty           -0.232   758.721    
    SLICE_X13Y99         FDCE (Setup_fdce_C_D)        0.031   758.752    uart_read/read_address_reg[16]
  -------------------------------------------------------------------
                         required time                        758.752    
                         arrival time                        -772.775    
  -------------------------------------------------------------------
                         slack                                -14.023    

Slack (VIOLATED) :        -13.980ns  (required time - arrival time)
  Source:                 uart_accept/width_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Destination:            uart_read/read_address_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (clk_25_clk_uart rise@760.000ns - clk_9_clk_uart rise@759.500ns)
  Data Path Delay:        14.070ns  (logic 11.125ns (79.067%)  route 2.945ns (20.933%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 758.557 - 760.000 ) 
    Source Clock Delay      (SCD):    -0.839ns = ( 758.661 - 759.500 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9_clk_uart rise edge)
                                                    759.500   759.500 r  
    Y18                                               0.000   759.500 r  clk (IN)
                         net (fo=0)                   0.000   759.500    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   761.045 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   762.278    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069   755.209 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   756.920    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   757.016 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         1.645   758.661    uart_accept/clk_9
    SLICE_X11Y94         FDCE                                         r  uart_accept/width_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y94         FDCE (Prop_fdce_C_Q)         0.456   759.117 r  uart_accept/width_reg[13]/Q
                         net (fo=3, routed)           0.684   759.801    uart_read/A[13]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[13]_P[18])
                                                      3.841   763.642 r  uart_read/read_address8/P[18]
                         net (fo=1, routed)           0.777   764.419    uart_read/read_address8_n_87
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_A[18]_PCOUT[47])
                                                      4.036   768.455 r  uart_read/read_address3/PCOUT[47]
                         net (fo=1, routed)           0.002   768.457    uart_read/read_address3_n_106
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518   769.975 r  uart_read/read_address3__0/P[3]
                         net (fo=3, routed)           0.850   770.825    uart_read/P[3]
    SLICE_X11Y96         LUT4 (Prop_lut4_I2_O)        0.124   770.949 r  uart_read/read_address2_carry_i_7/O
                         net (fo=1, routed)           0.000   770.949    uart_read/read_address2_carry_i_7_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   771.499 r  uart_read/read_address2_carry/CO[3]
                         net (fo=1, routed)           0.000   771.499    uart_read/read_address2_carry_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   771.613 r  uart_read/read_address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   771.613    uart_read/read_address2_carry__0_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   771.770 r  uart_read/read_address2_carry__1/CO[1]
                         net (fo=19, routed)          0.633   772.402    uart_read/read_address2_carry__1_n_2
    SLICE_X13Y98         LUT6 (Prop_lut6_I2_O)        0.329   772.731 r  uart_read/read_address[1]_i_1/O
                         net (fo=1, routed)           0.000   772.731    uart_read/read_address[1]_i_1_n_0
    SLICE_X13Y98         FDCE                                         r  uart_read/read_address_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_uart rise edge)
                                                    760.000   760.000 r  
    Y18                                               0.000   760.000 r  clk (IN)
                         net (fo=0)                   0.000   760.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   761.474 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   762.636    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   755.313 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   756.943    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   757.034 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         1.522   758.557    uart_read/CLK
    SLICE_X13Y98         FDCE                                         r  uart_read/read_address_reg[1]/C
                         clock pessimism              0.396   758.953    
                         clock uncertainty           -0.232   758.721    
    SLICE_X13Y98         FDCE (Setup_fdce_C_D)        0.031   758.752    uart_read/read_address_reg[1]
  -------------------------------------------------------------------
                         required time                        758.752    
                         arrival time                        -772.731    
  -------------------------------------------------------------------
                         slack                                -13.980    

Slack (VIOLATED) :        -13.942ns  (required time - arrival time)
  Source:                 uart_accept/width_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Destination:            uart_read/read_address_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (clk_25_clk_uart rise@760.000ns - clk_9_clk_uart rise@759.500ns)
  Data Path Delay:        14.034ns  (logic 11.125ns (79.272%)  route 2.909ns (20.728%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 758.557 - 760.000 ) 
    Source Clock Delay      (SCD):    -0.839ns = ( 758.661 - 759.500 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9_clk_uart rise edge)
                                                    759.500   759.500 r  
    Y18                                               0.000   759.500 r  clk (IN)
                         net (fo=0)                   0.000   759.500    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   761.045 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   762.278    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069   755.209 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   756.920    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   757.016 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         1.645   758.661    uart_accept/clk_9
    SLICE_X11Y94         FDCE                                         r  uart_accept/width_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y94         FDCE (Prop_fdce_C_Q)         0.456   759.117 r  uart_accept/width_reg[13]/Q
                         net (fo=3, routed)           0.684   759.801    uart_read/A[13]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[13]_P[18])
                                                      3.841   763.642 r  uart_read/read_address8/P[18]
                         net (fo=1, routed)           0.777   764.419    uart_read/read_address8_n_87
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_A[18]_PCOUT[47])
                                                      4.036   768.455 r  uart_read/read_address3/PCOUT[47]
                         net (fo=1, routed)           0.002   768.457    uart_read/read_address3_n_106
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518   769.975 r  uart_read/read_address3__0/P[3]
                         net (fo=3, routed)           0.850   770.825    uart_read/P[3]
    SLICE_X11Y96         LUT4 (Prop_lut4_I2_O)        0.124   770.949 r  uart_read/read_address2_carry_i_7/O
                         net (fo=1, routed)           0.000   770.949    uart_read/read_address2_carry_i_7_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   771.499 r  uart_read/read_address2_carry/CO[3]
                         net (fo=1, routed)           0.000   771.499    uart_read/read_address2_carry_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   771.613 r  uart_read/read_address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   771.613    uart_read/read_address2_carry__0_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   771.770 r  uart_read/read_address2_carry__1/CO[1]
                         net (fo=19, routed)          0.596   772.366    uart_read/read_address2_carry__1_n_2
    SLICE_X9Y98          LUT6 (Prop_lut6_I2_O)        0.329   772.695 r  uart_read/read_address[18]_i_1/O
                         net (fo=1, routed)           0.000   772.695    uart_read/read_address[18]_i_1_n_0
    SLICE_X9Y98          FDCE                                         r  uart_read/read_address_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_uart rise edge)
                                                    760.000   760.000 r  
    Y18                                               0.000   760.000 r  clk (IN)
                         net (fo=0)                   0.000   760.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   761.474 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   762.636    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   755.313 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   756.943    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   757.034 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         1.522   758.557    uart_read/CLK
    SLICE_X9Y98          FDCE                                         r  uart_read/read_address_reg[18]/C
                         clock pessimism              0.396   758.953    
                         clock uncertainty           -0.232   758.721    
    SLICE_X9Y98          FDCE (Setup_fdce_C_D)        0.032   758.753    uart_read/read_address_reg[18]
  -------------------------------------------------------------------
                         required time                        758.753    
                         arrival time                        -772.695    
  -------------------------------------------------------------------
                         slack                                -13.942    

Slack (VIOLATED) :        -13.939ns  (required time - arrival time)
  Source:                 uart_accept/width_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Destination:            uart_read/read_address_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (clk_25_clk_uart rise@760.000ns - clk_9_clk_uart rise@759.500ns)
  Data Path Delay:        14.030ns  (logic 11.125ns (79.296%)  route 2.905ns (20.704%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 758.557 - 760.000 ) 
    Source Clock Delay      (SCD):    -0.839ns = ( 758.661 - 759.500 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9_clk_uart rise edge)
                                                    759.500   759.500 r  
    Y18                                               0.000   759.500 r  clk (IN)
                         net (fo=0)                   0.000   759.500    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   761.045 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   762.278    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069   755.209 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   756.920    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   757.016 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         1.645   758.661    uart_accept/clk_9
    SLICE_X11Y94         FDCE                                         r  uart_accept/width_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y94         FDCE (Prop_fdce_C_Q)         0.456   759.117 r  uart_accept/width_reg[13]/Q
                         net (fo=3, routed)           0.684   759.801    uart_read/A[13]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[13]_P[18])
                                                      3.841   763.642 r  uart_read/read_address8/P[18]
                         net (fo=1, routed)           0.777   764.419    uart_read/read_address8_n_87
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_A[18]_PCOUT[47])
                                                      4.036   768.455 r  uart_read/read_address3/PCOUT[47]
                         net (fo=1, routed)           0.002   768.457    uart_read/read_address3_n_106
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518   769.975 r  uart_read/read_address3__0/P[3]
                         net (fo=3, routed)           0.850   770.825    uart_read/P[3]
    SLICE_X11Y96         LUT4 (Prop_lut4_I2_O)        0.124   770.949 r  uart_read/read_address2_carry_i_7/O
                         net (fo=1, routed)           0.000   770.949    uart_read/read_address2_carry_i_7_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   771.499 r  uart_read/read_address2_carry/CO[3]
                         net (fo=1, routed)           0.000   771.499    uart_read/read_address2_carry_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   771.613 r  uart_read/read_address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   771.613    uart_read/read_address2_carry__0_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   771.770 r  uart_read/read_address2_carry__1/CO[1]
                         net (fo=19, routed)          0.592   772.362    uart_read/read_address2_carry__1_n_2
    SLICE_X13Y99         LUT6 (Prop_lut6_I2_O)        0.329   772.691 r  uart_read/read_address[2]_i_1/O
                         net (fo=1, routed)           0.000   772.691    uart_read/read_address[2]_i_1_n_0
    SLICE_X13Y99         FDCE                                         r  uart_read/read_address_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_uart rise edge)
                                                    760.000   760.000 r  
    Y18                                               0.000   760.000 r  clk (IN)
                         net (fo=0)                   0.000   760.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   761.474 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   762.636    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   755.313 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   756.943    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   757.034 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         1.522   758.557    uart_read/CLK
    SLICE_X13Y99         FDCE                                         r  uart_read/read_address_reg[2]/C
                         clock pessimism              0.396   758.953    
                         clock uncertainty           -0.232   758.721    
    SLICE_X13Y99         FDCE (Setup_fdce_C_D)        0.031   758.752    uart_read/read_address_reg[2]
  -------------------------------------------------------------------
                         required time                        758.752    
                         arrival time                        -772.691    
  -------------------------------------------------------------------
                         slack                                -13.939    

Slack (VIOLATED) :        -13.938ns  (required time - arrival time)
  Source:                 uart_accept/width_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Destination:            uart_read/read_address_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (clk_25_clk_uart rise@760.000ns - clk_9_clk_uart rise@759.500ns)
  Data Path Delay:        14.029ns  (logic 11.125ns (79.301%)  route 2.904ns (20.699%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 758.557 - 760.000 ) 
    Source Clock Delay      (SCD):    -0.839ns = ( 758.661 - 759.500 ) 
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9_clk_uart rise edge)
                                                    759.500   759.500 r  
    Y18                                               0.000   759.500 r  clk (IN)
                         net (fo=0)                   0.000   759.500    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   761.045 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   762.278    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069   755.209 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   756.920    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   757.016 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         1.645   758.661    uart_accept/clk_9
    SLICE_X11Y94         FDCE                                         r  uart_accept/width_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y94         FDCE (Prop_fdce_C_Q)         0.456   759.117 r  uart_accept/width_reg[13]/Q
                         net (fo=3, routed)           0.684   759.801    uart_read/A[13]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[13]_P[18])
                                                      3.841   763.642 r  uart_read/read_address8/P[18]
                         net (fo=1, routed)           0.777   764.419    uart_read/read_address8_n_87
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_A[18]_PCOUT[47])
                                                      4.036   768.455 r  uart_read/read_address3/PCOUT[47]
                         net (fo=1, routed)           0.002   768.457    uart_read/read_address3_n_106
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518   769.975 r  uart_read/read_address3__0/P[3]
                         net (fo=3, routed)           0.850   770.825    uart_read/P[3]
    SLICE_X11Y96         LUT4 (Prop_lut4_I2_O)        0.124   770.949 r  uart_read/read_address2_carry_i_7/O
                         net (fo=1, routed)           0.000   770.949    uart_read/read_address2_carry_i_7_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   771.499 r  uart_read/read_address2_carry/CO[3]
                         net (fo=1, routed)           0.000   771.499    uart_read/read_address2_carry_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   771.613 r  uart_read/read_address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   771.613    uart_read/read_address2_carry__0_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   771.770 r  uart_read/read_address2_carry__1/CO[1]
                         net (fo=19, routed)          0.591   772.361    uart_read/read_address2_carry__1_n_2
    SLICE_X9Y98          LUT6 (Prop_lut6_I2_O)        0.329   772.690 r  uart_read/read_address[14]_i_1/O
                         net (fo=1, routed)           0.000   772.690    uart_read/read_address[14]_i_1_n_0
    SLICE_X9Y98          FDCE                                         r  uart_read/read_address_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_uart rise edge)
                                                    760.000   760.000 r  
    Y18                                               0.000   760.000 r  clk (IN)
                         net (fo=0)                   0.000   760.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   761.474 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   762.636    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322   755.313 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630   756.943    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   757.034 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         1.522   758.557    uart_read/CLK
    SLICE_X9Y98          FDCE                                         r  uart_read/read_address_reg[14]/C
                         clock pessimism              0.396   758.953    
                         clock uncertainty           -0.232   758.721    
    SLICE_X9Y98          FDCE (Setup_fdce_C_D)        0.031   758.752    uart_read/read_address_reg[14]
  -------------------------------------------------------------------
                         required time                        758.752    
                         arrival time                        -772.690    
  -------------------------------------------------------------------
                         slack                                -13.938    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 uart_accept/rgb_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Destination:            blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_uart rise@0.000ns - clk_9_clk_uart rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.141ns (14.764%)  route 0.814ns (85.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         0.565    -0.538    uart_accept/clk_9
    SLICE_X47Y99         FDCE                                         r  uart_accept/rgb_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  uart_accept/rgb_data_reg[0]/Q
                         net (fo=13, routed)          0.814     0.417    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y11         RAMB36E1                                     r  blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         0.878    -0.734    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.557    -0.176    
                         clock uncertainty            0.232     0.056    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     0.352    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.352    
                         arrival time                           0.417    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 uart_accept/rgb_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Destination:            blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_uart rise@0.000ns - clk_9_clk_uart rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.141ns (14.659%)  route 0.821ns (85.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         0.565    -0.538    uart_accept/clk_9
    SLICE_X47Y99         FDCE                                         r  uart_accept/rgb_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  uart_accept/rgb_data_reg[5]/Q
                         net (fo=98, routed)          0.821     0.424    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y10         RAMB36E1                                     r  blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         0.879    -0.733    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.175    
                         clock uncertainty            0.232     0.057    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     0.353    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.353    
                         arrival time                           0.424    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 uart_accept/rgb_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Destination:            blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_uart rise@0.000ns - clk_9_clk_uart rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.141ns (14.586%)  route 0.826ns (85.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         0.564    -0.539    uart_accept/clk_9
    SLICE_X47Y96         FDCE                                         r  uart_accept/rgb_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  uart_accept/rgb_data_reg[2]/Q
                         net (fo=13, routed)          0.826     0.428    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y26         RAMB36E1                                     r  blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         0.877    -0.735    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y26         RAMB36E1                                     r  blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.557    -0.178    
                         clock uncertainty            0.232     0.055    
    RAMB36_X0Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     0.351    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.351    
                         arrival time                           0.428    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 uart_accept/rgb_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Destination:            blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_uart rise@0.000ns - clk_9_clk_uart rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.141ns (14.574%)  route 0.826ns (85.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         0.563    -0.540    uart_accept/clk_9
    SLICE_X47Y100        FDCE                                         r  uart_accept/rgb_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  uart_accept/rgb_data_reg[7]/Q
                         net (fo=98, routed)          0.826     0.428    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X0Y15         RAMB36E1                                     r  blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         0.874    -0.738    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.180    
                         clock uncertainty            0.232     0.052    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     0.348    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.348    
                         arrival time                           0.428    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 uart_accept/rgb_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Destination:            blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_uart rise@0.000ns - clk_9_clk_uart rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.141ns (13.293%)  route 0.920ns (86.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.646ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         0.563    -0.540    uart_accept/clk_9
    SLICE_X47Y100        FDCE                                         r  uart_accept/rgb_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  uart_accept/rgb_data_reg[6]/Q
                         net (fo=98, routed)          0.920     0.521    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X0Y32         RAMB36E1                                     r  blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         0.966    -0.646    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y32         RAMB36E1                                     r  blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.089    
                         clock uncertainty            0.232     0.143    
    RAMB36_X0Y32         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     0.439    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.439    
                         arrival time                           0.521    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 uart_accept/rgb_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Destination:            blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_uart rise@0.000ns - clk_9_clk_uart rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.141ns (14.315%)  route 0.844ns (85.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         0.563    -0.540    uart_accept/clk_9
    SLICE_X47Y100        FDCE                                         r  uart_accept/rgb_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  uart_accept/rgb_data_reg[7]/Q
                         net (fo=98, routed)          0.844     0.445    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X0Y29         RAMB36E1                                     r  blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         0.885    -0.727    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y29         RAMB36E1                                     r  blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.232     0.063    
    RAMB36_X0Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     0.359    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 uart_accept/rgb_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Destination:            blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_uart rise@0.000ns - clk_9_clk_uart rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.141ns (13.292%)  route 0.920ns (86.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.663ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         0.565    -0.538    uart_accept/clk_9
    SLICE_X47Y99         FDCE                                         r  uart_accept/rgb_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  uart_accept/rgb_data_reg[5]/Q
                         net (fo=98, routed)          0.920     0.523    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y8          RAMB36E1                                     r  blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         0.949    -0.663    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.105    
                         clock uncertainty            0.232     0.127    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     0.423    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.423    
                         arrival time                           0.523    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 uart_accept/rgb_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Destination:            blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_uart rise@0.000ns - clk_9_clk_uart rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.141ns (12.978%)  route 0.945ns (87.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.641ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         0.563    -0.540    uart_accept/clk_9
    SLICE_X47Y100        FDCE                                         r  uart_accept/rgb_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  uart_accept/rgb_data_reg[6]/Q
                         net (fo=98, routed)          0.945     0.547    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X0Y30         RAMB36E1                                     r  blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         0.971    -0.641    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.084    
                         clock uncertainty            0.232     0.148    
    RAMB36_X0Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     0.444    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.444    
                         arrival time                           0.547    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 uart_accept/rgb_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Destination:            blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_uart rise@0.000ns - clk_9_clk_uart rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.141ns (14.119%)  route 0.858ns (85.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         0.565    -0.538    uart_accept/clk_9
    SLICE_X47Y99         FDCE                                         r  uart_accept/rgb_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  uart_accept/rgb_data_reg[5]/Q
                         net (fo=98, routed)          0.858     0.461    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y27         RAMB36E1                                     r  blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         0.882    -0.730    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y27         RAMB36E1                                     r  blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.173    
                         clock uncertainty            0.232     0.060    
    RAMB36_X0Y27         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     0.356    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.461    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 uart_accept/rgb_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_9_clk_uart  {rise@0.000ns fall@54.250ns period=108.500ns})
  Destination:            blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_clk_uart  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_uart rise@0.000ns - clk_9_clk_uart rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.141ns (14.137%)  route 0.856ns (85.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_9_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    uart_clk_9/inst/clk_9_clk_uart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  uart_clk_9/inst/clkout1_buf/O
                         net (fo=131, routed)         0.563    -0.540    uart_accept/clk_9
    SLICE_X47Y100        FDCE                                         r  uart_accept/rgb_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  uart_accept/rgb_data_reg[10]/Q
                         net (fo=98, routed)          0.856     0.458    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X0Y13         RAMB36E1                                     r  blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_uart rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    uart_clk_9/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  uart_clk_9/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    uart_clk_9/inst/clk_in1_clk_uart
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  uart_clk_9/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    uart_clk_9/inst/clk_25_clk_uart
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  uart_clk_9/inst/clkout2_buf/O
                         net (fo=341, routed)         0.877    -0.735    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557    -0.177    
                         clock uncertainty            0.232     0.055    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     0.351    blk_r_a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.351    
                         arrival time                           0.458    
  -------------------------------------------------------------------
                         slack                                  0.107    





