(set-info :Origin "This instance was generated by: BanditFuzz-- an RL fuzzer for SMT solvers" )
(set-info :Author "Joe Scott, Fed Mora, Vijay Ganesh" )
(set-info :Contact "Joe Scott, joseph.scott@uwaterloo.ca")
(set-logic QF_BV)
(declare-const bool_0 Bool)
(declare-const bool_1 Bool)
(declare-const bool_2 Bool)
(declare-const bool_3 Bool)
(declare-const bool_4 Bool)
(declare-const bv_0 (_ BitVec 32))
(declare-const bv_1 (_ BitVec 32))
(declare-const bv_2 (_ BitVec 32))
(declare-const bv_3 (_ BitVec 32))
(declare-const bv_4 (_ BitVec 32))
(assert (not (bvule (bvashr #xb512328c  bv_3) (bvnand #xb6ffbbb1  bv_1))))
(assert (bvsge (bvsrem (bvor #x066a792c  bv_4) (bvudiv bv_2 bv_2)) (bvnand (bvsrem #xa0150ea6  bv_1) (bvsub bv_4 bv_0))))
(assert (bvsle (bvadd (bvxor #xd4ae1b42  bv_2) (bvnor bv_0 #x792bb376 )) (bvsrem (bvsdiv bv_0 #x83ce70e1 ) (bvshl bv_3 bv_0))))
(assert (bvuge (bvsrem (bvsdiv #x5f0a2f90  #x208c5cf9 ) (bvlshr #x092559c8  bv_2)) (bvsub (bvudiv bv_0 bv_2) (bvadd #xce25b7d1  bv_2))))
(assert (and (bvsge (bvmul bv_4 bv_2) (bvsmod #xfacb73bb  #xde0bbce8 )) (bvsge (bvshl #x6465e51d  #xfd5882f0 ) (bvudiv bv_1 bv_3))))
(check-sat)
(exit)
