Analysis & Synthesis report for Processor
Wed Dec 18 20:09:33 2013
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Parameter Settings for User Entity Instance: Rom:inst3|lpm_rom:lpm_rom_component
  6. Parameter Settings for User Entity Instance: BUSMUX:inst12
  7. Parameter Settings for User Entity Instance: BUSMUX:inst23
  8. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                               ;
+-----------------------------+----------------------------------------------+
; Analysis & Synthesis Status ; Failed - Wed Dec 18 20:09:33 2013            ;
; Quartus II Version          ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name               ; Processor                                    ;
; Top-level Entity Name       ; Processor                                    ;
; Family                      ; FLEX10K                                      ;
+-----------------------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                  ;
+--------------------------------------------------------------+-----------------+---------------+
; Option                                                       ; Setting         ; Default Value ;
+--------------------------------------------------------------+-----------------+---------------+
; Device                                                       ; EPF10K70RC240-4 ;               ;
; Top-level entity name                                        ; Processor       ; Processor     ;
; Family name                                                  ; FLEX10K         ; Stratix II    ;
; Use Generated Physical Constraints File                      ; Off             ;               ;
; Use smart compilation                                        ; Off             ; Off           ;
; Create Debugging Nodes for IP Cores                          ; Off             ; Off           ;
; Preserve fewer node names                                    ; On              ; On            ;
; Disable OpenCore Plus hardware evaluation                    ; Off             ; Off           ;
; Verilog Version                                              ; Verilog_2001    ; Verilog_2001  ;
; VHDL Version                                                 ; VHDL93          ; VHDL93        ;
; State Machine Processing                                     ; Auto            ; Auto          ;
; Safe State Machine                                           ; Off             ; Off           ;
; Extract Verilog State Machines                               ; On              ; On            ;
; Extract VHDL State Machines                                  ; On              ; On            ;
; Ignore Verilog initial constructs                            ; Off             ; Off           ;
; Iteration limit for constant Verilog loops                   ; 5000            ; 5000          ;
; Iteration limit for non-constant Verilog loops               ; 250             ; 250           ;
; Add Pass-Through Logic to Inferred RAMs                      ; On              ; On            ;
; Parallel Synthesis                                           ; Off             ; Off           ;
; NOT Gate Push-Back                                           ; On              ; On            ;
; Power-Up Don't Care                                          ; On              ; On            ;
; Remove Redundant Logic Cells                                 ; Off             ; Off           ;
; Remove Duplicate Registers                                   ; On              ; On            ;
; Ignore CARRY Buffers                                         ; Off             ; Off           ;
; Ignore CASCADE Buffers                                       ; Off             ; Off           ;
; Ignore GLOBAL Buffers                                        ; Off             ; Off           ;
; Ignore ROW GLOBAL Buffers                                    ; Off             ; Off           ;
; Ignore LCELL Buffers                                         ; Off             ; Off           ;
; Ignore SOFT Buffers                                          ; On              ; On            ;
; Limit AHDL Integers to 32 Bits                               ; Off             ; Off           ;
; Auto Implement in ROM                                        ; Off             ; Off           ;
; Optimization Technique                                       ; Area            ; Area          ;
; Carry Chain Length                                           ; 32              ; 32            ;
; Cascade Chain Length                                         ; 2               ; 2             ;
; Auto Carry Chains                                            ; On              ; On            ;
; Auto Open-Drain Pins                                         ; On              ; On            ;
; Auto ROM Replacement                                         ; On              ; On            ;
; Auto RAM Replacement                                         ; On              ; On            ;
; Auto Clock Enable Replacement                                ; On              ; On            ;
; Strict RAM Replacement                                       ; Off             ; Off           ;
; Auto Resource Sharing                                        ; Off             ; Off           ;
; Allow Any RAM Size For Recognition                           ; Off             ; Off           ;
; Allow Any ROM Size For Recognition                           ; Off             ; Off           ;
; Use LogicLock Constraints during Resource Balancing          ; On              ; On            ;
; Ignore translate_off and synthesis_off directives            ; Off             ; Off           ;
; Show Parameter Settings Tables in Synthesis Report           ; On              ; On            ;
; HDL message level                                            ; Level2          ; Level2        ;
; Suppress Register Optimization Related Messages              ; Off             ; Off           ;
; Number of Removed Registers Reported in Synthesis Report     ; 100             ; 100           ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100             ; 100           ;
; Block Design Naming                                          ; Auto            ; Auto          ;
; Synthesis Effort                                             ; Auto            ; Auto          ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On              ; On            ;
; Analysis & Synthesis Message Level                           ; Medium          ; Medium        ;
+--------------------------------------------------------------+-----------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                            ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                            ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+
; Processor.bdf                    ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Nathan/SomethingWitty/Processor/Processor.bdf                  ;
; ClockSplitter.vhd                ; yes             ; User VHDL File                     ; C:/Users/Nathan/SomethingWitty/Processor/ClockSplitter.vhd              ;
; ProgramCounter.vhd               ; yes             ; User VHDL File                     ; C:/Users/Nathan/SomethingWitty/Processor/ProgramCounter.vhd             ;
; PCIncrementor.vhd                ; yes             ; User VHDL File                     ; C:/Users/Nathan/SomethingWitty/Processor/PCIncrementor.vhd              ;
; Rom.vhd                          ; yes             ; User Wizard-Generated File         ; C:/Users/Nathan/SomethingWitty/Processor/Rom.vhd                        ;
; Decoder.vhd                      ; yes             ; User VHDL File                     ; C:/Users/Nathan/SomethingWitty/Processor/Decoder.vhd                    ;
; Control.vhd                      ; yes             ; User VHDL File                     ; C:/Users/Nathan/SomethingWitty/Processor/Control.vhd                    ;
; EightBitSplitter.vhd             ; yes             ; User VHDL File                     ; C:/Users/Nathan/SomethingWitty/Processor/EightBitSplitter.vhd           ;
; DeMux.vhd                        ; yes             ; User VHDL File                     ; C:/Users/Nathan/SomethingWitty/Processor/DeMux.vhd                      ;
; EightBitCombiner.vhd             ; yes             ; User VHDL File                     ; C:/Users/Nathan/SomethingWitty/Processor/EightBitCombiner.vhd           ;
; EightToOneMux.vhd                ; yes             ; User VHDL File                     ; C:/Users/Nathan/SomethingWitty/Processor/EightToOneMux.vhd              ;
; RegisterFile.bdf                 ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Nathan/SomethingWitty/Processor/RegisterFile.bdf               ;
; ALU.vhd                          ; yes             ; User VHDL File                     ; C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd                        ;
; SignExtender.vhd                 ; yes             ; User VHDL File                     ; C:/Users/Nathan/SomethingWitty/Processor/SignExtender.vhd               ;
; lpm_rom.tdf                      ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf             ;
; altrom.inc                       ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/altrom.inc              ;
; aglobal90.inc                    ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/aglobal90.inc           ;
; altrom.tdf                       ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf              ;
; memmodes.inc                     ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/others/maxplus2/memmodes.inc          ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_decode.inc          ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mux.inc             ;
; altqpram.inc                     ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/altqpram.inc            ;
; altsyncram.inc                   ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.inc          ;
; 8dffe.bdf                        ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf             ;
; BUSMUX.tdf                       ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/BUSMUX.tdf              ;
; lpm_mux.tdf                      ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mux.tdf             ;
; muxlut.inc                       ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/muxlut.inc              ;
; bypassff.inc                     ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/bypassff.inc            ;
; altshift.inc                     ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/altshift.inc            ;
; altshift.tdf                     ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/altshift.tdf            ;
; muxlut.tdf                       ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/muxlut.tdf              ;
; lpm_counter.tdf                  ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf         ;
; lpm_constant.inc                 ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_constant.inc        ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.inc         ;
; cmpconst.inc                     ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/cmpconst.inc            ;
; lpm_compare.inc                  ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_compare.inc         ;
; lpm_counter.inc                  ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.inc         ;
; dffeea.inc                       ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/dffeea.inc              ;
; alt_synch_counter.inc            ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_synch_counter.inc   ;
; alt_synch_counter_f.inc          ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_synch_counter_f.inc ;
; alt_counter_f10ke.inc            ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.inc   ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_stratix.inc ;
; alt_counter_f10ke.tdf            ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf   ;
; flex10ke_lcell.inc               ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/flex10ke_lcell.inc      ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;
; addcore.inc                      ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/addcore.inc             ;
; look_add.inc                     ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/look_add.inc            ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;
; alt_mercury_add_sub.inc          ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_mercury_add_sub.inc ;
; addcore.tdf                      ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf             ;
; a_csnbuffer.inc                  ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.inc         ;
; a_csnbuffer.tdf                  ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf         ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Rom:inst3|lpm_rom:lpm_rom_component ;
+------------------------+---------------+-----------------------------------------+
; Parameter Name         ; Value         ; Type                                    ;
+------------------------+---------------+-----------------------------------------+
; LPM_WIDTH              ; 16            ; Signed Integer                          ;
; LPM_WIDTHAD            ; 8             ; Signed Integer                          ;
; LPM_NUMWORDS           ; 256           ; Untyped                                 ;
; LPM_ADDRESS_CONTROL    ; UNREGISTERED  ; Untyped                                 ;
; LPM_OUTDATA            ; UNREGISTERED  ; Untyped                                 ;
; LPM_FILE               ; ../output.mif ; Untyped                                 ;
; DEVICE_FAMILY          ; FLEX10K       ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                          ;
+------------------------+---------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst12 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 3     ; Untyped                           ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst23 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 8     ; Untyped                           ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Dec 18 20:09:28 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor
Info: Found 1 design units, including 1 entities, in source file Processor.bdf
    Info: Found entity 1: Processor
Info: Found 2 design units, including 1 entities, in source file Clock1Hz.vhd
    Info: Found design unit 1: Clock1Hz-a
    Info: Found entity 1: Clock1Hz
Info: Found 2 design units, including 1 entities, in source file ClockSplitter.vhd
    Info: Found design unit 1: ClockSplitter-behavioral
    Info: Found entity 1: ClockSplitter
Info: Found 2 design units, including 1 entities, in source file ProgramCounter.vhd
    Info: Found design unit 1: ProgramCounter-behaviour
    Info: Found entity 1: ProgramCounter
Info: Found 2 design units, including 1 entities, in source file PCIncrementor.vhd
    Info: Found design unit 1: PCIncrementor-behavior
    Info: Found entity 1: PCIncrementor
Info: Found 2 design units, including 1 entities, in source file Rom.vhd
    Info: Found design unit 1: rom-SYN
    Info: Found entity 1: Rom
Info: Found 2 design units, including 1 entities, in source file Decoder.vhd
    Info: Found design unit 1: Decoder-behaviour
    Info: Found entity 1: Decoder
Info: Found 2 design units, including 1 entities, in source file Control.vhd
    Info: Found design unit 1: Control-behavior
    Info: Found entity 1: Control
Info: Found 2 design units, including 1 entities, in source file EightBitSplitter.vhd
    Info: Found design unit 1: EightBitSplitter-behavior
    Info: Found entity 1: EightBitSplitter
Info: Found 2 design units, including 1 entities, in source file DeMux.vhd
    Info: Found design unit 1: DeMux-behavior
    Info: Found entity 1: DeMux
Info: Found 2 design units, including 1 entities, in source file EightBitCombiner.vhd
    Info: Found design unit 1: EightBitCombiner-behavior
    Info: Found entity 1: EightBitCombiner
Info: Found 2 design units, including 1 entities, in source file EightToOneMux.vhd
    Info: Found design unit 1: EightToOneMux-behavior
    Info: Found entity 1: EightToOneMux
Info: Found 1 design units, including 1 entities, in source file RegisterFile.bdf
    Info: Found entity 1: RegisterFile
Info: Found 2 design units, including 1 entities, in source file ALU.vhd
    Info: Found design unit 1: ALU-behavior
    Info: Found entity 1: ALU
Info: Found 2 design units, including 1 entities, in source file SignExtender.vhd
    Info: Found design unit 1: SignExtender-behavior
    Info: Found entity 1: SignExtender
Info: Elaborating entity "Processor" for the top level hierarchy
Info: Elaborating entity "ClockSplitter" for hierarchy "ClockSplitter:inst"
Info: Elaborating entity "Control" for hierarchy "Control:inst13"
Info: Elaborating entity "Decoder" for hierarchy "Decoder:inst14"
Info: Elaborating entity "Rom" for hierarchy "Rom:inst3"
Info: Elaborating entity "lpm_rom" for hierarchy "Rom:inst3|lpm_rom:lpm_rom_component"
Info: Elaborated megafunction instantiation "Rom:inst3|lpm_rom:lpm_rom_component"
Info: Instantiated megafunction "Rom:inst3|lpm_rom:lpm_rom_component" with the following parameter:
    Info: Parameter "intended_device_family" = "FLEX10K"
    Info: Parameter "lpm_address_control" = "UNREGISTERED"
    Info: Parameter "lpm_file" = "../output.mif"
    Info: Parameter "lpm_outdata" = "UNREGISTERED"
    Info: Parameter "lpm_type" = "LPM_ROM"
    Info: Parameter "lpm_width" = "16"
    Info: Parameter "lpm_widthad" = "8"
Info: Elaborating entity "altrom" for hierarchy "Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom"
Info: Elaborated megafunction instantiation "Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom", which is child of megafunction instantiation "Rom:inst3|lpm_rom:lpm_rom_component"
Info: Elaborating entity "ProgramCounter" for hierarchy "ProgramCounter:inst1"
Info: Elaborating entity "PCIncrementor" for hierarchy "PCIncrementor:inst2"
Info: Elaborating entity "ALU" for hierarchy "ALU:inst38"
Warning (10631): VHDL Process Statement warning at ALU.vhd(24): inferring latch(es) for signal or variable "varOutput", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at ALU.vhd(24): inferring latch(es) for signal or variable "tempOverflow", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "tempOverflow" at ALU.vhd(24)
Info (10041): Inferred latch for "varOutput[0]" at ALU.vhd(28)
Info (10041): Inferred latch for "varOutput[1]" at ALU.vhd(28)
Info (10041): Inferred latch for "varOutput[2]" at ALU.vhd(28)
Info (10041): Inferred latch for "varOutput[3]" at ALU.vhd(28)
Info (10041): Inferred latch for "varOutput[4]" at ALU.vhd(28)
Info (10041): Inferred latch for "varOutput[5]" at ALU.vhd(28)
Info (10041): Inferred latch for "varOutput[6]" at ALU.vhd(28)
Info (10041): Inferred latch for "varOutput[7]" at ALU.vhd(28)
Info: Elaborating entity "RegisterFile" for hierarchy "RegisterFile:inst18"
Info: Elaborating entity "EightToOneMux" for hierarchy "RegisterFile:inst18|EightToOneMux:inst29"
Warning (10541): VHDL Signal Declaration warning at EightToOneMux.vhd(16): used implicit default value for signal "readReg" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at EightToOneMux.vhd(21): object "tempReadReg" assigned a value but never read
Warning (10492): VHDL Process Statement warning at EightToOneMux.vhd(26): signal "reg0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at EightToOneMux.vhd(28): signal "reg1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at EightToOneMux.vhd(30): signal "reg2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at EightToOneMux.vhd(32): signal "reg3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at EightToOneMux.vhd(34): signal "reg4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at EightToOneMux.vhd(36): signal "reg5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at EightToOneMux.vhd(38): signal "reg6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at EightToOneMux.vhd(40): signal "reg7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "EightBitCombiner" for hierarchy "RegisterFile:inst18|EightBitCombiner:inst21"
Info: Elaborating entity "8dffe" for hierarchy "RegisterFile:inst18|8dffe:inst"
Info: Elaborated megafunction instantiation "RegisterFile:inst18|8dffe:inst"
Info: Elaborating entity "EightBitSplitter" for hierarchy "RegisterFile:inst18|EightBitSplitter:inst16"
Info: Elaborating entity "DeMux" for hierarchy "RegisterFile:inst18|DeMux:inst18"
Info: Elaborating entity "BUSMUX" for hierarchy "BUSMUX:inst12"
Info: Elaborated megafunction instantiation "BUSMUX:inst12"
Info: Instantiated megafunction "BUSMUX:inst12" with the following parameter:
    Info: Parameter "WIDTH" = "3"
Info: Elaborating entity "lpm_mux" for hierarchy "BUSMUX:inst12|lpm_mux:$00000"
Info: Elaborated megafunction instantiation "BUSMUX:inst12|lpm_mux:$00000", which is child of megafunction instantiation "BUSMUX:inst12"
Info: Elaborating entity "altshift" for hierarchy "BUSMUX:inst12|lpm_mux:$00000|altshift:external_latency_ffs"
Info: Elaborated megafunction instantiation "BUSMUX:inst12|lpm_mux:$00000|altshift:external_latency_ffs", which is child of megafunction instantiation "BUSMUX:inst12"
Info: Elaborating entity "muxlut" for hierarchy "BUSMUX:inst12|lpm_mux:$00000|muxlut:$00009"
Info: Elaborated megafunction instantiation "BUSMUX:inst12|lpm_mux:$00000|muxlut:$00009", which is child of megafunction instantiation "BUSMUX:inst12"
Info: Elaborating entity "BUSMUX" for hierarchy "BUSMUX:inst23"
Info: Elaborated megafunction instantiation "BUSMUX:inst23"
Info: Instantiated megafunction "BUSMUX:inst23" with the following parameter:
    Info: Parameter "WIDTH" = "8"
Info: Elaborating entity "lpm_mux" for hierarchy "BUSMUX:inst23|lpm_mux:$00000"
Info: Elaborated megafunction instantiation "BUSMUX:inst23|lpm_mux:$00000", which is child of megafunction instantiation "BUSMUX:inst23"
Info: Elaborating entity "altshift" for hierarchy "BUSMUX:inst23|lpm_mux:$00000|altshift:external_latency_ffs"
Info: Elaborated megafunction instantiation "BUSMUX:inst23|lpm_mux:$00000|altshift:external_latency_ffs", which is child of megafunction instantiation "BUSMUX:inst23"
Info: Elaborating entity "SignExtender" for hierarchy "SignExtender:inst24"
Info: Inferred 1 megafunctions from design logic
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=8) from the following logic: "ProgramCounter:inst1|tempPC[0]~0"
Info: Inferred 4 megafunctions from design logic
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "ALU:inst38|Add1"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "ALU:inst37|Add0"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "ALU:inst37|Add0"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "ALU:inst37|Add1"
Info: Elaborated megafunction instantiation "ProgramCounter:inst1|lpm_counter:tempPC_rtl_0"
Info: Instantiated megafunction "ProgramCounter:inst1|lpm_counter:tempPC_rtl_0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_DIRECTION" = "UP"
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
Info: Elaborated megafunction instantiation "ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter", which is child of megafunction instantiation "ProgramCounter:inst1|lpm_counter:tempPC_rtl_0"
Info: Elaborated megafunction instantiation "ALU:inst38|lpm_add_sub:Add1"
Info: Instantiated megafunction "ALU:inst38|lpm_add_sub:Add1" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "7"
    Info: Parameter "LPM_DIRECTION" = "DEFAULT"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "ALU:inst38|lpm_add_sub:Add1|addcore:adder", which is child of megafunction instantiation "ALU:inst38|lpm_add_sub:Add1"
Info: Elaborated megafunction instantiation "ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "ALU:inst38|lpm_add_sub:Add1"
Info: Elaborated megafunction instantiation "ALU:inst38|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "ALU:inst38|lpm_add_sub:Add1"
Info: Elaborated megafunction instantiation "ALU:inst38|lpm_add_sub:Add1|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "ALU:inst38|lpm_add_sub:Add1"
Info: Elaborated megafunction instantiation "ALU:inst38|lpm_add_sub:Add1|altshift:carry_ext_latency_ffs", which is child of megafunction instantiation "ALU:inst38|lpm_add_sub:Add1"
Info: Elaborated megafunction instantiation "ALU:inst37|lpm_add_sub:Add0"
Info: Instantiated megafunction "ALU:inst37|lpm_add_sub:Add0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info: Elaborated megafunction instantiation "ALU:inst37|lpm_add_sub:Add0|addcore:adder", which is child of megafunction instantiation "ALU:inst37|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "ALU:inst37|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "ALU:inst37|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "ALU:inst37|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "ALU:inst37|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "ALU:inst37|lpm_add_sub:Add0|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "ALU:inst37|lpm_add_sub:Add0"
Error: Assertion error: Value of LPM_DIRECTION parameter (ADD) is not consistent with the use of the add_sub port File: c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 349
Error: Can't elaborate inferred hierarchy "ALU:inst37|lpm_add_sub:Add0" File: C:/Users/Nathan/SomethingWitty/Processor/ALU.vhd Line: 44
Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 12 warnings
    Error: Peak virtual memory: 249 megabytes
    Error: Processing ended: Wed Dec 18 20:09:34 2013
    Error: Elapsed time: 00:00:06
    Error: Total CPU time (on all processors): 00:00:04


