ARM GAS  /tmp/cc22j4eF.s 			page 1


   1              		.cpu cortex-m33
   2              		.arch armv8-m.main
   3              		.fpu fpv4-sp-d16
   4              		.arch_extension dsp
   5              		.eabi_attribute 27, 1
   6              		.eabi_attribute 28, 1
   7              		.eabi_attribute 20, 1
   8              		.eabi_attribute 21, 1
   9              		.eabi_attribute 23, 3
  10              		.eabi_attribute 24, 1
  11              		.eabi_attribute 25, 1
  12              		.eabi_attribute 26, 1
  13              		.eabi_attribute 30, 1
  14              		.eabi_attribute 34, 1
  15              		.eabi_attribute 18, 4
  16              		.file	"stm32l5xx_hal_otfdec.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.file 1 "../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c"
  21              		.section	.text.HAL_OTFDEC_MspInit,"ax",%progbits
  22              		.align	1
  23              		.weak	HAL_OTFDEC_MspInit
  24              		.syntax unified
  25              		.thumb
  26              		.thumb_func
  28              	HAL_OTFDEC_MspInit:
  29              	.LVL0:
  30              	.LFB204:
   1:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** /**
   2:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   ******************************************************************************
   3:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @file    stm32l5xx_hal_otfdec.c
   4:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @author  MCD Application Team
   5:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @brief   OTFDEC HAL module driver.
   6:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *          This file provides firmware functions to manage the following
   7:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *          functionalities of the On-The-Fly Decryption/Encryption (OTFDEC)
   8:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *          peripheral:
   9:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *           + Initialization and de-initialization functions
  10:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *           + Region setting/enable functions
  11:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *           + Peripheral State functions
  12:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *
  13:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   ******************************************************************************
  14:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @attention
  15:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *
  16:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * Copyright (c) 2019 STMicroelectronics.
  17:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * All rights reserved.
  18:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *
  19:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * This software is licensed under terms that can be found in the LICENSE file
  20:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * in the root directory of this software component.
  21:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  22:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *
  23:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   ******************************************************************************
  24:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   @verbatim
  25:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   ==============================================================================
  26:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****                      ##### How to use this driver #####
  27:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   ==============================================================================
  28:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****  [..]
ARM GAS  /tmp/cc22j4eF.s 			page 2


  29:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     The OTFDEC HAL driver can be used as follows:
  30:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
  31:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     (#) Declare an OTFDEC_HandleTypeDef handle structure (eg. OTFDEC_HandleTypeDef hotfdec).
  32:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
  33:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     (#) Initialize the OTFDEC low level resources by implementing the HAL_OTFDEC_MspInit() API:
  34:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****         (++) Enable the OTFDEC interface clock.
  35:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****         (++) NVIC configuration if interrupts are used
  36:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****             (+++) Configure the OTFDEC interrupt priority.
  37:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****             (+++) Enable the NVIC OTFDEC IRQ handle.
  38:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
  39:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     (#) Initialize the OTFDEC peripheral by calling the HAL_OTFDEC_Init() API.
  40:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
  41:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     (#) In the case of encryption, enable ciphering mode for the peripheral
  42:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
  43:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     (#) For each region,
  44:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
  45:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****         (++) Configure the region deciphering mode by calling the HAL_OTFDEC_RegionSetMode() API.
  46:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
  47:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****         (++) Write the region Key by calling the HAL_OTFDEC_RegionSetKey() API. If desired,
  48:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****         read the key CRC by calling HAL_OTFDEC_RegionGetKeyCRC() API and compare the
  49:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****         result with the theoretically expected CRC.
  50:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
  51:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****         (++) Initialize the OTFDEC region config structure with the Nonce, protected
  52:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****         region start and end addresses and firmware version, and wrap-up the region
  53:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****         configuration by calling HAL_OTFDEC_RegionConfig() API.
  54:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
  55:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     (#) At this point, the OTFDEC region configuration is done and the deciphering
  56:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****         or enciphering enabled. The region can be deciphered on the fly after
  57:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****         having made sure the OctoSPI is configured in memory-mapped mode or data can
  58:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****         be enciphered by calling HAL_OTFDEC_Cipher() API.
  59:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
  60:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     [..]
  61:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     (@) Warning: the OTFDEC en/deciphering is based on a different endianness compared
  62:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****         to the AES-CTR as implemented in the AES peripheral. E.g., if the OTFEC
  63:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****         resorts to the Key (B0, B1, B2, B3) where Bi are 32-bit longwords and B0
  64:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****         is the Least Significant Word, the AES has to be configured with the Key
  65:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****         (B3, B2, B1, B0) to report the same result (with the same swapping applied
  66:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****         to the Initialization Vector).
  67:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
  68:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     [..]
  69:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
  70:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     *** Callback registration ***
  71:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     =============================================
  72:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     [..]
  73:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
  74:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****      The compilation flag USE_HAL_OTFDEC_REGISTER_CALLBACKS, when set to 1,
  75:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****      allows the user to configure dynamically the driver callbacks.
  76:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****      Use Functions @ref HAL_OTFDEC_RegisterCallback()
  77:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****      to register an interrupt callback.
  78:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     [..]
  79:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
  80:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****      Function @ref HAL_OTFDEC_RegisterCallback() allows to register following callbacks:
  81:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****        (+) ErrorCallback                  : OTFDEC error callback
  82:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****        (+) MspInitCallback                : OTFDEC Msp Init callback
  83:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****        (+) MspDeInitCallback              : OTFDEC Msp DeInit callback
  84:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****      This function takes as parameters the HAL peripheral handle, the Callback ID
  85:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****      and a pointer to the user callback function.
ARM GAS  /tmp/cc22j4eF.s 			page 3


  86:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     [..]
  87:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
  88:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****      Use function @ref HAL_OTFDEC_UnRegisterCallback to reset a callback to the default
  89:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****      weak function.
  90:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     [..]
  91:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
  92:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****      @ref HAL_OTFDEC_UnRegisterCallback takes as parameters the HAL peripheral handle,
  93:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****      and the Callback ID.
  94:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****      This function allows to reset following callbacks:
  95:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****        (+) ErrorCallback                  : OTFDEC error callback
  96:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****        (+) MspInitCallback                : OTFDEC Msp Init callback
  97:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****        (+) MspDeInitCallback              : OTFDEC Msp DeInit callback
  98:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****      [..]
  99:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 100:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****      By default, after the @ref HAL_OTFDEC_Init() and when the state is @ref HAL_OTFDEC_STATE_RESET
 101:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****      all callbacks are set to the corresponding weak functions:
 102:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****      example @ref HAL_OTFDEC_ErrorCallback().
 103:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****      Exception done for MspInit and MspDeInit functions that are
 104:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****      reset to the legacy weak functions in the @ref HAL_OTFDEC_Init()/ @ref HAL_OTFDEC_DeInit() onl
 105:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****      these callbacks are null (not registered beforehand).
 106:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     [..]
 107:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 108:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****      If MspInit or MspDeInit are not null, the @ref HAL_OTFDEC_Init()/ @ref HAL_OTFDEC_DeInit()
 109:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****      keep and use the user MspInit/MspDeInit callbacks (registered beforehand) whatever the state.
 110:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****      [..]
 111:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 112:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****      Callbacks can be registered/unregistered in @ref HAL_OTFDEC_STATE_READY state only.
 113:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****      Exception done MspInit/MspDeInit functions that can be registered/unregistered
 114:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****      in @ref HAL_OTFDEC_STATE_READY or @ref HAL_OTFDEC_STATE_RESET state,
 115:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****      thus registered (user) MspInit/DeInit callbacks can be used during the Init/DeInit.
 116:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     [..]
 117:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 118:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****      Then, the user first registers the MspInit/MspDeInit user callbacks
 119:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****      using @ref HAL_OTFDEC_RegisterCallback() before calling @ref HAL_OTFDEC_DeInit()
 120:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****      or @ref HAL_OTFDEC_Init() function.
 121:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****      [..]
 122:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 123:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****      When the compilation flag USE_HAL_OTFDEC_REGISTER_CALLBACKS is set to 0 or
 124:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****      not defined, the callback registration feature is not available and all callbacks
 125:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****      are set to the corresponding weak functions.
 126:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 127:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   @endverbatim
 128:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   ******************************************************************************
 129:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   */
 130:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 131:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** /* Includes ------------------------------------------------------------------*/
 132:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** #include "stm32l5xx_hal.h"
 133:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 134:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** /** @addtogroup STM32L5xx_HAL_Driver
 135:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @{
 136:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   */
 137:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 138:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** /** @defgroup OTFDEC OTFDEC
 139:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @brief OTFDEC HAL module driver.
 140:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @{
 141:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   */
 142:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
ARM GAS  /tmp/cc22j4eF.s 			page 4


 143:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 144:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** #ifdef HAL_OTFDEC_MODULE_ENABLED
 145:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 146:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** #if defined(OTFDEC1)
 147:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 148:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** /* Private typedef -----------------------------------------------------------*/
 149:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** /* Private define ------------------------------------------------------------*/
 150:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** /* Private macro -------------------------------------------------------------*/
 151:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** /* Private variables ---------------------------------------------------------*/
 152:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** /* Private function prototypes -----------------------------------------------*/
 153:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** /* Private functions ---------------------------------------------------------*/
 154:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 155:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** /* Exported functions --------------------------------------------------------*/
 156:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** /** @addtogroup OTFDEC_Exported_Functions
 157:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @{
 158:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   */
 159:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 160:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** /** @defgroup OTFDEC_Exported_Functions_Group1 Initialization and de-initialization functions
 161:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *  @brief    Initialization and Configuration functions.
 162:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *
 163:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** @verbatim
 164:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   ==============================================================================
 165:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****               ##### Initialization and de-initialization functions #####
 166:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   ==============================================================================
 167:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 168:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** @endverbatim
 169:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @{
 170:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   */
 171:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 172:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** /**
 173:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @brief  Initialize the OTFDEC peripheral and create the associated handle.
 174:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @param  hotfdec pointer to an OTFDEC_HandleTypeDef structure that contains
 175:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *         the configuration information for OTFDEC module
 176:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @retval HAL status
 177:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   */
 178:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** HAL_StatusTypeDef HAL_OTFDEC_Init(OTFDEC_HandleTypeDef *hotfdec)
 179:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** {
 180:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* Check the OTFDEC handle allocation */
 181:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   if (hotfdec == NULL)
 182:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   {
 183:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     return HAL_ERROR;
 184:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   }
 185:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 186:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* Check the parameters */
 187:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   assert_param(IS_OTFDEC_ALL_INSTANCE(hotfdec->Instance));
 188:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 189:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   if (hotfdec->State == HAL_OTFDEC_STATE_RESET)
 190:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   {
 191:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     /* Allocate lock resource and initialize it */
 192:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     __HAL_UNLOCK(hotfdec);
 193:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 194:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** #if (USE_HAL_OTFDEC_REGISTER_CALLBACKS == 1)
 195:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     /* Init the OTFDEC Callback settings */
 196:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     hotfdec->ErrorCallback = HAL_OTFDEC_ErrorCallback; /* Legacy weak callback */
 197:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 198:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     if (hotfdec->MspInitCallback == NULL)
 199:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     {
ARM GAS  /tmp/cc22j4eF.s 			page 5


 200:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****       hotfdec->MspInitCallback = HAL_OTFDEC_MspInit; /* Legacy weak MspInit */
 201:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     }
 202:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 203:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     /* Init the low level hardware */
 204:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     hotfdec->MspInitCallback(hotfdec);
 205:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** #else
 206:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     /* Init the low level hardware */
 207:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     HAL_OTFDEC_MspInit(hotfdec);
 208:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** #endif /* USE_HAL_OTFDEC_REGISTER_CALLBACKS */
 209:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   }
 210:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 211:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* Change the OTFDEC state */
 212:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   hotfdec->State = HAL_OTFDEC_STATE_READY;
 213:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 214:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* Return function status */
 215:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   return HAL_OK;
 216:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** }
 217:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 218:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** /**
 219:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @brief  DeInitialize the OTFDEC peripheral.
 220:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @param  hotfdec pointer to an OTFDEC_HandleTypeDef structure that contains
 221:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *         the configuration information for OTFDEC module
 222:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @retval HAL status
 223:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   */
 224:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** HAL_StatusTypeDef HAL_OTFDEC_DeInit(OTFDEC_HandleTypeDef *hotfdec)
 225:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** {
 226:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* Check the OTFDEC handle allocation */
 227:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   if (hotfdec == NULL)
 228:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   {
 229:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     return HAL_ERROR;
 230:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   }
 231:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 232:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* Check the parameters */
 233:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   assert_param(IS_OTFDEC_ALL_INSTANCE(hotfdec->Instance));
 234:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 235:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* Change the OTFDEC state */
 236:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   hotfdec->State = HAL_OTFDEC_STATE_BUSY;
 237:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 238:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** #if (USE_HAL_OTFDEC_REGISTER_CALLBACKS == 1)
 239:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   if (hotfdec->MspDeInitCallback == NULL)
 240:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   {
 241:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     hotfdec->MspDeInitCallback = HAL_OTFDEC_MspDeInit; /* Legacy weak MspDeInit */
 242:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   }
 243:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 244:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* DeInit the low level hardware: CLOCK, NVIC */
 245:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   hotfdec->MspDeInitCallback(hotfdec);
 246:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** #else
 247:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* DeInit the low level hardware: CLOCK, NVIC */
 248:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   HAL_OTFDEC_MspDeInit(hotfdec);
 249:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** #endif /* USE_HAL_OTFDEC_REGISTER_CALLBACKS */
 250:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 251:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* Change the OTFDEC state */
 252:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   hotfdec->State = HAL_OTFDEC_STATE_RESET;
 253:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 254:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* Reset OTFDEC error status */
 255:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   hotfdec->ErrorCode = HAL_OTFDEC_ERROR_NONE;
 256:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
ARM GAS  /tmp/cc22j4eF.s 			page 6


 257:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* Release Lock */
 258:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   __HAL_UNLOCK(hotfdec);
 259:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 260:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* Return function status */
 261:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   return HAL_OK;
 262:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** }
 263:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 264:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** /**
 265:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @brief  Initialize the OTFDEC MSP.
 266:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @param  hotfdec pointer to an OTFDEC_HandleTypeDef structure that contains
 267:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *         the configuration information for OTFDEC module
 268:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @retval None
 269:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   */
 270:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** __weak void HAL_OTFDEC_MspInit(OTFDEC_HandleTypeDef *hotfdec)
 271:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** {
  31              		.loc 1 271 1 view -0
  32              		.cfi_startproc
  33              		@ args = 0, pretend = 0, frame = 0
  34              		@ frame_needed = 0, uses_anonymous_args = 0
  35              		@ link register save eliminated.
 272:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* Prevent unused argument(s) compilation warning */
 273:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   UNUSED(hotfdec);
  36              		.loc 1 273 3 view .LVU1
 274:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 275:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* NOTE : This function should not be modified; when the callback is needed,
 276:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****             the HAL_OTFDEC_MspInit can be implemented in the user file.
 277:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****    */
 278:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** }
  37              		.loc 1 278 1 is_stmt 0 view .LVU2
  38 0000 7047     		bx	lr
  39              		.cfi_endproc
  40              	.LFE204:
  42              		.section	.text.HAL_OTFDEC_Init,"ax",%progbits
  43              		.align	1
  44              		.global	HAL_OTFDEC_Init
  45              		.syntax unified
  46              		.thumb
  47              		.thumb_func
  49              	HAL_OTFDEC_Init:
  50              	.LVL1:
  51              	.LFB202:
 179:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* Check the OTFDEC handle allocation */
  52              		.loc 1 179 1 is_stmt 1 view -0
  53              		.cfi_startproc
  54              		@ args = 0, pretend = 0, frame = 0
  55              		@ frame_needed = 0, uses_anonymous_args = 0
 181:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   {
  56              		.loc 1 181 3 view .LVU4
 181:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   {
  57              		.loc 1 181 6 is_stmt 0 view .LVU5
  58 0000 58B1     		cbz	r0, .L5
 179:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* Check the OTFDEC handle allocation */
  59              		.loc 1 179 1 view .LVU6
  60 0002 10B5     		push	{r4, lr}
  61              	.LCFI0:
  62              		.cfi_def_cfa_offset 8
  63              		.cfi_offset 4, -8
ARM GAS  /tmp/cc22j4eF.s 			page 7


  64              		.cfi_offset 14, -4
  65 0004 0446     		mov	r4, r0
 187:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
  66              		.loc 1 187 3 is_stmt 1 view .LVU7
 189:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   {
  67              		.loc 1 189 3 view .LVU8
 189:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   {
  68              		.loc 1 189 14 is_stmt 0 view .LVU9
  69 0006 0379     		ldrb	r3, [r0, #4]	@ zero_extendqisi2
 189:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   {
  70              		.loc 1 189 6 view .LVU10
  71 0008 1BB1     		cbz	r3, .L10
  72              	.LVL2:
  73              	.L4:
 212:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
  74              		.loc 1 212 3 is_stmt 1 view .LVU11
 212:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
  75              		.loc 1 212 18 is_stmt 0 view .LVU12
  76 000a 0123     		movs	r3, #1
  77 000c 2371     		strb	r3, [r4, #4]
 215:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** }
  78              		.loc 1 215 3 is_stmt 1 view .LVU13
 215:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** }
  79              		.loc 1 215 10 is_stmt 0 view .LVU14
  80 000e 0020     		movs	r0, #0
 216:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
  81              		.loc 1 216 1 view .LVU15
  82 0010 10BD     		pop	{r4, pc}
  83              	.LVL3:
  84              	.L10:
 192:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
  85              		.loc 1 192 5 is_stmt 1 view .LVU16
 192:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
  86              		.loc 1 192 5 view .LVU17
  87 0012 4371     		strb	r3, [r0, #5]
 192:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
  88              		.loc 1 192 5 view .LVU18
 207:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** #endif /* USE_HAL_OTFDEC_REGISTER_CALLBACKS */
  89              		.loc 1 207 5 view .LVU19
  90 0014 FFF7FEFF 		bl	HAL_OTFDEC_MspInit
  91              	.LVL4:
 207:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** #endif /* USE_HAL_OTFDEC_REGISTER_CALLBACKS */
  92              		.loc 1 207 5 is_stmt 0 view .LVU20
  93 0018 F7E7     		b	.L4
  94              	.LVL5:
  95              	.L5:
  96              	.LCFI1:
  97              		.cfi_def_cfa_offset 0
  98              		.cfi_restore 4
  99              		.cfi_restore 14
 183:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   }
 100              		.loc 1 183 12 view .LVU21
 101 001a 0120     		movs	r0, #1
 102              	.LVL6:
 216:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 103              		.loc 1 216 1 view .LVU22
 104 001c 7047     		bx	lr
ARM GAS  /tmp/cc22j4eF.s 			page 8


 105              		.cfi_endproc
 106              	.LFE202:
 108              		.section	.text.HAL_OTFDEC_MspDeInit,"ax",%progbits
 109              		.align	1
 110              		.weak	HAL_OTFDEC_MspDeInit
 111              		.syntax unified
 112              		.thumb
 113              		.thumb_func
 115              	HAL_OTFDEC_MspDeInit:
 116              	.LVL7:
 117              	.LFB205:
 279:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 280:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** /**
 281:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @brief  DeInitialize OTFDEC MSP.
 282:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @param  hotfdec pointer to an OTFDEC_HandleTypeDef structure that contains
 283:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *         the configuration information for OTFDEC module
 284:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @retval None
 285:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   */
 286:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** __weak void HAL_OTFDEC_MspDeInit(OTFDEC_HandleTypeDef *hotfdec)
 287:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** {
 118              		.loc 1 287 1 is_stmt 1 view -0
 119              		.cfi_startproc
 120              		@ args = 0, pretend = 0, frame = 0
 121              		@ frame_needed = 0, uses_anonymous_args = 0
 122              		@ link register save eliminated.
 288:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* Prevent unused argument(s) compilation warning */
 289:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   UNUSED(hotfdec);
 123              		.loc 1 289 3 view .LVU24
 290:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 291:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* NOTE : This function should not be modified; when the callback is needed,
 292:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****             the HAL_OTFDEC_MspDeInit can be implemented in the user file.
 293:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****    */
 294:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** }
 124              		.loc 1 294 1 is_stmt 0 view .LVU25
 125 0000 7047     		bx	lr
 126              		.cfi_endproc
 127              	.LFE205:
 129              		.section	.text.HAL_OTFDEC_DeInit,"ax",%progbits
 130              		.align	1
 131              		.global	HAL_OTFDEC_DeInit
 132              		.syntax unified
 133              		.thumb
 134              		.thumb_func
 136              	HAL_OTFDEC_DeInit:
 137              	.LVL8:
 138              	.LFB203:
 225:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* Check the OTFDEC handle allocation */
 139              		.loc 1 225 1 is_stmt 1 view -0
 140              		.cfi_startproc
 141              		@ args = 0, pretend = 0, frame = 0
 142              		@ frame_needed = 0, uses_anonymous_args = 0
 227:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   {
 143              		.loc 1 227 3 view .LVU27
 227:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   {
 144              		.loc 1 227 6 is_stmt 0 view .LVU28
 145 0000 50B1     		cbz	r0, .L14
 225:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* Check the OTFDEC handle allocation */
ARM GAS  /tmp/cc22j4eF.s 			page 9


 146              		.loc 1 225 1 view .LVU29
 147 0002 10B5     		push	{r4, lr}
 148              	.LCFI2:
 149              		.cfi_def_cfa_offset 8
 150              		.cfi_offset 4, -8
 151              		.cfi_offset 14, -4
 152 0004 0446     		mov	r4, r0
 233:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 153              		.loc 1 233 3 is_stmt 1 view .LVU30
 236:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 154              		.loc 1 236 3 view .LVU31
 236:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 155              		.loc 1 236 18 is_stmt 0 view .LVU32
 156 0006 0223     		movs	r3, #2
 157 0008 0371     		strb	r3, [r0, #4]
 248:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** #endif /* USE_HAL_OTFDEC_REGISTER_CALLBACKS */
 158              		.loc 1 248 3 is_stmt 1 view .LVU33
 159 000a FFF7FEFF 		bl	HAL_OTFDEC_MspDeInit
 160              	.LVL9:
 252:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 161              		.loc 1 252 3 view .LVU34
 252:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 162              		.loc 1 252 18 is_stmt 0 view .LVU35
 163 000e 0020     		movs	r0, #0
 164 0010 2071     		strb	r0, [r4, #4]
 255:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 165              		.loc 1 255 3 is_stmt 1 view .LVU36
 255:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 166              		.loc 1 255 22 is_stmt 0 view .LVU37
 167 0012 A060     		str	r0, [r4, #8]
 258:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 168              		.loc 1 258 3 is_stmt 1 view .LVU38
 258:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 169              		.loc 1 258 3 view .LVU39
 170 0014 6071     		strb	r0, [r4, #5]
 258:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 171              		.loc 1 258 3 view .LVU40
 261:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** }
 172              		.loc 1 261 3 view .LVU41
 262:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 173              		.loc 1 262 1 is_stmt 0 view .LVU42
 174 0016 10BD     		pop	{r4, pc}
 175              	.LVL10:
 176              	.L14:
 177              	.LCFI3:
 178              		.cfi_def_cfa_offset 0
 179              		.cfi_restore 4
 180              		.cfi_restore 14
 229:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   }
 181              		.loc 1 229 12 view .LVU43
 182 0018 0120     		movs	r0, #1
 183              	.LVL11:
 262:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 184              		.loc 1 262 1 view .LVU44
 185 001a 7047     		bx	lr
 186              		.cfi_endproc
 187              	.LFE203:
ARM GAS  /tmp/cc22j4eF.s 			page 10


 189              		.section	.text.HAL_OTFDEC_ErrorCallback,"ax",%progbits
 190              		.align	1
 191              		.weak	HAL_OTFDEC_ErrorCallback
 192              		.syntax unified
 193              		.thumb
 194              		.thumb_func
 196              	HAL_OTFDEC_ErrorCallback:
 197              	.LVL12:
 198              	.LFB207:
 295:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 296:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** #if (USE_HAL_OTFDEC_REGISTER_CALLBACKS == 1)
 297:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** /**
 298:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @brief  Register a User OTFDEC Callback
 299:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *         To be used instead of the weak predefined callback
 300:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @param  hotfdec pointer to an OTFDEC_HandleTypeDef structure that contains
 301:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *         the configuration information for OTFDEC module
 302:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @param  CallbackID ID of the callback to be registered
 303:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *         This parameter can be one of the following values:
 304:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *          @arg @ref HAL_OTFDEC_ERROR_CB_ID           OTFDEC error callback ID
 305:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *          @arg @ref HAL_OTFDEC_MSPINIT_CB_ID         MspInit callback ID
 306:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *          @arg @ref HAL_OTFDEC_MSPDEINIT_CB_ID       MspDeInit callback ID
 307:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @param  pCallback pointer to the Callback function
 308:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @retval HAL status
 309:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   */
 310:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** HAL_StatusTypeDef HAL_OTFDEC_RegisterCallback(OTFDEC_HandleTypeDef *hotfdec, HAL_OTFDEC_CallbackIDT
 311:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****                                               pOTFDEC_CallbackTypeDef pCallback)
 312:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** {
 313:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   HAL_StatusTypeDef status = HAL_OK;
 314:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 315:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   if (pCallback == NULL)
 316:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   {
 317:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     /* Update the error code */
 318:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     hotfdec->ErrorCode |= HAL_OTFDEC_ERROR_INVALID_CALLBACK;
 319:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 320:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     return HAL_ERROR;
 321:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   }
 322:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 323:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   if (hotfdec->State == HAL_OTFDEC_STATE_READY)
 324:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   {
 325:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     switch (CallbackID)
 326:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     {
 327:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****       case HAL_OTFDEC_ERROR_CB_ID :
 328:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****         hotfdec->ErrorCallback = pCallback;
 329:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****         break;
 330:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 331:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****       case HAL_OTFDEC_MSPINIT_CB_ID :
 332:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****         hotfdec->MspInitCallback = pCallback;
 333:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****         break;
 334:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 335:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****       case HAL_OTFDEC_MSPDEINIT_CB_ID :
 336:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****         hotfdec->MspDeInitCallback = pCallback;
 337:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****         break;
 338:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 339:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****       default :
 340:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****         /* Update the error code */
 341:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****         hotfdec->ErrorCode |= HAL_OTFDEC_ERROR_INVALID_CALLBACK;
 342:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
ARM GAS  /tmp/cc22j4eF.s 			page 11


 343:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****         /* Return error status */
 344:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****         status = HAL_ERROR;
 345:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****         break;
 346:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     }
 347:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   }
 348:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   else if (HAL_OTFDEC_STATE_RESET == hotfdec->State)
 349:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   {
 350:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     switch (CallbackID)
 351:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     {
 352:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****       case HAL_OTFDEC_MSPINIT_CB_ID :
 353:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****         hotfdec->MspInitCallback = pCallback;
 354:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****         break;
 355:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 356:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****       case HAL_OTFDEC_MSPDEINIT_CB_ID :
 357:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****         hotfdec->MspDeInitCallback = pCallback;
 358:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****         break;
 359:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 360:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****       default :
 361:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****         /* Update the error code */
 362:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****         hotfdec->ErrorCode |= HAL_OTFDEC_ERROR_INVALID_CALLBACK;
 363:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 364:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****         /* Return error status */
 365:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****         status = HAL_ERROR;
 366:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****         break;
 367:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     }
 368:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   }
 369:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   else
 370:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   {
 371:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     /* Update the error code */
 372:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     hotfdec->ErrorCode |= HAL_OTFDEC_ERROR_INVALID_CALLBACK;
 373:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 374:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     /* Return error status */
 375:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     status =  HAL_ERROR;
 376:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   }
 377:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 378:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   return status;
 379:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** }
 380:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 381:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** /**
 382:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @brief  Unregister a OTFDEC Callback
 383:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *         OTFDEC callback is redirected to the weak predefined callback
 384:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @param  hotfdec pointer to an OTFDEC_HandleTypeDef structure that contains
 385:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *         the configuration information for OTFDEC module
 386:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @param  CallbackID ID of the callback to be registered
 387:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *         This parameter can be one of the following values:
 388:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *          @arg @ref HAL_OTFDEC_ERROR_CB_ID           OTFDEC error callback ID
 389:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *          @arg @ref HAL_OTFDEC_MSPINIT_CB_ID         MspInit callback ID
 390:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *          @arg @ref HAL_OTFDEC_MSPDEINIT_CB_ID       MspDeInit callback ID
 391:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @retval HAL status
 392:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   */
 393:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** HAL_StatusTypeDef HAL_OTFDEC_UnRegisterCallback(OTFDEC_HandleTypeDef *hotfdec, HAL_OTFDEC_CallbackI
 394:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** {
 395:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   HAL_StatusTypeDef status = HAL_OK;
 396:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 397:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   if (hotfdec->State == HAL_OTFDEC_STATE_READY)
 398:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   {
 399:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     switch (CallbackID)
ARM GAS  /tmp/cc22j4eF.s 			page 12


 400:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     {
 401:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****       case HAL_OTFDEC_ERROR_CB_ID :
 402:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****         hotfdec->ErrorCallback = HAL_OTFDEC_ErrorCallback;
 403:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****         break;
 404:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 405:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****       case HAL_OTFDEC_MSPINIT_CB_ID :
 406:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****         hotfdec->MspInitCallback = HAL_OTFDEC_MspInit; /* Legacy weak MspInit */
 407:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****         break;
 408:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 409:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****       case HAL_OTFDEC_MSPDEINIT_CB_ID :
 410:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****         hotfdec->MspDeInitCallback = HAL_OTFDEC_MspDeInit; /* Legacy weak MspDeInit */
 411:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****         break;
 412:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 413:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****       default :
 414:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****         /* Update the error code */
 415:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****         hotfdec->ErrorCode |= HAL_OTFDEC_ERROR_INVALID_CALLBACK;
 416:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 417:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****         /* Return error status */
 418:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****         status =  HAL_ERROR;
 419:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****         break;
 420:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     }
 421:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   }
 422:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   else if (HAL_OTFDEC_STATE_RESET == hotfdec->State)
 423:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   {
 424:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     switch (CallbackID)
 425:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     {
 426:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****       case HAL_OTFDEC_MSPINIT_CB_ID :
 427:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****         hotfdec->MspInitCallback = HAL_OTFDEC_MspInit; /* Legacy weak MspInit */
 428:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****         break;
 429:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 430:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****       case HAL_OTFDEC_MSPDEINIT_CB_ID :
 431:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****         hotfdec->MspDeInitCallback = HAL_OTFDEC_MspDeInit; /* Legacy weak MspDeInit */
 432:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****         break;
 433:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 434:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****       default :
 435:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****         /* Update the error code */
 436:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****         hotfdec->ErrorCode |= HAL_OTFDEC_ERROR_INVALID_CALLBACK;
 437:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 438:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****         /* Return error status */
 439:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****         status =  HAL_ERROR;
 440:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****         break;
 441:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     }
 442:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   }
 443:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   else
 444:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   {
 445:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     /* Update the error code */
 446:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     hotfdec->ErrorCode |= HAL_OTFDEC_ERROR_INVALID_CALLBACK;
 447:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 448:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     /* Return error status */
 449:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     status =  HAL_ERROR;
 450:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   }
 451:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 452:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   return status;
 453:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** }
 454:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 455:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** #endif /* USE_HAL_OTFDEC_REGISTER_CALLBACKS */
 456:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
ARM GAS  /tmp/cc22j4eF.s 			page 13


 457:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** /**
 458:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @}
 459:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   */
 460:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 461:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** /** @defgroup OTFDEC_Exported_Functions_Group2  OTFDEC IRQ handler management
 462:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *  @brief   OTFDEC IRQ handler.
 463:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *
 464:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** @verbatim
 465:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   ==============================================================================
 466:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****                 ##### OTFDEC IRQ handler management #####
 467:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   ==============================================================================
 468:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** [..]  This section provides OTFDEC IRQ handler function.
 469:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 470:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** @endverbatim
 471:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @{
 472:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   */
 473:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 474:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** /**
 475:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @brief  Handle OTFDEC interrupt request.
 476:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @param  hotfdec pointer to an OTFDEC_HandleTypeDef structure that contains
 477:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *         the configuration information for OTFDEC module
 478:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @retval None
 479:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   */
 480:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** void HAL_OTFDEC_IRQHandler(OTFDEC_HandleTypeDef *hotfdec)
 481:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** {
 482:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   uint32_t isr_reg;
 483:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 484:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   isr_reg = READ_REG(hotfdec->Instance->ISR);
 485:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   if ((isr_reg & OTFDEC_ISR_SEIF) == OTFDEC_ISR_SEIF)
 486:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   {
 487:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     SET_BIT(hotfdec->Instance->ICR, OTFDEC_ICR_SEIF);
 488:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     hotfdec->ErrorCode |= HAL_OTFDEC_SECURITY_ERROR;
 489:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   }
 490:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   if ((isr_reg & OTFDEC_ISR_XONEIF) == OTFDEC_ISR_XONEIF)
 491:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   {
 492:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     SET_BIT(hotfdec->Instance->ICR, OTFDEC_ICR_XONEIF);
 493:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     hotfdec->ErrorCode |= HAL_OTFDEC_EXECUTE_ERROR;
 494:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   }
 495:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   if ((isr_reg & OTFDEC_ISR_KEIF) == OTFDEC_ISR_KEIF)
 496:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   {
 497:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     SET_BIT(hotfdec->Instance->ICR, OTFDEC_ICR_KEIF);
 498:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     hotfdec->ErrorCode |= HAL_OTFDEC_KEY_ERROR;
 499:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   }
 500:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 501:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** #if (USE_HAL_OTFDEC_REGISTER_CALLBACKS == 1)
 502:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   hotfdec->ErrorCallback(hotfdec);
 503:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** #else
 504:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   HAL_OTFDEC_ErrorCallback(hotfdec);
 505:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** #endif /* USE_HAL_OTFDEC_REGISTER_CALLBACKS */
 506:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** }
 507:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 508:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** /**
 509:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @brief OTFDEC error callback.
 510:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @param  hotfdec pointer to an OTFDEC_HandleTypeDef structure that contains
 511:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *         the configuration information for OTFDEC module
 512:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @retval None
 513:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   */
ARM GAS  /tmp/cc22j4eF.s 			page 14


 514:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** __weak void HAL_OTFDEC_ErrorCallback(OTFDEC_HandleTypeDef *hotfdec)
 515:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** {
 199              		.loc 1 515 1 is_stmt 1 view -0
 200              		.cfi_startproc
 201              		@ args = 0, pretend = 0, frame = 0
 202              		@ frame_needed = 0, uses_anonymous_args = 0
 203              		@ link register save eliminated.
 516:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* Prevent unused argument(s) compilation warning */
 517:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   UNUSED(hotfdec);
 204              		.loc 1 517 3 view .LVU46
 518:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 519:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* NOTE : This function should not be modified; when the callback is needed,
 520:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****             the HAL_OTFDEC_ErrorCallback can be implemented in the user file.
 521:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****    */
 522:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** }
 205              		.loc 1 522 1 is_stmt 0 view .LVU47
 206 0000 7047     		bx	lr
 207              		.cfi_endproc
 208              	.LFE207:
 210              		.section	.text.HAL_OTFDEC_IRQHandler,"ax",%progbits
 211              		.align	1
 212              		.global	HAL_OTFDEC_IRQHandler
 213              		.syntax unified
 214              		.thumb
 215              		.thumb_func
 217              	HAL_OTFDEC_IRQHandler:
 218              	.LVL13:
 219              	.LFB206:
 481:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   uint32_t isr_reg;
 220              		.loc 1 481 1 is_stmt 1 view -0
 221              		.cfi_startproc
 222              		@ args = 0, pretend = 0, frame = 0
 223              		@ frame_needed = 0, uses_anonymous_args = 0
 481:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   uint32_t isr_reg;
 224              		.loc 1 481 1 is_stmt 0 view .LVU49
 225 0000 08B5     		push	{r3, lr}
 226              	.LCFI4:
 227              		.cfi_def_cfa_offset 8
 228              		.cfi_offset 3, -8
 229              		.cfi_offset 14, -4
 482:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 230              		.loc 1 482 3 is_stmt 1 view .LVU50
 484:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   if ((isr_reg & OTFDEC_ISR_SEIF) == OTFDEC_ISR_SEIF)
 231              		.loc 1 484 3 view .LVU51
 484:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   if ((isr_reg & OTFDEC_ISR_SEIF) == OTFDEC_ISR_SEIF)
 232              		.loc 1 484 13 is_stmt 0 view .LVU52
 233 0002 0268     		ldr	r2, [r0]
 484:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   if ((isr_reg & OTFDEC_ISR_SEIF) == OTFDEC_ISR_SEIF)
 234              		.loc 1 484 11 view .LVU53
 235 0004 D2F80033 		ldr	r3, [r2, #768]
 236              	.LVL14:
 485:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   {
 237              		.loc 1 485 3 is_stmt 1 view .LVU54
 485:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   {
 238              		.loc 1 485 6 is_stmt 0 view .LVU55
 239 0008 13F0010F 		tst	r3, #1
 240 000c 09D0     		beq	.L21
ARM GAS  /tmp/cc22j4eF.s 			page 15


 487:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     hotfdec->ErrorCode |= HAL_OTFDEC_SECURITY_ERROR;
 241              		.loc 1 487 5 is_stmt 1 view .LVU56
 242 000e D2F80413 		ldr	r1, [r2, #772]
 243 0012 41F00101 		orr	r1, r1, #1
 244 0016 C2F80413 		str	r1, [r2, #772]
 488:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   }
 245              		.loc 1 488 5 view .LVU57
 488:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   }
 246              		.loc 1 488 12 is_stmt 0 view .LVU58
 247 001a 8268     		ldr	r2, [r0, #8]
 488:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   }
 248              		.loc 1 488 24 view .LVU59
 249 001c 42F00102 		orr	r2, r2, #1
 250 0020 8260     		str	r2, [r0, #8]
 251              	.L21:
 490:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   {
 252              		.loc 1 490 3 is_stmt 1 view .LVU60
 490:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   {
 253              		.loc 1 490 6 is_stmt 0 view .LVU61
 254 0022 13F0020F 		tst	r3, #2
 255 0026 0AD0     		beq	.L22
 492:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     hotfdec->ErrorCode |= HAL_OTFDEC_EXECUTE_ERROR;
 256              		.loc 1 492 5 is_stmt 1 view .LVU62
 257 0028 0168     		ldr	r1, [r0]
 258 002a D1F80423 		ldr	r2, [r1, #772]
 259 002e 42F00202 		orr	r2, r2, #2
 260 0032 C1F80423 		str	r2, [r1, #772]
 493:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   }
 261              		.loc 1 493 5 view .LVU63
 493:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   }
 262              		.loc 1 493 12 is_stmt 0 view .LVU64
 263 0036 8268     		ldr	r2, [r0, #8]
 493:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   }
 264              		.loc 1 493 24 view .LVU65
 265 0038 42F00202 		orr	r2, r2, #2
 266 003c 8260     		str	r2, [r0, #8]
 267              	.L22:
 495:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   {
 268              		.loc 1 495 3 is_stmt 1 view .LVU66
 495:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   {
 269              		.loc 1 495 6 is_stmt 0 view .LVU67
 270 003e 13F0040F 		tst	r3, #4
 271 0042 0AD0     		beq	.L23
 497:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     hotfdec->ErrorCode |= HAL_OTFDEC_KEY_ERROR;
 272              		.loc 1 497 5 is_stmt 1 view .LVU68
 273 0044 0268     		ldr	r2, [r0]
 274 0046 D2F80433 		ldr	r3, [r2, #772]
 275              	.LVL15:
 497:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     hotfdec->ErrorCode |= HAL_OTFDEC_KEY_ERROR;
 276              		.loc 1 497 5 is_stmt 0 view .LVU69
 277 004a 43F00403 		orr	r3, r3, #4
 278 004e C2F80433 		str	r3, [r2, #772]
 498:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   }
 279              		.loc 1 498 5 is_stmt 1 view .LVU70
 498:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   }
 280              		.loc 1 498 12 is_stmt 0 view .LVU71
 281 0052 8368     		ldr	r3, [r0, #8]
ARM GAS  /tmp/cc22j4eF.s 			page 16


 498:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   }
 282              		.loc 1 498 24 view .LVU72
 283 0054 43F00403 		orr	r3, r3, #4
 284 0058 8360     		str	r3, [r0, #8]
 285              	.L23:
 504:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** #endif /* USE_HAL_OTFDEC_REGISTER_CALLBACKS */
 286              		.loc 1 504 3 is_stmt 1 view .LVU73
 287 005a FFF7FEFF 		bl	HAL_OTFDEC_ErrorCallback
 288              	.LVL16:
 506:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 289              		.loc 1 506 1 is_stmt 0 view .LVU74
 290 005e 08BD     		pop	{r3, pc}
 291              		.cfi_endproc
 292              	.LFE206:
 294              		.section	.text.HAL_OTFDEC_RegionKeyLock,"ax",%progbits
 295              		.align	1
 296              		.global	HAL_OTFDEC_RegionKeyLock
 297              		.syntax unified
 298              		.thumb
 299              		.thumb_func
 301              	HAL_OTFDEC_RegionKeyLock:
 302              	.LVL17:
 303              	.LFB208:
 523:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 524:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** /**
 525:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @}
 526:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   */
 527:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 528:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 529:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 530:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 531:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** /** @defgroup OTFDEC_Exported_Functions_Group3 Peripheral Control functions
 532:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *  @brief   Peripheral control functions.
 533:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *
 534:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** @verbatim
 535:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   ==============================================================================
 536:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****                       ##### Peripheral Control functions #####
 537:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   ==============================================================================
 538:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     [..]
 539:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     This subsection permits to configure the OTFDEC peripheral
 540:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 541:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** @endverbatim
 542:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @{
 543:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   */
 544:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 545:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** /**
 546:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @brief  Lock region keys.
 547:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @note   Writes to this region KEYRx registers are ignored until next OTFDEC reset.
 548:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @param  hotfdec pointer to an OTFDEC_HandleTypeDef structure that contains
 549:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *         the configuration information for OTFDEC module
 550:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @param  RegionIndex index of region the keys of which are locked
 551:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @retval HAL state
 552:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   */
 553:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** HAL_StatusTypeDef HAL_OTFDEC_RegionKeyLock(OTFDEC_HandleTypeDef *hotfdec, uint32_t RegionIndex)
 554:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** {
 304              		.loc 1 554 1 is_stmt 1 view -0
 305              		.cfi_startproc
ARM GAS  /tmp/cc22j4eF.s 			page 17


 306              		@ args = 0, pretend = 0, frame = 0
 307              		@ frame_needed = 0, uses_anonymous_args = 0
 308              		@ link register save eliminated.
 555:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   OTFDEC_Region_TypeDef *region;
 309              		.loc 1 555 3 view .LVU76
 556:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   uint32_t address;
 310              		.loc 1 556 3 view .LVU77
 557:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 558:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* Check the parameters */
 559:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   assert_param(IS_OTFDEC_ALL_INSTANCE(hotfdec->Instance));
 311              		.loc 1 559 3 view .LVU78
 560:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   assert_param(IS_OTFDEC_REGIONINDEX(RegionIndex));
 312              		.loc 1 560 3 view .LVU79
 561:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 562:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* Take Lock */
 563:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   __HAL_LOCK(hotfdec);
 313              		.loc 1 563 3 view .LVU80
 314              		.loc 1 563 3 view .LVU81
 315 0000 4379     		ldrb	r3, [r0, #5]	@ zero_extendqisi2
 316 0002 012B     		cmp	r3, #1
 317 0004 0ED0     		beq	.L27
 318              		.loc 1 563 3 discriminator 2 view .LVU82
 319 0006 0123     		movs	r3, #1
 320 0008 4371     		strb	r3, [r0, #5]
 321              		.loc 1 563 3 discriminator 2 view .LVU83
 564:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 565:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   address = (uint32_t)(hotfdec->Instance) + 0x20U + (0x30U * RegionIndex);
 322              		.loc 1 565 3 discriminator 2 view .LVU84
 323              		.loc 1 565 31 is_stmt 0 discriminator 2 view .LVU85
 324 000a 0368     		ldr	r3, [r0]
 325              		.loc 1 565 60 discriminator 2 view .LVU86
 326 000c 01EB4101 		add	r1, r1, r1, lsl #1
 327              	.LVL18:
 328              		.loc 1 565 51 discriminator 2 view .LVU87
 329 0010 03EB0113 		add	r3, r3, r1, lsl #4
 330              	.LVL19:
 566:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   region = (OTFDEC_Region_TypeDef *)address;
 331              		.loc 1 566 3 is_stmt 1 discriminator 2 view .LVU88
 567:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 568:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   SET_BIT(region->REG_CONFIGR, OTFDEC_REG_CONFIGR_KEYLOCK);
 332              		.loc 1 568 3 discriminator 2 view .LVU89
 333 0014 1A6A     		ldr	r2, [r3, #32]
 334 0016 42F00402 		orr	r2, r2, #4
 335 001a 1A62     		str	r2, [r3, #32]
 569:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 570:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* Release Lock */
 571:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   __HAL_UNLOCK(hotfdec);
 336              		.loc 1 571 3 discriminator 2 view .LVU90
 337              		.loc 1 571 3 discriminator 2 view .LVU91
 338 001c 0023     		movs	r3, #0
 339              	.LVL20:
 340              		.loc 1 571 3 is_stmt 0 discriminator 2 view .LVU92
 341 001e 4371     		strb	r3, [r0, #5]
 342              		.loc 1 571 3 is_stmt 1 discriminator 2 view .LVU93
 572:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 573:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* Status is okay */
 574:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   return HAL_OK;
ARM GAS  /tmp/cc22j4eF.s 			page 18


 343              		.loc 1 574 3 discriminator 2 view .LVU94
 344              		.loc 1 574 10 is_stmt 0 discriminator 2 view .LVU95
 345 0020 1846     		mov	r0, r3
 346              	.LVL21:
 347              		.loc 1 574 10 discriminator 2 view .LVU96
 348 0022 7047     		bx	lr
 349              	.LVL22:
 350              	.L27:
 563:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 351              		.loc 1 563 3 view .LVU97
 352 0024 0220     		movs	r0, #2
 353              	.LVL23:
 575:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** }
 354              		.loc 1 575 1 view .LVU98
 355 0026 7047     		bx	lr
 356              		.cfi_endproc
 357              	.LFE208:
 359              		.section	.text.HAL_OTFDEC_RegionSetMode,"ax",%progbits
 360              		.align	1
 361              		.global	HAL_OTFDEC_RegionSetMode
 362              		.syntax unified
 363              		.thumb
 364              		.thumb_func
 366              	HAL_OTFDEC_RegionSetMode:
 367              	.LVL24:
 368              	.LFB210:
 576:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 577:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** /**
 578:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @brief  Set region keys.
 579:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @param  hotfdec pointer to an OTFDEC_HandleTypeDef structure that contains
 580:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *         the configuration information for OTFDEC module
 581:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @param  RegionIndex index of region the keys of which are set
 582:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @param  pKey pointer at set of keys
 583:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @note   The API reads the key CRC computed by the peripheral and compares it with that
 584:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *         theoretically expected. An error is reported if they are different.
 585:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @retval HAL state
 586:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   */
 587:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** HAL_StatusTypeDef HAL_OTFDEC_RegionSetKey(OTFDEC_HandleTypeDef *hotfdec, uint32_t RegionIndex, uint
 588:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** {
 589:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   OTFDEC_Region_TypeDef *region;
 590:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   uint32_t address;
 591:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 592:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* Check the parameters */
 593:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   assert_param(IS_OTFDEC_ALL_INSTANCE(hotfdec->Instance));
 594:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   assert_param(IS_OTFDEC_REGIONINDEX(RegionIndex));
 595:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 596:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   if (pKey == NULL)
 597:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   {
 598:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     return HAL_ERROR;
 599:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   }
 600:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   else
 601:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   {
 602:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     /* Take Lock */
 603:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     __HAL_LOCK(hotfdec);
 604:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 605:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     address = (uint32_t)(hotfdec->Instance) + 0x20U + (0x30U * RegionIndex);
 606:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     region = (OTFDEC_Region_TypeDef *)address;
ARM GAS  /tmp/cc22j4eF.s 			page 19


 607:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 608:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     /* Set Key */
 609:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     WRITE_REG(region->REG_KEYR0, pKey[0]);
 610:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 611:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     __DSB();
 612:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     __ISB();
 613:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 614:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     WRITE_REG(region->REG_KEYR1, pKey[1]);
 615:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 616:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     __DSB();
 617:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     __ISB();
 618:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 619:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     WRITE_REG(region->REG_KEYR2, pKey[2]);
 620:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 621:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     __DSB();
 622:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     __ISB();
 623:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 624:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     WRITE_REG(region->REG_KEYR3, pKey[3]);
 625:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 626:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     /* Compute theoretically expected CRC and compare it with that reported by the peripheral */
 627:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     if (HAL_OTFDEC_KeyCRCComputation(pKey) != HAL_OTFDEC_RegionGetKeyCRC(hotfdec, RegionIndex))
 628:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     {
 629:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****       /* Release Lock */
 630:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****       __HAL_UNLOCK(hotfdec);
 631:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 632:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****       /* Status is okay */
 633:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****       return HAL_ERROR;
 634:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     }
 635:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 636:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     /* Release Lock */
 637:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     __HAL_UNLOCK(hotfdec);
 638:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 639:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     /* Status is okay */
 640:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     return HAL_OK;
 641:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   }
 642:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** }
 643:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 644:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** /**
 645:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @brief  Set region mode.
 646:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @param  hotfdec pointer to an OTFDEC_HandleTypeDef structure that contains
 647:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *         the configuration information for OTFDEC module
 648:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @param  RegionIndex index of region the mode of which is set
 649:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @param  mode This parameter can be only:
 650:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *           @arg @ref OTFDEC_REG_MODE_INSTRUCTION_OR_DATA_ACCESSES
 651:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****                         All read accesses are decrypted (instruction or data)
 652:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *           @arg @ref OTFDEC_REG_MODE_INSTRUCTION_ACCESSES_ONLY_WITH_CIPHER
 653:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****                         Only instruction accesses are decrypted with proprietary cipher activated
 654:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @retval HAL state
 655:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   */
 656:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** HAL_StatusTypeDef HAL_OTFDEC_RegionSetMode(OTFDEC_HandleTypeDef *hotfdec, uint32_t RegionIndex, uin
 657:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** {
 369              		.loc 1 657 1 is_stmt 1 view -0
 370              		.cfi_startproc
 371              		@ args = 0, pretend = 0, frame = 0
 372              		@ frame_needed = 0, uses_anonymous_args = 0
 373              		@ link register save eliminated.
 374              		.loc 1 657 1 is_stmt 0 view .LVU100
ARM GAS  /tmp/cc22j4eF.s 			page 20


 375 0000 0346     		mov	r3, r0
 658:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   OTFDEC_Region_TypeDef *region;
 376              		.loc 1 658 3 is_stmt 1 view .LVU101
 659:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   uint32_t address;
 377              		.loc 1 659 3 view .LVU102
 660:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 661:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* Check the parameters */
 662:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   assert_param(IS_OTFDEC_ALL_INSTANCE(hotfdec->Instance));
 378              		.loc 1 662 3 view .LVU103
 663:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   assert_param(IS_OTFDEC_REGIONINDEX(RegionIndex));
 379              		.loc 1 663 3 view .LVU104
 664:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   assert_param(IS_OTFDEC_REGION_OPERATING_MODE(mode));
 380              		.loc 1 664 3 view .LVU105
 665:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 666:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* Take Lock */
 667:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   __HAL_LOCK(hotfdec);
 381              		.loc 1 667 3 view .LVU106
 382              		.loc 1 667 3 view .LVU107
 383 0002 4079     		ldrb	r0, [r0, #5]	@ zero_extendqisi2
 384              	.LVL25:
 385              		.loc 1 667 3 is_stmt 0 view .LVU108
 386 0004 0128     		cmp	r0, #1
 387 0006 0ED0     		beq	.L30
 388              		.loc 1 667 3 is_stmt 1 discriminator 2 view .LVU109
 389 0008 0120     		movs	r0, #1
 390 000a 5871     		strb	r0, [r3, #5]
 391              		.loc 1 667 3 discriminator 2 view .LVU110
 668:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 669:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   address = (uint32_t)(hotfdec->Instance) + 0x20U + (0x30U * RegionIndex);
 392              		.loc 1 669 3 discriminator 2 view .LVU111
 393              		.loc 1 669 31 is_stmt 0 discriminator 2 view .LVU112
 394 000c 1868     		ldr	r0, [r3]
 395              		.loc 1 669 60 discriminator 2 view .LVU113
 396 000e 01EB4101 		add	r1, r1, r1, lsl #1
 397              	.LVL26:
 398              		.loc 1 669 51 discriminator 2 view .LVU114
 399 0012 00EB0110 		add	r0, r0, r1, lsl #4
 400              	.LVL27:
 670:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   region = (OTFDEC_Region_TypeDef *)address;
 401              		.loc 1 670 3 is_stmt 1 discriminator 2 view .LVU115
 671:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 672:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* Set mode */
 673:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   MODIFY_REG(region->REG_CONFIGR, OTFDEC_REG_CONFIGR_MODE, mode);
 402              		.loc 1 673 3 discriminator 2 view .LVU116
 403 0016 016A     		ldr	r1, [r0, #32]
 404 0018 21F03001 		bic	r1, r1, #48
 405 001c 0A43     		orrs	r2, r2, r1
 406              	.LVL28:
 407              		.loc 1 673 3 is_stmt 0 discriminator 2 view .LVU117
 408 001e 0262     		str	r2, [r0, #32]
 674:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 675:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* Release Lock */
 676:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   __HAL_UNLOCK(hotfdec);
 409              		.loc 1 676 3 is_stmt 1 discriminator 2 view .LVU118
 410              		.loc 1 676 3 discriminator 2 view .LVU119
 411 0020 0020     		movs	r0, #0
 412              	.LVL29:
ARM GAS  /tmp/cc22j4eF.s 			page 21


 413              		.loc 1 676 3 is_stmt 0 discriminator 2 view .LVU120
 414 0022 5871     		strb	r0, [r3, #5]
 415              		.loc 1 676 3 is_stmt 1 discriminator 2 view .LVU121
 677:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 678:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* Status is okay */
 679:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   return HAL_OK;
 416              		.loc 1 679 3 discriminator 2 view .LVU122
 417              		.loc 1 679 10 is_stmt 0 discriminator 2 view .LVU123
 418 0024 7047     		bx	lr
 419              	.LVL30:
 420              	.L30:
 667:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 421              		.loc 1 667 3 view .LVU124
 422 0026 0220     		movs	r0, #2
 680:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** }
 423              		.loc 1 680 1 view .LVU125
 424 0028 7047     		bx	lr
 425              		.cfi_endproc
 426              	.LFE210:
 428              		.section	.text.HAL_OTFDEC_RegionConfig,"ax",%progbits
 429              		.align	1
 430              		.global	HAL_OTFDEC_RegionConfig
 431              		.syntax unified
 432              		.thumb
 433              		.thumb_func
 435              	HAL_OTFDEC_RegionConfig:
 436              	.LVL31:
 437              	.LFB211:
 681:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 682:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** /**
 683:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @brief  Set region configuration.
 684:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @note  Region enciphering/deciphering is enabled at the end of this function
 685:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @param  hotfdec pointer to an OTFDEC_HandleTypeDef structure that contains
 686:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *         the configuration information for OTFDEC module
 687:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @param  RegionIndex index of region that is configured
 688:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @param  Config pointer on structure containing the region configuration parameters
 689:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @param  lock configuration lock enable or disable parameter
 690:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *         This parameter can be one of the following values:
 691:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *          @arg @ref OTFDEC_REG_CONFIGR_LOCK_DISABLE      OTFDEC region configuration is not lock
 692:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *          @arg @ref OTFDEC_REG_CONFIGR_LOCK_ENABLE       OTFDEC region configuration is locked
 693:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @retval HAL state
 694:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   */
 695:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** HAL_StatusTypeDef HAL_OTFDEC_RegionConfig(OTFDEC_HandleTypeDef *hotfdec, uint32_t RegionIndex,
 696:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****                                           const OTFDEC_RegionConfigTypeDef *Config, uint32_t lock)
 697:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** {
 438              		.loc 1 697 1 is_stmt 1 view -0
 439              		.cfi_startproc
 440              		@ args = 0, pretend = 0, frame = 0
 441              		@ frame_needed = 0, uses_anonymous_args = 0
 442              		@ link register save eliminated.
 698:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   OTFDEC_Region_TypeDef *region;
 443              		.loc 1 698 3 view .LVU127
 699:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   uint32_t address;
 444              		.loc 1 699 3 view .LVU128
 700:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 701:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* Check the parameters */
 702:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   assert_param(IS_OTFDEC_ALL_INSTANCE(hotfdec->Instance));
ARM GAS  /tmp/cc22j4eF.s 			page 22


 445              		.loc 1 702 3 view .LVU129
 703:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   assert_param(IS_OTFDEC_REGIONINDEX(RegionIndex));
 446              		.loc 1 703 3 view .LVU130
 704:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   assert_param(IS_OTFDEC_REGION_CONFIG_LOCK(lock));
 447              		.loc 1 704 3 view .LVU131
 705:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 706:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   if (Config == NULL)
 448              		.loc 1 706 3 view .LVU132
 449              		.loc 1 706 6 is_stmt 0 view .LVU133
 450 0000 72B3     		cbz	r2, .L34
 451 0002 8446     		mov	ip, r0
 452 0004 1046     		mov	r0, r2
 453              	.LVL32:
 707:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   {
 708:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     return HAL_ERROR;
 709:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   }
 710:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   else
 711:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   {
 712:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 713:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     /* Take Lock */
 714:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     __HAL_LOCK(hotfdec);
 454              		.loc 1 714 5 is_stmt 1 view .LVU134
 455              		.loc 1 714 5 view .LVU135
 456 0006 9CF80520 		ldrb	r2, [ip, #5]	@ zero_extendqisi2
 457              	.LVL33:
 458              		.loc 1 714 5 is_stmt 0 view .LVU136
 459 000a 012A     		cmp	r2, #1
 460 000c 2AD0     		beq	.L35
 697:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   OTFDEC_Region_TypeDef *region;
 461              		.loc 1 697 1 discriminator 2 view .LVU137
 462 000e 10B4     		push	{r4}
 463              	.LCFI5:
 464              		.cfi_def_cfa_offset 4
 465              		.cfi_offset 4, -4
 466              		.loc 1 714 5 is_stmt 1 discriminator 2 view .LVU138
 467 0010 0122     		movs	r2, #1
 468 0012 8CF80520 		strb	r2, [ip, #5]
 469              		.loc 1 714 5 discriminator 2 view .LVU139
 715:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 716:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     address = (uint32_t)(hotfdec->Instance) + 0x20U + (0x30U * RegionIndex);
 470              		.loc 1 716 5 discriminator 2 view .LVU140
 471              		.loc 1 716 33 is_stmt 0 discriminator 2 view .LVU141
 472 0016 DCF80020 		ldr	r2, [ip]
 473              		.loc 1 716 62 discriminator 2 view .LVU142
 474 001a 01EB4101 		add	r1, r1, r1, lsl #1
 475              	.LVL34:
 476              		.loc 1 716 53 discriminator 2 view .LVU143
 477 001e 02EB0112 		add	r2, r2, r1, lsl #4
 478              	.LVL35:
 717:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     region = (OTFDEC_Region_TypeDef *)address;
 479              		.loc 1 717 5 is_stmt 1 discriminator 2 view .LVU144
 718:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 719:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     /* Set Nonce */
 720:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     WRITE_REG(region->REG_NONCER0, Config->Nonce[0]);
 480              		.loc 1 720 5 discriminator 2 view .LVU145
 481 0022 0468     		ldr	r4, [r0]
 482 0024 D462     		str	r4, [r2, #44]
ARM GAS  /tmp/cc22j4eF.s 			page 23


 721:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 722:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     WRITE_REG(region->REG_NONCER1, Config->Nonce[1]);
 483              		.loc 1 722 5 discriminator 2 view .LVU146
 484 0026 4468     		ldr	r4, [r0, #4]
 485 0028 1463     		str	r4, [r2, #48]
 723:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 724:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     /* Write region protected area start and end addresses */
 725:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     WRITE_REG(region->REG_START_ADDR, Config->StartAddress);
 486              		.loc 1 725 5 discriminator 2 view .LVU147
 487 002a 8468     		ldr	r4, [r0, #8]
 488 002c 5462     		str	r4, [r2, #36]
 726:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 727:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     WRITE_REG(region->REG_END_ADDR, Config->EndAddress);
 489              		.loc 1 727 5 discriminator 2 view .LVU148
 490 002e C468     		ldr	r4, [r0, #12]
 491 0030 9462     		str	r4, [r2, #40]
 728:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 729:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     /* Write Version */
 730:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     MODIFY_REG(region->REG_CONFIGR, OTFDEC_REG_CONFIGR_VERSION,
 492              		.loc 1 730 5 discriminator 2 view .LVU149
 493 0032 116A     		ldr	r1, [r2, #32]
 494              	.LVL36:
 495              		.loc 1 730 5 is_stmt 0 discriminator 2 view .LVU150
 496 0034 89B2     		uxth	r1, r1
 497 0036 008A     		ldrh	r0, [r0, #16]
 498              	.LVL37:
 499              		.loc 1 730 5 discriminator 2 view .LVU151
 500 0038 41EA0041 		orr	r1, r1, r0, lsl #16
 501 003c 1162     		str	r1, [r2, #32]
 731:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****                (uint32_t)(Config->Version) << OTFDEC_REG_CONFIGR_VERSION_Pos);
 732:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 733:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     /* Enable region deciphering or enciphering (depending of OTFDEC_CR ENC bit setting) */
 734:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     SET_BIT(region->REG_CONFIGR, OTFDEC_REG_CONFIGR_REG_ENABLE);
 502              		.loc 1 734 5 is_stmt 1 discriminator 2 view .LVU152
 503 003e 116A     		ldr	r1, [r2, #32]
 504 0040 41F00101 		orr	r1, r1, #1
 505 0044 1162     		str	r1, [r2, #32]
 735:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 736:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     /* Lock the region configuration according to lock parameter value */
 737:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     if (lock == OTFDEC_REG_CONFIGR_LOCK_ENABLE)
 506              		.loc 1 737 5 discriminator 2 view .LVU153
 507              		.loc 1 737 8 is_stmt 0 discriminator 2 view .LVU154
 508 0046 022B     		cmp	r3, #2
 509 0048 05D0     		beq	.L40
 510              	.LVL38:
 511              	.L33:
 738:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     {
 739:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****       SET_BIT(region->REG_CONFIGR, OTFDEC_REG_CONFIGR_LOCK_ENABLE);
 740:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     }
 741:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 742:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     /* Release Lock */
 743:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     __HAL_UNLOCK(hotfdec);
 512              		.loc 1 743 5 is_stmt 1 view .LVU155
 513              		.loc 1 743 5 view .LVU156
 514 004a 0020     		movs	r0, #0
 515 004c 8CF80500 		strb	r0, [ip, #5]
 516              		.loc 1 743 5 view .LVU157
ARM GAS  /tmp/cc22j4eF.s 			page 24


 744:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 745:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     /* Status is okay */
 746:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     return HAL_OK;
 517              		.loc 1 746 5 view .LVU158
 747:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   }
 748:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** }
 518              		.loc 1 748 1 is_stmt 0 view .LVU159
 519 0050 5DF8044B 		ldr	r4, [sp], #4
 520              	.LCFI6:
 521              		.cfi_remember_state
 522              		.cfi_restore 4
 523              		.cfi_def_cfa_offset 0
 524 0054 7047     		bx	lr
 525              	.LVL39:
 526              	.L40:
 527              	.LCFI7:
 528              		.cfi_restore_state
 739:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     }
 529              		.loc 1 739 7 is_stmt 1 view .LVU160
 530 0056 136A     		ldr	r3, [r2, #32]
 531              	.LVL40:
 739:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     }
 532              		.loc 1 739 7 is_stmt 0 view .LVU161
 533 0058 43F00203 		orr	r3, r3, #2
 534 005c 1362     		str	r3, [r2, #32]
 535 005e F4E7     		b	.L33
 536              	.LVL41:
 537              	.L34:
 538              	.LCFI8:
 539              		.cfi_def_cfa_offset 0
 540              		.cfi_restore 4
 708:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   }
 541              		.loc 1 708 12 view .LVU162
 542 0060 0120     		movs	r0, #1
 543              	.LVL42:
 708:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   }
 544              		.loc 1 708 12 view .LVU163
 545 0062 7047     		bx	lr
 546              	.LVL43:
 547              	.L35:
 714:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 548              		.loc 1 714 5 view .LVU164
 549 0064 0220     		movs	r0, #2
 550              	.LVL44:
 551              		.loc 1 748 1 view .LVU165
 552 0066 7047     		bx	lr
 553              		.cfi_endproc
 554              	.LFE211:
 556              		.section	.text.HAL_OTFDEC_ConfigAttributes,"ax",%progbits
 557              		.align	1
 558              		.global	HAL_OTFDEC_ConfigAttributes
 559              		.syntax unified
 560              		.thumb
 561              		.thumb_func
 563              	HAL_OTFDEC_ConfigAttributes:
 564              	.LVL45:
 565              	.LFB212:
ARM GAS  /tmp/cc22j4eF.s 			page 25


 749:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 750:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** /**
 751:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @brief  Configure OTFDEC attributes.
 752:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @note   This function sets or resets regions privileged access protection.
 753:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @param  hotfdec pointer to an OTFDEC_HandleTypeDef structure that contains
 754:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *         the configuration information for OTFDEC module
 755:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @param  Attributes This parameter can be only:
 756:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *           @arg @ref OTFDEC_ATTRIBUTE_PRIV   Set privileged access protection
 757:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *           @arg @ref OTFDEC_ATTRIBUTE_NPRIV  Reset privileged access protection
 758:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @retval HAL state
 759:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   */
 760:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** HAL_StatusTypeDef HAL_OTFDEC_ConfigAttributes(OTFDEC_HandleTypeDef *hotfdec, uint32_t Attributes)
 761:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** {
 566              		.loc 1 761 1 is_stmt 1 view -0
 567              		.cfi_startproc
 568              		@ args = 0, pretend = 0, frame = 0
 569              		@ frame_needed = 0, uses_anonymous_args = 0
 570              		@ link register save eliminated.
 762:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* Check the parameters */
 763:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   assert_param(IS_OTFDEC_ALL_INSTANCE(hotfdec->Instance));
 571              		.loc 1 763 3 view .LVU167
 764:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   assert_param(IS_OTFDEC_ATTRIBUTE(Attributes));
 572              		.loc 1 764 3 view .LVU168
 765:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 766:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* Take Lock */
 767:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   __HAL_LOCK(hotfdec);
 573              		.loc 1 767 3 view .LVU169
 574              		.loc 1 767 3 view .LVU170
 575 0000 4379     		ldrb	r3, [r0, #5]	@ zero_extendqisi2
 576 0002 012B     		cmp	r3, #1
 577 0004 0BD0     		beq	.L43
 578              		.loc 1 767 3 discriminator 2 view .LVU171
 579 0006 0123     		movs	r3, #1
 580 0008 4371     		strb	r3, [r0, #5]
 581              		.loc 1 767 3 discriminator 2 view .LVU172
 768:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 769:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   MODIFY_REG(hotfdec->Instance->PRIVCFGR, OTFDEC_PRIVCFGR_PRIV, Attributes);
 582              		.loc 1 769 3 discriminator 2 view .LVU173
 583 000a 0268     		ldr	r2, [r0]
 584 000c 1369     		ldr	r3, [r2, #16]
 585 000e 23F00103 		bic	r3, r3, #1
 586 0012 1943     		orrs	r1, r1, r3
 587              	.LVL46:
 588              		.loc 1 769 3 is_stmt 0 discriminator 2 view .LVU174
 589 0014 1161     		str	r1, [r2, #16]
 770:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 771:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* Release Lock */
 772:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   __HAL_UNLOCK(hotfdec);
 590              		.loc 1 772 3 is_stmt 1 discriminator 2 view .LVU175
 591              		.loc 1 772 3 discriminator 2 view .LVU176
 592 0016 0023     		movs	r3, #0
 593 0018 4371     		strb	r3, [r0, #5]
 594              		.loc 1 772 3 discriminator 2 view .LVU177
 773:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 774:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* Status is okay */
 775:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   return HAL_OK;
 595              		.loc 1 775 3 discriminator 2 view .LVU178
ARM GAS  /tmp/cc22j4eF.s 			page 26


 596              		.loc 1 775 10 is_stmt 0 discriminator 2 view .LVU179
 597 001a 1846     		mov	r0, r3
 598              	.LVL47:
 599              		.loc 1 775 10 discriminator 2 view .LVU180
 600 001c 7047     		bx	lr
 601              	.LVL48:
 602              	.L43:
 767:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 603              		.loc 1 767 3 view .LVU181
 604 001e 0220     		movs	r0, #2
 605              	.LVL49:
 776:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** }
 606              		.loc 1 776 1 view .LVU182
 607 0020 7047     		bx	lr
 608              		.cfi_endproc
 609              	.LFE212:
 611              		.section	.text.HAL_OTFDEC_KeyCRCComputation,"ax",%progbits
 612              		.align	1
 613              		.global	HAL_OTFDEC_KeyCRCComputation
 614              		.syntax unified
 615              		.thumb
 616              		.thumb_func
 618              	HAL_OTFDEC_KeyCRCComputation:
 619              	.LVL50:
 620              	.LFB213:
 777:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 778:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** /**
 779:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @brief  Compute Key CRC
 780:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @param  pKey pointer at set of keys
 781:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @retval CRC value
 782:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   */
 783:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** uint32_t HAL_OTFDEC_KeyCRCComputation(const uint32_t *pKey)
 784:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** {
 621              		.loc 1 784 1 is_stmt 1 view -0
 622              		.cfi_startproc
 623              		@ args = 0, pretend = 0, frame = 16
 624              		@ frame_needed = 0, uses_anonymous_args = 0
 625              		@ link register save eliminated.
 626              		.loc 1 784 1 is_stmt 0 view .LVU184
 627 0000 10B4     		push	{r4}
 628              	.LCFI9:
 629              		.cfi_def_cfa_offset 4
 630              		.cfi_offset 4, -4
 631 0002 85B0     		sub	sp, sp, #20
 632              	.LCFI10:
 633              		.cfi_def_cfa_offset 24
 634 0004 8446     		mov	ip, r0
 785:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   uint8_t crc7_poly = 0x7;
 635              		.loc 1 785 3 is_stmt 1 view .LVU185
 636              	.LVL51:
 786:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   const uint32_t key_strobe[4] = {0xAA55AA55U, 0x3U, 0x18U, 0xC0U};
 637              		.loc 1 786 3 view .LVU186
 638              		.loc 1 786 18 is_stmt 0 view .LVU187
 639 0006 1F4B     		ldr	r3, .L56
 640 0008 0FCB     		ldm	r3, {r0, r1, r2, r3}
 641              	.LVL52:
 642              		.loc 1 786 18 view .LVU188
ARM GAS  /tmp/cc22j4eF.s 			page 27


 643 000a 04AC     		add	r4, sp, #16
 644 000c 04E90F00 		stmdb	r4, {r0, r1, r2, r3}
 787:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   uint8_t  i;
 645              		.loc 1 787 3 is_stmt 1 view .LVU189
 788:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   uint8_t crc = 0;
 646              		.loc 1 788 3 view .LVU190
 647              	.LVL53:
 789:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   uint32_t  j;
 648              		.loc 1 789 3 view .LVU191
 790:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   uint32_t  keyval;
 649              		.loc 1 790 3 view .LVU192
 791:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   uint32_t  k;
 650              		.loc 1 791 3 view .LVU193
 792:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   const uint32_t *temp = pKey;
 651              		.loc 1 792 3 view .LVU194
 793:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 794:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   for (j = 0U; j < 4U; j++)
 652              		.loc 1 794 3 view .LVU195
 653              		.loc 1 794 10 is_stmt 0 view .LVU196
 654 0010 0024     		movs	r4, #0
 788:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   uint32_t  j;
 655              		.loc 1 788 11 view .LVU197
 656 0012 2046     		mov	r0, r4
 657              		.loc 1 794 3 view .LVU198
 658 0014 1BE0     		b	.L45
 659              	.LVL54:
 660              	.L55:
 795:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   {
 796:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     keyval = *temp;
 797:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     temp++;
 798:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     if (j == 0U)
 799:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     {
 800:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****       keyval ^= key_strobe[0];
 661              		.loc 1 800 7 is_stmt 1 view .LVU199
 662              		.loc 1 800 14 is_stmt 0 view .LVU200
 663 0016 83F0AA20 		eor	r0, r3, #-1442797056
 664              	.LVL55:
 665              		.loc 1 800 14 view .LVU201
 666 001a 80F05510 		eor	r0, r0, #5570645
 667              	.LVL56:
 668              		.loc 1 800 14 view .LVU202
 669 001e 29E0     		b	.L47
 670              	.LVL57:
 671              	.L49:
 801:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     }
 802:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     else
 803:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     {
 804:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****       keyval ^= (key_strobe[j] << 24) | ((uint32_t)crc << 16) | (key_strobe[j] << 8) | crc;
 805:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     }
 806:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 807:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     crc = 0;
 808:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     for (i = 0; i < (uint8_t)32; i++)
 672              		.loc 1 808 35 is_stmt 1 discriminator 2 view .LVU203
 673 0020 0131     		adds	r1, r1, #1
 674              	.LVL58:
 675              		.loc 1 808 35 is_stmt 0 discriminator 2 view .LVU204
 676 0022 C9B2     		uxtb	r1, r1
ARM GAS  /tmp/cc22j4eF.s 			page 28


 677              	.LVL59:
 678              	.L48:
 679              		.loc 1 808 19 is_stmt 1 discriminator 1 view .LVU205
 680 0024 1F29     		cmp	r1, #31
 681 0026 0FD8     		bhi	.L53
 809:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     {
 810:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****       k = ((((uint32_t)crc >> 7) ^ ((keyval >> ((uint8_t)31 - i)) & ((uint8_t)0xF)))) & 1U;
 682              		.loc 1 810 7 view .LVU206
 683              		.loc 1 810 61 is_stmt 0 view .LVU207
 684 0028 C1F11F03 		rsb	r3, r1, #31
 685              		.loc 1 810 45 view .LVU208
 686 002c 20FA03F3 		lsr	r3, r0, r3
 687              		.loc 1 810 67 view .LVU209
 688 0030 03F00F03 		and	r3, r3, #15
 689              		.loc 1 810 34 view .LVU210
 690 0034 83EAD213 		eor	r3, r3, r2, lsr #7
 691              	.LVL60:
 811:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****       crc <<= 1;
 692              		.loc 1 811 7 is_stmt 1 view .LVU211
 693              		.loc 1 811 11 is_stmt 0 view .LVU212
 694 0038 5200     		lsls	r2, r2, #1
 695              	.LVL61:
 696              		.loc 1 811 11 view .LVU213
 697 003a D2B2     		uxtb	r2, r2
 698              	.LVL62:
 812:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****       if (k != 0U)
 699              		.loc 1 812 7 is_stmt 1 view .LVU214
 700              		.loc 1 812 10 is_stmt 0 view .LVU215
 701 003c 13F0010F 		tst	r3, #1
 702 0040 EED0     		beq	.L49
 813:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****       {
 814:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****         crc ^= crc7_poly;
 703              		.loc 1 814 9 is_stmt 1 view .LVU216
 704              		.loc 1 814 13 is_stmt 0 view .LVU217
 705 0042 82F00702 		eor	r2, r2, #7
 706              	.LVL63:
 707              		.loc 1 814 13 view .LVU218
 708 0046 EBE7     		b	.L49
 709              	.LVL64:
 710              	.L53:
 815:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****       }
 816:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     }
 817:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 818:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     crc ^= (uint8_t)0x55;
 711              		.loc 1 818 5 is_stmt 1 discriminator 2 view .LVU219
 712              		.loc 1 818 9 is_stmt 0 discriminator 2 view .LVU220
 713 0048 82F05500 		eor	r0, r2, #85
 714              	.LVL65:
 794:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   {
 715              		.loc 1 794 25 is_stmt 1 discriminator 2 view .LVU221
 716 004c 0134     		adds	r4, r4, #1
 717              	.LVL66:
 718              	.L45:
 794:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   {
 719              		.loc 1 794 18 discriminator 1 view .LVU222
 720 004e 032C     		cmp	r4, #3
 721 0050 13D8     		bhi	.L54
ARM GAS  /tmp/cc22j4eF.s 			page 29


 796:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     temp++;
 722              		.loc 1 796 5 view .LVU223
 796:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     temp++;
 723              		.loc 1 796 12 is_stmt 0 view .LVU224
 724 0052 5CF8043B 		ldr	r3, [ip], #4
 725              	.LVL67:
 797:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     if (j == 0U)
 726              		.loc 1 797 5 is_stmt 1 view .LVU225
 798:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     {
 727              		.loc 1 798 5 view .LVU226
 798:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     {
 728              		.loc 1 798 8 is_stmt 0 view .LVU227
 729 0056 002C     		cmp	r4, #0
 730 0058 DDD0     		beq	.L55
 804:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     }
 731              		.loc 1 804 7 is_stmt 1 view .LVU228
 804:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     }
 732              		.loc 1 804 28 is_stmt 0 view .LVU229
 733 005a 04AA     		add	r2, sp, #16
 734 005c 02EB8402 		add	r2, r2, r4, lsl #2
 735 0060 52F8101C 		ldr	r1, [r2, #-16]
 804:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     }
 736              		.loc 1 804 56 view .LVU230
 737 0064 0204     		lsls	r2, r0, #16
 804:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     }
 738              		.loc 1 804 39 view .LVU231
 739 0066 42EA0162 		orr	r2, r2, r1, lsl #24
 804:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     }
 740              		.loc 1 804 63 view .LVU232
 741 006a 42EA0122 		orr	r2, r2, r1, lsl #8
 804:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     }
 742              		.loc 1 804 86 view .LVU233
 743 006e 0243     		orrs	r2, r2, r0
 804:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     }
 744              		.loc 1 804 14 view .LVU234
 745 0070 82EA0300 		eor	r0, r2, r3
 746              	.LVL68:
 747              	.L47:
 807:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     for (i = 0; i < (uint8_t)32; i++)
 748              		.loc 1 807 5 is_stmt 1 view .LVU235
 808:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     {
 749              		.loc 1 808 5 view .LVU236
 807:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     for (i = 0; i < (uint8_t)32; i++)
 750              		.loc 1 807 9 is_stmt 0 view .LVU237
 751 0074 0022     		movs	r2, #0
 808:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     {
 752              		.loc 1 808 12 view .LVU238
 753 0076 1146     		mov	r1, r2
 808:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     {
 754              		.loc 1 808 5 view .LVU239
 755 0078 D4E7     		b	.L48
 756              	.LVL69:
 757              	.L54:
 819:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   }
 820:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 821:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   return (uint32_t) crc;
 758              		.loc 1 821 3 is_stmt 1 view .LVU240
ARM GAS  /tmp/cc22j4eF.s 			page 30


 822:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** }
 759              		.loc 1 822 1 is_stmt 0 view .LVU241
 760 007a 05B0     		add	sp, sp, #20
 761              	.LCFI11:
 762              		.cfi_def_cfa_offset 4
 763              		@ sp needed
 764 007c 5DF8044B 		ldr	r4, [sp], #4
 765              	.LCFI12:
 766              		.cfi_restore 4
 767              		.cfi_def_cfa_offset 0
 768              	.LVL70:
 769              		.loc 1 822 1 view .LVU242
 770 0080 7047     		bx	lr
 771              	.L57:
 772 0082 00BF     		.align	2
 773              	.L56:
 774 0084 00000000 		.word	.LANCHOR0
 775              		.cfi_endproc
 776              	.LFE213:
 778              		.section	.text.HAL_OTFDEC_EnableEnciphering,"ax",%progbits
 779              		.align	1
 780              		.global	HAL_OTFDEC_EnableEnciphering
 781              		.syntax unified
 782              		.thumb
 783              		.thumb_func
 785              	HAL_OTFDEC_EnableEnciphering:
 786              	.LVL71:
 787              	.LFB214:
 823:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 824:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** /**
 825:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @brief  Enable peripheral enciphering.
 826:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @param  hotfdec pointer to an OTFDEC_HandleTypeDef structure that contains
 827:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *         the configuration information for OTFDEC module
 828:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @note By default, deciphering mode is enabled at reset
 829:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @retval HAL state
 830:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   */
 831:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** HAL_StatusTypeDef HAL_OTFDEC_EnableEnciphering(OTFDEC_HandleTypeDef *hotfdec)
 832:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** {
 788              		.loc 1 832 1 is_stmt 1 view -0
 789              		.cfi_startproc
 790              		@ args = 0, pretend = 0, frame = 0
 791              		@ frame_needed = 0, uses_anonymous_args = 0
 792              		@ link register save eliminated.
 833:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* Take Lock */
 834:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   __HAL_LOCK(hotfdec);
 793              		.loc 1 834 3 view .LVU244
 794              		.loc 1 834 3 view .LVU245
 795 0000 4379     		ldrb	r3, [r0, #5]	@ zero_extendqisi2
 796 0002 012B     		cmp	r3, #1
 797 0004 0AD0     		beq	.L60
 798              		.loc 1 834 3 discriminator 2 view .LVU246
 799 0006 0123     		movs	r3, #1
 800 0008 4371     		strb	r3, [r0, #5]
 801              		.loc 1 834 3 discriminator 2 view .LVU247
 835:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 836:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   SET_BIT(hotfdec->Instance->CR, OTFDEC_CR_ENC);
 802              		.loc 1 836 3 discriminator 2 view .LVU248
ARM GAS  /tmp/cc22j4eF.s 			page 31


 803 000a 0268     		ldr	r2, [r0]
 804 000c 1368     		ldr	r3, [r2]
 805 000e 43F00103 		orr	r3, r3, #1
 806 0012 1360     		str	r3, [r2]
 837:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 838:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* Release Lock */
 839:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   __HAL_UNLOCK(hotfdec);
 807              		.loc 1 839 3 discriminator 2 view .LVU249
 808              		.loc 1 839 3 discriminator 2 view .LVU250
 809 0014 0023     		movs	r3, #0
 810 0016 4371     		strb	r3, [r0, #5]
 811              		.loc 1 839 3 discriminator 2 view .LVU251
 840:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 841:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* Status is okay */
 842:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   return HAL_OK;
 812              		.loc 1 842 3 discriminator 2 view .LVU252
 813              		.loc 1 842 10 is_stmt 0 discriminator 2 view .LVU253
 814 0018 1846     		mov	r0, r3
 815              	.LVL72:
 816              		.loc 1 842 10 discriminator 2 view .LVU254
 817 001a 7047     		bx	lr
 818              	.LVL73:
 819              	.L60:
 834:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 820              		.loc 1 834 3 view .LVU255
 821 001c 0220     		movs	r0, #2
 822              	.LVL74:
 843:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** }
 823              		.loc 1 843 1 view .LVU256
 824 001e 7047     		bx	lr
 825              		.cfi_endproc
 826              	.LFE214:
 828              		.section	.text.HAL_OTFDEC_DisableEnciphering,"ax",%progbits
 829              		.align	1
 830              		.global	HAL_OTFDEC_DisableEnciphering
 831              		.syntax unified
 832              		.thumb
 833              		.thumb_func
 835              	HAL_OTFDEC_DisableEnciphering:
 836              	.LVL75:
 837              	.LFB215:
 844:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 845:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** /**
 846:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @brief  Disable peripheral enciphering.
 847:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @param  hotfdec pointer to an OTFDEC_HandleTypeDef structure that contains
 848:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *         the configuration information for OTFDEC module
 849:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @retval HAL state
 850:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   */
 851:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** HAL_StatusTypeDef HAL_OTFDEC_DisableEnciphering(OTFDEC_HandleTypeDef *hotfdec)
 852:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** {
 838              		.loc 1 852 1 is_stmt 1 view -0
 839              		.cfi_startproc
 840              		@ args = 0, pretend = 0, frame = 0
 841              		@ frame_needed = 0, uses_anonymous_args = 0
 842              		@ link register save eliminated.
 853:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* Take Lock */
 854:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   __HAL_LOCK(hotfdec);
ARM GAS  /tmp/cc22j4eF.s 			page 32


 843              		.loc 1 854 3 view .LVU258
 844              		.loc 1 854 3 view .LVU259
 845 0000 4379     		ldrb	r3, [r0, #5]	@ zero_extendqisi2
 846 0002 012B     		cmp	r3, #1
 847 0004 0AD0     		beq	.L63
 848              		.loc 1 854 3 discriminator 2 view .LVU260
 849 0006 0123     		movs	r3, #1
 850 0008 4371     		strb	r3, [r0, #5]
 851              		.loc 1 854 3 discriminator 2 view .LVU261
 855:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 856:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   CLEAR_BIT(hotfdec->Instance->CR, OTFDEC_CR_ENC);
 852              		.loc 1 856 3 discriminator 2 view .LVU262
 853 000a 0268     		ldr	r2, [r0]
 854 000c 1368     		ldr	r3, [r2]
 855 000e 23F00103 		bic	r3, r3, #1
 856 0012 1360     		str	r3, [r2]
 857:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 858:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* Release Lock */
 859:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   __HAL_UNLOCK(hotfdec);
 857              		.loc 1 859 3 discriminator 2 view .LVU263
 858              		.loc 1 859 3 discriminator 2 view .LVU264
 859 0014 0023     		movs	r3, #0
 860 0016 4371     		strb	r3, [r0, #5]
 861              		.loc 1 859 3 discriminator 2 view .LVU265
 860:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 861:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* Status is okay */
 862:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   return HAL_OK;
 862              		.loc 1 862 3 discriminator 2 view .LVU266
 863              		.loc 1 862 10 is_stmt 0 discriminator 2 view .LVU267
 864 0018 1846     		mov	r0, r3
 865              	.LVL76:
 866              		.loc 1 862 10 discriminator 2 view .LVU268
 867 001a 7047     		bx	lr
 868              	.LVL77:
 869              	.L63:
 854:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 870              		.loc 1 854 3 view .LVU269
 871 001c 0220     		movs	r0, #2
 872              	.LVL78:
 863:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** }
 873              		.loc 1 863 1 view .LVU270
 874 001e 7047     		bx	lr
 875              		.cfi_endproc
 876              	.LFE215:
 878              		.section	.text.HAL_OTFDEC_Cipher,"ax",%progbits
 879              		.align	1
 880              		.global	HAL_OTFDEC_Cipher
 881              		.syntax unified
 882              		.thumb
 883              		.thumb_func
 885              	HAL_OTFDEC_Cipher:
 886              	.LVL79:
 887              	.LFB216:
 864:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 865:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 866:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** /**
 867:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @brief  Cipher data.
ARM GAS  /tmp/cc22j4eF.s 			page 33


 868:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @param  hotfdec pointer to an OTFDEC_HandleTypeDef structure that contains
 869:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *         the configuration information for OTFDEC module
 870:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @param  RegionIndex index of region the configuration of which is used to encipher
 871:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @param  input plain data
 872:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @param  output ciphered data
 873:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @param  size plain data size in words
 874:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @param  start_address starting address in the external memory area
 875:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****             where the enciphered data will be eventually stored
 876:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @note   Region configuration parameters and OTFDEC_CR ENC bit must be set.
 877:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @note   output pointer points at a temporary area in RAM to store the ciphered data. It is up t
 878:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *         to copy the ciphered data in external RAM once the enciphering process is over.
 879:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @retval HAL state
 880:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   */
 881:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** HAL_StatusTypeDef HAL_OTFDEC_Cipher(OTFDEC_HandleTypeDef *hotfdec, uint32_t RegionIndex,
 882:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****                                     const uint32_t *input, uint32_t *output, uint32_t size, uint32_
 883:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** {
 888              		.loc 1 883 1 is_stmt 1 view -0
 889              		.cfi_startproc
 890              		@ args = 8, pretend = 0, frame = 0
 891              		@ frame_needed = 0, uses_anonymous_args = 0
 892              		@ link register save eliminated.
 893              		.loc 1 883 1 is_stmt 0 view .LVU272
 894 0000 30B4     		push	{r4, r5}
 895              	.LCFI13:
 896              		.cfi_def_cfa_offset 8
 897              		.cfi_offset 4, -8
 898              		.cfi_offset 5, -4
 899 0002 029D     		ldr	r5, [sp, #8]
 884:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   uint32_t j;
 900              		.loc 1 884 3 is_stmt 1 view .LVU273
 885:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   __IO uint32_t *extMem_ptr = (uint32_t *)start_address;
 901              		.loc 1 885 3 view .LVU274
 902              		.loc 1 885 18 is_stmt 0 view .LVU275
 903 0004 0399     		ldr	r1, [sp, #12]
 904              	.LVL80:
 886:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   const uint32_t *in_ptr = input;
 905              		.loc 1 886 3 is_stmt 1 view .LVU276
 887:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   uint32_t *out_ptr = output;
 906              		.loc 1 887 3 view .LVU277
 888:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 889:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* Check the parameters */
 890:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   assert_param(IS_OTFDEC_ALL_INSTANCE(hotfdec->Instance));
 907              		.loc 1 890 3 view .LVU278
 891:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   assert_param(IS_OTFDEC_REGIONINDEX(RegionIndex));
 908              		.loc 1 891 3 view .LVU279
 892:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 893:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   if ((input == NULL) || (output == NULL) || (size == 0U))
 909              		.loc 1 893 3 view .LVU280
 910              		.loc 1 893 6 is_stmt 0 view .LVU281
 911 0006 C2B1     		cbz	r2, .L68
 912 0008 9446     		mov	ip, r2
 913              		.loc 1 893 23 discriminator 1 view .LVU282
 914 000a C3B1     		cbz	r3, .L69
 915              		.loc 1 893 43 discriminator 2 view .LVU283
 916 000c CDB1     		cbz	r5, .L70
 894:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   {
 895:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     return HAL_ERROR;
ARM GAS  /tmp/cc22j4eF.s 			page 34


 896:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   }
 897:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   else
 898:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   {
 899:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     /* Take Lock */
 900:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     __HAL_LOCK(hotfdec);
 917              		.loc 1 900 5 is_stmt 1 view .LVU284
 918              		.loc 1 900 5 view .LVU285
 919 000e 4279     		ldrb	r2, [r0, #5]	@ zero_extendqisi2
 920              	.LVL81:
 921              		.loc 1 900 5 is_stmt 0 view .LVU286
 922 0010 012A     		cmp	r2, #1
 923 0012 18D0     		beq	.L71
 924              		.loc 1 900 5 is_stmt 1 discriminator 2 view .LVU287
 925 0014 0122     		movs	r2, #1
 926 0016 4271     		strb	r2, [r0, #5]
 927              		.loc 1 900 5 discriminator 2 view .LVU288
 901:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 902:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     for (j = 0; j < size; j++)
 928              		.loc 1 902 5 discriminator 2 view .LVU289
 929              	.LVL82:
 930              		.loc 1 902 12 is_stmt 0 discriminator 2 view .LVU290
 931 0018 0022     		movs	r2, #0
 932              		.loc 1 902 5 discriminator 2 view .LVU291
 933 001a 07E0     		b	.L66
 934              	.LVL83:
 935              	.L67:
 903:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     {
 904:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****       *extMem_ptr = *in_ptr;
 936              		.loc 1 904 7 is_stmt 1 discriminator 3 view .LVU292
 937              		.loc 1 904 21 is_stmt 0 discriminator 3 view .LVU293
 938 001c 5CF8044B 		ldr	r4, [ip], #4
 939              	.LVL84:
 940              		.loc 1 904 19 discriminator 3 view .LVU294
 941 0020 0C60     		str	r4, [r1]
 905:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****       in_ptr++;
 942              		.loc 1 905 7 is_stmt 1 discriminator 3 view .LVU295
 943              	.LVL85:
 906:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****       *out_ptr = *extMem_ptr;
 944              		.loc 1 906 7 discriminator 3 view .LVU296
 945              		.loc 1 906 18 is_stmt 0 discriminator 3 view .LVU297
 946 0022 51F8044B 		ldr	r4, [r1], #4
 947              	.LVL86:
 948              		.loc 1 906 16 discriminator 3 view .LVU298
 949 0026 43F8044B 		str	r4, [r3], #4
 950              	.LVL87:
 907:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****       out_ptr++;
 951              		.loc 1 907 7 is_stmt 1 discriminator 3 view .LVU299
 908:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****       extMem_ptr++;
 952              		.loc 1 908 7 discriminator 3 view .LVU300
 902:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     {
 953              		.loc 1 902 28 discriminator 3 view .LVU301
 954 002a 0132     		adds	r2, r2, #1
 955              	.LVL88:
 956              	.L66:
 902:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     {
 957              		.loc 1 902 19 discriminator 1 view .LVU302
 958 002c AA42     		cmp	r2, r5
ARM GAS  /tmp/cc22j4eF.s 			page 35


 959 002e F5D3     		bcc	.L67
 909:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     }
 910:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 911:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     /* Release Lock */
 912:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     __HAL_UNLOCK(hotfdec);
 960              		.loc 1 912 5 view .LVU303
 961              		.loc 1 912 5 view .LVU304
 962 0030 0023     		movs	r3, #0
 963              	.LVL89:
 964              		.loc 1 912 5 is_stmt 0 view .LVU305
 965 0032 4371     		strb	r3, [r0, #5]
 966              		.loc 1 912 5 is_stmt 1 view .LVU306
 913:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 914:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     /* Status is okay */
 915:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     return HAL_OK;
 967              		.loc 1 915 5 view .LVU307
 968              		.loc 1 915 12 is_stmt 0 view .LVU308
 969 0034 1846     		mov	r0, r3
 970              	.LVL90:
 971              	.L65:
 916:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   }
 917:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** }
 972              		.loc 1 917 1 view .LVU309
 973 0036 30BC     		pop	{r4, r5}
 974              	.LCFI14:
 975              		.cfi_remember_state
 976              		.cfi_restore 5
 977              		.cfi_restore 4
 978              		.cfi_def_cfa_offset 0
 979              	.LVL91:
 980              		.loc 1 917 1 view .LVU310
 981 0038 7047     		bx	lr
 982              	.LVL92:
 983              	.L68:
 984              	.LCFI15:
 985              		.cfi_restore_state
 895:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   }
 986              		.loc 1 895 12 view .LVU311
 987 003a 0120     		movs	r0, #1
 988              	.LVL93:
 895:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   }
 989              		.loc 1 895 12 view .LVU312
 990 003c FBE7     		b	.L65
 991              	.LVL94:
 992              	.L69:
 895:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   }
 993              		.loc 1 895 12 view .LVU313
 994 003e 0120     		movs	r0, #1
 995              	.LVL95:
 895:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   }
 996              		.loc 1 895 12 view .LVU314
 997 0040 F9E7     		b	.L65
 998              	.LVL96:
 999              	.L70:
 895:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   }
 1000              		.loc 1 895 12 view .LVU315
 1001 0042 0120     		movs	r0, #1
ARM GAS  /tmp/cc22j4eF.s 			page 36


 1002              	.LVL97:
 895:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   }
 1003              		.loc 1 895 12 view .LVU316
 1004 0044 F7E7     		b	.L65
 1005              	.LVL98:
 1006              	.L71:
 900:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 1007              		.loc 1 900 5 view .LVU317
 1008 0046 0220     		movs	r0, #2
 1009              	.LVL99:
 900:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 1010              		.loc 1 900 5 view .LVU318
 1011 0048 F5E7     		b	.L65
 1012              		.cfi_endproc
 1013              	.LFE216:
 1015              		.section	.text.HAL_OTFDEC_RegionEnable,"ax",%progbits
 1016              		.align	1
 1017              		.global	HAL_OTFDEC_RegionEnable
 1018              		.syntax unified
 1019              		.thumb
 1020              		.thumb_func
 1022              	HAL_OTFDEC_RegionEnable:
 1023              	.LVL100:
 1024              	.LFB217:
 918:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 919:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** /**
 920:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @brief  Enable region processing (enciphering or deciphering).
 921:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @param  hotfdec pointer to an OTFDEC_HandleTypeDef structure that contains
 922:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *         the configuration information for OTFDEC module
 923:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @param  RegionIndex index of region the enciphering or deciphering is enabled
 924:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @note   An error is reported when the configuration is locked.
 925:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @retval HAL state
 926:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   */
 927:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** HAL_StatusTypeDef HAL_OTFDEC_RegionEnable(OTFDEC_HandleTypeDef *hotfdec, uint32_t RegionIndex)
 928:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** {
 1025              		.loc 1 928 1 is_stmt 1 view -0
 1026              		.cfi_startproc
 1027              		@ args = 0, pretend = 0, frame = 0
 1028              		@ frame_needed = 0, uses_anonymous_args = 0
 1029              		@ link register save eliminated.
 929:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   OTFDEC_Region_TypeDef *region;
 1030              		.loc 1 929 3 view .LVU320
 930:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   uint32_t address;
 1031              		.loc 1 930 3 view .LVU321
 931:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 932:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* Check the parameters */
 933:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   assert_param(IS_OTFDEC_ALL_INSTANCE(hotfdec->Instance));
 1032              		.loc 1 933 3 view .LVU322
 934:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   assert_param(IS_OTFDEC_REGIONINDEX(RegionIndex));
 1033              		.loc 1 934 3 view .LVU323
 935:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 936:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* Take Lock */
 937:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   __HAL_LOCK(hotfdec);
 1034              		.loc 1 937 3 view .LVU324
 1035              		.loc 1 937 3 view .LVU325
 1036 0000 4379     		ldrb	r3, [r0, #5]	@ zero_extendqisi2
 1037 0002 012B     		cmp	r3, #1
ARM GAS  /tmp/cc22j4eF.s 			page 37


 1038 0004 16D0     		beq	.L76
 1039              		.loc 1 937 3 discriminator 2 view .LVU326
 1040 0006 0123     		movs	r3, #1
 1041 0008 4371     		strb	r3, [r0, #5]
 1042              		.loc 1 937 3 discriminator 2 view .LVU327
 938:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 939:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   address = (uint32_t)(hotfdec->Instance) + 0x20U + (0x30U * RegionIndex);
 1043              		.loc 1 939 3 discriminator 2 view .LVU328
 1044              		.loc 1 939 31 is_stmt 0 discriminator 2 view .LVU329
 1045 000a 0368     		ldr	r3, [r0]
 1046              		.loc 1 939 60 discriminator 2 view .LVU330
 1047 000c 01EB4101 		add	r1, r1, r1, lsl #1
 1048              	.LVL101:
 1049              		.loc 1 939 51 discriminator 2 view .LVU331
 1050 0010 03EB0113 		add	r3, r3, r1, lsl #4
 1051              	.LVL102:
 940:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   region = (OTFDEC_Region_TypeDef *)address;
 1052              		.loc 1 940 3 is_stmt 1 discriminator 2 view .LVU332
 941:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 942:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   if (READ_BIT(region->REG_CONFIGR, OTFDEC_REG_CONFIGR_LOCK_ENABLE) == OTFDEC_REG_CONFIGR_LOCK_ENAB
 1053              		.loc 1 942 3 discriminator 2 view .LVU333
 1054              		.loc 1 942 7 is_stmt 0 discriminator 2 view .LVU334
 1055 0014 1A6A     		ldr	r2, [r3, #32]
 1056              		.loc 1 942 6 discriminator 2 view .LVU335
 1057 0016 12F0020F 		tst	r2, #2
 1058 001a 07D1     		bne	.L77
 943:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   {
 944:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     /* Configuration is locked, REG_EN bit can't be modified */
 945:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     __HAL_UNLOCK(hotfdec);
 946:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 947:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     return HAL_ERROR;
 948:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   }
 949:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 950:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* Enable region processing */
 951:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   SET_BIT(region->REG_CONFIGR, OTFDEC_REG_CONFIGR_REG_ENABLE);
 1059              		.loc 1 951 3 is_stmt 1 view .LVU336
 1060 001c 1A6A     		ldr	r2, [r3, #32]
 1061 001e 42F00102 		orr	r2, r2, #1
 1062 0022 1A62     		str	r2, [r3, #32]
 952:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 953:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* Release Lock */
 954:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   __HAL_UNLOCK(hotfdec);
 1063              		.loc 1 954 3 view .LVU337
 1064              		.loc 1 954 3 view .LVU338
 1065 0024 0023     		movs	r3, #0
 1066              	.LVL103:
 1067              		.loc 1 954 3 is_stmt 0 view .LVU339
 1068 0026 4371     		strb	r3, [r0, #5]
 1069              		.loc 1 954 3 is_stmt 1 view .LVU340
 955:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 956:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* Status is okay */
 957:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   return HAL_OK;
 1070              		.loc 1 957 3 view .LVU341
 1071              		.loc 1 957 10 is_stmt 0 view .LVU342
 1072 0028 1846     		mov	r0, r3
 1073              	.LVL104:
 1074              		.loc 1 957 10 view .LVU343
ARM GAS  /tmp/cc22j4eF.s 			page 38


 1075 002a 7047     		bx	lr
 1076              	.LVL105:
 1077              	.L77:
 945:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 1078              		.loc 1 945 5 is_stmt 1 view .LVU344
 945:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 1079              		.loc 1 945 5 view .LVU345
 1080 002c 0023     		movs	r3, #0
 1081              	.LVL106:
 945:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 1082              		.loc 1 945 5 is_stmt 0 view .LVU346
 1083 002e 4371     		strb	r3, [r0, #5]
 945:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 1084              		.loc 1 945 5 is_stmt 1 view .LVU347
 947:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   }
 1085              		.loc 1 947 5 view .LVU348
 947:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   }
 1086              		.loc 1 947 12 is_stmt 0 view .LVU349
 1087 0030 0120     		movs	r0, #1
 1088              	.LVL107:
 947:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   }
 1089              		.loc 1 947 12 view .LVU350
 1090 0032 7047     		bx	lr
 1091              	.LVL108:
 1092              	.L76:
 937:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 1093              		.loc 1 937 3 view .LVU351
 1094 0034 0220     		movs	r0, #2
 1095              	.LVL109:
 958:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** }
 1096              		.loc 1 958 1 view .LVU352
 1097 0036 7047     		bx	lr
 1098              		.cfi_endproc
 1099              	.LFE217:
 1101              		.section	.text.HAL_OTFDEC_RegionDisable,"ax",%progbits
 1102              		.align	1
 1103              		.global	HAL_OTFDEC_RegionDisable
 1104              		.syntax unified
 1105              		.thumb
 1106              		.thumb_func
 1108              	HAL_OTFDEC_RegionDisable:
 1109              	.LVL110:
 1110              	.LFB218:
 959:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 960:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** /**
 961:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @brief  Disable region processing (enciphering or deciphering).
 962:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @param  hotfdec pointer to an OTFDEC_HandleTypeDef structure that contains
 963:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *         the configuration information for OTFDEC module
 964:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @param  RegionIndex index of region the enciphering or deciphering is disabled
 965:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @note   An error is reported when the configuration is locked.
 966:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @retval HAL state
 967:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   */
 968:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** HAL_StatusTypeDef HAL_OTFDEC_RegionDisable(OTFDEC_HandleTypeDef *hotfdec, uint32_t RegionIndex)
 969:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** {
 1111              		.loc 1 969 1 is_stmt 1 view -0
 1112              		.cfi_startproc
 1113              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/cc22j4eF.s 			page 39


 1114              		@ frame_needed = 0, uses_anonymous_args = 0
 1115              		@ link register save eliminated.
 970:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   OTFDEC_Region_TypeDef *region;
 1116              		.loc 1 970 3 view .LVU354
 971:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   uint32_t address;
 1117              		.loc 1 971 3 view .LVU355
 972:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 973:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* Check the parameters */
 974:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   assert_param(IS_OTFDEC_ALL_INSTANCE(hotfdec->Instance));
 1118              		.loc 1 974 3 view .LVU356
 975:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   assert_param(IS_OTFDEC_REGIONINDEX(RegionIndex));
 1119              		.loc 1 975 3 view .LVU357
 976:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 977:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* Take Lock */
 978:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   __HAL_LOCK(hotfdec);
 1120              		.loc 1 978 3 view .LVU358
 1121              		.loc 1 978 3 view .LVU359
 1122 0000 4379     		ldrb	r3, [r0, #5]	@ zero_extendqisi2
 1123 0002 012B     		cmp	r3, #1
 1124 0004 16D0     		beq	.L81
 1125              		.loc 1 978 3 discriminator 2 view .LVU360
 1126 0006 0123     		movs	r3, #1
 1127 0008 4371     		strb	r3, [r0, #5]
 1128              		.loc 1 978 3 discriminator 2 view .LVU361
 979:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 980:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   address = (uint32_t)(hotfdec->Instance) + 0x20U + (0x30U * RegionIndex);
 1129              		.loc 1 980 3 discriminator 2 view .LVU362
 1130              		.loc 1 980 31 is_stmt 0 discriminator 2 view .LVU363
 1131 000a 0368     		ldr	r3, [r0]
 1132              		.loc 1 980 60 discriminator 2 view .LVU364
 1133 000c 01EB4101 		add	r1, r1, r1, lsl #1
 1134              	.LVL111:
 1135              		.loc 1 980 51 discriminator 2 view .LVU365
 1136 0010 03EB0113 		add	r3, r3, r1, lsl #4
 1137              	.LVL112:
 981:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   region = (OTFDEC_Region_TypeDef *)address;
 1138              		.loc 1 981 3 is_stmt 1 discriminator 2 view .LVU366
 982:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 983:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   if (READ_BIT(region->REG_CONFIGR, OTFDEC_REG_CONFIGR_LOCK_ENABLE) == OTFDEC_REG_CONFIGR_LOCK_ENAB
 1139              		.loc 1 983 3 discriminator 2 view .LVU367
 1140              		.loc 1 983 7 is_stmt 0 discriminator 2 view .LVU368
 1141 0014 1A6A     		ldr	r2, [r3, #32]
 1142              		.loc 1 983 6 discriminator 2 view .LVU369
 1143 0016 12F0020F 		tst	r2, #2
 1144 001a 07D1     		bne	.L82
 984:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   {
 985:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     /* Configuration is locked, REG_EN bit can't be modified */
 986:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     __HAL_UNLOCK(hotfdec);
 987:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 988:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     return HAL_ERROR;
 989:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   }
 990:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 991:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* Disable region processing */
 992:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   CLEAR_BIT(region->REG_CONFIGR, OTFDEC_REG_CONFIGR_REG_ENABLE);
 1145              		.loc 1 992 3 is_stmt 1 view .LVU370
 1146 001c 1A6A     		ldr	r2, [r3, #32]
 1147 001e 22F00102 		bic	r2, r2, #1
ARM GAS  /tmp/cc22j4eF.s 			page 40


 1148 0022 1A62     		str	r2, [r3, #32]
 993:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 994:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* Release Lock */
 995:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   __HAL_UNLOCK(hotfdec);
 1149              		.loc 1 995 3 view .LVU371
 1150              		.loc 1 995 3 view .LVU372
 1151 0024 0023     		movs	r3, #0
 1152              	.LVL113:
 1153              		.loc 1 995 3 is_stmt 0 view .LVU373
 1154 0026 4371     		strb	r3, [r0, #5]
 1155              		.loc 1 995 3 is_stmt 1 view .LVU374
 996:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 997:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* Status is okay */
 998:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   return HAL_OK;
 1156              		.loc 1 998 3 view .LVU375
 1157              		.loc 1 998 10 is_stmt 0 view .LVU376
 1158 0028 1846     		mov	r0, r3
 1159              	.LVL114:
 1160              		.loc 1 998 10 view .LVU377
 1161 002a 7047     		bx	lr
 1162              	.LVL115:
 1163              	.L82:
 986:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 1164              		.loc 1 986 5 is_stmt 1 view .LVU378
 986:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 1165              		.loc 1 986 5 view .LVU379
 1166 002c 0023     		movs	r3, #0
 1167              	.LVL116:
 986:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 1168              		.loc 1 986 5 is_stmt 0 view .LVU380
 1169 002e 4371     		strb	r3, [r0, #5]
 986:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 1170              		.loc 1 986 5 is_stmt 1 view .LVU381
 988:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   }
 1171              		.loc 1 988 5 view .LVU382
 988:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   }
 1172              		.loc 1 988 12 is_stmt 0 view .LVU383
 1173 0030 0120     		movs	r0, #1
 1174              	.LVL117:
 988:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   }
 1175              		.loc 1 988 12 view .LVU384
 1176 0032 7047     		bx	lr
 1177              	.LVL118:
 1178              	.L81:
 978:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 1179              		.loc 1 978 3 view .LVU385
 1180 0034 0220     		movs	r0, #2
 1181              	.LVL119:
 999:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** }
 1182              		.loc 1 999 1 view .LVU386
 1183 0036 7047     		bx	lr
 1184              		.cfi_endproc
 1185              	.LFE218:
 1187              		.section	.text.HAL_OTFDEC_GetState,"ax",%progbits
 1188              		.align	1
 1189              		.global	HAL_OTFDEC_GetState
 1190              		.syntax unified
ARM GAS  /tmp/cc22j4eF.s 			page 41


 1191              		.thumb
 1192              		.thumb_func
 1194              	HAL_OTFDEC_GetState:
 1195              	.LVL120:
 1196              	.LFB219:
1000:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
1001:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** /**
1002:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @}
1003:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   */
1004:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
1005:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** /** @defgroup OTFDEC_Exported_Functions_Group4 Peripheral State and Status functions
1006:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *  @brief   Peripheral State functions.
1007:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *
1008:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** @verbatim
1009:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   ==============================================================================
1010:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****                       ##### Peripheral State functions #####
1011:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   ==============================================================================
1012:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     [..]
1013:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     This subsection permits to get in run-time the status of the peripheral.
1014:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
1015:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** @endverbatim
1016:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @{
1017:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   */
1018:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
1019:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** /**
1020:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @brief  Return the OTFDEC state.
1021:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @param  hotfdec pointer to an OTFDEC_HandleTypeDef structure that contains
1022:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *         the configuration information for OTFDEC module
1023:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @retval HAL state
1024:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   */
1025:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** HAL_OTFDEC_StateTypeDef HAL_OTFDEC_GetState(const OTFDEC_HandleTypeDef *hotfdec)
1026:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** {
 1197              		.loc 1 1026 1 is_stmt 1 view -0
 1198              		.cfi_startproc
 1199              		@ args = 0, pretend = 0, frame = 0
 1200              		@ frame_needed = 0, uses_anonymous_args = 0
 1201              		@ link register save eliminated.
1027:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   return hotfdec->State;
 1202              		.loc 1 1027 3 view .LVU388
1028:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** }
 1203              		.loc 1 1028 1 is_stmt 0 view .LVU389
 1204 0000 0079     		ldrb	r0, [r0, #4]	@ zero_extendqisi2
 1205              	.LVL121:
 1206              		.loc 1 1028 1 view .LVU390
 1207 0002 7047     		bx	lr
 1208              		.cfi_endproc
 1209              	.LFE219:
 1211              		.section	.text.HAL_OTFDEC_GetConfigAttributes,"ax",%progbits
 1212              		.align	1
 1213              		.global	HAL_OTFDEC_GetConfigAttributes
 1214              		.syntax unified
 1215              		.thumb
 1216              		.thumb_func
 1218              	HAL_OTFDEC_GetConfigAttributes:
 1219              	.LVL122:
 1220              	.LFB220:
1029:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
ARM GAS  /tmp/cc22j4eF.s 			page 42


1030:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** /**
1031:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @brief  Get OTFDEC configuration attributes.
1032:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @note   This function returns whether or not the regions access protection is in privileged mod
1033:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @param  hotfdec pointer to an OTFDEC_HandleTypeDef structure that contains
1034:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *         the configuration information for OTFDEC module
1035:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @param  Attributes pointer to attributes variable. This parameter can be only:
1036:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *           @arg @ref OTFDEC_ATTRIBUTE_PRIV   Set privileged access protection
1037:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *           @arg @ref OTFDEC_ATTRIBUTE_NPRIV  Reset privileged access protection
1038:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @retval HAL state
1039:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   */
1040:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** HAL_StatusTypeDef HAL_OTFDEC_GetConfigAttributes(OTFDEC_HandleTypeDef *hotfdec, uint32_t *Attribute
1041:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** {
 1221              		.loc 1 1041 1 is_stmt 1 view -0
 1222              		.cfi_startproc
 1223              		@ args = 0, pretend = 0, frame = 0
 1224              		@ frame_needed = 0, uses_anonymous_args = 0
 1225              		@ link register save eliminated.
1042:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* Check the parameters */
1043:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   assert_param(IS_OTFDEC_ALL_INSTANCE(hotfdec->Instance));
 1226              		.loc 1 1043 3 view .LVU392
1044:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
1045:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* Take Lock */
1046:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   __HAL_LOCK(hotfdec);
 1227              		.loc 1 1046 3 view .LVU393
 1228              		.loc 1 1046 3 view .LVU394
 1229 0000 4379     		ldrb	r3, [r0, #5]	@ zero_extendqisi2
 1230 0002 012B     		cmp	r3, #1
 1231 0004 0AD0     		beq	.L86
 1232              		.loc 1 1046 3 discriminator 2 view .LVU395
 1233 0006 0123     		movs	r3, #1
 1234 0008 4371     		strb	r3, [r0, #5]
 1235              		.loc 1 1046 3 discriminator 2 view .LVU396
1047:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
1048:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *Attributes = READ_BIT(hotfdec->Instance->PRIVCFGR, OTFDEC_PRIVCFGR_PRIV);
 1236              		.loc 1 1048 3 discriminator 2 view .LVU397
 1237              		.loc 1 1048 17 is_stmt 0 discriminator 2 view .LVU398
 1238 000a 0368     		ldr	r3, [r0]
 1239 000c 1B69     		ldr	r3, [r3, #16]
 1240 000e 03F00103 		and	r3, r3, #1
 1241              		.loc 1 1048 15 discriminator 2 view .LVU399
 1242 0012 0B60     		str	r3, [r1]
1049:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
1050:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* Release Lock */
1051:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   __HAL_UNLOCK(hotfdec);
 1243              		.loc 1 1051 3 is_stmt 1 discriminator 2 view .LVU400
 1244              		.loc 1 1051 3 discriminator 2 view .LVU401
 1245 0014 0023     		movs	r3, #0
 1246 0016 4371     		strb	r3, [r0, #5]
 1247              		.loc 1 1051 3 discriminator 2 view .LVU402
1052:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
1053:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* Status is okay */
1054:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   return HAL_OK;
 1248              		.loc 1 1054 3 discriminator 2 view .LVU403
 1249              		.loc 1 1054 10 is_stmt 0 discriminator 2 view .LVU404
 1250 0018 1846     		mov	r0, r3
 1251              	.LVL123:
 1252              		.loc 1 1054 10 discriminator 2 view .LVU405
ARM GAS  /tmp/cc22j4eF.s 			page 43


 1253 001a 7047     		bx	lr
 1254              	.LVL124:
 1255              	.L86:
1046:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 1256              		.loc 1 1046 3 view .LVU406
 1257 001c 0220     		movs	r0, #2
 1258              	.LVL125:
1055:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** }
 1259              		.loc 1 1055 1 view .LVU407
 1260 001e 7047     		bx	lr
 1261              		.cfi_endproc
 1262              	.LFE220:
 1264              		.section	.text.HAL_OTFDEC_RegionGetKeyCRC,"ax",%progbits
 1265              		.align	1
 1266              		.global	HAL_OTFDEC_RegionGetKeyCRC
 1267              		.syntax unified
 1268              		.thumb
 1269              		.thumb_func
 1271              	HAL_OTFDEC_RegionGetKeyCRC:
 1272              	.LVL126:
 1273              	.LFB221:
1056:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
1057:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** /**
1058:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @brief  Return region keys CRC.
1059:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @param  hotfdec pointer to an OTFDEC_HandleTypeDef structure that contains
1060:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *         the configuration information for OTFDEC module
1061:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @param  RegionIndex index of region the keys CRC of which is read
1062:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @retval Key CRC
1063:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   */
1064:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** uint32_t HAL_OTFDEC_RegionGetKeyCRC(const OTFDEC_HandleTypeDef *hotfdec, uint32_t RegionIndex)
1065:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** {
 1274              		.loc 1 1065 1 is_stmt 1 view -0
 1275              		.cfi_startproc
 1276              		@ args = 0, pretend = 0, frame = 0
 1277              		@ frame_needed = 0, uses_anonymous_args = 0
 1278              		@ link register save eliminated.
1066:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   const OTFDEC_Region_TypeDef *region;
 1279              		.loc 1 1066 3 view .LVU409
1067:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   uint32_t address;
 1280              		.loc 1 1067 3 view .LVU410
1068:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   uint32_t keycrc;
 1281              		.loc 1 1068 3 view .LVU411
1069:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
1070:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* Check the parameters */
1071:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   assert_param(IS_OTFDEC_ALL_INSTANCE(hotfdec->Instance));
 1282              		.loc 1 1071 3 view .LVU412
1072:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   assert_param(IS_OTFDEC_REGIONINDEX(RegionIndex));
 1283              		.loc 1 1072 3 view .LVU413
1073:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
1074:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   address = (uint32_t)(hotfdec->Instance) + 0x20U + (0x30U * RegionIndex);
 1284              		.loc 1 1074 3 view .LVU414
 1285              		.loc 1 1074 31 is_stmt 0 view .LVU415
 1286 0000 0368     		ldr	r3, [r0]
 1287              		.loc 1 1074 60 view .LVU416
 1288 0002 01EB4101 		add	r1, r1, r1, lsl #1
 1289              	.LVL127:
 1290              		.loc 1 1074 51 view .LVU417
ARM GAS  /tmp/cc22j4eF.s 			page 44


 1291 0006 03EB0113 		add	r3, r3, r1, lsl #4
 1292              	.LVL128:
1075:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   region = (OTFDEC_Region_TypeDef *)address;
 1293              		.loc 1 1075 3 is_stmt 1 view .LVU418
1076:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
1077:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   keycrc = (READ_REG(region->REG_CONFIGR)) & OTFDEC_REG_CONFIGR_KEYCRC;
 1294              		.loc 1 1077 3 view .LVU419
 1295              		.loc 1 1077 13 is_stmt 0 view .LVU420
 1296 000a 186A     		ldr	r0, [r3, #32]
 1297              	.LVL129:
1078:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
1079:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   keycrc >>= OTFDEC_REG_CONFIGR_KEYCRC_Pos;
 1298              		.loc 1 1079 3 is_stmt 1 view .LVU421
1080:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
1081:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   return keycrc;
 1299              		.loc 1 1081 3 view .LVU422
1082:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** }
 1300              		.loc 1 1082 1 is_stmt 0 view .LVU423
 1301 000c C0F30720 		ubfx	r0, r0, #8, #8
 1302              	.LVL130:
 1303              		.loc 1 1082 1 view .LVU424
 1304 0010 7047     		bx	lr
 1305              		.cfi_endproc
 1306              	.LFE221:
 1308              		.section	.text.HAL_OTFDEC_RegionSetKey,"ax",%progbits
 1309              		.align	1
 1310              		.global	HAL_OTFDEC_RegionSetKey
 1311              		.syntax unified
 1312              		.thumb
 1313              		.thumb_func
 1315              	HAL_OTFDEC_RegionSetKey:
 1316              	.LVL131:
 1317              	.LFB209:
 588:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   OTFDEC_Region_TypeDef *region;
 1318              		.loc 1 588 1 is_stmt 1 view -0
 1319              		.cfi_startproc
 1320              		@ args = 0, pretend = 0, frame = 0
 1321              		@ frame_needed = 0, uses_anonymous_args = 0
 589:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   uint32_t address;
 1322              		.loc 1 589 3 view .LVU426
 590:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 1323              		.loc 1 590 3 view .LVU427
 593:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   assert_param(IS_OTFDEC_REGIONINDEX(RegionIndex));
 1324              		.loc 1 593 3 view .LVU428
 594:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 1325              		.loc 1 594 3 view .LVU429
 596:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   {
 1326              		.loc 1 596 3 view .LVU430
 596:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   {
 1327              		.loc 1 596 6 is_stmt 0 view .LVU431
 1328 0000 92B3     		cbz	r2, .L91
 588:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   OTFDEC_Region_TypeDef *region;
 1329              		.loc 1 588 1 view .LVU432
 1330 0002 70B5     		push	{r4, r5, r6, lr}
 1331              	.LCFI16:
 1332              		.cfi_def_cfa_offset 16
 1333              		.cfi_offset 4, -16
ARM GAS  /tmp/cc22j4eF.s 			page 45


 1334              		.cfi_offset 5, -12
 1335              		.cfi_offset 6, -8
 1336              		.cfi_offset 14, -4
 1337 0004 0446     		mov	r4, r0
 1338 0006 0D46     		mov	r5, r1
 1339 0008 1046     		mov	r0, r2
 1340              	.LVL132:
 603:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 1341              		.loc 1 603 5 is_stmt 1 view .LVU433
 603:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 1342              		.loc 1 603 5 view .LVU434
 1343 000a 6379     		ldrb	r3, [r4, #5]	@ zero_extendqisi2
 1344 000c 012B     		cmp	r3, #1
 1345 000e 2DD0     		beq	.L92
 603:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 1346              		.loc 1 603 5 discriminator 2 view .LVU435
 1347 0010 0123     		movs	r3, #1
 1348 0012 6371     		strb	r3, [r4, #5]
 603:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 1349              		.loc 1 603 5 discriminator 2 view .LVU436
 605:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     region = (OTFDEC_Region_TypeDef *)address;
 1350              		.loc 1 605 5 discriminator 2 view .LVU437
 605:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     region = (OTFDEC_Region_TypeDef *)address;
 1351              		.loc 1 605 33 is_stmt 0 discriminator 2 view .LVU438
 1352 0014 2368     		ldr	r3, [r4]
 605:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     region = (OTFDEC_Region_TypeDef *)address;
 1353              		.loc 1 605 62 discriminator 2 view .LVU439
 1354 0016 01EB4102 		add	r2, r1, r1, lsl #1
 1355              	.LVL133:
 605:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     region = (OTFDEC_Region_TypeDef *)address;
 1356              		.loc 1 605 53 discriminator 2 view .LVU440
 1357 001a 03EB0213 		add	r3, r3, r2, lsl #4
 605:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     region = (OTFDEC_Region_TypeDef *)address;
 1358              		.loc 1 605 13 discriminator 2 view .LVU441
 1359 001e 2033     		adds	r3, r3, #32
 1360              	.LVL134:
 606:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 1361              		.loc 1 606 5 is_stmt 1 discriminator 2 view .LVU442
 609:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 1362              		.loc 1 609 5 discriminator 2 view .LVU443
 1363 0020 0268     		ldr	r2, [r0]
 1364 0022 5A61     		str	r2, [r3, #20]
 611:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     __ISB();
 1365              		.loc 1 611 5 discriminator 2 view .LVU444
 1366              	.LBB14:
 1367              	.LBI14:
 1368              		.file 2 "../../Drivers/CMSIS/Include/cmsis_gcc.h"
   1:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
ARM GAS  /tmp/cc22j4eF.s 			page 46


  11:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
ARM GAS  /tmp/cc22j4eF.s 			page 47


  68:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/cc22j4eF.s 			page 48


 125:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:../../Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:../../Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
ARM GAS  /tmp/cc22j4eF.s 			page 49


 182:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 208:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 210:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 211:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 212:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 213:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 214:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 215:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 216:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 217:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 218:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 219:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 220:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 221:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 222:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 223:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 224:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 225:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 226:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 227:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 228:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 229:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 230:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 231:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 232:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 233:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 234:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 235:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 236:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 238:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
ARM GAS  /tmp/cc22j4eF.s 			page 50


 239:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 240:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 241:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 243:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 244:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 245:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 246:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 247:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 248:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 249:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 250:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 251:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 252:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 253:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 254:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 255:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 256:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 257:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 258:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 259:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 260:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 261:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 262:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 263:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 264:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 265:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 266:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 267:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 268:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 269:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 270:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 271:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 272:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 273:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 274:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 275:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 276:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 277:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 278:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 279:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 280:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 281:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 282:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 283:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 284:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 285:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 286:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 287:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 288:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 289:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 290:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 291:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 292:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 293:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 294:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 295:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/cc22j4eF.s 			page 51


 296:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 297:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 298:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 299:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 300:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 301:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 302:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 303:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 305:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 306:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 307:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 308:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 310:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 311:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 312:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 313:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 314:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 315:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 316:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 317:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 318:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 319:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 320:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 321:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 322:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 323:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 324:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 325:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 326:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 327:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 328:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 329:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 330:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 331:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 332:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 334:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 335:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 336:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 337:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 341:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 342:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 343:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 344:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 345:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 346:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 347:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 348:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 350:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 352:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
ARM GAS  /tmp/cc22j4eF.s 			page 52


 353:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 354:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 355:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 356:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 357:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 358:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 359:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 360:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 361:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 362:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 363:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 364:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 365:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 366:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 367:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 368:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 369:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 370:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 371:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 372:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 373:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 374:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 375:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 376:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 378:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 379:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 380:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 381:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 382:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 383:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 384:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 385:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 386:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 387:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 388:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 389:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 390:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 391:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 392:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 393:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 394:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 395:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 396:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 397:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 398:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 399:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 400:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 401:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 402:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 403:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 404:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 405:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 406:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 407:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 408:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 409:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/cc22j4eF.s 			page 53


 410:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 411:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 412:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 413:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 414:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 415:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 416:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 417:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 418:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 419:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 420:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 421:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
 422:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 423:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 424:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 425:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 426:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 427:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 428:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 429:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 430:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 431:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 432:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 433:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 434:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 435:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 436:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 437:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 438:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 439:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 440:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 441:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 442:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 443:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 444:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 445:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 446:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 447:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 448:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 449:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 450:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 451:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 452:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 453:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 454:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 455:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 456:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 457:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 458:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 459:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 460:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 461:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 462:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 463:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 464:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 465:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 466:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /tmp/cc22j4eF.s 			page 54


 467:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 468:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 469:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 470:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 471:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 472:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 473:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 474:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 475:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 476:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 477:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 478:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 479:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 480:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 481:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 482:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 484:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 486:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 487:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 488:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 489:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 490:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 491:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 492:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 493:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 494:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 495:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 496:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 498:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 499:../../Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 500:../../Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 501:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 502:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 503:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 504:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 505:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 506:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 507:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 508:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 509:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 510:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 511:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 512:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 513:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 514:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 515:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 516:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 517:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 518:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 519:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 520:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 521:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 522:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 523:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/cc22j4eF.s 			page 55


 524:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 525:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 526:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 527:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 528:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 529:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 530:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 532:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 533:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 534:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 535:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 537:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 538:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 539:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 540:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 541:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 542:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 543:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 544:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 545:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 546:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 547:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 548:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 549:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 550:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 551:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 552:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 553:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 554:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 555:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 556:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 557:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 558:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 559:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 560:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 561:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 562:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 563:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 564:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 565:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 566:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 567:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 568:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 569:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 570:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 571:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 572:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 573:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 574:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 575:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 576:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 577:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 578:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 579:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 580:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
ARM GAS  /tmp/cc22j4eF.s 			page 56


 581:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 582:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 583:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 584:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 585:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 586:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 587:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 588:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 589:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 590:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 591:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 592:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 593:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 594:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 595:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 596:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 597:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 598:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 599:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 600:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 601:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 602:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 603:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 604:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 605:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 606:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 607:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 608:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 609:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 610:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 611:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 612:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 613:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 614:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 615:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 616:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 617:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 618:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 619:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 620:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 621:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 622:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 623:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 624:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 625:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 626:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 627:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 628:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 629:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 630:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 631:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 632:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 633:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 634:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 635:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 636:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 637:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/cc22j4eF.s 			page 57


 638:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 639:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 640:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 641:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 642:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 643:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 644:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 645:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 646:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 647:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 648:../../Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 649:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 650:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 651:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 652:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 654:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 655:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 656:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 657:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 658:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 659:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 660:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 661:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 662:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 663:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 664:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 665:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 666:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 667:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 668:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 669:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 670:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 671:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 672:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 673:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 674:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 675:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 676:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 677:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 678:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 679:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 680:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 681:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 682:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 683:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 684:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 685:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 686:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 687:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 688:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 689:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 690:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 691:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 692:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 693:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 694:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cc22j4eF.s 			page 58


 695:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 696:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 697:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 698:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 699:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 700:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 701:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 702:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 703:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 704:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 705:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 706:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 707:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 708:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 709:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 710:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 711:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 712:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 713:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 714:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 715:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 716:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 717:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 718:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 719:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 720:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 721:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 722:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 723:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 724:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 725:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 726:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 727:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 728:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 729:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 730:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 731:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 732:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 733:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 734:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 735:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 736:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 737:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 738:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 739:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 740:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 741:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 742:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 743:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 744:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 745:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 746:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 747:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 748:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 749:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 750:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 751:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
ARM GAS  /tmp/cc22j4eF.s 			page 59


 752:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 753:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 754:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 755:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 756:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 757:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 758:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 759:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 760:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 761:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 762:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 763:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 764:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 765:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 767:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 768:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 769:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 770:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 771:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 772:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 773:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 774:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 775:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 776:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 777:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 778:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 779:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 780:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 781:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 782:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 783:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 784:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 785:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 786:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 787:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 788:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 789:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 790:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 791:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 793:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 795:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 796:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 797:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 798:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 799:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 800:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 801:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 802:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 803:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 804:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 805:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 806:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 807:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 808:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
ARM GAS  /tmp/cc22j4eF.s 			page 60


 809:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 810:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 811:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 812:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 813:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 814:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 815:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 816:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 817:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 818:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 819:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 820:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 821:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 822:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 823:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 824:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 825:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 826:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 827:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 828:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 829:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 830:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 831:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 832:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 833:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 834:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 835:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 836:../../Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 837:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 838:../../Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 839:../../Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 840:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 841:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 842:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 843:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 844:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 845:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 846:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 847:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 848:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 849:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(0U);
 850:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 851:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 852:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 853:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 854:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 855:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 856:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 857:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 858:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 859:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 860:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 861:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 862:../../Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 863:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 864:../../Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 865:../../Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
ARM GAS  /tmp/cc22j4eF.s 			page 61


 866:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 867:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 868:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 869:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 870:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 871:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 872:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
 873:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 874:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 875:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 876:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 877:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 878:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 879:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 880:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 881:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 882:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 883:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 884:../../Drivers/CMSIS/Include/cmsis_gcc.h **** */
 885:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 886:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 887:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 888:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 889:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 890:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 891:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 892:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 893:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 894:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 895:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 896:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 897:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 898:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 899:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 900:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 901:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 902:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 903:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 904:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 905:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 906:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 907:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 908:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 909:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 910:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 911:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 912:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 913:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 914:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 915:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 916:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 917:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 918:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 919:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 920:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 921:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 922:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
ARM GAS  /tmp/cc22j4eF.s 			page 62


 923:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 924:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 925:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 926:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 927:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 928:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 929:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 930:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 931:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 932:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 933:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 934:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 935:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 936:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 937:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 938:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 939:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 940:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 941:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 942:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 943:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 944:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 1369              		.loc 2 944 27 discriminator 2 view .LVU445
 1370              	.LBB15:
 945:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 946:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 1371              		.loc 2 946 3 discriminator 2 view .LVU446
 1372              		.syntax unified
 1373              	@ 946 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1374 0024 BFF34F8F 		dsb 0xF
 1375              	@ 0 "" 2
 1376              		.thumb
 1377              		.syntax unified
 1378              	.LBE15:
 1379              	.LBE14:
 612:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 1380              		.loc 1 612 5 discriminator 2 view .LVU447
 1381              	.LBB16:
 1382              	.LBI16:
 933:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1383              		.loc 2 933 27 discriminator 2 view .LVU448
 1384              	.LBB17:
 935:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1385              		.loc 2 935 3 discriminator 2 view .LVU449
 1386              		.syntax unified
 1387              	@ 935 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1388 0028 BFF36F8F 		isb 0xF
 1389              	@ 0 "" 2
 1390              		.thumb
 1391              		.syntax unified
 1392              	.LBE17:
 1393              	.LBE16:
 614:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 1394              		.loc 1 614 5 discriminator 2 view .LVU450
 1395 002c 4268     		ldr	r2, [r0, #4]
 1396 002e 9A61     		str	r2, [r3, #24]
 616:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     __ISB();
ARM GAS  /tmp/cc22j4eF.s 			page 63


 1397              		.loc 1 616 5 discriminator 2 view .LVU451
 1398              	.LBB18:
 1399              	.LBI18:
 944:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1400              		.loc 2 944 27 discriminator 2 view .LVU452
 1401              	.LBB19:
 1402              		.loc 2 946 3 discriminator 2 view .LVU453
 1403              		.syntax unified
 1404              	@ 946 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1405 0030 BFF34F8F 		dsb 0xF
 1406              	@ 0 "" 2
 1407              		.thumb
 1408              		.syntax unified
 1409              	.LBE19:
 1410              	.LBE18:
 617:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 1411              		.loc 1 617 5 discriminator 2 view .LVU454
 1412              	.LBB20:
 1413              	.LBI20:
 933:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1414              		.loc 2 933 27 discriminator 2 view .LVU455
 1415              	.LBB21:
 935:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1416              		.loc 2 935 3 discriminator 2 view .LVU456
 1417              		.syntax unified
 1418              	@ 935 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1419 0034 BFF36F8F 		isb 0xF
 1420              	@ 0 "" 2
 1421              		.thumb
 1422              		.syntax unified
 1423              	.LBE21:
 1424              	.LBE20:
 619:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 1425              		.loc 1 619 5 discriminator 2 view .LVU457
 1426 0038 8268     		ldr	r2, [r0, #8]
 1427 003a DA61     		str	r2, [r3, #28]
 621:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     __ISB();
 1428              		.loc 1 621 5 discriminator 2 view .LVU458
 1429              	.LBB22:
 1430              	.LBI22:
 944:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1431              		.loc 2 944 27 discriminator 2 view .LVU459
 1432              	.LBB23:
 1433              		.loc 2 946 3 discriminator 2 view .LVU460
 1434              		.syntax unified
 1435              	@ 946 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1436 003c BFF34F8F 		dsb 0xF
 1437              	@ 0 "" 2
 1438              		.thumb
 1439              		.syntax unified
 1440              	.LBE23:
 1441              	.LBE22:
 622:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 1442              		.loc 1 622 5 discriminator 2 view .LVU461
 1443              	.LBB24:
 1444              	.LBI24:
 933:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/cc22j4eF.s 			page 64


 1445              		.loc 2 933 27 discriminator 2 view .LVU462
 1446              	.LBB25:
 935:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1447              		.loc 2 935 3 discriminator 2 view .LVU463
 1448              		.syntax unified
 1449              	@ 935 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1450 0040 BFF36F8F 		isb 0xF
 1451              	@ 0 "" 2
 1452              		.thumb
 1453              		.syntax unified
 1454              	.LBE25:
 1455              	.LBE24:
 624:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 1456              		.loc 1 624 5 discriminator 2 view .LVU464
 1457 0044 C268     		ldr	r2, [r0, #12]
 1458 0046 1A62     		str	r2, [r3, #32]
 627:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     {
 1459              		.loc 1 627 5 discriminator 2 view .LVU465
 627:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     {
 1460              		.loc 1 627 9 is_stmt 0 discriminator 2 view .LVU466
 1461 0048 FFF7FEFF 		bl	HAL_OTFDEC_KeyCRCComputation
 1462              	.LVL135:
 627:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     {
 1463              		.loc 1 627 9 discriminator 2 view .LVU467
 1464 004c 0646     		mov	r6, r0
 627:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     {
 1465              		.loc 1 627 47 discriminator 2 view .LVU468
 1466 004e 2946     		mov	r1, r5
 1467 0050 2046     		mov	r0, r4
 1468 0052 FFF7FEFF 		bl	HAL_OTFDEC_RegionGetKeyCRC
 1469              	.LVL136:
 627:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     {
 1470              		.loc 1 627 8 discriminator 2 view .LVU469
 1471 0056 8642     		cmp	r6, r0
 1472 0058 03D0     		beq	.L90
 630:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 1473              		.loc 1 630 7 is_stmt 1 view .LVU470
 630:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 1474              		.loc 1 630 7 view .LVU471
 1475 005a 0023     		movs	r3, #0
 1476 005c 6371     		strb	r3, [r4, #5]
 630:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 1477              		.loc 1 630 7 view .LVU472
 633:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     }
 1478              		.loc 1 633 7 view .LVU473
 633:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     }
 1479              		.loc 1 633 14 is_stmt 0 view .LVU474
 1480 005e 0120     		movs	r0, #1
 1481              	.LVL137:
 1482              	.L89:
 642:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 1483              		.loc 1 642 1 view .LVU475
 1484 0060 70BD     		pop	{r4, r5, r6, pc}
 1485              	.LVL138:
 1486              	.L90:
 637:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 1487              		.loc 1 637 5 is_stmt 1 view .LVU476
ARM GAS  /tmp/cc22j4eF.s 			page 65


 637:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 1488              		.loc 1 637 5 view .LVU477
 1489 0062 0020     		movs	r0, #0
 1490 0064 6071     		strb	r0, [r4, #5]
 637:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 1491              		.loc 1 637 5 view .LVU478
 640:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   }
 1492              		.loc 1 640 5 view .LVU479
 640:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   }
 1493              		.loc 1 640 12 is_stmt 0 view .LVU480
 1494 0066 FBE7     		b	.L89
 1495              	.LVL139:
 1496              	.L91:
 1497              	.LCFI17:
 1498              		.cfi_def_cfa_offset 0
 1499              		.cfi_restore 4
 1500              		.cfi_restore 5
 1501              		.cfi_restore 6
 1502              		.cfi_restore 14
 598:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   }
 1503              		.loc 1 598 12 view .LVU481
 1504 0068 0120     		movs	r0, #1
 1505              	.LVL140:
 642:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 1506              		.loc 1 642 1 view .LVU482
 1507 006a 7047     		bx	lr
 1508              	.LVL141:
 1509              	.L92:
 1510              	.LCFI18:
 1511              		.cfi_def_cfa_offset 16
 1512              		.cfi_offset 4, -16
 1513              		.cfi_offset 5, -12
 1514              		.cfi_offset 6, -8
 1515              		.cfi_offset 14, -4
 603:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 1516              		.loc 1 603 5 view .LVU483
 1517 006c 0220     		movs	r0, #2
 1518              	.LVL142:
 603:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 1519              		.loc 1 603 5 view .LVU484
 1520 006e F7E7     		b	.L89
 1521              		.cfi_endproc
 1522              	.LFE209:
 1524              		.section	.text.HAL_OTFDEC_RegionGetConfig,"ax",%progbits
 1525              		.align	1
 1526              		.global	HAL_OTFDEC_RegionGetConfig
 1527              		.syntax unified
 1528              		.thumb
 1529              		.thumb_func
 1531              	HAL_OTFDEC_RegionGetConfig:
 1532              	.LVL143:
 1533              	.LFB222:
1083:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
1084:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** /**
1085:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @brief  Return region configuration parameters.
1086:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @param  hotfdec pointer to an OTFDEC_HandleTypeDef structure that contains
1087:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   *         the configuration information for OTFDEC module
ARM GAS  /tmp/cc22j4eF.s 			page 66


1088:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @param  RegionIndex index of region the configuration of which is read
1089:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @param  Config pointer on structure that will be filled up with the region configuration parame
1090:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   * @retval HAL state
1091:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   */
1092:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** HAL_StatusTypeDef HAL_OTFDEC_RegionGetConfig(OTFDEC_HandleTypeDef *hotfdec, uint32_t RegionIndex,
1093:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****                                              OTFDEC_RegionConfigTypeDef *Config)
1094:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** {
 1534              		.loc 1 1094 1 is_stmt 1 view -0
 1535              		.cfi_startproc
 1536              		@ args = 0, pretend = 0, frame = 0
 1537              		@ frame_needed = 0, uses_anonymous_args = 0
 1538              		@ link register save eliminated.
 1539              		.loc 1 1094 1 is_stmt 0 view .LVU486
 1540 0000 0346     		mov	r3, r0
1095:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   OTFDEC_Region_TypeDef *region;
 1541              		.loc 1 1095 3 is_stmt 1 view .LVU487
1096:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   uint32_t address;
 1542              		.loc 1 1096 3 view .LVU488
1097:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
1098:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   /* Check the parameters */
1099:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   assert_param(IS_OTFDEC_ALL_INSTANCE(hotfdec->Instance));
 1543              		.loc 1 1099 3 view .LVU489
1100:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   assert_param(IS_OTFDEC_REGIONINDEX(RegionIndex));
 1544              		.loc 1 1100 3 view .LVU490
1101:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
1102:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   if (Config == NULL)
 1545              		.loc 1 1102 3 view .LVU491
 1546              		.loc 1 1102 6 is_stmt 0 view .LVU492
 1547 0002 9446     		mov	ip, r2
 1548 0004 DAB1     		cbz	r2, .L99
1103:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   {
1104:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     return HAL_ERROR;
1105:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   }
1106:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   else
1107:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   {
1108:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     /* Take Lock */
1109:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     __HAL_LOCK(hotfdec);
 1549              		.loc 1 1109 5 is_stmt 1 view .LVU493
 1550              		.loc 1 1109 5 view .LVU494
 1551 0006 4279     		ldrb	r2, [r0, #5]	@ zero_extendqisi2
 1552              	.LVL144:
 1553              		.loc 1 1109 5 is_stmt 0 view .LVU495
 1554 0008 012A     		cmp	r2, #1
 1555 000a 1AD0     		beq	.L100
 1556              		.loc 1 1109 5 is_stmt 1 discriminator 2 view .LVU496
 1557 000c 0122     		movs	r2, #1
 1558 000e 4271     		strb	r2, [r0, #5]
 1559              		.loc 1 1109 5 discriminator 2 view .LVU497
1110:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
1111:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     address = (uint32_t)(hotfdec->Instance) + 0x20U + (0x30U * RegionIndex);
 1560              		.loc 1 1111 5 discriminator 2 view .LVU498
 1561              		.loc 1 1111 33 is_stmt 0 discriminator 2 view .LVU499
 1562 0010 0268     		ldr	r2, [r0]
 1563              		.loc 1 1111 62 discriminator 2 view .LVU500
 1564 0012 01EB4101 		add	r1, r1, r1, lsl #1
 1565              	.LVL145:
 1566              		.loc 1 1111 53 discriminator 2 view .LVU501
ARM GAS  /tmp/cc22j4eF.s 			page 67


 1567 0016 02EB0112 		add	r2, r2, r1, lsl #4
 1568              	.LVL146:
1112:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     region = (OTFDEC_Region_TypeDef *)address;
 1569              		.loc 1 1112 5 is_stmt 1 discriminator 2 view .LVU502
1113:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
1114:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     /* Read Nonce */
1115:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     Config->Nonce[0] = READ_REG(region->REG_NONCER0);
 1570              		.loc 1 1115 5 discriminator 2 view .LVU503
 1571              		.loc 1 1115 24 is_stmt 0 discriminator 2 view .LVU504
 1572 001a D06A     		ldr	r0, [r2, #44]
 1573              	.LVL147:
 1574              		.loc 1 1115 22 discriminator 2 view .LVU505
 1575 001c CCF80000 		str	r0, [ip]
1116:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     Config->Nonce[1] = READ_REG(region->REG_NONCER1);
 1576              		.loc 1 1116 5 is_stmt 1 discriminator 2 view .LVU506
 1577              		.loc 1 1116 24 is_stmt 0 discriminator 2 view .LVU507
 1578 0020 106B     		ldr	r0, [r2, #48]
 1579              		.loc 1 1116 22 discriminator 2 view .LVU508
 1580 0022 CCF80400 		str	r0, [ip, #4]
1117:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
1118:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     /* Read Addresses */
1119:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     Config->StartAddress = READ_REG(region->REG_START_ADDR);
 1581              		.loc 1 1119 5 is_stmt 1 discriminator 2 view .LVU509
 1582              		.loc 1 1119 28 is_stmt 0 discriminator 2 view .LVU510
 1583 0026 506A     		ldr	r0, [r2, #36]
 1584              		.loc 1 1119 26 discriminator 2 view .LVU511
 1585 0028 CCF80800 		str	r0, [ip, #8]
1120:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     Config->EndAddress = READ_REG(region->REG_END_ADDR);
 1586              		.loc 1 1120 5 is_stmt 1 discriminator 2 view .LVU512
 1587              		.loc 1 1120 26 is_stmt 0 discriminator 2 view .LVU513
 1588 002c 916A     		ldr	r1, [r2, #40]
 1589              	.LVL148:
 1590              		.loc 1 1120 24 discriminator 2 view .LVU514
 1591 002e CCF80C10 		str	r1, [ip, #12]
1121:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
1122:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     /* Read Version */
1123:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     Config->Version = (uint16_t)(READ_REG(region->REG_CONFIGR) &
 1592              		.loc 1 1123 5 is_stmt 1 discriminator 2 view .LVU515
 1593              		.loc 1 1123 34 is_stmt 0 discriminator 2 view .LVU516
 1594 0032 126A     		ldr	r2, [r2, #32]
 1595              		.loc 1 1123 21 discriminator 2 view .LVU517
 1596 0034 0020     		movs	r0, #0
 1597 0036 ACF81000 		strh	r0, [ip, #16]	@ movhi
1124:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****                                  OTFDEC_REG_CONFIGR_VERSION) >> OTFDEC_REG_CONFIGR_VERSION_Pos;
1125:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
1126:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     /* Release Lock */
1127:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     __HAL_UNLOCK(hotfdec);
 1598              		.loc 1 1127 5 is_stmt 1 discriminator 2 view .LVU518
 1599              		.loc 1 1127 5 discriminator 2 view .LVU519
 1600 003a 5871     		strb	r0, [r3, #5]
 1601              		.loc 1 1127 5 discriminator 2 view .LVU520
1128:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
1129:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     /* Status is okay */
1130:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****     return HAL_OK;
 1602              		.loc 1 1130 5 discriminator 2 view .LVU521
 1603              		.loc 1 1130 12 is_stmt 0 discriminator 2 view .LVU522
 1604 003c 7047     		bx	lr
ARM GAS  /tmp/cc22j4eF.s 			page 68


 1605              	.LVL149:
 1606              	.L99:
1104:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   }
 1607              		.loc 1 1104 12 view .LVU523
 1608 003e 0120     		movs	r0, #1
 1609              	.LVL150:
1104:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   }
 1610              		.loc 1 1104 12 view .LVU524
 1611 0040 7047     		bx	lr
 1612              	.LVL151:
 1613              	.L100:
1109:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** 
 1614              		.loc 1 1109 5 view .LVU525
 1615 0042 0220     		movs	r0, #2
 1616              	.LVL152:
1131:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c ****   }
1132:../../Drivers/STM32L5xx_HAL_Driver/Src/stm32l5xx_hal_otfdec.c **** }
 1617              		.loc 1 1132 1 view .LVU526
 1618 0044 7047     		bx	lr
 1619              		.cfi_endproc
 1620              	.LFE222:
 1622              		.section	.rodata
 1623              		.align	2
 1624              		.set	.LANCHOR0,. + 0
 1625              	.LC0:
 1626 0000 55AA55AA 		.word	-1437226411
 1627 0004 03000000 		.word	3
 1628 0008 18000000 		.word	24
 1629 000c C0000000 		.word	192
 1630              		.text
 1631              	.Letext0:
 1632              		.file 3 "/usr/lib/gcc/arm-none-eabi/12.2.1/include/stdint.h"
 1633              		.file 4 "../../Drivers/CMSIS/Device/ST/STM32L5xx/Include/stm32l562xx.h"
 1634              		.file 5 "../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_hal_def.h"
 1635              		.file 6 "../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_hal_otfdec.h"
ARM GAS  /tmp/cc22j4eF.s 			page 69


DEFINED SYMBOLS
                            *ABS*:00000000 stm32l5xx_hal_otfdec.c
     /tmp/cc22j4eF.s:22     .text.HAL_OTFDEC_MspInit:00000000 $t
     /tmp/cc22j4eF.s:28     .text.HAL_OTFDEC_MspInit:00000000 HAL_OTFDEC_MspInit
     /tmp/cc22j4eF.s:43     .text.HAL_OTFDEC_Init:00000000 $t
     /tmp/cc22j4eF.s:49     .text.HAL_OTFDEC_Init:00000000 HAL_OTFDEC_Init
     /tmp/cc22j4eF.s:109    .text.HAL_OTFDEC_MspDeInit:00000000 $t
     /tmp/cc22j4eF.s:115    .text.HAL_OTFDEC_MspDeInit:00000000 HAL_OTFDEC_MspDeInit
     /tmp/cc22j4eF.s:130    .text.HAL_OTFDEC_DeInit:00000000 $t
     /tmp/cc22j4eF.s:136    .text.HAL_OTFDEC_DeInit:00000000 HAL_OTFDEC_DeInit
     /tmp/cc22j4eF.s:190    .text.HAL_OTFDEC_ErrorCallback:00000000 $t
     /tmp/cc22j4eF.s:196    .text.HAL_OTFDEC_ErrorCallback:00000000 HAL_OTFDEC_ErrorCallback
     /tmp/cc22j4eF.s:211    .text.HAL_OTFDEC_IRQHandler:00000000 $t
     /tmp/cc22j4eF.s:217    .text.HAL_OTFDEC_IRQHandler:00000000 HAL_OTFDEC_IRQHandler
     /tmp/cc22j4eF.s:295    .text.HAL_OTFDEC_RegionKeyLock:00000000 $t
     /tmp/cc22j4eF.s:301    .text.HAL_OTFDEC_RegionKeyLock:00000000 HAL_OTFDEC_RegionKeyLock
     /tmp/cc22j4eF.s:360    .text.HAL_OTFDEC_RegionSetMode:00000000 $t
     /tmp/cc22j4eF.s:366    .text.HAL_OTFDEC_RegionSetMode:00000000 HAL_OTFDEC_RegionSetMode
     /tmp/cc22j4eF.s:429    .text.HAL_OTFDEC_RegionConfig:00000000 $t
     /tmp/cc22j4eF.s:435    .text.HAL_OTFDEC_RegionConfig:00000000 HAL_OTFDEC_RegionConfig
     /tmp/cc22j4eF.s:557    .text.HAL_OTFDEC_ConfigAttributes:00000000 $t
     /tmp/cc22j4eF.s:563    .text.HAL_OTFDEC_ConfigAttributes:00000000 HAL_OTFDEC_ConfigAttributes
     /tmp/cc22j4eF.s:612    .text.HAL_OTFDEC_KeyCRCComputation:00000000 $t
     /tmp/cc22j4eF.s:618    .text.HAL_OTFDEC_KeyCRCComputation:00000000 HAL_OTFDEC_KeyCRCComputation
     /tmp/cc22j4eF.s:774    .text.HAL_OTFDEC_KeyCRCComputation:00000084 $d
     /tmp/cc22j4eF.s:779    .text.HAL_OTFDEC_EnableEnciphering:00000000 $t
     /tmp/cc22j4eF.s:785    .text.HAL_OTFDEC_EnableEnciphering:00000000 HAL_OTFDEC_EnableEnciphering
     /tmp/cc22j4eF.s:829    .text.HAL_OTFDEC_DisableEnciphering:00000000 $t
     /tmp/cc22j4eF.s:835    .text.HAL_OTFDEC_DisableEnciphering:00000000 HAL_OTFDEC_DisableEnciphering
     /tmp/cc22j4eF.s:879    .text.HAL_OTFDEC_Cipher:00000000 $t
     /tmp/cc22j4eF.s:885    .text.HAL_OTFDEC_Cipher:00000000 HAL_OTFDEC_Cipher
     /tmp/cc22j4eF.s:1016   .text.HAL_OTFDEC_RegionEnable:00000000 $t
     /tmp/cc22j4eF.s:1022   .text.HAL_OTFDEC_RegionEnable:00000000 HAL_OTFDEC_RegionEnable
     /tmp/cc22j4eF.s:1102   .text.HAL_OTFDEC_RegionDisable:00000000 $t
     /tmp/cc22j4eF.s:1108   .text.HAL_OTFDEC_RegionDisable:00000000 HAL_OTFDEC_RegionDisable
     /tmp/cc22j4eF.s:1188   .text.HAL_OTFDEC_GetState:00000000 $t
     /tmp/cc22j4eF.s:1194   .text.HAL_OTFDEC_GetState:00000000 HAL_OTFDEC_GetState
     /tmp/cc22j4eF.s:1212   .text.HAL_OTFDEC_GetConfigAttributes:00000000 $t
     /tmp/cc22j4eF.s:1218   .text.HAL_OTFDEC_GetConfigAttributes:00000000 HAL_OTFDEC_GetConfigAttributes
     /tmp/cc22j4eF.s:1265   .text.HAL_OTFDEC_RegionGetKeyCRC:00000000 $t
     /tmp/cc22j4eF.s:1271   .text.HAL_OTFDEC_RegionGetKeyCRC:00000000 HAL_OTFDEC_RegionGetKeyCRC
     /tmp/cc22j4eF.s:1309   .text.HAL_OTFDEC_RegionSetKey:00000000 $t
     /tmp/cc22j4eF.s:1315   .text.HAL_OTFDEC_RegionSetKey:00000000 HAL_OTFDEC_RegionSetKey
     /tmp/cc22j4eF.s:1525   .text.HAL_OTFDEC_RegionGetConfig:00000000 $t
     /tmp/cc22j4eF.s:1531   .text.HAL_OTFDEC_RegionGetConfig:00000000 HAL_OTFDEC_RegionGetConfig
     /tmp/cc22j4eF.s:1623   .rodata:00000000 $d

NO UNDEFINED SYMBOLS
