Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,4515
design__instance__area,16493.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,1
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.00005837241769768298
power__switching__total,0.000019457753296592273
power__leakage__total,1.6152931436863582E-8
power__total,0.00007784632180118933
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.2512877477226827
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.25110428336267465
timing__hold__ws__corner:nom_tt_025C_1v80,0.4059884765508123
timing__setup__ws__corner:nom_tt_025C_1v80,10.399841282511911
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.405988
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,17.924133
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,1
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.2517701396405253
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.25159300355193664
timing__hold__ws__corner:nom_ss_100C_1v60,1.0097220012569945
timing__setup__ws__corner:nom_ss_100C_1v60,9.014300672162344
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,1.009722
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,16.029154
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,1
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.25097061250672936
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.2507818468316288
timing__hold__ws__corner:nom_ff_n40C_1v95,0.1582348186156429
timing__setup__ws__corner:nom_ff_n40C_1v95,10.907285161569096
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.158235
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,18.562366
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25083030806802425
clock__skew__worst_setup,0.2507344958182893
timing__hold__ws,0.15433063597240385
timing__setup__ws,8.990985987985832
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.154331
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,16.013166
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,315
design__instance__area__stdcell,1288.74
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.0781369
design__instance__utilization__stdcell,0.0781369
design__rows,39
design__rows:unithd,39
design__sites,13182
design__sites:unithd,13182
design__instance__count__class:buffer,7
design__instance__area__class:buffer,35.0336
design__instance__count__class:inverter,1
design__instance__area__class:inverter,3.7536
design__instance__count__class:sequential_cell,9
design__instance__area__class:sequential_cell,236.477
design__instance__count__class:multi_input_combinational_cell,40
design__instance__area__class:multi_input_combinational_cell,384.118
flow__warnings__count,1
flow__errors__count,0
flow__warnings__count:ODB-0220,2
flow__warnings__type_count,1
flow__warnings__count:ORD-0039,1
design__instance__count__class:fill_cell,4200
design__instance__area__class:fill_cell,15204.6
design__instance__count__class:tap_cell,225
design__instance__area__class:tap_cell,281.52
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,2
timing__drv__floating__pins,0
design__instance__displacement__total,58.476
design__instance__displacement__mean,0.148
design__instance__displacement__max,5.452
route__wirelength__estimated,1898.18
design__violations,0
design__instance__count__class:timing_repair_buffer,29
design__instance__area__class:timing_repair_buffer,265.254
flow__warnings__count:RSZ-0020,1
flow__warnings__count:STA-1140,6
design__instance__count__class:clock_buffer,4
design__instance__area__class:clock_buffer,82.5792
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,9
global_route__vias,547
global_route__wirelength,2925
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,108
route__net__special,2
route__drc_errors__iter:0,29
route__wirelength__iter:0,2022
route__drc_errors__iter:1,3
route__wirelength__iter:1,1978
route__drc_errors__iter:2,0
route__wirelength__iter:2,1974
route__drc_errors,0
route__wirelength,1974
route__vias,599
route__vias__singlecut,599
route__vias__multicut,0
flow__warnings__count:DRT-0349,10
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,92.91
timing__unannotated_net__count__corner:nom_tt_025C_1v80,3
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,3
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,3
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,1
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2511098622335312
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.25101615940760275
timing__hold__ws__corner:min_tt_025C_1v80,0.39943233184922416
timing__setup__ws__corner:min_tt_025C_1v80,10.417405899436663
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.399432
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,17.932199
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,3
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,1
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.2515248358562967
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.2514334089876331
timing__hold__ws__corner:min_ss_100C_1v60,1.0036629589287414
timing__setup__ws__corner:min_ss_100C_1v60,9.046825766811637
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,1.003663
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,16.045954
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,3
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,1
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.25083030806802425
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2507344958182893
timing__hold__ws__corner:min_ff_n40C_1v95,0.15433063597240385
timing__setup__ws__corner:min_ff_n40C_1v95,10.918955826334024
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.154331
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,18.567381
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,3
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,1
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.2516040225157677
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.2511562140461202
timing__hold__ws__corner:max_tt_025C_1v80,0.41015003665401417
timing__setup__ws__corner:max_tt_025C_1v80,10.387739851201244
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.410150
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,17.916113
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,3
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,1
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.25216232593506593
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.2517289503651468
timing__hold__ws__corner:max_ss_100C_1v60,1.0141421323099444
timing__setup__ws__corner:max_ss_100C_1v60,8.990985987985832
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,1.014142
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,16.013166
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,3
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,1
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.25124930624936787
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.25078934083725696
timing__hold__ws__corner:max_ff_n40C_1v95,0.16072479913011803
timing__setup__ws__corner:max_ff_n40C_1v95,10.899002009392708
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.160725
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,18.557343
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,3
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,3
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79995
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000456353
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000388432
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000119851
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000388432
design_powergrid__voltage__worst,0.0000388432
design_powergrid__voltage__worst__net:VPWR,1.79995
design_powergrid__drop__worst,0.0000456353
design_powergrid__drop__worst__net:VPWR,0.0000456353
design_powergrid__voltage__worst__net:VGND,0.0000388432
design_powergrid__drop__worst__net:VGND,0.0000388432
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000001179999999999999925426948273188276772316385176964104175567626953125
ir__drop__worst,0.00004559999999999999708948095200611305699567310512065887451171875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
