Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Oct 21 11:10:42 2022
| Host         : DESKTOP-1UDCE0K running 64-bit major release  (build 9200)
| Command      : report_utilization -file rx_test_wrapper_utilization_placed.rpt -pb rx_test_wrapper_utilization_placed.pb
| Design       : rx_test_wrapper
| Device       : xczu28dr-ffvg1517-2-e
| Speed File   : -2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 12500 |     0 |          0 |    425280 |  2.94 |
|   LUT as Logic             | 11018 |     0 |          0 |    425280 |  2.59 |
|   LUT as Memory            |  1482 |     0 |          0 |    213600 |  0.69 |
|     LUT as Distributed RAM |    46 |     0 |            |           |       |
|     LUT as Shift Register  |  1436 |     0 |            |           |       |
| CLB Registers              | 19073 |     0 |          0 |    850560 |  2.24 |
|   Register as Flip Flop    | 19073 |     0 |          0 |    850560 |  2.24 |
|   Register as Latch        |     0 |     0 |          0 |    850560 |  0.00 |
| CARRY8                     |   660 |     0 |          0 |     53160 |  1.24 |
| F7 Muxes                   |   228 |     0 |          0 |    212640 |  0.11 |
| F8 Muxes                   |    32 |     0 |          0 |    106320 |  0.03 |
| F9 Muxes                   |     0 |     0 |          0 |     53160 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 41    |          Yes |           - |          Set |
| 299   |          Yes |           - |        Reset |
| 127   |          Yes |         Set |            - |
| 18606 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  3118 |     0 |          0 |     53160 |  5.87 |
|   CLBL                                     |  1648 |     0 |            |           |       |
|   CLBM                                     |  1470 |     0 |            |           |       |
| LUT as Logic                               | 11018 |     0 |          0 |    425280 |  2.59 |
|   using O5 output only                     |   204 |       |            |           |       |
|   using O6 output only                     |  8579 |       |            |           |       |
|   using O5 and O6                          |  2235 |       |            |           |       |
| LUT as Memory                              |  1482 |     0 |          0 |    213600 |  0.69 |
|   LUT as Distributed RAM                   |    46 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |     2 |       |            |           |       |
|     using O5 and O6                        |    44 |       |            |           |       |
|   LUT as Shift Register                    |  1436 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   163 |       |            |           |       |
|     using O5 and O6                        |  1273 |       |            |           |       |
| CLB Registers                              | 19073 |     0 |          0 |    850560 |  2.24 |
|   Register driven from within the CLB      | 10085 |       |            |           |       |
|   Register driven from outside the CLB     |  8988 |       |            |           |       |
|     LUT in front of the register is unused |  7684 |       |            |           |       |
|     LUT in front of the register is used   |  1304 |       |            |           |       |
| Unique Control Sets                        |   437 |       |          0 |    106320 |  0.41 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+-------+-------+------------+-----------+-------+
|     Site Type     |  Used | Fixed | Prohibited | Available | Util% |
+-------------------+-------+-------+------------+-----------+-------+
| Block RAM Tile    | 299.5 |     0 |          0 |      1080 | 27.73 |
|   RAMB36/FIFO*    |   298 |     0 |          0 |      1080 | 27.59 |
|     RAMB36E2 only |   298 |       |            |           |       |
|   RAMB18          |     3 |     0 |          0 |      2160 |  0.14 |
|     RAMB18E2 only |     3 |       |            |           |       |
| URAM              |     0 |     0 |          0 |        80 |  0.00 |
+-------------------+-------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |   25 |     0 |          0 |      4272 |  0.59 |
|   DSP48E2 only |   25 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    0 |     0 |          0 |       347 |  0.00 |
| HPIOB_M          |    0 |     0 |          0 |       138 |  0.00 |
| HPIOB_S          |    0 |     0 |          0 |       138 |  0.00 |
| HDIOB_M          |    0 |     0 |          0 |        24 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        24 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |        23 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        72 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      2496 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        32 |  0.00 |
| HS_ADC           |    0 |     0 |          4 |         4 |  0.00 |
| HS_DAC           |    0 |     0 |          4 |         4 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |          0 |       696 |  0.29 |
|   BUFGCE             |    1 |     0 |          0 |       216 |  0.46 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        32 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |       312 |  0.00 |
|   BUFG_PS            |    1 |     0 |          0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |          0 |        64 |  0.00 |
| PLL                  |    0 |     0 |          0 |        16 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         8 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| CMACE4          |    0 |     0 |          0 |         2 |   0.00 |
| FE              |    0 |     0 |          0 |         8 |   0.00 |
| GTYE4_CHANNEL   |    0 |     0 |          0 |        16 |   0.00 |
| GTYE4_COMMON    |    0 |     0 |          0 |         4 |   0.00 |
| HSADC           |    0 |     0 |          0 |         4 |   0.00 |
| HSDAC           |    0 |     0 |          0 |         4 |   0.00 |
| ILKNE4          |    0 |     0 |          0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         8 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         8 |   0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 18606 |            Register |
| LUT3     |  4870 |                 CLB |
| LUT6     |  3080 |                 CLB |
| LUT2     |  2579 |                 CLB |
| SRL16E   |  1724 |                 CLB |
| LUT4     |  1482 |                 CLB |
| LUT5     |  1076 |                 CLB |
| SRLC32E  |   983 |                 CLB |
| CARRY8   |   660 |                 CLB |
| FDCE     |   299 |            Register |
| RAMB36E2 |   298 |            BLOCKRAM |
| MUXF7    |   228 |                 CLB |
| LUT1     |   166 |                 CLB |
| FDSE     |   127 |            Register |
| RAMD32   |    80 |                 CLB |
| FDPE     |    41 |            Register |
| MUXF8    |    32 |                 CLB |
| DSP48E2  |    25 |          Arithmetic |
| RAMS32   |    10 |                 CLB |
| RAMB18E2 |     3 |            BLOCKRAM |
| SRLC16E  |     2 |                 CLB |
| PS8      |     1 |            Advanced |
| BUFG_PS  |     1 |               Clock |
| BUFGCE   |     1 |               Clock |
| BSCANE2  |     1 |       Configuration |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+---------------------------------------------+------+
|                   Ref Name                  | Used |
+---------------------------------------------+------+
| rx_test_zynq_ultra_ps_e_0_1                 |    1 |
| rx_test_xbar_3                              |    1 |
| rx_test_tlast_gen_0_1                       |    1 |
| rx_test_system_ila_2_1                      |    1 |
| rx_test_proc_sys_reset_1_1                  |    1 |
| rx_test_playback_bram_0_0                   |    1 |
| rx_test_blk_mem_gen_0_0                     |    1 |
| rx_test_axis_data_fifo_1_1                  |    1 |
| rx_test_axi_gpio_1_0                        |    1 |
| rx_test_axi_gpio_0_1                        |    1 |
| rx_test_axi_dma_0_1                         |    1 |
| rx_test_auto_pc_0                           |    1 |
| dbg_hub                                     |    1 |
| cfo_correction_inst_1_util_vector_logic_0_0 |    1 |
| cfo_correction_inst_1_tlast_symbol_0_0      |    1 |
| cfo_correction_inst_1_sum_0_0               |    1 |
| cfo_correction_inst_1_scale_0_0             |    1 |
| cfo_correction_inst_1_mux_0_0               |    1 |
| cfo_correction_inst_1_mixer_0_0             |    1 |
| cfo_correction_inst_1_delay_1_0             |    1 |
| cfo_correction_inst_1_delay_0_0             |    1 |
| cfo_correction_inst_1_dds_top_0_0           |    1 |
| cfo_correction_inst_1_cp_rm_0_0             |    1 |
| cfo_correction_inst_1_cp_rm2_0_0            |    1 |
| cfo_correction_inst_1_conj_1_0              |    1 |
| cfo_correction_inst_1_conj_0_1              |    1 |
| cfo_correction_inst_1_conj_0_0              |    1 |
| cfo_correction_inst_1_complex_mult_0_0      |    1 |
| cfo_correction_inst_1_axis_splitter_1_0     |    1 |
| cfo_correction_inst_1_axis_splitter_0_0     |    1 |
| cfo_correction_inst_1_axis_data_fifo_1_0    |    1 |
| cfo_correction_inst_1_axis_data_fifo_0_0    |    1 |
| cfo_correction_inst_1_angle_0_0             |    1 |
+---------------------------------------------+------+


