
---------- Begin Simulation Statistics ----------
final_tick                               1645064165000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 108651                       # Simulator instruction rate (inst/s)
host_mem_usage                                1024896                       # Number of bytes of host memory used
host_op_rate                                   191973                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18867.71                       # Real time elapsed on the host
host_tick_rate                               20620545                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2050000005                       # Number of instructions simulated
sim_ops                                    3622091907                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.389062                       # Number of seconds simulated
sim_ticks                                389062441750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   278                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       637088                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1274136                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect          547                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     10000762                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    152559436                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     44351064                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     71513686                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     27162622                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     163660604                       # Number of BP lookups
system.switch_cpus_1.branchPred.loop_predictor.loopPredictorCorrect       316901                       # Number of times the loop predictor is the provider and the prediction is correct
system.switch_cpus_1.branchPred.loop_predictor.loopPredictorWrong         6455                       # Number of times the loop predictor is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.statistical_corrector.scPredictorCorrect       408641                       # Number of time the SC predictor is the provider and the prediction is correct
system.switch_cpus_1.branchPred.statistical_corrector.scPredictorWrong      1065876                       # Number of time the SC predictor is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.tage.bimodalAltMatchProviderCorrect        16142                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.switch_cpus_1.branchPred.tage.bimodalAltMatchProviderWrong         2227                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::0      7659287                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::2       997795                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::4      1112996                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::6       958856                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::7      2381365                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::8      1979651                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::9      3359755                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::10      1913633                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::11       845390                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::12       757733                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::13       923546                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::14       966613                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::15       938378                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::16       760211                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::17       938983                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::18       717737                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::19       846266                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::20       508533                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::22       646627                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::24       390049                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::26       220395                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::28       243050                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProviderCorrect       658058                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.switch_cpus_1.branchPred.tage.tageAltMatchProviderWouldHaveHit       347618                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.switch_cpus_1.branchPred.tage.tageAltMatchProviderWrong       288392                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.tage.tageBimodalProviderCorrect     56372712                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.switch_cpus_1.branchPred.tage.tageBimodalProviderWrong         4309                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::2       953118                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::4       802632                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::6       651581                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::7      1986680                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::8      1282189                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::9      4292950                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::10      3759136                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::11       581072                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::12      1211879                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::13      1099053                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::14      1093587                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::15      1473796                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::16      1033555                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::17      1474637                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::18       822703                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::19      1627500                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::20      1298215                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::22      1407878                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::24      1221176                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::26       778548                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::28       659380                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::30       555584                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProviderCorrect     27738964                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.switch_cpus_1.branchPred.tage.tageLongestMatchProviderWouldHaveHit       168422                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.switch_cpus_1.branchPred.tage.tageLongestMatchProviderWrong      1381435                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.usedRAS       4137119                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      7401965                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       578780045                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      411678224                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     10021628                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         93355088                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     96343806                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls          296                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    329298841                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000003                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1588221848                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    730860031                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.173086                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.806211                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    325221065     44.50%     44.50% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1    103933102     14.22%     58.72% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     66898682      9.15%     67.87% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     60836680      8.32%     76.20% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     29017929      3.97%     80.17% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     21942673      3.00%     83.17% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     15216845      2.08%     85.25% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     11449249      1.57%     86.82% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     96343806     13.18%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    730860031                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts        736513420                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      2550542                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1038783209                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           242962020                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      2815232      0.18%      0.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    809570711     50.97%     51.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       509917      0.03%     51.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv      4249994      0.27%     51.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd    109285468      6.88%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt           32      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu       324302      0.02%     58.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     58.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt       249720      0.02%     58.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc       250519      0.02%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd    153382139      9.66%     68.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     68.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     68.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt     30122411      1.90%     69.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult    145223204      9.14%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     98880737      6.23%     85.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     43203184      2.72%     88.03% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead    144081283      9.07%     97.10% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite     46072995      2.90%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1588221848                       # Class of committed instruction
system.switch_cpus_1.commit.refs            332238199                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000003                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1588221848                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.778125                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.778125                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    386535828                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   2050015151                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles      106930630                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       159162384                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     10041146                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles    115087812                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         256439536                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses              391656                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          93813868                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              282649                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         163660604                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       134068270                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           619236710                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      2404043                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           88                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           1351343355                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles        39970                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles       377281                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      20082292                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.TlbCycles               12                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_1.fetch.branchRate        0.210327                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    148062603                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     48488183                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.736666                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    777757810                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.844132                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.528201                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      425729811     54.74%     54.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       22311952      2.87%     57.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       28622315      3.68%     61.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       14438448      1.86%     63.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       21841990      2.81%     65.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       19264019      2.48%     68.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       21844392      2.81%     71.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       15219592      1.96%     73.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      208485291     26.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    777757810                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads      1232636972                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes      688327142                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                367073                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts     12811059                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      103995926                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.261550                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          386265148                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         93813868                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      62693491                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    280549852                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts        53300                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       228984                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    104781808                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1917599509                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    292451280                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      7841724                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1759768108                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      1274815                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents      4449854                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     10041146                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles      6917507                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked        44447                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     13600998                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses          993                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        34407                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        34270                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     37587827                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     15505628                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        34407                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect     11906674                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       904385                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      2211214790                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          1717049951                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.568989                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      1258157363                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.206651                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           1720071171                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     1884644938                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     828054840                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.285141                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.285141                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      5529378      0.31%      0.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    922826327     52.21%     52.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       511632      0.03%     52.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv      4390209      0.25%     52.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd    110945571      6.28%     59.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     59.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt           42      0.00%     59.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     59.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     59.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     59.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     59.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu       373914      0.02%     59.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     59.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt       249800      0.01%     59.11% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       250635      0.01%     59.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     59.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     59.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     59.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     59.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     59.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd    154317768      8.73%     67.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt     30735302      1.74%     69.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     69.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult    145703804      8.24%     77.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     77.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     77.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     77.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    119344654      6.75%     84.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     48707245      2.76%     87.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead    177349997     10.03%     97.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite     46373558      2.62%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1767609836                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses     777822425                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads   1560653932                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses    744577871                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes    790929187                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt                 0                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate                0                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu             0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    984258033                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   2811923912                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    972472080                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1456060105                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1917440309                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1767609836                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded       159200                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    329377610                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued     59600366                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved       158904                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    569059237                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    777757810                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.272700                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.821335                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    265992060     34.20%     34.20% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     45304557      5.83%     40.02% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     46682704      6.00%     46.03% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     50174085      6.45%     52.48% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4    369604404     47.52%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    777757810                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.271627                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         134130970                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses               62796                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     32710144                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      4871509                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    280549852                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    104781808                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     611767872                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes           18                       # number of misc regfile writes
system.switch_cpus_1.numCycles              778124883                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     124082681                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   1776116284                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents    138538140                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles      144949484                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents       641053                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents        97543                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   4945792942                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1998507200                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   2251819510                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       233892449                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents    103990834                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     10041146                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    264774195                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      475703148                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups   1275413346                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   2224297751                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles        17846                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts         5696                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       458385751                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts         5292                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         2551928091                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        3882431274                       # The number of ROB writes
system.switch_cpus_1.timesIdled                 70989                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests         1877                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      9254058                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          584                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     18509021                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            584                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              32729                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       633420                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3668                       # Transaction distribution
system.membus.trans_dist::ReadExReq            604319                       # Transaction distribution
system.membus.trans_dist::ReadExResp           604319                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         32729                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1911184                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1911184                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1911184                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     81309952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     81309952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                81309952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            637048                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  637048    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              637048                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3927058500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3356327750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1645064165000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1645064165000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1645064165000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1645064165000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1645064165000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1645064165000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1645064165000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           8334967                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2973069                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       562845                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6355808                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             452                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            452                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           919544                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          919544                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        563298                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7771669                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1688986                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     26074543                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              27763529                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     72044032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    705975168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              778019200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          638119                       # Total snoops (count)
system.tol2bus.snoopTraffic                  40568000                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9892627                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000249                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015771                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9890166     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2461      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9892627                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        12157004500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       13037045999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         844951491                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1645064165000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst       562173                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data      8054835                       # number of demand (read+write) hits
system.l2.demand_hits::total                  8617008                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst       562173                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data      8054835                       # number of overall hits
system.l2.overall_hits::total                 8617008                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          670                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data       636378                       # number of demand (read+write) misses
system.l2.demand_misses::total                 637048                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          670                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data       636378                       # number of overall misses
system.l2.overall_misses::total                637048                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     61577000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  51985403000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      52046980000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     61577000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  51985403000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     52046980000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst       562843                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      8691213                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              9254056                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst       562843                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      8691213                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             9254056                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.001190                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.073221                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.068840                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.001190                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.073221                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.068840                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 91905.970149                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 81689.503723                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81700.248647                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 91905.970149                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 81689.503723                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81700.248647                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              633420                       # number of writebacks
system.l2.writebacks::total                    633420                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          670                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data       636378                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            637048                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          670                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data       636378                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           637048                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     54877000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  45621623000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  45676500000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     54877000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  45621623000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  45676500000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.001190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.073221                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.068840                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.001190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.073221                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.068840                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 81905.970149                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 71689.503723                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71700.248647                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 81905.970149                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 71689.503723                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71700.248647                       # average overall mshr miss latency
system.l2.replacements                         637664                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2339649                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2339649                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2339649                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2339649                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       562845                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           562845                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       562845                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       562845                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data          452                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  452                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus_1.data          452                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              452                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus_1.data       315225                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                315225                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       604319                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              604319                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  48952859500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   48952859500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       919544                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            919544                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.657194                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.657194                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 81004.998188                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81004.998188                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       604319                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         604319                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  42909669500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  42909669500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.657194                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.657194                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 71004.998188                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71004.998188                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst       562173                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             562173                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          670                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              670                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     61577000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     61577000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst       562843                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         562843                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.001190                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001190                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 91905.970149                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91905.970149                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          670                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          670                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     54877000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     54877000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.001190                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001190                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 81905.970149                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81905.970149                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data      7739610                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           7739610                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data        32059                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           32059                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data   3032543500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3032543500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data      7771669                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7771669                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.004125                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.004125                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 94592.579307                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94592.579307                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data        32059                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        32059                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data   2711953500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2711953500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.004125                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.004125                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 84592.579307                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84592.579307                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1645064165000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    19158742                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    670432                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     28.576712                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     120.141930                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        13.011088                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1802.909050                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1793.251232                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst   108.072549                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data 28930.614150                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003666                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000397                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.055020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.054726                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.003298                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.882892                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          857                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        31851                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 148706168                       # Number of tag accesses
system.l2.tags.data_accesses                148706168                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1645064165000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        42880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     40728192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           40771072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        42880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     40538880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        40538880                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          670                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       636378                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              637048                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       633420                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             633420                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       110214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    104682919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             104793132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       110214                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           110214                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      104196334                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            104196334                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      104196334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       110214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    104682919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            208989466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    633420.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       670.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    636378.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.011708366500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        39458                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        39458                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1963645                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             594664                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      637048                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     633420                       # Number of write requests accepted
system.mem_ctrls.readBursts                    637048                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   633420                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             37937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             38273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             38111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             39674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             41715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             41373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             41313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             39420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             38315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             38724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            38572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            40028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            41715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            41246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            41235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            39397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             37842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             37930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             37546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             39365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             41352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             41216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             39340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             38122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             38359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            38077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            39861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            41467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            41227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            41126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            39366                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.94                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7633680000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3185240000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             19578330000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11982.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30732.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   572562                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  576198                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.97                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                637048                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               633420                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  628166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5467                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1030                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  38587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  38985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  39278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  39494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  39515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  39537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  39599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  39585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  39791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  39616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  39581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  39564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  39646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  39550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  39586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  39588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       121690                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    668.163366                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   474.652508                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   388.000741                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        16482     13.54%     13.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        12188     10.02%     23.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7100      5.83%     29.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6850      5.63%     35.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8217      6.75%     41.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4897      4.02%     45.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5190      4.26%     50.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6250      5.14%     55.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        54516     44.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       121690                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        39458                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.144787                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.110173                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      1.463011                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7               5      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11             47      0.12%      0.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           543      1.38%      1.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19         38500     97.57%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           227      0.58%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            56      0.14%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            38      0.10%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            14      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39             7      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             4      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             3      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::84-87             2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-99             2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         39458                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        39458                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.052562                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.049194                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.344508                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            38502     97.58%     97.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               40      0.10%     97.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              742      1.88%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              154      0.39%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               15      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         39458                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               40771072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                40537728                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                40771072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             40538880                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       104.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       104.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    104.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    104.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.63                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  389309940500                       # Total gap between requests
system.mem_ctrls.avgGap                     306430.34                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        42880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     40728192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     40537728                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 110213.671119540799                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 104682918.805539011955                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 104193372.708148330450                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          670                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       636378                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       633420                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     27145000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  19551185000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9278788174000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     40514.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     30722.60                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14648713.61                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            434261940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            230815695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2279316480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1657898100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     30711716880.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      26900265930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     126747121920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       188961396945                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        485.683985                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 328955475250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  12991420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  47115560250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            434604660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            230997855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2269206240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1648460340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     30711716880.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      27113572470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     126567495360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       188976053805                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        485.721657                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 328495186750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  12991420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  47575835000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1645064165000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1399110288                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69473864                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    133412240                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1601996392                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1399110288                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69473864                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    133412240                       # number of overall hits
system.cpu.icache.overall_hits::total      1601996392                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       181011                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        18374                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst       656026                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         855411                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       181011                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        18374                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst       656026                       # number of overall misses
system.cpu.icache.overall_misses::total        855411                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    238874000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst   8043694499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   8282568499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    238874000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst   8043694499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   8282568499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1399291299                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69492238                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    134068266                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1602851803                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1399291299                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69492238                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    134068266                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1602851803                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000129                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000264                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.004893                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000534                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000129                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000264                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.004893                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000534                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 13000.653097                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 12261.243455                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  9682.560195                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 13000.653097                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 12261.243455                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  9682.560195                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          712                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                26                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    27.384615                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       761720                       # number of writebacks
system.cpu.icache.writebacks::total            761720                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst        92728                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        92728                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst        92728                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        92728                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        18374                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst       563298                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       581672                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        18374                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst       563298                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       581672                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    220500000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst   6812624999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   7033124999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    220500000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst   6812624999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   7033124999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000264                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.004202                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000363                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000264                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.004202                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000363                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12000.653097                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 12094.175728                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12091.221511                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12000.653097                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 12094.175728                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12091.221511                       # average overall mshr miss latency
system.cpu.icache.replacements                 761720                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1399110288                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69473864                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    133412240                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1601996392                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       181011                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        18374                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst       656026                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        855411                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    238874000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst   8043694499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   8282568499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1399291299                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69492238                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    134068266                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1602851803                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000129                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000264                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.004893                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000534                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 13000.653097                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 12261.243455                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  9682.560195                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst        92728                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        92728                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        18374                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst       563298                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       581672                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    220500000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst   6812624999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   7033124999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000264                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.004202                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000363                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12000.653097                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 12094.175728                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12091.221511                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1645064165000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.870692                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1602759075                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            762683                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2101.474761                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   423.642620                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     1.851047                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    82.377025                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.827427                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.003615                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.160893                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991935                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          508                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        3206466289                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       3206466289                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1645064165000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1645064165000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1645064165000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1645064165000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1645064165000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1645064165000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1645064165000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    367703283                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     17361055                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    296837065                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        681901403                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    367703283                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     17361055                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    296837065                       # number of overall hits
system.cpu.dcache.overall_hits::total       681901403                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       306953                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        17323                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     34746426                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       35070702                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       306953                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        17323                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     34746426                       # number of overall misses
system.cpu.dcache.overall_misses::total      35070702                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    898112500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 489176934726                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 490075047226                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    898112500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 489176934726                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 490075047226                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    368010236                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     17378378                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    331583491                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    716972105                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    368010236                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     17378378                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    331583491                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    716972105                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000834                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.000997                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.104789                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048915                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000834                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.000997                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.104789                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048915                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 51845.090342                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 14078.482050                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13973.916097                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 51845.090342                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 14078.482050                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13973.916097                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       814753                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           90                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             63001                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.932382                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           90                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2567279                       # number of writebacks
system.cpu.dcache.writebacks::total           2567279                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data     26054761                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     26054761                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data     26054761                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     26054761                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        17323                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      8691665                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8708988                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        17323                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      8691665                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8708988                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    880789500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 149811883226                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 150692672726                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    880789500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 149811883226                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 150692672726                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.000997                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.026213                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012147                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.000997                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.026213                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012147                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 50845.090342                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 17236.269832                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17303.120951                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 50845.090342                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 17236.269832                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17303.120951                       # average overall mshr miss latency
system.cpu.dcache.replacements                9014977                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    230950115                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11296058                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    208489285                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       450735458                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       133152                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         5672                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     33818027                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      33956851                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data     73744500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 434493396500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 434567141000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    231083267                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11301730                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    242307312                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    484692309                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000576                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000502                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.139567                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.070059                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 13001.498590                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 12847.981832                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12797.627819                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data     26046318                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     26046318                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         5672                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      7771709                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7777381                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data     68072500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  96146689000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  96214761500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000502                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.032074                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016046                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 12001.498590                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 12371.370184                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12371.100439                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    136753168                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      6064997                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     88347780                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      231165945                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       173801                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        11651                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       928399                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1113851                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    824368000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  54683538226                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  55507906226                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    136926969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      6076648                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     89276179                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    232279796                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001269                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.001917                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.010399                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004795                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 70755.128315                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 58900.901688                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49834.229377                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         8443                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         8443                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        11651                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       919956                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       931607                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    812717000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  53665194226                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  54477911226                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.001917                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.010305                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004011                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 69755.128315                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 58334.522766                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58477.352817                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1645064165000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.992381                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           690917370                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           9015489                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.636705                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   365.212394                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    26.088374                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   120.691613                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.713305                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.050954                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.235726                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          257                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          127                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1442959699                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1442959699                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1645064165000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1168016824500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 477047340500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
