# MasterThesis
VHDL implementation of a customizable CNN
Open final_project with Vivado as a new Project to use

- [x] Synthesis : Pass
- [x] Implementation : Pass
- [ ] Bitstream : Need custom constrains per Board
