##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
		5.3::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 6
Clock: CyBUS_CLK      | Frequency: 38.23 MHz  | Target: 24.00 MHz  | 
Clock: CyILO          | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO          | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK   | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT      | N/A                   | Target: 24.00 MHz  | 
Clock: UART_IntClock  | Frequency: 46.86 MHz  | Target: 0.46 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK      CyBUS_CLK      41666.7          15508       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      UART_IntClock  41666.7          24524       N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock  UART_IntClock  2.16667e+006     2145326     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name             Setup to Clk  Clock Name:Phase  
--------------------  ------------  ----------------  
DecoderPinA_1(0)_PAD  17810         CyBUS_CLK:R       
DecoderPinA_2(0)_PAD  14149         CyBUS_CLK:R       
DecoderPinB_1(0)_PAD  17486         CyBUS_CLK:R       
DecoderPinB_2(0)_PAD  15745         CyBUS_CLK:R       


                       3.2::Clock to Out
                       -----------------

Port Name           Clock to Out  Clock Name:Phase  
------------------  ------------  ----------------  
PWM_motor_1(0)_PAD  23159         CyBUS_CLK:R       
PWM_motor_2(0)_PAD  22525         CyBUS_CLK:R       
Tx_2(0)_PAD         31435         UART_IntClock:R   


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 38.23 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 15508p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21929
-------------------------------------   ----- 
End-of-path arrival time (ps)           21929
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   4279  10199  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   5130  15329  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  15329  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3300  18629  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  18629  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell3   3300  21929  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell4      0  21929  15508  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/clock                      datapathcell4       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 46.86 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2145326p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15151
-------------------------------------   ----- 
End-of-path arrival time (ps)           15151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell77      1250   1250  2145326  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell19      8251   9501  2145326  RISE       1
\UART:BUART:counter_load_not\/q                macrocell19      3350  12851  2145326  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell14   2300  15151  2145326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell14      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 15508p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21929
-------------------------------------   ----- 
End-of-path arrival time (ps)           21929
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   4279  10199  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   5130  15329  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  15329  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3300  18629  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  18629  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell3   3300  21929  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell4      0  21929  15508  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/clock                      datapathcell4       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
***************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24524p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13672
-------------------------------------   ----- 
End-of-path arrival time (ps)           13672
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell10            0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_2(0)/fb                              iocell10         2009   2009  24524  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell23      5993   8002  24524  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell23      3350  11352  24524  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell15   2320  13672  24524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell15      0      0  RISE       1


5.3::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2145326p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15151
-------------------------------------   ----- 
End-of-path arrival time (ps)           15151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell77      1250   1250  2145326  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell19      8251   9501  2145326  RISE       1
\UART:BUART:counter_load_not\/q                macrocell19      3350  12851  2145326  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell14   2300  15151  2145326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell14      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 15508p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21929
-------------------------------------   ----- 
End-of-path arrival time (ps)           21929
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   4279  10199  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   5130  15329  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  15329  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3300  18629  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  18629  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell3   3300  21929  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell4      0  21929  15508  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/clock                      datapathcell4       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 18183p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19253
-------------------------------------   ----- 
End-of-path arrival time (ps)           19253
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell9       0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell9     760    760  18183  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell10      0    760  18183  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell10   2740   3500  18183  RISE       1
\QuadDec_2:Cnt16:CounterUDB:reload\/main_1                macrocell10      4659   8159  18183  RISE       1
\QuadDec_2:Cnt16:CounterUDB:reload\/q                     macrocell10      3350  11509  18183  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell9    2614  14123  18183  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell9    5130  19253  18183  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell10      0  19253  18183  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock        datapathcell10      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 18808p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18629
-------------------------------------   ----- 
End-of-path arrival time (ps)           18629
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   4279  10199  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   5130  15329  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  15329  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3300  18629  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  18629  18808  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/clock                      datapathcell3       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 18921p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18515
-------------------------------------   ----- 
End-of-path arrival time (ps)           18515
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell7       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell7    760    760  18921  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell8      0    760  18921  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell8   2740   3500  18921  RISE       1
\QuadDec_1:Cnt16:CounterUDB:reload\/main_1                macrocell3      3762   7262  18921  RISE       1
\QuadDec_1:Cnt16:CounterUDB:reload\/q                     macrocell3      3350  10612  18921  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell7   2773  13385  18921  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell7   5130  18515  18921  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell8      0  18515  18921  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock        datapathcell8       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_2:Net_1251\/main_7
Capture Clock  : \QuadDec_2:Net_1251\/clock_0
Path slack     : 20043p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18114
-------------------------------------   ----- 
End-of-path arrival time (ps)           18114
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_A_filt\/clock_0                    macrocell65         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_2:bQuadDec:quad_A_filt\/q  macrocell65   1250   1250  20043  RISE       1
\QuadDec_2:Net_1251_split\/main_2   macrocell62  11223  12473  20043  RISE       1
\QuadDec_2:Net_1251_split\/q        macrocell62   3350  15823  20043  RISE       1
\QuadDec_2:Net_1251\/main_7         macrocell57   2291  18114  20043  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1251\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 21482p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14125
-------------------------------------   ----- 
End-of-path arrival time (ps)           14125
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell9       0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell9     760    760  18183  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell10      0    760  18183  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell10   2740   3500  18183  RISE       1
\QuadDec_2:Cnt16:CounterUDB:reload\/main_1                macrocell10      4659   8159  18183  RISE       1
\QuadDec_2:Cnt16:CounterUDB:reload\/q                     macrocell10      3350  11509  18183  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell10   2616  14125  21482  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock        datapathcell10      0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 21483p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14123
-------------------------------------   ----- 
End-of-path arrival time (ps)           14123
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell9       0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell9     760    760  18183  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell10      0    760  18183  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell10   2740   3500  18183  RISE       1
\QuadDec_2:Cnt16:CounterUDB:reload\/main_1                macrocell10      4659   8159  18183  RISE       1
\QuadDec_2:Cnt16:CounterUDB:reload\/q                     macrocell10      3350  11509  18183  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell9    2614  14123  21483  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell9       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 22108p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15329
-------------------------------------   ----- 
End-of-path arrival time (ps)           15329
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   4279  10199  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   5130  15329  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  15329  22108  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/clock                      datapathcell2       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 22200p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13407
-------------------------------------   ----- 
End-of-path arrival time (ps)           13407
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell7       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell7    760    760  18921  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell8      0    760  18921  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell8   2740   3500  18921  RISE       1
\QuadDec_1:Cnt16:CounterUDB:reload\/main_1                macrocell3      3762   7262  18921  RISE       1
\QuadDec_1:Cnt16:CounterUDB:reload\/q                     macrocell3      3350  10612  18921  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell8   2794  13407  22200  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock        datapathcell8       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 22221p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13385
-------------------------------------   ----- 
End-of-path arrival time (ps)           13385
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell7       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell7    760    760  18921  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell8      0    760  18921  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell8   2740   3500  18921  RISE       1
\QuadDec_1:Cnt16:CounterUDB:reload\/main_1                macrocell3      3762   7262  18921  RISE       1
\QuadDec_1:Cnt16:CounterUDB:reload\/q                     macrocell3      3350  10612  18921  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell7   2773  13385  22221  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell7       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:error\/q
Path End       : \QuadDec_1:Net_1251\/main_7
Capture Clock  : \QuadDec_1:Net_1251\/clock_0
Path slack     : 23768p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14389
-------------------------------------   ----- 
End-of-path arrival time (ps)           14389
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:error\/q       macrocell54   1250   1250  23768  RISE       1
\QuadDec_1:Net_1251_split\/main_4  macrocell48   7501   8751  23768  RISE       1
\QuadDec_1:Net_1251_split\/q       macrocell48   3350  12101  23768  RISE       1
\QuadDec_1:Net_1251\/main_7        macrocell43   2288  14389  23768  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                                macrocell43         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1203\/q
Path End       : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 24237p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11369
-------------------------------------   ----- 
End-of-path arrival time (ps)           11369
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                                macrocell50         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1203\/q                                    macrocell50     1250   1250  20945  RISE       1
\QuadDec_1:Cnt16:CounterUDB:count_enable\/main_2          macrocell7      2780   4030  20945  RISE       1
\QuadDec_1:Cnt16:CounterUDB:count_enable\/q               macrocell7      3350   7380  20945  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell8   3990  11369  24237  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock        datapathcell8       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1203\/q
Path End       : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 24245p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11362
-------------------------------------   ----- 
End-of-path arrival time (ps)           11362
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                                macrocell50         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1203\/q                                    macrocell50     1250   1250  20945  RISE       1
\QuadDec_1:Cnt16:CounterUDB:count_enable\/main_2          macrocell7      2780   4030  20945  RISE       1
\QuadDec_1:Cnt16:CounterUDB:count_enable\/q               macrocell7      3350   7380  20945  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell7   3982  11362  24245  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell7       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24524p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13672
-------------------------------------   ----- 
End-of-path arrival time (ps)           13672
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell10            0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_2(0)/fb                              iocell10         2009   2009  24524  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell23      5993   8002  24524  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell23      3350  11352  24524  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell15   2320  13672  24524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell15      0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_2:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_2:bQuadDec:state_1\/clock_0
Path slack     : 24669p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13488
-------------------------------------   ----- 
End-of-path arrival time (ps)           13488
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_A_filt\/clock_0                    macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_2:bQuadDec:quad_A_filt\/q   macrocell65   1250   1250  20043  RISE       1
\QuadDec_2:bQuadDec:state_1\/main_1  macrocell69  12238  13488  24669  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_1\/clock_0                        macrocell69         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:runmode_enable\/q
Path End       : \PWM_2:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 24875p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12561
-------------------------------------   ----- 
End-of-path arrival time (ps)           12561
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:runmode_enable\/clock_0                       macrocell71         0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_2:PWMUDB:runmode_enable\/q         macrocell71      1250   1250  24875  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell11   6181   7431  24875  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell11   5130  12561  24875  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell12      0  12561  24875  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell12      0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Net_1203\/q
Path End       : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 25001p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10605
-------------------------------------   ----- 
End-of-path arrival time (ps)           10605
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1203\/clock_0                                macrocell64         0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_2:Net_1203\/q                                    macrocell64      1250   1250  21715  RISE       1
\QuadDec_2:Cnt16:CounterUDB:count_enable\/main_2          macrocell14      3221   4471  21715  RISE       1
\QuadDec_2:Cnt16:CounterUDB:count_enable\/q               macrocell14      3350   7821  21715  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell10   2785  10605  25001  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock        datapathcell10      0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Net_1203\/q
Path End       : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 25015p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10591
-------------------------------------   ----- 
End-of-path arrival time (ps)           10591
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1203\/clock_0                                macrocell64         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_2:Net_1203\/q                                    macrocell64     1250   1250  21715  RISE       1
\QuadDec_2:Cnt16:CounterUDB:count_enable\/main_2          macrocell14     3221   4471  21715  RISE       1
\QuadDec_2:Cnt16:CounterUDB:count_enable\/q               macrocell14     3350   7821  21715  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell9   2770  10591  25015  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell9       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_2:Net_1251\/main_2
Capture Clock  : \QuadDec_2:Net_1251\/clock_0
Path slack     : 25224p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12932
-------------------------------------   ----- 
End-of-path arrival time (ps)           12932
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_A_filt\/clock_0                    macrocell65         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_2:bQuadDec:quad_A_filt\/q  macrocell65   1250   1250  20043  RISE       1
\QuadDec_2:Net_1251\/main_2         macrocell57  11682  12932  25224  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1251\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 25404p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10203
-------------------------------------   ----- 
End-of-path arrival time (ps)           10203
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell2   4283  10203  25404  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/clock                      datapathcell2       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 25408p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10199
-------------------------------------   ----- 
End-of-path arrival time (ps)           10199
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   4279  10199  25408  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 25722p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11714
-------------------------------------   ----- 
End-of-path arrival time (ps)           11714
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  25722  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  25722  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  25722  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   3084   6584  25722  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell5   5130  11714  25722  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell6      0  11714  25722  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell6       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_2:Net_1251\/main_3
Capture Clock  : \QuadDec_2:Net_1251\/clock_0
Path slack     : 26077p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12080
-------------------------------------   ----- 
End-of-path arrival time (ps)           12080
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_B_filt\/clock_0                    macrocell66         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_2:bQuadDec:quad_B_filt\/q  macrocell66   1250   1250  20455  RISE       1
\QuadDec_2:Net_1251\/main_3         macrocell57  10830  12080  26077  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1251\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_2:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_2:bQuadDec:state_1\/clock_0
Path slack     : 26091p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12066
-------------------------------------   ----- 
End-of-path arrival time (ps)           12066
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_B_filt\/clock_0                    macrocell66         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_2:bQuadDec:quad_B_filt\/q   macrocell66   1250   1250  20455  RISE       1
\QuadDec_2:bQuadDec:state_1\/main_2  macrocell69  10816  12066  26091  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_1\/clock_0                        macrocell69         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_2:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_2:bQuadDec:error\/clock_0
Path slack     : 26257p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11900
-------------------------------------   ----- 
End-of-path arrival time (ps)           11900
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_A_filt\/clock_0                    macrocell65         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_2:bQuadDec:quad_A_filt\/q  macrocell65   1250   1250  20043  RISE       1
\QuadDec_2:bQuadDec:error\/main_1   macrocell68  10650  11900  26257  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:error\/clock_0                          macrocell68         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 26625p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8982
-------------------------------------   ---- 
End-of-path arrival time (ps)           8982
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell3   3062   8982  26625  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/clock                      datapathcell3       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 26627p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14539
-------------------------------------   ----- 
End-of-path arrival time (ps)           14539
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell1    760    760  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell2      0    760  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell2   1210   1970  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell3      0   1970  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell3   1210   3180  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell4      0   3180  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell4   2740   5920  15508  RISE       1
\Timer:TimerUDB:status_tc\/main_1         macrocell1      2946   8866  26627  RISE       1
\Timer:TimerUDB:status_tc\/q              macrocell1      3350  12216  26627  RISE       1
\Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell1    2323  14539  26627  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:rstSts:stsreg\/clock                        statusicell1        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 26628p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8978
-------------------------------------   ---- 
End-of-path arrival time (ps)           8978
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell4   3058   8978  26628  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/clock                      datapathcell4       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_2:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_2:bQuadDec:error\/clock_0
Path slack     : 27312p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10845
-------------------------------------   ----- 
End-of-path arrival time (ps)           10845
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_B_filt\/clock_0                    macrocell66         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_2:bQuadDec:quad_B_filt\/q  macrocell66   1250   1250  20455  RISE       1
\QuadDec_2:bQuadDec:error\/main_2   macrocell68   9595  10845  27312  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:error\/clock_0                          macrocell68         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 27351p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13815
-------------------------------------   ----- 
End-of-path arrival time (ps)           13815
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell9       0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell9     760    760  18183  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell10      0    760  18183  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell10   2740   3500  18183  RISE       1
\QuadDec_2:Cnt16:CounterUDB:status_3\/main_0            macrocell13      4659   8159  27351  RISE       1
\QuadDec_2:Cnt16:CounterUDB:status_3\/q                 macrocell13      3350  11509  27351  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell5     2306  13815  27351  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock           statusicell5        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:runmode_enable\/q
Path End       : \PWM_2:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 27617p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7990
-------------------------------------   ---- 
End-of-path arrival time (ps)           7990
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:runmode_enable\/clock_0                       macrocell71         0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_2:PWMUDB:runmode_enable\/q         macrocell71      1250   1250  24875  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell12   6740   7990  27617  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell12      0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:error\/q
Path End       : \QuadDec_1:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_1:bQuadDec:state_1\/clock_0
Path slack     : 27773p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10384
-------------------------------------   ----- 
End-of-path arrival time (ps)           10384
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:error\/q         macrocell54   1250   1250  23768  RISE       1
\QuadDec_1:bQuadDec:state_1\/main_3  macrocell55   9134  10384  27773  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:error\/q
Path End       : \QuadDec_1:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_1:bQuadDec:state_0\/clock_0
Path slack     : 27785p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10372
-------------------------------------   ----- 
End-of-path arrival time (ps)           10372
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:error\/q         macrocell54   1250   1250  23768  RISE       1
\QuadDec_1:bQuadDec:state_0\/main_3  macrocell56   9122  10372  27785  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 27803p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13364
-------------------------------------   ----- 
End-of-path arrival time (ps)           13364
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell9       0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell9     670    670  20354  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell10      0    670  20354  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell10   2720   3390  20354  RISE       1
\QuadDec_2:Cnt16:CounterUDB:status_2\/main_0            macrocell12      3695   7085  27803  RISE       1
\QuadDec_2:Cnt16:CounterUDB:status_2\/q                 macrocell12      3350  10435  27803  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell5     2929  13364  27803  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock           statusicell5        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 27826p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13340
-------------------------------------   ----- 
End-of-path arrival time (ps)           13340
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell7       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell7    760    760  18921  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell8      0    760  18921  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell8   2740   3500  18921  RISE       1
\QuadDec_1:Cnt16:CounterUDB:status_3\/main_0            macrocell6      4173   7673  27826  RISE       1
\QuadDec_1:Cnt16:CounterUDB:status_3\/q                 macrocell6      3350  11023  27826  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell3    2317  13340  27826  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock           statusicell3        0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : Net_629/main_1
Capture Clock  : Net_629/clock_0
Path slack     : 27937p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10219
-------------------------------------   ----- 
End-of-path arrival time (ps)           10219
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell1    760    760  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell2      0    760  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell2   1210   1970  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell3      0   1970  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell3   1210   3180  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell4      0   3180  15508  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell4   2740   5920  15508  RISE       1
Net_629/main_1                            macrocell38     4299  10219  27937  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_629/clock_0                                             macrocell38         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Net_1251\/q
Path End       : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 28003p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7603
-------------------------------------   ---- 
End-of-path arrival time (ps)           7603
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1251\/clock_0                                macrocell57         0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_2:Net_1251\/q                                    macrocell57      1250   1250  25266  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell10   6353   7603  28003  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock        datapathcell10      0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:runmode_enable\/q
Path End       : \PWM_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_2:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 28175p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7431
-------------------------------------   ---- 
End-of-path arrival time (ps)           7431
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:runmode_enable\/clock_0                       macrocell71         0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_2:PWMUDB:runmode_enable\/q         macrocell71      1250   1250  24875  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell11   6181   7431  28175  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell11      0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:runmode_enable\/q
Path End       : \PWM_2:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 28537p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12630
-------------------------------------   ----- 
End-of-path arrival time (ps)           12630
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:runmode_enable\/clock_0                       macrocell71         0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_2:PWMUDB:runmode_enable\/q         macrocell71    1250   1250  24875  RISE       1
\PWM_2:PWMUDB:status_2\/main_0          macrocell17    5710   6960  28537  RISE       1
\PWM_2:PWMUDB:status_2\/q               macrocell17    3350  10310  28537  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/status_2  statusicell7   2320  12630  28537  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/clock                         statusicell7        0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Net_1251\/q
Path End       : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 28566p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7041
-------------------------------------   ---- 
End-of-path arrival time (ps)           7041
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1251\/clock_0                                macrocell57         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_2:Net_1251\/q                                    macrocell57     1250   1250  25266  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell9   5791   7041  28566  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell9       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Cnt16:CounterUDB:prevCompare\/q
Path End       : \QuadDec_2:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_2:bQuadDec:Stsreg\/clock
Path slack     : 28829p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12338
-------------------------------------   ----- 
End-of-path arrival time (ps)           12338
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:prevCompare\/clock_0            macrocell61         0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_2:Cnt16:CounterUDB:prevCompare\/q  macrocell61    1250   1250  28829  RISE       1
\QuadDec_2:Net_530\/main_2                  macrocell15    5426   6676  28829  RISE       1
\QuadDec_2:Net_530\/q                       macrocell15    3350  10026  28829  RISE       1
\QuadDec_2:bQuadDec:Stsreg\/status_0        statusicell6   2312  12338  28829  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:Stsreg\/clock                           statusicell6        0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:error\/q
Path End       : \QuadDec_1:Net_1251\/main_4
Capture Clock  : \QuadDec_1:Net_1251\/clock_0
Path slack     : 28852p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9304
-------------------------------------   ---- 
End-of-path arrival time (ps)           9304
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:error\/q  macrocell54   1250   1250  23768  RISE       1
\QuadDec_1:Net_1251\/main_4   macrocell43   8054   9304  28852  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                                macrocell43         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 28863p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12304
-------------------------------------   ----- 
End-of-path arrival time (ps)           12304
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell7       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell7    670    670  19538  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell8      0    670  19538  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell8   2720   3390  19538  RISE       1
\QuadDec_1:Cnt16:CounterUDB:status_2\/main_0            macrocell5      3252   6642  28863  RISE       1
\QuadDec_1:Cnt16:CounterUDB:status_2\/q                 macrocell5      3350   9992  28863  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell3    2312  12304  28863  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock           statusicell3        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:error\/q
Path End       : \QuadDec_1:Net_1203\/main_4
Capture Clock  : \QuadDec_1:Net_1203\/clock_0
Path slack     : 28871p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9285
-------------------------------------   ---- 
End-of-path arrival time (ps)           9285
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:error\/q  macrocell54   1250   1250  23768  RISE       1
\QuadDec_1:Net_1203\/main_4   macrocell50   8035   9285  28871  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                                macrocell50         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 28905p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12262
-------------------------------------   ----- 
End-of-path arrival time (ps)           12262
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  25722  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  25722  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  25722  RISE       1
\PWM_1:PWMUDB:status_2\/main_1          macrocell2      3099   6599  28905  RISE       1
\PWM_1:PWMUDB:status_2\/q               macrocell2      3350   9949  28905  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_2  statusicell2    2313  12262  28905  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                         statusicell2        0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_2:Net_1203\/main_3
Capture Clock  : \QuadDec_2:Net_1203\/clock_0
Path slack     : 28982p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9175
-------------------------------------   ---- 
End-of-path arrival time (ps)           9175
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_B_filt\/clock_0                    macrocell66         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_2:bQuadDec:quad_B_filt\/q  macrocell66   1250   1250  20455  RISE       1
\QuadDec_2:Net_1203\/main_3         macrocell64   7925   9175  28982  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1203\/clock_0                                macrocell64         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_2:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_2:bQuadDec:state_0\/clock_0
Path slack     : 28995p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9161
-------------------------------------   ---- 
End-of-path arrival time (ps)           9161
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_B_filt\/clock_0                    macrocell66         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_2:bQuadDec:quad_B_filt\/q   macrocell66   1250   1250  20455  RISE       1
\QuadDec_2:bQuadDec:state_0\/main_2  macrocell70   7911   9161  28995  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_0\/clock_0                        macrocell70         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_2:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 29017p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6590
-------------------------------------   ---- 
End-of-path arrival time (ps)           6590
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell11      0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell11    760    760  25718  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell12      0    760  25718  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell12   2740   3500  25718  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell12   3090   6590  29017  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell12      0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_2:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 29018p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6589
-------------------------------------   ---- 
End-of-path arrival time (ps)           6589
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell11      0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell11    760    760  25718  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell12      0    760  25718  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell12   2740   3500  25718  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell11   3089   6589  29018  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell11      0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 29022p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6584
-------------------------------------   ---- 
End-of-path arrival time (ps)           6584
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  25722  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  25722  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  25722  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   3084   6584  29022  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 29080p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12087
-------------------------------------   ----- 
End-of-path arrival time (ps)           12087
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell9       0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell9    1370   1370  29080  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell10      0   1370  29080  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell10   2260   3630  29080  RISE       1
\QuadDec_2:Cnt16:CounterUDB:status_0\/main_0             macrocell11      2783   6413  29080  RISE       1
\QuadDec_2:Cnt16:CounterUDB:status_0\/q                  macrocell11      3350   9763  29080  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell5     2324  12087  29080  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock           statusicell5        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 29183p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6424
-------------------------------------   ---- 
End-of-path arrival time (ps)           6424
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  25722  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  25722  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  25722  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell6   2924   6424  29183  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell6       0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 29273p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11894
-------------------------------------   ----- 
End-of-path arrival time (ps)           11894
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell7       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell7   1370   1370  29273  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell8      0   1370  29273  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell8   2260   3630  29273  RISE       1
\QuadDec_1:Cnt16:CounterUDB:status_0\/main_0             macrocell4      2603   6233  29273  RISE       1
\QuadDec_1:Cnt16:CounterUDB:status_0\/q                  macrocell4      3350   9583  29273  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell3    2311  11894  29273  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock           statusicell3        0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Cnt16:CounterUDB:prevCompare\/q
Path End       : \QuadDec_2:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_2:bQuadDec:Stsreg\/clock
Path slack     : 29403p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11764
-------------------------------------   ----- 
End-of-path arrival time (ps)           11764
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:prevCompare\/clock_0            macrocell61         0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_2:Cnt16:CounterUDB:prevCompare\/q  macrocell61    1250   1250  28829  RISE       1
\QuadDec_2:Net_611\/main_2                  macrocell16    4865   6115  29403  RISE       1
\QuadDec_2:Net_611\/q                       macrocell16    3350   9465  29403  RISE       1
\QuadDec_2:bQuadDec:Stsreg\/status_1        statusicell6   2299  11764  29403  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:Stsreg\/clock                           statusicell6        0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1251\/q
Path End       : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 29415p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6191
-------------------------------------   ---- 
End-of-path arrival time (ps)           6191
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                                macrocell43         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1251\/q                                    macrocell43     1250   1250  26115  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell7   4941   6191  29415  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell7       0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1251\/q
Path End       : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 29418p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6189
-------------------------------------   ---- 
End-of-path arrival time (ps)           6189
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                                macrocell43         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1251\/q                                    macrocell43     1250   1250  26115  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell8   4939   6189  29418  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock        datapathcell8       0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_2:Net_1203\/main_2
Capture Clock  : \QuadDec_2:Net_1203\/clock_0
Path slack     : 29434p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8723
-------------------------------------   ---- 
End-of-path arrival time (ps)           8723
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_A_filt\/clock_0                    macrocell65         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_2:bQuadDec:quad_A_filt\/q  macrocell65   1250   1250  20043  RISE       1
\QuadDec_2:Net_1203\/main_2         macrocell64   7473   8723  29434  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1203\/clock_0                                macrocell64         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_2:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_2:bQuadDec:state_0\/clock_0
Path slack     : 29450p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8706
-------------------------------------   ---- 
End-of-path arrival time (ps)           8706
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_A_filt\/clock_0                    macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_2:bQuadDec:quad_A_filt\/q   macrocell65   1250   1250  20043  RISE       1
\QuadDec_2:bQuadDec:state_0\/main_1  macrocell70   7456   8706  29450  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_0\/clock_0                        macrocell70         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_1:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 29752p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8405
-------------------------------------   ---- 
End-of-path arrival time (ps)           8405
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_0\/clock_0               macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_B_delayed_0\/q  macrocell29   1250   1250  29752  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/main_0  macrocell52   7155   8405  29752  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                    macrocell52         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_1:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 29754p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8403
-------------------------------------   ---- 
End-of-path arrival time (ps)           8403
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_0\/clock_0               macrocell29         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_B_delayed_0\/q       macrocell29   1250   1250  29752  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_1\/main_0  macrocell30   7153   8403  29754  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_1\/clock_0               macrocell30         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 29984p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8173
-------------------------------------   ---- 
End-of-path arrival time (ps)           8173
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell9       0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell9     760    760  18183  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell10      0    760  18183  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell10   2740   3500  18183  RISE       1
\QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell59      4673   8173  29984  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\/clock_0        macrocell59         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_2:Net_1275\/main_0
Capture Clock  : \QuadDec_2:Net_1275\/clock_0
Path slack     : 29984p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8173
-------------------------------------   ---- 
End-of-path arrival time (ps)           8173
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell9       0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell9     760    760  18183  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell10      0    760  18183  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell10   2740   3500  18183  RISE       1
\QuadDec_2:Net_1275\/main_0                             macrocell60      4673   8173  29984  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1275\/clock_0                                macrocell60         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 30081p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8075
-------------------------------------   ---- 
End-of-path arrival time (ps)           8075
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell7       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell7    760    760  18921  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell8      0    760  18921  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell8   2740   3500  18921  RISE       1
\QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell45     4575   8075  30081  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\/clock_0        macrocell45         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART:BUART:rx_state_2\/main_8
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 30154p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8002
-------------------------------------   ---- 
End-of-path arrival time (ps)           8002
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell10            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                      iocell10      2009   2009  24524  RISE       1
\UART:BUART:rx_state_2\/main_8  macrocell84   5993   8002  30154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART:BUART:rx_last\/main_0
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 30154p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8002
-------------------------------------   ---- 
End-of-path arrival time (ps)           8002
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell10            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                   iocell10      2009   2009  24524  RISE       1
\UART:BUART:rx_last\/main_0  macrocell90   5993   8002  30154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell90         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 30322p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5285
-------------------------------------   ---- 
End-of-path arrival time (ps)           5285
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock             controlcell1        0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  21642  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell4   4075   5285  30322  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/clock                      datapathcell4       0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 30324p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5283
-------------------------------------   ---- 
End-of-path arrival time (ps)           5283
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock             controlcell1        0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  21642  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell3   4073   5283  30324  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/clock                      datapathcell3       0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_1:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_1:bQuadDec:error\/clock_0
Path slack     : 30340p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7817
-------------------------------------   ---- 
End-of-path arrival time (ps)           7817
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                    macrocell51         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_A_filt\/q  macrocell51   1250   1250  26342  RISE       1
\QuadDec_1:bQuadDec:error\/main_1   macrocell54   6567   7817  30340  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1251\/q
Path End       : \QuadDec_1:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_1:bQuadDec:Stsreg\/clock
Path slack     : 30395p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10772
-------------------------------------   ----- 
End-of-path arrival time (ps)           10772
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                                macrocell43         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1251\/q                macrocell43    1250   1250  26115  RISE       1
\QuadDec_1:Net_530\/main_1            macrocell8     3849   5099  30395  RISE       1
\QuadDec_1:Net_530\/q                 macrocell8     3350   8449  30395  RISE       1
\QuadDec_1:bQuadDec:Stsreg\/status_0  statusicell4   2323  10772  30395  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:Stsreg\/clock                           statusicell4        0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1251\/q
Path End       : \QuadDec_1:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_1:bQuadDec:Stsreg\/clock
Path slack     : 30415p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10752
-------------------------------------   ----- 
End-of-path arrival time (ps)           10752
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                                macrocell43         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1251\/q                macrocell43    1250   1250  26115  RISE       1
\QuadDec_1:Net_611\/main_1            macrocell9     3829   5079  30415  RISE       1
\QuadDec_1:Net_611\/q                 macrocell9     3350   8429  30415  RISE       1
\QuadDec_1:bQuadDec:Stsreg\/status_1  statusicell4   2323  10752  30415  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:Stsreg\/clock                           statusicell4        0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_670/main_1
Capture Clock  : Net_670/clock_0
Path slack     : 30416p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7741
-------------------------------------   ---- 
End-of-path arrival time (ps)           7741
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell11      0      0  RISE       1

Data path
pin name                               model name      delay     AT  slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell11   1520   1520  30416  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell12      0   1520  30416  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell12   2230   3750  30416  RISE       1
Net_670/main_1                         macrocell74      3991   7741  30416  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_670/clock_0                                             macrocell74         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:state_1\/q
Path End       : \QuadDec_2:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_2:bQuadDec:state_0\/clock_0
Path slack     : 30480p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7677
-------------------------------------   ---- 
End-of-path arrival time (ps)           7677
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_1\/clock_0                        macrocell69         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_2:bQuadDec:state_1\/q       macrocell69   1250   1250  27375  RISE       1
\QuadDec_2:bQuadDec:state_0\/main_4  macrocell70   6427   7677  30480  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_0\/clock_0                        macrocell70         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:state_1\/q
Path End       : \QuadDec_2:Net_1203\/main_5
Capture Clock  : \QuadDec_2:Net_1203\/clock_0
Path slack     : 30493p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7663
-------------------------------------   ---- 
End-of-path arrival time (ps)           7663
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_1\/clock_0                        macrocell69         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_2:bQuadDec:state_1\/q  macrocell69   1250   1250  27375  RISE       1
\QuadDec_2:Net_1203\/main_5     macrocell64   6413   7663  30493  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1203\/clock_0                                macrocell64         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_1\/q
Path End       : \QuadDec_1:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_1:bQuadDec:error\/clock_0
Path slack     : 30690p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7467
-------------------------------------   ---- 
End-of-path arrival time (ps)           7467
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_1\/q     macrocell55   1250   1250  26527  RISE       1
\QuadDec_1:bQuadDec:error\/main_4  macrocell54   6217   7467  30690  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Net_1260\/q
Path End       : \QuadDec_2:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_2:bQuadDec:state_1\/clock_0
Path slack     : 30775p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7382
-------------------------------------   ---- 
End-of-path arrival time (ps)           7382
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1260\/clock_0                                macrocell67         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_2:Net_1260\/q               macrocell67   1250   1250  22152  RISE       1
\QuadDec_2:bQuadDec:state_1\/main_0  macrocell69   6132   7382  30775  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_1\/clock_0                        macrocell69         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_1:Net_1275\/main_0
Capture Clock  : \QuadDec_1:Net_1275\/clock_0
Path slack     : 30903p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7254
-------------------------------------   ---- 
End-of-path arrival time (ps)           7254
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell7       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell7    760    760  18921  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell8      0    760  18921  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell8   2740   3500  18921  RISE       1
\QuadDec_1:Net_1275\/main_0                             macrocell46     3754   7254  30903  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1275\/clock_0                                macrocell46         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_1:Net_1251\/main_3
Capture Clock  : \QuadDec_1:Net_1251\/clock_0
Path slack     : 30932p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7225
-------------------------------------   ---- 
End-of-path arrival time (ps)           7225
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                    macrocell52         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_B_filt\/q  macrocell52   1250   1250  25871  RISE       1
\QuadDec_1:Net_1251\/main_3         macrocell43   5975   7225  30932  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                                macrocell43         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_1:Net_1203\/main_3
Capture Clock  : \QuadDec_1:Net_1203\/clock_0
Path slack     : 30945p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7212
-------------------------------------   ---- 
End-of-path arrival time (ps)           7212
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                    macrocell52         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_B_filt\/q  macrocell52   1250   1250  25871  RISE       1
\QuadDec_1:Net_1203\/main_3         macrocell50   5962   7212  30945  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                                macrocell50         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:error\/q
Path End       : \QuadDec_2:Net_1251\/main_4
Capture Clock  : \QuadDec_2:Net_1251\/clock_0
Path slack     : 30973p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7183
-------------------------------------   ---- 
End-of-path arrival time (ps)           7183
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:error\/clock_0                          macrocell68         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_2:bQuadDec:error\/q  macrocell68   1250   1250  26751  RISE       1
\QuadDec_2:Net_1251\/main_4   macrocell57   5933   7183  30973  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1251\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART:BUART:rx_state_0\/main_9
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 31018p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7139
-------------------------------------   ---- 
End-of-path arrival time (ps)           7139
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell10            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                      iocell10      2009   2009  24524  RISE       1
\UART:BUART:rx_state_0\/main_9  macrocell81   5130   7139  31018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART:BUART:rx_status_3\/main_6
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 31018p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7139
-------------------------------------   ---- 
End-of-path arrival time (ps)           7139
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell10            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                       iocell10      2009   2009  24524  RISE       1
\UART:BUART:rx_status_3\/main_6  macrocell89   5130   7139  31018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell89         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART:BUART:pollcount_1\/main_3
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 31018p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7139
-------------------------------------   ---- 
End-of-path arrival time (ps)           7139
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell10            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                       iocell10      2009   2009  24524  RISE       1
\UART:BUART:pollcount_1\/main_3  macrocell87   5130   7139  31018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART:BUART:pollcount_0\/main_2
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 31018p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7139
-------------------------------------   ---- 
End-of-path arrival time (ps)           7139
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell10            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                       iocell10      2009   2009  24524  RISE       1
\UART:BUART:pollcount_0\/main_2  macrocell88   5130   7139  31018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell88         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 31070p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7087
-------------------------------------   ---- 
End-of-path arrival time (ps)           7087
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell9       0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell9     670    670  20354  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell10      0    670  20354  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell10   2720   3390  20354  RISE       1
\QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell58      3697   7087  31070  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\/clock_0         macrocell58         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Net_1260\/q
Path End       : \QuadDec_2:Net_1251\/main_1
Capture Clock  : \QuadDec_2:Net_1251\/clock_0
Path slack     : 31185p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6972
-------------------------------------   ---- 
End-of-path arrival time (ps)           6972
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1260\/clock_0                                macrocell67         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_2:Net_1260\/q       macrocell67   1250   1250  22152  RISE       1
\QuadDec_2:Net_1251\/main_1  macrocell57   5722   6972  31185  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1251\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_1:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_1:bQuadDec:state_1\/clock_0
Path slack     : 31224p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6933
-------------------------------------   ---- 
End-of-path arrival time (ps)           6933
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                    macrocell52         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_B_filt\/q   macrocell52   1250   1250  25871  RISE       1
\QuadDec_1:bQuadDec:state_1\/main_2  macrocell55   5683   6933  31224  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_1:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_1:bQuadDec:state_0\/clock_0
Path slack     : 31236p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6920
-------------------------------------   ---- 
End-of-path arrival time (ps)           6920
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                    macrocell52         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_B_filt\/q   macrocell52   1250   1250  25871  RISE       1
\QuadDec_1:bQuadDec:state_0\/main_2  macrocell56   5670   6920  31236  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:state_0\/q
Path End       : \QuadDec_2:Net_1251\/main_6
Capture Clock  : \QuadDec_2:Net_1251\/clock_0
Path slack     : 31255p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6902
-------------------------------------   ---- 
End-of-path arrival time (ps)           6902
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_0\/clock_0                        macrocell70         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_2:bQuadDec:state_0\/q  macrocell70   1250   1250  25632  RISE       1
\QuadDec_2:Net_1251\/main_6     macrocell57   5652   6902  31255  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1251\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 31265p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q         macrocell39     1250   1250  27965  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell5   3092   4342  31265  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:state_0\/q
Path End       : \QuadDec_2:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_2:bQuadDec:state_1\/clock_0
Path slack     : 31271p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6886
-------------------------------------   ---- 
End-of-path arrival time (ps)           6886
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_0\/clock_0                        macrocell70         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_2:bQuadDec:state_0\/q       macrocell70   1250   1250  25632  RISE       1
\QuadDec_2:bQuadDec:state_1\/main_5  macrocell69   5636   6886  31271  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_1\/clock_0                        macrocell69         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_2:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_2:PWMUDB:status_0\/clock_0
Path slack     : 31294p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6862
-------------------------------------   ---- 
End-of-path arrival time (ps)           6862
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell11      0      0  RISE       1

Data path
pin name                               model name      delay     AT  slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell11   1520   1520  30416  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell12      0   1520  30416  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell12   2230   3750  30416  RISE       1
\PWM_2:PWMUDB:status_0\/main_1         macrocell73      3112   6862  31294  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:status_0\/clock_0                             macrocell73         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_2:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_2:PWMUDB:prevCompare1\/clock_0
Path slack     : 31306p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6850
-------------------------------------   ---- 
End-of-path arrival time (ps)           6850
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell11      0      0  RISE       1

Data path
pin name                               model name      delay     AT  slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell11   1520   1520  30416  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell12      0   1520  30416  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell12   2230   3750  30416  RISE       1
\PWM_2:PWMUDB:prevCompare1\/main_0     macrocell72      3100   6850  31306  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:prevCompare1\/clock_0                         macrocell72         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Net_1260\/q
Path End       : \QuadDec_2:Net_1203\/main_0
Capture Clock  : \QuadDec_2:Net_1203\/clock_0
Path slack     : 31374p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6782
-------------------------------------   ---- 
End-of-path arrival time (ps)           6782
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1260\/clock_0                                macrocell67         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_2:Net_1260\/q       macrocell67   1250   1250  22152  RISE       1
\QuadDec_2:Net_1203\/main_0  macrocell64   5532   6782  31374  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1203\/clock_0                                macrocell64         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 31426p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4181
-------------------------------------   ---- 
End-of-path arrival time (ps)           4181
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q         macrocell39     1250   1250  27965  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell6   2931   4181  31426  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell6       0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1260\/q
Path End       : \QuadDec_1:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:state_1\/clock_0
Path slack     : 31445p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6712
-------------------------------------   ---- 
End-of-path arrival time (ps)           6712
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                                macrocell53         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1260\/q               macrocell53   1250   1250  20629  RISE       1
\QuadDec_1:bQuadDec:state_1\/main_0  macrocell55   5462   6712  31445  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1260\/q
Path End       : \QuadDec_1:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:state_0\/clock_0
Path slack     : 31456p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6701
-------------------------------------   ---- 
End-of-path arrival time (ps)           6701
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                                macrocell53         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1260\/q               macrocell53   1250   1250  20629  RISE       1
\QuadDec_1:bQuadDec:state_0\/main_0  macrocell56   5451   6701  31456  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 31503p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6653
-------------------------------------   ---- 
End-of-path arrival time (ps)           6653
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell7       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell7    670    670  19538  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell8      0    670  19538  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell8   2720   3390  19538  RISE       1
\QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell44     3263   6653  31503  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\/clock_0         macrocell44         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_1:Net_1275\/main_1
Capture Clock  : \QuadDec_1:Net_1275\/clock_0
Path slack     : 31527p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6630
-------------------------------------   ---- 
End-of-path arrival time (ps)           6630
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell7       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell7    670    670  19538  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell8      0    670  19538  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell8   2720   3390  19538  RISE       1
\QuadDec_1:Net_1275\/main_1                             macrocell46     3240   6630  31527  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1275\/clock_0                                macrocell46         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 31542p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9625
-------------------------------------   ---- 
End-of-path arrival time (ps)           9625
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell9       0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell9     760    760  18183  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell10      0    760  18183  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell10   2740   3500  18183  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell5     6125   9625  31542  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock           statusicell5        0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 31542p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4064
-------------------------------------   ---- 
End-of-path arrival time (ps)           4064
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock             controlcell1        0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  21642  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell1   2854   4064  31542  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 31545p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4062
-------------------------------------   ---- 
End-of-path arrival time (ps)           4062
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock             controlcell1        0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  21642  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell2   2852   4062  31545  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/clock                      datapathcell2       0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:error\/q
Path End       : \QuadDec_2:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_2:bQuadDec:state_1\/clock_0
Path slack     : 31561p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6596
-------------------------------------   ---- 
End-of-path arrival time (ps)           6596
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:error\/clock_0                          macrocell68         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_2:bQuadDec:error\/q         macrocell68   1250   1250  26751  RISE       1
\QuadDec_2:bQuadDec:state_1\/main_3  macrocell69   5346   6596  31561  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_1\/clock_0                        macrocell69         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:state_1\/q
Path End       : \QuadDec_2:Net_1260\/main_2
Capture Clock  : \QuadDec_2:Net_1260\/clock_0
Path slack     : 31578p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6579
-------------------------------------   ---- 
End-of-path arrival time (ps)           6579
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_1\/clock_0                        macrocell69         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_2:bQuadDec:state_1\/q  macrocell69   1250   1250  27375  RISE       1
\QuadDec_2:Net_1260\/main_2     macrocell67   5329   6579  31578  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1260\/clock_0                                macrocell67         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_1\/q
Path End       : \QuadDec_1:Net_1203\/main_5
Capture Clock  : \QuadDec_1:Net_1203\/clock_0
Path slack     : 31612p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6545
-------------------------------------   ---- 
End-of-path arrival time (ps)           6545
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_1\/q  macrocell55   1250   1250  26527  RISE       1
\QuadDec_1:Net_1203\/main_5     macrocell50   5295   6545  31612  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                                macrocell50         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_1\/q
Path End       : \QuadDec_1:Net_1260\/main_2
Capture Clock  : \QuadDec_1:Net_1260\/clock_0
Path slack     : 31657p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6499
-------------------------------------   ---- 
End-of-path arrival time (ps)           6499
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_1\/q  macrocell55   1250   1250  26527  RISE       1
\QuadDec_1:Net_1260\/main_2     macrocell53   5249   6499  31657  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                                macrocell53         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_1:Net_1251\/main_2
Capture Clock  : \QuadDec_1:Net_1251\/clock_0
Path slack     : 31670p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6486
-------------------------------------   ---- 
End-of-path arrival time (ps)           6486
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                    macrocell51         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_A_filt\/q  macrocell51   1250   1250  26342  RISE       1
\QuadDec_1:Net_1251\/main_2         macrocell43   5236   6486  31670  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                                macrocell43         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_2:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_2:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 31730p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6427
-------------------------------------   ---- 
End-of-path arrival time (ps)           6427
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell9       0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell9    1370   1370  29080  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell10      0   1370  29080  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell10   2260   3630  29080  RISE       1
\QuadDec_2:Cnt16:CounterUDB:prevCompare\/main_0          macrocell61      2797   6427  31730  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:prevCompare\/clock_0            macrocell61         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_38/main_1
Capture Clock  : Net_38/clock_0
Path slack     : 31806p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6350
-------------------------------------   ---- 
End-of-path arrival time (ps)           6350
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   1520   1520  31806  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   1520  31806  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   2230   3750  31806  RISE       1
Net_38/main_1                          macrocell42     2600   6350  31806  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_38/clock_0                                              macrocell42         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_1:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_1:PWMUDB:prevCompare1\/clock_0
Path slack     : 31815p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6341
-------------------------------------   ---- 
End-of-path arrival time (ps)           6341
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   1520   1520  31806  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   1520  31806  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   2230   3750  31806  RISE       1
\PWM_1:PWMUDB:prevCompare1\/main_0     macrocell40     2591   6341  31815  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:prevCompare1\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_1:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_1:PWMUDB:status_0\/clock_0
Path slack     : 31815p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6341
-------------------------------------   ---- 
End-of-path arrival time (ps)           6341
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   1520   1520  31806  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   1520  31806  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   2230   3750  31806  RISE       1
\PWM_1:PWMUDB:status_0\/main_1         macrocell41     2591   6341  31815  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                             macrocell41         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_1:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 31938p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6219
-------------------------------------   ---- 
End-of-path arrival time (ps)           6219
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell7       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell7   1370   1370  29273  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell8      0   1370  29273  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell8   2260   3630  29273  RISE       1
\QuadDec_1:Cnt16:CounterUDB:prevCompare\/main_0          macrocell47     2589   6219  31938  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:prevCompare\/clock_0            macrocell47         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Net_1260\/q
Path End       : \QuadDec_2:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_2:bQuadDec:state_0\/clock_0
Path slack     : 31961p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6196
-------------------------------------   ---- 
End-of-path arrival time (ps)           6196
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1260\/clock_0                                macrocell67         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_2:Net_1260\/q               macrocell67   1250   1250  22152  RISE       1
\QuadDec_2:bQuadDec:state_0\/main_0  macrocell70   4946   6196  31961  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_0\/clock_0                        macrocell70         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_1:Net_1203\/main_2
Capture Clock  : \QuadDec_1:Net_1203\/clock_0
Path slack     : 31980p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6177
-------------------------------------   ---- 
End-of-path arrival time (ps)           6177
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                    macrocell51         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_A_filt\/q  macrocell51   1250   1250  26342  RISE       1
\QuadDec_1:Net_1203\/main_2         macrocell50   4927   6177  31980  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                                macrocell50         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_0\/q
Path End       : \QuadDec_1:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_1:bQuadDec:error\/clock_0
Path slack     : 32016p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6141
-------------------------------------   ---- 
End-of-path arrival time (ps)           6141
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_0\/q     macrocell56   1250   1250  27477  RISE       1
\QuadDec_1:bQuadDec:error\/main_5  macrocell54   4891   6141  32016  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_0\/q
Path End       : \QuadDec_1:Net_1260\/main_3
Capture Clock  : \QuadDec_1:Net_1260\/clock_0
Path slack     : 32039p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6117
-------------------------------------   ---- 
End-of-path arrival time (ps)           6117
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_0\/q  macrocell56   1250   1250  27477  RISE       1
\QuadDec_1:Net_1260\/main_3     macrocell53   4867   6117  32039  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                                macrocell53         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_2:Net_1275\/main_1
Capture Clock  : \QuadDec_2:Net_1275\/clock_0
Path slack     : 32157p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5999
-------------------------------------   ---- 
End-of-path arrival time (ps)           5999
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell9       0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell9     670    670  20354  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell10      0    670  20354  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell10   2720   3390  20354  RISE       1
\QuadDec_2:Net_1275\/main_1                             macrocell60      2609   5999  32157  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1275\/clock_0                                macrocell60         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:error\/q
Path End       : \QuadDec_1:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_1:bQuadDec:error\/clock_0
Path slack     : 32206p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5950
-------------------------------------   ---- 
End-of-path arrival time (ps)           5950
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:error\/q       macrocell54   1250   1250  23768  RISE       1
\QuadDec_1:bQuadDec:error\/main_3  macrocell54   4700   5950  32206  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:error\/q
Path End       : \QuadDec_1:Net_1260\/main_1
Capture Clock  : \QuadDec_1:Net_1260\/clock_0
Path slack     : 32238p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5919
-------------------------------------   ---- 
End-of-path arrival time (ps)           5919
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:error\/q  macrocell54   1250   1250  23768  RISE       1
\QuadDec_1:Net_1260\/main_1   macrocell53   4669   5919  32238  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                                macrocell53         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:error\/q
Path End       : \QuadDec_2:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_2:bQuadDec:state_0\/clock_0
Path slack     : 32400p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5757
-------------------------------------   ---- 
End-of-path arrival time (ps)           5757
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:error\/clock_0                          macrocell68         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_2:bQuadDec:error\/q         macrocell68   1250   1250  26751  RISE       1
\QuadDec_2:bQuadDec:state_0\/main_3  macrocell70   4507   5757  32400  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_0\/clock_0                        macrocell70         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:error\/q
Path End       : \QuadDec_2:Net_1203\/main_4
Capture Clock  : \QuadDec_2:Net_1203\/clock_0
Path slack     : 32413p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5744
-------------------------------------   ---- 
End-of-path arrival time (ps)           5744
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:error\/clock_0                          macrocell68         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_2:bQuadDec:error\/q  macrocell68   1250   1250  26751  RISE       1
\QuadDec_2:Net_1203\/main_4   macrocell64   4494   5744  32413  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1203\/clock_0                                macrocell64         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:state_1\/q
Path End       : \QuadDec_2:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_2:bQuadDec:state_1\/clock_0
Path slack     : 32475p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5682
-------------------------------------   ---- 
End-of-path arrival time (ps)           5682
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_1\/clock_0                        macrocell69         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_2:bQuadDec:state_1\/q       macrocell69   1250   1250  27375  RISE       1
\QuadDec_2:bQuadDec:state_1\/main_4  macrocell69   4432   5682  32475  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_1\/clock_0                        macrocell69         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:state_0\/q
Path End       : \QuadDec_2:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_2:bQuadDec:error\/clock_0
Path slack     : 32487p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5670
-------------------------------------   ---- 
End-of-path arrival time (ps)           5670
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_0\/clock_0                        macrocell70         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_2:bQuadDec:state_0\/q     macrocell70   1250   1250  25632  RISE       1
\QuadDec_2:bQuadDec:error\/main_5  macrocell68   4420   5670  32487  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:error\/clock_0                          macrocell68         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:state_1\/q
Path End       : \QuadDec_2:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_2:bQuadDec:error\/clock_0
Path slack     : 32510p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5646
-------------------------------------   ---- 
End-of-path arrival time (ps)           5646
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_1\/clock_0                        macrocell69         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_2:bQuadDec:state_1\/q     macrocell69   1250   1250  27375  RISE       1
\QuadDec_2:bQuadDec:error\/main_4  macrocell68   4396   5646  32510  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:error\/clock_0                          macrocell68         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 32530p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8636
-------------------------------------   ---- 
End-of-path arrival time (ps)           8636
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell7       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell7    760    760  18921  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell8      0    760  18921  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell8   2740   3500  18921  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell3    5136   8636  32530  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock           statusicell3        0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1260\/q
Path End       : \QuadDec_1:Net_1251\/main_1
Capture Clock  : \QuadDec_1:Net_1251\/clock_0
Path slack     : 32555p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5602
-------------------------------------   ---- 
End-of-path arrival time (ps)           5602
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                                macrocell53         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1260\/q       macrocell53   1250   1250  20629  RISE       1
\QuadDec_1:Net_1251\/main_1  macrocell43   4352   5602  32555  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                                macrocell43         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_1\/q
Path End       : \QuadDec_1:Net_1251\/main_5
Capture Clock  : \QuadDec_1:Net_1251\/clock_0
Path slack     : 32557p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5599
-------------------------------------   ---- 
End-of-path arrival time (ps)           5599
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_1\/q  macrocell55   1250   1250  26527  RISE       1
\QuadDec_1:Net_1251\/main_5     macrocell43   4349   5599  32557  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                                macrocell43         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1260\/q
Path End       : \QuadDec_1:Net_1203\/main_0
Capture Clock  : \QuadDec_1:Net_1203\/clock_0
Path slack     : 32735p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5421
-------------------------------------   ---- 
End-of-path arrival time (ps)           5421
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                                macrocell53         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1260\/q       macrocell53   1250   1250  20629  RISE       1
\QuadDec_1:Net_1203\/main_0  macrocell50   4171   5421  32735  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                                macrocell50         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Net_1260\/q
Path End       : \QuadDec_2:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_2:bQuadDec:error\/clock_0
Path slack     : 32907p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5250
-------------------------------------   ---- 
End-of-path arrival time (ps)           5250
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1260\/clock_0                                macrocell67         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_2:Net_1260\/q             macrocell67   1250   1250  22152  RISE       1
\QuadDec_2:bQuadDec:error\/main_0  macrocell68   4000   5250  32907  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:error\/clock_0                          macrocell68         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_0\/q
Path End       : \QuadDec_1:Net_1251\/main_6
Capture Clock  : \QuadDec_1:Net_1251\/clock_0
Path slack     : 33095p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5062
-------------------------------------   ---- 
End-of-path arrival time (ps)           5062
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_0\/q  macrocell56   1250   1250  27477  RISE       1
\QuadDec_1:Net_1251\/main_6     macrocell43   3812   5062  33095  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                                macrocell43         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_0\/q
Path End       : \QuadDec_1:Net_1203\/main_6
Capture Clock  : \QuadDec_1:Net_1203\/clock_0
Path slack     : 33112p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5045
-------------------------------------   ---- 
End-of-path arrival time (ps)           5045
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_0\/q  macrocell56   1250   1250  27477  RISE       1
\QuadDec_1:Net_1203\/main_6     macrocell50   3795   5045  33112  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                                macrocell50         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Net_1260\/q
Path End       : \QuadDec_2:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_2:bQuadDec:Stsreg\/clock
Path slack     : 33208p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7958
-------------------------------------   ---- 
End-of-path arrival time (ps)           7958
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1260\/clock_0                                macrocell67         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_2:Net_1260\/q                macrocell67    1250   1250  22152  RISE       1
\QuadDec_2:bQuadDec:Stsreg\/status_2  statusicell6   6708   7958  33208  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:Stsreg\/clock                           statusicell6        0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:state_0\/q
Path End       : \QuadDec_2:Net_1260\/main_3
Capture Clock  : \QuadDec_2:Net_1260\/clock_0
Path slack     : 33417p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_0\/clock_0                        macrocell70         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_2:bQuadDec:state_0\/q  macrocell70   1250   1250  25632  RISE       1
\QuadDec_2:Net_1260\/main_3     macrocell67   3490   4740  33417  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1260\/clock_0                                macrocell67         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:state_1\/q
Path End       : \QuadDec_2:Net_1251\/main_5
Capture Clock  : \QuadDec_2:Net_1251\/clock_0
Path slack     : 33424p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_1\/clock_0                        macrocell69         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_2:bQuadDec:state_1\/q  macrocell69   1250   1250  27375  RISE       1
\QuadDec_2:Net_1251\/main_5     macrocell57   3483   4733  33424  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1251\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_2:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec_2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 33491p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4665
-------------------------------------   ---- 
End-of-path arrival time (ps)           4665
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_A_filt\/clock_0                    macrocell65         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_2:bQuadDec:quad_A_filt\/q       macrocell65   1250   1250  20043  RISE       1
\QuadDec_2:bQuadDec:quad_A_filt\/main_3  macrocell65   3415   4665  33491  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_A_filt\/clock_0                    macrocell65         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:error\/q
Path End       : \QuadDec_2:Net_1260\/main_1
Capture Clock  : \QuadDec_2:Net_1260\/clock_0
Path slack     : 33500p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4657
-------------------------------------   ---- 
End-of-path arrival time (ps)           4657
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:error\/clock_0                          macrocell68         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_2:bQuadDec:error\/q  macrocell68   1250   1250  26751  RISE       1
\QuadDec_2:Net_1260\/main_1   macrocell67   3407   4657  33500  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1260\/clock_0                                macrocell67         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_1:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_1:bQuadDec:state_0\/clock_0
Path slack     : 33530p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4627
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                    macrocell51         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_A_filt\/q   macrocell51   1250   1250  26342  RISE       1
\QuadDec_1:bQuadDec:state_0\/main_1  macrocell56   3377   4627  33530  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_1:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_1:bQuadDec:state_1\/clock_0
Path slack     : 33549p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4608
-------------------------------------   ---- 
End-of-path arrival time (ps)           4608
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                    macrocell51         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_A_filt\/q   macrocell51   1250   1250  26342  RISE       1
\QuadDec_1:bQuadDec:state_1\/main_1  macrocell55   3358   4608  33549  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1260\/q
Path End       : \QuadDec_1:Net_1260\/main_0
Capture Clock  : \QuadDec_1:Net_1260\/clock_0
Path slack     : 33643p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                                macrocell53         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1260\/q       macrocell53   1250   1250  20629  RISE       1
\QuadDec_1:Net_1260\/main_0  macrocell53   3264   4514  33643  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                                macrocell53         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1260\/q
Path End       : \QuadDec_1:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:error\/clock_0
Path slack     : 33659p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4498
-------------------------------------   ---- 
End-of-path arrival time (ps)           4498
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                                macrocell53         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1260\/q             macrocell53   1250   1250  20629  RISE       1
\QuadDec_1:bQuadDec:error\/main_0  macrocell54   3248   4498  33659  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Net_1251\/q
Path End       : \QuadDec_2:Net_1251\/main_0
Capture Clock  : \QuadDec_2:Net_1251\/clock_0
Path slack     : 33671p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4486
-------------------------------------   ---- 
End-of-path arrival time (ps)           4486
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1251\/clock_0                                macrocell57         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_2:Net_1251\/q       macrocell57   1250   1250  25266  RISE       1
\QuadDec_2:Net_1251\/main_0  macrocell57   3236   4486  33671  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1251\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Net_1203\/q
Path End       : \QuadDec_2:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_2:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 33686p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4471
-------------------------------------   ---- 
End-of-path arrival time (ps)           4471
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1203\/clock_0                                macrocell64         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_2:Net_1203\/q                              macrocell64   1250   1250  21715  RISE       1
\QuadDec_2:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell63   3221   4471  33686  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:count_stored_i\/clock_0         macrocell63         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:error\/q
Path End       : \QuadDec_1:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_1:bQuadDec:Stsreg\/clock
Path slack     : 33741p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7425
-------------------------------------   ---- 
End-of-path arrival time (ps)           7425
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:error\/q          macrocell54    1250   1250  23768  RISE       1
\QuadDec_1:bQuadDec:Stsreg\/status_3  statusicell4   6175   7425  33741  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:Stsreg\/clock                           statusicell4        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_2:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec_2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 33760p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4396
-------------------------------------   ---- 
End-of-path arrival time (ps)           4396
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_B_filt\/clock_0                    macrocell66         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_2:bQuadDec:quad_B_filt\/q       macrocell66   1250   1250  20455  RISE       1
\QuadDec_2:bQuadDec:quad_B_filt\/main_3  macrocell66   3146   4396  33760  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_B_filt\/clock_0                    macrocell66         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : Net_38/main_0
Capture Clock  : Net_38/clock_0
Path slack     : 33827p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4329
-------------------------------------   ---- 
End-of-path arrival time (ps)           4329
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q  macrocell39   1250   1250  27965  RISE       1
Net_38/main_0                    macrocell42   3079   4329  33827  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_38/clock_0                                              macrocell42         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Net_1260\/q
Path End       : \QuadDec_2:Net_1260\/main_0
Capture Clock  : \QuadDec_2:Net_1260\/clock_0
Path slack     : 33845p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4311
-------------------------------------   ---- 
End-of-path arrival time (ps)           4311
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1260\/clock_0                                macrocell67         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_2:Net_1260\/q       macrocell67   1250   1250  22152  RISE       1
\QuadDec_2:Net_1260\/main_0  macrocell67   3061   4311  33845  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1260\/clock_0                                macrocell67         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:runmode_enable\/q
Path End       : Net_670/main_0
Capture Clock  : Net_670/clock_0
Path slack     : 33875p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4282
-------------------------------------   ---- 
End-of-path arrival time (ps)           4282
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:runmode_enable\/clock_0                       macrocell71         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_2:PWMUDB:runmode_enable\/q  macrocell71   1250   1250  24875  RISE       1
Net_670/main_0                   macrocell74   3032   4282  33875  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_670/clock_0                                             macrocell74         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_2:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec_2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 33883p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4273
-------------------------------------   ---- 
End-of-path arrival time (ps)           4273
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_A_delayed_0\/clock_0               macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_2:bQuadDec:quad_A_delayed_0\/q  macrocell32   1250   1250  33883  RISE       1
\QuadDec_2:bQuadDec:quad_A_filt\/main_0  macrocell65   3023   4273  33883  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_A_filt\/clock_0                    macrocell65         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_2:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec_2:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 33900p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4257
-------------------------------------   ---- 
End-of-path arrival time (ps)           4257
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_A_delayed_0\/clock_0               macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_2:bQuadDec:quad_A_delayed_0\/q       macrocell32   1250   1250  33883  RISE       1
\QuadDec_2:bQuadDec:quad_A_delayed_1\/main_0  macrocell33   3007   4257  33900  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_A_delayed_1\/clock_0               macrocell33         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:error\/q
Path End       : \QuadDec_2:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_2:bQuadDec:Stsreg\/clock
Path slack     : 33967p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7200
-------------------------------------   ---- 
End-of-path arrival time (ps)           7200
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:error\/clock_0                          macrocell68         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_2:bQuadDec:error\/q          macrocell68    1250   1250  26751  RISE       1
\QuadDec_2:bQuadDec:Stsreg\/status_3  statusicell6   5950   7200  33967  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:Stsreg\/clock                           statusicell6        0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_629/main_0
Capture Clock  : Net_629/clock_0
Path slack     : 34078p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4079
-------------------------------------   ---- 
End-of-path arrival time (ps)           4079
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock             controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   1210   1210  21642  RISE       1
Net_629/main_0                                       macrocell38    2869   4079  34078  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_629/clock_0                                             macrocell38         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1203\/q
Path End       : \QuadDec_1:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 34116p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                                macrocell50         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1203\/q                              macrocell50   1250   1250  20945  RISE       1
\QuadDec_1:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell49   2790   4040  34116  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:count_stored_i\/clock_0         macrocell49         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1203\/q
Path End       : \QuadDec_1:Net_1203\/main_1
Capture Clock  : \QuadDec_1:Net_1203\/clock_0
Path slack     : 34116p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                                macrocell50         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1203\/q       macrocell50   1250   1250  20945  RISE       1
\QuadDec_1:Net_1203\/main_1  macrocell50   2790   4040  34116  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                                macrocell50         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1251\/q
Path End       : \QuadDec_1:Net_1251\/main_0
Capture Clock  : \QuadDec_1:Net_1251\/clock_0
Path slack     : 34129p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                                macrocell43         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1251\/q       macrocell43   1250   1250  26115  RISE       1
\QuadDec_1:Net_1251\/main_0  macrocell43   2777   4027  34129  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                                macrocell43         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_1\/q
Path End       : \QuadDec_1:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_1:bQuadDec:state_1\/clock_0
Path slack     : 34130p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_1\/q       macrocell55   1250   1250  26527  RISE       1
\QuadDec_1:bQuadDec:state_1\/main_4  macrocell55   2777   4027  34130  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_1:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 34131p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_0\/clock_0               macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_A_delayed_0\/q  macrocell26   1250   1250  34131  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/main_0  macrocell51   2776   4026  34131  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                    macrocell51         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_1:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 34141p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_0\/clock_0               macrocell26         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_A_delayed_0\/q       macrocell26   1250   1250  34131  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_1\/main_0  macrocell27   2765   4015  34141  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_1\/clock_0               macrocell27         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_1\/q
Path End       : \QuadDec_1:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_1:bQuadDec:state_0\/clock_0
Path slack     : 34144p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4013
-------------------------------------   ---- 
End-of-path arrival time (ps)           4013
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_1\/q       macrocell55   1250   1250  26527  RISE       1
\QuadDec_1:bQuadDec:state_0\/main_4  macrocell56   2763   4013  34144  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_2:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec_2:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 34213p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3944
-------------------------------------   ---- 
End-of-path arrival time (ps)           3944
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_B_delayed_0\/clock_0               macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_2:bQuadDec:quad_B_delayed_0\/q       macrocell35   1250   1250  34213  RISE       1
\QuadDec_2:bQuadDec:quad_B_delayed_1\/main_0  macrocell36   2694   3944  34213  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_B_delayed_1\/clock_0               macrocell36         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_2:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec_2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 34230p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3927
-------------------------------------   ---- 
End-of-path arrival time (ps)           3927
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_B_delayed_0\/clock_0               macrocell35         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_2:bQuadDec:quad_B_delayed_0\/q  macrocell35   1250   1250  34213  RISE       1
\QuadDec_2:bQuadDec:quad_B_filt\/main_0  macrocell66   2677   3927  34230  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_B_filt\/clock_0                    macrocell66         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:error\/q
Path End       : \QuadDec_2:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_2:bQuadDec:error\/clock_0
Path slack     : 34277p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:error\/clock_0                          macrocell68         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_2:bQuadDec:error\/q       macrocell68   1250   1250  26751  RISE       1
\QuadDec_2:bQuadDec:error\/main_3  macrocell68   2630   3880  34277  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:error\/clock_0                          macrocell68         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_2:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec_2:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 34312p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_A_delayed_1\/clock_0               macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_2:bQuadDec:quad_A_delayed_1\/q       macrocell33   1250   1250  34312  RISE       1
\QuadDec_2:bQuadDec:quad_A_delayed_2\/main_0  macrocell34   2595   3845  34312  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_A_delayed_2\/clock_0               macrocell34         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_2:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec_2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 34312p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_A_delayed_1\/clock_0               macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_2:bQuadDec:quad_A_delayed_1\/q  macrocell33   1250   1250  34312  RISE       1
\QuadDec_2:bQuadDec:quad_A_filt\/main_1  macrocell65   2595   3845  34312  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_A_filt\/clock_0                    macrocell65         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:state_0\/q
Path End       : \QuadDec_2:Net_1203\/main_6
Capture Clock  : \QuadDec_2:Net_1203\/clock_0
Path slack     : 34313p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_0\/clock_0                        macrocell70         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_2:bQuadDec:state_0\/q  macrocell70   1250   1250  25632  RISE       1
\QuadDec_2:Net_1203\/main_6     macrocell64   2594   3844  34313  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1203\/clock_0                                macrocell64         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:state_0\/q
Path End       : \QuadDec_2:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_2:bQuadDec:state_0\/clock_0
Path slack     : 34315p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_0\/clock_0                        macrocell70         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_2:bQuadDec:state_0\/q       macrocell70   1250   1250  25632  RISE       1
\QuadDec_2:bQuadDec:state_0\/main_5  macrocell70   2592   3842  34315  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_0\/clock_0                        macrocell70         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_1:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_1:bQuadDec:error\/clock_0
Path slack     : 34321p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                    macrocell52         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_B_filt\/q  macrocell52   1250   1250  25871  RISE       1
\QuadDec_1:bQuadDec:error\/main_2   macrocell54   2586   3836  34321  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_1:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 34323p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_1\/clock_0               macrocell27         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_A_delayed_1\/q       macrocell27   1250   1250  34323  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_2\/main_0  macrocell28   2584   3834  34323  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_2\/clock_0               macrocell28         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_1:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec_1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 34324p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3833
-------------------------------------   ---- 
End-of-path arrival time (ps)           3833
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                    macrocell52         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_B_filt\/q       macrocell52   1250   1250  25871  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/main_3  macrocell52   2583   3833  34324  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                    macrocell52         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_0\/q
Path End       : \QuadDec_1:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_1:bQuadDec:state_1\/clock_0
Path slack     : 34325p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_0\/q       macrocell56   1250   1250  27477  RISE       1
\QuadDec_1:bQuadDec:state_1\/main_5  macrocell55   2582   3832  34325  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_1:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec_1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 34326p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_1\/clock_0               macrocell27         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_A_delayed_1\/q  macrocell27   1250   1250  34323  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/main_1  macrocell51   2581   3831  34326  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                    macrocell51         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_0\/q
Path End       : \QuadDec_1:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_1:bQuadDec:state_0\/clock_0
Path slack     : 34330p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3826
-------------------------------------   ---- 
End-of-path arrival time (ps)           3826
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_0\/q       macrocell56   1250   1250  27477  RISE       1
\QuadDec_1:bQuadDec:state_0\/main_5  macrocell56   2576   3826  34330  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_2:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec_2:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 34382p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3775
-------------------------------------   ---- 
End-of-path arrival time (ps)           3775
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_B_delayed_1\/clock_0               macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_2:bQuadDec:quad_B_delayed_1\/q       macrocell36   1250   1250  34382  RISE       1
\QuadDec_2:bQuadDec:quad_B_delayed_2\/main_0  macrocell37   2525   3775  34382  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_B_delayed_2\/clock_0               macrocell37         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_2:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec_2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 34383p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3773
-------------------------------------   ---- 
End-of-path arrival time (ps)           3773
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_B_delayed_1\/clock_0               macrocell36         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_2:bQuadDec:quad_B_delayed_1\/q  macrocell36   1250   1250  34382  RISE       1
\QuadDec_2:bQuadDec:quad_B_filt\/main_1  macrocell66   2523   3773  34383  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_B_filt\/clock_0                    macrocell66         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec_2:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec_2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 34594p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_A_delayed_2\/clock_0               macrocell34         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_2:bQuadDec:quad_A_delayed_2\/q  macrocell34   1250   1250  34594  RISE       1
\QuadDec_2:bQuadDec:quad_A_filt\/main_2  macrocell65   2312   3562  34594  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_A_filt\/clock_0                    macrocell65         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Net_1203\/q
Path End       : \QuadDec_2:Net_1203\/main_1
Capture Clock  : \QuadDec_2:Net_1203\/clock_0
Path slack     : 34601p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1203\/clock_0                                macrocell64         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_2:Net_1203\/q       macrocell64   1250   1250  21715  RISE       1
\QuadDec_2:Net_1203\/main_1  macrocell64   2305   3555  34601  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1203\/clock_0                                macrocell64         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_1:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 34607p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk1:ctrlreg\/clock                        controlcell2        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  34607  RISE       1
\PWM_1:PWMUDB:runmode_enable\/main_0      macrocell39    2340   3550  34607  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:prevCompare1\/q
Path End       : \PWM_2:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_2:PWMUDB:status_0\/clock_0
Path slack     : 34608p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:prevCompare1\/clock_0                         macrocell72         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_2:PWMUDB:prevCompare1\/q   macrocell72   1250   1250  34608  RISE       1
\PWM_2:PWMUDB:status_0\/main_0  macrocell73   2299   3549  34608  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:status_0\/clock_0                             macrocell73         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:prevCompare1\/q
Path End       : \PWM_1:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_1:PWMUDB:status_0\/clock_0
Path slack     : 34610p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:prevCompare1\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:prevCompare1\/q   macrocell40   1250   1250  34610  RISE       1
\PWM_1:PWMUDB:status_0\/main_0  macrocell41   2297   3547  34610  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                             macrocell41         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_1:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec_1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 34611p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                    macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_A_filt\/q       macrocell51   1250   1250  26342  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/main_3  macrocell51   2295   3545  34611  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                    macrocell51         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec_1:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec_1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 34613p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_2\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_B_delayed_2\/q  macrocell31   1250   1250  34613  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/main_2  macrocell52   2294   3544  34613  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                    macrocell52         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec_1:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec_1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 34616p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_2\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_A_delayed_2\/q  macrocell28   1250   1250  34616  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/main_2  macrocell51   2290   3540  34616  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                    macrocell51         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_1:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 34618p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_1\/clock_0               macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_B_delayed_1\/q       macrocell30   1250   1250  34618  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_2\/main_0  macrocell31   2289   3539  34618  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_2\/clock_0               macrocell31         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_1:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec_1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 34618p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_1\/clock_0               macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_B_delayed_1\/q  macrocell30   1250   1250  34618  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/main_1  macrocell52   2289   3539  34618  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                    macrocell52         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec_2:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec_2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 34667p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3489
-------------------------------------   ---- 
End-of-path arrival time (ps)           3489
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_B_delayed_2\/clock_0               macrocell37         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_2:bQuadDec:quad_B_delayed_2\/q  macrocell37   1250   1250  34667  RISE       1
\QuadDec_2:bQuadDec:quad_B_filt\/main_2  macrocell66   2239   3489  34667  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_B_filt\/clock_0                    macrocell66         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_2:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_2:PWMUDB:runmode_enable\/clock_0
Path slack     : 34684p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3472
-------------------------------------   ---- 
End-of-path arrival time (ps)           3472
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk1:ctrlreg\/clock                        controlcell5        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_2:PWMUDB:genblk1:ctrlreg\/control_7  controlcell5   1210   1210  34684  RISE       1
\PWM_2:PWMUDB:runmode_enable\/main_0      macrocell71    2262   3472  34684  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:runmode_enable\/clock_0                       macrocell71         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1260\/q
Path End       : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 36074p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5592
-------------------------------------   ---- 
End-of-path arrival time (ps)           5592
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                                macrocell53         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1260\/q                             macrocell53    1250   1250  20629  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell3   4342   5592  36074  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock           statusicell3        0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1260\/q
Path End       : \QuadDec_1:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_1:bQuadDec:Stsreg\/clock
Path slack     : 36634p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4533
-------------------------------------   ---- 
End-of-path arrival time (ps)           4533
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                                macrocell53         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1260\/q                macrocell53    1250   1250  20629  RISE       1
\QuadDec_1:bQuadDec:Stsreg\/status_2  statusicell4   3283   4533  36634  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:Stsreg\/clock                           statusicell4        0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:status_0\/q
Path End       : \PWM_2:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 36986p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4181
-------------------------------------   ---- 
End-of-path arrival time (ps)           4181
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:status_0\/clock_0                             macrocell73         0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_2:PWMUDB:status_0\/q               macrocell73    1250   1250  36986  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/status_0  statusicell7   2931   4181  36986  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/clock                         statusicell7        0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Net_1260\/q
Path End       : \QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 37326p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4340
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1260\/clock_0                                macrocell67         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_2:Net_1260\/q                             macrocell67    1250   1250  22152  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell5   3090   4340  37326  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock           statusicell5        0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:status_0\/q
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 37593p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                             macrocell41         0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:status_0\/q               macrocell41    1250   1250  37593  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_0  statusicell2   2323   3573  37593  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                         statusicell2        0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2145326p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15151
-------------------------------------   ----- 
End-of-path arrival time (ps)           15151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell77      1250   1250  2145326  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell19      8251   9501  2145326  RISE       1
\UART:BUART:counter_load_not\/q                macrocell19      3350  12851  2145326  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell14   2300  15151  2145326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell14      0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 2146270p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19897
-------------------------------------   ----- 
End-of-path arrival time (ps)           19897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell13      0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell13   3580   3580  2146270  RISE       1
\UART:BUART:tx_status_0\/main_3                 macrocell20      6999  10579  2146270  RISE       1
\UART:BUART:tx_status_0\/q                      macrocell20      3350  13929  2146270  RISE       1
\UART:BUART:sTX:TxSts\/status_0                 statusicell8     5968  19897  2146270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell8        0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 2147005p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14302
-------------------------------------   ----- 
End-of-path arrival time (ps)           14302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell81         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q            macrocell81   1250   1250  2147005  RISE       1
\UART:BUART:rx_counter_load\/main_1  macrocell22   7389   8639  2147005  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell22   3350  11989  2147005  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    2313  14302  2147005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2150453p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10203
-------------------------------------   ----- 
End-of-path arrival time (ps)           10203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell76      1250   1250  2147418  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell13   8953  10203  2150453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell13      0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2151422p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9235
-------------------------------------   ---- 
End-of-path arrival time (ps)           9235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell81         0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell81      1250   1250  2147005  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell15   7985   9235  2151422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell15      0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2151949p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8708
-------------------------------------   ---- 
End-of-path arrival time (ps)           8708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell77      1250   1250  2145326  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell13   7458   8708  2151949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell13      0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2152022p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11134
-------------------------------------   ----- 
End-of-path arrival time (ps)           11134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell13      0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell13   3580   3580  2146270  RISE       1
\UART:BUART:tx_state_0\/main_3                  macrocell77      7554  11134  2152022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2152394p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10762
-------------------------------------   ----- 
End-of-path arrival time (ps)           10762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell76   1250   1250  2147418  RISE       1
\UART:BUART:txn\/main_1    macrocell75   9512  10762  2152394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell75         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2152469p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8188
-------------------------------------   ---- 
End-of-path arrival time (ps)           8188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell14      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  2148503  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell13   7998   8188  2152469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell13      0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2152554p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10603
-------------------------------------   ----- 
End-of-path arrival time (ps)           10603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell77   1250   1250  2145326  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell79   9353  10603  2152554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell79         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2152563p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10594
-------------------------------------   ----- 
End-of-path arrival time (ps)           10594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell77   1250   1250  2145326  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell78   9344  10594  2152563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2152892p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10264
-------------------------------------   ----- 
End-of-path arrival time (ps)           10264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell79         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell79   1250   1250  2152892  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell77   9014  10264  2152892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_0\/main_4
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2153040p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10116
-------------------------------------   ----- 
End-of-path arrival time (ps)           10116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell84         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell84   1250   1250  2150429  RISE       1
\UART:BUART:rx_state_0\/main_4  macrocell81   8866  10116  2153040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_3\/main_4
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2153040p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10116
-------------------------------------   ----- 
End-of-path arrival time (ps)           10116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell84         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell84   1250   1250  2150429  RISE       1
\UART:BUART:rx_status_3\/main_4  macrocell89   8866  10116  2153040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell89         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2153236p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9920
-------------------------------------   ---- 
End-of-path arrival time (ps)           9920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell78   1250   1250  2146912  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell77   8670   9920  2153236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2153567p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9590
-------------------------------------   ---- 
End-of-path arrival time (ps)           9590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell84         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q               macrocell84   1250   1250  2150429  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_3  macrocell86   8340   9590  2153567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell86         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2153744p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9413
-------------------------------------   ---- 
End-of-path arrival time (ps)           9413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell76   1250   1250  2147418  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell77   8163   9413  2153744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_2\/main_1
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2153946p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9211
-------------------------------------   ---- 
End-of-path arrival time (ps)           9211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell81         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell81   1250   1250  2147005  RISE       1
\UART:BUART:rx_state_2\/main_1  macrocell84   7961   9211  2153946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 2154096p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12071
-------------------------------------   ----- 
End-of-path arrival time (ps)           12071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell15      0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell15   3580   3580  2154096  RISE       1
\UART:BUART:rx_status_4\/main_1                 macrocell24      2890   6470  2154096  RISE       1
\UART:BUART:rx_status_4\/q                      macrocell24      3350   9820  2154096  RISE       1
\UART:BUART:sRX:RxSts\/status_4                 statusicell9     2251  12071  2154096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell9        0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2154432p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8724
-------------------------------------   ---- 
End-of-path arrival time (ps)           8724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell77   1250   1250  2145326  RISE       1
\UART:BUART:txn\/main_2    macrocell75   7474   8724  2154432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell75         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_3\/main_1
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2154506p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8651
-------------------------------------   ---- 
End-of-path arrival time (ps)           8651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell81         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell81   1250   1250  2147005  RISE       1
\UART:BUART:rx_state_3\/main_1  macrocell83   7401   8651  2154506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell83         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2154548p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8609
-------------------------------------   ---- 
End-of-path arrival time (ps)           8609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell79         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell79   1250   1250  2152892  RISE       1
\UART:BUART:txn\/main_6   macrocell75   7359   8609  2154548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell75         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2154555p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8602
-------------------------------------   ---- 
End-of-path arrival time (ps)           8602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell77   1250   1250  2145326  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell76   7352   8602  2154555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2154624p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8533
-------------------------------------   ---- 
End-of-path arrival time (ps)           8533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell79         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell79   1250   1250  2152892  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell76   7283   8533  2154624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2154825p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8332
-------------------------------------   ---- 
End-of-path arrival time (ps)           8332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell14      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  2148503  RISE       1
\UART:BUART:tx_state_0\/main_2               macrocell77      8142   8332  2154825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2154894p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8263
-------------------------------------   ---- 
End-of-path arrival time (ps)           8263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell84         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q         macrocell84   1250   1250  2150429  RISE       1
\UART:BUART:rx_load_fifo\/main_4  macrocell82   7013   8263  2154894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2154998p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8159
-------------------------------------   ---- 
End-of-path arrival time (ps)           8159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell78   1250   1250  2146912  RISE       1
\UART:BUART:txn\/main_4    macrocell75   6909   8159  2154998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell75         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155172p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5485
-------------------------------------   ---- 
End-of-path arrival time (ps)           5485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell80         0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q         macrocell80      1250   1250  2150190  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell15   4235   5485  2155172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell15      0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2155179p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7978
-------------------------------------   ---- 
End-of-path arrival time (ps)           7978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell81         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q         macrocell81   1250   1250  2147005  RISE       1
\UART:BUART:rx_load_fifo\/main_1  macrocell82   6728   7978  2155179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_0\/main_1
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2155181p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7976
-------------------------------------   ---- 
End-of-path arrival time (ps)           7976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell81         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell81   1250   1250  2147005  RISE       1
\UART:BUART:rx_state_0\/main_1  macrocell81   6726   7976  2155181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_3\/main_1
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2155181p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7976
-------------------------------------   ---- 
End-of-path arrival time (ps)           7976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell81         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell81   1250   1250  2147005  RISE       1
\UART:BUART:rx_status_3\/main_1  macrocell89   6726   7976  2155181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell89         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2155926p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7231
-------------------------------------   ---- 
End-of-path arrival time (ps)           7231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2155926  RISE       1
\UART:BUART:rx_load_fifo\/main_7       macrocell82   5291   7231  2155926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2155973p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7184
-------------------------------------   ---- 
End-of-path arrival time (ps)           7184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell14      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    190    190  2155973  RISE       1
\UART:BUART:txn\/main_5                      macrocell75      6994   7184  2155973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell75         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2156132p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7025
-------------------------------------   ---- 
End-of-path arrival time (ps)           7025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell83         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q               macrocell83   1250   1250  2151332  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_2  macrocell86   5775   7025  2156132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell86         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2156143p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7014
-------------------------------------   ---- 
End-of-path arrival time (ps)           7014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell83         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q         macrocell83   1250   1250  2151332  RISE       1
\UART:BUART:rx_load_fifo\/main_3  macrocell82   5764   7014  2156143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2156148p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7009
-------------------------------------   ---- 
End-of-path arrival time (ps)           7009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2156148  RISE       1
\UART:BUART:rx_load_fifo\/main_5       macrocell82   5069   7009  2156148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2156274p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6882
-------------------------------------   ---- 
End-of-path arrival time (ps)           6882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell77   1250   1250  2145326  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell77   5632   6882  2156274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2156472p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6685
-------------------------------------   ---- 
End-of-path arrival time (ps)           6685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell76   1250   1250  2147418  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell79   5435   6685  2156472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell79         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2156475p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6682
-------------------------------------   ---- 
End-of-path arrival time (ps)           6682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell13      0      0  RISE       1

Data path
pin name                               model name      delay     AT    slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell13   4370   4370  2156475  RISE       1
\UART:BUART:txn\/main_3                macrocell75      2312   6682  2156475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell75         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2156485p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6672
-------------------------------------   ---- 
End-of-path arrival time (ps)           6672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell76   1250   1250  2147418  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell78   5422   6672  2156485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156500p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell85         0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell85      1250   1250  2156500  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell15   2906   4156  2156500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell15      0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2156673p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6484
-------------------------------------   ---- 
End-of-path arrival time (ps)           6484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell78   1250   1250  2146912  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell76   5234   6484  2156673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_0\/main_5
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2156685p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6472
-------------------------------------   ---- 
End-of-path arrival time (ps)           6472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2156148  RISE       1
\UART:BUART:rx_state_0\/main_5         macrocell81   4532   6472  2156685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2156791p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6366
-------------------------------------   ---- 
End-of-path arrival time (ps)           6366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell83         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell83   1250   1250  2151332  RISE       1
\UART:BUART:rx_state_0\/main_3  macrocell81   5116   6366  2156791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2156791p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6366
-------------------------------------   ---- 
End-of-path arrival time (ps)           6366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell83         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell83   1250   1250  2151332  RISE       1
\UART:BUART:rx_status_3\/main_3  macrocell89   5116   6366  2156791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell89         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_0\/main_7
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2156884p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6273
-------------------------------------   ---- 
End-of-path arrival time (ps)           6273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2155926  RISE       1
\UART:BUART:rx_state_0\/main_7         macrocell81   4333   6273  2156884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157090p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6067
-------------------------------------   ---- 
End-of-path arrival time (ps)           6067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell81         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q               macrocell81   1250   1250  2147005  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_1  macrocell86   4817   6067  2157090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell86         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2157353p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5803
-------------------------------------   ---- 
End-of-path arrival time (ps)           5803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2157353  RISE       1
\UART:BUART:rx_load_fifo\/main_6       macrocell82   3863   5803  2157353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_0\/main_6
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2157354p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5803
-------------------------------------   ---- 
End-of-path arrival time (ps)           5803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2157353  RISE       1
\UART:BUART:rx_state_0\/main_6         macrocell81   3863   5803  2157354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2157539p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5617
-------------------------------------   ---- 
End-of-path arrival time (ps)           5617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell79         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell79   1250   1250  2152892  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell78   4367   5617  2157539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_state_0\/main_8
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2157627p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5529
-------------------------------------   ---- 
End-of-path arrival time (ps)           5529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell87         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q      macrocell87   1250   1250  2152526  RISE       1
\UART:BUART:rx_state_0\/main_8  macrocell81   4279   5529  2157627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_status_3\/main_5
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2157627p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5529
-------------------------------------   ---- 
End-of-path arrival time (ps)           5529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell87         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell87   1250   1250  2152526  RISE       1
\UART:BUART:rx_status_3\/main_5  macrocell89   4279   5529  2157627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell89         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_2\/main_0
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2157675p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5482
-------------------------------------   ---- 
End-of-path arrival time (ps)           5482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell80         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell80   1250   1250  2150190  RISE       1
\UART:BUART:rx_state_2\/main_0    macrocell84   4232   5482  2157675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2157703p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5453
-------------------------------------   ---- 
End-of-path arrival time (ps)           5453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell14      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  2148503  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell79      5263   5453  2157703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell79         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_3\/main_0
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2157705p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5451
-------------------------------------   ---- 
End-of-path arrival time (ps)           5451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell80         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell80   1250   1250  2150190  RISE       1
\UART:BUART:rx_state_3\/main_0    macrocell83   4201   5451  2157705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell83         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2157804p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5352
-------------------------------------   ---- 
End-of-path arrival time (ps)           5352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell14      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  2148503  RISE       1
\UART:BUART:tx_state_1\/main_2               macrocell76      5162   5352  2157804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_0\/main_2
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2157954p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5203
-------------------------------------   ---- 
End-of-path arrival time (ps)           5203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell85         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell85   1250   1250  2156500  RISE       1
\UART:BUART:rx_state_0\/main_2   macrocell81   3953   5203  2157954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_3\/main_2
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2157954p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5203
-------------------------------------   ---- 
End-of-path arrival time (ps)           5203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell85         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell85   1250   1250  2156500  RISE       1
\UART:BUART:rx_status_3\/main_2  macrocell89   3953   5203  2157954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell89         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2157954p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5203
-------------------------------------   ---- 
End-of-path arrival time (ps)           5203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell85         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q   macrocell85   1250   1250  2156500  RISE       1
\UART:BUART:rx_load_fifo\/main_2  macrocell82   3953   5203  2157954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2157966p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5191
-------------------------------------   ---- 
End-of-path arrival time (ps)           5191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell78   1250   1250  2146912  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell79   3941   5191  2157966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell79         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_1\/main_0
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2158013p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5144
-------------------------------------   ---- 
End-of-path arrival time (ps)           5144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158013  RISE       1
\UART:BUART:pollcount_1\/main_0        macrocell87   3204   5144  2158013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_0\/main_0
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 2158013p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5144
-------------------------------------   ---- 
End-of-path arrival time (ps)           5144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158013  RISE       1
\UART:BUART:pollcount_0\/main_0        macrocell88   3204   5144  2158013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell88         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_1\/main_1
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2158017p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5140
-------------------------------------   ---- 
End-of-path arrival time (ps)           5140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158017  RISE       1
\UART:BUART:pollcount_1\/main_1        macrocell87   3200   5140  2158017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_0\/main_1
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 2158017p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5140
-------------------------------------   ---- 
End-of-path arrival time (ps)           5140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158017  RISE       1
\UART:BUART:pollcount_0\/main_1        macrocell88   3200   5140  2158017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell88         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:pollcount_1\/main_2
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2158173p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4983
-------------------------------------   ---- 
End-of-path arrival time (ps)           4983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell87         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell87   1250   1250  2152526  RISE       1
\UART:BUART:pollcount_1\/main_2  macrocell87   3733   4983  2158173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_2\/main_4
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2158223p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4934
-------------------------------------   ---- 
End-of-path arrival time (ps)           4934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell84         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell84   1250   1250  2150429  RISE       1
\UART:BUART:rx_state_2\/main_4  macrocell84   3684   4934  2158223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_3\/main_6
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2158391p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4766
-------------------------------------   ---- 
End-of-path arrival time (ps)           4766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2157353  RISE       1
\UART:BUART:rx_state_3\/main_6         macrocell83   2826   4766  2158391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell83         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_3\/main_5
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2158403p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4754
-------------------------------------   ---- 
End-of-path arrival time (ps)           4754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2156148  RISE       1
\UART:BUART:rx_state_3\/main_5         macrocell83   2814   4754  2158403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell83         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_3\/main_7
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2158405p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4751
-------------------------------------   ---- 
End-of-path arrival time (ps)           4751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2155926  RISE       1
\UART:BUART:rx_state_3\/main_7         macrocell83   2811   4751  2158405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell83         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_2\/main_6
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2158411p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4746
-------------------------------------   ---- 
End-of-path arrival time (ps)           4746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2157353  RISE       1
\UART:BUART:rx_state_2\/main_6         macrocell84   2806   4746  2158411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_2\/main_7
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2158427p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4730
-------------------------------------   ---- 
End-of-path arrival time (ps)           4730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2155926  RISE       1
\UART:BUART:rx_state_2\/main_7         macrocell84   2790   4730  2158427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2158434p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2156148  RISE       1
\UART:BUART:rx_state_2\/main_5         macrocell84   2782   4722  2158434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2158443p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4714
-------------------------------------   ---- 
End-of-path arrival time (ps)           4714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell14      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  2148503  RISE       1
\UART:BUART:tx_state_2\/main_2               macrocell78      4524   4714  2158443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2158487p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell78   1250   1250  2146912  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell78   3420   4670  2158487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_3\/main_4
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2158634p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell84         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell84   1250   1250  2150429  RISE       1
\UART:BUART:rx_state_3\/main_4  macrocell83   3272   4522  2158634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell83         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_2\/main_3
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2158838p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4319
-------------------------------------   ---- 
End-of-path arrival time (ps)           4319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell83         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell83   1250   1250  2151332  RISE       1
\UART:BUART:rx_state_2\/main_3  macrocell84   3069   4319  2158838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158902p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4255
-------------------------------------   ---- 
End-of-path arrival time (ps)           4255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158013  RISE       1
\UART:BUART:rx_bitclk_enable\/main_0   macrocell85   2315   4255  2158902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell85         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158906p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4251
-------------------------------------   ---- 
End-of-path arrival time (ps)           4251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158017  RISE       1
\UART:BUART:rx_bitclk_enable\/main_1   macrocell85   2311   4251  2158906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell85         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158909p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2158909  RISE       1
\UART:BUART:rx_bitclk_enable\/main_2   macrocell85   2307   4247  2158909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell85         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_3\/main_3
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2158971p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4185
-------------------------------------   ---- 
End-of-path arrival time (ps)           4185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell83         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell83   1250   1250  2151332  RISE       1
\UART:BUART:rx_state_3\/main_3  macrocell83   2935   4185  2158971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell83         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2158977p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3130
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell82         0      0  RISE       1

Data path
pin name                               model name      delay     AT    slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:rx_load_fifo\/q            macrocell82      1250   1250  2156791  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell15   3309   4559  2158977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell15      0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_3\/main_2
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2159012p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4145
-------------------------------------   ---- 
End-of-path arrival time (ps)           4145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell85         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell85   1250   1250  2156500  RISE       1
\UART:BUART:rx_state_3\/main_2   macrocell83   2895   4145  2159012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell83         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_2\/main_2
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2159012p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4144
-------------------------------------   ---- 
End-of-path arrival time (ps)           4144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell85         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell85   1250   1250  2156500  RISE       1
\UART:BUART:rx_state_2\/main_2   macrocell84   2894   4144  2159012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_0\/main_0
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2159082p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4075
-------------------------------------   ---- 
End-of-path arrival time (ps)           4075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell80         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell80   1250   1250  2150190  RISE       1
\UART:BUART:rx_state_0\/main_0    macrocell81   2825   4075  2159082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_status_3\/main_0
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2159082p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4075
-------------------------------------   ---- 
End-of-path arrival time (ps)           4075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell80         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell80   1250   1250  2150190  RISE       1
\UART:BUART:rx_status_3\/main_0   macrocell89   2825   4075  2159082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell89         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2159084p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4073
-------------------------------------   ---- 
End-of-path arrival time (ps)           4073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell80         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell80   1250   1250  2150190  RISE       1
\UART:BUART:rx_load_fifo\/main_0  macrocell82   2823   4073  2159084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2159087p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4070
-------------------------------------   ---- 
End-of-path arrival time (ps)           4070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell14      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    190    190  2155973  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell78      3880   4070  2159087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159088p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4069
-------------------------------------   ---- 
End-of-path arrival time (ps)           4069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell80         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q        macrocell80   1250   1250  2150190  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_0  macrocell86   2819   4069  2159088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell86         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2159116p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell14      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    190    190  2155973  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell76      3850   4040  2159116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2159268p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3888
-------------------------------------   ---- 
End-of-path arrival time (ps)           3888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell76   1250   1250  2147418  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell76   2638   3888  2159268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2159300p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell75         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:txn\/q       macrocell75   1250   1250  2159300  RISE       1
\UART:BUART:txn\/main_0  macrocell75   2607   3857  2159300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell75         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_state_0\/main_10
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2159355p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3802
-------------------------------------   ---- 
End-of-path arrival time (ps)           3802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell88         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell88   1250   1250  2152810  RISE       1
\UART:BUART:rx_state_0\/main_10  macrocell81   2552   3802  2159355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_status_3\/main_7
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2159355p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3802
-------------------------------------   ---- 
End-of-path arrival time (ps)           3802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell88         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell88   1250   1250  2152810  RISE       1
\UART:BUART:rx_status_3\/main_7  macrocell89   2552   3802  2159355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell89         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_1\/main_4
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2159361p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3795
-------------------------------------   ---- 
End-of-path arrival time (ps)           3795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell88         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell88   1250   1250  2152810  RISE       1
\UART:BUART:pollcount_1\/main_4  macrocell87   2545   3795  2159361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_0\/main_3
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 2159361p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3795
-------------------------------------   ---- 
End-of-path arrival time (ps)           3795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell88         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell88   1250   1250  2152810  RISE       1
\UART:BUART:pollcount_0\/main_3  macrocell88   2545   3795  2159361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell88         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_last\/q
Path End       : \UART:BUART:rx_state_2\/main_9
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2159610p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell90         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_last\/q          macrocell90   1250   1250  2159610  RISE       1
\UART:BUART:rx_state_2\/main_9  macrocell84   2297   3547  2159610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_3\/q
Path End       : \UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 2162653p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3514
-------------------------------------   ---- 
End-of-path arrival time (ps)           3514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell89         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_status_3\/q       macrocell89    1250   1250  2162653  RISE       1
\UART:BUART:sRX:RxSts\/status_3  statusicell9   2264   3514  2162653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell9        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

