// Seed: 1424224360
module module_0 #(
    parameter id_4 = 32'd62
) (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire _id_4;
  always force id_1 = 1 & -1'b0;
  wire id_5;
  integer [id_4  -  1 : 1] id_6 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    output supply1 id_1,
    input uwire id_2,
    output tri0 id_3,
    output wor id_4,
    input supply1 id_5,
    input supply1 id_6,
    output supply0 id_7
    , id_11,
    input wire id_8,
    output supply0 id_9
);
  logic [1 : 1] id_12 = -1 ^ id_8, id_13;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_13
  );
endmodule
