Classic Timing Analyzer report for MUX
Tue Oct 22 16:19:59 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                  ;
+------------------------------+-------+---------------+-------------+----------------+-------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From           ; To          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+----------------+-------------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 11.132 ns   ; dir_addr_in[1] ; abus_out[3] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;                ;             ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+----------------+-------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------+
; tpd                                                                        ;
+-------+-------------------+-----------------+----------------+-------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From           ; To          ;
+-------+-------------------+-----------------+----------------+-------------+
; N/A   ; None              ; 11.132 ns       ; dir_addr_in[1] ; abus_out[3] ;
; N/A   ; None              ; 11.102 ns       ; dir_addr_in[1] ; abus_out[6] ;
; N/A   ; None              ; 11.046 ns       ; dir_addr_in[2] ; abus_out[3] ;
; N/A   ; None              ; 11.016 ns       ; dir_addr_in[2] ; abus_out[6] ;
; N/A   ; None              ; 10.583 ns       ; dir_addr_in[4] ; abus_out[3] ;
; N/A   ; None              ; 10.542 ns       ; dir_addr_in[0] ; abus_out[3] ;
; N/A   ; None              ; 10.512 ns       ; dir_addr_in[0] ; abus_out[6] ;
; N/A   ; None              ; 10.464 ns       ; dir_addr_in[3] ; abus_out[3] ;
; N/A   ; None              ; 10.434 ns       ; dir_addr_in[3] ; abus_out[6] ;
; N/A   ; None              ; 10.295 ns       ; dir_addr_in[4] ; abus_out[6] ;
; N/A   ; None              ; 10.253 ns       ; dir_addr_in[5] ; abus_out[3] ;
; N/A   ; None              ; 10.166 ns       ; dir_addr_in[6] ; abus_out[3] ;
; N/A   ; None              ; 10.095 ns       ; dir_addr_in[1] ; abus_out[8] ;
; N/A   ; None              ; 10.036 ns       ; ind_addr_in[6] ; abus_out[6] ;
; N/A   ; None              ; 10.009 ns       ; dir_addr_in[2] ; abus_out[8] ;
; N/A   ; None              ; 9.844 ns        ; dir_addr_in[5] ; abus_out[6] ;
; N/A   ; None              ; 9.786 ns        ; irp_in         ; abus_out[8] ;
; N/A   ; None              ; 9.759 ns        ; dir_addr_in[6] ; abus_out[6] ;
; N/A   ; None              ; 9.733 ns        ; ind_addr_in[3] ; abus_out[3] ;
; N/A   ; None              ; 9.660 ns        ; dir_addr_in[1] ; abus_out[2] ;
; N/A   ; None              ; 9.574 ns        ; dir_addr_in[2] ; abus_out[2] ;
; N/A   ; None              ; 9.563 ns        ; dir_addr_in[4] ; abus_out[8] ;
; N/A   ; None              ; 9.505 ns        ; dir_addr_in[0] ; abus_out[8] ;
; N/A   ; None              ; 9.427 ns        ; dir_addr_in[3] ; abus_out[8] ;
; N/A   ; None              ; 9.377 ns        ; rp_in[1]       ; abus_out[8] ;
; N/A   ; None              ; 9.216 ns        ; dir_addr_in[5] ; abus_out[8] ;
; N/A   ; None              ; 9.148 ns        ; dir_addr_in[6] ; abus_out[8] ;
; N/A   ; None              ; 9.145 ns        ; dir_addr_in[1] ; abus_out[1] ;
; N/A   ; None              ; 9.105 ns        ; dir_addr_in[4] ; abus_out[2] ;
; N/A   ; None              ; 9.070 ns        ; dir_addr_in[0] ; abus_out[2] ;
; N/A   ; None              ; 9.059 ns        ; dir_addr_in[2] ; abus_out[1] ;
; N/A   ; None              ; 8.992 ns        ; dir_addr_in[3] ; abus_out[2] ;
; N/A   ; None              ; 8.841 ns        ; dir_addr_in[1] ; abus_out[7] ;
; N/A   ; None              ; 8.793 ns        ; dir_addr_in[1] ; abus_out[4] ;
; N/A   ; None              ; 8.788 ns        ; dir_addr_in[1] ; abus_out[5] ;
; N/A   ; None              ; 8.781 ns        ; dir_addr_in[5] ; abus_out[2] ;
; N/A   ; None              ; 8.755 ns        ; dir_addr_in[2] ; abus_out[7] ;
; N/A   ; None              ; 8.719 ns        ; ind_addr_in[2] ; abus_out[2] ;
; N/A   ; None              ; 8.707 ns        ; dir_addr_in[2] ; abus_out[4] ;
; N/A   ; None              ; 8.702 ns        ; dir_addr_in[2] ; abus_out[5] ;
; N/A   ; None              ; 8.697 ns        ; dir_addr_in[1] ; abus_out[0] ;
; N/A   ; None              ; 8.690 ns        ; dir_addr_in[6] ; abus_out[2] ;
; N/A   ; None              ; 8.611 ns        ; dir_addr_in[2] ; abus_out[0] ;
; N/A   ; None              ; 8.596 ns        ; dir_addr_in[4] ; abus_out[1] ;
; N/A   ; None              ; 8.555 ns        ; dir_addr_in[0] ; abus_out[1] ;
; N/A   ; None              ; 8.516 ns        ; ind_addr_in[0] ; abus_out[0] ;
; N/A   ; None              ; 8.477 ns        ; dir_addr_in[3] ; abus_out[1] ;
; N/A   ; None              ; 8.314 ns        ; dir_addr_in[4] ; abus_out[4] ;
; N/A   ; None              ; 8.309 ns        ; dir_addr_in[4] ; abus_out[7] ;
; N/A   ; None              ; 8.308 ns        ; dir_addr_in[4] ; abus_out[5] ;
; N/A   ; None              ; 8.266 ns        ; dir_addr_in[5] ; abus_out[1] ;
; N/A   ; None              ; 8.251 ns        ; dir_addr_in[0] ; abus_out[7] ;
; N/A   ; None              ; 8.203 ns        ; dir_addr_in[0] ; abus_out[4] ;
; N/A   ; None              ; 8.198 ns        ; dir_addr_in[0] ; abus_out[5] ;
; N/A   ; None              ; 8.179 ns        ; dir_addr_in[6] ; abus_out[1] ;
; N/A   ; None              ; 8.173 ns        ; dir_addr_in[3] ; abus_out[7] ;
; N/A   ; None              ; 8.142 ns        ; dir_addr_in[4] ; abus_out[0] ;
; N/A   ; None              ; 8.125 ns        ; dir_addr_in[3] ; abus_out[4] ;
; N/A   ; None              ; 8.120 ns        ; dir_addr_in[3] ; abus_out[5] ;
; N/A   ; None              ; 8.107 ns        ; dir_addr_in[0] ; abus_out[0] ;
; N/A   ; None              ; 8.029 ns        ; dir_addr_in[3] ; abus_out[0] ;
; N/A   ; None              ; 7.967 ns        ; ind_addr_in[7] ; abus_out[7] ;
; N/A   ; None              ; 7.962 ns        ; dir_addr_in[5] ; abus_out[7] ;
; N/A   ; None              ; 7.904 ns        ; ind_addr_in[5] ; abus_out[5] ;
; N/A   ; None              ; 7.901 ns        ; dir_addr_in[6] ; abus_out[4] ;
; N/A   ; None              ; 7.895 ns        ; dir_addr_in[6] ; abus_out[5] ;
; N/A   ; None              ; 7.894 ns        ; dir_addr_in[6] ; abus_out[7] ;
; N/A   ; None              ; 7.818 ns        ; dir_addr_in[5] ; abus_out[0] ;
; N/A   ; None              ; 7.778 ns        ; ind_addr_in[1] ; abus_out[1] ;
; N/A   ; None              ; 7.743 ns        ; dir_addr_in[5] ; abus_out[4] ;
; N/A   ; None              ; 7.736 ns        ; dir_addr_in[5] ; abus_out[5] ;
; N/A   ; None              ; 7.727 ns        ; dir_addr_in[6] ; abus_out[0] ;
; N/A   ; None              ; 7.468 ns        ; ind_addr_in[4] ; abus_out[4] ;
; N/A   ; None              ; 7.283 ns        ; rp_in[0]       ; abus_out[7] ;
+-------+-------------------+-----------------+----------------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Oct 22 16:19:59 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MUX -c MUX --timing_analysis_only
Info: Longest tpd from source pin "dir_addr_in[1]" to destination pin "abus_out[3]" is 11.132 ns
    Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_W14; Fanout = 2; PIN Node = 'dir_addr_in[1]'
    Info: 2: + IC(4.436 ns) + CELL(0.357 ns) = 5.620 ns; Loc. = LCCOMB_X17_Y2_N2; Fanout = 9; COMB Node = 'Equal0~0'
    Info: 3: + IC(0.301 ns) + CELL(0.272 ns) = 6.193 ns; Loc. = LCCOMB_X17_Y2_N26; Fanout = 1; COMB Node = 'abus_out~3'
    Info: 4: + IC(2.997 ns) + CELL(1.942 ns) = 11.132 ns; Loc. = PIN_H14; Fanout = 0; PIN Node = 'abus_out[3]'
    Info: Total cell delay = 3.398 ns ( 30.52 % )
    Info: Total interconnect delay = 7.734 ns ( 69.48 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 174 megabytes
    Info: Processing ended: Tue Oct 22 16:19:59 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


