{"vcs1":{"timestamp_begin":1739098192.767251874, "rt":0.26, "ut":0.10, "st":0.11}}
{"vcselab":{"timestamp_begin":1739098193.104467226, "rt":0.25, "ut":0.14, "st":0.10}}
{"link":{"timestamp_begin":1739098193.411967680, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739098192.539496929}
{"VCS_COMP_START_TIME": 1739098192.539496929}
{"VCS_COMP_END_TIME": 1739098193.630169926}
{"VCS_USER_OPTIONS": "-sverilog tb_top.sv -o sim"}
{"vcs1": {"peak_mem": 265328}}
{"vcselab": {"peak_mem": 150352}}
