set_property SRC_FILE_INFO {cfile:C:/Users/soup/Documents/ESpecFirmware/Verilog/SPI_Tests/SPI_Tests.srcs/constrs_1/new/ADC_FMC_const.xdc rfile:../../../SPI_Tests.srcs/constrs_1/new/ADC_FMC_const.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K20 [get_ports spi_rtl_io1_io]; #K20
set_property src_info {type:XDC file:1 line:4 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K19 [get_ports {spi_rtl_ss_io[0]}]; #k19
set_property src_info {type:XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D21 [get_ports spi_rtl_sck_io]; #D21
set_property src_info {type:XDC file:1 line:6 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E21 [get_ports spi_rtl_io0_io]; #E21
set_property src_info {type:XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {IOSTANDARD LVDS_25 DIFF_TERM TRUE PACKAGE_PIN B19} [get_ports diff_clk_in_0_clk_p];
set_property src_info {type:XDC file:1 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {IOSTANDARD LVDS_25 PACKAGE_PIN N22 DIFF_TERM TRUE} [get_ports {data_in_from_pins_p_0[0]}];
set_property src_info {type:XDC file:1 line:15 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {IOSTANDARD LVDS_25 PACKAGE_PIN P20 DIFF_TERM TRUE} [get_ports {data_in_from_pins_p_0[1]}];
set_property src_info {type:XDC file:1 line:16 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {IOSTANDARD LVDS_25 PACKAGE_PIN G19 DIFF_TERM TRUE} [get_ports {data_in_from_pins_p_0[2]}];
set_property src_info {type:XDC file:1 line:17 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {IOSTANDARD LVDS_25 PACKAGE_PIN C17 DIFF_TERM TRUE} [get_ports {data_in_from_pins_p_0[3]}];
