// Seed: 4247413208
module module_0 (
    output wand id_0,
    output wire id_1,
    output wand id_2,
    input supply1 id_3
    , id_10,
    output wand id_4,
    input tri id_5,
    input tri1 id_6,
    output wor id_7,
    input tri id_8
);
  wire id_11;
endmodule
module module_1 (
    output supply0 id_0,
    input logic id_1,
    output supply1 id_2,
    input supply0 id_3,
    input tri1 id_4,
    output supply1 id_5,
    output supply0 id_6,
    input uwire id_7
);
  tri id_9, id_10, id_11;
  wor id_12;
  assign id_9 = 1;
  logic id_13;
  wire  id_14;
  module_0(
      id_2, id_6, id_5, id_3, id_2, id_7, id_3, id_6, id_3
  );
  assign id_12 = id_12;
  reg id_15;
  assign id_11 = 1'b0;
  wire id_16;
  initial begin
    id_15 <= id_13;
    #1
    for (id_13 = 1'b0; 1; id_12 = 1'b0 == $display) begin
      assume #1  (1 == id_1);
      id_6 = 1;
    end
  end
  wire id_17;
  assign id_13 = id_1;
endmodule
