Generate_Knowledge/modules/Conwaylife.v:1: error: Variable declaration in unnamed block requires SystemVerilog.
Module file path: Generate_Knowledge/modules/Conwaylife.v
Testbench file path: hdlbits_testbenches/Conwaylife_0_tb.v
Error during compilation: Command '['iverilog', '-o', 'Generate_Knowledge/simulations/Conwaylife_sim', 'Generate_Knowledge/modules/Conwaylife.v', 'hdlbits_testbenches/Conwaylife_0_tb.v']' returned non-zero exit status 1.
