package hardware
public

with AFDX_Properties;
with Bus_Properties;
with ARINC653;
with Buses;
with memories;
with processors;
with Buses::CAN;

------------------------------------------------------------------
-----------------------buses--------------------------------------
------------------------------------------------------------------
bus can extends Buses::CAN::CAN
end can;

--bus can_display extends buses::generic_bus
--end can_display;

virtual bus VL
	properties
	AFDX_Properties::AFDX_Frame_Size => AFDX_Properties::AFDX_Std_Frame_Size; 
--	AFDX_Properties::AFDX_Bandwidth_Allocation_Gap => 100 ms; 
	AFDX_Properties::AFDX_Tx_Jitter => AFDX_Properties::AFDX_Std_Tx_Jitter;
end VL;

virtual bus implementation VL.vl1 
	properties
	AFDX_properties::AFDX_Bandwidth_Allocation_Gap => 32 ms; 
--	AFDX_properties::Latency_Constraint => 1 ms;
end VL.vl1;

virtual bus implementation VL.vl2 
	properties
	AFDX_properties::AFDX_Bandwidth_Allocation_Gap => 8 ms; 
--	AFDX_properties::Latency_Constraint => 1 ms;
end VL.vl2;

virtual bus implementation VL.vl3 
	properties
	AFDX_properties::AFDX_Bandwidth_Allocation_Gap => 16 ms; 
--	AFDX_properties::Latency_Constraint => 1 ms;
end VL.vl3;

virtual bus implementation VL.vl4 
	properties
	AFDX_properties::AFDX_Bandwidth_Allocation_Gap => 64 ms; 
--	AFDX_properties::Latency_Constraint => 1 ms;
end VL.vl4;

virtual bus implementation VL.vl5 
	properties
	AFDX_properties::AFDX_Bandwidth_Allocation_Gap => 32 ms; 
--	AFDX_properties::Latency_Constraint => 1 ms;
end VL.vl5;

virtual bus implementation VL.vl6 
	properties
	AFDX_properties::AFDX_Bandwidth_Allocation_Gap => 32 ms; 
--	AFDX_properties::Latency_Constraint => 1 ms;
end VL.vl6;

bus physical_afdx_link
	properties
	Bus_Properties::Bandwidth=>AFDX_Properties::AFDX_Std_Bandwidth;
	Bus_Properties::Channel_Type=>Full_Duplex;
end physical_afdx_link;

bus implementation physical_afdx_link.impl
	subcomponents
	VL1: virtual bus VL.vl1;
	VL2: virtual bus VL.vl2;
	VL3: virtual bus VL.vl3;
	VL4: virtual bus VL.vl4;
	VL5: virtual bus VL.vl5;
	VL6: virtual bus VL.vl6;
	properties
	Source_Text     => ("routing_table.xls");
end physical_afdx_link.impl;

device afdx_switch
features
	afdx_access  : requires bus access physical_afdx_link;
	properties
	AFDX_Properties::AFDX_Sw_Delay=>AFDX_Properties::AFDX_Std_Sw_Delay;
	-- internal memory size 
end afdx_switch;

------------------------------------------------------------------
-----------------------memories-----------------------------------
------------------------------------------------------------------

memory mainmemory extends memories::ROM 
end mainmemory;

memory memchunk extends memories::ROM 
end memchunk;

-------------------------------------------------------------------
----------------------processor------------------------------------
-------------------------------------------------------------------

virtual processor partition_runtime
	properties
		Scheduling_Protocol => (POSIX_1003_HIGHEST_PRIORITY_FIRST_PROTOCOL);
--		Preemptive_Scheduler => true;
end partition_runtime;

processor arinckernel extends processors::Generic_CPU
end arinckernel;

processor implementation arinckernel.m1
	subcomponents
	partition_KU1 : virtual processor partition_runtime;
	partition_MFD1 : virtual processor partition_runtime;
	properties
	ARINC653::Module_Major_Frame => 50ms;
	ARINC653::Partition_Slots => (25ms, 25ms);
	ARINC653::Slots_Allocation => ( reference (partition_KU1), 
									reference (partition_MFD1));
end arinckernel.m1;

processor implementation arinckernel.m2
	subcomponents
	partition_FM1 : virtual processor partition_runtime;
	properties
	ARINC653::Module_Major_Frame => 60ms;
	ARINC653::Partition_Slots => (30ms, 30ms);
	ARINC653::Slots_Allocation => (reference (partition_FM1));
end arinckernel.m2;

processor implementation arinckernel.m3
	subcomponents
	partition_ADIRU1 : virtual processor partition_runtime;
	properties
	ARINC653::Module_Major_Frame => 60ms;
	ARINC653::Partition_Slots => (30ms, 30ms);
	ARINC653::Slots_Allocation => (reference (partition_ADIRU1));
end arinckernel.m3;

processor implementation arinckernel.m4
	subcomponents
	partition_NDB : virtual processor partition_runtime;
	properties
	ARINC653::Module_Major_Frame => 100ms;
	ARINC653::Partition_Slots => (20ms,80ms);
	ARINC653::Slots_Allocation => (reference (partition_NDB));
end arinckernel.m4;

processor implementation arinckernel.m5
	subcomponents
	partition_FCS : virtual processor partition_runtime;
	properties
	ARINC653::Module_Major_Frame => 20ms;
	ARINC653::Partition_Slots => (20ms);
	ARINC653::Slots_Allocation => (reference (partition_FCS));
end arinckernel.m5;

memory implementation mainmemory.m1
	subcomponents
	mem_ku1 : memory memchunk;
	mem_mfd1 : memory memchunk;
end mainmemory.m1;

memory implementation mainmemory.m2
	subcomponents
	mem_fm1 : memory memchunk;
end mainmemory.m2;

memory implementation mainmemory.m3
	subcomponents
	mem_adiru1 : memory memchunk;
end mainmemory.m3;

memory implementation mainmemory.m4
	subcomponents
	mem_ndb : memory memchunk;
end mainmemory.m4;

memory implementation mainmemory.m5
	subcomponents
	mem_fcs : memory memchunk;
end mainmemory.m5;

end hardware;
