Reading of vector values from input file completed. Simulation started.
Simulation ended after                   35 cycles (no expected outputs specified).

- HLS_output//simulation/testbench_main_tb.v:314: Verilog $finish
