INFO: [VRFC 10-163] Analyzing VHDL file "C:/BSUIR/7semestr/apcu/lab3/lab2/lab2.srcs/sim_1/new/counter_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter_sim
