--------------------------------------------------------------------------------
Release 13.4 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml TOP.twx TOP.ncd -o TOP.twr TOP.pcf -ucf TOP.ucf

Design file:              TOP.ncd
Physical constraint file: TOP.pcf
Device,package,speed:     xc3s200a,ft256,-5 (PRODUCTION 1.42 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clkin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkin          |    3.671|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock se1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
se1            |    1.595|         |    1.601|         |
se10           |    1.595|         |    1.601|         |
se100          |    1.595|         |    1.601|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock se10
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
se1            |    1.595|         |    1.601|         |
se10           |    1.595|         |    1.601|         |
se100          |    1.595|         |    1.601|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock se100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
se1            |    1.595|         |    1.601|         |
se10           |    1.595|         |    1.601|         |
se100          |    1.595|         |    1.601|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock testsignal
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
se1            |    6.480|         |         |         |
se10           |    6.480|         |         |         |
se100          |    6.480|         |         |         |
testsignal     |    4.371|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
se1            |dp             |    9.902|
se1            |led<0>         |   12.604|
se1            |led<1>         |   12.553|
se1            |led<2>         |   13.391|
se1            |led<3>         |   12.951|
se1            |led<4>         |   14.335|
se1            |led<5>         |   14.612|
se1            |led<6>         |   12.781|
se10           |dp             |   10.037|
se10           |led<0>         |   12.600|
se10           |led<1>         |   12.549|
se10           |led<2>         |   13.387|
se10           |led<3>         |   12.947|
se10           |led<4>         |   14.331|
se10           |led<5>         |   14.608|
se10           |led<6>         |   12.777|
se100          |dp             |    9.052|
---------------+---------------+---------+


Analysis completed Thu Sep 14 15:30:15 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 125 MB



