m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/Pablo/Desktop/TFG/CHS/Anyadir_perifericos/AvalonUARTQsys/testbench/AvalonUARTQsys_tb/simulation
valtera_avalon_clock_source
DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
DXx25 altera_common_sv_packages 13 verbosity_pkg 0 22 @K[BQM?ZX1AGSokf_C_>V0
!s110 1621536568
!i10b 1
!s100 g7U>YPHMEA_[CDVd`Y::l0
IC9=iPgGjIZ0Z38fNnBf6W1
VDg1SIo80bB@j0V0VzS_@n1
!s105 altera_avalon_clock_source_sv_unit
S1
dF:/Datos/Doumentos/GitHub/UART/AvalonUARTQsys/testbench/AvalonUARTQsys_tb/simulation
w1621535327
8../../AvalonUARTQsys_tb/simulation/submodules/altera_avalon_clock_source.sv
F../../AvalonUARTQsys_tb/simulation/submodules/altera_avalon_clock_source.sv
L0 23
OV;L;10.5b;63
r1
!s85 0
31
!s108 1621536568.000000
!s107 ../../AvalonUARTQsys_tb/simulation/submodules/altera_avalon_clock_source.sv|
!s90 -reportprogress|300|-sv|../../AvalonUARTQsys_tb/simulation/submodules/altera_avalon_clock_source.sv|-L|altera_common_sv_packages|-work|AvalonUARTQsys_inst_clk_bfm|
!i113 1
o-sv -L altera_common_sv_packages -work AvalonUARTQsys_inst_clk_bfm
tCvgOpt 0
