#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Jan  8 11:59:57 2019
# Process ID: 18256
# Current directory: H:/Vivado/FPGA_Communicate_Base/lab1_DDS_Design/lab_dds_block_ram/lab_dds/lab_dds.runs/synth_1
# Command line: vivado.exe -log dds_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source dds_top.tcl
# Log file: H:/Vivado/FPGA_Communicate_Base/lab1_DDS_Design/lab_dds_block_ram/lab_dds/lab_dds.runs/synth_1/dds_top.vds
# Journal file: H:/Vivado/FPGA_Communicate_Base/lab1_DDS_Design/lab_dds_block_ram/lab_dds/lab_dds.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source dds_top.tcl -notrace
Command: synth_design -top dds_top -part xc7z015iclg485-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z015i'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z015i'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12696 
WARNING: [Synth 8-2611] redeclaration of ansi port mux is not allowed [H:/Vivado/FPGA_Communicate_Base/lab1_DDS_Design/lab_dds_block_ram/lab_dds/lab_dds.srcs/sources_1/new/dds_design.v:47]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 392.145 ; gain = 112.391
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'dds_top' [H:/Vivado/FPGA_Communicate_Base/lab1_DDS_Design/lab_dds_block_ram/lab_dds/lab_dds.srcs/sources_1/new/dds_design.v:23]
INFO: [Synth 8-638] synthesizing module 'blk_mem_sin' [H:/Vivado/FPGA_Communicate_Base/lab1_DDS_Design/lab_dds_block_ram/lab_dds/lab_dds.runs/synth_1/.Xil/Vivado-18256-NingHeChuan/realtime/blk_mem_sin_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_sin' (1#1) [H:/Vivado/FPGA_Communicate_Base/lab1_DDS_Design/lab_dds_block_ram/lab_dds/lab_dds.runs/synth_1/.Xil/Vivado-18256-NingHeChuan/realtime/blk_mem_sin_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'blk_mem_cos' [H:/Vivado/FPGA_Communicate_Base/lab1_DDS_Design/lab_dds_block_ram/lab_dds/lab_dds.runs/synth_1/.Xil/Vivado-18256-NingHeChuan/realtime/blk_mem_cos_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_cos' (2#1) [H:/Vivado/FPGA_Communicate_Base/lab1_DDS_Design/lab_dds_block_ram/lab_dds/lab_dds.runs/synth_1/.Xil/Vivado-18256-NingHeChuan/realtime/blk_mem_cos_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'blk_mem_square' [H:/Vivado/FPGA_Communicate_Base/lab1_DDS_Design/lab_dds_block_ram/lab_dds/lab_dds.runs/synth_1/.Xil/Vivado-18256-NingHeChuan/realtime/blk_mem_square_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_square' (3#1) [H:/Vivado/FPGA_Communicate_Base/lab1_DDS_Design/lab_dds_block_ram/lab_dds/lab_dds.runs/synth_1/.Xil/Vivado-18256-NingHeChuan/realtime/blk_mem_square_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'blk_mem_triangular' [H:/Vivado/FPGA_Communicate_Base/lab1_DDS_Design/lab_dds_block_ram/lab_dds/lab_dds.runs/synth_1/.Xil/Vivado-18256-NingHeChuan/realtime/blk_mem_triangular_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_triangular' (4#1) [H:/Vivado/FPGA_Communicate_Base/lab1_DDS_Design/lab_dds_block_ram/lab_dds/lab_dds.runs/synth_1/.Xil/Vivado-18256-NingHeChuan/realtime/blk_mem_triangular_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'Mux_DDS' [H:/Vivado/FPGA_Communicate_Base/lab1_DDS_Design/lab_dds_block_ram/lab_dds/lab_dds.srcs/sources_1/new/Mux_DDS.v:23]
INFO: [Synth 8-256] done synthesizing module 'Mux_DDS' (5#1) [H:/Vivado/FPGA_Communicate_Base/lab1_DDS_Design/lab_dds_block_ram/lab_dds/lab_dds.srcs/sources_1/new/Mux_DDS.v:23]
INFO: [Synth 8-638] synthesizing module 'DA_5428' [H:/Vivado/FPGA_Communicate_Base/lab1_DDS_Design/lab_dds_block_ram/lab_dds/lab_dds.srcs/sources_1/new/DA_5428.v:23]
	Parameter Ndata bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DA_5428' (6#1) [H:/Vivado/FPGA_Communicate_Base/lab1_DDS_Design/lab_dds_block_ram/lab_dds/lab_dds.srcs/sources_1/new/DA_5428.v:23]
WARNING: [Synth 8-689] width (12) of port connection 'm_axis_data_tdata' does not match port width (32) of module 'DA_5428' [H:/Vivado/FPGA_Communicate_Base/lab1_DDS_Design/lab_dds_block_ram/lab_dds/lab_dds.srcs/sources_1/new/dds_design.v:119]
INFO: [Synth 8-256] done synthesizing module 'dds_top' (7#1) [H:/Vivado/FPGA_Communicate_Base/lab1_DDS_Design/lab_dds_block_ram/lab_dds/lab_dds.srcs/sources_1/new/dds_design.v:23]
WARNING: [Synth 8-3331] design DA_5428 has unconnected port m_axis_data_tvalid
WARNING: [Synth 8-3331] design DA_5428 has unconnected port m_axis_data_tdata[31]
WARNING: [Synth 8-3331] design DA_5428 has unconnected port m_axis_data_tdata[30]
WARNING: [Synth 8-3331] design DA_5428 has unconnected port m_axis_data_tdata[29]
WARNING: [Synth 8-3331] design DA_5428 has unconnected port m_axis_data_tdata[28]
WARNING: [Synth 8-3331] design DA_5428 has unconnected port m_axis_data_tdata[27]
WARNING: [Synth 8-3331] design DA_5428 has unconnected port m_axis_data_tdata[26]
WARNING: [Synth 8-3331] design DA_5428 has unconnected port m_axis_data_tdata[25]
WARNING: [Synth 8-3331] design DA_5428 has unconnected port m_axis_data_tdata[24]
WARNING: [Synth 8-3331] design DA_5428 has unconnected port m_axis_data_tdata[23]
WARNING: [Synth 8-3331] design DA_5428 has unconnected port m_axis_data_tdata[22]
WARNING: [Synth 8-3331] design DA_5428 has unconnected port m_axis_data_tdata[21]
WARNING: [Synth 8-3331] design DA_5428 has unconnected port m_axis_data_tdata[20]
WARNING: [Synth 8-3331] design DA_5428 has unconnected port m_axis_data_tdata[19]
WARNING: [Synth 8-3331] design DA_5428 has unconnected port m_axis_data_tdata[18]
WARNING: [Synth 8-3331] design DA_5428 has unconnected port m_axis_data_tdata[17]
WARNING: [Synth 8-3331] design DA_5428 has unconnected port m_axis_data_tdata[16]
WARNING: [Synth 8-3331] design DA_5428 has unconnected port m_axis_data_tdata[15]
WARNING: [Synth 8-3331] design DA_5428 has unconnected port m_axis_data_tdata[14]
WARNING: [Synth 8-3331] design DA_5428 has unconnected port m_axis_data_tdata[13]
WARNING: [Synth 8-3331] design DA_5428 has unconnected port m_axis_data_tdata[12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 423.066 ; gain = 143.313
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 423.066 ; gain = 143.313
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z015iclg485-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [H:/Vivado/FPGA_Communicate_Base/lab1_DDS_Design/lab_dds_block_ram/lab_dds/lab_dds.runs/synth_1/.Xil/Vivado-18256-NingHeChuan/dcp4/blk_mem_gen_0_in_context.xdc] for cell 'blk_mem_triangular_inst'
Finished Parsing XDC File [H:/Vivado/FPGA_Communicate_Base/lab1_DDS_Design/lab_dds_block_ram/lab_dds/lab_dds.runs/synth_1/.Xil/Vivado-18256-NingHeChuan/dcp4/blk_mem_gen_0_in_context.xdc] for cell 'blk_mem_triangular_inst'
Parsing XDC File [H:/Vivado/FPGA_Communicate_Base/lab1_DDS_Design/lab_dds_block_ram/lab_dds/lab_dds.runs/synth_1/.Xil/Vivado-18256-NingHeChuan/dcp5/blk_mem_gen_0_in_context.xdc] for cell 'blk_mem_square_inst'
Finished Parsing XDC File [H:/Vivado/FPGA_Communicate_Base/lab1_DDS_Design/lab_dds_block_ram/lab_dds/lab_dds.runs/synth_1/.Xil/Vivado-18256-NingHeChuan/dcp5/blk_mem_gen_0_in_context.xdc] for cell 'blk_mem_square_inst'
Parsing XDC File [H:/Vivado/FPGA_Communicate_Base/lab1_DDS_Design/lab_dds_block_ram/lab_dds/lab_dds.runs/synth_1/.Xil/Vivado-18256-NingHeChuan/dcp6/blk_mem_sin_in_context.xdc] for cell 'blk_mem_sin_inst'
Finished Parsing XDC File [H:/Vivado/FPGA_Communicate_Base/lab1_DDS_Design/lab_dds_block_ram/lab_dds/lab_dds.runs/synth_1/.Xil/Vivado-18256-NingHeChuan/dcp6/blk_mem_sin_in_context.xdc] for cell 'blk_mem_sin_inst'
Parsing XDC File [H:/Vivado/FPGA_Communicate_Base/lab1_DDS_Design/lab_dds_block_ram/lab_dds/lab_dds.runs/synth_1/.Xil/Vivado-18256-NingHeChuan/dcp7/blk_mem_cos_in_context.xdc] for cell 'blk_mem_cos_inst'
Finished Parsing XDC File [H:/Vivado/FPGA_Communicate_Base/lab1_DDS_Design/lab_dds_block_ram/lab_dds/lab_dds.runs/synth_1/.Xil/Vivado-18256-NingHeChuan/dcp7/blk_mem_cos_in_context.xdc] for cell 'blk_mem_cos_inst'
Parsing XDC File [H:/Vivado/FPGA_Communicate_Base/lab1_DDS_Design/lab_dds_block_ram/lab_dds/lab_dds.srcs/constrs_1/new/dds_tp.xdc]
Finished Parsing XDC File [H:/Vivado/FPGA_Communicate_Base/lab1_DDS_Design/lab_dds_block_ram/lab_dds/lab_dds.srcs/constrs_1/new/dds_tp.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [H:/Vivado/FPGA_Communicate_Base/lab1_DDS_Design/lab_dds_block_ram/lab_dds/lab_dds.srcs/constrs_1/new/dds_tp.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/dds_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/dds_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [H:/Vivado/FPGA_Communicate_Base/lab1_DDS_Design/lab_dds_block_ram/lab_dds/lab_dds.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [H:/Vivado/FPGA_Communicate_Base/lab1_DDS_Design/lab_dds_block_ram/lab_dds/lab_dds.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 783.965 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 783.965 ; gain = 504.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z015iclg485-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 783.965 ; gain = 504.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for blk_mem_cos_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for blk_mem_sin_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for blk_mem_square_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for blk_mem_triangular_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 783.965 ; gain = 504.211
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "rst_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rst" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element fcnt_reg was removed.  [H:/Vivado/FPGA_Communicate_Base/lab1_DDS_Design/lab_dds_block_ram/lab_dds/lab_dds.srcs/sources_1/new/dds_design.v:67]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 783.965 ; gain = 504.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dds_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Mux_DDS 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
Module DA_5428 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 160 (col length:60)
BRAMs: 190 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "rst_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rst" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element fcnt_reg was removed.  [H:/Vivado/FPGA_Communicate_Base/lab1_DDS_Design/lab_dds_block_ram/lab_dds/lab_dds.srcs/sources_1/new/dds_design.v:67]
WARNING: [Synth 8-3917] design dds_top has port out_da_wr_0 driven by constant 0
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DA_inst/DAC_A_B_s_reg )
WARNING: [Synth 8-3332] Sequential element (fcnt_reg[0]) is unused and will be removed from module dds_top.
WARNING: [Synth 8-3332] Sequential element (fcnt_reg[1]) is unused and will be removed from module dds_top.
WARNING: [Synth 8-3332] Sequential element (fcnt_reg[2]) is unused and will be removed from module dds_top.
WARNING: [Synth 8-3332] Sequential element (DA_inst/DAC_A_B_s_reg) is unused and will be removed from module dds_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 783.965 ; gain = 504.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 783.965 ; gain = 504.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 783.965 ; gain = 504.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 802.441 ; gain = 522.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 802.441 ; gain = 522.688
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 802.441 ; gain = 522.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 802.441 ; gain = 522.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 802.441 ; gain = 522.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 802.441 ; gain = 522.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 802.441 ; gain = 522.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |blk_mem_sin        |         1|
|2     |blk_mem_cos        |         1|
|3     |blk_mem_square     |         1|
|4     |blk_mem_triangular |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |blk_mem_cos        |     1|
|2     |blk_mem_sin        |     1|
|3     |blk_mem_square     |     1|
|4     |blk_mem_triangular |     1|
|5     |BUFG               |     1|
|6     |CARRY4             |    19|
|7     |LUT1               |    14|
|8     |LUT4               |     7|
|9     |LUT5               |     4|
|10    |LUT6               |    13|
|11    |FDCE               |    41|
|12    |FDRE               |    33|
|13    |IBUF               |     3|
|14    |OBUF               |    15|
+------+-------------------+------+

Report Instance Areas: 
+------+---------------+--------+------+
|      |Instance       |Module  |Cells |
+------+---------------+--------+------+
|1     |top            |        |   198|
|2     |  DA_inst      |DA_5428 |    13|
|3     |  Mux_DDS_inst |Mux_DDS |    12|
+------+---------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 802.441 ; gain = 522.688
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 802.441 ; gain = 161.789
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 802.441 ; gain = 522.688
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 808.691 ; gain = 540.406
INFO: [Common 17-1381] The checkpoint 'H:/Vivado/FPGA_Communicate_Base/lab1_DDS_Design/lab_dds_block_ram/lab_dds/lab_dds.runs/synth_1/dds_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dds_top_utilization_synth.rpt -pb dds_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 808.691 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jan  8 12:00:34 2019...
