*
*---- act defproc: cell::g_0x3<> -----
* raw ports:  in[0] out
*
.subckt _8_8cell_8_8g_0x3 in_20_3 out
*.PININFO in_20_3:I out:O
*.POWER VDD Vdd
*.POWER GND GND
*.POWER NSUB GND
*.POWER PSUB Vdd
*
* --- node flags ---
*
* out (state-holding): pup_reff=-1; pdn_reff=0.2
*
* --- end node flags ---
*
M0_ #fb4# out Vdd Vdd pch W=0.15U L=0.06U
M1_keeper out #fb4# Vdd Vdd pch W=0.12U L=0.09U
M2_ out in_20_3 GND GND nhvt W=0.3U L=0.06U
M3_ #fb4# out GND GND nch W=0.15U L=0.06U
M4_keeper out #fb4# GND GND nch W=0.12U L=0.06U
.ends
*---- end of process: g_0x3<> -----
.subckt foo a b
xcpx1 c d _8_8cell_8_8g_0x3
xcpx0 a b _8_8cell_8_8g_0x3
.ends
