#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffe0546ce0 .scope module, "adder" "adder" 2 18;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "y"
o0x7fd96bd30018 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fffe0548c70_0 .net "a", 31 0, o0x7fd96bd30018;  0 drivers
o0x7fd96bd30048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fffe0548d70_0 .net "b", 31 0, o0x7fd96bd30048;  0 drivers
v0x7fffe0548560_0 .net "y", 31 0, L_0x7fffe0581340;  1 drivers
L_0x7fffe0581340 .arith/sum 32, o0x7fd96bd30018, o0x7fd96bd30048;
S_0x7fffe0543f10 .scope module, "testbench" "testbench" 3 2;
 .timescale 0 0;
v0x7fffe0580fe0_0 .var "clk", 0 0;
v0x7fffe05810a0_0 .net "dataadr", 31 0, L_0x7fffe0582270;  1 drivers
v0x7fffe0581160_0 .net "memwrite", 0 0, L_0x7fffe05814f0;  1 drivers
v0x7fffe0581200_0 .var "reset", 0 0;
v0x7fffe05812a0_0 .net "writedata", 31 0, v0x7fffe05764c0_0;  1 drivers
E_0x7fffe04e4fb0 .event negedge, v0x7fffe056f530_0;
S_0x7fffe056e320 .scope module, "dut" "top" 3 11, 4 4 0, S_0x7fffe0543f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "writedata"
    .port_info 3 /OUTPUT 32 "adr"
    .port_info 4 /OUTPUT 1 "memwrite"
v0x7fffe0580a00_0 .net "adr", 31 0, L_0x7fffe0582270;  alias, 1 drivers
v0x7fffe0580b70_0 .net "clk", 0 0, v0x7fffe0580fe0_0;  1 drivers
v0x7fffe0580c30_0 .net "memwrite", 0 0, L_0x7fffe05814f0;  alias, 1 drivers
v0x7fffe0580d60_0 .net "readdata", 31 0, L_0x7fffe0595450;  1 drivers
v0x7fffe0580e00_0 .net "reset", 0 0, v0x7fffe0581200_0;  1 drivers
v0x7fffe0580ea0_0 .net "writedata", 31 0, v0x7fffe05764c0_0;  alias, 1 drivers
S_0x7fffe056e510 .scope module, "mem" "mem" 4 13, 5 1 0, S_0x7fffe056e320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we"
    .port_info 2 /INPUT 32 "a"
    .port_info 3 /INPUT 32 "wd"
    .port_info 4 /OUTPUT 32 "rd"
v0x7fffe0548660 .array "RAM", 100 0, 7 0;
v0x7fffe054ca70_0 .net *"_s0", 7 0, L_0x7fffe0594830;  1 drivers
v0x7fffe054cb10_0 .net *"_s10", 32 0, L_0x7fffe0594a10;  1 drivers
v0x7fffe04ec0f0_0 .net *"_s12", 7 0, L_0x7fffe0594c10;  1 drivers
v0x7fffe056e8a0_0 .net *"_s14", 32 0, L_0x7fffe0594cb0;  1 drivers
L_0x7fd96bce0450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffe056e9d0_0 .net *"_s17", 0 0, L_0x7fd96bce0450;  1 drivers
L_0x7fd96bce0498 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fffe056eab0_0 .net/2u *"_s18", 32 0, L_0x7fd96bce0498;  1 drivers
v0x7fffe056eb90_0 .net *"_s2", 7 0, L_0x7fffe05948d0;  1 drivers
v0x7fffe056ec70_0 .net *"_s20", 32 0, L_0x7fffe0594ef0;  1 drivers
v0x7fffe056ed50_0 .net *"_s22", 7 0, L_0x7fffe0595080;  1 drivers
v0x7fffe056ee30_0 .net *"_s24", 32 0, L_0x7fffe0595170;  1 drivers
L_0x7fd96bce04e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffe056ef10_0 .net *"_s27", 0 0, L_0x7fd96bce04e0;  1 drivers
L_0x7fd96bce0528 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7fffe056eff0_0 .net/2u *"_s28", 32 0, L_0x7fd96bce0528;  1 drivers
v0x7fffe056f0d0_0 .net *"_s30", 32 0, L_0x7fffe0595260;  1 drivers
v0x7fffe056f1b0_0 .net *"_s4", 32 0, L_0x7fffe0594970;  1 drivers
L_0x7fd96bce03c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffe056f290_0 .net *"_s7", 0 0, L_0x7fd96bce03c0;  1 drivers
L_0x7fd96bce0408 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fffe056f370_0 .net/2u *"_s8", 32 0, L_0x7fd96bce0408;  1 drivers
v0x7fffe056f450_0 .net "a", 31 0, L_0x7fffe0582270;  alias, 1 drivers
v0x7fffe056f530_0 .net "clk", 0 0, v0x7fffe0580fe0_0;  alias, 1 drivers
v0x7fffe056f5f0_0 .net "rd", 31 0, L_0x7fffe0595450;  alias, 1 drivers
v0x7fffe056f6d0_0 .net "wd", 31 0, v0x7fffe05764c0_0;  alias, 1 drivers
v0x7fffe056f7b0_0 .net "we", 0 0, L_0x7fffe05814f0;  alias, 1 drivers
E_0x7fffe04d75e0 .event posedge, v0x7fffe056f530_0;
L_0x7fffe0594830 .array/port v0x7fffe0548660, L_0x7fffe0582270;
L_0x7fffe05948d0 .array/port v0x7fffe0548660, L_0x7fffe0594a10;
L_0x7fffe0594970 .concat [ 32 1 0 0], L_0x7fffe0582270, L_0x7fd96bce03c0;
L_0x7fffe0594a10 .arith/sum 33, L_0x7fffe0594970, L_0x7fd96bce0408;
L_0x7fffe0594c10 .array/port v0x7fffe0548660, L_0x7fffe0594ef0;
L_0x7fffe0594cb0 .concat [ 32 1 0 0], L_0x7fffe0582270, L_0x7fd96bce0450;
L_0x7fffe0594ef0 .arith/sum 33, L_0x7fffe0594cb0, L_0x7fd96bce0498;
L_0x7fffe0595080 .array/port v0x7fffe0548660, L_0x7fffe0595260;
L_0x7fffe0595170 .concat [ 32 1 0 0], L_0x7fffe0582270, L_0x7fd96bce04e0;
L_0x7fffe0595260 .arith/sum 33, L_0x7fffe0595170, L_0x7fd96bce0528;
L_0x7fffe0595450 .concat [ 8 8 8 8], L_0x7fffe0595080, L_0x7fffe0594c10, L_0x7fffe05948d0, L_0x7fffe0594830;
S_0x7fffe056f910 .scope module, "mips" "mips" 4 10, 6 4 0, S_0x7fffe056e320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "adr"
    .port_info 3 /OUTPUT 32 "writedata"
    .port_info 4 /OUTPUT 1 "memwrite"
    .port_info 5 /INPUT 32 "readdata"
v0x7fffe0574210_0 .net "adr", 31 0, L_0x7fffe0582270;  alias, 1 drivers
v0x7fffe057f8c0_0 .net "alucontrol", 2 0, v0x7fffe0570150_0;  1 drivers
v0x7fffe057f980_0 .net "alusrca", 0 0, L_0x7fffe0581760;  1 drivers
v0x7fffe057fa20_0 .net "alusrcb", 1 0, L_0x7fffe0581bd0;  1 drivers
v0x7fffe057fac0_0 .net "clk", 0 0, v0x7fffe0580fe0_0;  alias, 1 drivers
v0x7fffe057fb60_0 .net "funct", 5 0, L_0x7fffe0582140;  1 drivers
v0x7fffe057fc20_0 .net "iord", 0 0, L_0x7fffe05818e0;  1 drivers
v0x7fffe057fd50_0 .net "irwrite", 0 0, L_0x7fffe0581590;  1 drivers
v0x7fffe057fe80_0 .net "memtoreg", 0 0, L_0x7fffe0581980;  1 drivers
v0x7fffe0580040_0 .net "memwrite", 0 0, L_0x7fffe05814f0;  alias, 1 drivers
v0x7fffe05800e0_0 .net "op", 5 0, L_0x7fffe0581ff0;  1 drivers
v0x7fffe05801a0_0 .net "pcen", 0 0, L_0x7fffe0581ef0;  1 drivers
v0x7fffe0580240_0 .net "pcsrc", 1 0, L_0x7fffe0581cd0;  1 drivers
v0x7fffe0580390_0 .net "readdata", 31 0, L_0x7fffe0595450;  alias, 1 drivers
v0x7fffe05804e0_0 .net "regdst", 0 0, L_0x7fffe0581b30;  1 drivers
v0x7fffe0580610_0 .net "regwrite", 0 0, L_0x7fffe0581630;  1 drivers
v0x7fffe0580740_0 .net "reset", 0 0, v0x7fffe0581200_0;  alias, 1 drivers
v0x7fffe05807e0_0 .net "writedata", 31 0, v0x7fffe05764c0_0;  alias, 1 drivers
v0x7fffe05808a0_0 .net "zero", 0 0, v0x7fffe0575170_0;  1 drivers
S_0x7fffe056fb50 .scope module, "c" "controller" 6 15, 7 4 0, S_0x7fffe056f910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 6 "op"
    .port_info 3 /INPUT 6 "funct"
    .port_info 4 /INPUT 1 "zero"
    .port_info 5 /OUTPUT 1 "pcen"
    .port_info 6 /OUTPUT 1 "memwrite"
    .port_info 7 /OUTPUT 1 "irwrite"
    .port_info 8 /OUTPUT 1 "regwrite"
    .port_info 9 /OUTPUT 1 "alusrca"
    .port_info 10 /OUTPUT 1 "iord"
    .port_info 11 /OUTPUT 1 "memtoreg"
    .port_info 12 /OUTPUT 1 "regdst"
    .port_info 13 /OUTPUT 2 "alusrcb"
    .port_info 14 /OUTPUT 2 "pcsrc"
    .port_info 15 /OUTPUT 3 "alucontrol"
L_0x7fffe0581e80 .functor AND 1, L_0x7fffe0581800, v0x7fffe0575170_0, C4<1>, C4<1>;
L_0x7fffe0581ef0 .functor OR 1, L_0x7fffe0581450, L_0x7fffe0581e80, C4<0>, C4<0>;
v0x7fffe0572e60_0 .net *"_s0", 0 0, L_0x7fffe0581e80;  1 drivers
v0x7fffe0572f60_0 .net "alucontrol", 2 0, v0x7fffe0570150_0;  alias, 1 drivers
v0x7fffe0573050_0 .net "aluop", 2 0, L_0x7fffe0581d70;  1 drivers
v0x7fffe0573120_0 .net "alusrca", 0 0, L_0x7fffe0581760;  alias, 1 drivers
v0x7fffe05731c0_0 .net "alusrcb", 1 0, L_0x7fffe0581bd0;  alias, 1 drivers
v0x7fffe05732b0_0 .net "branch", 0 0, L_0x7fffe0581800;  1 drivers
v0x7fffe0573380_0 .net "clk", 0 0, v0x7fffe0580fe0_0;  alias, 1 drivers
v0x7fffe0573470_0 .net "funct", 5 0, L_0x7fffe0582140;  alias, 1 drivers
v0x7fffe0573510_0 .net "iord", 0 0, L_0x7fffe05818e0;  alias, 1 drivers
v0x7fffe05735e0_0 .net "irwrite", 0 0, L_0x7fffe0581590;  alias, 1 drivers
v0x7fffe05736b0_0 .net "memtoreg", 0 0, L_0x7fffe0581980;  alias, 1 drivers
v0x7fffe0573780_0 .net "memwrite", 0 0, L_0x7fffe05814f0;  alias, 1 drivers
v0x7fffe0573820_0 .net "op", 5 0, L_0x7fffe0581ff0;  alias, 1 drivers
v0x7fffe05738c0_0 .net "pcen", 0 0, L_0x7fffe0581ef0;  alias, 1 drivers
v0x7fffe0573960_0 .net "pcsrc", 1 0, L_0x7fffe0581cd0;  alias, 1 drivers
v0x7fffe0573a30_0 .net "pcwrite", 0 0, L_0x7fffe0581450;  1 drivers
v0x7fffe0573b00_0 .net "regdst", 0 0, L_0x7fffe0581b30;  alias, 1 drivers
v0x7fffe0573ce0_0 .net "regwrite", 0 0, L_0x7fffe0581630;  alias, 1 drivers
v0x7fffe0573db0_0 .net "reset", 0 0, v0x7fffe0581200_0;  alias, 1 drivers
v0x7fffe0573e80_0 .net "zero", 0 0, v0x7fffe0575170_0;  alias, 1 drivers
S_0x7fffe056feb0 .scope module, "ad" "aludec" 7 20, 8 1 0, S_0x7fffe056fb50;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct"
    .port_info 1 /INPUT 3 "aluop"
    .port_info 2 /OUTPUT 3 "alucontrol"
v0x7fffe0570150_0 .var "alucontrol", 2 0;
v0x7fffe0570250_0 .net "aluop", 2 0, L_0x7fffe0581d70;  alias, 1 drivers
v0x7fffe0570330_0 .net "funct", 5 0, L_0x7fffe0582140;  alias, 1 drivers
E_0x7fffe04d7c30 .event edge, v0x7fffe0570250_0, v0x7fffe0570330_0;
S_0x7fffe0570470 .scope module, "md" "maindec" 7 16, 9 1 0, S_0x7fffe056fb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 6 "op"
    .port_info 3 /OUTPUT 1 "pcwrite"
    .port_info 4 /OUTPUT 1 "memwrite"
    .port_info 5 /OUTPUT 1 "irwrite"
    .port_info 6 /OUTPUT 1 "regwrite"
    .port_info 7 /OUTPUT 1 "alusrca"
    .port_info 8 /OUTPUT 1 "branch"
    .port_info 9 /OUTPUT 1 "iord"
    .port_info 10 /OUTPUT 1 "memtoreg"
    .port_info 11 /OUTPUT 1 "regdst"
    .port_info 12 /OUTPUT 2 "alusrcb"
    .port_info 13 /OUTPUT 2 "pcsrc"
    .port_info 14 /OUTPUT 3 "aluop"
P_0x7fffe0570640 .param/l "ADDI" 0 9 32, C4<001000>;
P_0x7fffe0570680 .param/l "ADDIEX" 0 9 17, C4<01001>;
P_0x7fffe05706c0 .param/l "ADDIWB" 0 9 18, C4<01010>;
P_0x7fffe0570700 .param/l "ANDI" 0 9 36, C4<001100>;
P_0x7fffe0570740 .param/l "ANDI_EX" 0 9 22, C4<01110>;
P_0x7fffe0570780 .param/l "ANDI_WB" 0 9 23, C4<01111>;
P_0x7fffe05707c0 .param/l "BEQ" 0 9 31, C4<000100>;
P_0x7fffe0570800 .param/l "BEQEX" 0 9 16, C4<01000>;
P_0x7fffe0570840 .param/l "BNQ" 0 9 34, C4<000101>;
P_0x7fffe0570880 .param/l "BNQEX" 0 9 26, C4<10010>;
P_0x7fffe05708c0 .param/l "DECODE" 0 9 9, C4<00001>;
P_0x7fffe0570900 .param/l "FETCH" 0 9 8, C4<00000>;
P_0x7fffe0570940 .param/l "J" 0 9 33, C4<000010>;
P_0x7fffe0570980 .param/l "JEX" 0 9 19, C4<01011>;
P_0x7fffe05709c0 .param/l "LW" 0 9 28, C4<100011>;
P_0x7fffe0570a00 .param/l "MEMADR" 0 9 10, C4<00010>;
P_0x7fffe0570a40 .param/l "MEMRD" 0 9 11, C4<00011>;
P_0x7fffe0570a80 .param/l "MEMWB" 0 9 12, C4<00100>;
P_0x7fffe0570ac0 .param/l "MEMWR" 0 9 13, C4<00101>;
P_0x7fffe0570b00 .param/l "ORI" 0 9 35, C4<001101>;
P_0x7fffe0570b40 .param/l "ORI_EX" 0 9 20, C4<01100>;
P_0x7fffe0570b80 .param/l "ORI_WB" 0 9 21, C4<01101>;
P_0x7fffe0570bc0 .param/l "RTYPE" 0 9 30, C4<000000>;
P_0x7fffe0570c00 .param/l "RTYPEEX" 0 9 14, C4<00110>;
P_0x7fffe0570c40 .param/l "RTYPEWB" 0 9 15, C4<00111>;
P_0x7fffe0570c80 .param/l "SLTI" 0 9 37, C4<001010>;
P_0x7fffe0570cc0 .param/l "SLTI_EX" 0 9 24, C4<10000>;
P_0x7fffe0570d00 .param/l "SLTI_WB" 0 9 25, C4<10001>;
P_0x7fffe0570d40 .param/l "SW" 0 9 29, C4<101011>;
v0x7fffe0571cd0_0 .net *"_s14", 15 0, v0x7fffe05721d0_0;  1 drivers
v0x7fffe0571dd0_0 .net "aluop", 2 0, L_0x7fffe0581d70;  alias, 1 drivers
v0x7fffe0571e90_0 .net "alusrca", 0 0, L_0x7fffe0581760;  alias, 1 drivers
v0x7fffe0571f60_0 .net "alusrcb", 1 0, L_0x7fffe0581bd0;  alias, 1 drivers
v0x7fffe0572020_0 .net "branch", 0 0, L_0x7fffe0581800;  alias, 1 drivers
v0x7fffe0572130_0 .net "clk", 0 0, v0x7fffe0580fe0_0;  alias, 1 drivers
v0x7fffe05721d0_0 .var "controls", 15 0;
v0x7fffe0572290_0 .net "iord", 0 0, L_0x7fffe05818e0;  alias, 1 drivers
v0x7fffe0572350_0 .net "irwrite", 0 0, L_0x7fffe0581590;  alias, 1 drivers
v0x7fffe0572410_0 .net "memtoreg", 0 0, L_0x7fffe0581980;  alias, 1 drivers
v0x7fffe05724d0_0 .net "memwrite", 0 0, L_0x7fffe05814f0;  alias, 1 drivers
v0x7fffe05725a0_0 .var "nextstate", 4 0;
v0x7fffe0572660_0 .net "op", 5 0, L_0x7fffe0581ff0;  alias, 1 drivers
v0x7fffe0572740_0 .net "pcsrc", 1 0, L_0x7fffe0581cd0;  alias, 1 drivers
v0x7fffe0572820_0 .net "pcwrite", 0 0, L_0x7fffe0581450;  alias, 1 drivers
v0x7fffe05728e0_0 .net "regdst", 0 0, L_0x7fffe0581b30;  alias, 1 drivers
v0x7fffe05729a0_0 .net "regwrite", 0 0, L_0x7fffe0581630;  alias, 1 drivers
v0x7fffe0572a60_0 .net "reset", 0 0, v0x7fffe0581200_0;  alias, 1 drivers
v0x7fffe0572b20_0 .var "state", 4 0;
E_0x7fffe0555fa0 .event edge, v0x7fffe0572b20_0;
E_0x7fffe0555fe0 .event edge, v0x7fffe0572b20_0, v0x7fffe0572660_0;
E_0x7fffe0571c70 .event posedge, v0x7fffe0572a60_0, v0x7fffe056f530_0;
L_0x7fffe0581450 .part v0x7fffe05721d0_0, 15, 1;
L_0x7fffe05814f0 .part v0x7fffe05721d0_0, 14, 1;
L_0x7fffe0581590 .part v0x7fffe05721d0_0, 13, 1;
L_0x7fffe0581630 .part v0x7fffe05721d0_0, 12, 1;
L_0x7fffe0581760 .part v0x7fffe05721d0_0, 11, 1;
L_0x7fffe0581800 .part v0x7fffe05721d0_0, 10, 1;
L_0x7fffe05818e0 .part v0x7fffe05721d0_0, 9, 1;
L_0x7fffe0581980 .part v0x7fffe05721d0_0, 8, 1;
L_0x7fffe0581b30 .part v0x7fffe05721d0_0, 7, 1;
L_0x7fffe0581bd0 .part v0x7fffe05721d0_0, 5, 2;
L_0x7fffe0581cd0 .part v0x7fffe05721d0_0, 3, 2;
L_0x7fffe0581d70 .part v0x7fffe05721d0_0, 0, 3;
S_0x7fffe0574020 .scope module, "dp" "datapath" 6 19, 10 3 0, S_0x7fffe056f910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "pcen"
    .port_info 3 /INPUT 1 "irwrite"
    .port_info 4 /INPUT 1 "regwrite"
    .port_info 5 /INPUT 1 "alusrca"
    .port_info 6 /INPUT 1 "iord"
    .port_info 7 /INPUT 1 "memtoreg"
    .port_info 8 /INPUT 1 "regdst"
    .port_info 9 /INPUT 2 "alusrcb"
    .port_info 10 /INPUT 2 "pcsrc"
    .port_info 11 /INPUT 3 "alucontrol"
    .port_info 12 /OUTPUT 6 "op"
    .port_info 13 /OUTPUT 6 "funct"
    .port_info 14 /OUTPUT 1 "zero"
    .port_info 15 /OUTPUT 32 "adr"
    .port_info 16 /OUTPUT 32 "writedata"
    .port_info 17 /INPUT 32 "readdata"
v0x7fffe057d450_0 .net *"_s17", 3 0, L_0x7fffe0594460;  1 drivers
v0x7fffe057d550_0 .net *"_s19", 25 0, L_0x7fffe0594550;  1 drivers
L_0x7fd96bce0378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffe057d630_0 .net/2u *"_s20", 1 0, L_0x7fd96bce0378;  1 drivers
v0x7fffe057d6f0_0 .net "a", 31 0, v0x7fffe0575de0_0;  1 drivers
v0x7fffe057d800_0 .net "adr", 31 0, L_0x7fffe0582270;  alias, 1 drivers
v0x7fffe057d960_0 .net "alucontrol", 2 0, v0x7fffe0570150_0;  alias, 1 drivers
v0x7fffe057da20_0 .net "aluout", 31 0, v0x7fffe0575770_0;  1 drivers
v0x7fffe057db70_0 .net "aluresult", 31 0, v0x7fffe0575090_0;  1 drivers
v0x7fffe057dc30_0 .net "alusrca", 0 0, L_0x7fffe0581760;  alias, 1 drivers
v0x7fffe057dd60_0 .net "alusrcb", 1 0, L_0x7fffe0581bd0;  alias, 1 drivers
v0x7fffe057de20_0 .net "clk", 0 0, v0x7fffe0580fe0_0;  alias, 1 drivers
v0x7fffe057dec0_0 .net "data", 31 0, v0x7fffe0576b80_0;  1 drivers
v0x7fffe057df80_0 .net "funct", 5 0, L_0x7fffe0582140;  alias, 1 drivers
v0x7fffe057e040_0 .net "instr", 31 0, v0x7fffe05779a0_0;  1 drivers
v0x7fffe057e100_0 .net "iord", 0 0, L_0x7fffe05818e0;  alias, 1 drivers
v0x7fffe057e1a0_0 .net "irwrite", 0 0, L_0x7fffe0581590;  alias, 1 drivers
v0x7fffe057e240_0 .net "memtoreg", 0 0, L_0x7fffe0581980;  alias, 1 drivers
v0x7fffe057e3f0_0 .net "op", 5 0, L_0x7fffe0581ff0;  alias, 1 drivers
v0x7fffe057e490_0 .net "pc", 31 0, v0x7fffe0578e20_0;  1 drivers
v0x7fffe057e550_0 .net "pcen", 0 0, L_0x7fffe0581ef0;  alias, 1 drivers
v0x7fffe057e640_0 .net "pcnext", 31 0, L_0x7fffe05941c0;  1 drivers
v0x7fffe057e750_0 .net "pcsrc", 1 0, L_0x7fffe0581cd0;  alias, 1 drivers
v0x7fffe057e810_0 .net "rd1", 31 0, L_0x7fffe05929c0;  1 drivers
v0x7fffe057e920_0 .net "rd2", 31 0, L_0x7fffe0592ec0;  1 drivers
v0x7fffe057ea30_0 .net "readdata", 31 0, L_0x7fffe0595450;  alias, 1 drivers
v0x7fffe057eaf0_0 .net "regdst", 0 0, L_0x7fffe0581b30;  alias, 1 drivers
v0x7fffe057eb90_0 .net "regwrite", 0 0, L_0x7fffe0581630;  alias, 1 drivers
v0x7fffe057ec30_0 .net "reset", 0 0, v0x7fffe0581200_0;  alias, 1 drivers
v0x7fffe057ede0_0 .net "signimm", 31 0, L_0x7fffe0593ab0;  1 drivers
v0x7fffe057eea0_0 .net "signimmsh", 31 0, L_0x7fffe0593e00;  1 drivers
v0x7fffe057efb0_0 .net "srca", 31 0, L_0x7fffe0593ef0;  1 drivers
v0x7fffe057f0c0_0 .net "srcb", 31 0, v0x7fffe057cba0_0;  1 drivers
v0x7fffe057f1d0_0 .net "wd3", 31 0, L_0x7fffe0582690;  1 drivers
v0x7fffe057f2e0_0 .net "writedata", 31 0, v0x7fffe05764c0_0;  alias, 1 drivers
v0x7fffe057f3a0_0 .net "writereg", 4 0, L_0x7fffe05823e0;  1 drivers
v0x7fffe057f4b0_0 .net "zero", 0 0, v0x7fffe0575170_0;  alias, 1 drivers
L_0x7fffe0581ff0 .part v0x7fffe05779a0_0, 26, 6;
L_0x7fffe0582140 .part v0x7fffe05779a0_0, 0, 6;
L_0x7fffe05824c0 .part v0x7fffe05779a0_0, 16, 5;
L_0x7fffe05825f0 .part v0x7fffe05779a0_0, 11, 5;
L_0x7fffe0593050 .part v0x7fffe05779a0_0, 21, 5;
L_0x7fffe05930f0 .part v0x7fffe05779a0_0, 16, 5;
L_0x7fffe0593c30 .part v0x7fffe05779a0_0, 0, 16;
L_0x7fffe0594460 .part v0x7fffe0578e20_0, 28, 4;
L_0x7fffe0594550 .part v0x7fffe05779a0_0, 0, 26;
L_0x7fffe05945f0 .concat [ 2 26 4 0], L_0x7fd96bce0378, L_0x7fffe0594550, L_0x7fffe0594460;
S_0x7fffe0574470 .scope module, "adrmux" "mux2" 10 30, 2 72 0, S_0x7fffe0574020;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x7fffe0574640 .param/l "WIDTH" 0 2 72, +C4<00000000000000000000000000100000>;
v0x7fffe0574740_0 .net "d0", 31 0, v0x7fffe0578e20_0;  alias, 1 drivers
v0x7fffe0574840_0 .net "d1", 31 0, v0x7fffe0575770_0;  alias, 1 drivers
v0x7fffe0574920_0 .net "s", 0 0, L_0x7fffe05818e0;  alias, 1 drivers
v0x7fffe0574a40_0 .net "y", 31 0, L_0x7fffe0582270;  alias, 1 drivers
L_0x7fffe0582270 .functor MUXZ 32, v0x7fffe0578e20_0, v0x7fffe0575770_0, L_0x7fffe05818e0, C4<>;
S_0x7fffe0574b70 .scope module, "alu" "alu" 10 42, 11 2 0, S_0x7fffe0574020;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 3 "aluop"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /OUTPUT 1 "zero"
v0x7fffe0574dc0_0 .net "a", 31 0, L_0x7fffe0593ef0;  alias, 1 drivers
v0x7fffe0574ec0_0 .net "aluop", 2 0, v0x7fffe0570150_0;  alias, 1 drivers
v0x7fffe0574fd0_0 .net "b", 31 0, v0x7fffe057cba0_0;  alias, 1 drivers
v0x7fffe0575090_0 .var "result", 31 0;
v0x7fffe0575170_0 .var "zero", 0 0;
E_0x7fffe0574d60 .event edge, v0x7fffe0570150_0, v0x7fffe0574dc0_0, v0x7fffe0574fd0_0;
S_0x7fffe0575310 .scope module, "alureg" "flopr" 10 43, 2 44 0, S_0x7fffe0574020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "d"
    .port_info 3 /OUTPUT 32 "q"
P_0x7fffe05754e0 .param/l "WIDTH" 0 2 44, +C4<00000000000000000000000000100000>;
v0x7fffe05755e0_0 .net "clk", 0 0, v0x7fffe0580fe0_0;  alias, 1 drivers
v0x7fffe0575680_0 .net "d", 31 0, v0x7fffe0575090_0;  alias, 1 drivers
v0x7fffe0575770_0 .var "q", 31 0;
v0x7fffe0575870_0 .net "reset", 0 0, v0x7fffe0581200_0;  alias, 1 drivers
S_0x7fffe05759a0 .scope module, "areg" "flopr" 10 38, 2 44 0, S_0x7fffe0574020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "d"
    .port_info 3 /OUTPUT 32 "q"
P_0x7fffe0575b70 .param/l "WIDTH" 0 2 44, +C4<00000000000000000000000000100000>;
v0x7fffe0575c40_0 .net "clk", 0 0, v0x7fffe0580fe0_0;  alias, 1 drivers
v0x7fffe0575d00_0 .net "d", 31 0, L_0x7fffe05929c0;  alias, 1 drivers
v0x7fffe0575de0_0 .var "q", 31 0;
v0x7fffe0575ed0_0 .net "reset", 0 0, v0x7fffe0581200_0;  alias, 1 drivers
S_0x7fffe0576020 .scope module, "breg" "flopr" 10 39, 2 44 0, S_0x7fffe0574020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "d"
    .port_info 3 /OUTPUT 32 "q"
P_0x7fffe05761f0 .param/l "WIDTH" 0 2 44, +C4<00000000000000000000000000100000>;
v0x7fffe0576320_0 .net "clk", 0 0, v0x7fffe0580fe0_0;  alias, 1 drivers
v0x7fffe05763e0_0 .net "d", 31 0, L_0x7fffe0592ec0;  alias, 1 drivers
v0x7fffe05764c0_0 .var "q", 31 0;
v0x7fffe05765c0_0 .net "reset", 0 0, v0x7fffe0581200_0;  alias, 1 drivers
S_0x7fffe05766f0 .scope module, "datareg" "flopr" 10 32, 2 44 0, S_0x7fffe0574020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "d"
    .port_info 3 /OUTPUT 32 "q"
P_0x7fffe0576870 .param/l "WIDTH" 0 2 44, +C4<00000000000000000000000000100000>;
v0x7fffe05769d0_0 .net "clk", 0 0, v0x7fffe0580fe0_0;  alias, 1 drivers
v0x7fffe0576a90_0 .net "d", 31 0, L_0x7fffe0595450;  alias, 1 drivers
v0x7fffe0576b80_0 .var "q", 31 0;
v0x7fffe0576c50_0 .net "reset", 0 0, v0x7fffe0581200_0;  alias, 1 drivers
S_0x7fffe0576da0 .scope module, "immsh" "sl2" 10 37, 2 25 0, S_0x7fffe0574020;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /OUTPUT 32 "y"
v0x7fffe0576fd0_0 .net *"_s1", 29 0, L_0x7fffe0593d60;  1 drivers
L_0x7fd96bce02e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffe05770d0_0 .net/2u *"_s2", 1 0, L_0x7fd96bce02e8;  1 drivers
v0x7fffe05771b0_0 .net "a", 31 0, L_0x7fffe0593ab0;  alias, 1 drivers
v0x7fffe0577270_0 .net "y", 31 0, L_0x7fffe0593e00;  alias, 1 drivers
L_0x7fffe0593d60 .part L_0x7fffe0593ab0, 0, 30;
L_0x7fffe0593e00 .concat [ 2 30 0 0], L_0x7fd96bce02e8, L_0x7fffe0593d60;
S_0x7fffe05773b0 .scope module, "instrreg" "flopenr" 10 31, 2 58 0, S_0x7fffe0574020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 32 "d"
    .port_info 4 /OUTPUT 32 "q"
P_0x7fffe0577580 .param/l "WIDTH" 0 2 58, +C4<00000000000000000000000000100000>;
v0x7fffe0577700_0 .net "clk", 0 0, v0x7fffe0580fe0_0;  alias, 1 drivers
v0x7fffe05777a0_0 .net "d", 31 0, L_0x7fffe0595450;  alias, 1 drivers
v0x7fffe05778b0_0 .net "en", 0 0, L_0x7fffe0581590;  alias, 1 drivers
v0x7fffe05779a0_0 .var "q", 31 0;
v0x7fffe0577a60_0 .net "reset", 0 0, v0x7fffe0581200_0;  alias, 1 drivers
S_0x7fffe0577bf0 .scope module, "pcmux" "mux3" 10 44, 2 85 0, S_0x7fffe0574020;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 32 "d2"
    .port_info 3 /INPUT 2 "s"
    .port_info 4 /OUTPUT 32 "y"
P_0x7fffe05761a0 .param/l "WIDTH" 0 2 85, +C4<00000000000000000000000000100000>;
v0x7fffe0577f20_0 .net *"_s1", 0 0, L_0x7fffe0593f90;  1 drivers
v0x7fffe0578020_0 .net *"_s3", 0 0, L_0x7fffe0594030;  1 drivers
v0x7fffe0578100_0 .net *"_s4", 31 0, L_0x7fffe05940d0;  1 drivers
v0x7fffe05781f0_0 .net "d0", 31 0, v0x7fffe0575090_0;  alias, 1 drivers
v0x7fffe0578300_0 .net "d1", 31 0, v0x7fffe0575770_0;  alias, 1 drivers
v0x7fffe0578460_0 .net "d2", 31 0, L_0x7fffe05945f0;  1 drivers
v0x7fffe0578540_0 .net "s", 1 0, L_0x7fffe0581cd0;  alias, 1 drivers
v0x7fffe0578650_0 .net "y", 31 0, L_0x7fffe05941c0;  alias, 1 drivers
L_0x7fffe0593f90 .part L_0x7fffe0581cd0, 1, 1;
L_0x7fffe0594030 .part L_0x7fffe0581cd0, 0, 1;
L_0x7fffe05940d0 .functor MUXZ 32, v0x7fffe0575090_0, v0x7fffe0575770_0, L_0x7fffe0594030, C4<>;
L_0x7fffe05941c0 .delay 32 (1,1,1) L_0x7fffe05941c0/d;
L_0x7fffe05941c0/d .functor MUXZ 32, L_0x7fffe05940d0, L_0x7fffe05945f0, L_0x7fffe0593f90, C4<>;
S_0x7fffe05787d0 .scope module, "pcreg" "flopenr" 10 29, 2 58 0, S_0x7fffe0574020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 32 "d"
    .port_info 4 /OUTPUT 32 "q"
P_0x7fffe05789a0 .param/l "WIDTH" 0 2 58, +C4<00000000000000000000000000100000>;
v0x7fffe0578ac0_0 .net "clk", 0 0, v0x7fffe0580fe0_0;  alias, 1 drivers
v0x7fffe0578c90_0 .net "d", 31 0, L_0x7fffe05941c0;  alias, 1 drivers
v0x7fffe0578d50_0 .net "en", 0 0, L_0x7fffe0581ef0;  alias, 1 drivers
v0x7fffe0578e20_0 .var "q", 31 0;
v0x7fffe0578ef0_0 .net "reset", 0 0, v0x7fffe0581200_0;  alias, 1 drivers
S_0x7fffe0579020 .scope module, "regdstmux" "mux2" 10 33, 2 72 0, S_0x7fffe0574020;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "d0"
    .port_info 1 /INPUT 5 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 5 "y"
P_0x7fffe05791f0 .param/l "WIDTH" 0 2 72, +C4<00000000000000000000000000000101>;
v0x7fffe05792c0_0 .net "d0", 4 0, L_0x7fffe05824c0;  1 drivers
v0x7fffe05793c0_0 .net "d1", 4 0, L_0x7fffe05825f0;  1 drivers
v0x7fffe05794a0_0 .net "s", 0 0, L_0x7fffe0581b30;  alias, 1 drivers
v0x7fffe05795c0_0 .net "y", 4 0, L_0x7fffe05823e0;  alias, 1 drivers
L_0x7fffe05823e0 .functor MUXZ 5, L_0x7fffe05824c0, L_0x7fffe05825f0, L_0x7fffe0581b30, C4<>;
S_0x7fffe0579700 .scope module, "rf" "regfile" 10 35, 2 1 0, S_0x7fffe0574020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 5 "ra1"
    .port_info 3 /INPUT 5 "ra2"
    .port_info 4 /INPUT 5 "wa3"
    .port_info 5 /INPUT 32 "wd3"
    .port_info 6 /OUTPUT 32 "rd1"
    .port_info 7 /OUTPUT 32 "rd2"
v0x7fffe05799f0_0 .net *"_s0", 31 0, L_0x7fffe0582730;  1 drivers
v0x7fffe0579af0_0 .net *"_s10", 6 0, L_0x7fffe0592920;  1 drivers
L_0x7fd96bce00a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffe0579bd0_0 .net *"_s13", 1 0, L_0x7fd96bce00a8;  1 drivers
L_0x7fd96bce00f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe0579c90_0 .net/2u *"_s14", 31 0, L_0x7fd96bce00f0;  1 drivers
v0x7fffe0579d70_0 .net *"_s18", 31 0, L_0x7fffe0592a60;  1 drivers
L_0x7fd96bce0138 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe0579ea0_0 .net *"_s21", 26 0, L_0x7fd96bce0138;  1 drivers
L_0x7fd96bce0180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe0579f80_0 .net/2u *"_s22", 31 0, L_0x7fd96bce0180;  1 drivers
v0x7fffe057a060_0 .net *"_s24", 0 0, L_0x7fffe0592b50;  1 drivers
v0x7fffe057a120_0 .net *"_s26", 31 0, L_0x7fffe0592c90;  1 drivers
v0x7fffe057a200_0 .net *"_s28", 6 0, L_0x7fffe0592d30;  1 drivers
L_0x7fd96bce0018 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe057a2e0_0 .net *"_s3", 26 0, L_0x7fd96bce0018;  1 drivers
L_0x7fd96bce01c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffe057a3c0_0 .net *"_s31", 1 0, L_0x7fd96bce01c8;  1 drivers
L_0x7fd96bce0210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe057a4a0_0 .net/2u *"_s32", 31 0, L_0x7fd96bce0210;  1 drivers
L_0x7fd96bce0060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe057a580_0 .net/2u *"_s4", 31 0, L_0x7fd96bce0060;  1 drivers
v0x7fffe057a660_0 .net *"_s6", 0 0, L_0x7fffe05927e0;  1 drivers
v0x7fffe057a720_0 .net *"_s8", 31 0, L_0x7fffe0592880;  1 drivers
v0x7fffe057a800_0 .net "clk", 0 0, v0x7fffe0580fe0_0;  alias, 1 drivers
v0x7fffe057a9b0_0 .net "ra1", 4 0, L_0x7fffe0593050;  1 drivers
v0x7fffe057aa90_0 .net "ra2", 4 0, L_0x7fffe05930f0;  1 drivers
v0x7fffe057ab70_0 .net "rd1", 31 0, L_0x7fffe05929c0;  alias, 1 drivers
v0x7fffe057ac30_0 .net "rd2", 31 0, L_0x7fffe0592ec0;  alias, 1 drivers
v0x7fffe057ad00 .array "rf", 0 31, 31 0;
v0x7fffe057ada0_0 .net "wa3", 4 0, L_0x7fffe05823e0;  alias, 1 drivers
v0x7fffe057ae90_0 .net "wd3", 31 0, L_0x7fffe0582690;  alias, 1 drivers
v0x7fffe057af50_0 .net "we3", 0 0, L_0x7fffe0581630;  alias, 1 drivers
L_0x7fffe0582730 .concat [ 5 27 0 0], L_0x7fffe0593050, L_0x7fd96bce0018;
L_0x7fffe05927e0 .cmp/ne 32, L_0x7fffe0582730, L_0x7fd96bce0060;
L_0x7fffe0592880 .array/port v0x7fffe057ad00, L_0x7fffe0592920;
L_0x7fffe0592920 .concat [ 5 2 0 0], L_0x7fffe0593050, L_0x7fd96bce00a8;
L_0x7fffe05929c0 .functor MUXZ 32, L_0x7fd96bce00f0, L_0x7fffe0592880, L_0x7fffe05927e0, C4<>;
L_0x7fffe0592a60 .concat [ 5 27 0 0], L_0x7fffe05930f0, L_0x7fd96bce0138;
L_0x7fffe0592b50 .cmp/ne 32, L_0x7fffe0592a60, L_0x7fd96bce0180;
L_0x7fffe0592c90 .array/port v0x7fffe057ad00, L_0x7fffe0592d30;
L_0x7fffe0592d30 .concat [ 5 2 0 0], L_0x7fffe05930f0, L_0x7fd96bce01c8;
L_0x7fffe0592ec0 .functor MUXZ 32, L_0x7fd96bce0210, L_0x7fffe0592c90, L_0x7fffe0592b50, C4<>;
S_0x7fffe057b140 .scope module, "se" "signext" 10 36, 2 33 0, S_0x7fffe0574020;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 3 "alucontrol"
    .port_info 2 /OUTPUT 32 "y"
L_0x7fd96bce0258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fffe057b330_0 .net/2u *"_s0", 2 0, L_0x7fd96bce0258;  1 drivers
v0x7fffe057b430_0 .net *"_s10", 15 0, L_0x7fffe05934e0;  1 drivers
v0x7fffe057b510_0 .net *"_s12", 31 0, L_0x7fffe0593a10;  1 drivers
v0x7fffe057b5d0_0 .net *"_s2", 0 0, L_0x7fffe0593260;  1 drivers
L_0x7fd96bce02a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe057b690_0 .net/2u *"_s4", 15 0, L_0x7fd96bce02a0;  1 drivers
v0x7fffe057b7c0_0 .net *"_s6", 31 0, L_0x7fffe0593300;  1 drivers
v0x7fffe057b8a0_0 .net *"_s9", 0 0, L_0x7fffe05933f0;  1 drivers
v0x7fffe057b980_0 .net "a", 15 0, L_0x7fffe0593c30;  1 drivers
v0x7fffe057ba60_0 .net "alucontrol", 2 0, v0x7fffe0570150_0;  alias, 1 drivers
v0x7fffe057bb20_0 .net "y", 31 0, L_0x7fffe0593ab0;  alias, 1 drivers
L_0x7fffe0593260 .cmp/eq 3, v0x7fffe0570150_0, L_0x7fd96bce0258;
L_0x7fffe0593300 .concat [ 16 16 0 0], L_0x7fffe0593c30, L_0x7fd96bce02a0;
L_0x7fffe05933f0 .part L_0x7fffe0593c30, 15, 1;
LS_0x7fffe05934e0_0_0 .concat [ 1 1 1 1], L_0x7fffe05933f0, L_0x7fffe05933f0, L_0x7fffe05933f0, L_0x7fffe05933f0;
LS_0x7fffe05934e0_0_4 .concat [ 1 1 1 1], L_0x7fffe05933f0, L_0x7fffe05933f0, L_0x7fffe05933f0, L_0x7fffe05933f0;
LS_0x7fffe05934e0_0_8 .concat [ 1 1 1 1], L_0x7fffe05933f0, L_0x7fffe05933f0, L_0x7fffe05933f0, L_0x7fffe05933f0;
LS_0x7fffe05934e0_0_12 .concat [ 1 1 1 1], L_0x7fffe05933f0, L_0x7fffe05933f0, L_0x7fffe05933f0, L_0x7fffe05933f0;
L_0x7fffe05934e0 .concat [ 4 4 4 4], LS_0x7fffe05934e0_0_0, LS_0x7fffe05934e0_0_4, LS_0x7fffe05934e0_0_8, LS_0x7fffe05934e0_0_12;
L_0x7fffe0593a10 .concat [ 16 16 0 0], L_0x7fffe0593c30, L_0x7fffe05934e0;
L_0x7fffe0593ab0 .functor MUXZ 32, L_0x7fffe0593a10, L_0x7fffe0593300, L_0x7fffe0593260, C4<>;
S_0x7fffe057bc40 .scope module, "srcamux" "mux2" 10 40, 2 72 0, S_0x7fffe0574020;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x7fffe057bdc0 .param/l "WIDTH" 0 2 72, +C4<00000000000000000000000000100000>;
v0x7fffe057bec0_0 .net "d0", 31 0, v0x7fffe0578e20_0;  alias, 1 drivers
v0x7fffe057bfd0_0 .net "d1", 31 0, v0x7fffe0575de0_0;  alias, 1 drivers
v0x7fffe057c090_0 .net "s", 0 0, L_0x7fffe0581760;  alias, 1 drivers
v0x7fffe057c1b0_0 .net "y", 31 0, L_0x7fffe0593ef0;  alias, 1 drivers
L_0x7fffe0593ef0 .functor MUXZ 32, v0x7fffe0578e20_0, v0x7fffe0575de0_0, L_0x7fffe0581760, C4<>;
S_0x7fffe057c2c0 .scope module, "srcbmux" "mux4" 10 41, 2 97 0, S_0x7fffe0574020;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 32 "d2"
    .port_info 3 /INPUT 32 "d3"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 32 "y"
P_0x7fffe057c490 .param/l "WIDTH" 0 2 97, +C4<00000000000000000000000000100000>;
v0x7fffe057c6a0_0 .net "d0", 31 0, v0x7fffe05764c0_0;  alias, 1 drivers
L_0x7fd96bce0330 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fffe057c7d0_0 .net "d1", 31 0, L_0x7fd96bce0330;  1 drivers
v0x7fffe057c8b0_0 .net "d2", 31 0, L_0x7fffe0593ab0;  alias, 1 drivers
v0x7fffe057c9a0_0 .net "d3", 31 0, L_0x7fffe0593e00;  alias, 1 drivers
v0x7fffe057ca60_0 .net "s", 1 0, L_0x7fffe0581bd0;  alias, 1 drivers
v0x7fffe057cba0_0 .var "y", 31 0;
E_0x7fffe057c610/0 .event edge, v0x7fffe0571f60_0, v0x7fffe056f6d0_0, v0x7fffe057c7d0_0, v0x7fffe05771b0_0;
E_0x7fffe057c610/1 .event edge, v0x7fffe0577270_0;
E_0x7fffe057c610 .event/or E_0x7fffe057c610/0, E_0x7fffe057c610/1;
S_0x7fffe057cd40 .scope module, "wdmux" "mux2" 10 34, 2 72 0, S_0x7fffe0574020;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x7fffe057cf10 .param/l "WIDTH" 0 2 72, +C4<00000000000000000000000000100000>;
v0x7fffe057d050_0 .net "d0", 31 0, v0x7fffe0575770_0;  alias, 1 drivers
v0x7fffe057d130_0 .net "d1", 31 0, v0x7fffe0576b80_0;  alias, 1 drivers
v0x7fffe057d220_0 .net "s", 0 0, L_0x7fffe0581980;  alias, 1 drivers
v0x7fffe057d340_0 .net "y", 31 0, L_0x7fffe0582690;  alias, 1 drivers
L_0x7fffe0582690 .functor MUXZ 32, v0x7fffe0575770_0, v0x7fffe0576b80_0, L_0x7fffe0581980, C4<>;
    .scope S_0x7fffe0570470;
T_0 ;
    %wait E_0x7fffe0571c70;
    %load/vec4 v0x7fffe0572a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fffe0572b20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffe05725a0_0;
    %assign/vec4 v0x7fffe0572b20_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffe0570470;
T_1 ;
    %wait E_0x7fffe0555fe0;
    %load/vec4 v0x7fffe0572b20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %pushi/vec4 31, 31, 5;
    %assign/vec4 v0x7fffe05725a0_0, 0;
    %jmp T_1.19;
T_1.0 ;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7fffe05725a0_0, 0;
    %jmp T_1.19;
T_1.1 ;
    %load/vec4 v0x7fffe0572660_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_1.24, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.25, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_1.26, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_1.27, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_1.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.29, 6;
    %pushi/vec4 15, 15, 5;
    %assign/vec4 v0x7fffe05725a0_0, 0;
    %jmp T_1.31;
T_1.20 ;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0x7fffe05725a0_0, 0;
    %jmp T_1.31;
T_1.21 ;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0x7fffe05725a0_0, 0;
    %jmp T_1.31;
T_1.22 ;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x7fffe05725a0_0, 0;
    %jmp T_1.31;
T_1.23 ;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0x7fffe05725a0_0, 0;
    %jmp T_1.31;
T_1.24 ;
    %pushi/vec4 18, 0, 5;
    %assign/vec4 v0x7fffe05725a0_0, 0;
    %jmp T_1.31;
T_1.25 ;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v0x7fffe05725a0_0, 0;
    %jmp T_1.31;
T_1.26 ;
    %pushi/vec4 12, 0, 5;
    %assign/vec4 v0x7fffe05725a0_0, 0;
    %jmp T_1.31;
T_1.27 ;
    %pushi/vec4 14, 0, 5;
    %assign/vec4 v0x7fffe05725a0_0, 0;
    %jmp T_1.31;
T_1.28 ;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v0x7fffe05725a0_0, 0;
    %jmp T_1.31;
T_1.29 ;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v0x7fffe05725a0_0, 0;
    %jmp T_1.31;
T_1.31 ;
    %pop/vec4 1;
    %jmp T_1.19;
T_1.2 ;
    %load/vec4 v0x7fffe0572660_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.32, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.33, 6;
    %pushi/vec4 15, 15, 5;
    %assign/vec4 v0x7fffe05725a0_0, 0;
    %jmp T_1.35;
T_1.32 ;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v0x7fffe05725a0_0, 0;
    %jmp T_1.35;
T_1.33 ;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v0x7fffe05725a0_0, 0;
    %jmp T_1.35;
T_1.35 ;
    %pop/vec4 1;
    %jmp T_1.19;
T_1.3 ;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0x7fffe05725a0_0, 0;
    %jmp T_1.19;
T_1.4 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fffe05725a0_0, 0;
    %jmp T_1.19;
T_1.5 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fffe05725a0_0, 0;
    %jmp T_1.19;
T_1.6 ;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x7fffe05725a0_0, 0;
    %jmp T_1.19;
T_1.7 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fffe05725a0_0, 0;
    %jmp T_1.19;
T_1.8 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fffe05725a0_0, 0;
    %jmp T_1.19;
T_1.9 ;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v0x7fffe05725a0_0, 0;
    %jmp T_1.19;
T_1.10 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fffe05725a0_0, 0;
    %jmp T_1.19;
T_1.11 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fffe05725a0_0, 0;
    %jmp T_1.19;
T_1.12 ;
    %pushi/vec4 13, 0, 5;
    %assign/vec4 v0x7fffe05725a0_0, 0;
    %jmp T_1.19;
T_1.13 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fffe05725a0_0, 0;
    %jmp T_1.19;
T_1.14 ;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0x7fffe05725a0_0, 0;
    %jmp T_1.19;
T_1.15 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fffe05725a0_0, 0;
    %jmp T_1.19;
T_1.16 ;
    %pushi/vec4 17, 0, 5;
    %assign/vec4 v0x7fffe05725a0_0, 0;
    %jmp T_1.19;
T_1.17 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fffe05725a0_0, 0;
    %jmp T_1.19;
T_1.19 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffe0570470;
T_2 ;
    %wait E_0x7fffe0555fa0;
    %load/vec4 v0x7fffe0572b20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %pushi/vec4 65535, 65535, 16;
    %assign/vec4 v0x7fffe05721d0_0, 0;
    %jmp T_2.20;
T_2.0 ;
    %pushi/vec4 40992, 0, 16;
    %assign/vec4 v0x7fffe05721d0_0, 0;
    %jmp T_2.20;
T_2.1 ;
    %pushi/vec4 96, 0, 16;
    %assign/vec4 v0x7fffe05721d0_0, 0;
    %jmp T_2.20;
T_2.2 ;
    %pushi/vec4 2112, 0, 16;
    %assign/vec4 v0x7fffe05721d0_0, 0;
    %jmp T_2.20;
T_2.3 ;
    %pushi/vec4 512, 0, 16;
    %assign/vec4 v0x7fffe05721d0_0, 0;
    %jmp T_2.20;
T_2.4 ;
    %pushi/vec4 4352, 0, 16;
    %assign/vec4 v0x7fffe05721d0_0, 0;
    %jmp T_2.20;
T_2.5 ;
    %pushi/vec4 16896, 0, 16;
    %assign/vec4 v0x7fffe05721d0_0, 0;
    %jmp T_2.20;
T_2.6 ;
    %pushi/vec4 2050, 0, 16;
    %assign/vec4 v0x7fffe05721d0_0, 0;
    %jmp T_2.20;
T_2.7 ;
    %pushi/vec4 4224, 0, 16;
    %assign/vec4 v0x7fffe05721d0_0, 0;
    %jmp T_2.20;
T_2.8 ;
    %pushi/vec4 3081, 0, 16;
    %assign/vec4 v0x7fffe05721d0_0, 0;
    %jmp T_2.20;
T_2.9 ;
    %pushi/vec4 3083, 0, 16;
    %assign/vec4 v0x7fffe05721d0_0, 0;
    %jmp T_2.20;
T_2.10 ;
    %pushi/vec4 2112, 0, 16;
    %assign/vec4 v0x7fffe05721d0_0, 0;
    %jmp T_2.20;
T_2.11 ;
    %pushi/vec4 4096, 0, 16;
    %assign/vec4 v0x7fffe05721d0_0, 0;
    %jmp T_2.20;
T_2.12 ;
    %pushi/vec4 2116, 0, 16;
    %assign/vec4 v0x7fffe05721d0_0, 0;
    %jmp T_2.20;
T_2.13 ;
    %pushi/vec4 4096, 0, 16;
    %assign/vec4 v0x7fffe05721d0_0, 0;
    %jmp T_2.20;
T_2.14 ;
    %pushi/vec4 2117, 0, 16;
    %assign/vec4 v0x7fffe05721d0_0, 0;
    %jmp T_2.20;
T_2.15 ;
    %pushi/vec4 4096, 0, 16;
    %assign/vec4 v0x7fffe05721d0_0, 0;
    %jmp T_2.20;
T_2.16 ;
    %pushi/vec4 2119, 0, 16;
    %assign/vec4 v0x7fffe05721d0_0, 0;
    %jmp T_2.20;
T_2.17 ;
    %pushi/vec4 4096, 0, 16;
    %assign/vec4 v0x7fffe05721d0_0, 0;
    %jmp T_2.20;
T_2.18 ;
    %pushi/vec4 32784, 0, 16;
    %assign/vec4 v0x7fffe05721d0_0, 0;
    %jmp T_2.20;
T_2.20 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fffe056feb0;
T_3 ;
    %wait E_0x7fffe04d7c30;
    %load/vec4 v0x7fffe0570250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %jmp T_3.7;
T_3.0 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fffe0570150_0, 0;
    %jmp T_3.7;
T_3.1 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fffe0570150_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fffe0570150_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fffe0570150_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffe0570150_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x7fffe0570150_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x7fffe0570330_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x7fffe0570150_0, 0;
    %jmp T_3.14;
T_3.8 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fffe0570150_0, 0;
    %jmp T_3.14;
T_3.9 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7fffe0570150_0, 0;
    %jmp T_3.14;
T_3.10 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffe0570150_0, 0;
    %jmp T_3.14;
T_3.11 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fffe0570150_0, 0;
    %jmp T_3.14;
T_3.12 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x7fffe0570150_0, 0;
    %jmp T_3.14;
T_3.14 ;
    %pop/vec4 1;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fffe05787d0;
T_4 ;
    %wait E_0x7fffe0571c70;
    %load/vec4 v0x7fffe0578ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffe0578e20_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fffe0578d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x7fffe0578c90_0;
    %assign/vec4 v0x7fffe0578e20_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffe05773b0;
T_5 ;
    %wait E_0x7fffe0571c70;
    %load/vec4 v0x7fffe0577a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffe05779a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fffe05778b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x7fffe05777a0_0;
    %assign/vec4 v0x7fffe05779a0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffe05766f0;
T_6 ;
    %wait E_0x7fffe0571c70;
    %load/vec4 v0x7fffe0576c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffe0576b80_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fffe0576a90_0;
    %assign/vec4 v0x7fffe0576b80_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fffe0579700;
T_7 ;
    %wait E_0x7fffe04d75e0;
    %load/vec4 v0x7fffe057af50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x7fffe057ae90_0;
    %load/vec4 v0x7fffe057ada0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe057ad00, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fffe05759a0;
T_8 ;
    %wait E_0x7fffe0571c70;
    %load/vec4 v0x7fffe0575ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffe0575de0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fffe0575d00_0;
    %assign/vec4 v0x7fffe0575de0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fffe0576020;
T_9 ;
    %wait E_0x7fffe0571c70;
    %load/vec4 v0x7fffe05765c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffe05764c0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7fffe05763e0_0;
    %assign/vec4 v0x7fffe05764c0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fffe057c2c0;
T_10 ;
    %wait E_0x7fffe057c610;
    %load/vec4 v0x7fffe057ca60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v0x7fffe057c6a0_0;
    %assign/vec4 v0x7fffe057cba0_0, 0;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v0x7fffe057c7d0_0;
    %assign/vec4 v0x7fffe057cba0_0, 0;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x7fffe057c8b0_0;
    %assign/vec4 v0x7fffe057cba0_0, 0;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v0x7fffe057c9a0_0;
    %assign/vec4 v0x7fffe057cba0_0, 0;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fffe0574b70;
T_11 ;
    %wait E_0x7fffe0574d60;
    %load/vec4 v0x7fffe0574ec0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %jmp T_11.7;
T_11.0 ;
    %load/vec4 v0x7fffe0574dc0_0;
    %load/vec4 v0x7fffe0574fd0_0;
    %add;
    %assign/vec4 v0x7fffe0575090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe0575170_0, 0;
    %jmp T_11.7;
T_11.1 ;
    %load/vec4 v0x7fffe0574dc0_0;
    %load/vec4 v0x7fffe0574fd0_0;
    %sub;
    %assign/vec4 v0x7fffe0575090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe0575170_0, 0;
    %jmp T_11.7;
T_11.2 ;
    %load/vec4 v0x7fffe0574dc0_0;
    %load/vec4 v0x7fffe0574fd0_0;
    %and;
    %assign/vec4 v0x7fffe0575090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe0575170_0, 0;
    %jmp T_11.7;
T_11.3 ;
    %load/vec4 v0x7fffe0574dc0_0;
    %load/vec4 v0x7fffe0574fd0_0;
    %or;
    %assign/vec4 v0x7fffe0575090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe0575170_0, 0;
    %jmp T_11.7;
T_11.4 ;
    %load/vec4 v0x7fffe0574dc0_0;
    %load/vec4 v0x7fffe0574fd0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_11.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.9, 8;
T_11.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.9, 8;
 ; End of false expr.
    %blend;
T_11.9;
    %assign/vec4 v0x7fffe0575090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe0575170_0, 0;
    %jmp T_11.7;
T_11.5 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x7fffe0575090_0, 0;
    %load/vec4 v0x7fffe0574dc0_0;
    %load/vec4 v0x7fffe0574fd0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_11.10, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_11.11, 8;
T_11.10 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_11.11, 8;
 ; End of false expr.
    %blend;
T_11.11;
    %assign/vec4 v0x7fffe0575170_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x7fffe0575090_0, 0;
    %load/vec4 v0x7fffe0574dc0_0;
    %load/vec4 v0x7fffe0574fd0_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_11.12, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_11.13, 8;
T_11.12 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_11.13, 8;
 ; End of false expr.
    %blend;
T_11.13;
    %assign/vec4 v0x7fffe0575170_0, 0;
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fffe0575310;
T_12 ;
    %wait E_0x7fffe0571c70;
    %load/vec4 v0x7fffe0575870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffe0575770_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7fffe0575680_0;
    %assign/vec4 v0x7fffe0575770_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fffe056e510;
T_13 ;
    %vpi_call 5 10 "$readmemb", "mem.dat", v0x7fffe0548660 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x7fffe056e510;
T_14 ;
    %wait E_0x7fffe04d75e0;
    %load/vec4 v0x7fffe056f7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x7fffe056f6d0_0;
    %split/vec4 8;
    %load/vec4 v0x7fffe056f450_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe0548660, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x7fffe056f450_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe0548660, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x7fffe056f450_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe0548660, 0, 4;
    %ix/getv 3, v0x7fffe056f450_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe0548660, 0, 4;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fffe0543f10;
T_15 ;
    %vpi_call 3 16 "$dumpfile", "mips.vcd" {0 0 0};
    %vpi_call 3 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffe0543f10 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffe0581200_0, 0;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe0581200_0, 0;
    %delay 300, 0;
    %vpi_call 3 20 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x7fffe0543f10;
T_16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffe0580fe0_0, 0;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe0580fe0_0, 0;
    %delay 1, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fffe0543f10;
T_17 ;
    %wait E_0x7fffe04e4fb0;
    %load/vec4 v0x7fffe0581160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x7fffe05810a0_0;
    %pushi/vec4 84, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x7fffe05812a0_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %vpi_call 3 34 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call 3 35 "$finish" {0 0 0};
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x7fffe05810a0_0;
    %cmpi/ne 80, 0, 32;
    %jmp/0xz  T_17.4, 6;
    %vpi_call 3 37 "$display", "Simulation failed" {0 0 0};
    %vpi_call 3 38 "$finish" {0 0 0};
T_17.4 ;
T_17.3 ;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "./mipsparts.v";
    "mipstests.v";
    "./mipstop.v";
    "./mem.v";
    "./mips.v";
    "./controller.v";
    "./aludec.v";
    "./maindec.v";
    "./datapath.v";
    "./Alu.v";
