#-----------------------------------------------------------
# xsim v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Feb  7 17:37:28 2018
# Process ID: 11384
# Current directory: D:/OneDrive/UVA/crypto/AES_code/VivadoHLS/cipher/aes_cipher/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/AES_Encrypt/xsim_script.tcl}
# Log file: D:/OneDrive/UVA/crypto/AES_code/VivadoHLS/cipher/aes_cipher/sim/verilog/xsim.log
# Journal file: D:/OneDrive/UVA/crypto/AES_code/VivadoHLS/cipher/aes_cipher/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/AES_Encrypt/xsim_script.tcl
# xsim {AES_Encrypt} -autoloadwcfg -tclbatch {AES_Encrypt.tcl}
Vivado Simulator 2017.4
Time resolution is 1 ps
source AES_Encrypt.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "9625000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 9665 ns : File "D:/OneDrive/UVA/crypto/AES_code/VivadoHLS/cipher/aes_cipher/sim/verilog/AES_Encrypt.autotb.v" Line 349
## quit
INFO: [Common 17-206] Exiting xsim at Wed Feb  7 17:37:34 2018...
