{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 14 01:38:41 2019 " "Info: Processing started: Sat Dec 14 01:38:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off whowins -c whowins --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off whowins -c whowins --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "OO b0 13.159 ns Longest " "Info: Longest tpd from source pin \"OO\" to destination pin \"b0\" is 13.159 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns OO 1 PIN PIN_98 4 " "Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_98; Fanout = 4; PIN Node = 'OO'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { OO } "NODE_NAME" } } { "whowins.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/whowins.bdf" { { 32 488 504 200 "OO" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.197 ns) + CELL(0.454 ns) 6.786 ns inst22~1 2 COMB LC_X23_Y13_N2 1 " "Info: 2: + IC(5.197 ns) + CELL(0.454 ns) = 6.786 ns; Loc. = LC_X23_Y13_N2; Fanout = 1; COMB Node = 'inst22~1'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.651 ns" { OO inst22~1 } "NODE_NAME" } } { "whowins.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/whowins.bdf" { { 1320 856 960 1432 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.454 ns) 8.126 ns inst22~2 3 COMB LC_X20_Y13_N8 1 " "Info: 3: + IC(0.886 ns) + CELL(0.454 ns) = 8.126 ns; Loc. = LC_X20_Y13_N8; Fanout = 1; COMB Node = 'inst22~2'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.340 ns" { inst22~1 inst22~2 } "NODE_NAME" } } { "whowins.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/whowins.bdf" { { 1320 856 960 1432 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.088 ns) 8.354 ns inst22~6 4 COMB LC_X20_Y13_N9 1 " "Info: 4: + IC(0.140 ns) + CELL(0.088 ns) = 8.354 ns; Loc. = LC_X20_Y13_N9; Fanout = 1; COMB Node = 'inst22~6'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.228 ns" { inst22~2 inst22~6 } "NODE_NAME" } } { "whowins.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/whowins.bdf" { { 1320 856 960 1432 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.171 ns) + CELL(1.634 ns) 13.159 ns b0 5 PIN PIN_22 0 " "Info: 5: + IC(3.171 ns) + CELL(1.634 ns) = 13.159 ns; Loc. = PIN_22; Fanout = 0; PIN Node = 'b0'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.805 ns" { inst22~6 b0 } "NODE_NAME" } } { "whowins.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/whowins.bdf" { { 1384 992 1168 1400 "b0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.765 ns ( 28.61 % ) " "Info: Total cell delay = 3.765 ns ( 28.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.394 ns ( 71.39 % ) " "Info: Total interconnect delay = 9.394 ns ( 71.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.159 ns" { OO inst22~1 inst22~2 inst22~6 b0 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "13.159 ns" { OO {} OO~out0 {} inst22~1 {} inst22~2 {} inst22~6 {} b0 {} } { 0.000ns 0.000ns 5.197ns 0.886ns 0.140ns 3.171ns } { 0.000ns 1.135ns 0.454ns 0.454ns 0.088ns 1.634ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "186 " "Info: Peak virtual memory: 186 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 14 01:38:42 2019 " "Info: Processing ended: Sat Dec 14 01:38:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
