Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\RF\HW\soc.qsys --block-symbol-file --output-directory=D:\RF\HW\soc --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading HW/soc.qsys
Progress: Reading input file
Progress: Adding IData_FIFO [altera_avalon_dc_fifo 15.0]
Progress: Parameterizing module IData_FIFO
Progress: Adding IData_read_dispatcher [modular_sgdma_dispatcher 15.0]
Progress: Parameterizing module IData_read_dispatcher
Progress: Adding IData_read_master [dma_read_master 15.0]
Progress: Parameterizing module IData_read_master
Progress: Adding QData_FIFO [altera_avalon_dc_fifo 15.0]
Progress: Parameterizing module QData_FIFO
Progress: Adding QData_read_dispatcher [modular_sgdma_dispatcher 15.0]
Progress: Parameterizing module QData_read_dispatcher
Progress: Adding QData_read_master [dma_read_master 15.0]
Progress: Parameterizing module QData_read_master
Progress: Adding RFSend_0 [RFSend 1.0]
Progress: Parameterizing module RFSend_0
Progress: Adding SendControl [SendControl 1.0]
Progress: Parameterizing module SendControl
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 15.0]
Progress: Parameterizing module hps_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: soc.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Warning: soc.IData_read_dispatcher: Interrupt sender IData_read_dispatcher.csr_irq is not connected to an interrupt receiver
Warning: soc.QData_read_dispatcher: Interrupt sender QData_read_dispatcher.csr_irq is not connected to an interrupt receiver
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\RF\HW\soc.qsys --synthesis=VHDL --output-directory=D:\RF\HW\soc\synthesis --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading HW/soc.qsys
Progress: Reading input file
Progress: Adding IData_FIFO [altera_avalon_dc_fifo 15.0]
Progress: Parameterizing module IData_FIFO
Progress: Adding IData_read_dispatcher [modular_sgdma_dispatcher 15.0]
Progress: Parameterizing module IData_read_dispatcher
Progress: Adding IData_read_master [dma_read_master 15.0]
Progress: Parameterizing module IData_read_master
Progress: Adding QData_FIFO [altera_avalon_dc_fifo 15.0]
Progress: Parameterizing module QData_FIFO
Progress: Adding QData_read_dispatcher [modular_sgdma_dispatcher 15.0]
Progress: Parameterizing module QData_read_dispatcher
Progress: Adding QData_read_master [dma_read_master 15.0]
Progress: Parameterizing module QData_read_master
Progress: Adding RFSend_0 [RFSend 1.0]
Progress: Parameterizing module RFSend_0
Progress: Adding SendControl [SendControl 1.0]
Progress: Parameterizing module SendControl
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 15.0]
Progress: Parameterizing module hps_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: soc.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Warning: soc.IData_read_dispatcher: Interrupt sender IData_read_dispatcher.csr_irq is not connected to an interrupt receiver
Warning: soc.QData_read_dispatcher: Interrupt sender QData_read_dispatcher.csr_irq is not connected to an interrupt receiver
Info: soc: Generating soc "soc" for QUARTUS_SYNTH
Info: IData_FIFO: "soc" instantiated altera_avalon_dc_fifo "IData_FIFO"
Info: IData_read_dispatcher: "soc" instantiated modular_sgdma_dispatcher "IData_read_dispatcher"
Info: IData_read_master: "soc" instantiated dma_read_master "IData_read_master"
Info: RFSend_0: "soc" instantiated RFSend "RFSend_0"
Info: SendControl: "soc" instantiated SendControl "SendControl"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: hps_0: "soc" instantiated altera_hps "hps_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "soc" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: rst_controller: "soc" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: IData_read_master_Data_Read_Master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "IData_read_master_Data_Read_Master_translator"
Info: hps_0_f2h_sdram0_data_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "hps_0_f2h_sdram0_data_translator"
Info: IData_read_master_Data_Read_Master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "IData_read_master_Data_Read_Master_agent"
Info: hps_0_f2h_sdram0_data_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "hps_0_f2h_sdram0_data_agent"
Info: hps_0_f2h_sdram0_data_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "hps_0_f2h_sdram0_data_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/RF/HW/soc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: hps_0_f2h_sdram0_data_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "hps_0_f2h_sdram0_data_cmd_width_adapter"
Info: Reusing file D:/RF/HW/soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_1" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: Reusing file D:/RF/HW/soc/synthesis/submodules/altera_merlin_address_alignment.sv
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_1" instantiated altera_merlin_router "router_004"
Info: router_006: "mm_interconnect_1" instantiated altera_merlin_router "router_006"
Info: hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_1" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info: Reusing file D:/RF/HW/soc/synthesis/submodules/altera_avalon_sc_fifo.v
Info: IData_read_dispatcher_CSR_burst_adapter: "mm_interconnect_1" instantiated altera_merlin_burst_adapter "IData_read_dispatcher_CSR_burst_adapter"
Info: Reusing file D:/RF/HW/soc/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/RF/HW/soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file D:/RF/HW/soc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/RF/HW/soc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_002: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter_002"
Info: avalon_st_adapter_004: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter_004"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_002" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_004" instantiated error_adapter "error_adapter_0"
Info: soc: Done "soc" with 44 modules, 111 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
