
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../../../../ICS/traces//Radii_32000M.champsim.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000000 cycles: 3334328 heartbeat IPC: 2.9991 cumulative IPC: 2.9991 (Simulation time: 0 hr 1 min 1 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 6780112 heartbeat IPC: 2.9021 cumulative IPC: 2.9498 (Simulation time: 0 hr 2 min 7 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 10254263 heartbeat IPC: 2.8784 cumulative IPC: 2.92561 (Simulation time: 0 hr 3 min 6 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 13807971 heartbeat IPC: 2.81396 cumulative IPC: 2.89688 (Simulation time: 0 hr 3 min 56 sec) 

Warmup complete CPU 0 instructions: 40000002 cycles: 13807971 (Simulation time: 0 hr 3 min 56 sec) 

Heartbeat CPU 0 instructions: 50000000 cycles: 40401803 heartbeat IPC: 0.376027 cumulative IPC: 0.376027 (Simulation time: 0 hr 5 min 9 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 66364711 heartbeat IPC: 0.385165 cumulative IPC: 0.380541 (Simulation time: 0 hr 6 min 20 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 93415795 heartbeat IPC: 0.369671 cumulative IPC: 0.376847 (Simulation time: 0 hr 7 min 34 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 122545231 heartbeat IPC: 0.343295 cumulative IPC: 0.367859 (Simulation time: 0 hr 8 min 46 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 153616529 heartbeat IPC: 0.32184 cumulative IPC: 0.357632 (Simulation time: 0 hr 10 min 5 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 183134763 heartbeat IPC: 0.338774 cumulative IPC: 0.354344 (Simulation time: 0 hr 11 min 20 sec) 
Heartbeat CPU 0 instructions: 110000002 cycles: 212965311 heartbeat IPC: 0.335227 cumulative IPC: 0.351481 (Simulation time: 0 hr 12 min 36 sec) 
Heartbeat CPU 0 instructions: 120000001 cycles: 245115596 heartbeat IPC: 0.311039 cumulative IPC: 0.34586 (Simulation time: 0 hr 13 min 30 sec) 
Heartbeat CPU 0 instructions: 130000004 cycles: 278505149 heartbeat IPC: 0.299495 cumulative IPC: 0.340011 (Simulation time: 0 hr 14 min 16 sec) 
Heartbeat CPU 0 instructions: 140000000 cycles: 310582032 heartbeat IPC: 0.311751 cumulative IPC: 0.336957 (Simulation time: 0 hr 15 min 5 sec) 
Finished CPU 0 instructions: 100000000 cycles: 296774069 cumulative IPC: 0.336957 (Simulation time: 0 hr 15 min 5 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.336957 instructions: 100000000 cycles: 296774069
cpu0_DTLB TOTAL     ACCESS:   30463220  HIT:   25781391  MISS:    4681829
cpu0_DTLB LOAD      ACCESS:   26844751  HIT:   22205093  MISS:    4639658
cpu0_DTLB RFO       ACCESS:    3618469  HIT:    3576298  MISS:      42171
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 10.0587 cycles
cpu0_DTLB MSHR FULL EVENTS: 38292 MSHR MERGE EVENTS: 257067
cpu0_ITLB TOTAL     ACCESS:   10808742  HIT:   10808742  MISS:          0
cpu0_ITLB LOAD      ACCESS:   10808742  HIT:   10808742  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:    4681829  HIT:    4574781  MISS:     107048
cpu0_STLB LOAD      ACCESS:    4639658  HIT:    4534339  MISS:     105319
cpu0_STLB RFO       ACCESS:      42171  HIT:      40442  MISS:       1729
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 42.7348 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   28764365  HIT:   22342412  MISS:    6421953
cpu0_L1D LOAD      ACCESS:   25039947  HIT:   18643999  MISS:    6395948
cpu0_L1D RFO       ACCESS:    3619920  HIT:    3607916  MISS:      12004
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:     104498  HIT:      90497  MISS:      14001
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 48.3739 cycles
cpu0_L1D MSHR FULL EVENTS: 19157 MSHR MERGE EVENTS: 1284424
cpu0_L2C TOTAL     ACCESS:    6568950  HIT:    3544978  MISS:    3023965
cpu0_L2C LOAD      ACCESS:    6395948  HIT:    3384135  MISS:    3011813
cpu0_L2C RFO       ACCESS:      12004  HIT:         10  MISS:      11994
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     146997  HIT:     146990  MISS:          7
cpu0_L2C TRANSLATION ACCESS:      14001  HIT:      13843  MISS:        158
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 80.0495 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:    6047927  HIT:    1848674  MISS:    1175291
LLC LOAD      ACCESS:    3011803  HIT:    1848510  MISS:    1163293
LLC RFO       ACCESS:      11994  HIT:          0  MISS:      11994
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    3023972  HIT:         10  MISS:    3023962
LLC TRANSLATION ACCESS:        158  HIT:        154  MISS:          4
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 152.928 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     157301  ROW_BUFFER_MISS:    1017990
 DBUS AVG_CONGESTED_CYCLE:    3.68602
 WQ ROW_BUFFER_HIT:      51442  ROW_BUFFER_MISS:      96434  FULL:          0


CPU 0 Branch Prediction Accuracy: 82.2162% MPKI: 45.9691 Average ROB Occupancy at Mispredict: 25.8364
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 45.9691
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

