# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
# File: D:\Download\quartus17.1\vhdl_keshe\vhdl2_fuben\mimasuo.csv
# Generated on: Tue Mar 07 10:31:29 2023

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
buzzer,Output,PIN_C11,7,B7_N0,PIN_C11,2.5 V,,,,,
CLK,Input,PIN_E1,1,B1_N0,PIN_E1,2.5 V,,,,,
hongn,Input,PIN_C2,1,B1_N0,PIN_C2,2.5 V,,,,,
hongw,Input,PIN_E8,8,B8_N0,PIN_E8,2.5 V,,,,,
in1_4[3],Output,PIN_B5,8,B8_N0,PIN_B5,2.5 V,,,,,
in1_4[2],Output,PIN_B4,8,B8_N0,PIN_B4,2.5 V,,,,,
in1_4[1],Output,PIN_B3,8,B8_N0,PIN_B3,2.5 V,,,,,
in1_4[0],Output,PIN_B1,1,B1_N0,PIN_B1,2.5 V,,,,,
KC[3],Input,PIN_T14,4,B4_N0,PIN_T14,2.5 V,,,,,
KC[2],Input,PIN_T13,4,B4_N0,PIN_T13,2.5 V,,,,,
KC[1],Input,PIN_T12,4,B4_N0,PIN_T12,2.5 V,,,,,
KC[0],Input,PIN_T11,4,B4_N0,PIN_T11,2.5 V,,,,,
key1,Input,PIN_M15,5,B5_N0,PIN_M15,2.5 V,,,,,
KR[3],Output,PIN_T10,4,B4_N0,PIN_T10,2.5 V,,,,,
KR[2],Output,PIN_T9,4,B4_N0,PIN_T9,2.5 V,,,,,
KR[1],Output,PIN_T8,3,B3_N0,PIN_T8,2.5 V,,,,,
KR[0],Output,PIN_T7,3,B3_N0,PIN_T7,2.5 V,,,,,
led[7],Output,,,,PIN_L10,,,,,,
led[6],Output,,,,PIN_L14,,,,,,
led[5],Output,,,,PIN_L8,,,,,,
led[4],Output,,,,PIN_R8,,,,,,
led[3],Output,,,,PIN_K10,,,,,,
led[2],Output,,,,PIN_K9,,,,,,
led[1],Output,,,,PIN_R9,,,,,,
led[0],Output,,,,PIN_B12,,,,,,
led3,Output,PIN_C9,7,B7_N0,PIN_C9,2.5 V,,,,,
led4,Output,PIN_D9,7,B7_N0,PIN_D9,2.5 V,,,,,
ledn,Output,PIN_E10,7,B7_N0,PIN_E10,2.5 V,,,,,
ledw,Output,PIN_F9,7,B7_N0,PIN_F9,2.5 V,,,,,
oled_dc,Output,PIN_R12,4,B4_N0,PIN_R12,2.5 V,,,,,
oled_mosi,Output,PIN_R10,4,B4_N0,PIN_R10,2.5 V,,,,,
oled_rst,Output,PIN_R13,4,B4_N0,PIN_R13,2.5 V,,,,,
oled_sclk,Output,PIN_R11,4,B4_N0,PIN_R11,2.5 V,,,,,
ram_rst,Input,PIN_E16,6,B6_N0,PIN_E16,2.5 V,,,,,
RST,Input,PIN_N13,5,B5_N0,PIN_N13,2.5 V,,,,,
rst_r,Input,,,,PIN_M16,,,,,,
rtc_ce,Output,PIN_N8,3,B3_N0,PIN_N8,2.5 V,,,,,
rtc_data,Bidir,PIN_M8,3,B3_N0,PIN_M8,2.5 V,,,,,
rtc_sclk,Output,PIN_P6,3,B3_N0,PIN_P6,2.5 V,,,,,
seg_data[7],Output,PIN_R16,5,B5_N0,PIN_R16,2.5 V,,,,,
seg_data[6],Output,PIN_N15,5,B5_N0,PIN_N15,2.5 V,,,,,
seg_data[5],Output,PIN_N12,4,B4_N0,PIN_N12,2.5 V,,,,,
seg_data[4],Output,PIN_P15,5,B5_N0,PIN_P15,2.5 V,,,,,
seg_data[3],Output,PIN_T15,4,B4_N0,PIN_T15,2.5 V,,,,,
seg_data[2],Output,PIN_P16,5,B5_N0,PIN_P16,2.5 V,,,,,
seg_data[1],Output,PIN_N16,5,B5_N0,PIN_N16,2.5 V,,,,,
seg_data[0],Output,PIN_R14,4,B4_N0,PIN_R14,2.5 V,,,,,
seg_sel[5],Output,PIN_M11,4,B4_N0,PIN_M11,2.5 V,,,,,
seg_sel[4],Output,PIN_P11,4,B4_N0,PIN_P11,2.5 V,,,,,
seg_sel[3],Output,PIN_N11,4,B4_N0,PIN_N11,2.5 V,,,,,
seg_sel[2],Output,PIN_M10,4,B4_N0,PIN_M10,2.5 V,,,,,
seg_sel[1],Output,PIN_P9,4,B4_N0,PIN_P9,2.5 V,,,,,
seg_sel[0],Output,PIN_N9,4,B4_N0,PIN_N9,2.5 V,,,,,
sel1,Output,,,,PIN_M9,,,,,,
sel2,Output,,,,PIN_N14,,,,,,
sel3,Output,,,,PIN_L9,,,,,,
sel4,Output,,,,PIN_R7,,,,,,
sel5,Output,,,,PIN_P8,,,,,,
