---
title: "Publications"
permalink: /publications/
author_profile: true
---

## Journal Publications  

### 2020

| [Jx] | Linacheng Kia, Liqiang Lu, Xuechao Wei, **Yun Liang**. "Generating Systolic Array Accelerators with Reusable Blocks, " to appear *IEEE MICRO Special Issue on Agile and Open-Source Hardware*, 2020. |
| [Jx] | Liancheng Jia, **Yun Liang**, Xiuhong Li, Liqiang Lu, Shengen Yan. "Enabling Efficient Fast Convolution Algorithms on GPUs via MegaKernels, " to appear *IEEE Transactions on Computers (TC)*, 2020. |
| [Jx] | Qingcheng Xiao, **Yun Liang**. Performance Modeling and Directives Optimization for High Level Synthesis on FPGA. "Fune: An FPGA Tuning Framework for CNN Acceleration, " *IEEE Design & Test (D&T)*, Vol 37, Issue 1, Feb.2020. |
| [Jx] | **Yun Liang**, Liqiang Lu, Qingcheng Xiao, Shengen Yan. "Evaluating Fast Algorithms for Convolutional Neural Networks on FPGAs, " *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)*, Volume: 39 , Issue: 4 , April 2020, pp. 857-870. |

### 2019

| [Jx] | Jieru Zhao, Liang Feng, Sharad Sinha, Wei Zhang, **Yun Liang**, Bingsheng He. "Performance Modeling and Directives Optimization for High Level Synthesis on FPGA, " *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)*, 2019.  |

### 2018

| [Jx] | **Yun Liang**, Shuo Wang, Wei Zhang. "FlexCL: A Model of Performance and Power for OpenCL Workloads on FPGAs, " *IEEE Transactions on Computer (TC)*, Vol 67, No.12, Dec. 2018 |
| [Jx] | Zhenxin Fua, Lei Yang, Wenbin Houa, Zhuohan Lia, Yifan Wua, Yihua Cheng, Xiaolin Wang, **Yun Liang**, " Reproducing Vectorization of the Terso_Multi-Body Potential on the Intel Broadwell Architecture, " *Parallel Computing* 78 (2018) 28–32. |
| [Jx] | **Yun Liang**, Xiaolong Xie, Yu Wang,  Guangyu Sun, Tao Wang. "Optimizing Cache Bypassing and Warp Scheduling for GPUs, " *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)*, Vol 37, No. 8, August. 2018. |
| [Jx] | Xiaolong Xie, **Yun Liang**, Xiuhong Li, Yudong Wu, Guangyu Sun, Tao Wang, and Dongrui Fan. "CRAT: Enabling Coordinated Register Allocation and Thread-level Parallelism Optimization for GPUs, " *IEEE Transactions on Computer (TC)*, Vol 67, No.6, June 2018. |
| [Jx] | Xinfeng Xie, Dayou Du, Qian Li, **Yun Liang**, Wai Teng Tang, Zhong Liang Ong,Mian Lu, Huynh Phung Huynh , Rick Siow Mong Goh. "Exploiting Sparsity to Accelerate Fully Connected Layers of CNN-based Applications on Mobile SoCs, " *ACM Transactions on Embedded Computing Systems (TECS)*, Vol 17, Issue 2, February, 2018. |

### 2017

| [Jx] | Lei Yang, Yilong Li, Zhenxin Fu, Zhuohan Li, Wenbin Hou, Haoze Wu, Xiaolin Wang, **Yun Liang**,  "ParConnect Reproducibiliy Report, " *Parallel Computing*, 70 (2017) 22-26.  |
| [Jx] | **Yun Liang**, Waiteng Tang, Ruizhe Zhao, Mian Lu, Huynh Phung Huynh, Rick Siow Mong Goh. "Scale-free Sparse Matrix-Vector Multiplication on Many-Core Architectures, " *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)*, Vol 36, Issue 12, Dec 2017. |
| [Jx] | **Yun Liang**, Xiuhong Li. “Efficient Kernel Management on GPUs”. *ACM Transactions on Embedded Computing Systems (TECS)*, Vol 16, Issue 4, May 2017. |

### 2016

| [Jx] | **Yun Liang**, Muhammad T. Satria, Kyle Rupnow, Deming Chen. "An Accurate GPU Performance Model for Effective Control Flow Divergence Optimization, " *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)*, Vol. 35, No. 7, July 2016.  |
| [Jx] | Yao Chen, Swathi T. Gurumani, **Yun Liang**, Guofeng Li, Donghui Guo, Kyle Rupnow, Deming Chen. "FCUDA-NoC: A Scalable and Efficient Network-on-Chip Implementation for the CUDA-to-FPGA Flow, " *IEEE Transactions on Very Large Scale Integration Systems (TVLSI)*, Vol. 24, No. 6, pp. 2220–2233, June 2016. |
| [Jx] | Ying Chen, Tan Nguyen, Yao Chen, Swathi Gurumani, **Yun Liang**, Kyle Rupnow, Jason Cong, Wen-mei Hwu, Deming Chen. "FCUDA-HB: Hierarchical and Scalable Bus Architecture Generation on FPGAs With the FCUDA Flow", *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)*, Vol. 35, No. 12, April 2016. |
| [Jx] | **Yun Liang**, Shuo Wang. "Performance-Centric Optimization for Racetrack Memory Based Register File on GPUs, " Journal of Computer Science and Technology (JCST), Vol 31, No.1, Janurary. 2016. |

### 2015

| [Jx] | Mian Lu, **Yun Liang**,  Huynh Phung Huynh, Zhongliang Ong, Bingsheng He, Rick Siow Mong Goh. "MrPhi : An Optimized MapReduce Framework on Intel Xeon Phi Coprocessors, " *IEEE Transactions on Parallel and Distributed Systems (TPDS)*, Vol. 26, No. 11, pp. 3066-3078, November 2015. |
| [Jx] | **Yun Liang**, Xiaolong Xie, Guangyu Sun, Deming Chen. "An Efficient Compiler Framework for Cache Bypassing on GPUs," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)*, Vol. 34, No. 10, pp. 1677-1690, October 2015. |
| [Jx] | **Yun Liang**, Tulika Mitra, Lei Ju. "Instruction Cache Locking using Temporal Reuse Profile," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)*, Vol. 34, No. 9, pp. 1387-1400, August 2015. |
| [Jx] | **Yun Liang**, Huynh Phung Huynh, Kyle Rupnow, Rick Siow Mong Goh, Deming Chen. "Efficient GPU Spatial-Temporal Multitasking," *IEEE Transactions on Parallel and Distributed Systems (TPDS)*,  Vol. 26, No. 3, pp. 748-760, March 2015. |

### 2013

| [Jx] | **Yun Liang**, Tulika Mitra. "An Analytical Approach for Fast and Accurate Design Space Exploration of Instruction Caches," *ACM Transactions on Embedded Computing Systems (TECS)*, 13(3), Article 43, December, 2013. |

### 2012

| [Jx] | **Yun Liang**, Huping Ding, Tulika Mitra, Abhik Roychoudhury, Yan Li, Vivy Suhendra. "Timing Analysis of Concurrent Programs Running on Shared Cache Multi-cores," *Real-Time Systems Journal (RTS) 48(6)*, November, 2012. |
| [Jx] | **Yun Liang**, Kyle Rupnow, Yinan Li, Dongbo Min, Minh Do, and Deming Chen. "High Level Synthesis: Productivity, Performance and Software Constraints, " *Journal of Electrical and Computer Engineering, Special Issue on ESL Design Methodology*, Volume 2012 (2012), 649057, 2012. |

### 2009

| [Jx] | Lei Ju, **Yun Liang**, Samarjit Chakraborty, Tulika Mitra, Abhik Roychoudhury. "Cache-aware optimization of BAN applications," *Journal of Design Automation for Embedded System*, Volume 13 (3), September, 2009. |

### 2007

| [Jx] | Xianfeng Li, **Yun Liang**, Tulika Mitra, Abhik Roychoudhury. "Chronos: A Timing Analyzer for Embedded Software,"  *Science of Computer Programming, Special issue on Experimental Software and Toolkit*, 69(1-3), December 2007. |

## Conference Papers

### 2020

| [Cx] | Tao Yang, Yunkun Liao, Jianping Shi, **Yun Liang**, Naifeng Jing, Li Jiang. "A Winograd-based CNN Accelerator with a Fine-grained Regular Sparsity Pattern," to appear in the proceedings of the *International Conference on Field-Programmable Logic and Applications (FPL)* , August 2020. |
| [Cx] | Qingcheng Xiao, Liqiang Lu, Jiaming Xie, **Yun Liang**. "FCNNLib: An Efficient and Flexible Convolution Algorithm Library on FPGAs," to appear in the proceedings of *the Design Automation Conference (DAC)*, July 2020. |
| [Cx] | Size Zheng, **Yun Liang**, Shuo Wang, Renze Chen, Kaiwen Sheng. "FlexTensor: An Automatic Schedule Exploration and Optimization Framework for Tensor Computation on Heterogeneous System," to appear in the proceedings of *the 25th ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)*, March 2020.  |

### 2019

| [Cx] | Qingcheng Xiao, **Yun Liang**. "Zac: Towards Automatic Optimization and Deployment of Quantized Deep Neural Networks on Embedded Devices," in the proceedings of *the International Conference on Computer Aided Design (ICCAD)*, November 2019. ***(invited paper)*** |

| [Cx] | Xuechao Wei, **Yun Liang**, Jason Cong. "Overcoming Data Transfer Bottlenecks in DNN Accelerators via Layer-Conscious Memory Management," in the proceedings of *the Design Automation Conference (DAC)*, June 2019. |
| [Cx] | Runbin Shi, Junjie Liu, Shuo Wang, **Yun Liang**, Hayden So. "E-LSTM: Efficient Inference of Sparse LSTM on Embedded Heterogeneous System,"  in the proceedings of *the Design Automation Conference (DAC)*, June 2019. |
| [Cx] | Jiaxi Zhang, Wentai Zhang, Guojie Luo, Xuechao Wei, **Yun Liang**, Jason Cong, "Frequency Improvement of Systolic Array-Based CNNs on FPGAs," in the proceedings of *the 2019 IEEE International Symposium on Circuits and Systems (ISCAS 2019)*, Sapporo, Japan, May 26-29, 2019. |
| [Cx] | Liqiang Lu, Jiaming Xie, Ruirui Huang, Jiansong Zhang, Wei Linn **Yun Liang**. “An Efficient Hardware Accelerator for Sparse Convolutional Neural Networks on FPGAs”  in the proceedings of *the IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM)*, May, 2019. |
| [Cx] | Caiwen Ding, Shuo Wang, Ning Liu, Kaidi Xu, Yanzhi Wang, **Yun Liang**. "REQ-YOLO: A Resource-Aware, Efficient Quantization Framework for Object Detection on FPGAs," in the proceedings of *ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA)*, Februrary, 2019. |
| [Cx] | Xiuhong Li, **Yun Liang**, Shengen Yan, Liancheng Jia, Yinghan li. " A Coordinated Tiling and Batching Framework for Efficient GEMM on GPUs," to appear in the proceedings of *Principles and Practice of Parallel Programming (PPoPP)*, February 2019. <span style="color:red">**Best Paper Award Nomination.**</span> |

| [Cx] | Shuo Wang, **Yun Liang**, Wei Zhang. "Poly: Efficient Heterogeneous System and Application Management for Interactive Applications," to appear in the proceedings of *21st IEEE International Symposium on High Performance Computer Architecture (HPCA)*, February 2019. |

### 2018

| [Cx] | Xuechao Wei, **Yun Liang**, Xiuhong Li, Cody Hao Yu, Peng Zhang and Jason Cong. "TGPA: Tile-Grained Pipeline Architecture for Low Latency CNN Inference," in the proceedings of *International Conference on Computer Aided Design (ICCAD)* , Nov, 2018. |
| [Cx] | Liqiang Lu, **Yun Liang**. "SpWA: An Efficient Sparse Winograd Convolutional Neural Networks Accelerator on FPGAs," in the proceedings of *the Design Automation Conference (DAC)*, June 2018. |
| [Cx] | Xiuhong Li, **Yun Liang**, Wentai Zhang, Taide Liu, Haochen Li, Guojie Luo, Ming Jiang. "cuMBIR: An Efficient Framework for Low-dose X-ray CT Image Reconstruction on GPUs," in the proceedings of *the ACM International Conference on Supercomputing (ICS)*, June, 2018 |
| [Cx] | Liang Feng, Sharad Sinha, Wei Zhang and **Yun Liang**. "CAMAS: Static and Dynamic Hybrid Cache Management for CPU-FPGA Platforms,"in the proceedings of *the IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM)*, May, 2018. |
| [Cx] | Shuo Wang, Zhe Li, Caiwen Ding, Bo Yuan, Qinru Qiu, Yanzhi Wang ,**Yun Liang**. “C-LSTM: Enabling Efficient LSTM using Structured Compression Techniques on FPGAs” in the proceedings of *ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA)*, Februrary, 2018. |

### 2017

| [Cx] | **Yun Liang**, Xiuhong Li, Xiaolong Xie. "Exploring Cache Bypassing and Partitioning for MultiTasking on GPUs," in the proceedings of *International Conference on Computer Aided Design (ICCAD)* , Nov, 2017.  |
| [Cx] | Liang Feng, Sharad Sinha, Wei Zhang, **Yun Liang**. "A Hybrid Approach to Cache Management in Heterogeneous CPU-FPGA Platforms," in the proceedings of *International Conference on Computer Aided Design (ICCAD)* , Nov, 2017. ***(invited paper)*** |

| [Cx] | Jieru Zhao, Liang Feng, Sharad Sinha, Wei Zhang, **Yun Liang**, Bingsheng He. "COMBA: A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications," in the proceedings of *International Conference on Computer Aided Design (ICCAD)* , Nov, 2017. <span style="color:red">**Best Paper Award.**</span> |

| [Cx] | Xiaolong Xie, Wei Tan, Liana L. Fong and **Yun Liang**.  "CuMF\_SGD: Parallelized Stochastic Gradient Descent for Matrix Factorization on GPUs, " in the proceedings of *the 26th International Symposium on High Performance Parallel and Distributed Computing (HPDC)*, June 2017. |
| [Cx] | Shuo Wang, **Yun Liang**. "A Comprehensive Framework for Synthesizing Stencil Algorithms on FPGAs using OpenCL Model, " in the proceedings of *the Design Automation Conference (DAC)*, June 2017. |
| [Cx] | Shuo Wang, **Yun Liang**, Wei Zhang. "FlexCL: An Analytical Performance Model for OpenCL Workloads on Flexible FPGAs, " in the proceedings of *the Design Automation Conference (DAC)*, June 2017. |
| [Cx] | Qingcheng Xiao, **Yun Liang**, Liqiang Lu, Shengen Yan, Yu-Wing Tai. "Exploring Heterogeneous Algorithms for Accelerating Deep Convolutional Neural Networks on FPGAs, " in the proceedings of *the Design Automation Conference (DAC)*, June 2017. |
| [Cx] | Xuechao Wei, Cody Hao Yu, Peng Zhang, Youxiang Chen, Yuxin Wang, Han Hu,**Yun Liang**, Jason Cong. "Automated Systolic Array Architecture Synthesis for High Throughput CNN Inference on FPGAs," in the proceedings of *the Design Automation Conference (DAC)*, June 2017. <span style="color:red">**Best Paper Award Nomination.**</span> |

| [Cx] | Liqiang Lu, **Yun Liang**, Qingcheng Xiao and Shengen Yan." Evaluating Fast Algorithms for Convolutional Neural Networks on FPGAs," in the proceedings of *the IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM)*, May, 2017. |
| [Cx] | Guanwen Zhong, Alok Prakash, Siqi Wang, **Yun Liang**, Tulika Mitra, Smail Niar. "Design Space Exploration of FPGA-based Accelerators with Multi-level Parallelism,"  in the proceedings of *the Design Automation and Test in Europe (DATE)*, March, 2017. |
| [Cx] | Xuechao Wei, **Yun Liang**, Tao Wang, Songwu Lu, Jason Cong.  "Throughput Optimization for Streaming Applications on CPU-FPGA Heterogeneous Systems," in the proceedings of *the Asia and South Pacific Design Automation Conference (ASPDAC)* , January, 2017. |

### 2016

| [Cx] | Guanwen Zhong, Alok Prakash, **Yun Liang**, Tulika Mitra, Smail Niar. "Lin-Analyzer: A High-level Performance Analysis Tool for FPGA-based Accelerators,"  in the proceedings of *the Design Automation Conference (DAC)*, June, 2016. |
| [Cx] | Xiuhong Li, **Yun Liang**. "Efficient Kernel Management on GPUs,"  in the proceedings of *the Design Automation and Test in Europe (DATE)*, March, 2016. |
| [Cx] | Shuo Wang, **Yun Liang**, Chao Zhang, Xiaolong Xie, Guangyu Sun, Yongpan Liu, Yu Wang, Xiuhong Li. "Performance-centric Register File Design for GPUs using Racetrack Memory," in the proceedings of *the Asia and South Pacific Design Automation Conference (ASPDAC)* , January, 2016. <span style="color:red">**Best Paper Award Nomination.**</span> |


### 2015

| [Cx] | Xiaolong Xie, **Yun Liang**, Xiuhong Li, Yudong Wu, Guangyu Sun, Tao Wang, and Dongrui Fan. "Enabling Coordinated Register Allocation and Thread-level Parallelism Optimization for GPUs," in the proceedings of *the 48th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)*, December, 2015. |
| [Cx] | Xian Zhang, Guangyu Sun, Chao Zhang, Weiqi Zhang, **Yun Liang**, Tao Wang, Yiran Chen, and Jia Di. "Fork Path: Improving Efficiency of ORAM by Removing Redundant Memory Accesses," in the proceedings of *48th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)*, December, 2015. |
| [Cx] | **Yun Liang**, Shuo Wang. "Quantitative Performance and Power Analysis of LTE using High Level Synthesis," in the proceedings of *International Conference on ASIC*, November 2015. ***(invited paper)*** |

| [Cx] | Chao Zhang, Guangyu Sun, Xian Zhang, Weiqi Zhang, Weisheng Zhao, Tao Wang, **Yun Liang**, Yongpan Liu, Yu Wang, and Jiwu Shu, "Hi-fi Playback: Tolerating Position Errors in Shift Operations of Racetrack Memory, " in the proceedings of *the 42nd International Symposium on Computer Architecture (ISCA)*, June 2015. |
| [Cx] | Xiaolong Xie, **Yun Liang**, Yu Wang, Guangyu Sun, Tao Wang. "Coordinated Static and Dynamic Cache Bypassing on GPUs,"  in the proceedings of *21st IEEE International Symposium on High Performance Computer Architecture (HPCA)*, February 2015. |
| [Cx] | Waiteng Tang, Ruizhe Zhao, Mian Lu, **Yun Liang**, Huynh Phung Huynh, Xibai Li, Rick Siow Mong Goh. "Optimizing and Auto-Tuning Scale-Free Sparse Matrix-Vector Multiplication on Intel Xeon Phi, " in the proceedings of *the International Symposium on Code Generation and Optimization (CGO)*, February 2015. |

### 2014

| [Cx] | Guanwen Zhong, Vanchinathan Venkataramani, **Yun Liang**, Tulika Mitra, Smail Niar. "Design Space Exploration of Multiple Loops on FPGAs using High Level Synthesis," in the proceedings of *IEEE International Conference on Computer Design (ICCD)*, October 2014. |
| [Cx] | Xiaoming Chen, Yu Wang, **Yun Liang**, Yuan Xie, Huazhong Yang, "Run-time Techniques for Simultaneous Aging and Power Optimization in GPGPUs," in the proceedings of *the 51th Design Automation Conference (DAC)*, June, 2014. |
| [Cx] | Jingyu Deng, **Yun Liang**, Guojie Luo, Guangyu Sun. "Rapid Design Space Exploration of Two-level Unified Caches," in the proceedings of *the IEEE International Symposium on Circuits and Systems (ISCAS)*, June 2014. |
| [Cx] | Swathi Gurumani, Jacob Tolar, Yao Chen, **Yun Liang**, Kyle Rupnow, Deming Chen. "Integrated CUDA-to-FPGA Synthesis with Network-on-Chip," in the proceedings of *the IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM)*, May, 2014. |
| [Cx] | Huping Ding, **Yun Liang**, Tulika Mitra. "WCET-Centric Dynamic Instruction Cache Locking," in the proceedings of *the Design Automation and Test in Europe (DATE)*, March, 2014. |
| [Cx] | Zhimin Wu, Yang Liu, **Yun Liang**, Jun Sun. "GPU Accelerated Counterexample Generation in LTL Model Checking," in the proceedings of *the International Conference on Formal Engineering Methods (ICFEM)*, November, 2014. |

### 2013

| [Cx] | Xiaolong Xie, **Yun Liang**, Guangyu Sun, Deming Chen. "An Efficient Compiler Framework for Cache Bypassing on GPUs," in the proceedings of *International Conference on Computer Aided Design (ICCAD)* , Nov, 2013. |
| [Cx] | Mian Lu, Lei Zhang, Huynh Phung Huynh, Zhongliang Ong, **Yun Liang**, Bingsheng He, Rick Siow Mong Goh, Richard Huynh. "Optimizing the MapReduce Framework on Intel Xeon Phi Coprocessor," in the proceedings of *the IEEE Bag Data (BigData)*, Oct, 2013. |
| [Cx] | Alexandros Papakonstantinou, Deming Chen, Wen Mei Hwu, **Yun Liang**, Jason Cong. "Throughput-Oriented Kernel Porting onto FPGAs," in the proceedings of *the 50th Design Automation Conference (DAC)*, June, 2013. |
| [Cx] | Huping Ding, **Yun Liang**, Tulika Mitra. "Integrated Instruction Cache Analysis and Locking in Multitasking Real-time Systems," in the proceedings of *the 50th Design Automation Conference (DAC)*,  June, 2013. |
| [Cx] | Wei Zuo, **Yun Liang**, Peng Li, Kyle Rupnow, Deming Chen, Jason Cong. "Improving High Level Synthesis Optimization Opportunity Through Polyhedral Transformations," in the proceedings of *the 21st ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA)*, Februrary, 2013. |
| [Cx] | Swathi T. Gurumani, Hisham Cholakkal, **Yun Liang**, Kyle Rupnow, Deming Chen. "High-Level Synthesis of Multiple Dependent CUDA Kernels on FPGA,"  in the proceedings of *18th Asia and South Pacific Design Automation Conference (ASPDAC)* , January, 2013. ***(invited paper)*** |
| [Cx] | **Yun Liang**, Zheng Cui, Kyle Rupnow, Deming Chen. "Register and Thread Structure Optimization for GPUs," in the proceedings of *18th Asia and South Pacific Design Automation Conference (ASPDAC)*, January, 2013. |
| [Cx] | Huping Ding, **Yun Liang**, Tulika Mitra. "Shared Cache Aware Task Mapping for WCRT Minimization," in the proceedings of *18th Asia and South Pacific Design Automation Conference (ASPDAC)*, January, 2013. |

### 2012

| [Cx] | Huping Ding, **Yun Liang**, Tulika Mitra. "WCET-Centric Partial Instruction Cache Locking," in the proceedings of *ACM 49th Design Automation Conference (DAC)*, June 2012. <span style="color:red">**Best Paper Award Nomination (7 out of 741 submissions).**</span> |

| [Cx] | Zheng Cui, **Yun Liang**, Kyle Rupnow, Deming Chen. "An Accurate GPU Performance Model for Effective Control Flow Divergence Optimization," in the proceedings of *IEEE International Parallel & Distributed Processing Symposium (IPDPS)*, May, 2012. |
| [Cx] | **Yun Liang**, Zheng Cui, Shengkui Zhao, Kyle Rupnow, Yihao Zhang, Douglas L. Jones, Deming Chen. "Real-time Implementation and Performance Optimization of 3D Sound Localization on GPUs," in the proceedings of *Design Automation and Test in Europe (DATE)*, March, 2012. |
| [Cx] | Shengkui Zhao, Saima Ahmed, **Yun Liang**, Kyle Rupnow, Deming Chen, Douglas L Jones."A real-time 3D sound localization system with miniature microphone array for virtual reality," in the proceedings of *7th IEEE Conference on Industrial Electronics and Applications (ICIEA)*, July, 2012. |
| [Cx] | Kyle Rupnow, **Yun Liang**, Yinan Li, Dongbo Min, Minh Do, Deming Chen. "High Level Synthesis of Stereo Matching: Productivity, Performance, and Software Constraints, " in the proceedings of *International Conference on Field Programmable Technology (FPT)*, December 2011. <span style="color:red">**Best Paper Award Nomination (4 out of 94 submissions).**</span> |

| [Cx] | Kyle Rupnow, **Yun Liang**, Yinan Li, Deming Chen. "A study of high-level synthesis: Promises and challenges", in the proceedings of *IEEE 9th International Conference on ASIC (ASICON)*, October, 2012. |

### 2011

| [Cx] | Alexandros Papakonstantinou, **Yun Liang**, John A. Stratton, Karthik Gururaj, Deming Chen, Wen-Mei W. Hwu, Jason Cong. "Multilevel Granularity Parallelism Synthesis on FPGAs," in the proceedings of *the 19th Annual IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM)*, May, 2011. <span style="color:red">** Best Paper Award (1 out of 119 submissions).**</span> |


### 2010

| [Cx] | **Yun Liang**, Tulika Mitra. "Improved Procedure Placement for Set Associative Caches," in the proceedings of *the international Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES)*, October, 2010. |
| [Cx] | **Yun Liang**, Tulika Mitra. "Instruction Cache Locking using Temporal Reuse Profile," in the proceedings of *the ACM 47th Design Automation Conference (DAC)*, June 2010. |
| [Cx] | Huynh Phung Huynh, **Yun Liang**, Tulika Mitra. "Efficient custom instructions generation for system-level design," in the proceedings of *the International Conference on Field-Programmable Technology (FPT)*, December, 2010. |

### 2009

| [Cx] | Yan Li, Vivy Suhendra, **Yun Liang**, Tulika Mitra, Abhik Roychoudhury. "Timing Analysis of Concurrent Programs Running on Shared Cache Multi-Cores," in the proceedings of *the 30th IEEE Real-Time Systems Symposium (RTSS)*, December, 2009. |

### 2008

| [Cx] | **Yun Liang**, Tulika Mitra. "Static Analysis for Fast and Accurate Design Space Exploration of Caches," in the proceedings of *the International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS)*, October, 2008. |
| [Cx] | **Yun Liang**, Lei Ju, Samarjit Chakraborty, Tulika Mitra, Abhik Roychoudhury. "Cache-aware Optimization of BAN Applications," in the proceedings of *the International Conference on Hardware/Software Codesign and System Synthesis(CODES+ISSS)*, October, 2008. <span style="color:red">**Best Paper Award Nomination.**</span> |

| [Cx] | **Yun Liang**, Tulika Mitra.  "Cache Modeling in Probabilistic Execution Time Analysis," in the proceedings of *the 45th Design Automation Conference (DAC)*, June, 2008. |


## Other Workshop Papers and Poster Papers

| [Wx] | Pengcheng Xu, **Yun Liang**. “Automatic Code Generation for Rocket Chip RoCC Accelerators, " *Fourth Workshop on Computer Architecture Research with RISC-V (CARRV)* 2020. |
| [Wx] | Xiaolong Xie, **Yun Liang**, Xiuhong Li, Wei Tan. " CuLDA: Solving Large-scale LDA Problems on GPUs," in the proceedings of *the 26th International Symposium on High Performance Parallel and Distributed Computing (HPDC)*, June 2019. (Poster). |
| [Wx] | XuechaoWei, **Yun Liang**, XibaiLi, Tao Wang, Songwu Lu, Jason Cong.“Evaluation of Software Defined Radio on Heterogeneous Systems, " in the proceedings of *International Conference on Parallel Architectures and Compilation Techniques (PACT)*, 2015. (Poster). |
| [Wx] | **Yun Liang**, Abhik Roychoudhury, Tulika Mitra. "Timing analysis of body area network application," in the proceedings of *7th International Workshop on Worst Case Execution Time Analysis (WCET)*, 2007. |
