/*
 * Copyright (c) 2018 HiSilicon Limited.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 */

#ifndef HISI_ACC_QM_H
#define HISI_ACC_QM_H

#include <linux/dmapool.h>

struct cqe {
	__le32 rsvd0;
	__le16 cmd_id;
	__le16 rsvd1;
	__le16 sq_head;
	__le16 sq_num;
	__le16 rsvd2;
	__le16 w7; /* phase, status */
};

struct eqe {
	__le32 dw0; /* cqn, phase */
};

struct aeqe {
	__le32 dw0; /* qn, phase, type */
};

struct sqc {
	__le16 sq_head;
	__le16 sq_tail;
	__le32 sq_base_l;
	__le32 sq_base_h;
        __le32 dw3; /* v1: v2: sqe_size */
        __le16 qes;
	__le16 rsvd0;
        __le16 pasid;
        __le16 w11; /* tail_idx_sig, head_idx_sig, burst_cnt_shift */
        __le16 cq_num;
        __le16 w13; /* type, order, priority */
	__le32 rsvd1;
};

struct cqc {
	__le16 cq_head;
	__le16 cq_tail;
	__le32 cq_base_l;
	__le32 cq_base_h;
        __le32 dw3; /* v1: v2: cqe_size */
        __le16 qes;
	__le16 rsvd0;
        __le16 pasid;
        __le16 w11; /* tail_idx_sig, head_idx_sig */
        __le32 dw6; /* c_flag, phase */
	__le32 rsvd1;
};

struct eqc {
	__le16 eq_head;
	__le16 eq_tail;
	__le32 eq_base_l;
	__le32 eq_base_h;
	__le32 dw3; /* v1: v2: */
	__le32 rsvd[2];
	__le32 dw6; /* qes, phase */
};

struct aeqc {
	__le16 aeq_head;
	__le16 aeq_tail;
	__le32 aeq_base_l;
	__le32 aeq_base_h;
	__le32 rsvd[3];
	__le32 dw6; /* qes, phase */
};

struct mailbox {
	__le16 w0; /* op_type, busy, status, event, cmd */
	__le16 queue_num;
	__le32 mb_base_l;
	__le32 mb_base_h;
	__le32 rsvd;
};

struct doorbell {
	__le16 queue_num;
	__le16 cmd;
	__le16 index;
	__le16 priority;
};

struct hisi_acc_qm_hw_ops {
        int (*vft_config)(struct qm_info *qm, u32 base, u32 number);
};

struct qm_info {
	void __iomem *fun_base;

	u32 qp_base;
	u32 qp_num;

        struct sqc *sqc_base;
	dma_addr_t sqc_base_dma;

        struct cqc *cqc_base;
	dma_addr_t cqc_base_dma;

        struct eqc *eqc;
	dma_addr_t eqc_dma;

	struct eqe *eq_base;
	dma_addr_t eq_base_dma;
        u32 eq_head;

        struct aeqc *aeqc;
	struct aeqe *aeq_base;

        unsigned long *qp_bitmap;
	spinlock_t qp_bitmap_lock;

        int node_id;

        bool qpn_fixed;

	spinlock_t mailbox_lock;

	void *priv;

	int (*sqe_handler)(struct qm_info *qm_info, char *cqe);

	struct list_head qm;

        struct hisi_acc_qm_hw_ops *ops;

	struct dma_pool *eqc_aeqc_pool;

        struct device *dev;
};

enum queue_type {
	CRYPTO_QUEUE = 0,
	WD_QUEUE,
};

struct hisi_acc_qp {
        /* sq number in this function */
        u32 queue_id;
        u32 alg_type;

        void *sq;
        struct cqe *cq_base;
        
        struct sqc *sqc;
        struct cqc *cqc;

        u32 sq_tail;
        u32 cq_head;

        u32 sqe_size;

        enum queue_type type;

        struct qm_info *parent;

        struct list_head node;
};

#define QM_DEF_Q_NUM                    128

#define QM_IN_PF_MASK                   0x1
#define QM_IN_PF                        0x1
#define QM_IN_VF                        0

#define QM_SQC_SIZE			32
#define QM_CQC_SIZE			32
#define QM_EQC_SIZE			28
#define QM_AEQC_SIZE			32
#define QM_CQE_SIZE			16
#define QM_EQE_SIZE			4
#define QM_AEQE_SIZE			12

/* eq/aeq irq enable */
#define QM_VF_AEQ_INT_SOURCE		0x0
#define QM_VF_AEQ_INT_MASK		0x4
#define QM_VF_EQ_INT_SOURCE		0x8
#define QM_VF_EQ_INT_MASK		0xc

/* mailbox */
#define MAILBOX_CMD_SQC			0x0
#define MAILBOX_CMD_CQC			0x1
#define MAILBOX_CMD_EQC			0x2
#define MAILBOX_CMD_AEQC		0x3
#define MAILBOX_CMD_SQC_BT		0x4
#define MAILBOX_CMD_CQC_BT		0x5

#define MAILBOX_CMD_SEND_BASE		0x300
#define MAILBOX_EVENT_SHIFT		8
#define MAILBOX_STATUS_SHIFT		9
#define MAILBOX_BUSY_SHIFT		13
#define MAILBOX_OP_SHIFT		14
#define MAILBOX_QUEUE_SHIFT		16

/* sqc shift */
#define SQ_HEAD_SHIFT			0
#define SQ_TAIL_SHIFI			16
#define SQ_HOP_NUM_SHIFT		0
#define SQ_PAGE_SIZE_SHIFT		4
#define SQ_BUF_SIZE_SHIFT		8
#define SQ_SQE_SIZE_SHIFT		12
#define SQ_DEPTH			1024
#define SQ_HEAD_IDX_SIG_SHIFT		0 //
#define SQ_TAIL_IDX_SIG_SHIFT		0 //
#define SQ_CQN_SHIFT			0 //
#define SQ_PRIORITY_SHIFT		0//
#define SQ_ORDERS_SHIFT			4//
#define SQ_TYPE_SHIFT			8// #

/* cqc shift */
#define CQ_HEAD_SHIFT			0
#define CQ_TAIL_SHIFI			16
#define CQ_HOP_NUM_SHIFT		0
#define CQ_PAGE_SIZE_SHIFT		4
#define CQ_BUF_SIZE_SHIFT		8
#define CQ_SQE_SIZE_SHIFT		12
#define CQ_DEPTH			1024
#define CQ_PASID			0 //
#define CQ_HEAD_IDX_SIG_SHIFT		0 //
#define CQ_TAIL_IDX_SIG_SHIFT		0 //
#define CQ_CQN_SHIFT			0 //
#define CQ_PRIORITY_SHIFT		16//
#define CQ_ORDERS_SHIFT			0 //
#define CQ_TYPE_SHIFT			0

#define CQ_PHASE_SHIFT			0
#define CQ_FLAG_SHIFT			1

#define CQC_HEAD_INDEX(cqc)		((cqc)->cq_head)
#define CQC_PHASE(cqc)			(((cqc)->dw6) & 0x1)
#define CQC_CQ_ADDRESS(cqc)		(((u64)((cqc)->cq_base_h) << 32) | \
                                         ((cqc)->cq_base_l))

/* eqc shift */
#define MB_EQC_EQE_SHIFT		12
#define MB_EQC_PHASE_SHIFT		16

#define EQC_HEAD_INDEX(eqc) 		((eqc)->eq_head)
#define EQC_TAIL_INDEX(eqc) 		((eqc)->eq_tail)
#define EQC_PHASE(eqc)			((((eqc)->dw6) >> 16) & 0x1)

/* aeqc shift */
#define MB_AEQC_AEQE_SHIFT		12
#define MB_AEQC_PHASE_SHIFT		16

/* cqe shift */
#define CQE_PHASE(cq)			(((*((u32 *)(cq) + 3)) >> 16) & 0x1)
#define CQE_SQ_NUM(cq)			((*((u32 *)(cq) + 2)) >> 16)
#define CQE_SQ_HEAD_INDEX(cq)		((*((u32 *)(cq) + 2)) & 0xffff)

/* eqe shift */
#define EQE_PHASE(eqe)			(((eqe)->dw0 >> 16) & 0x1)
#define EQE_CQN(eqe)			(((eqe)->dw0) & 0xffff)

/* aeqe shift */

int hacc_qm_mb_check_busy(struct qm_info *qm);
int hacc_mb(struct qm_info *qm, u8 cmd, u64 phys_addr, u16 num, bool rw, bool event);

/* doorbell */
#define DOORBELL_CMD_SQ			0
#define DOORBELL_CMD_CQ			1
#define DOORBELL_CMD_EQ			2
#define DOORBELL_CMD_AEQ		3

#define DOORBELL_CMD_SEND_BASE		0x340

int hacc_db(struct qm_info *qm, u16 qn, u8 cmd, u16 index, u8 priority);

#define QM_Q_DEPTH			1024

/* qm 0x100000: cfg registers */
#define QM_MEM_START_INIT		0x100040
#define QM_MEM_INIT_DONE		0x100044
#define QM_VFT_CFG_RDY			0x10006c
#define QM_VFT_CFG_OP_WR		0x100058
#define QM_VFT_CFG_TYPE			0x10005c
#define QM_SQC_VFT			0x0
#define QM_CQC_VFT			0x1
#define QM_VFT_CFG_ADDRESS		0x100060
#define QM_VFT_CFG_OP_ENABLE		0x100054

#define QM_VFT_CFG_DATA_L		0x100064
#define QM_VFT_CFG_DATA_H		0x100068
#define QM_SQC_VFT_BUF_SIZE		(0x7 << 8)
#define QM_SQC_VFT_SQC_SIZE		(0x5 << 12)
#define QM_SQC_VFT_INDEX_NUMBER		(0x1 << 16)
#define QM_SQC_VFT_BT_INDEX_SHIFT	22
#define QM_SQC_VFT_START_SQN_SHIFT	28
#define QM_SQC_VFT_VALID		((u64)0x1 << 44)
#define QM_CQC_VFT_BUF_SIZE		(0x7 << 8)
#define QM_CQC_VFT_SQC_SIZE		(0x5 << 12)
#define QM_CQC_VFT_INDEX_NUMBER		(0x1 << 16)
#define QM_CQC_VFT_BT_INDEX_SHIFT	22
#define QM_CQC_VFT_VALID            	(0x1 << 28)

/* qm user domain */
#define QM_ARUSER_M_CFG_1		0x100088
#define QM_ARUSER_M_CFG_ENABLE		0x100090
#define QM_AWUSER_M_CFG_1		0x100098
#define QM_AWUSER_M_CFG_ENABLE		0x1000a0
#define QM_WUSER_M_CFG_ENABLE		0x1000a8
/* qm cache */
#define QM_AXI_M_CFG			0x1000ac
#define QM_AXI_M_CFG_ENABLE		0x1000b0
#define QM_PEH_AXUSER_CFG_ENABLE	0x1000d0

irqreturn_t hacc_irq_thread(int irq, void *data);

#endif
