{
    "hands_on_practices": [
        {
            "introduction": "A primary goal in routing is to connect a set of terminals with minimum wirelength. While a Minimum Spanning Tree (MST) offers a simple polynomial-time heuristic, it is often suboptimal because it restricts connections to be between the terminals themselves. This exercise provides a hands-on demonstration of the fundamental gap between an MST and the true Rectilinear Steiner Minimum Tree (RSMT) by analyzing a classic instance where the MST heuristic performs at its worst . Calculating the wirelength for both topologies will make the value of introducing new junctions, or Steiner points, tangibly clear.",
            "id": "4302228",
            "problem": "In the context of Electronic Design Automation (EDA) for integrated circuits, rectilinear interconnect on a single metal layer is modeled using the Manhattan metric, where the length of a wire segment is the sum of absolute horizontal and vertical spans. The Rectilinear Steiner Minimum Tree (RSMT) problem asks for the tree of minimum total rectilinear length that connects a given set of terminal pins, allowing the introduction of non-terminal junctions called Steiner points, which, for an optimal solution, may be assumed to lie on the Hanan grid (the set of all horizontal and vertical lines through the terminals). In contrast, a Minimum Spanning Tree (MST) heuristic over the terminal set alone restricts the tree to edges between terminals measured by the Manhattan distance, disallowing Steiner points.\n\nConsider four terminals placed at the corners of a diamond in the plane at coordinates $\\left(0,4\\right)$, $\\left(4,0\\right)$, $\\left(8,4\\right)$, and $\\left(4,8\\right)$. Using only first principles and core definitions (Manhattan distance, spanning tree acyclicity, and the Hanan grid property), perform the following:\n\n1. Justify that any MST constructed on the terminal set using the Manhattan metric must have total length $L_{\\mathrm{MST}}$ equal to the sum of three edges of length $8$, and compute $L_{\\mathrm{MST}}$.\n2. Construct an RSMT candidate by introducing a single Steiner point at $\\left(4,4\\right)$ on the Hanan grid, compute its total length $L_{\\mathrm{RSMT}}$, and justify its optimality for this instance by a valid lower bound that does not rely on shortcut formulas (e.g., argue from the necessity of spanning the horizontal and vertical extents).\n3. Compute the exact suboptimality ratio $\\rho = L_{\\mathrm{MST}} / L_{\\mathrm{RSMT}}$ for this instance.\n\nProvide the final answer as a single real value or a single closed-form analytic expression. No rounding is required, and no units should be included in the final answer.",
            "solution": "The problem is validated as self-contained, scientifically grounded in the fields of computational geometry and electronic design automation, and well-posed. We proceed with the solution by addressing the three specified tasks.\n\nThe set of four terminals is given by the coordinates $\\mathcal{T} = \\{P_1, P_2, P_3, P_4\\}$, where $P_1 = \\left(0,4\\right)$, $P_2 = \\left(4,0\\right)$, $P_3 = \\left(8,4\\right)$, and $P_4 = \\left(4,8\\right)$. The distance metric is the Manhattan or $L_1$ distance, defined for two points $(x_a, y_a)$ and $(x_b, y_b)$ as $d_1\\left((x_a, y_a), (x_b, y_b)\\right) = |x_a - x_b| + |y_a - y_b|$.\n\n1.  Computation of the Minimum Spanning Tree (MST) length, $L_{\\mathrm{MST}}$\n\nFirst, we compute the Manhattan distance between every pair of terminals in the set $\\mathcal{T}$. There are $\\binom{4}{2} = 6$ such pairs.\n$d_1(P_1, P_2) = |0 - 4| + |4 - 0| = 4 + 4 = 8$.\n$d_1(P_1, P_3) = |0 - 8| + |4 - 4| = 8 + 0 = 8$.\n$d_1(P_1, P_4) = |0 - 4| + |4 - 8| = 4 + 4 = 8$.\n$d_1(P_2, P_3) = |4 - 8| + |0 - 4| = 4 + 4 = 8$.\n$d_1(P_2, P_4) = |4 - 4| + |0 - 8| = 0 + 8 = 8$.\n$d_1(P_3, P_4) = |8 - 4| + |4 - 8| = 4 + 4 = 8$.\n\nAll pairwise distances between the $4$ terminals are equal to $8$. A Minimum Spanning Tree on the graph of terminals must connect all $n=4$ vertices using exactly $n-1=3$ edges while minimizing the total edge weight. Since all possible edges have the same weight of $8$, any set of $3$ edges that forms a spanning tree (i.e., connects all vertices without creating a cycle) is an MST. For example, the path graph using edges $(P_1, P_2)$, $(P_2, P_3)$, and $(P_3, P_4)$ is an MST. The total length of any such MST is the sum of the lengths of its three edges.\n\nTherefore, the length of the MST is:\n$$L_{\\mathrm{MST}} = 8 + 8 + 8 = 3 \\times 8 = 24$$\n\n2.  Construction and Optimality of the Rectilinear Steiner Minimum Tree (RSMT)\n\nWe are asked to construct a candidate tree by introducing a single Steiner point at $S = \\left(4,4\\right)$. This point lies on the Hanan grid, which is formed by the set of all horizontal and vertical lines passing through the terminals, specifically at the intersection of the vertical line $x=4$ and the horizontal line $y=4$.\n\nThe Steiner tree is formed by connecting each of the $4$ terminals to this central Steiner point $S$. The lengths of these connections are:\n$d_1(S, P_1) = d_1\\left(\\left(4,4\\right), \\left(0,4\\right)\\right) = |4-0| + |4-4| = 4$.\n$d_1(S, P_2) = d_1\\left(\\left(4,4\\right), \\left(4,0\\right)\\right) = |4-4| + |4-0| = 4$.\n$d_1(S, P_3) = d_1\\left(\\left(4,4\\right), \\left(8,4\\right)\\right) = |4-8| + |4-4| = 4$.\n$d_1(S, P_4) = d_1\\left(\\left(4,4\\right), \\left(4,8\\right)\\right) = |4-4| + |4-8| = 4$.\n\nThe total length of this candidate Steiner tree is the sum of these four segment lengths:\n$$L_{\\mathrm{candidate}} = 4 + 4 + 4 + 4 = 16$$\n\nTo justify the optimality of this tree, we establish a fundamental lower bound for the length of any Rectilinear Steiner Tree (RST) connecting the given terminals. The total length $L$ of any rectilinear tree can be decomposed into its total horizontal length $L_x$ and total vertical length $L_y$, such that $L = L_x + L_y$.\n\nFor any tree to connect the terminal set, its projected length on the x-axis must span the interval defined by the minimum and maximum x-coordinates of the terminals. The set of x-coordinates is $\\{0, 4, 8\\}$. The horizontal span is $\\Delta x = \\max(\\{0, 4, 8\\}) - \\min(\\{0, 4, 8\\}) = 8 - 0 = 8$. Thus, for any connecting tree, $L_x \\ge \\Delta x = 8$.\n\nSimilarly, the set of y-coordinates is $\\{0, 4, 8\\}$. The vertical span is $\\Delta y = \\max(\\{0, 4, 8\\}) - \\min(\\{0, 4, 8\\}) = 8 - 0 = 8$. Therefore, for any connecting tree, $L_y \\ge \\Delta y = 8$.\n\nA lower bound on the total length of any RST is the sum of these minimum spans:\n$$L(\\mathrm{RST}) \\ge \\Delta x + \\Delta y = 8 + 8 = 16$$\n\nThe candidate tree constructed with the Steiner point at $S=(4,4)$ consists of a horizontal segment from $(0,4)$ to $(4,4)$ and another from $(4,4)$ to $(8,4)$, giving a total horizontal length of $4+4=8$. It also has a vertical segment from $(4,0)$ to $(4,4)$ and another from $(4,4)$ to $(4,8)$, giving a total vertical length of $4+4=8$. The total length of this tree is $8+8=16$.\n\nSince the length of our candidate tree, $16$, is equal to the established lower bound, it must be a Rectilinear Steiner Minimum Tree. Thus, the length of the RSMT is:\n$$L_{\\mathrm{RSMT}} = 16$$\n\n3.  Computation of the Suboptimality Ratio $\\rho$\n\nThe suboptimality ratio of the MST heuristic for this instance is defined as $\\rho = L_{\\mathrm{MST}} / L_{\\mathrm{RSMT}}$. Using the values derived above:\n$$L_{\\mathrm{MST}} = 24$$\n$$L_{\\mathrm{RSMT}} = 16$$\n\nThe ratio is:\n$$\\rho = \\frac{L_{\\mathrm{MST}}}{L_{\\mathrm{RSMT}}} = \\frac{24}{16}$$\nSimplifying the fraction gives:\n$$\\rho = \\frac{3}{2}$$",
            "answer": "$$\\boxed{\\frac{3}{2}}$$"
        },
        {
            "introduction": "While the undirected Rectilinear Steiner Minimum Tree (SMT) provides the shortest possible interconnect, practical routing is often governed by strict directional rules to ensure manufacturability and predictable performance. This practice explores how such constraints, specifically a 'vertical-then-horizontal' routing policy, can impact the optimal topology and overall wirelength . By comparing the unconstrained SMT with the constrained directed Steiner arborescence, you will quantify the cost penalty imposed by design rules and understand the critical distinction between purely geometric and rule-driven optimization.",
            "id": "4302251",
            "problem": "Consider a net in Electronic Design Automation (EDA) routing on a rectilinear grid with preferred directions, where each interconnect segment is constrained to be axis-aligned. Let the source be at $s=(0,0)$ and the sinks be at $t_1=(2,3)$, $t_2=(2,-3)$, and $t_3=(6,0)$. The cost of a tree is defined as the total rectilinear (Manhattan) length of its edges, with shared edges counted once. Two routing models are considered:\n- The undirected Rectilinear Steiner Minimum Tree (SMT): an undirected tree connecting $\\{s,t_1,t_2,t_3\\}$ with possible introduction of Steiner points at Hanan grid intersections, minimizing total rectilinear length.\n- The directed Rectilinear Steiner Arborescence (RSA): a directed tree rooted at $s$ in which every path from $s$ to a sink is directed away from $s$ and must satisfy an orientation constraint. In this problem, the orientation constraint is that each $s \\to t_i$ path must be composed of a single vertical segment followed by a single horizontal segment (a strict “vertical-then-horizontal” or VH path), reflecting a one-bend ordering policy.\n\nStarting from the definitions of rectilinear (Manhattan) distance and the combinatorial structure of sharing in trees, do the following:\n1. Determine the undirected SMT topology for $\\{s,t_1,t_2,t_3\\}$ and compute its total length $L_{\\mathrm{SMT}}$.\n2. Show that the VH orientation constraint renders the SMT topology infeasible as a directed RSA, and argue from first principles about sharing opportunities under VH paths to determine the optimal directed RSA topology and its total length $L_{\\mathrm{dir}}$ for this instance.\n3. Compute the cost difference $\\Delta=L_{\\mathrm{dir}}-L_{\\mathrm{SMT}}$.\n\nExpress the final cost difference as a single real number. No rounding is needed; report the exact value as a pure number with no units.",
            "solution": "The problem asks for the analysis and comparison of two different routing tree structures for a given net in an Electronic Design Automation (EDA) context. The net consists of a source terminal $s$ and three sink terminals $t_1$, $t_2$, and $t_3$. The cost metric for any tree is its total rectilinear length.\n\nFirst, the problem is validated.\nThe given data are:\n- Source terminal: $s=(0,0)$.\n- Sink terminals: $t_1=(2,3)$, $t_2=(2,-3)$, $t_3=(6,0)$.\n- The set of all terminals is $P = \\{s, t_1, t_2, t_3\\}$.\n- Cost function: Rectilinear (Manhattan) distance, where the distance between two points $(x_1, y_1)$ and $(x_2, y_2)$ is $|x_1-x_2| + |y_1-y_2|$.\n- Model 1: Undirected Rectilinear Steiner Minimum Tree (SMT).\n- Model 2: Directed Rectilinear Steiner Arborescence (RSA) with a strict \"vertical-then-horizontal\" (VH) path constraint for all source-to-sink paths.\n\nThe problem is scientifically grounded in the established field of VLSI physical design, specifically in routing algorithms. The concepts of SMT, RSA, rectilinear distance, and routing constraints like VH are standard and well-defined. The problem is well-posed, providing all necessary information, and is objective in its formulation. Therefore, the problem is deemed valid and a solution can be constructed.\n\nThe first part of the task is to determine the topology and length of the undirected Rectilinear Steiner Minimum Tree (SMT) for the terminal set $P$. An SMT for a set of terminals $P$ is a tree of minimum total rectilinear length that connects all terminals in $P$, possibly using additional points called Steiner points. For rectilinear SMTs, optimal Steiner points must lie on the Hanan grid, which is formed by the set of all vertical and horizontal lines passing through the terminals.\n\nThe given terminals are $s=(0,0)$, $t_1=(2,3)$, $t_2=(2,-3)$, and $t_3=(6,0)$. We observe a symmetry in the terminal locations: $t_1$ and $t_2$ are symmetric with respect to the x-axis, and $s$ and $t_3$ lie on this axis of symmetry. Due to this symmetry, an optimal SMT can be expected to be symmetric with respect to the x-axis. The geometric median of the terminal coordinates is a good candidate for a primary Steiner point. The x-coordinates are $\\{0, 2, 2, 6\\}$, with a median of $2$. The y-coordinates are $\\{-3, 0, 0, 3\\}$, with a median of $0$. This suggests a central Steiner point at $(2,0)$.\n\nLet us construct a tree using $(2,0)$ as a Steiner point. We can connect all four terminals to this point.\n- The path from $s=(0,0)$ to $(2,0)$ is a horizontal segment of length $2$.\n- The path from $t_1=(2,3)$ to $(2,0)$ is a vertical segment of length $3$.\n- The path from $t_2=(2,-3)$ to $(2,0)$ is a vertical segment of length $3$.\n- The path from $t_3=(6,0)$ to $(2,0)$ is a horizontal segment of length $4$.\n\nThe union of these four paths forms a Steiner tree.\n- The union of the horizontal segments from $(0,0)$ to $(2,0)$ and from $(2,0)$ to $(6,0)$ is a single horizontal segment from $(0,0)$ to $(6,0)$. This segment connects $s$ and $t_3$ and has a total length of $6$.\n- The union of the vertical segments from $(2,-3)$ to $(2,0)$ and from $(2,0)$ to $(2,3)$ is a single vertical segment from $(2,-3)$ to $(2,3)$. This segment connects $t_1$ and $t_2$ and has a total length of $3 - (-3) = 6$.\n\nThe resulting SMT topology is a cross shape centered at the Steiner point $(2,0)$, with a horizontal trunk extending from $x=0$ to $x=6$ along the x-axis, and a vertical trunk from $y=-3$ to $y=3$ along the line $x=2$. The total length of this tree, $L_{\\mathrm{SMT}}$, is the sum of the lengths of these two main segments:\n$$L_{\\mathrm{SMT}} = (x_{\\max} - x_{\\min}) + (y_{\\max} - y_{\\min}) = (6 - 0) + (3 - (-3)) = 6 + 6 = 12.$$\nThis length is equal to the half-perimeter of the bounding box of the terminals, a known lower bound which is achieved for this symmetric configuration. Thus, the minimal length is indeed $12$.\n\nThe second part of the task is to analyze the directed Rectilinear Steiner Arborescence (RSA) under a strict VH path constraint. First, we must show that the SMT topology is infeasible for such an RSA. An RSA must be a directed tree rooted at $s=(0,0)$, with all paths originating from $s$. To form a directed tree from the SMT structure, we would direct edges away from $s$.\n- The path from $s$ to $t_1$ in the SMT topology would be $s(0,0) \\to (2,0) \\to t_1(2,3)$. This path consists of a horizontal segment followed by a vertical segment, which is an HV path.\n- The path from $s$ to $t_2$ would be $s(0,0) \\to (2,0) \\to t_2(2,-3)$, which is also an HV path.\nThe problem states a strict \"vertical-then-horizontal\" (VH) constraint. Since the paths to $t_1$ and $t_2$ in the SMT structure are HV, this topology is not a valid RSA under the given constraint.\n\nNext, we determine the optimal directed RSA topology and its length, $L_{\\mathrm{dir}}$, from first principles. A VH path from a source $(x_s, y_s)$ to a sink $(x_t, y_t)$ is uniquely defined. It consists of a vertical segment from $(x_s, y_s)$ to $(x_s, y_t)$ and a horizontal segment from $(x_s, y_t)$ to $(x_t, y_t)$. For our problem, with $s=(0,0)$:\n- The path to $t_1=(2,3)$ is composed of a vertical segment from $(0,0)$ to $(0,3)$ and a horizontal segment from $(0,3)$ to $(2,3)$. Its length is $3+2=5$.\n- The path to $t_2=(2,-3)$ is composed of a vertical segment from $(0,0)$ to $(0,-3)$ and a horizontal segment from $(0,-3)$ to $(2,-3)$. Its length is $3+2=5$.\n- The path to $t_3=(6,0)$ is composed of a vertical segment from $(0,0)$ to $(0,0)$ (length $0$) and a horizontal segment from $(0,0)$ to $(6,0)$. This is a purely horizontal path of length $6$.\n\nThe RSA is the union of these three directed paths. We calculate its total length by summing the lengths of the segments, accounting for overlaps (sharing).\n- The vertical segments all originate at $s=(0,0)$ and lie on the y-axis ($x=0$). The path to $t_1$ uses the segment from $(0,0)$ to $(0,3)$. The path to $t_2$ uses the segment from $(0,0)$ to $(0,-3)$. Their union is the vertical line segment from $(0,-3)$ to $(0,3)$ passing through the source. The total length of this shared vertical trunk is $3 + |-3| = 6$.\n- The horizontal segments lie at different y-coordinates: $y=3$ for $t_1$, $y=-3$ for $t_2$, and $y=0$ for $t_3$. Since their y-coordinates are distinct, these horizontal segments are disjoint.\n  - The length of the horizontal segment for $t_1$ is $|2-0|=2$.\n  - The length of the horizontal segment for $t_2$ is $|2-0|=2$.\n  - The length of the horizontal segment for $t_3$ is $|6-0|=6$.\nThe total length of the disjoint horizontal segments is $2+2+6=10$.\nThe total length of the directed tree, $L_{\\mathrm{dir}}$, is the sum of the total vertical length and the total horizontal length:\n$$L_{\\mathrm{dir}} = 6 + 10 = 16.$$\nThis structure, consisting of a single vertical trunk on the line $x=x_s$ and individual horizontal branches to the sinks, is the optimal RSA for the VH routing model.\n\nThe third and final part of the task is to compute the cost difference $\\Delta = L_{\\mathrm{dir}} - L_{\\mathrm{SMT}}$.\nUsing the calculated values:\n$$L_{\\mathrm{SMT}} = 12$$\n$$L_{\\mathrm{dir}} = 16$$\nThe cost difference is:\n$$\\Delta = 16 - 12 = 4.$$\nThis difference highlights the cost penalty incurred by imposing strict orientation constraints (the VH model) compared to the unconstrained (undirected) optimal Steiner tree, due to reduced opportunities for geometric path sharing.",
            "answer": "$$\\boxed{4}$$"
        },
        {
            "introduction": "Minimizing wirelength is often a proxy for a more fundamental goal: ensuring signals propagate quickly and arrive on time. This exercise moves beyond pure geometry to analyze the electrical impact of routing topology using the Elmore delay model, a cornerstone of timing analysis in integrated circuits . You will derive how strategically placing a Steiner point alters the resistive-capacitive characteristics of a net, thereby reducing signal delay at a critical sink. This practice provides direct insight into timing optimization, a crucial aspect of high-performance circuit design.",
            "id": "4302262",
            "problem": "Consider a clock distribution net in Integrated Circuits and Electronic Design Automation (EDA) modeled as a rectilinear tree with a single source and two sinks. Each wire is modeled as a distributed resistive-capacitive line with uniform resistance per unit length $r$ and uniform capacitance per unit length $c$. The source has a finite driver resistance $R_{s}$. The two sinks, labeled $A$ and $B$, present lumped input capacitances $C_{A}$ and $C_{B}$ respectively.\n\nTopology $\\mathcal{T}_{0}$ is defined as follows: a trunk segment of length $L$ connects the source to a junction node $J$. From $J$, two branch segments of lengths $a$ (to sink $A$) and $b$ (to sink $B$) emanate.\n\nTopology $\\mathcal{T}_{1}$ is obtained by adding a Steiner point $S$ along the trunk at a distance $s$ from the source, where $0 < s < L$, and attaching the branch to sink $A$ at $S$ instead of at $J$. The branch to sink $B$ remains attached at $J$. No other segment lengths or parameters are changed.\n\nUsing only foundational principles of linear resistive-capacitive networks and the definition of Elmore delay for tree networks as the first moment approximation of the impulse response at a sink, derive the Elmore delay to sink $B$ for $\\mathcal{T}_{0}$ and for $\\mathcal{T}_{1}$ by treating wire capacitance as a continuous distribution along each segment. Then, express in closed form the reduction in Elmore delay to sink $B$ caused by the Steiner point, defined as\n$$\\Delta t_{B} \\triangleq t_{B}(\\mathcal{T}_{0}) - t_{B}(\\mathcal{T}_{1}).$$\nYour final answer must be a single closed-form analytic expression in terms of $r$, $c$, $R_{s}$, $L$, $a$, $b$, $C_{A}$, $C_{B}$, and $s$. No numerical evaluation is required.",
            "solution": "The problem statement is scientifically grounded, well-posed, objective, and self-contained. It is based on the established Elmore delay model used in integrated circuit analysis. The parameters and topologies are clearly defined, and the objective is to derive a specific analytical expression. Therefore, the problem is valid and a solution can be derived.\n\nThe Elmore delay at a sink node $i$ in a resistive-capacitive (RC) tree is the first moment of the impulse response at that node. For a tree network with lumped capacitances $C_k$ and distributed wire capacitances, the Elmore delay $t_{D_i}$ is given by the sum of products of shared-path resistances and capacitances:\n$$t_{D_i} = \\sum_{k} R_{ik} C_k$$\nwhere the sum is over all capacitive elements in the network (both lumped and distributed). $R_{ik}$ is the resistance of the path from the source to the location of capacitance $C_k$ that is common with the path from the source to the sink $i$. For distributed elements, this sum becomes an integral.\n\nLet's denote the source driver resistance by $R_{s}$. Wires have uniform resistance per unit length $r$ and capacitance per unit length $c$. Let the path from the source to any point $q$ in the network be denoted $P(q)$. The resistance of this path is $R(P(q))$. The Elmore delay to a sink $i$ is:\n$$t_{D_i} = \\sum_{j \\in \\text{sinks}} R(P(i) \\cap P(j)) C_j + \\sum_{m \\in \\text{wires}} \\int_{x \\in m} R(P(i) \\cap P(x)) c \\, dl$$\nwhere the first sum is over all lumped sink capacitances $C_j$, and the second sum is over all wire segments $m$, integrating over their length $l$.\n\nFirst, we derive the Elmore delay to sink $B$, denoted $t_{B}(\\mathcal{T}_{0})$, for topology $\\mathcal{T}_{0}$.\nIn $\\mathcal{T}_{0}$, the source is connected via a trunk of length $L$ to a junction node $J$. From $J$, branch $a$ goes to sink $A$ and branch $b$ goes to sink $B$.\nThe path to sink $B$, $P_B$, consists of the source resistor $R_{s}$, the trunk wire of length $L$, and branch wire $b$. The total resistance of this path is $R_{s} + rL + rb$.\nWe calculate the contribution of each capacitive element to $t_{B}(\\mathcal{T}_{0})$:\n$1$. Lumped capacitance $C_{B}$ at sink $B$. The path to sink $B$ is common with itself. The shared path resistance is the total resistance to sink $B$, $R_{s} + rL + rb$. Contribution: $(R_{s} + rL + rb)C_{B}$.\n$2$. Lumped capacitance $C_{A}$ at sink $A$. The path to sink $A$ is through the trunk and branch $a$. The path common with $P_B$ is through the source resistor and the full trunk of length $L$. The shared path resistance is $R_{s} + rL$. Contribution: $(R_{s} + rL)C_{A}$.\n$3$. Distributed capacitance of branch $b$. For a point at distance $y$ from $J$ along branch $b$ ($0 \\le y \\le b$), the path from the source is through $R_{s}$, the trunk $L$, and segment $y$. This path is entirely on $P_B$. The shared path resistance is $R_{s} + rL + ry$. Contribution: $\\int_0^b (R_{s} + rL + ry) c \\, dy = c[(R_{s}+rL)b + \\frac{1}{2}rb^2]$.\n$4$. Distributed capacitance of branch $a$. For any point on branch $a$, the path from the source is through $R_{s}$ and trunk $L$. This path is common with $P_B$. The shared resistance is constant for all points on branch $a$: $R_{s}+rL$. Contribution: $\\int_0^a (R_{s} + rL) c \\, dy = ca(R_{s} + rL)$.\n$5$. Distributed capacitance of the trunk $L$. For a point at distance $x$ from the source along the trunk ($0 \\le x \\le L$), the path from the source is through $R_{s}$ and segment $x$. This is on $P_B$. The shared path resistance is $R_{s} + rx$. Contribution: $\\int_0^L (R_{s} + rx) c \\, dx = c[R_{s}L + \\frac{1}{2}rL^2]$.\n\nSumming all contributions gives $t_{B}(\\mathcal{T}_{0})$:\n$$t_{B}(\\mathcal{T}_{0}) = (R_{s} + rL + rb)C_{B} + (R_{s} + rL)C_{A} + c\\left((R_{s}+rL)b + \\frac{1}{2}rb^2\\right) + ca(R_{s} + rL) + c\\left(R_{s}L + \\frac{1}{2}rL^2\\right)$$\n\nNext, we derive the Elmore delay to sink $B$, denoted $t_{B}(\\mathcal{T}_{1})$, for topology $\\mathcal{T}_{1}$.\nIn $\\mathcal{T}_{1}$, the branch to sink $A$ is moved to a Steiner point $S$ on the trunk at a distance $s$ from the source. The path to sink $B$ remains unchanged: through the full trunk of length $L$ and branch $b$.\nThe contributions to $t_{B}(\\mathcal{T}_{1})$ from capacitances on the path to sink $B$ (i.e., on the trunk, on branch $b$, and at sink $B$) remain identical to the case of $\\mathcal{T}_{0}$, because neither their own paths from the source nor the path to sink $B$ have changed.\nThe only changes are for the contributions from capacitances on branch $a$ and at sink $A$.\n$1$. Contribution from $C_{B}$: $(R_{s} + rL + rb)C_{B}$ (unchanged).\n$2$. Contribution from distributed capacitance on branch $b$: $c[(R_{s}+rL)b + \\frac{1}{2}rb^2]$ (unchanged).\n$3$. Contribution from distributed capacitance on the trunk: $c[R_{s}L + \\frac{1}{2}rL^2]$ (unchanged).\n$4$. Lumped capacitance $C_{A}$ at sink $A$. The path to sink $A$ is now through the source resistor and the trunk segment of length $s$. The path common with $P_B$ is this new, shorter path. The shared path resistance is $R_{s} + rs$. Contribution: $(R_{s} + rs)C_{A}$.\n$5$. Distributed capacitance of branch $a$. The path to any point on branch $a$ is through $R_{s}$ and trunk segment $s$. The shared path resistance with $P_B$ is $R_{s} + rs$. Contribution: $\\int_0^a (R_{s} + rs) c \\, dy = ca(R_{s} + rs)$.\n\nSumming all contributions gives $t_{B}(\\mathcal{T}_{1})$:\n$$t_{B}(\\mathcal{T}_{1}) = (R_{s} + rL + rb)C_{B} + (R_{s} + rs)C_{A} + c\\left((R_{s}+rL)b + \\frac{1}{2}rb^2\\right) + ca(R_{s} + rs) + c\\left(R_{s}L + \\frac{1}{2}rL^2\\right)$$\n\nFinally, we compute the reduction in Elmore delay to sink $B$, defined as $\\Delta t_{B} \\triangleq t_{B}(\\mathcal{T}_{0}) - t_{B}(\\mathcal{T}_{1})$.\nBy subtracting the expression for $t_{B}(\\mathcal{T}_{1})$ from $t_{B}(\\mathcal{T}_{0})$, we see that all terms related to sink $B$, branch $b$, and the trunk capacitance cancel out, as they are identical in both expressions. The only remaining terms are those related to sink $A$ and branch $a$.\n$$\\Delta t_{B} = \\left[ (R_{s} + rL)C_{A} + ca(R_{s} + rL) \\right] - \\left[ (R_{s} + rs)C_{A} + ca(R_{s} + rs) \\right]$$\nWe can factor out the total capacitance of the subtree connected at the tapping point, which is $(C_{A} + ca)$.\n$$\\Delta t_{B} = (R_{s} + rL)(C_{A} + ca) - (R_{s} + rs)(C_{A} + ca)$$\n$$\\Delta t_{B} = \\left[ (R_{s} + rL) - (R_{s} + rs) \\right] (C_{A} + ca)$$\n$$\\Delta t_{B} = (R_{s} + rL - R_{s} - rs) (C_{A} + ca)$$\n$$\\Delta t_{B} = (rL - rs) (C_{A} + ca)$$\nThe final closed-form expression for the delay reduction is:\n$$\\Delta t_{B} = r(L-s)(C_{A} + ca)$$\nThis result shows that the delay reduction at sink $B$ is proportional to the resistance of the trunk segment that is no longer shared with branch $A$ (resistance $r(L-s)$) and the total capacitance of the subtree for sink $A$ (capacitance $C_{A}+ca$). The parameters related to sink $B$ ($b$, $C_{B}$) and the source driver resistance $R_{s}$ do not appear in the final expression for the difference in delay.",
            "answer": "$$\\boxed{r(L-s)(C_{A} + ca)}$$"
        }
    ]
}