# IPæ ¸è®¾è®¡æ·±åº¦åˆ†æä¸é—®é¢˜è¯Šæ–­æŠ¥å‘Š

## ç»¼åˆåˆ†æç»“æœ

ç»è¿‡å¯¹IPæ ¸è®¾è®¡çš„å…¨é¢æ£€æŸ¥ï¼Œå‘ç°äº†å‡ ä¸ªå…³é”®çš„è®¾è®¡é—®é¢˜å’Œæ½œåœ¨éšæ‚£ã€‚

## ğŸ” å‘ç°çš„è®¾è®¡é—®é¢˜

### 1. **FIFOè¯»å–æ§åˆ¶é€»è¾‘å†—ä½™** âš ï¸

**é—®é¢˜ä½ç½®**ï¼š`ad9280_scop_master_stream_v2_0_M00_AXIS.v`

**é€»è¾‘åˆ†æ**ï¼š
```verilog
// å½“å‰å®ç°
assign fifo_rd_en = tx_en_fifo && !fifo_empty;
assign tx_en_fifo = M_AXIS_TREADY && axis_tvalid_fifo;
assign axis_tvalid_fifo = !fifo_empty;

// å±•å¼€åç­‰æ•ˆäº
assign fifo_rd_en = M_AXIS_TREADY && !fifo_empty && !fifo_empty;
// ç®€åŒ–ä¸º
assign fifo_rd_en = M_AXIS_TREADY && !fifo_empty;
```

**é—®é¢˜å½±å“**ï¼š
- é€»è¾‘å†—ä½™ï¼Œä½†åŠŸèƒ½æ­£ç¡®
- å¯ä»¥ç®€åŒ–æé«˜å¯è¯»æ€§

### 2. **TLASTä¿¡å·ç”Ÿæˆé€»è¾‘å­˜åœ¨æ½œåœ¨é—®é¢˜** âŒ

**é—®é¢˜ä½ç½®**ï¼š`ad9280_scop_master_stream_v2_0_M00_AXIS.v`ç¬¬250-270è¡Œ

**å½“å‰å®ç°**ï¼š
```verilog
if (tx_en_fifo) begin
    stream_data_out_fifo <= fifo_data_out;
    transfer_count <= transfer_count + 1;
    
    // Generate TLAST based on sample_depth
    if (transfer_count >= (sample_depth - 1)) begin
        axis_tlast_fifo <= 1'b1;
        transfer_count <= 16'h0;  // Reset for next packet
    end else begin
        axis_tlast_fifo <= 1'b0;
    end
end else begin
    // Keep TLAST for one more cycle if not transferred yet
    if (M_AXIS_TREADY && axis_tlast_fifo) begin
        axis_tlast_fifo <= 1'b0;
    end
end
```

**é—®é¢˜åˆ†æ**ï¼š
- **æ—¶åºé—®é¢˜**ï¼š`transfer_count`å’Œ`axis_tlast_fifo`åœ¨åŒä¸€æ—¶é’Ÿå‘¨æœŸæ›´æ–°
- **è¾¹ç•Œæ¡ä»¶**ï¼šå½“`transfer_count == sample_depth-1`æ—¶ï¼ŒTLASTç½®é«˜çš„åŒæ—¶è®¡æ•°å™¨é‡ç½®
- **TLASTæŒç»­æ€§**ï¼šå¯èƒ½åœ¨æŸäº›æƒ…å†µä¸‹TLASTä¿¡å·æŒç»­æ—¶é—´ä¸æ­£ç¡®

### 3. **ADC CoreçŠ¶æ€æœºçš„è¿ç»­é‡‡æ ·é€»è¾‘å¤æ‚** âš ï¸

**é—®é¢˜ä½ç½®**ï¼š`ad9280_scop_adc_core.v`ç¬¬275-285è¡Œ

**å½“å‰å®ç°**ï¼š
```verilog
SAMPLING: begin
    sampling_active <= 1'b1;
    if (adc_valid) begin
        sample_count <= sample_count + 1;
        total_sample_count <= total_sample_count + 1;
        
        // è¿ç»­é‡‡æ ·æ¨¡å¼ï¼šè¾¾åˆ°é‡‡æ ·æ·±åº¦æ—¶é‡ç½®è®¡æ•°å™¨ä½†ä¿æŒé‡‡æ ·æ´»åŠ¨
        if (!trigger_enable && total_sample_count >= (sample_depth - 1)) begin
            sample_count <= 0;
            total_sample_count <= 0;
            acquisition_complete <= 1'b1;  // æ ‡è®°ä¸€è½®é‡‡é›†å®Œæˆ
        end
    end
    
    // è¿ç»­é‡‡æ ·æ¨¡å¼ï¼šå»¶è¿Ÿä¸€ä¸ªæ—¶é’Ÿå‘¨æœŸæ¸…é™¤å®Œæˆæ ‡å¿—
    if (!trigger_enable && acquisition_complete) begin
        acquisition_complete <= 1'b0;
    end
end
```

**é—®é¢˜åˆ†æ**ï¼š
- **ç«äº‰æ¡ä»¶**ï¼š`acquisition_complete`çš„è®¾ç½®å’Œæ¸…é™¤åœ¨åŒä¸€çŠ¶æ€ä¸‹è¿›è¡Œ
- **çŠ¶æ€ä¸ä¸€è‡´**ï¼šå¯èƒ½å¯¼è‡´`acquisition_complete`ä¿¡å·è„‰å†²å®½åº¦ä¸ç¡®å®š
- **é€»è¾‘å¤æ‚**ï¼šè¿ç»­é‡‡æ ·çš„å®ç°è¿‡äºå¤æ‚

### 4. **æ•°æ®é€šè·¯è¿æ¥æ­£ç¡®ä½†å¯ä¼˜åŒ–** âœ…âš ï¸

**æ•°æ®æµåˆ†æ**ï¼š
```
ADC Data â†’ ADC Core FIFO â†’ AXI Master â†’ DMA
         â†‘                â†‘           â†‘
    adc_data_reg    fifo_data_out  M_AXIS_TDATA
```

**è¿æ¥éªŒè¯**ï¼š
- âœ… FIFOå†™å…¥ï¼š`fifo_data_in = adc_data_reg`
- âœ… FIFOè¯»å‡ºï¼š`data_out = fifo_data_out_int`
- âœ… AXIè¾“å‡ºï¼š`M_AXIS_TDATA = stream_data_out_fifo`

**æ½œåœ¨é—®é¢˜**ï¼š
- FIFOè¯»å–å»¶è¿Ÿå¯èƒ½å¯¼è‡´æ•°æ®æ›´æ–°æ»å

### 5. **æ—¶é’ŸåŸŸå¤„ç†åˆç†** âœ…

**æ—¶é’ŸåŸŸåˆ†æ**ï¼š
- **å†™æ—¶é’ŸåŸŸ**ï¼š`adc_clk` - ADCé‡‡æ ·æ—¶é’Ÿ
- **è¯»æ—¶é’ŸåŸŸ**ï¼š`sys_clk` (AXIæ—¶é’Ÿ) - ç³»ç»Ÿæ—¶é’Ÿ
- **åŒæ­¥æœºåˆ¶**ï¼šä½¿ç”¨Xilinx XPMå¼‚æ­¥FIFOæ­£ç¡®å¤„ç†è·¨æ—¶é’ŸåŸŸ

## ğŸ”§ å»ºè®®çš„ä¿®å¤æªæ–½

### 1. ä¿®å¤TLASTç”Ÿæˆé€»è¾‘

**é—®é¢˜ä¿®å¤**ï¼šæ”¹è¿›TLASTä¿¡å·çš„ç”Ÿæˆæ—¶åº

```verilog
// æ”¹è¿›ç‰ˆæœ¬ï¼šä½¿ç”¨é¢„å…ˆè®¡ç®—çš„TLASTæ¡ä»¶
wire tlast_condition = (transfer_count == (sample_depth - 1));

always @(posedge M_AXIS_ACLK) begin
    if (!M_AXIS_ARESETN) begin
        axis_tlast_fifo <= 1'b0;
        stream_data_out_fifo <= 8'h0;
        transfer_count <= 16'h0;
    end else begin
        if (tx_en_fifo) begin
            stream_data_out_fifo <= fifo_data_out;
            
            if (tlast_condition) begin
                axis_tlast_fifo <= 1'b1;
                transfer_count <= 16'h0;
            end else begin
                axis_tlast_fifo <= 1'b0;
                transfer_count <= transfer_count + 1;
            end
        end
    end
end
```

### 2. ç®€åŒ–è¿ç»­é‡‡æ ·çŠ¶æ€æœº

**å»ºè®®é‡æ„**ï¼šå°†è¿ç»­é‡‡æ ·é€»è¾‘ç§»åˆ°ç‹¬ç«‹çŠ¶æ€

```verilog
// æ·»åŠ æ–°çŠ¶æ€
localparam CONTINUOUS = 3'b101;

// ç®€åŒ–SAMPLINGçŠ¶æ€ï¼Œè¿ç»­æ¨¡å¼ä½¿ç”¨CONTINUOUSçŠ¶æ€
SAMPLING: begin
    sampling_active <= 1'b1;
    if (adc_valid) begin
        sample_count <= sample_count + 1;
        total_sample_count <= total_sample_count + 1;
    end
end

CONTINUOUS: begin
    sampling_active <= 1'b1;
    if (adc_valid) begin
        if (total_sample_count >= (sample_depth - 1)) begin
            // é‡ç½®è®¡æ•°å™¨ï¼Œä¿æŒè¿ç»­é‡‡æ ·
            sample_count <= 0;
            total_sample_count <= 0;
            acquisition_complete <= 1'b1;
        end else begin
            sample_count <= sample_count + 1;
            total_sample_count <= total_sample_count + 1;
            acquisition_complete <= 1'b0;
        end
    end
end
```

### 3. ä¼˜åŒ–FIFOè¯»å–é€»è¾‘

**ç®€åŒ–å»ºè®®**ï¼š
```verilog
// ç®€åŒ–ç‰ˆæœ¬
assign fifo_rd_en = M_AXIS_TREADY && !fifo_empty;
// ç§»é™¤ä¸å¿…è¦çš„ä¸­é—´ä¿¡å·tx_en_fifo
```

## ğŸ¯ å…³é”®é—®é¢˜ä¼˜å…ˆçº§

### é«˜ä¼˜å…ˆçº§ ğŸ”¥
1. **TLASTç”Ÿæˆé€»è¾‘** - å½±å“AXI Streamåè®®æ­£ç¡®æ€§
2. **è¿ç»­é‡‡æ ·çŠ¶æ€æœº** - å½±å“æ•°æ®é‡‡é›†è¿ç»­æ€§

### ä¸­ä¼˜å…ˆçº§ âš ï¸
1. **FIFOè¯»å–é€»è¾‘ä¼˜åŒ–** - æé«˜ä»£ç å¯è¯»æ€§
2. **çŠ¶æ€ä¿¡å·æ—¶åºä¼˜åŒ–** - æ”¹å–„è°ƒè¯•ä½“éªŒ

### ä½ä¼˜å…ˆçº§ âœ…
1. **ä»£ç æ³¨é‡Šå®Œå–„** - æé«˜å¯ç»´æŠ¤æ€§
2. **å‚æ•°åŒ–æ”¹è¿›** - å¢å¼ºå¤ç”¨æ€§

## ğŸ“Š å½“å‰è®¾è®¡çŠ¶æ€è¯„ä¼°

### âœ… è®¾è®¡æ­£ç¡®çš„éƒ¨åˆ†
- FIFOå®ç°å’Œè·¨æ—¶é’ŸåŸŸå¤„ç†
- åŸºæœ¬çš„æ•°æ®é€šè·¯è¿æ¥
- å¯„å­˜å™¨æ˜ å°„å’ŒAXIæ¥å£
- ADCæ•°æ®é‡‡é›†é€»è¾‘

### âš ï¸ éœ€è¦æ”¹è¿›çš„éƒ¨åˆ†
- TLASTä¿¡å·ç”Ÿæˆæ—¶åº
- è¿ç»­é‡‡æ ·çŠ¶æ€æœºå¤æ‚åº¦
- éƒ¨åˆ†é€»è¾‘çš„å¯è¯»æ€§

### âŒ å…³é”®é£é™©ç‚¹
- TLASTæ—¶åºé—®é¢˜å¯èƒ½å¯¼è‡´DMAä¼ è¾“å¼‚å¸¸
- çŠ¶æ€æœºç«äº‰æ¡ä»¶å¯èƒ½å½±å“é‡‡æ ·ç¨³å®šæ€§

## ğŸš€ æ€»ç»“ä¸å»ºè®®

IPæ ¸çš„æ•´ä½“è®¾è®¡æ˜¯**åŸºæœ¬æ­£ç¡®çš„**ï¼Œä¸»è¦çš„æ•°æ®é€šè·¯å’Œæ§åˆ¶é€»è¾‘éƒ½èƒ½æ­£å¸¸å·¥ä½œã€‚å‘ç°çš„é—®é¢˜ä¸»è¦æ˜¯ï¼š

1. **æ—¶åºå’Œè¾¹ç•Œæ¡ä»¶å¤„ç†**å¯ä»¥æ›´åŠ é²æ£’
2. **çŠ¶æ€æœºé€»è¾‘**å¯ä»¥æ›´åŠ æ¸…æ™°ç®€æ´
3. **ä»£ç å¯è¯»æ€§**æœ‰æ”¹è¿›ç©ºé—´

**å»ºè®®çš„è¡ŒåŠ¨æ–¹æ¡ˆ**ï¼š
1. **çŸ­æœŸ**ï¼šå…ˆæµ‹è¯•å½“å‰è®¾è®¡ï¼Œå¦‚æœåŸºæœ¬åŠŸèƒ½æ­£å¸¸ï¼Œå¯æš‚ç¼“ä¿®å¤
2. **ä¸­æœŸ**ï¼šä¿®å¤TLASTç”Ÿæˆé€»è¾‘ï¼Œç¡®ä¿AXI Streamåè®®çš„ä¸¥æ ¼ç¬¦åˆæ€§
3. **é•¿æœŸ**ï¼šé‡æ„çŠ¶æ€æœºï¼Œæé«˜ä»£ç è´¨é‡å’Œå¯ç»´æŠ¤æ€§

å½“å‰çš„è®¾è®¡åº”è¯¥èƒ½å¤Ÿæ”¯æŒåŸºæœ¬çš„ADCæ•°æ®é‡‡é›†å’Œä¼ è¾“åŠŸèƒ½ï¼Œä½†åœ¨é«˜é¢‘ä½¿ç”¨æˆ–è¾¹ç•Œæ¡ä»¶ä¸‹å¯èƒ½ä¼šæœ‰ç¨³å®šæ€§é—®é¢˜ã€‚
