`timescale 1ns/1ps
module reg_file(
    input clk,
    input regwrite,
    input [4:0] rs1, rs2, rd,
    input [31:0] wd,
    output [31:0] rd1, rd2
);

reg [31:0] regs [0:31];

assign rd1 = (rs1 == 0) ? 0 : regs[rs1];
assign rd2 = (rs2 == 0) ? 0 : regs[rs2];

always @(posedge clk) begin
    if(regwrite && rd != 0)
        regs[rd] <= wd;
end

endmodule
