{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 23 15:37:02 2022 " "Info: Processing started: Wed Mar 23 15:37:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off hour_count -c hour_count --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hour_count -c hour_count --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "cnt0\[3\] " "Warning: Node \"cnt0\[3\]\" is a latch" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt1\[0\] " "Warning: Node \"cnt1\[0\]\" is a latch" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt1\[2\] " "Warning: Node \"cnt1\[2\]\" is a latch" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt1\[3\] " "Warning: Node \"cnt1\[3\]\" is a latch" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt0\[2\] " "Warning: Node \"cnt0\[2\]\" is a latch" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt0\[1\] " "Warning: Node \"cnt0\[1\]\" is a latch" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt0\[0\] " "Warning: Node \"cnt0\[0\]\" is a latch" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cnt1\[1\] " "Warning: Node \"cnt1\[1\]\" is a latch" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Cout2 " "Info: Assuming node \"Cout2\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "12 " "Warning: Found 12 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "cnt1\[1\] " "Info: Detected ripple clock \"cnt1\[1\]\" as buffer" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt1\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cnt0\[0\] " "Info: Detected ripple clock \"cnt0\[0\]\" as buffer" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cnt0\[1\] " "Info: Detected ripple clock \"cnt0\[1\]\" as buffer" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cnt0\[2\] " "Info: Detected ripple clock \"cnt0\[2\]\" as buffer" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cnt1\[3\] " "Info: Detected ripple clock \"cnt1\[3\]\" as buffer" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt1\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cnt1\[2\] " "Info: Detected ripple clock \"cnt1\[2\]\" as buffer" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt1\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cnt1\[0\] " "Info: Detected ripple clock \"cnt1\[0\]\" as buffer" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt1\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cnt0\[3\] " "Info: Detected ripple clock \"cnt0\[3\]\" as buffer" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt0\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LessThan0~0 " "Info: Detected gated clock \"LessThan0~0\" as buffer" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LessThan0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cnt1\[3\]~7 " "Info: Detected gated clock \"cnt1\[3\]~7\" as buffer" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt1\[3\]~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "process_0~2 " "Info: Detected gated clock \"process_0~2\" as buffer" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "process_0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "process_0~1 " "Info: Detected gated clock \"process_0~1\" as buffer" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "process_0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Cout2 register cnt1\[0\] register cnt0\[2\] 124.33 MHz 8.043 ns Internal " "Info: Clock \"Cout2\" has Internal fmax of 124.33 MHz between source register \"cnt1\[0\]\" and destination register \"cnt0\[2\]\" (period= 8.043 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.400 ns + Longest register register " "Info: + Longest register to register delay is 1.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt1\[0\] 1 REG LCCOMB_X9_Y12_N14 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X9_Y12_N14; Fanout = 6; REG Node = 'cnt1\[0\]'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[0] } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.306 ns) 0.653 ns process_0~1 2 COMB LCCOMB_X9_Y12_N26 4 " "Info: 2: + IC(0.347 ns) + CELL(0.306 ns) = 0.653 ns; Loc. = LCCOMB_X9_Y12_N26; Fanout = 4; COMB Node = 'process_0~1'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { cnt1[0] process_0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.071 ns) 1.041 ns cnt0~10 3 COMB LCCOMB_X9_Y12_N4 1 " "Info: 3: + IC(0.317 ns) + CELL(0.071 ns) = 1.041 ns; Loc. = LCCOMB_X9_Y12_N4; Fanout = 1; COMB Node = 'cnt0~10'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.388 ns" { process_0~1 cnt0~10 } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.071 ns) 1.400 ns cnt0\[2\] 4 REG LCCOMB_X9_Y12_N24 5 " "Info: 4: + IC(0.288 ns) + CELL(0.071 ns) = 1.400 ns; Loc. = LCCOMB_X9_Y12_N24; Fanout = 5; REG Node = 'cnt0\[2\]'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.359 ns" { cnt0~10 cnt0[2] } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.448 ns ( 32.00 % ) " "Info: Total cell delay = 0.448 ns ( 32.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.952 ns ( 68.00 % ) " "Info: Total interconnect delay = 0.952 ns ( 68.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { cnt1[0] process_0~1 cnt0~10 cnt0[2] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "1.400 ns" { cnt1[0] {} process_0~1 {} cnt0~10 {} cnt0[2] {} } { 0.000ns 0.347ns 0.317ns 0.288ns } { 0.000ns 0.306ns 0.071ns 0.071ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.558 ns - Smallest " "Info: - Smallest clock skew is -5.558 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Cout2 destination 3.427 ns + Shortest register " "Info: + Shortest clock path from clock \"Cout2\" to destination register is 3.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.114 ns) 1.114 ns Cout2 1 CLK PIN_B16 6 " "Info: 1: + IC(0.000 ns) + CELL(1.114 ns) = 1.114 ns; Loc. = PIN_B16; Fanout = 6; CLK Node = 'Cout2'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cout2 } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.849 ns) + CELL(0.464 ns) 3.427 ns cnt0\[2\] 2 REG LCCOMB_X9_Y12_N24 5 " "Info: 2: + IC(1.849 ns) + CELL(0.464 ns) = 3.427 ns; Loc. = LCCOMB_X9_Y12_N24; Fanout = 5; REG Node = 'cnt0\[2\]'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { Cout2 cnt0[2] } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.578 ns ( 46.05 % ) " "Info: Total cell delay = 1.578 ns ( 46.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.849 ns ( 53.95 % ) " "Info: Total interconnect delay = 1.849 ns ( 53.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.427 ns" { Cout2 cnt0[2] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "3.427 ns" { Cout2 {} Cout2~combout {} cnt0[2] {} } { 0.000ns 0.000ns 1.849ns } { 0.000ns 1.114ns 0.464ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Cout2 source 8.985 ns - Longest register " "Info: - Longest clock path from clock \"Cout2\" to source register is 8.985 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.114 ns) 1.114 ns Cout2 1 CLK PIN_B16 6 " "Info: 1: + IC(0.000 ns) + CELL(1.114 ns) = 1.114 ns; Loc. = PIN_B16; Fanout = 6; CLK Node = 'Cout2'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cout2 } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.849 ns) + CELL(0.464 ns) 3.427 ns cnt0\[2\] 2 REG LCCOMB_X9_Y12_N24 5 " "Info: 2: + IC(1.849 ns) + CELL(0.464 ns) = 3.427 ns; Loc. = LCCOMB_X9_Y12_N24; Fanout = 5; REG Node = 'cnt0\[2\]'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { Cout2 cnt0[2] } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.364 ns) 4.787 ns LessThan0~0 3 COMB LCCOMB_X14_Y12_N0 3 " "Info: 3: + IC(0.996 ns) + CELL(0.364 ns) = 4.787 ns; Loc. = LCCOMB_X14_Y12_N0; Fanout = 3; COMB Node = 'LessThan0~0'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.360 ns" { cnt0[2] LessThan0~0 } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.784 ns) + CELL(0.306 ns) 5.877 ns cnt1\[3\]~7 4 COMB LCCOMB_X9_Y12_N2 1 " "Info: 4: + IC(0.784 ns) + CELL(0.306 ns) = 5.877 ns; Loc. = LCCOMB_X9_Y12_N2; Fanout = 1; COMB Node = 'cnt1\[3\]~7'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.090 ns" { LessThan0~0 cnt1[3]~7 } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.785 ns) + CELL(0.000 ns) 7.662 ns cnt1\[3\]~7clkctrl 5 COMB CLKCTRL_G2 4 " "Info: 5: + IC(1.785 ns) + CELL(0.000 ns) = 7.662 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'cnt1\[3\]~7clkctrl'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.785 ns" { cnt1[3]~7 cnt1[3]~7clkctrl } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.252 ns) + CELL(0.071 ns) 8.985 ns cnt1\[0\] 6 REG LCCOMB_X9_Y12_N14 6 " "Info: 6: + IC(1.252 ns) + CELL(0.071 ns) = 8.985 ns; Loc. = LCCOMB_X9_Y12_N14; Fanout = 6; REG Node = 'cnt1\[0\]'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.323 ns" { cnt1[3]~7clkctrl cnt1[0] } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.319 ns ( 25.81 % ) " "Info: Total cell delay = 2.319 ns ( 25.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.666 ns ( 74.19 % ) " "Info: Total interconnect delay = 6.666 ns ( 74.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.985 ns" { Cout2 cnt0[2] LessThan0~0 cnt1[3]~7 cnt1[3]~7clkctrl cnt1[0] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "8.985 ns" { Cout2 {} Cout2~combout {} cnt0[2] {} LessThan0~0 {} cnt1[3]~7 {} cnt1[3]~7clkctrl {} cnt1[0] {} } { 0.000ns 0.000ns 1.849ns 0.996ns 0.784ns 1.785ns 1.252ns } { 0.000ns 1.114ns 0.464ns 0.364ns 0.306ns 0.000ns 0.071ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.427 ns" { Cout2 cnt0[2] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "3.427 ns" { Cout2 {} Cout2~combout {} cnt0[2] {} } { 0.000ns 0.000ns 1.849ns } { 0.000ns 1.114ns 0.464ns } "" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.985 ns" { Cout2 cnt0[2] LessThan0~0 cnt1[3]~7 cnt1[3]~7clkctrl cnt1[0] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "8.985 ns" { Cout2 {} Cout2~combout {} cnt0[2] {} LessThan0~0 {} cnt1[3]~7 {} cnt1[3]~7clkctrl {} cnt1[0] {} } { 0.000ns 0.000ns 1.849ns 0.996ns 0.784ns 1.785ns 1.252ns } { 0.000ns 1.114ns 0.464ns 0.364ns 0.306ns 0.000ns 0.071ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.085 ns + " "Info: + Micro setup delay of destination is 1.085 ns" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { cnt1[0] process_0~1 cnt0~10 cnt0[2] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "1.400 ns" { cnt1[0] {} process_0~1 {} cnt0~10 {} cnt0[2] {} } { 0.000ns 0.347ns 0.317ns 0.288ns } { 0.000ns 0.306ns 0.071ns 0.071ns } "" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.427 ns" { Cout2 cnt0[2] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "3.427 ns" { Cout2 {} Cout2~combout {} cnt0[2] {} } { 0.000ns 0.000ns 1.849ns } { 0.000ns 1.114ns 0.464ns } "" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.985 ns" { Cout2 cnt0[2] LessThan0~0 cnt1[3]~7 cnt1[3]~7clkctrl cnt1[0] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "8.985 ns" { Cout2 {} Cout2~combout {} cnt0[2] {} LessThan0~0 {} cnt1[3]~7 {} cnt1[3]~7clkctrl {} cnt1[0] {} } { 0.000ns 0.000ns 1.849ns 0.996ns 0.784ns 1.785ns 1.252ns } { 0.000ns 1.114ns 0.464ns 0.364ns 0.306ns 0.000ns 0.071ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "Cout2 21 " "Warning: Circuit may not operate. Detected 21 non-operational path(s) clocked by clock \"Cout2\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "cnt0\[0\] cnt1\[1\] Cout2 3.304 ns " "Info: Found hold time violation between source  pin or register \"cnt0\[0\]\" and destination pin or register \"cnt1\[1\]\" for clock \"Cout2\" (Hold time is 3.304 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.075 ns + Largest " "Info: + Largest clock skew is 6.075 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Cout2 destination 8.985 ns + Longest register " "Info: + Longest clock path from clock \"Cout2\" to destination register is 8.985 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.114 ns) 1.114 ns Cout2 1 CLK PIN_B16 6 " "Info: 1: + IC(0.000 ns) + CELL(1.114 ns) = 1.114 ns; Loc. = PIN_B16; Fanout = 6; CLK Node = 'Cout2'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cout2 } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.849 ns) + CELL(0.464 ns) 3.427 ns cnt0\[2\] 2 REG LCCOMB_X9_Y12_N24 5 " "Info: 2: + IC(1.849 ns) + CELL(0.464 ns) = 3.427 ns; Loc. = LCCOMB_X9_Y12_N24; Fanout = 5; REG Node = 'cnt0\[2\]'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { Cout2 cnt0[2] } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.364 ns) 4.787 ns LessThan0~0 3 COMB LCCOMB_X14_Y12_N0 3 " "Info: 3: + IC(0.996 ns) + CELL(0.364 ns) = 4.787 ns; Loc. = LCCOMB_X14_Y12_N0; Fanout = 3; COMB Node = 'LessThan0~0'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.360 ns" { cnt0[2] LessThan0~0 } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.784 ns) + CELL(0.306 ns) 5.877 ns cnt1\[3\]~7 4 COMB LCCOMB_X9_Y12_N2 1 " "Info: 4: + IC(0.784 ns) + CELL(0.306 ns) = 5.877 ns; Loc. = LCCOMB_X9_Y12_N2; Fanout = 1; COMB Node = 'cnt1\[3\]~7'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.090 ns" { LessThan0~0 cnt1[3]~7 } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.785 ns) + CELL(0.000 ns) 7.662 ns cnt1\[3\]~7clkctrl 5 COMB CLKCTRL_G2 4 " "Info: 5: + IC(1.785 ns) + CELL(0.000 ns) = 7.662 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'cnt1\[3\]~7clkctrl'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.785 ns" { cnt1[3]~7 cnt1[3]~7clkctrl } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.252 ns) + CELL(0.071 ns) 8.985 ns cnt1\[1\] 6 REG LCCOMB_X9_Y12_N10 6 " "Info: 6: + IC(1.252 ns) + CELL(0.071 ns) = 8.985 ns; Loc. = LCCOMB_X9_Y12_N10; Fanout = 6; REG Node = 'cnt1\[1\]'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.323 ns" { cnt1[3]~7clkctrl cnt1[1] } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.319 ns ( 25.81 % ) " "Info: Total cell delay = 2.319 ns ( 25.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.666 ns ( 74.19 % ) " "Info: Total interconnect delay = 6.666 ns ( 74.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.985 ns" { Cout2 cnt0[2] LessThan0~0 cnt1[3]~7 cnt1[3]~7clkctrl cnt1[1] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "8.985 ns" { Cout2 {} Cout2~combout {} cnt0[2] {} LessThan0~0 {} cnt1[3]~7 {} cnt1[3]~7clkctrl {} cnt1[1] {} } { 0.000ns 0.000ns 1.849ns 0.996ns 0.784ns 1.785ns 1.252ns } { 0.000ns 1.114ns 0.464ns 0.364ns 0.306ns 0.000ns 0.071ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Cout2 source 2.910 ns - Shortest register " "Info: - Shortest clock path from clock \"Cout2\" to source register is 2.910 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.114 ns) 1.114 ns Cout2 1 CLK PIN_B16 6 " "Info: 1: + IC(0.000 ns) + CELL(1.114 ns) = 1.114 ns; Loc. = PIN_B16; Fanout = 6; CLK Node = 'Cout2'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cout2 } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.725 ns) + CELL(0.071 ns) 2.910 ns cnt0\[0\] 2 REG LCCOMB_X14_Y12_N20 7 " "Info: 2: + IC(1.725 ns) + CELL(0.071 ns) = 2.910 ns; Loc. = LCCOMB_X14_Y12_N20; Fanout = 7; REG Node = 'cnt0\[0\]'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.796 ns" { Cout2 cnt0[0] } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.185 ns ( 40.72 % ) " "Info: Total cell delay = 1.185 ns ( 40.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.725 ns ( 59.28 % ) " "Info: Total interconnect delay = 1.725 ns ( 59.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.910 ns" { Cout2 cnt0[0] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.910 ns" { Cout2 {} Cout2~combout {} cnt0[0] {} } { 0.000ns 0.000ns 1.725ns } { 0.000ns 1.114ns 0.071ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.985 ns" { Cout2 cnt0[2] LessThan0~0 cnt1[3]~7 cnt1[3]~7clkctrl cnt1[1] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "8.985 ns" { Cout2 {} Cout2~combout {} cnt0[2] {} LessThan0~0 {} cnt1[3]~7 {} cnt1[3]~7clkctrl {} cnt1[1] {} } { 0.000ns 0.000ns 1.849ns 0.996ns 0.784ns 1.785ns 1.252ns } { 0.000ns 1.114ns 0.464ns 0.364ns 0.306ns 0.000ns 0.071ns } "" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.910 ns" { Cout2 cnt0[0] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.910 ns" { Cout2 {} Cout2~combout {} cnt0[0] {} } { 0.000ns 0.000ns 1.725ns } { 0.000ns 1.114ns 0.071ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.771 ns - Shortest register register " "Info: - Shortest register to register delay is 2.771 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt0\[0\] 1 REG LCCOMB_X14_Y12_N20 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X14_Y12_N20; Fanout = 7; REG Node = 'cnt0\[0\]'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt0[0] } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.967 ns) + CELL(0.071 ns) 1.038 ns process_0~2 2 COMB LCCOMB_X9_Y12_N20 3 " "Info: 2: + IC(0.967 ns) + CELL(0.071 ns) = 1.038 ns; Loc. = LCCOMB_X9_Y12_N20; Fanout = 3; COMB Node = 'process_0~2'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { cnt0[0] process_0~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.464 ns) 2.192 ns cnt1\[1\]~8 3 COMB LCCOMB_X9_Y12_N8 1 " "Info: 3: + IC(0.690 ns) + CELL(0.464 ns) = 2.192 ns; Loc. = LCCOMB_X9_Y12_N8; Fanout = 1; COMB Node = 'cnt1\[1\]~8'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.154 ns" { process_0~2 cnt1[1]~8 } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.302 ns) 2.771 ns cnt1\[1\] 4 REG LCCOMB_X9_Y12_N10 6 " "Info: 4: + IC(0.277 ns) + CELL(0.302 ns) = 2.771 ns; Loc. = LCCOMB_X9_Y12_N10; Fanout = 6; REG Node = 'cnt1\[1\]'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { cnt1[1]~8 cnt1[1] } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.837 ns ( 30.21 % ) " "Info: Total cell delay = 0.837 ns ( 30.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.934 ns ( 69.79 % ) " "Info: Total interconnect delay = 1.934 ns ( 69.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.771 ns" { cnt0[0] process_0~2 cnt1[1]~8 cnt1[1] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.771 ns" { cnt0[0] {} process_0~2 {} cnt1[1]~8 {} cnt1[1] {} } { 0.000ns 0.967ns 0.690ns 0.277ns } { 0.000ns 0.071ns 0.464ns 0.302ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.985 ns" { Cout2 cnt0[2] LessThan0~0 cnt1[3]~7 cnt1[3]~7clkctrl cnt1[1] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "8.985 ns" { Cout2 {} Cout2~combout {} cnt0[2] {} LessThan0~0 {} cnt1[3]~7 {} cnt1[3]~7clkctrl {} cnt1[1] {} } { 0.000ns 0.000ns 1.849ns 0.996ns 0.784ns 1.785ns 1.252ns } { 0.000ns 1.114ns 0.464ns 0.364ns 0.306ns 0.000ns 0.071ns } "" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.910 ns" { Cout2 cnt0[0] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.910 ns" { Cout2 {} Cout2~combout {} cnt0[0] {} } { 0.000ns 0.000ns 1.725ns } { 0.000ns 1.114ns 0.071ns } "" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.771 ns" { cnt0[0] process_0~2 cnt1[1]~8 cnt1[1] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.771 ns" { cnt0[0] {} process_0~2 {} cnt1[1]~8 {} cnt1[1] {} } { 0.000ns 0.967ns 0.690ns 0.277ns } { 0.000ns 0.071ns 0.464ns 0.302ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Cout2 h\[0\] cnt1\[0\] 14.537 ns register " "Info: tco from clock \"Cout2\" to destination pin \"h\[0\]\" through register \"cnt1\[0\]\" is 14.537 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Cout2 source 8.985 ns + Longest register " "Info: + Longest clock path from clock \"Cout2\" to source register is 8.985 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.114 ns) 1.114 ns Cout2 1 CLK PIN_B16 6 " "Info: 1: + IC(0.000 ns) + CELL(1.114 ns) = 1.114 ns; Loc. = PIN_B16; Fanout = 6; CLK Node = 'Cout2'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cout2 } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.849 ns) + CELL(0.464 ns) 3.427 ns cnt0\[2\] 2 REG LCCOMB_X9_Y12_N24 5 " "Info: 2: + IC(1.849 ns) + CELL(0.464 ns) = 3.427 ns; Loc. = LCCOMB_X9_Y12_N24; Fanout = 5; REG Node = 'cnt0\[2\]'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { Cout2 cnt0[2] } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.364 ns) 4.787 ns LessThan0~0 3 COMB LCCOMB_X14_Y12_N0 3 " "Info: 3: + IC(0.996 ns) + CELL(0.364 ns) = 4.787 ns; Loc. = LCCOMB_X14_Y12_N0; Fanout = 3; COMB Node = 'LessThan0~0'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.360 ns" { cnt0[2] LessThan0~0 } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.784 ns) + CELL(0.306 ns) 5.877 ns cnt1\[3\]~7 4 COMB LCCOMB_X9_Y12_N2 1 " "Info: 4: + IC(0.784 ns) + CELL(0.306 ns) = 5.877 ns; Loc. = LCCOMB_X9_Y12_N2; Fanout = 1; COMB Node = 'cnt1\[3\]~7'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.090 ns" { LessThan0~0 cnt1[3]~7 } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.785 ns) + CELL(0.000 ns) 7.662 ns cnt1\[3\]~7clkctrl 5 COMB CLKCTRL_G2 4 " "Info: 5: + IC(1.785 ns) + CELL(0.000 ns) = 7.662 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'cnt1\[3\]~7clkctrl'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.785 ns" { cnt1[3]~7 cnt1[3]~7clkctrl } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.252 ns) + CELL(0.071 ns) 8.985 ns cnt1\[0\] 6 REG LCCOMB_X9_Y12_N14 6 " "Info: 6: + IC(1.252 ns) + CELL(0.071 ns) = 8.985 ns; Loc. = LCCOMB_X9_Y12_N14; Fanout = 6; REG Node = 'cnt1\[0\]'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.323 ns" { cnt1[3]~7clkctrl cnt1[0] } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.319 ns ( 25.81 % ) " "Info: Total cell delay = 2.319 ns ( 25.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.666 ns ( 74.19 % ) " "Info: Total interconnect delay = 6.666 ns ( 74.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.985 ns" { Cout2 cnt0[2] LessThan0~0 cnt1[3]~7 cnt1[3]~7clkctrl cnt1[0] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "8.985 ns" { Cout2 {} Cout2~combout {} cnt0[2] {} LessThan0~0 {} cnt1[3]~7 {} cnt1[3]~7clkctrl {} cnt1[0] {} } { 0.000ns 0.000ns 1.849ns 0.996ns 0.784ns 1.785ns 1.252ns } { 0.000ns 1.114ns 0.464ns 0.364ns 0.306ns 0.000ns 0.071ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.552 ns + Longest register pin " "Info: + Longest register to pin delay is 5.552 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt1\[0\] 1 REG LCCOMB_X9_Y12_N14 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X9_Y12_N14; Fanout = 6; REG Node = 'cnt1\[0\]'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[0] } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.016 ns) + CELL(2.536 ns) 5.552 ns h\[0\] 2 PIN PIN_L7 0 " "Info: 2: + IC(3.016 ns) + CELL(2.536 ns) = 5.552 ns; Loc. = PIN_L7; Fanout = 0; PIN Node = 'h\[0\]'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.552 ns" { cnt1[0] h[0] } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.536 ns ( 45.68 % ) " "Info: Total cell delay = 2.536 ns ( 45.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.016 ns ( 54.32 % ) " "Info: Total interconnect delay = 3.016 ns ( 54.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.552 ns" { cnt1[0] h[0] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "5.552 ns" { cnt1[0] {} h[0] {} } { 0.000ns 3.016ns } { 0.000ns 2.536ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.985 ns" { Cout2 cnt0[2] LessThan0~0 cnt1[3]~7 cnt1[3]~7clkctrl cnt1[0] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "8.985 ns" { Cout2 {} Cout2~combout {} cnt0[2] {} LessThan0~0 {} cnt1[3]~7 {} cnt1[3]~7clkctrl {} cnt1[0] {} } { 0.000ns 0.000ns 1.849ns 0.996ns 0.784ns 1.785ns 1.252ns } { 0.000ns 1.114ns 0.464ns 0.364ns 0.306ns 0.000ns 0.071ns } "" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.552 ns" { cnt1[0] h[0] } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "5.552 ns" { cnt1[0] {} h[0] {} } { 0.000ns 3.016ns } { 0.000ns 2.536ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Cout2 Cout3 9.135 ns Longest " "Info: Longest tpd from source pin \"Cout2\" to destination pin \"Cout3\" is 9.135 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.114 ns) 1.114 ns Cout2 1 CLK PIN_B16 6 " "Info: 1: + IC(0.000 ns) + CELL(1.114 ns) = 1.114 ns; Loc. = PIN_B16; Fanout = 6; CLK Node = 'Cout2'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cout2 } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.628 ns) + CELL(2.393 ns) 9.135 ns Cout3 2 PIN PIN_A17 0 " "Info: 2: + IC(5.628 ns) + CELL(2.393 ns) = 9.135 ns; Loc. = PIN_A17; Fanout = 0; PIN Node = 'Cout3'" {  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.021 ns" { Cout2 Cout3 } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/76497/Desktop/hour_count/hour_count.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.507 ns ( 38.39 % ) " "Info: Total cell delay = 3.507 ns ( 38.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.628 ns ( 61.61 % ) " "Info: Total interconnect delay = 5.628 ns ( 61.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.135 ns" { Cout2 Cout3 } "NODE_NAME" } } { "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/for_grade2_first/quartusll.9/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "9.135 ns" { Cout2 {} Cout2~combout {} Cout3 {} } { 0.000ns 0.000ns 5.628ns } { 0.000ns 1.114ns 2.393ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 23 15:37:02 2022 " "Info: Processing ended: Wed Mar 23 15:37:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
