// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
// Date        : Fri May 17 16:24:02 2019
// Host        : AndoUbuntu running 64-bit Ubuntu 16.04.6 LTS
// Command     : write_verilog -force -mode funcsim gig_eth_hsr_redbox.vm
// Design      : gig_eth_hsr_redbox
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module gig_eth_hsr
   (gmiiU_gtxc,
    gmiiU_txd,
    gmiiU_txen,
    gmiiU_txer,
    host_probe_txen,
    host_probe_rxdv,
    gmiiA_gtxc,
    gmiiA_txd,
    gmiiA_txen,
    gmiiA_txer,
    netA_probe_txen,
    netA_probe_rxdv,
    gmiiB_gtxc,
    gmiiB_txd,
    gmiiB_txen,
    gmiiB_txer,
    netB_probe_txen,
    netB_probe_rxdv,
    PRDATA,
    phy_readyA,
    hsr_ready,
    phy_resetU_n,
    phy_resetA_n,
    phy_resetB_n,
    phy_readyU,
    phy_readyB,
    board_id,
    PRESETn,
    gtx_clk,
    gmiiU_rxc,
    gmiiU_rxd,
    gmiiU_rxdv,
    gmiiU_rxer,
    gmiiU_col,
    gmiiU_crs,
    gmiiA_rxc,
    gmiiA_rxd,
    gmiiA_rxdv,
    gmiiA_rxer,
    gmiiA_col,
    gmiiA_crs,
    gmiiB_rxc,
    gmiiB_rxd,
    gmiiB_rxdv,
    gmiiB_rxer,
    gmiiB_col,
    gmiiB_crs,
    PWDATA,
    PCLK,
    PSEL,
    PADDR,
    PENABLE,
    PWRITE,
    reset_n);
  output gmiiU_gtxc;
  output [7:0]gmiiU_txd;
  output gmiiU_txen;
  output gmiiU_txer;
  output host_probe_txen;
  output host_probe_rxdv;
  output gmiiA_gtxc;
  output [7:0]gmiiA_txd;
  output gmiiA_txen;
  output gmiiA_txer;
  output netA_probe_txen;
  output netA_probe_rxdv;
  output gmiiB_gtxc;
  output [7:0]gmiiB_txd;
  output gmiiB_txen;
  output gmiiB_txer;
  output netB_probe_txen;
  output netB_probe_rxdv;
  output [31:0]PRDATA;
  output phy_readyA;
  output hsr_ready;
  output phy_resetU_n;
  output phy_resetA_n;
  output phy_resetB_n;
  output phy_readyU;
  output phy_readyB;
  input [7:0]board_id;
  input PRESETn;
  input gtx_clk;
  input gmiiU_rxc;
  input [7:0]gmiiU_rxd;
  input gmiiU_rxdv;
  input gmiiU_rxer;
  input gmiiU_col;
  input gmiiU_crs;
  input gmiiA_rxc;
  input [7:0]gmiiA_rxd;
  input gmiiA_rxdv;
  input gmiiA_rxer;
  input gmiiA_col;
  input gmiiA_crs;
  input gmiiB_rxc;
  input [7:0]gmiiB_rxd;
  input gmiiB_rxdv;
  input gmiiB_rxer;
  input gmiiB_col;
  input gmiiB_crs;
  input [31:0]PWDATA;
  input PCLK;
  input PSEL;
  input [7:0]PADDR;
  input PENABLE;
  input PWRITE;
  input reset_n;

  wire \HSR_FIFO_512.h2n_A_full_rdy ;
  wire \HSR_FIFO_512.h2n_B_full_rdy ;
  wire \HSR_FIFO_512.n2h_A_full_rdy ;
  wire \HSR_FIFO_512.n2h_B_full_rdy ;
  wire \HSR_FIFO_512.n2n_A_full_rdy ;
  wire \HSR_FIFO_512.n2n_B_full_rdy ;
  wire \HSR_FIFO_512.u_fifo_h2n_A_n_10 ;
  wire \HSR_FIFO_512.u_fifo_h2n_A_n_11 ;
  wire \HSR_FIFO_512.u_fifo_h2n_A_n_12 ;
  wire \HSR_FIFO_512.u_fifo_h2n_A_n_13 ;
  wire \HSR_FIFO_512.u_fifo_h2n_A_n_14 ;
  wire \HSR_FIFO_512.u_fifo_h2n_A_n_15 ;
  wire \HSR_FIFO_512.u_fifo_h2n_A_n_16 ;
  wire \HSR_FIFO_512.u_fifo_h2n_A_n_17 ;
  wire \HSR_FIFO_512.u_fifo_h2n_A_n_18 ;
  wire \HSR_FIFO_512.u_fifo_h2n_A_n_19 ;
  wire \HSR_FIFO_512.u_fifo_h2n_A_n_20 ;
  wire \HSR_FIFO_512.u_fifo_h2n_A_n_21 ;
  wire \HSR_FIFO_512.u_fifo_h2n_A_n_22 ;
  wire \HSR_FIFO_512.u_fifo_h2n_A_n_23 ;
  wire \HSR_FIFO_512.u_fifo_h2n_A_n_24 ;
  wire \HSR_FIFO_512.u_fifo_h2n_A_n_25 ;
  wire \HSR_FIFO_512.u_fifo_h2n_A_n_26 ;
  wire \HSR_FIFO_512.u_fifo_h2n_A_n_27 ;
  wire \HSR_FIFO_512.u_fifo_h2n_A_n_28 ;
  wire \HSR_FIFO_512.u_fifo_h2n_A_n_29 ;
  wire \HSR_FIFO_512.u_fifo_h2n_A_n_30 ;
  wire \HSR_FIFO_512.u_fifo_h2n_A_n_31 ;
  wire \HSR_FIFO_512.u_fifo_h2n_A_n_32 ;
  wire \HSR_FIFO_512.u_fifo_h2n_A_n_33 ;
  wire \HSR_FIFO_512.u_fifo_h2n_A_n_34 ;
  wire \HSR_FIFO_512.u_fifo_h2n_A_n_35 ;
  wire \HSR_FIFO_512.u_fifo_h2n_A_n_4 ;
  wire \HSR_FIFO_512.u_fifo_h2n_A_n_5 ;
  wire \HSR_FIFO_512.u_fifo_h2n_A_n_6 ;
  wire \HSR_FIFO_512.u_fifo_h2n_A_n_7 ;
  wire \HSR_FIFO_512.u_fifo_h2n_A_n_8 ;
  wire \HSR_FIFO_512.u_fifo_h2n_A_n_9 ;
  wire \HSR_FIFO_512.u_fifo_h2n_B_n_10 ;
  wire \HSR_FIFO_512.u_fifo_h2n_B_n_11 ;
  wire \HSR_FIFO_512.u_fifo_h2n_B_n_12 ;
  wire \HSR_FIFO_512.u_fifo_h2n_B_n_13 ;
  wire \HSR_FIFO_512.u_fifo_h2n_B_n_14 ;
  wire \HSR_FIFO_512.u_fifo_h2n_B_n_15 ;
  wire \HSR_FIFO_512.u_fifo_h2n_B_n_16 ;
  wire \HSR_FIFO_512.u_fifo_h2n_B_n_17 ;
  wire \HSR_FIFO_512.u_fifo_h2n_B_n_18 ;
  wire \HSR_FIFO_512.u_fifo_h2n_B_n_19 ;
  wire \HSR_FIFO_512.u_fifo_h2n_B_n_20 ;
  wire \HSR_FIFO_512.u_fifo_h2n_B_n_21 ;
  wire \HSR_FIFO_512.u_fifo_h2n_B_n_22 ;
  wire \HSR_FIFO_512.u_fifo_h2n_B_n_23 ;
  wire \HSR_FIFO_512.u_fifo_h2n_B_n_24 ;
  wire \HSR_FIFO_512.u_fifo_h2n_B_n_25 ;
  wire \HSR_FIFO_512.u_fifo_h2n_B_n_26 ;
  wire \HSR_FIFO_512.u_fifo_h2n_B_n_27 ;
  wire \HSR_FIFO_512.u_fifo_h2n_B_n_28 ;
  wire \HSR_FIFO_512.u_fifo_h2n_B_n_29 ;
  wire \HSR_FIFO_512.u_fifo_h2n_B_n_30 ;
  wire \HSR_FIFO_512.u_fifo_h2n_B_n_31 ;
  wire \HSR_FIFO_512.u_fifo_h2n_B_n_32 ;
  wire \HSR_FIFO_512.u_fifo_h2n_B_n_33 ;
  wire \HSR_FIFO_512.u_fifo_h2n_B_n_34 ;
  wire \HSR_FIFO_512.u_fifo_h2n_B_n_35 ;
  wire \HSR_FIFO_512.u_fifo_h2n_B_n_4 ;
  wire \HSR_FIFO_512.u_fifo_h2n_B_n_5 ;
  wire \HSR_FIFO_512.u_fifo_h2n_B_n_6 ;
  wire \HSR_FIFO_512.u_fifo_h2n_B_n_7 ;
  wire \HSR_FIFO_512.u_fifo_h2n_B_n_8 ;
  wire \HSR_FIFO_512.u_fifo_h2n_B_n_9 ;
  wire \HSR_FIFO_512.u_fifo_n2h_A0 ;
  wire \HSR_FIFO_512.u_fifo_n2h_A_n_10 ;
  wire \HSR_FIFO_512.u_fifo_n2h_A_n_11 ;
  wire \HSR_FIFO_512.u_fifo_n2h_A_n_12 ;
  wire \HSR_FIFO_512.u_fifo_n2h_A_n_13 ;
  wire \HSR_FIFO_512.u_fifo_n2h_A_n_14 ;
  wire \HSR_FIFO_512.u_fifo_n2h_A_n_15 ;
  wire \HSR_FIFO_512.u_fifo_n2h_A_n_16 ;
  wire \HSR_FIFO_512.u_fifo_n2h_A_n_17 ;
  wire \HSR_FIFO_512.u_fifo_n2h_A_n_18 ;
  wire \HSR_FIFO_512.u_fifo_n2h_A_n_19 ;
  wire \HSR_FIFO_512.u_fifo_n2h_A_n_20 ;
  wire \HSR_FIFO_512.u_fifo_n2h_A_n_21 ;
  wire \HSR_FIFO_512.u_fifo_n2h_A_n_22 ;
  wire \HSR_FIFO_512.u_fifo_n2h_A_n_23 ;
  wire \HSR_FIFO_512.u_fifo_n2h_A_n_24 ;
  wire \HSR_FIFO_512.u_fifo_n2h_A_n_25 ;
  wire \HSR_FIFO_512.u_fifo_n2h_A_n_26 ;
  wire \HSR_FIFO_512.u_fifo_n2h_A_n_27 ;
  wire \HSR_FIFO_512.u_fifo_n2h_A_n_28 ;
  wire \HSR_FIFO_512.u_fifo_n2h_A_n_29 ;
  wire \HSR_FIFO_512.u_fifo_n2h_A_n_30 ;
  wire \HSR_FIFO_512.u_fifo_n2h_A_n_31 ;
  wire \HSR_FIFO_512.u_fifo_n2h_A_n_32 ;
  wire \HSR_FIFO_512.u_fifo_n2h_A_n_33 ;
  wire \HSR_FIFO_512.u_fifo_n2h_A_n_34 ;
  wire \HSR_FIFO_512.u_fifo_n2h_A_n_35 ;
  wire \HSR_FIFO_512.u_fifo_n2h_A_n_4 ;
  wire \HSR_FIFO_512.u_fifo_n2h_A_n_5 ;
  wire \HSR_FIFO_512.u_fifo_n2h_A_n_6 ;
  wire \HSR_FIFO_512.u_fifo_n2h_A_n_7 ;
  wire \HSR_FIFO_512.u_fifo_n2h_A_n_8 ;
  wire \HSR_FIFO_512.u_fifo_n2h_A_n_9 ;
  wire \HSR_FIFO_512.u_fifo_n2h_B_n_10 ;
  wire \HSR_FIFO_512.u_fifo_n2h_B_n_11 ;
  wire \HSR_FIFO_512.u_fifo_n2h_B_n_12 ;
  wire \HSR_FIFO_512.u_fifo_n2h_B_n_13 ;
  wire \HSR_FIFO_512.u_fifo_n2h_B_n_14 ;
  wire \HSR_FIFO_512.u_fifo_n2h_B_n_15 ;
  wire \HSR_FIFO_512.u_fifo_n2h_B_n_16 ;
  wire \HSR_FIFO_512.u_fifo_n2h_B_n_17 ;
  wire \HSR_FIFO_512.u_fifo_n2h_B_n_18 ;
  wire \HSR_FIFO_512.u_fifo_n2h_B_n_19 ;
  wire \HSR_FIFO_512.u_fifo_n2h_B_n_20 ;
  wire \HSR_FIFO_512.u_fifo_n2h_B_n_21 ;
  wire \HSR_FIFO_512.u_fifo_n2h_B_n_22 ;
  wire \HSR_FIFO_512.u_fifo_n2h_B_n_23 ;
  wire \HSR_FIFO_512.u_fifo_n2h_B_n_24 ;
  wire \HSR_FIFO_512.u_fifo_n2h_B_n_25 ;
  wire \HSR_FIFO_512.u_fifo_n2h_B_n_26 ;
  wire \HSR_FIFO_512.u_fifo_n2h_B_n_27 ;
  wire \HSR_FIFO_512.u_fifo_n2h_B_n_28 ;
  wire \HSR_FIFO_512.u_fifo_n2h_B_n_29 ;
  wire \HSR_FIFO_512.u_fifo_n2h_B_n_30 ;
  wire \HSR_FIFO_512.u_fifo_n2h_B_n_31 ;
  wire \HSR_FIFO_512.u_fifo_n2h_B_n_32 ;
  wire \HSR_FIFO_512.u_fifo_n2h_B_n_33 ;
  wire \HSR_FIFO_512.u_fifo_n2h_B_n_34 ;
  wire \HSR_FIFO_512.u_fifo_n2h_B_n_35 ;
  wire \HSR_FIFO_512.u_fifo_n2h_B_n_4 ;
  wire \HSR_FIFO_512.u_fifo_n2h_B_n_5 ;
  wire \HSR_FIFO_512.u_fifo_n2h_B_n_6 ;
  wire \HSR_FIFO_512.u_fifo_n2h_B_n_7 ;
  wire \HSR_FIFO_512.u_fifo_n2h_B_n_8 ;
  wire \HSR_FIFO_512.u_fifo_n2h_B_n_9 ;
  wire \HSR_FIFO_512.u_fifo_n2n_A_n_10 ;
  wire \HSR_FIFO_512.u_fifo_n2n_A_n_11 ;
  wire \HSR_FIFO_512.u_fifo_n2n_A_n_12 ;
  wire \HSR_FIFO_512.u_fifo_n2n_A_n_13 ;
  wire \HSR_FIFO_512.u_fifo_n2n_A_n_14 ;
  wire \HSR_FIFO_512.u_fifo_n2n_A_n_15 ;
  wire \HSR_FIFO_512.u_fifo_n2n_A_n_16 ;
  wire \HSR_FIFO_512.u_fifo_n2n_A_n_17 ;
  wire \HSR_FIFO_512.u_fifo_n2n_A_n_18 ;
  wire \HSR_FIFO_512.u_fifo_n2n_A_n_19 ;
  wire \HSR_FIFO_512.u_fifo_n2n_A_n_20 ;
  wire \HSR_FIFO_512.u_fifo_n2n_A_n_21 ;
  wire \HSR_FIFO_512.u_fifo_n2n_A_n_22 ;
  wire \HSR_FIFO_512.u_fifo_n2n_A_n_23 ;
  wire \HSR_FIFO_512.u_fifo_n2n_A_n_24 ;
  wire \HSR_FIFO_512.u_fifo_n2n_A_n_25 ;
  wire \HSR_FIFO_512.u_fifo_n2n_A_n_26 ;
  wire \HSR_FIFO_512.u_fifo_n2n_A_n_27 ;
  wire \HSR_FIFO_512.u_fifo_n2n_A_n_28 ;
  wire \HSR_FIFO_512.u_fifo_n2n_A_n_29 ;
  wire \HSR_FIFO_512.u_fifo_n2n_A_n_30 ;
  wire \HSR_FIFO_512.u_fifo_n2n_A_n_31 ;
  wire \HSR_FIFO_512.u_fifo_n2n_A_n_32 ;
  wire \HSR_FIFO_512.u_fifo_n2n_A_n_33 ;
  wire \HSR_FIFO_512.u_fifo_n2n_A_n_34 ;
  wire \HSR_FIFO_512.u_fifo_n2n_A_n_35 ;
  wire \HSR_FIFO_512.u_fifo_n2n_A_n_4 ;
  wire \HSR_FIFO_512.u_fifo_n2n_A_n_5 ;
  wire \HSR_FIFO_512.u_fifo_n2n_A_n_6 ;
  wire \HSR_FIFO_512.u_fifo_n2n_A_n_7 ;
  wire \HSR_FIFO_512.u_fifo_n2n_A_n_8 ;
  wire \HSR_FIFO_512.u_fifo_n2n_A_n_9 ;
  wire \HSR_FIFO_512.u_fifo_n2n_B_n_10 ;
  wire \HSR_FIFO_512.u_fifo_n2n_B_n_11 ;
  wire \HSR_FIFO_512.u_fifo_n2n_B_n_12 ;
  wire \HSR_FIFO_512.u_fifo_n2n_B_n_13 ;
  wire \HSR_FIFO_512.u_fifo_n2n_B_n_14 ;
  wire \HSR_FIFO_512.u_fifo_n2n_B_n_15 ;
  wire \HSR_FIFO_512.u_fifo_n2n_B_n_16 ;
  wire \HSR_FIFO_512.u_fifo_n2n_B_n_17 ;
  wire \HSR_FIFO_512.u_fifo_n2n_B_n_18 ;
  wire \HSR_FIFO_512.u_fifo_n2n_B_n_19 ;
  wire \HSR_FIFO_512.u_fifo_n2n_B_n_20 ;
  wire \HSR_FIFO_512.u_fifo_n2n_B_n_21 ;
  wire \HSR_FIFO_512.u_fifo_n2n_B_n_22 ;
  wire \HSR_FIFO_512.u_fifo_n2n_B_n_23 ;
  wire \HSR_FIFO_512.u_fifo_n2n_B_n_24 ;
  wire \HSR_FIFO_512.u_fifo_n2n_B_n_25 ;
  wire \HSR_FIFO_512.u_fifo_n2n_B_n_26 ;
  wire \HSR_FIFO_512.u_fifo_n2n_B_n_27 ;
  wire \HSR_FIFO_512.u_fifo_n2n_B_n_28 ;
  wire \HSR_FIFO_512.u_fifo_n2n_B_n_29 ;
  wire \HSR_FIFO_512.u_fifo_n2n_B_n_30 ;
  wire \HSR_FIFO_512.u_fifo_n2n_B_n_31 ;
  wire \HSR_FIFO_512.u_fifo_n2n_B_n_32 ;
  wire \HSR_FIFO_512.u_fifo_n2n_B_n_33 ;
  wire \HSR_FIFO_512.u_fifo_n2n_B_n_34 ;
  wire \HSR_FIFO_512.u_fifo_n2n_B_n_35 ;
  wire \HSR_FIFO_512.u_fifo_n2n_B_n_4 ;
  wire \HSR_FIFO_512.u_fifo_n2n_B_n_5 ;
  wire \HSR_FIFO_512.u_fifo_n2n_B_n_6 ;
  wire \HSR_FIFO_512.u_fifo_n2n_B_n_7 ;
  wire \HSR_FIFO_512.u_fifo_n2n_B_n_8 ;
  wire \HSR_FIFO_512.u_fifo_n2n_B_n_9 ;
  wire [7:0]PADDR;
  wire PCLK;
  wire PENABLE;
  wire [31:0]PRDATA;
  wire PRESETn;
  wire PSEL;
  wire [31:0]PWDATA;
  wire PWRITE;
  wire [7:0]board_id;
  wire conf_drop_non_hsr;
  wire conf_hsr_qr;
  wire conf_promiscuous;
  wire conf_snoop;
  wire csr_RESET_A_DRIVE;
  wire csr_RESET_B_DRIVE;
  wire csr_RESET_U_DRIVE;
  wire curA_net_hsr_prior;
  wire [15:0]curA_net_hsr_seq;
  wire [1:0]curA_net_hsr_seq_vld;
  wire [47:0]curA_net_hsr_src;
  wire [5:0]curA_net_hsr_src_vld;
  wire curB_net_hsr_prior;
  wire [15:0]curB_net_hsr_seq;
  wire [1:0]curB_net_hsr_seq_vld;
  wire [47:0]curB_net_hsr_src;
  wire [5:0]curB_net_hsr_src_vld;
  wire drive_readyB;
  wire drive_readyU;
  wire drive_resetA_n;
  wire drive_resetB_n;
  wire drive_resetU_n;
  wire gmiiA_col;
  wire gmiiA_crs;
  wire gmiiA_gtxc;
  wire gmiiA_rxc;
  wire [7:0]gmiiA_rxd;
  wire gmiiA_rxdv;
  wire gmiiA_rxer;
  wire [7:0]gmiiA_txd;
  wire gmiiA_txen;
  wire gmiiA_txer;
  wire gmiiB_col;
  wire gmiiB_crs;
  wire gmiiB_gtxc;
  wire gmiiB_rxc;
  wire [7:0]gmiiB_rxd;
  wire gmiiB_rxdv;
  wire gmiiB_rxer;
  wire [7:0]gmiiB_txd;
  wire gmiiB_txen;
  wire gmiiB_txer;
  wire gmiiU_col;
  wire gmiiU_crs;
  wire gmiiU_gtxc;
  wire gmiiU_rxc;
  wire [7:0]gmiiU_rxd;
  wire gmiiU_rxdv;
  wire gmiiU_rxer;
  wire [7:0]gmiiU_txd;
  wire gmiiU_txen;
  wire gmiiU_txer;
  wire gtx_clk;
  wire h2n_A_empty;
  wire h2n_A_full;
  wire h2n_B_empty;
  wire h2n_B_full;
  wire [47:0]host_mac_src;
  wire host_mac_src_hit_vld;
  wire host_mac_src_vld;
  wire host_probe_rxdv;
  wire host_probe_txen;
  wire hsr_ready;
  wire n2h_A_empty;
  wire n2h_A_full;
  wire n2h_B_empty;
  wire n2h_B_full;
  wire n2n_A_empty;
  wire n2n_A_full;
  wire n2n_B_empty;
  wire n2n_B_full;
  wire netA_clk;
  wire [15:0]netA_hsr_seq;
  wire netA_hsr_seq_hit_vld;
  wire netA_hsr_seq_push_done;
  wire netA_hsr_seq_push_vld;
  wire [15:0]netA_hsr_seq_sel;
  wire netA_hsr_seq_vld;
  wire [47:0]netA_hsr_src;
  wire netA_hsr_src_hit_vld;
  wire netA_hsr_src_push_done;
  wire netA_hsr_src_push_vld;
  wire netA_hsr_src_vld;
  wire [47:0]netA_mac_dst;
  wire netA_mac_dst_vld;
  wire [47:0]netA_mac_src;
  wire netA_mac_src_hit_vld;
  wire netA_mac_src_vld;
  wire netA_probe_rxdv;
  wire netA_probe_txen;
  wire netB_clk;
  wire [15:0]netB_hsr_seq;
  wire [15:0]netB_hsr_seq_hit;
  wire netB_hsr_seq_hit_vld;
  wire [15:0]netB_hsr_seq_push;
  wire netB_hsr_seq_push_done;
  wire netB_hsr_seq_push_vld;
  wire [15:0]netB_hsr_seq_sel;
  wire netB_hsr_seq_vld;
  wire [47:0]netB_hsr_src;
  wire [15:0]netB_hsr_src_hit;
  wire netB_hsr_src_hit_vld;
  wire [47:0]netB_hsr_src_push;
  wire netB_hsr_src_push_done;
  wire netB_hsr_src_push_vld;
  wire netB_hsr_src_vld;
  wire [47:0]netB_mac_dst;
  wire netB_mac_dst_hit_vld;
  wire netB_mac_dst_vld;
  wire [47:0]netB_mac_src;
  wire netB_mac_src_hit;
  wire netB_mac_src_hit_vld;
  wire netB_mac_src_vld;
  wire netB_probe_rxdv;
  wire netB_probe_txen;
  wire netH_clk;
  wire [2:2]p_0_in;
  wire phy_readyA;
  wire phy_readyB;
  wire phy_readyU;
  wire phy_resetA_n;
  wire phy_resetB_n;
  wire phy_resetU_n;
  wire pre_drop_non_hsr;
  wire [2:0]pre_hsr_net_id;
  wire pre_hsr_qr;
  wire [47:0]pre_mac_addr;
  wire pre_promiscuous;
  wire pre_snoop;
  wire reset_n;
  wire rst_readyB;
  wire rst_readyU;
  wire rst_resetA_n;
  wire rst_resetB_n;
  wire rst_resetU_n;
  wire [3:0]rxA_ctl;
  wire [31:0]rxA_dat;
  wire rxA_vld;
  wire [3:0]rxB_ctl;
  wire [31:0]rxB_dat;
  wire rxB_vld;
  wire [3:0]rxFA_ctl;
  wire [31:0]rxFA_dat;
  wire rxFA_vld;
  wire [3:0]rxFB_ctl;
  wire [31:0]rxFB_dat;
  wire rxFB_vld;
  wire [3:0]rxUA_ctl;
  wire [31:0]rxUA_dat;
  wire rxUA_vld;
  wire [3:0]rxUB_ctl;
  wire [31:0]rxUB_dat;
  wire rxUB_vld;
  wire \sync_drop_non_hsr_reg_n_0_[0] ;
  wire \sync_hsr_net_id_reg_n_0_[0][0] ;
  wire \sync_hsr_net_id_reg_n_0_[0][1] ;
  wire \sync_hsr_net_id_reg_n_0_[0][2] ;
  wire \sync_hsr_net_id_reg_n_0_[1][0] ;
  wire \sync_hsr_net_id_reg_n_0_[1][1] ;
  wire \sync_hsr_net_id_reg_n_0_[1][2] ;
  wire \sync_hsr_qr_reg_n_0_[0] ;
  wire \sync_mac_addr_reg_n_0_[0][0] ;
  wire \sync_mac_addr_reg_n_0_[0][10] ;
  wire \sync_mac_addr_reg_n_0_[0][11] ;
  wire \sync_mac_addr_reg_n_0_[0][12] ;
  wire \sync_mac_addr_reg_n_0_[0][13] ;
  wire \sync_mac_addr_reg_n_0_[0][14] ;
  wire \sync_mac_addr_reg_n_0_[0][15] ;
  wire \sync_mac_addr_reg_n_0_[0][16] ;
  wire \sync_mac_addr_reg_n_0_[0][17] ;
  wire \sync_mac_addr_reg_n_0_[0][18] ;
  wire \sync_mac_addr_reg_n_0_[0][19] ;
  wire \sync_mac_addr_reg_n_0_[0][1] ;
  wire \sync_mac_addr_reg_n_0_[0][20] ;
  wire \sync_mac_addr_reg_n_0_[0][21] ;
  wire \sync_mac_addr_reg_n_0_[0][22] ;
  wire \sync_mac_addr_reg_n_0_[0][23] ;
  wire \sync_mac_addr_reg_n_0_[0][24] ;
  wire \sync_mac_addr_reg_n_0_[0][25] ;
  wire \sync_mac_addr_reg_n_0_[0][26] ;
  wire \sync_mac_addr_reg_n_0_[0][27] ;
  wire \sync_mac_addr_reg_n_0_[0][28] ;
  wire \sync_mac_addr_reg_n_0_[0][29] ;
  wire \sync_mac_addr_reg_n_0_[0][2] ;
  wire \sync_mac_addr_reg_n_0_[0][30] ;
  wire \sync_mac_addr_reg_n_0_[0][31] ;
  wire \sync_mac_addr_reg_n_0_[0][32] ;
  wire \sync_mac_addr_reg_n_0_[0][33] ;
  wire \sync_mac_addr_reg_n_0_[0][34] ;
  wire \sync_mac_addr_reg_n_0_[0][35] ;
  wire \sync_mac_addr_reg_n_0_[0][36] ;
  wire \sync_mac_addr_reg_n_0_[0][37] ;
  wire \sync_mac_addr_reg_n_0_[0][38] ;
  wire \sync_mac_addr_reg_n_0_[0][39] ;
  wire \sync_mac_addr_reg_n_0_[0][3] ;
  wire \sync_mac_addr_reg_n_0_[0][40] ;
  wire \sync_mac_addr_reg_n_0_[0][41] ;
  wire \sync_mac_addr_reg_n_0_[0][42] ;
  wire \sync_mac_addr_reg_n_0_[0][43] ;
  wire \sync_mac_addr_reg_n_0_[0][44] ;
  wire \sync_mac_addr_reg_n_0_[0][45] ;
  wire \sync_mac_addr_reg_n_0_[0][46] ;
  wire \sync_mac_addr_reg_n_0_[0][47] ;
  wire \sync_mac_addr_reg_n_0_[0][4] ;
  wire \sync_mac_addr_reg_n_0_[0][5] ;
  wire \sync_mac_addr_reg_n_0_[0][6] ;
  wire \sync_mac_addr_reg_n_0_[0][7] ;
  wire \sync_mac_addr_reg_n_0_[0][8] ;
  wire \sync_mac_addr_reg_n_0_[0][9] ;
  wire \sync_mac_addr_reg_n_0_[1][0] ;
  wire \sync_mac_addr_reg_n_0_[1][10] ;
  wire \sync_mac_addr_reg_n_0_[1][11] ;
  wire \sync_mac_addr_reg_n_0_[1][12] ;
  wire \sync_mac_addr_reg_n_0_[1][13] ;
  wire \sync_mac_addr_reg_n_0_[1][14] ;
  wire \sync_mac_addr_reg_n_0_[1][15] ;
  wire \sync_mac_addr_reg_n_0_[1][16] ;
  wire \sync_mac_addr_reg_n_0_[1][17] ;
  wire \sync_mac_addr_reg_n_0_[1][18] ;
  wire \sync_mac_addr_reg_n_0_[1][19] ;
  wire \sync_mac_addr_reg_n_0_[1][1] ;
  wire \sync_mac_addr_reg_n_0_[1][20] ;
  wire \sync_mac_addr_reg_n_0_[1][21] ;
  wire \sync_mac_addr_reg_n_0_[1][22] ;
  wire \sync_mac_addr_reg_n_0_[1][23] ;
  wire \sync_mac_addr_reg_n_0_[1][24] ;
  wire \sync_mac_addr_reg_n_0_[1][25] ;
  wire \sync_mac_addr_reg_n_0_[1][26] ;
  wire \sync_mac_addr_reg_n_0_[1][27] ;
  wire \sync_mac_addr_reg_n_0_[1][28] ;
  wire \sync_mac_addr_reg_n_0_[1][29] ;
  wire \sync_mac_addr_reg_n_0_[1][2] ;
  wire \sync_mac_addr_reg_n_0_[1][30] ;
  wire \sync_mac_addr_reg_n_0_[1][31] ;
  wire \sync_mac_addr_reg_n_0_[1][32] ;
  wire \sync_mac_addr_reg_n_0_[1][33] ;
  wire \sync_mac_addr_reg_n_0_[1][34] ;
  wire \sync_mac_addr_reg_n_0_[1][35] ;
  wire \sync_mac_addr_reg_n_0_[1][36] ;
  wire \sync_mac_addr_reg_n_0_[1][37] ;
  wire \sync_mac_addr_reg_n_0_[1][38] ;
  wire \sync_mac_addr_reg_n_0_[1][39] ;
  wire \sync_mac_addr_reg_n_0_[1][3] ;
  wire \sync_mac_addr_reg_n_0_[1][40] ;
  wire \sync_mac_addr_reg_n_0_[1][41] ;
  wire \sync_mac_addr_reg_n_0_[1][42] ;
  wire \sync_mac_addr_reg_n_0_[1][43] ;
  wire \sync_mac_addr_reg_n_0_[1][44] ;
  wire \sync_mac_addr_reg_n_0_[1][45] ;
  wire \sync_mac_addr_reg_n_0_[1][46] ;
  wire \sync_mac_addr_reg_n_0_[1][47] ;
  wire \sync_mac_addr_reg_n_0_[1][4] ;
  wire \sync_mac_addr_reg_n_0_[1][5] ;
  wire \sync_mac_addr_reg_n_0_[1][6] ;
  wire \sync_mac_addr_reg_n_0_[1][7] ;
  wire \sync_mac_addr_reg_n_0_[1][8] ;
  wire \sync_mac_addr_reg_n_0_[1][9] ;
  wire \sync_promiscuous_reg_n_0_[0] ;
  wire \sync_snoop_reg_n_0_[0] ;
  wire [3:0]txA_ctl;
  wire txA_rdy;
  wire txA_vld;
  wire [3:0]txB_ctl;
  wire txB_rdy;
  wire txB_vld;
  wire [3:0]txFA_ctl;
  wire txFA_rdy;
  wire txFA_vld;
  wire [3:0]txFB_ctl;
  wire txFB_rdy;
  wire txFB_vld;
  wire [3:0]txUA_ctl;
  wire txUA_rdy;
  wire txUA_vld;
  wire [3:0]txUB_ctl;
  wire txUB_rdy;
  wire txUB_vld;
  wire u_csr_n_10;
  wire u_csr_n_11;
  wire u_csr_n_12;
  wire u_csr_n_13;
  wire u_csr_n_14;
  wire u_csr_n_15;
  wire u_csr_n_16;
  wire u_csr_n_17;
  wire u_csr_n_7;
  wire u_csr_n_8;
  wire u_csr_n_9;
  wire u_host_n_0;
  wire u_net_A_n_0;
  wire u_net_A_n_10;
  wire u_net_A_n_11;
  wire u_net_A_n_12;
  wire u_net_A_n_13;
  wire u_net_A_n_14;
  wire u_net_A_n_15;
  wire u_net_A_n_16;
  wire u_net_A_n_17;
  wire u_net_A_n_18;
  wire u_net_A_n_19;
  wire u_net_A_n_20;
  wire u_net_A_n_21;
  wire u_net_A_n_22;
  wire u_net_A_n_23;
  wire u_net_A_n_24;
  wire u_net_A_n_25;
  wire u_net_A_n_26;
  wire u_net_A_n_27;
  wire u_net_A_n_28;
  wire u_net_A_n_29;
  wire u_net_A_n_3;
  wire u_net_A_n_30;
  wire u_net_A_n_32;
  wire u_net_A_n_33;
  wire u_net_A_n_34;
  wire u_net_A_n_35;
  wire u_net_A_n_36;
  wire u_net_A_n_37;
  wire u_net_A_n_38;
  wire u_net_A_n_39;
  wire u_net_A_n_40;
  wire u_net_A_n_41;
  wire u_net_A_n_42;
  wire u_net_A_n_43;
  wire u_net_A_n_44;
  wire u_net_A_n_45;
  wire u_net_A_n_46;
  wire u_net_A_n_47;
  wire u_net_A_n_48;
  wire u_net_A_n_49;
  wire u_net_A_n_5;
  wire u_net_A_n_50;
  wire u_net_A_n_51;
  wire u_net_A_n_52;
  wire u_net_A_n_53;
  wire u_net_A_n_54;
  wire u_net_A_n_55;
  wire u_net_A_n_56;
  wire u_net_A_n_57;
  wire u_net_A_n_58;
  wire u_net_A_n_59;
  wire u_net_A_n_6;
  wire u_net_A_n_60;
  wire u_net_A_n_61;
  wire u_net_A_n_62;
  wire u_net_A_n_63;
  wire u_net_A_n_64;
  wire u_net_A_n_65;
  wire u_net_A_n_66;
  wire u_net_A_n_67;
  wire u_net_A_n_68;
  wire u_net_A_n_69;
  wire u_net_A_n_7;
  wire u_net_A_n_70;
  wire u_net_A_n_71;
  wire u_net_A_n_72;
  wire u_net_A_n_73;
  wire u_net_A_n_74;
  wire u_net_A_n_75;
  wire u_net_A_n_76;
  wire u_net_A_n_77;
  wire u_net_A_n_78;
  wire u_net_A_n_8;
  wire u_net_A_n_9;
  wire u_net_B_n_0;
  wire u_net_B_n_1;
  wire u_net_B_n_2;
  wire u_net_B_n_3;
  wire u_net_B_n_4;
  wire u_net_B_n_5;
  wire u_net_B_n_6;
  wire u_net_B_n_7;
  wire u_net_B_n_8;
  wire u_net_B_n_9;
  wire [0:0]\u_qr_seq/grt ;
  wire \u_qr_seq/state ;
  wire \u_qr_src/state ;
  wire u_qr_tbl_n_21;
  wire u_qr_tbl_n_22;
  wire u_reset_n_0;
  wire u_reset_n_1;
  wire u_reset_n_10;
  wire u_reset_n_11;
  wire u_reset_n_12;
  wire u_reset_n_13;
  wire u_reset_n_14;
  wire u_reset_n_15;
  wire u_reset_n_16;
  wire u_reset_n_17;
  wire u_reset_n_2;
  wire u_reset_n_3;
  wire u_reset_n_4;
  wire u_reset_n_5;
  wire u_reset_n_6;
  wire u_reset_n_7;
  wire u_reset_n_8;
  wire u_reset_n_9;
  wire [9:0]\NLW_HSR_FIFO_512.u_fifo_h2n_A_data_count_UNCONNECTED ;
  wire [9:0]\NLW_HSR_FIFO_512.u_fifo_h2n_B_data_count_UNCONNECTED ;
  wire [9:0]\NLW_HSR_FIFO_512.u_fifo_n2h_A_data_count_UNCONNECTED ;
  wire [9:0]\NLW_HSR_FIFO_512.u_fifo_n2h_B_data_count_UNCONNECTED ;
  wire [9:0]\NLW_HSR_FIFO_512.u_fifo_n2n_A_data_count_UNCONNECTED ;
  wire [9:0]\NLW_HSR_FIFO_512.u_fifo_n2n_B_data_count_UNCONNECTED ;

  proxy_table \BLK_PROXY.u_proxy_tbl 
       (.Q(p_0_in),
        .\grt_reg[0]_0 (u_net_A_n_0),
        .\grt_reg[2]_0 (netA_mac_dst_vld),
        .\grt_reg[3]_0 (netB_mac_src_vld),
        .\grt_reg[4]_0 (netA_mac_src_hit_vld),
        .gtx_clk(gtx_clk),
        .\head_reg[0]_0 (u_reset_n_9),
        .hit_entry1_carry__2_i_6_0({netB_mac_dst[47:41],netB_mac_dst[39:0]}),
        .hit_entry1_carry__2_i_6_1({netB_mac_src[47:41],netB_mac_src[39:0]}),
        .mac_src({host_mac_src[47:41],host_mac_src[39:0]}),
        .mac_src_hit_vld(host_mac_src_hit_vld),
        .mac_src_vld(host_mac_src_vld),
        .net_mac_dst({netA_mac_dst[47:41],netA_mac_dst[39:0]}),
        .net_mac_dst_hit_vld(netB_mac_dst_hit_vld),
        .net_mac_dst_vld(netB_mac_dst_vld),
        .net_mac_src({netA_mac_src[47:41],netA_mac_src[39:0]}),
        .net_mac_src_hit(netB_mac_src_hit),
        .net_mac_src_hit_vld(netB_mac_src_hit_vld),
        .net_mac_src_vld(netA_mac_src_vld),
        .stateH_reg_0(u_reset_n_11),
        .\store_reg[0][41]_0 (u_reset_n_12),
        .\store_reg[13][33]_0 (u_reset_n_13),
        .\store_reg[4][26]_0 (u_reset_n_14),
        .\store_reg[5][3]_0 (u_reset_n_17),
        .\store_reg[8][11]_0 (u_reset_n_16),
        .\store_reg[9][18]_0 (u_reset_n_15));
  (* black_box_pad_pin = "clk,rst,din[35:0],wr_en,rd_en,dout[35:0],full,almost_full,empty,valid,data_count[9:0]" *) 
  (* syn_black_box = "1" *) 
  (* x_core_info = "fifo_generator_v13_2_3,Vivado 2018.3" *) 
  gig_eth_hsr_fifo_sync_36x512 \HSR_FIFO_512.u_fifo_h2n_A 
       (.almost_full(h2n_A_full),
        .clk(gtx_clk),
        .data_count(\NLW_HSR_FIFO_512.u_fifo_h2n_A_data_count_UNCONNECTED [9:0]),
        .din({rxA_ctl,rxA_dat}),
        .dout({txUA_ctl,\HSR_FIFO_512.u_fifo_h2n_A_n_4 ,\HSR_FIFO_512.u_fifo_h2n_A_n_5 ,\HSR_FIFO_512.u_fifo_h2n_A_n_6 ,\HSR_FIFO_512.u_fifo_h2n_A_n_7 ,\HSR_FIFO_512.u_fifo_h2n_A_n_8 ,\HSR_FIFO_512.u_fifo_h2n_A_n_9 ,\HSR_FIFO_512.u_fifo_h2n_A_n_10 ,\HSR_FIFO_512.u_fifo_h2n_A_n_11 ,\HSR_FIFO_512.u_fifo_h2n_A_n_12 ,\HSR_FIFO_512.u_fifo_h2n_A_n_13 ,\HSR_FIFO_512.u_fifo_h2n_A_n_14 ,\HSR_FIFO_512.u_fifo_h2n_A_n_15 ,\HSR_FIFO_512.u_fifo_h2n_A_n_16 ,\HSR_FIFO_512.u_fifo_h2n_A_n_17 ,\HSR_FIFO_512.u_fifo_h2n_A_n_18 ,\HSR_FIFO_512.u_fifo_h2n_A_n_19 ,\HSR_FIFO_512.u_fifo_h2n_A_n_20 ,\HSR_FIFO_512.u_fifo_h2n_A_n_21 ,\HSR_FIFO_512.u_fifo_h2n_A_n_22 ,\HSR_FIFO_512.u_fifo_h2n_A_n_23 ,\HSR_FIFO_512.u_fifo_h2n_A_n_24 ,\HSR_FIFO_512.u_fifo_h2n_A_n_25 ,\HSR_FIFO_512.u_fifo_h2n_A_n_26 ,\HSR_FIFO_512.u_fifo_h2n_A_n_27 ,\HSR_FIFO_512.u_fifo_h2n_A_n_28 ,\HSR_FIFO_512.u_fifo_h2n_A_n_29 ,\HSR_FIFO_512.u_fifo_h2n_A_n_30 ,\HSR_FIFO_512.u_fifo_h2n_A_n_31 ,\HSR_FIFO_512.u_fifo_h2n_A_n_32 ,\HSR_FIFO_512.u_fifo_h2n_A_n_33 ,\HSR_FIFO_512.u_fifo_h2n_A_n_34 ,\HSR_FIFO_512.u_fifo_h2n_A_n_35 }),
        .empty(h2n_A_empty),
        .full(\HSR_FIFO_512.h2n_A_full_rdy ),
        .rd_en(txUA_rdy),
        .rst(\HSR_FIFO_512.u_fifo_n2h_A0 ),
        .valid(txUA_vld),
        .wr_en(rxA_vld));
  (* black_box_pad_pin = "clk,rst,din[35:0],wr_en,rd_en,dout[35:0],full,almost_full,empty,valid,data_count[9:0]" *) 
  (* syn_black_box = "1" *) 
  (* x_core_info = "fifo_generator_v13_2_3,Vivado 2018.3" *) 
  gig_eth_hsr_fifo_sync_36x512 \HSR_FIFO_512.u_fifo_h2n_B 
       (.almost_full(h2n_B_full),
        .clk(gtx_clk),
        .data_count(\NLW_HSR_FIFO_512.u_fifo_h2n_B_data_count_UNCONNECTED [9:0]),
        .din({rxB_ctl,rxB_dat}),
        .dout({txUB_ctl,\HSR_FIFO_512.u_fifo_h2n_B_n_4 ,\HSR_FIFO_512.u_fifo_h2n_B_n_5 ,\HSR_FIFO_512.u_fifo_h2n_B_n_6 ,\HSR_FIFO_512.u_fifo_h2n_B_n_7 ,\HSR_FIFO_512.u_fifo_h2n_B_n_8 ,\HSR_FIFO_512.u_fifo_h2n_B_n_9 ,\HSR_FIFO_512.u_fifo_h2n_B_n_10 ,\HSR_FIFO_512.u_fifo_h2n_B_n_11 ,\HSR_FIFO_512.u_fifo_h2n_B_n_12 ,\HSR_FIFO_512.u_fifo_h2n_B_n_13 ,\HSR_FIFO_512.u_fifo_h2n_B_n_14 ,\HSR_FIFO_512.u_fifo_h2n_B_n_15 ,\HSR_FIFO_512.u_fifo_h2n_B_n_16 ,\HSR_FIFO_512.u_fifo_h2n_B_n_17 ,\HSR_FIFO_512.u_fifo_h2n_B_n_18 ,\HSR_FIFO_512.u_fifo_h2n_B_n_19 ,\HSR_FIFO_512.u_fifo_h2n_B_n_20 ,\HSR_FIFO_512.u_fifo_h2n_B_n_21 ,\HSR_FIFO_512.u_fifo_h2n_B_n_22 ,\HSR_FIFO_512.u_fifo_h2n_B_n_23 ,\HSR_FIFO_512.u_fifo_h2n_B_n_24 ,\HSR_FIFO_512.u_fifo_h2n_B_n_25 ,\HSR_FIFO_512.u_fifo_h2n_B_n_26 ,\HSR_FIFO_512.u_fifo_h2n_B_n_27 ,\HSR_FIFO_512.u_fifo_h2n_B_n_28 ,\HSR_FIFO_512.u_fifo_h2n_B_n_29 ,\HSR_FIFO_512.u_fifo_h2n_B_n_30 ,\HSR_FIFO_512.u_fifo_h2n_B_n_31 ,\HSR_FIFO_512.u_fifo_h2n_B_n_32 ,\HSR_FIFO_512.u_fifo_h2n_B_n_33 ,\HSR_FIFO_512.u_fifo_h2n_B_n_34 ,\HSR_FIFO_512.u_fifo_h2n_B_n_35 }),
        .empty(h2n_B_empty),
        .full(\HSR_FIFO_512.h2n_B_full_rdy ),
        .rd_en(txUB_rdy),
        .rst(\HSR_FIFO_512.u_fifo_n2h_A0 ),
        .valid(txUB_vld),
        .wr_en(rxB_vld));
  (* black_box_pad_pin = "clk,rst,din[35:0],wr_en,rd_en,dout[35:0],full,almost_full,empty,valid,data_count[9:0]" *) 
  (* syn_black_box = "1" *) 
  (* x_core_info = "fifo_generator_v13_2_3,Vivado 2018.3" *) 
  gig_eth_hsr_fifo_sync_36x512 \HSR_FIFO_512.u_fifo_n2h_A 
       (.almost_full(n2h_A_full),
        .clk(gtx_clk),
        .data_count(\NLW_HSR_FIFO_512.u_fifo_n2h_A_data_count_UNCONNECTED [9:0]),
        .din({rxUA_ctl,rxUA_dat}),
        .dout({txA_ctl,\HSR_FIFO_512.u_fifo_n2h_A_n_4 ,\HSR_FIFO_512.u_fifo_n2h_A_n_5 ,\HSR_FIFO_512.u_fifo_n2h_A_n_6 ,\HSR_FIFO_512.u_fifo_n2h_A_n_7 ,\HSR_FIFO_512.u_fifo_n2h_A_n_8 ,\HSR_FIFO_512.u_fifo_n2h_A_n_9 ,\HSR_FIFO_512.u_fifo_n2h_A_n_10 ,\HSR_FIFO_512.u_fifo_n2h_A_n_11 ,\HSR_FIFO_512.u_fifo_n2h_A_n_12 ,\HSR_FIFO_512.u_fifo_n2h_A_n_13 ,\HSR_FIFO_512.u_fifo_n2h_A_n_14 ,\HSR_FIFO_512.u_fifo_n2h_A_n_15 ,\HSR_FIFO_512.u_fifo_n2h_A_n_16 ,\HSR_FIFO_512.u_fifo_n2h_A_n_17 ,\HSR_FIFO_512.u_fifo_n2h_A_n_18 ,\HSR_FIFO_512.u_fifo_n2h_A_n_19 ,\HSR_FIFO_512.u_fifo_n2h_A_n_20 ,\HSR_FIFO_512.u_fifo_n2h_A_n_21 ,\HSR_FIFO_512.u_fifo_n2h_A_n_22 ,\HSR_FIFO_512.u_fifo_n2h_A_n_23 ,\HSR_FIFO_512.u_fifo_n2h_A_n_24 ,\HSR_FIFO_512.u_fifo_n2h_A_n_25 ,\HSR_FIFO_512.u_fifo_n2h_A_n_26 ,\HSR_FIFO_512.u_fifo_n2h_A_n_27 ,\HSR_FIFO_512.u_fifo_n2h_A_n_28 ,\HSR_FIFO_512.u_fifo_n2h_A_n_29 ,\HSR_FIFO_512.u_fifo_n2h_A_n_30 ,\HSR_FIFO_512.u_fifo_n2h_A_n_31 ,\HSR_FIFO_512.u_fifo_n2h_A_n_32 ,\HSR_FIFO_512.u_fifo_n2h_A_n_33 ,\HSR_FIFO_512.u_fifo_n2h_A_n_34 ,\HSR_FIFO_512.u_fifo_n2h_A_n_35 }),
        .empty(n2h_A_empty),
        .full(\HSR_FIFO_512.n2h_A_full_rdy ),
        .rd_en(txA_rdy),
        .rst(\HSR_FIFO_512.u_fifo_n2h_A0 ),
        .valid(txA_vld),
        .wr_en(rxUA_vld));
  (* black_box_pad_pin = "clk,rst,din[35:0],wr_en,rd_en,dout[35:0],full,almost_full,empty,valid,data_count[9:0]" *) 
  (* syn_black_box = "1" *) 
  (* x_core_info = "fifo_generator_v13_2_3,Vivado 2018.3" *) 
  gig_eth_hsr_fifo_sync_36x512 \HSR_FIFO_512.u_fifo_n2h_B 
       (.almost_full(n2h_B_full),
        .clk(gtx_clk),
        .data_count(\NLW_HSR_FIFO_512.u_fifo_n2h_B_data_count_UNCONNECTED [9:0]),
        .din({rxUB_ctl,rxUB_dat}),
        .dout({txB_ctl,\HSR_FIFO_512.u_fifo_n2h_B_n_4 ,\HSR_FIFO_512.u_fifo_n2h_B_n_5 ,\HSR_FIFO_512.u_fifo_n2h_B_n_6 ,\HSR_FIFO_512.u_fifo_n2h_B_n_7 ,\HSR_FIFO_512.u_fifo_n2h_B_n_8 ,\HSR_FIFO_512.u_fifo_n2h_B_n_9 ,\HSR_FIFO_512.u_fifo_n2h_B_n_10 ,\HSR_FIFO_512.u_fifo_n2h_B_n_11 ,\HSR_FIFO_512.u_fifo_n2h_B_n_12 ,\HSR_FIFO_512.u_fifo_n2h_B_n_13 ,\HSR_FIFO_512.u_fifo_n2h_B_n_14 ,\HSR_FIFO_512.u_fifo_n2h_B_n_15 ,\HSR_FIFO_512.u_fifo_n2h_B_n_16 ,\HSR_FIFO_512.u_fifo_n2h_B_n_17 ,\HSR_FIFO_512.u_fifo_n2h_B_n_18 ,\HSR_FIFO_512.u_fifo_n2h_B_n_19 ,\HSR_FIFO_512.u_fifo_n2h_B_n_20 ,\HSR_FIFO_512.u_fifo_n2h_B_n_21 ,\HSR_FIFO_512.u_fifo_n2h_B_n_22 ,\HSR_FIFO_512.u_fifo_n2h_B_n_23 ,\HSR_FIFO_512.u_fifo_n2h_B_n_24 ,\HSR_FIFO_512.u_fifo_n2h_B_n_25 ,\HSR_FIFO_512.u_fifo_n2h_B_n_26 ,\HSR_FIFO_512.u_fifo_n2h_B_n_27 ,\HSR_FIFO_512.u_fifo_n2h_B_n_28 ,\HSR_FIFO_512.u_fifo_n2h_B_n_29 ,\HSR_FIFO_512.u_fifo_n2h_B_n_30 ,\HSR_FIFO_512.u_fifo_n2h_B_n_31 ,\HSR_FIFO_512.u_fifo_n2h_B_n_32 ,\HSR_FIFO_512.u_fifo_n2h_B_n_33 ,\HSR_FIFO_512.u_fifo_n2h_B_n_34 ,\HSR_FIFO_512.u_fifo_n2h_B_n_35 }),
        .empty(n2h_B_empty),
        .full(\HSR_FIFO_512.n2h_B_full_rdy ),
        .rd_en(txB_rdy),
        .rst(\HSR_FIFO_512.u_fifo_n2h_A0 ),
        .valid(txB_vld),
        .wr_en(rxUB_vld));
  (* black_box_pad_pin = "clk,rst,din[35:0],wr_en,rd_en,dout[35:0],full,almost_full,empty,valid,data_count[9:0]" *) 
  (* syn_black_box = "1" *) 
  (* x_core_info = "fifo_generator_v13_2_3,Vivado 2018.3" *) 
  gig_eth_hsr_fifo_sync_36x512 \HSR_FIFO_512.u_fifo_n2n_A 
       (.almost_full(n2n_A_full),
        .clk(gtx_clk),
        .data_count(\NLW_HSR_FIFO_512.u_fifo_n2n_A_data_count_UNCONNECTED [9:0]),
        .din({rxFA_ctl,rxFA_dat}),
        .dout({txFB_ctl,\HSR_FIFO_512.u_fifo_n2n_A_n_4 ,\HSR_FIFO_512.u_fifo_n2n_A_n_5 ,\HSR_FIFO_512.u_fifo_n2n_A_n_6 ,\HSR_FIFO_512.u_fifo_n2n_A_n_7 ,\HSR_FIFO_512.u_fifo_n2n_A_n_8 ,\HSR_FIFO_512.u_fifo_n2n_A_n_9 ,\HSR_FIFO_512.u_fifo_n2n_A_n_10 ,\HSR_FIFO_512.u_fifo_n2n_A_n_11 ,\HSR_FIFO_512.u_fifo_n2n_A_n_12 ,\HSR_FIFO_512.u_fifo_n2n_A_n_13 ,\HSR_FIFO_512.u_fifo_n2n_A_n_14 ,\HSR_FIFO_512.u_fifo_n2n_A_n_15 ,\HSR_FIFO_512.u_fifo_n2n_A_n_16 ,\HSR_FIFO_512.u_fifo_n2n_A_n_17 ,\HSR_FIFO_512.u_fifo_n2n_A_n_18 ,\HSR_FIFO_512.u_fifo_n2n_A_n_19 ,\HSR_FIFO_512.u_fifo_n2n_A_n_20 ,\HSR_FIFO_512.u_fifo_n2n_A_n_21 ,\HSR_FIFO_512.u_fifo_n2n_A_n_22 ,\HSR_FIFO_512.u_fifo_n2n_A_n_23 ,\HSR_FIFO_512.u_fifo_n2n_A_n_24 ,\HSR_FIFO_512.u_fifo_n2n_A_n_25 ,\HSR_FIFO_512.u_fifo_n2n_A_n_26 ,\HSR_FIFO_512.u_fifo_n2n_A_n_27 ,\HSR_FIFO_512.u_fifo_n2n_A_n_28 ,\HSR_FIFO_512.u_fifo_n2n_A_n_29 ,\HSR_FIFO_512.u_fifo_n2n_A_n_30 ,\HSR_FIFO_512.u_fifo_n2n_A_n_31 ,\HSR_FIFO_512.u_fifo_n2n_A_n_32 ,\HSR_FIFO_512.u_fifo_n2n_A_n_33 ,\HSR_FIFO_512.u_fifo_n2n_A_n_34 ,\HSR_FIFO_512.u_fifo_n2n_A_n_35 }),
        .empty(n2n_A_empty),
        .full(\HSR_FIFO_512.n2n_A_full_rdy ),
        .rd_en(txFB_rdy),
        .rst(\HSR_FIFO_512.u_fifo_n2h_A0 ),
        .valid(txFB_vld),
        .wr_en(rxFA_vld));
  (* black_box_pad_pin = "clk,rst,din[35:0],wr_en,rd_en,dout[35:0],full,almost_full,empty,valid,data_count[9:0]" *) 
  (* syn_black_box = "1" *) 
  (* x_core_info = "fifo_generator_v13_2_3,Vivado 2018.3" *) 
  gig_eth_hsr_fifo_sync_36x512 \HSR_FIFO_512.u_fifo_n2n_B 
       (.almost_full(n2n_B_full),
        .clk(gtx_clk),
        .data_count(\NLW_HSR_FIFO_512.u_fifo_n2n_B_data_count_UNCONNECTED [9:0]),
        .din({rxFB_ctl,rxFB_dat}),
        .dout({txFA_ctl,\HSR_FIFO_512.u_fifo_n2n_B_n_4 ,\HSR_FIFO_512.u_fifo_n2n_B_n_5 ,\HSR_FIFO_512.u_fifo_n2n_B_n_6 ,\HSR_FIFO_512.u_fifo_n2n_B_n_7 ,\HSR_FIFO_512.u_fifo_n2n_B_n_8 ,\HSR_FIFO_512.u_fifo_n2n_B_n_9 ,\HSR_FIFO_512.u_fifo_n2n_B_n_10 ,\HSR_FIFO_512.u_fifo_n2n_B_n_11 ,\HSR_FIFO_512.u_fifo_n2n_B_n_12 ,\HSR_FIFO_512.u_fifo_n2n_B_n_13 ,\HSR_FIFO_512.u_fifo_n2n_B_n_14 ,\HSR_FIFO_512.u_fifo_n2n_B_n_15 ,\HSR_FIFO_512.u_fifo_n2n_B_n_16 ,\HSR_FIFO_512.u_fifo_n2n_B_n_17 ,\HSR_FIFO_512.u_fifo_n2n_B_n_18 ,\HSR_FIFO_512.u_fifo_n2n_B_n_19 ,\HSR_FIFO_512.u_fifo_n2n_B_n_20 ,\HSR_FIFO_512.u_fifo_n2n_B_n_21 ,\HSR_FIFO_512.u_fifo_n2n_B_n_22 ,\HSR_FIFO_512.u_fifo_n2n_B_n_23 ,\HSR_FIFO_512.u_fifo_n2n_B_n_24 ,\HSR_FIFO_512.u_fifo_n2n_B_n_25 ,\HSR_FIFO_512.u_fifo_n2n_B_n_26 ,\HSR_FIFO_512.u_fifo_n2n_B_n_27 ,\HSR_FIFO_512.u_fifo_n2n_B_n_28 ,\HSR_FIFO_512.u_fifo_n2n_B_n_29 ,\HSR_FIFO_512.u_fifo_n2n_B_n_30 ,\HSR_FIFO_512.u_fifo_n2n_B_n_31 ,\HSR_FIFO_512.u_fifo_n2n_B_n_32 ,\HSR_FIFO_512.u_fifo_n2n_B_n_33 ,\HSR_FIFO_512.u_fifo_n2n_B_n_34 ,\HSR_FIFO_512.u_fifo_n2n_B_n_35 }),
        .empty(n2n_B_empty),
        .full(\HSR_FIFO_512.n2n_B_full_rdy ),
        .rd_en(txFA_rdy),
        .rst(\HSR_FIFO_512.u_fifo_n2h_A0 ),
        .valid(txFA_vld),
        .wr_en(rxFB_vld));
  FDPE #(
    .INIT(1'b1)) 
    \sync_drop_non_hsr_reg[0] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(pre_drop_non_hsr),
        .PRE(u_reset_n_17),
        .Q(\sync_drop_non_hsr_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1)) 
    \sync_drop_non_hsr_reg[1] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(\sync_drop_non_hsr_reg_n_0_[0] ),
        .PRE(u_reset_n_17),
        .Q(conf_drop_non_hsr));
  FDCE \sync_hsr_net_id_reg[0][0] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_0),
        .D(pre_hsr_net_id[0]),
        .Q(\sync_hsr_net_id_reg_n_0_[0][0] ));
  FDCE \sync_hsr_net_id_reg[0][1] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_0),
        .D(pre_hsr_net_id[1]),
        .Q(\sync_hsr_net_id_reg_n_0_[0][1] ));
  FDCE \sync_hsr_net_id_reg[0][2] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_0),
        .D(pre_hsr_net_id[2]),
        .Q(\sync_hsr_net_id_reg_n_0_[0][2] ));
  FDCE \sync_hsr_net_id_reg[1][0] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_0),
        .D(\sync_hsr_net_id_reg_n_0_[0][0] ),
        .Q(\sync_hsr_net_id_reg_n_0_[1][0] ));
  FDCE \sync_hsr_net_id_reg[1][1] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_0),
        .D(\sync_hsr_net_id_reg_n_0_[0][1] ),
        .Q(\sync_hsr_net_id_reg_n_0_[1][1] ));
  FDCE \sync_hsr_net_id_reg[1][2] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_0),
        .D(\sync_hsr_net_id_reg_n_0_[0][2] ),
        .Q(\sync_hsr_net_id_reg_n_0_[1][2] ));
  FDPE #(
    .INIT(1'b1)) 
    \sync_hsr_qr_reg[0] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(pre_hsr_qr),
        .PRE(u_reset_n_17),
        .Q(\sync_hsr_qr_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1)) 
    \sync_hsr_qr_reg[1] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(\sync_hsr_qr_reg_n_0_[0] ),
        .PRE(u_reset_n_17),
        .Q(conf_hsr_qr));
  FDCE \sync_mac_addr_reg[0][0] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(pre_mac_addr[0]),
        .Q(\sync_mac_addr_reg_n_0_[0][0] ));
  FDCE \sync_mac_addr_reg[0][10] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(pre_mac_addr[10]),
        .Q(\sync_mac_addr_reg_n_0_[0][10] ));
  FDPE \sync_mac_addr_reg[0][11] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(pre_mac_addr[11]),
        .PRE(u_reset_n_1),
        .Q(\sync_mac_addr_reg_n_0_[0][11] ));
  FDPE \sync_mac_addr_reg[0][12] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(pre_mac_addr[12]),
        .PRE(u_reset_n_1),
        .Q(\sync_mac_addr_reg_n_0_[0][12] ));
  FDPE \sync_mac_addr_reg[0][13] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(pre_mac_addr[13]),
        .PRE(u_reset_n_1),
        .Q(\sync_mac_addr_reg_n_0_[0][13] ));
  FDPE \sync_mac_addr_reg[0][14] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(pre_mac_addr[14]),
        .PRE(u_reset_n_1),
        .Q(\sync_mac_addr_reg_n_0_[0][14] ));
  FDCE \sync_mac_addr_reg[0][15] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(pre_mac_addr[15]),
        .Q(\sync_mac_addr_reg_n_0_[0][15] ));
  FDCE \sync_mac_addr_reg[0][16] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(pre_mac_addr[16]),
        .Q(\sync_mac_addr_reg_n_0_[0][16] ));
  FDPE \sync_mac_addr_reg[0][17] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(pre_mac_addr[17]),
        .PRE(u_reset_n_1),
        .Q(\sync_mac_addr_reg_n_0_[0][17] ));
  FDPE \sync_mac_addr_reg[0][18] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(pre_mac_addr[18]),
        .PRE(u_reset_n_1),
        .Q(\sync_mac_addr_reg_n_0_[0][18] ));
  FDCE \sync_mac_addr_reg[0][19] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(pre_mac_addr[19]),
        .Q(\sync_mac_addr_reg_n_0_[0][19] ));
  FDCE \sync_mac_addr_reg[0][1] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(pre_mac_addr[1]),
        .Q(\sync_mac_addr_reg_n_0_[0][1] ));
  FDPE \sync_mac_addr_reg[0][20] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(pre_mac_addr[20]),
        .PRE(u_reset_n_1),
        .Q(\sync_mac_addr_reg_n_0_[0][20] ));
  FDCE \sync_mac_addr_reg[0][21] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(pre_mac_addr[21]),
        .Q(\sync_mac_addr_reg_n_0_[0][21] ));
  FDPE \sync_mac_addr_reg[0][22] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(pre_mac_addr[22]),
        .PRE(u_reset_n_1),
        .Q(\sync_mac_addr_reg_n_0_[0][22] ));
  FDCE \sync_mac_addr_reg[0][23] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(pre_mac_addr[23]),
        .Q(\sync_mac_addr_reg_n_0_[0][23] ));
  FDCE \sync_mac_addr_reg[0][24] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(pre_mac_addr[24]),
        .Q(\sync_mac_addr_reg_n_0_[0][24] ));
  FDCE \sync_mac_addr_reg[0][25] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(pre_mac_addr[25]),
        .Q(\sync_mac_addr_reg_n_0_[0][25] ));
  FDPE \sync_mac_addr_reg[0][26] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(pre_mac_addr[26]),
        .PRE(u_reset_n_1),
        .Q(\sync_mac_addr_reg_n_0_[0][26] ));
  FDCE \sync_mac_addr_reg[0][27] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(pre_mac_addr[27]),
        .Q(\sync_mac_addr_reg_n_0_[0][27] ));
  FDPE \sync_mac_addr_reg[0][28] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(pre_mac_addr[28]),
        .PRE(u_reset_n_1),
        .Q(\sync_mac_addr_reg_n_0_[0][28] ));
  FDPE \sync_mac_addr_reg[0][29] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(pre_mac_addr[29]),
        .PRE(u_reset_n_1),
        .Q(\sync_mac_addr_reg_n_0_[0][29] ));
  FDCE \sync_mac_addr_reg[0][2] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(pre_mac_addr[2]),
        .Q(\sync_mac_addr_reg_n_0_[0][2] ));
  FDCE \sync_mac_addr_reg[0][30] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(pre_mac_addr[30]),
        .Q(\sync_mac_addr_reg_n_0_[0][30] ));
  FDCE \sync_mac_addr_reg[0][31] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(pre_mac_addr[31]),
        .Q(\sync_mac_addr_reg_n_0_[0][31] ));
  FDCE \sync_mac_addr_reg[0][32] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(pre_mac_addr[32]),
        .Q(\sync_mac_addr_reg_n_0_[0][32] ));
  FDPE \sync_mac_addr_reg[0][33] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(pre_mac_addr[33]),
        .PRE(u_reset_n_1),
        .Q(\sync_mac_addr_reg_n_0_[0][33] ));
  FDCE \sync_mac_addr_reg[0][34] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(pre_mac_addr[34]),
        .Q(\sync_mac_addr_reg_n_0_[0][34] ));
  FDCE \sync_mac_addr_reg[0][35] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(pre_mac_addr[35]),
        .Q(\sync_mac_addr_reg_n_0_[0][35] ));
  FDPE \sync_mac_addr_reg[0][36] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(pre_mac_addr[36]),
        .PRE(u_reset_n_1),
        .Q(\sync_mac_addr_reg_n_0_[0][36] ));
  FDCE \sync_mac_addr_reg[0][37] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(pre_mac_addr[37]),
        .Q(\sync_mac_addr_reg_n_0_[0][37] ));
  FDCE \sync_mac_addr_reg[0][38] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(pre_mac_addr[38]),
        .Q(\sync_mac_addr_reg_n_0_[0][38] ));
  FDCE \sync_mac_addr_reg[0][39] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(pre_mac_addr[39]),
        .Q(\sync_mac_addr_reg_n_0_[0][39] ));
  FDCE \sync_mac_addr_reg[0][3] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(pre_mac_addr[3]),
        .Q(\sync_mac_addr_reg_n_0_[0][3] ));
  FDCE \sync_mac_addr_reg[0][40] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(pre_mac_addr[40]),
        .Q(\sync_mac_addr_reg_n_0_[0][40] ));
  FDPE \sync_mac_addr_reg[0][41] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(pre_mac_addr[41]),
        .PRE(u_reset_n_1),
        .Q(\sync_mac_addr_reg_n_0_[0][41] ));
  FDCE \sync_mac_addr_reg[0][42] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(pre_mac_addr[42]),
        .Q(\sync_mac_addr_reg_n_0_[0][42] ));
  FDCE \sync_mac_addr_reg[0][43] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(pre_mac_addr[43]),
        .Q(\sync_mac_addr_reg_n_0_[0][43] ));
  FDCE \sync_mac_addr_reg[0][44] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(pre_mac_addr[44]),
        .Q(\sync_mac_addr_reg_n_0_[0][44] ));
  FDCE \sync_mac_addr_reg[0][45] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(pre_mac_addr[45]),
        .Q(\sync_mac_addr_reg_n_0_[0][45] ));
  FDCE \sync_mac_addr_reg[0][46] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(pre_mac_addr[46]),
        .Q(\sync_mac_addr_reg_n_0_[0][46] ));
  FDCE \sync_mac_addr_reg[0][47] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(pre_mac_addr[47]),
        .Q(\sync_mac_addr_reg_n_0_[0][47] ));
  FDCE \sync_mac_addr_reg[0][4] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(pre_mac_addr[4]),
        .Q(\sync_mac_addr_reg_n_0_[0][4] ));
  FDCE \sync_mac_addr_reg[0][5] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(pre_mac_addr[5]),
        .Q(\sync_mac_addr_reg_n_0_[0][5] ));
  FDCE \sync_mac_addr_reg[0][6] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(pre_mac_addr[6]),
        .Q(\sync_mac_addr_reg_n_0_[0][6] ));
  FDCE \sync_mac_addr_reg[0][7] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(pre_mac_addr[7]),
        .Q(\sync_mac_addr_reg_n_0_[0][7] ));
  FDCE \sync_mac_addr_reg[0][8] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(pre_mac_addr[8]),
        .Q(\sync_mac_addr_reg_n_0_[0][8] ));
  FDCE \sync_mac_addr_reg[0][9] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(pre_mac_addr[9]),
        .Q(\sync_mac_addr_reg_n_0_[0][9] ));
  FDCE \sync_mac_addr_reg[1][0] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(\sync_mac_addr_reg_n_0_[0][0] ),
        .Q(\sync_mac_addr_reg_n_0_[1][0] ));
  FDCE \sync_mac_addr_reg[1][10] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(\sync_mac_addr_reg_n_0_[0][10] ),
        .Q(\sync_mac_addr_reg_n_0_[1][10] ));
  FDPE \sync_mac_addr_reg[1][11] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(\sync_mac_addr_reg_n_0_[0][11] ),
        .PRE(u_reset_n_1),
        .Q(\sync_mac_addr_reg_n_0_[1][11] ));
  FDPE \sync_mac_addr_reg[1][12] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(\sync_mac_addr_reg_n_0_[0][12] ),
        .PRE(u_reset_n_1),
        .Q(\sync_mac_addr_reg_n_0_[1][12] ));
  FDPE \sync_mac_addr_reg[1][13] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(\sync_mac_addr_reg_n_0_[0][13] ),
        .PRE(u_reset_n_1),
        .Q(\sync_mac_addr_reg_n_0_[1][13] ));
  FDPE \sync_mac_addr_reg[1][14] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(\sync_mac_addr_reg_n_0_[0][14] ),
        .PRE(u_reset_n_1),
        .Q(\sync_mac_addr_reg_n_0_[1][14] ));
  FDCE \sync_mac_addr_reg[1][15] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(\sync_mac_addr_reg_n_0_[0][15] ),
        .Q(\sync_mac_addr_reg_n_0_[1][15] ));
  FDCE \sync_mac_addr_reg[1][16] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(\sync_mac_addr_reg_n_0_[0][16] ),
        .Q(\sync_mac_addr_reg_n_0_[1][16] ));
  FDPE \sync_mac_addr_reg[1][17] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(\sync_mac_addr_reg_n_0_[0][17] ),
        .PRE(u_reset_n_1),
        .Q(\sync_mac_addr_reg_n_0_[1][17] ));
  FDPE \sync_mac_addr_reg[1][18] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(\sync_mac_addr_reg_n_0_[0][18] ),
        .PRE(u_reset_n_1),
        .Q(\sync_mac_addr_reg_n_0_[1][18] ));
  FDCE \sync_mac_addr_reg[1][19] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(\sync_mac_addr_reg_n_0_[0][19] ),
        .Q(\sync_mac_addr_reg_n_0_[1][19] ));
  FDCE \sync_mac_addr_reg[1][1] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(\sync_mac_addr_reg_n_0_[0][1] ),
        .Q(\sync_mac_addr_reg_n_0_[1][1] ));
  FDPE \sync_mac_addr_reg[1][20] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(\sync_mac_addr_reg_n_0_[0][20] ),
        .PRE(u_reset_n_1),
        .Q(\sync_mac_addr_reg_n_0_[1][20] ));
  FDCE \sync_mac_addr_reg[1][21] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(\sync_mac_addr_reg_n_0_[0][21] ),
        .Q(\sync_mac_addr_reg_n_0_[1][21] ));
  FDPE \sync_mac_addr_reg[1][22] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(\sync_mac_addr_reg_n_0_[0][22] ),
        .PRE(u_reset_n_1),
        .Q(\sync_mac_addr_reg_n_0_[1][22] ));
  FDCE \sync_mac_addr_reg[1][23] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(\sync_mac_addr_reg_n_0_[0][23] ),
        .Q(\sync_mac_addr_reg_n_0_[1][23] ));
  FDCE \sync_mac_addr_reg[1][24] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(\sync_mac_addr_reg_n_0_[0][24] ),
        .Q(\sync_mac_addr_reg_n_0_[1][24] ));
  FDCE \sync_mac_addr_reg[1][25] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(\sync_mac_addr_reg_n_0_[0][25] ),
        .Q(\sync_mac_addr_reg_n_0_[1][25] ));
  FDPE \sync_mac_addr_reg[1][26] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(\sync_mac_addr_reg_n_0_[0][26] ),
        .PRE(u_reset_n_1),
        .Q(\sync_mac_addr_reg_n_0_[1][26] ));
  FDCE \sync_mac_addr_reg[1][27] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(\sync_mac_addr_reg_n_0_[0][27] ),
        .Q(\sync_mac_addr_reg_n_0_[1][27] ));
  FDPE \sync_mac_addr_reg[1][28] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(\sync_mac_addr_reg_n_0_[0][28] ),
        .PRE(u_reset_n_1),
        .Q(\sync_mac_addr_reg_n_0_[1][28] ));
  FDPE \sync_mac_addr_reg[1][29] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(\sync_mac_addr_reg_n_0_[0][29] ),
        .PRE(u_reset_n_1),
        .Q(\sync_mac_addr_reg_n_0_[1][29] ));
  FDCE \sync_mac_addr_reg[1][2] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(\sync_mac_addr_reg_n_0_[0][2] ),
        .Q(\sync_mac_addr_reg_n_0_[1][2] ));
  FDCE \sync_mac_addr_reg[1][30] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(\sync_mac_addr_reg_n_0_[0][30] ),
        .Q(\sync_mac_addr_reg_n_0_[1][30] ));
  FDCE \sync_mac_addr_reg[1][31] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(\sync_mac_addr_reg_n_0_[0][31] ),
        .Q(\sync_mac_addr_reg_n_0_[1][31] ));
  FDCE \sync_mac_addr_reg[1][32] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(\sync_mac_addr_reg_n_0_[0][32] ),
        .Q(\sync_mac_addr_reg_n_0_[1][32] ));
  FDPE \sync_mac_addr_reg[1][33] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(\sync_mac_addr_reg_n_0_[0][33] ),
        .PRE(u_reset_n_1),
        .Q(\sync_mac_addr_reg_n_0_[1][33] ));
  FDCE \sync_mac_addr_reg[1][34] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(\sync_mac_addr_reg_n_0_[0][34] ),
        .Q(\sync_mac_addr_reg_n_0_[1][34] ));
  FDCE \sync_mac_addr_reg[1][35] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(\sync_mac_addr_reg_n_0_[0][35] ),
        .Q(\sync_mac_addr_reg_n_0_[1][35] ));
  FDPE \sync_mac_addr_reg[1][36] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(\sync_mac_addr_reg_n_0_[0][36] ),
        .PRE(u_reset_n_1),
        .Q(\sync_mac_addr_reg_n_0_[1][36] ));
  FDCE \sync_mac_addr_reg[1][37] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(\sync_mac_addr_reg_n_0_[0][37] ),
        .Q(\sync_mac_addr_reg_n_0_[1][37] ));
  FDCE \sync_mac_addr_reg[1][38] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(\sync_mac_addr_reg_n_0_[0][38] ),
        .Q(\sync_mac_addr_reg_n_0_[1][38] ));
  FDCE \sync_mac_addr_reg[1][39] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(\sync_mac_addr_reg_n_0_[0][39] ),
        .Q(\sync_mac_addr_reg_n_0_[1][39] ));
  FDCE \sync_mac_addr_reg[1][3] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(\sync_mac_addr_reg_n_0_[0][3] ),
        .Q(\sync_mac_addr_reg_n_0_[1][3] ));
  FDCE \sync_mac_addr_reg[1][40] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(\sync_mac_addr_reg_n_0_[0][40] ),
        .Q(\sync_mac_addr_reg_n_0_[1][40] ));
  FDPE \sync_mac_addr_reg[1][41] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(\sync_mac_addr_reg_n_0_[0][41] ),
        .PRE(u_reset_n_1),
        .Q(\sync_mac_addr_reg_n_0_[1][41] ));
  FDCE \sync_mac_addr_reg[1][42] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(\sync_mac_addr_reg_n_0_[0][42] ),
        .Q(\sync_mac_addr_reg_n_0_[1][42] ));
  FDCE \sync_mac_addr_reg[1][43] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(\sync_mac_addr_reg_n_0_[0][43] ),
        .Q(\sync_mac_addr_reg_n_0_[1][43] ));
  FDCE \sync_mac_addr_reg[1][44] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(\sync_mac_addr_reg_n_0_[0][44] ),
        .Q(\sync_mac_addr_reg_n_0_[1][44] ));
  FDCE \sync_mac_addr_reg[1][45] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(\sync_mac_addr_reg_n_0_[0][45] ),
        .Q(\sync_mac_addr_reg_n_0_[1][45] ));
  FDCE \sync_mac_addr_reg[1][46] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(\sync_mac_addr_reg_n_0_[0][46] ),
        .Q(\sync_mac_addr_reg_n_0_[1][46] ));
  FDCE \sync_mac_addr_reg[1][47] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(\sync_mac_addr_reg_n_0_[0][47] ),
        .Q(\sync_mac_addr_reg_n_0_[1][47] ));
  FDCE \sync_mac_addr_reg[1][4] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(\sync_mac_addr_reg_n_0_[0][4] ),
        .Q(\sync_mac_addr_reg_n_0_[1][4] ));
  FDCE \sync_mac_addr_reg[1][5] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(\sync_mac_addr_reg_n_0_[0][5] ),
        .Q(\sync_mac_addr_reg_n_0_[1][5] ));
  FDCE \sync_mac_addr_reg[1][6] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(\sync_mac_addr_reg_n_0_[0][6] ),
        .Q(\sync_mac_addr_reg_n_0_[1][6] ));
  FDCE \sync_mac_addr_reg[1][7] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(\sync_mac_addr_reg_n_0_[0][7] ),
        .Q(\sync_mac_addr_reg_n_0_[1][7] ));
  FDCE \sync_mac_addr_reg[1][8] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(\sync_mac_addr_reg_n_0_[0][8] ),
        .Q(\sync_mac_addr_reg_n_0_[1][8] ));
  FDCE \sync_mac_addr_reg[1][9] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_1),
        .D(\sync_mac_addr_reg_n_0_[0][9] ),
        .Q(\sync_mac_addr_reg_n_0_[1][9] ));
  FDCE #(
    .INIT(1'b0)) 
    \sync_promiscuous_reg[0] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_17),
        .D(pre_promiscuous),
        .Q(\sync_promiscuous_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \sync_promiscuous_reg[1] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_17),
        .D(\sync_promiscuous_reg_n_0_[0] ),
        .Q(conf_promiscuous));
  FDCE #(
    .INIT(1'b0)) 
    \sync_snoop_reg[0] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_9),
        .D(pre_snoop),
        .Q(\sync_snoop_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \sync_snoop_reg[1] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(u_reset_n_9),
        .D(\sync_snoop_reg_n_0_[0] ),
        .Q(conf_snoop));
  gig_eth_hsr_csr u_csr
       (.\CNTA_BOTH_reg[15]_0 (u_net_A_n_12),
        .\CNTA_CRC_ERR_reg[15]_0 (u_net_A_n_8),
        .\CNTA_DROP_FULL_reg[15]_0 (u_net_A_n_9),
        .\CNTA_DROP_NON_HSR_reg[15]_0 (u_net_A_n_14),
        .\CNTA_DROP_NON_QR_reg[15]_0 (u_net_A_n_11),
        .\CNTA_DROP_SRC_reg[15]_0 (u_net_A_n_13),
        .\CNTA_DROP_UNKNOWN_reg[15]_0 (u_net_A_n_10),
        .\CNTA_FORWARD_reg[15]_0 (u_net_A_n_5),
        .\CNTA_RCV_PKT_reg[15]_0 (u_net_A_n_7),
        .\CNTA_UPSTREAM_reg[15]_0 (u_net_A_n_6),
        .\CNTB_BOTH_reg[15]_0 (u_net_B_n_7),
        .\CNTB_CRC_ERR_reg[15]_0 (u_net_B_n_3),
        .\CNTB_DROP_FULL_reg[15]_0 (u_net_B_n_4),
        .\CNTB_DROP_NON_HSR_reg[15]_0 (u_net_B_n_9),
        .\CNTB_DROP_NON_QR_reg[15]_0 (u_net_B_n_6),
        .\CNTB_DROP_SRC_reg[15]_0 (u_net_B_n_8),
        .\CNTB_DROP_UNKNOWN_reg[15]_0 (u_net_B_n_5),
        .\CNTB_FORWARD_reg[15]_0 (u_net_B_n_0),
        .\CNTB_RCV_PKT_reg[15]_0 (u_net_B_n_2),
        .\CNTB_UPSTREAM_reg[15]_0 (u_net_B_n_1),
        .\CNT_CRC_ERR_HOST_reg[15]_0 (u_host_n_0),
        .D(pre_promiscuous),
        .PADDR(PADDR),
        .PCLK(PCLK),
        .PENABLE(PENABLE),
        .PRDATA(PRDATA),
        .PRESETn(PRESETn),
        .PSEL(PSEL),
        .PSEL_0(u_csr_n_7),
        .PSEL_1(u_csr_n_8),
        .PSEL_10(u_csr_n_17),
        .PSEL_2(u_csr_n_9),
        .PSEL_3(u_csr_n_10),
        .PSEL_4(u_csr_n_11),
        .PSEL_5(u_csr_n_12),
        .PSEL_6(u_csr_n_13),
        .PSEL_7(u_csr_n_14),
        .PSEL_8(u_csr_n_15),
        .PSEL_9(u_csr_n_16),
        .PWDATA(PWDATA),
        .PWRITE(PWRITE),
        .board_id(board_id),
        .csr_RESET_A_DRIVE(csr_RESET_A_DRIVE),
        .csr_RESET_B_DRIVE(csr_RESET_B_DRIVE),
        .csr_RESET_U_DRIVE(csr_RESET_U_DRIVE),
        .csr_drop_non_hsr_reg_0(pre_drop_non_hsr),
        .\csr_hsr_net_id_reg[2]_0 (pre_hsr_net_id),
        .csr_hsr_qr_reg_0(pre_hsr_qr),
        .\csr_mac_addr_reg[47]_0 (pre_mac_addr),
        .csr_snoop_reg_0(pre_snoop),
        .drive_readyB(drive_readyB),
        .drive_readyU(drive_readyU),
        .drive_resetA_n(drive_resetA_n),
        .drive_resetB_n(drive_resetB_n),
        .drive_resetU_n(drive_resetU_n),
        .hsr_ready(hsr_ready),
        .phy_readyA(phy_readyA),
        .rst_readyB(rst_readyB),
        .rst_readyU(rst_readyU),
        .rst_resetA_n(rst_resetA_n),
        .rst_resetB_n(rst_resetB_n),
        .rst_resetU_n(rst_resetU_n));
  gig_eth_hsr_host u_host
       (.\CNT_CRC_ERR_HOST_reg[15] (u_csr_n_8),
        .Q(conf_snoop),
        .UNCONN_IN(u_reset_n_9),
        .\crc_err_sync_reg[2] (u_host_n_0),
        .din({rxA_ctl,rxA_dat}),
        .dout({txA_ctl,\HSR_FIFO_512.u_fifo_n2h_A_n_4 ,\HSR_FIFO_512.u_fifo_n2h_A_n_5 ,\HSR_FIFO_512.u_fifo_n2h_A_n_6 ,\HSR_FIFO_512.u_fifo_n2h_A_n_7 ,\HSR_FIFO_512.u_fifo_n2h_A_n_8 ,\HSR_FIFO_512.u_fifo_n2h_A_n_9 ,\HSR_FIFO_512.u_fifo_n2h_A_n_10 ,\HSR_FIFO_512.u_fifo_n2h_A_n_11 ,\HSR_FIFO_512.u_fifo_n2h_A_n_12 ,\HSR_FIFO_512.u_fifo_n2h_A_n_13 ,\HSR_FIFO_512.u_fifo_n2h_A_n_14 ,\HSR_FIFO_512.u_fifo_n2h_A_n_15 ,\HSR_FIFO_512.u_fifo_n2h_A_n_16 ,\HSR_FIFO_512.u_fifo_n2h_A_n_17 ,\HSR_FIFO_512.u_fifo_n2h_A_n_18 ,\HSR_FIFO_512.u_fifo_n2h_A_n_19 ,\HSR_FIFO_512.u_fifo_n2h_A_n_20 ,\HSR_FIFO_512.u_fifo_n2h_A_n_21 ,\HSR_FIFO_512.u_fifo_n2h_A_n_22 ,\HSR_FIFO_512.u_fifo_n2h_A_n_23 ,\HSR_FIFO_512.u_fifo_n2h_A_n_24 ,\HSR_FIFO_512.u_fifo_n2h_A_n_25 ,\HSR_FIFO_512.u_fifo_n2h_A_n_26 ,\HSR_FIFO_512.u_fifo_n2h_A_n_27 ,\HSR_FIFO_512.u_fifo_n2h_A_n_28 ,\HSR_FIFO_512.u_fifo_n2h_A_n_29 ,\HSR_FIFO_512.u_fifo_n2h_A_n_30 ,\HSR_FIFO_512.u_fifo_n2h_A_n_31 ,\HSR_FIFO_512.u_fifo_n2h_A_n_32 ,\HSR_FIFO_512.u_fifo_n2h_A_n_33 ,\HSR_FIFO_512.u_fifo_n2h_A_n_34 ,\HSR_FIFO_512.u_fifo_n2h_A_n_35 }),
        .full(\HSR_FIFO_512.h2n_A_full_rdy ),
        .gmiiU_col(gmiiU_col),
        .gmiiU_crs(gmiiU_crs),
        .gmiiU_gtxc(gmiiU_gtxc),
        .gmiiU_rxc(gmiiU_rxc),
        .gmiiU_rxd(gmiiU_rxd),
        .gmiiU_rxdv(gmiiU_rxdv),
        .gmiiU_rxer(gmiiU_rxer),
        .gmiiU_txd(gmiiU_txd),
        .gmiiU_txen(gmiiU_txen),
        .gmiiU_txer(gmiiU_txer),
        .\gmii_txd_reg[7] ({txB_ctl,\HSR_FIFO_512.u_fifo_n2h_B_n_4 ,\HSR_FIFO_512.u_fifo_n2h_B_n_5 ,\HSR_FIFO_512.u_fifo_n2h_B_n_6 ,\HSR_FIFO_512.u_fifo_n2h_B_n_7 ,\HSR_FIFO_512.u_fifo_n2h_B_n_8 ,\HSR_FIFO_512.u_fifo_n2h_B_n_9 ,\HSR_FIFO_512.u_fifo_n2h_B_n_10 ,\HSR_FIFO_512.u_fifo_n2h_B_n_11 ,\HSR_FIFO_512.u_fifo_n2h_B_n_12 ,\HSR_FIFO_512.u_fifo_n2h_B_n_13 ,\HSR_FIFO_512.u_fifo_n2h_B_n_14 ,\HSR_FIFO_512.u_fifo_n2h_B_n_15 ,\HSR_FIFO_512.u_fifo_n2h_B_n_16 ,\HSR_FIFO_512.u_fifo_n2h_B_n_17 ,\HSR_FIFO_512.u_fifo_n2h_B_n_18 ,\HSR_FIFO_512.u_fifo_n2h_B_n_19 ,\HSR_FIFO_512.u_fifo_n2h_B_n_20 ,\HSR_FIFO_512.u_fifo_n2h_B_n_21 ,\HSR_FIFO_512.u_fifo_n2h_B_n_22 ,\HSR_FIFO_512.u_fifo_n2h_B_n_23 ,\HSR_FIFO_512.u_fifo_n2h_B_n_24 ,\HSR_FIFO_512.u_fifo_n2h_B_n_25 ,\HSR_FIFO_512.u_fifo_n2h_B_n_26 ,\HSR_FIFO_512.u_fifo_n2h_B_n_27 ,\HSR_FIFO_512.u_fifo_n2h_B_n_28 ,\HSR_FIFO_512.u_fifo_n2h_B_n_29 ,\HSR_FIFO_512.u_fifo_n2h_B_n_30 ,\HSR_FIFO_512.u_fifo_n2h_B_n_31 ,\HSR_FIFO_512.u_fifo_n2h_B_n_32 ,\HSR_FIFO_512.u_fifo_n2h_B_n_33 ,\HSR_FIFO_512.u_fifo_n2h_B_n_34 ,\HSR_FIFO_512.u_fifo_n2h_B_n_35 }),
        .gmii_txen_reg(u_reset_n_1),
        .gtx_clk(gtx_clk),
        .host_probe_rxdv(host_probe_rxdv),
        .host_probe_txen(host_probe_txen),
        .mac_src({host_mac_src[47:41],host_mac_src[39:0]}),
        .mac_src_hit_vld(host_mac_src_hit_vld),
        .mac_src_vld(host_mac_src_vld),
        .net_mac_src_hit(netB_mac_src_hit),
        .\rxA_dat_reg[23] ({\sync_hsr_net_id_reg_n_0_[1][2] ,\sync_hsr_net_id_reg_n_0_[1][1] ,\sync_hsr_net_id_reg_n_0_[1][0] }),
        .rxA_full(h2n_A_full),
        .rxA_vld(rxA_vld),
        .\rxB_ctl_reg[3] ({rxB_ctl,rxB_dat}),
        .rxB_full(h2n_B_full),
        .rxB_vld(rxB_vld),
        .rx_clk(netH_clk),
        .rx_reset(u_reset_n_11),
        .txA_empty(n2h_A_empty),
        .txA_rdy(txA_rdy),
        .txA_vld(txA_vld),
        .txB_empty(n2h_B_empty),
        .txB_rdy(txB_rdy),
        .txB_vld(txB_vld),
        .u_rx_i_2_0(\HSR_FIFO_512.h2n_B_full_rdy ));
  gig_eth_hsr_net u_net_A
       (.AR(u_reset_n_0),
        .\BLK_REDBOX.net_mac_dst_vld_reg (u_net_A_n_0),
        .\BLK_REDBOX.net_mac_src_vld_reg (netA_mac_src_vld),
        .\CNTA_BOTH_reg[15] (u_csr_n_15),
        .\CNTA_CRC_ERR_reg[15] (u_csr_n_11),
        .\CNTA_DROP_FULL_reg[15] (u_csr_n_12),
        .\CNTA_DROP_NON_HSR_reg[15] (u_csr_n_17),
        .\CNTA_DROP_NON_QR_reg[15] (u_csr_n_14),
        .\CNTA_DROP_SRC_reg[15] (u_csr_n_16),
        .\CNTA_DROP_UNKNOWN_reg[15] (u_csr_n_13),
        .\CNTA_FORWARD_reg[15] (u_csr_n_7),
        .\CNTA_RCV_PKT_reg[15] (u_csr_n_10),
        .\CNTA_UPSTREAM_reg[15] (u_csr_n_9),
        .D({u_net_A_n_15,u_net_A_n_16,u_net_A_n_17,u_net_A_n_18,u_net_A_n_19,u_net_A_n_20,u_net_A_n_21,u_net_A_n_22,u_net_A_n_23,u_net_A_n_24,u_net_A_n_25,u_net_A_n_26,u_net_A_n_27,u_net_A_n_28,u_net_A_n_29,u_net_A_n_30}),
        .Q(p_0_in),
        .UNCONN_IN({\sync_mac_addr_reg_n_0_[1][47] ,\sync_mac_addr_reg_n_0_[1][46] ,\sync_mac_addr_reg_n_0_[1][45] ,\sync_mac_addr_reg_n_0_[1][44] ,\sync_mac_addr_reg_n_0_[1][43] ,\sync_mac_addr_reg_n_0_[1][42] ,\sync_mac_addr_reg_n_0_[1][41] ,\sync_mac_addr_reg_n_0_[1][40] ,\sync_mac_addr_reg_n_0_[1][39] ,\sync_mac_addr_reg_n_0_[1][38] ,\sync_mac_addr_reg_n_0_[1][37] ,\sync_mac_addr_reg_n_0_[1][36] ,\sync_mac_addr_reg_n_0_[1][35] ,\sync_mac_addr_reg_n_0_[1][34] ,\sync_mac_addr_reg_n_0_[1][33] ,\sync_mac_addr_reg_n_0_[1][32] ,\sync_mac_addr_reg_n_0_[1][31] ,\sync_mac_addr_reg_n_0_[1][30] ,\sync_mac_addr_reg_n_0_[1][29] ,\sync_mac_addr_reg_n_0_[1][28] ,\sync_mac_addr_reg_n_0_[1][27] ,\sync_mac_addr_reg_n_0_[1][26] ,\sync_mac_addr_reg_n_0_[1][25] ,\sync_mac_addr_reg_n_0_[1][24] ,\sync_mac_addr_reg_n_0_[1][23] ,\sync_mac_addr_reg_n_0_[1][22] ,\sync_mac_addr_reg_n_0_[1][21] ,\sync_mac_addr_reg_n_0_[1][20] ,\sync_mac_addr_reg_n_0_[1][19] ,\sync_mac_addr_reg_n_0_[1][18] ,\sync_mac_addr_reg_n_0_[1][17] ,\sync_mac_addr_reg_n_0_[1][16] ,\sync_mac_addr_reg_n_0_[1][15] ,\sync_mac_addr_reg_n_0_[1][14] ,\sync_mac_addr_reg_n_0_[1][13] ,\sync_mac_addr_reg_n_0_[1][12] ,\sync_mac_addr_reg_n_0_[1][11] ,\sync_mac_addr_reg_n_0_[1][10] ,\sync_mac_addr_reg_n_0_[1][9] ,\sync_mac_addr_reg_n_0_[1][8] ,\sync_mac_addr_reg_n_0_[1][7] ,\sync_mac_addr_reg_n_0_[1][6] ,\sync_mac_addr_reg_n_0_[1][5] ,\sync_mac_addr_reg_n_0_[1][4] ,\sync_mac_addr_reg_n_0_[1][3] ,\sync_mac_addr_reg_n_0_[1][2] ,\sync_mac_addr_reg_n_0_[1][1] ,\sync_mac_addr_reg_n_0_[1][0] }),
        .UNCONN_IN_0(u_reset_n_9),
        .\crc_err_sync_reg[2] (u_net_A_n_8),
        .curX_net_hsr_prior(curA_net_hsr_prior),
        .curX_net_hsr_prior_reg(curB_net_hsr_prior),
        .curX_net_hsr_seq(curA_net_hsr_seq),
        .\curX_net_hsr_seq_reg[0] (u_reset_n_17),
        .curX_net_hsr_seq_vld(curA_net_hsr_seq_vld),
        .curX_net_hsr_src(curA_net_hsr_src),
        .curX_net_hsr_src_vld(curA_net_hsr_src_vld),
        .din({rxUA_ctl,rxUA_dat}),
        .dout({txFA_ctl,\HSR_FIFO_512.u_fifo_n2n_B_n_4 ,\HSR_FIFO_512.u_fifo_n2n_B_n_5 ,\HSR_FIFO_512.u_fifo_n2n_B_n_6 ,\HSR_FIFO_512.u_fifo_n2n_B_n_7 ,\HSR_FIFO_512.u_fifo_n2n_B_n_8 ,\HSR_FIFO_512.u_fifo_n2n_B_n_9 ,\HSR_FIFO_512.u_fifo_n2n_B_n_10 ,\HSR_FIFO_512.u_fifo_n2n_B_n_11 ,\HSR_FIFO_512.u_fifo_n2n_B_n_12 ,\HSR_FIFO_512.u_fifo_n2n_B_n_13 ,\HSR_FIFO_512.u_fifo_n2n_B_n_14 ,\HSR_FIFO_512.u_fifo_n2n_B_n_15 ,\HSR_FIFO_512.u_fifo_n2n_B_n_16 ,\HSR_FIFO_512.u_fifo_n2n_B_n_17 ,\HSR_FIFO_512.u_fifo_n2n_B_n_18 ,\HSR_FIFO_512.u_fifo_n2n_B_n_19 ,\HSR_FIFO_512.u_fifo_n2n_B_n_20 ,\HSR_FIFO_512.u_fifo_n2n_B_n_21 ,\HSR_FIFO_512.u_fifo_n2n_B_n_22 ,\HSR_FIFO_512.u_fifo_n2n_B_n_23 ,\HSR_FIFO_512.u_fifo_n2n_B_n_24 ,\HSR_FIFO_512.u_fifo_n2n_B_n_25 ,\HSR_FIFO_512.u_fifo_n2n_B_n_26 ,\HSR_FIFO_512.u_fifo_n2n_B_n_27 ,\HSR_FIFO_512.u_fifo_n2n_B_n_28 ,\HSR_FIFO_512.u_fifo_n2n_B_n_29 ,\HSR_FIFO_512.u_fifo_n2n_B_n_30 ,\HSR_FIFO_512.u_fifo_n2n_B_n_31 ,\HSR_FIFO_512.u_fifo_n2n_B_n_32 ,\HSR_FIFO_512.u_fifo_n2n_B_n_33 ,\HSR_FIFO_512.u_fifo_n2n_B_n_34 ,\HSR_FIFO_512.u_fifo_n2n_B_n_35 }),
        .full(\HSR_FIFO_512.n2h_A_full_rdy ),
        .gmiiA_col(gmiiA_col),
        .gmiiA_crs(gmiiA_crs),
        .gmiiA_gtxc(gmiiA_gtxc),
        .gmiiA_rxc(gmiiA_rxc),
        .gmiiA_rxd(gmiiA_rxd),
        .gmiiA_rxdv(gmiiA_rxdv),
        .gmiiA_rxer(gmiiA_rxer),
        .gmiiA_txd(gmiiA_txd),
        .gmiiA_txen(gmiiA_txen),
        .gmiiA_txer(gmiiA_txer),
        .gmii_txen_i_3({txUA_ctl,\HSR_FIFO_512.u_fifo_h2n_A_n_4 ,\HSR_FIFO_512.u_fifo_h2n_A_n_5 ,\HSR_FIFO_512.u_fifo_h2n_A_n_6 ,\HSR_FIFO_512.u_fifo_h2n_A_n_7 ,\HSR_FIFO_512.u_fifo_h2n_A_n_8 ,\HSR_FIFO_512.u_fifo_h2n_A_n_9 ,\HSR_FIFO_512.u_fifo_h2n_A_n_10 ,\HSR_FIFO_512.u_fifo_h2n_A_n_11 ,\HSR_FIFO_512.u_fifo_h2n_A_n_12 ,\HSR_FIFO_512.u_fifo_h2n_A_n_13 ,\HSR_FIFO_512.u_fifo_h2n_A_n_14 ,\HSR_FIFO_512.u_fifo_h2n_A_n_15 ,\HSR_FIFO_512.u_fifo_h2n_A_n_16 ,\HSR_FIFO_512.u_fifo_h2n_A_n_17 ,\HSR_FIFO_512.u_fifo_h2n_A_n_18 ,\HSR_FIFO_512.u_fifo_h2n_A_n_19 ,\HSR_FIFO_512.u_fifo_h2n_A_n_20 ,\HSR_FIFO_512.u_fifo_h2n_A_n_21 ,\HSR_FIFO_512.u_fifo_h2n_A_n_22 ,\HSR_FIFO_512.u_fifo_h2n_A_n_23 ,\HSR_FIFO_512.u_fifo_h2n_A_n_24 ,\HSR_FIFO_512.u_fifo_h2n_A_n_25 ,\HSR_FIFO_512.u_fifo_h2n_A_n_26 ,\HSR_FIFO_512.u_fifo_h2n_A_n_27 ,\HSR_FIFO_512.u_fifo_h2n_A_n_28 ,\HSR_FIFO_512.u_fifo_h2n_A_n_29 ,\HSR_FIFO_512.u_fifo_h2n_A_n_30 ,\HSR_FIFO_512.u_fifo_h2n_A_n_31 ,\HSR_FIFO_512.u_fifo_h2n_A_n_32 ,\HSR_FIFO_512.u_fifo_h2n_A_n_33 ,\HSR_FIFO_512.u_fifo_h2n_A_n_34 ,\HSR_FIFO_512.u_fifo_h2n_A_n_35 }),
        .\grt_reg[1] (txUA_rdy),
        .gtx_clk(gtx_clk),
        .hit_qr_cur_inferred_i_1(curB_net_hsr_src),
        .hit_qr_cur_inferred_i_26(curB_net_hsr_src_vld),
        .hit_qr_cur_inferred_i_26_0(curB_net_hsr_seq_vld),
        .hit_qr_cur_inferred_i_5(curB_net_hsr_seq),
        .netA_hsr_seq_hit_vld_reg(\u_qr_seq/grt ),
        .netA_hsr_seq_push_done(netA_hsr_seq_push_done),
        .netA_hsr_src_push_done(netA_hsr_src_push_done),
        .netA_probe_rxdv(netA_probe_rxdv),
        .netA_probe_txen(netA_probe_txen),
        .net_both_reg(u_net_A_n_12),
        .net_drop_full_reg(u_net_A_n_9),
        .net_drop_non_hsr_reg(u_net_A_n_14),
        .net_drop_qr_reg(u_net_A_n_11),
        .net_drop_src_reg(u_net_A_n_13),
        .net_drop_unknown_reg(u_net_A_n_10),
        .net_forward_reg(u_net_A_n_5),
        .net_hsr_seq(netA_hsr_seq),
        .net_hsr_seq_hit(netB_hsr_seq_hit),
        .net_hsr_seq_hit_vld(netA_hsr_seq_hit_vld),
        .net_hsr_seq_push(netB_hsr_seq_push),
        .net_hsr_seq_push_vld(netA_hsr_seq_push_vld),
        .net_hsr_seq_sel(netA_hsr_seq_sel),
        .net_hsr_seq_vld(netA_hsr_seq_vld),
        .net_hsr_seq_vld_reg(u_net_A_n_3),
        .net_hsr_src({netA_hsr_src[47:41],netA_hsr_src[39:0]}),
        .net_hsr_src_hit(netB_hsr_src_hit),
        .net_hsr_src_hit_vld(netA_hsr_src_hit_vld),
        .net_hsr_src_push({netB_hsr_src_push[47:41],netB_hsr_src_push[39:0]}),
        .net_hsr_src_push_vld(netA_hsr_src_push_vld),
        .\net_hsr_src_reg[47] ({u_net_A_n_32,u_net_A_n_33,u_net_A_n_34,u_net_A_n_35,u_net_A_n_36,u_net_A_n_37,u_net_A_n_38,u_net_A_n_39,u_net_A_n_40,u_net_A_n_41,u_net_A_n_42,u_net_A_n_43,u_net_A_n_44,u_net_A_n_45,u_net_A_n_46,u_net_A_n_47,u_net_A_n_48,u_net_A_n_49,u_net_A_n_50,u_net_A_n_51,u_net_A_n_52,u_net_A_n_53,u_net_A_n_54,u_net_A_n_55,u_net_A_n_56,u_net_A_n_57,u_net_A_n_58,u_net_A_n_59,u_net_A_n_60,u_net_A_n_61,u_net_A_n_62,u_net_A_n_63,u_net_A_n_64,u_net_A_n_65,u_net_A_n_66,u_net_A_n_67,u_net_A_n_68,u_net_A_n_69,u_net_A_n_70,u_net_A_n_71,u_net_A_n_72,u_net_A_n_73,u_net_A_n_74,u_net_A_n_75,u_net_A_n_76,u_net_A_n_77,u_net_A_n_78}),
        .net_hsr_src_vld(netA_hsr_src_vld),
        .net_mac_dst({netA_mac_dst[47:41],netA_mac_dst[39:0]}),
        .net_mac_dst_vld(netA_mac_dst_vld),
        .net_mac_src({netA_mac_src[47:41],netA_mac_src[39:0]}),
        .net_mac_src_hit(netB_mac_src_hit),
        .net_mac_src_hit_vld(netA_mac_src_hit_vld),
        .net_mac_src_vld(netB_mac_src_vld),
        .net_upward_reg(u_net_A_n_6),
        .\push_dat_reg[0] (netB_hsr_seq_push_vld),
        .\push_dat_reg[0]_0 (netB_hsr_src_push_vld),
        .rd_en(txFA_rdy),
        .reg_drop_non_hsr_reg(conf_drop_non_hsr),
        .\reg_hsr_net_id_reg[2] ({\sync_hsr_net_id_reg_n_0_[1][2] ,\sync_hsr_net_id_reg_n_0_[1][1] ,\sync_hsr_net_id_reg_n_0_[1][0] }),
        .reg_hsr_qr_reg(conf_hsr_qr),
        .reg_promiscuous_reg(conf_promiscuous),
        .reg_snoop_reg(conf_snoop),
        .rxF_full(n2n_A_full),
        .rxF_vld(rxFA_vld),
        .rxU_full(n2h_A_full),
        .rxU_vld(rxUA_vld),
        .rx_clk(netA_clk),
        .\rxdv_sync_reg[2] (u_net_A_n_7),
        .\state_reg[1] (txUA_vld),
        .\state_reg[2] ({rxFA_ctl,rxFA_dat}),
        .u_rx_i_2__0_0(\HSR_FIFO_512.n2n_A_full_rdy ),
        .valid(txFA_vld));
  gig_eth_hsr_net__parameterized0 u_net_B
       (.AR(u_reset_n_0),
        .\CNTB_BOTH_reg[15] (u_csr_n_15),
        .\CNTB_CRC_ERR_reg[15] (u_csr_n_11),
        .\CNTB_DROP_FULL_reg[15] (u_csr_n_12),
        .\CNTB_DROP_NON_HSR_reg[15] (u_csr_n_17),
        .\CNTB_DROP_NON_QR_reg[15] (u_csr_n_14),
        .\CNTB_DROP_SRC_reg[15] (u_csr_n_16),
        .\CNTB_DROP_UNKNOWN_reg[15] (u_csr_n_13),
        .\CNTB_FORWARD_reg[15] (u_csr_n_7),
        .\CNTB_RCV_PKT_reg[15] (u_csr_n_10),
        .\CNTB_UPSTREAM_reg[15] (u_csr_n_9),
        .Q({\sync_mac_addr_reg_n_0_[1][47] ,\sync_mac_addr_reg_n_0_[1][46] ,\sync_mac_addr_reg_n_0_[1][45] ,\sync_mac_addr_reg_n_0_[1][44] ,\sync_mac_addr_reg_n_0_[1][43] ,\sync_mac_addr_reg_n_0_[1][42] ,\sync_mac_addr_reg_n_0_[1][41] ,\sync_mac_addr_reg_n_0_[1][40] ,\sync_mac_addr_reg_n_0_[1][39] ,\sync_mac_addr_reg_n_0_[1][38] ,\sync_mac_addr_reg_n_0_[1][37] ,\sync_mac_addr_reg_n_0_[1][36] ,\sync_mac_addr_reg_n_0_[1][35] ,\sync_mac_addr_reg_n_0_[1][34] ,\sync_mac_addr_reg_n_0_[1][33] ,\sync_mac_addr_reg_n_0_[1][32] ,\sync_mac_addr_reg_n_0_[1][31] ,\sync_mac_addr_reg_n_0_[1][30] ,\sync_mac_addr_reg_n_0_[1][29] ,\sync_mac_addr_reg_n_0_[1][28] ,\sync_mac_addr_reg_n_0_[1][27] ,\sync_mac_addr_reg_n_0_[1][26] ,\sync_mac_addr_reg_n_0_[1][25] ,\sync_mac_addr_reg_n_0_[1][24] ,\sync_mac_addr_reg_n_0_[1][23] ,\sync_mac_addr_reg_n_0_[1][22] ,\sync_mac_addr_reg_n_0_[1][21] ,\sync_mac_addr_reg_n_0_[1][20] ,\sync_mac_addr_reg_n_0_[1][19] ,\sync_mac_addr_reg_n_0_[1][18] ,\sync_mac_addr_reg_n_0_[1][17] ,\sync_mac_addr_reg_n_0_[1][16] ,\sync_mac_addr_reg_n_0_[1][15] ,\sync_mac_addr_reg_n_0_[1][14] ,\sync_mac_addr_reg_n_0_[1][13] ,\sync_mac_addr_reg_n_0_[1][12] ,\sync_mac_addr_reg_n_0_[1][11] ,\sync_mac_addr_reg_n_0_[1][10] ,\sync_mac_addr_reg_n_0_[1][9] ,\sync_mac_addr_reg_n_0_[1][8] ,\sync_mac_addr_reg_n_0_[1][7] ,\sync_mac_addr_reg_n_0_[1][6] ,\sync_mac_addr_reg_n_0_[1][5] ,\sync_mac_addr_reg_n_0_[1][4] ,\sync_mac_addr_reg_n_0_[1][3] ,\sync_mac_addr_reg_n_0_[1][2] ,\sync_mac_addr_reg_n_0_[1][1] ,\sync_mac_addr_reg_n_0_[1][0] }),
        .UNCONN_IN(u_reset_n_9),
        .\crc_err_sync_reg[2] (u_net_B_n_3),
        .curX_net_hsr_prior(curB_net_hsr_prior),
        .curX_net_hsr_seq(curB_net_hsr_seq),
        .curX_net_hsr_seq_vld(curB_net_hsr_seq_vld),
        .curX_net_hsr_src(curB_net_hsr_src),
        .curX_net_hsr_src_vld(curB_net_hsr_src_vld),
        .curY_net_hsr_prior(curA_net_hsr_prior),
        .curY_net_hsr_seq(curA_net_hsr_seq),
        .curY_net_hsr_seq_vld(curA_net_hsr_seq_vld),
        .curY_net_hsr_src(curA_net_hsr_src),
        .curY_net_hsr_src_vld(curA_net_hsr_src_vld),
        .din({rxUB_ctl,rxUB_dat}),
        .dout({txFB_ctl,\HSR_FIFO_512.u_fifo_n2n_A_n_4 ,\HSR_FIFO_512.u_fifo_n2n_A_n_5 ,\HSR_FIFO_512.u_fifo_n2n_A_n_6 ,\HSR_FIFO_512.u_fifo_n2n_A_n_7 ,\HSR_FIFO_512.u_fifo_n2n_A_n_8 ,\HSR_FIFO_512.u_fifo_n2n_A_n_9 ,\HSR_FIFO_512.u_fifo_n2n_A_n_10 ,\HSR_FIFO_512.u_fifo_n2n_A_n_11 ,\HSR_FIFO_512.u_fifo_n2n_A_n_12 ,\HSR_FIFO_512.u_fifo_n2n_A_n_13 ,\HSR_FIFO_512.u_fifo_n2n_A_n_14 ,\HSR_FIFO_512.u_fifo_n2n_A_n_15 ,\HSR_FIFO_512.u_fifo_n2n_A_n_16 ,\HSR_FIFO_512.u_fifo_n2n_A_n_17 ,\HSR_FIFO_512.u_fifo_n2n_A_n_18 ,\HSR_FIFO_512.u_fifo_n2n_A_n_19 ,\HSR_FIFO_512.u_fifo_n2n_A_n_20 ,\HSR_FIFO_512.u_fifo_n2n_A_n_21 ,\HSR_FIFO_512.u_fifo_n2n_A_n_22 ,\HSR_FIFO_512.u_fifo_n2n_A_n_23 ,\HSR_FIFO_512.u_fifo_n2n_A_n_24 ,\HSR_FIFO_512.u_fifo_n2n_A_n_25 ,\HSR_FIFO_512.u_fifo_n2n_A_n_26 ,\HSR_FIFO_512.u_fifo_n2n_A_n_27 ,\HSR_FIFO_512.u_fifo_n2n_A_n_28 ,\HSR_FIFO_512.u_fifo_n2n_A_n_29 ,\HSR_FIFO_512.u_fifo_n2n_A_n_30 ,\HSR_FIFO_512.u_fifo_n2n_A_n_31 ,\HSR_FIFO_512.u_fifo_n2n_A_n_32 ,\HSR_FIFO_512.u_fifo_n2n_A_n_33 ,\HSR_FIFO_512.u_fifo_n2n_A_n_34 ,\HSR_FIFO_512.u_fifo_n2n_A_n_35 }),
        .full(\HSR_FIFO_512.n2h_B_full_rdy ),
        .gmiiB_col(gmiiB_col),
        .gmiiB_crs(gmiiB_crs),
        .gmiiB_gtxc(gmiiB_gtxc),
        .gmiiB_rxc(gmiiB_rxc),
        .gmiiB_rxd(gmiiB_rxd),
        .gmiiB_rxdv(gmiiB_rxdv),
        .gmiiB_rxer(gmiiB_rxer),
        .gmiiB_txd(gmiiB_txd),
        .gmiiB_txen(gmiiB_txen),
        .gmiiB_txer(gmiiB_txer),
        .gmii_txen_i_3__0({txUB_ctl,\HSR_FIFO_512.u_fifo_h2n_B_n_4 ,\HSR_FIFO_512.u_fifo_h2n_B_n_5 ,\HSR_FIFO_512.u_fifo_h2n_B_n_6 ,\HSR_FIFO_512.u_fifo_h2n_B_n_7 ,\HSR_FIFO_512.u_fifo_h2n_B_n_8 ,\HSR_FIFO_512.u_fifo_h2n_B_n_9 ,\HSR_FIFO_512.u_fifo_h2n_B_n_10 ,\HSR_FIFO_512.u_fifo_h2n_B_n_11 ,\HSR_FIFO_512.u_fifo_h2n_B_n_12 ,\HSR_FIFO_512.u_fifo_h2n_B_n_13 ,\HSR_FIFO_512.u_fifo_h2n_B_n_14 ,\HSR_FIFO_512.u_fifo_h2n_B_n_15 ,\HSR_FIFO_512.u_fifo_h2n_B_n_16 ,\HSR_FIFO_512.u_fifo_h2n_B_n_17 ,\HSR_FIFO_512.u_fifo_h2n_B_n_18 ,\HSR_FIFO_512.u_fifo_h2n_B_n_19 ,\HSR_FIFO_512.u_fifo_h2n_B_n_20 ,\HSR_FIFO_512.u_fifo_h2n_B_n_21 ,\HSR_FIFO_512.u_fifo_h2n_B_n_22 ,\HSR_FIFO_512.u_fifo_h2n_B_n_23 ,\HSR_FIFO_512.u_fifo_h2n_B_n_24 ,\HSR_FIFO_512.u_fifo_h2n_B_n_25 ,\HSR_FIFO_512.u_fifo_h2n_B_n_26 ,\HSR_FIFO_512.u_fifo_h2n_B_n_27 ,\HSR_FIFO_512.u_fifo_h2n_B_n_28 ,\HSR_FIFO_512.u_fifo_h2n_B_n_29 ,\HSR_FIFO_512.u_fifo_h2n_B_n_30 ,\HSR_FIFO_512.u_fifo_h2n_B_n_31 ,\HSR_FIFO_512.u_fifo_h2n_B_n_32 ,\HSR_FIFO_512.u_fifo_h2n_B_n_33 ,\HSR_FIFO_512.u_fifo_h2n_B_n_34 ,\HSR_FIFO_512.u_fifo_h2n_B_n_35 }),
        .\grt_reg[1] (txUB_rdy),
        .gtx_clk(gtx_clk),
        .netB_hsr_seq_push_done(netB_hsr_seq_push_done),
        .netB_hsr_src_push_done(netB_hsr_src_push_done),
        .netB_probe_rxdv(netB_probe_rxdv),
        .netB_probe_txen(netB_probe_txen),
        .net_both_reg(u_net_B_n_7),
        .net_drop_full_reg(u_net_B_n_4),
        .net_drop_non_hsr_reg(u_net_B_n_9),
        .net_drop_qr_reg(u_net_B_n_6),
        .net_drop_src_reg(u_net_B_n_8),
        .net_drop_unknown_reg(u_net_B_n_5),
        .net_forward_reg(u_net_B_n_0),
        .net_hsr_seq(netB_hsr_seq),
        .net_hsr_seq_hit(netB_hsr_seq_hit),
        .net_hsr_seq_hit_vld(netB_hsr_seq_hit_vld),
        .net_hsr_seq_push(netB_hsr_seq_push),
        .net_hsr_seq_push_vld(netB_hsr_seq_push_vld),
        .net_hsr_seq_sel(netB_hsr_seq_sel),
        .net_hsr_seq_vld(netB_hsr_seq_vld),
        .net_hsr_src({netB_hsr_src[47:41],netB_hsr_src[39:0]}),
        .net_hsr_src_hit(netB_hsr_src_hit),
        .net_hsr_src_hit_vld(netB_hsr_src_hit_vld),
        .net_hsr_src_push({netB_hsr_src_push[47:41],netB_hsr_src_push[39:0]}),
        .net_hsr_src_push_vld(netB_hsr_src_push_vld),
        .net_hsr_src_vld(netB_hsr_src_vld),
        .net_mac_dst({netB_mac_dst[47:41],netB_mac_dst[39:0]}),
        .net_mac_dst_hit_vld(netB_mac_dst_hit_vld),
        .net_mac_dst_vld(netB_mac_dst_vld),
        .net_mac_src({netB_mac_src[47:41],netB_mac_src[39:0]}),
        .net_mac_src_hit(netB_mac_src_hit),
        .net_mac_src_hit_vld(netB_mac_src_hit_vld),
        .net_mac_src_vld(netB_mac_src_vld),
        .net_upward_reg(u_net_B_n_1),
        .rd_en(txFB_rdy),
        .reg_drop_non_hsr_reg(conf_drop_non_hsr),
        .\reg_hsr_net_id_reg[2] ({\sync_hsr_net_id_reg_n_0_[1][2] ,\sync_hsr_net_id_reg_n_0_[1][1] ,\sync_hsr_net_id_reg_n_0_[1][0] }),
        .reg_hsr_qr_reg(conf_hsr_qr),
        .reg_promiscuous_reg(conf_promiscuous),
        .reg_snoop_reg(conf_snoop),
        .rxF_full(n2n_B_full),
        .rxF_vld(rxFB_vld),
        .rxU_full(n2h_B_full),
        .rxU_vld(rxUB_vld),
        .rx_clk(netB_clk),
        .rx_reset(u_reset_n_11),
        .\rxdv_sync_reg[2] (u_net_B_n_2),
        .\state_reg[1] (txUB_vld),
        .\state_reg[2] ({rxFB_ctl,rxFB_dat}),
        .u_rx_i_2__1_0(\HSR_FIFO_512.n2n_B_full_rdy ),
        .valid(txFB_vld));
  qr_table u_qr_tbl
       (.D({u_net_A_n_32,u_net_A_n_33,u_net_A_n_34,u_net_A_n_35,u_net_A_n_36,u_net_A_n_37,u_net_A_n_38,u_net_A_n_39,u_net_A_n_40,u_net_A_n_41,u_net_A_n_42,u_net_A_n_43,u_net_A_n_44,u_net_A_n_45,u_net_A_n_46,u_net_A_n_47,u_net_A_n_48,u_net_A_n_49,u_net_A_n_50,u_net_A_n_51,u_net_A_n_52,u_net_A_n_53,u_net_A_n_54,u_net_A_n_55,u_net_A_n_56,u_net_A_n_57,u_net_A_n_58,u_net_A_n_59,u_net_A_n_60,u_net_A_n_61,u_net_A_n_62,u_net_A_n_63,u_net_A_n_64,u_net_A_n_65,u_net_A_n_66,u_net_A_n_67,u_net_A_n_68,u_net_A_n_69,u_net_A_n_70,u_net_A_n_71,u_net_A_n_72,u_net_A_n_73,u_net_A_n_74,u_net_A_n_75,u_net_A_n_76,u_net_A_n_77,u_net_A_n_78}),
        .Q(\u_qr_seq/grt ),
        .\grt_reg[1] (netA_hsr_seq_vld),
        .\grt_reg[1]_0 (netA_hsr_src_vld),
        .gtx_clk(gtx_clk),
        .\head_reg[0] (u_reset_n_2),
        .\head_reg[0]_0 (u_reset_n_9),
        .hit_150_carry__0(netB_hsr_seq),
        .hit_150_carry__2_i_1({netA_hsr_src[47:41],netA_hsr_src[39:0]}),
        .hit_qr_i_10(netB_hsr_seq_sel),
        .netA_hsr_seq_hit_vld_reg(u_net_A_n_3),
        .netA_hsr_seq_push_done(netA_hsr_seq_push_done),
        .netA_hsr_seq_push_done_reg(netA_hsr_seq_push_vld),
        .netA_hsr_src_push_done(netA_hsr_src_push_done),
        .netB_hsr_seq_hit_vld_reg(netB_hsr_seq_hit_vld),
        .netB_hsr_seq_push_done(netB_hsr_seq_push_done),
        .netB_hsr_src_hit_vld_reg(netB_hsr_src_hit_vld),
        .netB_hsr_src_push_done(netB_hsr_src_push_done),
        .netB_hsr_src_push_done_reg(u_reset_n_17),
        .netB_hsr_src_push_done_reg_0(netA_hsr_src_push_vld),
        .net_hsr_seq(netA_hsr_seq),
        .net_hsr_seq_hit(netB_hsr_seq_hit),
        .net_hsr_seq_hit_vld(netA_hsr_seq_hit_vld),
        .net_hsr_seq_push_vld(netB_hsr_seq_push_vld),
        .net_hsr_seq_sel(netA_hsr_seq_sel),
        .net_hsr_seq_vld(netB_hsr_seq_vld),
        .net_hsr_src({netB_hsr_src[47:41],netB_hsr_src[39:0]}),
        .net_hsr_src_hit(netB_hsr_src_hit),
        .net_hsr_src_hit_vld(netA_hsr_src_hit_vld),
        .net_hsr_src_push_vld(netB_hsr_src_push_vld),
        .net_hsr_src_vld(netB_hsr_src_vld),
        .\push_dat_reg[15] ({u_net_A_n_15,u_net_A_n_16,u_net_A_n_17,u_net_A_n_18,u_net_A_n_19,u_net_A_n_20,u_net_A_n_21,u_net_A_n_22,u_net_A_n_23,u_net_A_n_24,u_net_A_n_25,u_net_A_n_26,u_net_A_n_27,u_net_A_n_28,u_net_A_n_29,u_net_A_n_30}),
        .rx_reset(u_reset_n_11),
        .state(\u_qr_src/state ),
        .state_0(\u_qr_seq/state ),
        .\state_reg[1] (u_qr_tbl_n_21),
        .\state_reg[1]_0 (u_qr_tbl_n_22),
        .\store_reg[11][7] (u_reset_n_3),
        .\store_reg[15][28] (u_reset_n_6),
        .\store_reg[15][47] (u_reset_n_1),
        .\store_reg[15][6] (u_reset_n_10),
        .\store_reg[1][13] (u_reset_n_4),
        .\store_reg[4][40] (u_reset_n_8),
        .\store_reg[5][34] (u_reset_n_7),
        .\store_reg[8][19] (u_reset_n_5));
  gig_eth_hsr_reset u_reset
       (.AR(u_reset_n_0),
        .CLK(netH_clk),
        .\HSR_FIFO_512.u_fifo_n2h_A0 (\HSR_FIFO_512.u_fifo_n2h_A0 ),
        .csr_RESET_A_DRIVE(csr_RESET_A_DRIVE),
        .csr_RESET_B_DRIVE(csr_RESET_B_DRIVE),
        .csr_RESET_U_DRIVE(csr_RESET_U_DRIVE),
        .drive_readyB(drive_readyB),
        .drive_readyU(drive_readyU),
        .drive_resetA_n(drive_resetA_n),
        .drive_resetB_n(drive_resetB_n),
        .drive_resetU_n(drive_resetU_n),
        .gtx_clk(gtx_clk),
        .hsr_ready(hsr_ready),
        .phy_readyA(phy_readyA),
        .phy_readyB(phy_readyB),
        .phy_readyU(phy_readyU),
        .phy_resetA_n(phy_resetA_n),
        .phy_resetB_n(phy_resetB_n),
        .phy_resetU_n(phy_resetU_n),
        .reset_n(reset_n),
        .rst_readyB(rst_readyB),
        .rst_readyU(rst_readyU),
        .rst_resetA_n(rst_resetA_n),
        .rst_resetB_n(rst_resetB_n),
        .rst_resetU_n(rst_resetU_n),
        .rx_reset(u_reset_n_11),
        .state(\u_qr_src/state ),
        .state_0(\u_qr_seq/state ),
        .\state_reg[0] (u_qr_tbl_n_21),
        .\state_reg[0]_0 (u_qr_tbl_n_22),
        .\sync_reg[10] (u_reset_n_1),
        .\sync_reg[10]_0 (u_reset_n_2),
        .\sync_reg[10]_1 (u_reset_n_3),
        .\sync_reg[10]_10 (u_reset_n_13),
        .\sync_reg[10]_11 (u_reset_n_14),
        .\sync_reg[10]_12 (u_reset_n_15),
        .\sync_reg[10]_13 (u_reset_n_16),
        .\sync_reg[10]_14 (u_reset_n_17),
        .\sync_reg[10]_15 (netA_clk),
        .\sync_reg[10]_16 (netB_clk),
        .\sync_reg[10]_2 (u_reset_n_4),
        .\sync_reg[10]_3 (u_reset_n_5),
        .\sync_reg[10]_4 (u_reset_n_6),
        .\sync_reg[10]_5 (u_reset_n_7),
        .\sync_reg[10]_6 (u_reset_n_8),
        .\sync_reg[10]_7 (u_reset_n_9),
        .\sync_reg[10]_8 (u_reset_n_10),
        .\sync_reg[10]_9 (u_reset_n_12));
endmodule

module gig_eth_hsr_csr
   (D,
    csr_drop_non_hsr_reg_0,
    csr_hsr_qr_reg_0,
    csr_snoop_reg_0,
    csr_RESET_U_DRIVE,
    csr_RESET_A_DRIVE,
    csr_RESET_B_DRIVE,
    PSEL_0,
    PSEL_1,
    PSEL_2,
    PSEL_3,
    PSEL_4,
    PSEL_5,
    PSEL_6,
    PSEL_7,
    PSEL_8,
    PSEL_9,
    PSEL_10,
    \csr_mac_addr_reg[47]_0 ,
    \csr_hsr_net_id_reg[2]_0 ,
    PRDATA,
    PWDATA,
    PCLK,
    \CNT_CRC_ERR_HOST_reg[15]_0 ,
    \CNTA_RCV_PKT_reg[15]_0 ,
    \CNTB_RCV_PKT_reg[15]_0 ,
    \CNTA_CRC_ERR_reg[15]_0 ,
    \CNTB_CRC_ERR_reg[15]_0 ,
    \CNTA_DROP_UNKNOWN_reg[15]_0 ,
    \CNTB_DROP_UNKNOWN_reg[15]_0 ,
    \CNTA_DROP_FULL_reg[15]_0 ,
    \CNTB_DROP_FULL_reg[15]_0 ,
    \CNTA_DROP_SRC_reg[15]_0 ,
    \CNTB_DROP_SRC_reg[15]_0 ,
    \CNTA_DROP_NON_HSR_reg[15]_0 ,
    \CNTB_DROP_NON_HSR_reg[15]_0 ,
    \CNTA_DROP_NON_QR_reg[15]_0 ,
    \CNTB_DROP_NON_QR_reg[15]_0 ,
    \CNTA_BOTH_reg[15]_0 ,
    \CNTB_BOTH_reg[15]_0 ,
    \CNTA_UPSTREAM_reg[15]_0 ,
    \CNTB_UPSTREAM_reg[15]_0 ,
    \CNTA_FORWARD_reg[15]_0 ,
    \CNTB_FORWARD_reg[15]_0 ,
    board_id,
    PRESETn,
    phy_readyA,
    hsr_ready,
    rst_readyB,
    drive_readyB,
    rst_readyU,
    drive_readyU,
    rst_resetB_n,
    drive_resetB_n,
    rst_resetA_n,
    drive_resetA_n,
    rst_resetU_n,
    drive_resetU_n,
    PSEL,
    PADDR,
    PENABLE,
    PWRITE);
  output [0:0]D;
  output [0:0]csr_drop_non_hsr_reg_0;
  output [0:0]csr_hsr_qr_reg_0;
  output [0:0]csr_snoop_reg_0;
  output csr_RESET_U_DRIVE;
  output csr_RESET_A_DRIVE;
  output csr_RESET_B_DRIVE;
  output PSEL_0;
  output PSEL_1;
  output PSEL_2;
  output PSEL_3;
  output PSEL_4;
  output PSEL_5;
  output PSEL_6;
  output PSEL_7;
  output PSEL_8;
  output PSEL_9;
  output PSEL_10;
  output [47:0]\csr_mac_addr_reg[47]_0 ;
  output [2:0]\csr_hsr_net_id_reg[2]_0 ;
  output [31:0]PRDATA;
  input [31:0]PWDATA;
  input PCLK;
  input \CNT_CRC_ERR_HOST_reg[15]_0 ;
  input \CNTA_RCV_PKT_reg[15]_0 ;
  input \CNTB_RCV_PKT_reg[15]_0 ;
  input \CNTA_CRC_ERR_reg[15]_0 ;
  input \CNTB_CRC_ERR_reg[15]_0 ;
  input \CNTA_DROP_UNKNOWN_reg[15]_0 ;
  input \CNTB_DROP_UNKNOWN_reg[15]_0 ;
  input \CNTA_DROP_FULL_reg[15]_0 ;
  input \CNTB_DROP_FULL_reg[15]_0 ;
  input \CNTA_DROP_SRC_reg[15]_0 ;
  input \CNTB_DROP_SRC_reg[15]_0 ;
  input \CNTA_DROP_NON_HSR_reg[15]_0 ;
  input \CNTB_DROP_NON_HSR_reg[15]_0 ;
  input \CNTA_DROP_NON_QR_reg[15]_0 ;
  input \CNTB_DROP_NON_QR_reg[15]_0 ;
  input \CNTA_BOTH_reg[15]_0 ;
  input \CNTB_BOTH_reg[15]_0 ;
  input \CNTA_UPSTREAM_reg[15]_0 ;
  input \CNTB_UPSTREAM_reg[15]_0 ;
  input \CNTA_FORWARD_reg[15]_0 ;
  input \CNTB_FORWARD_reg[15]_0 ;
  input [7:0]board_id;
  input PRESETn;
  input phy_readyA;
  input hsr_ready;
  input rst_readyB;
  input drive_readyB;
  input rst_readyU;
  input drive_readyU;
  input rst_resetB_n;
  input drive_resetB_n;
  input rst_resetA_n;
  input drive_resetA_n;
  input rst_resetU_n;
  input drive_resetU_n;
  input PSEL;
  input [7:0]PADDR;
  input PENABLE;
  input PWRITE;

  wire \CNTA_BOTH[0]_i_4_n_0 ;
  wire \CNTA_BOTH[0]_i_5_n_0 ;
  wire \CNTA_BOTH[0]_i_6_n_0 ;
  wire \CNTA_BOTH[0]_i_7_n_0 ;
  wire \CNTA_BOTH[0]_i_8_n_0 ;
  wire \CNTA_BOTH[12]_i_2_n_0 ;
  wire \CNTA_BOTH[12]_i_3_n_0 ;
  wire \CNTA_BOTH[12]_i_4_n_0 ;
  wire \CNTA_BOTH[12]_i_5_n_0 ;
  wire \CNTA_BOTH[4]_i_2_n_0 ;
  wire \CNTA_BOTH[4]_i_3_n_0 ;
  wire \CNTA_BOTH[4]_i_4_n_0 ;
  wire \CNTA_BOTH[4]_i_5_n_0 ;
  wire \CNTA_BOTH[8]_i_2_n_0 ;
  wire \CNTA_BOTH[8]_i_3_n_0 ;
  wire \CNTA_BOTH[8]_i_4_n_0 ;
  wire \CNTA_BOTH[8]_i_5_n_0 ;
  wire [15:0]CNTA_BOTH_reg;
  wire \CNTA_BOTH_reg[0]_i_2_n_0 ;
  wire \CNTA_BOTH_reg[0]_i_2_n_1 ;
  wire \CNTA_BOTH_reg[0]_i_2_n_2 ;
  wire \CNTA_BOTH_reg[0]_i_2_n_3 ;
  wire \CNTA_BOTH_reg[0]_i_2_n_4 ;
  wire \CNTA_BOTH_reg[0]_i_2_n_5 ;
  wire \CNTA_BOTH_reg[0]_i_2_n_6 ;
  wire \CNTA_BOTH_reg[0]_i_2_n_7 ;
  wire \CNTA_BOTH_reg[12]_i_1_n_1 ;
  wire \CNTA_BOTH_reg[12]_i_1_n_2 ;
  wire \CNTA_BOTH_reg[12]_i_1_n_3 ;
  wire \CNTA_BOTH_reg[12]_i_1_n_4 ;
  wire \CNTA_BOTH_reg[12]_i_1_n_5 ;
  wire \CNTA_BOTH_reg[12]_i_1_n_6 ;
  wire \CNTA_BOTH_reg[12]_i_1_n_7 ;
  wire \CNTA_BOTH_reg[15]_0 ;
  wire \CNTA_BOTH_reg[4]_i_1_n_0 ;
  wire \CNTA_BOTH_reg[4]_i_1_n_1 ;
  wire \CNTA_BOTH_reg[4]_i_1_n_2 ;
  wire \CNTA_BOTH_reg[4]_i_1_n_3 ;
  wire \CNTA_BOTH_reg[4]_i_1_n_4 ;
  wire \CNTA_BOTH_reg[4]_i_1_n_5 ;
  wire \CNTA_BOTH_reg[4]_i_1_n_6 ;
  wire \CNTA_BOTH_reg[4]_i_1_n_7 ;
  wire \CNTA_BOTH_reg[8]_i_1_n_0 ;
  wire \CNTA_BOTH_reg[8]_i_1_n_1 ;
  wire \CNTA_BOTH_reg[8]_i_1_n_2 ;
  wire \CNTA_BOTH_reg[8]_i_1_n_3 ;
  wire \CNTA_BOTH_reg[8]_i_1_n_4 ;
  wire \CNTA_BOTH_reg[8]_i_1_n_5 ;
  wire \CNTA_BOTH_reg[8]_i_1_n_6 ;
  wire \CNTA_BOTH_reg[8]_i_1_n_7 ;
  wire \CNTA_CRC_ERR[0]_i_4_n_0 ;
  wire \CNTA_CRC_ERR[0]_i_5_n_0 ;
  wire \CNTA_CRC_ERR[0]_i_6_n_0 ;
  wire \CNTA_CRC_ERR[0]_i_7_n_0 ;
  wire \CNTA_CRC_ERR[0]_i_8_n_0 ;
  wire \CNTA_CRC_ERR[12]_i_2_n_0 ;
  wire \CNTA_CRC_ERR[12]_i_3_n_0 ;
  wire \CNTA_CRC_ERR[12]_i_4_n_0 ;
  wire \CNTA_CRC_ERR[12]_i_5_n_0 ;
  wire \CNTA_CRC_ERR[4]_i_2_n_0 ;
  wire \CNTA_CRC_ERR[4]_i_3_n_0 ;
  wire \CNTA_CRC_ERR[4]_i_4_n_0 ;
  wire \CNTA_CRC_ERR[4]_i_5_n_0 ;
  wire \CNTA_CRC_ERR[8]_i_2_n_0 ;
  wire \CNTA_CRC_ERR[8]_i_3_n_0 ;
  wire \CNTA_CRC_ERR[8]_i_4_n_0 ;
  wire \CNTA_CRC_ERR[8]_i_5_n_0 ;
  wire [15:0]CNTA_CRC_ERR_reg;
  wire \CNTA_CRC_ERR_reg[0]_i_2_n_0 ;
  wire \CNTA_CRC_ERR_reg[0]_i_2_n_1 ;
  wire \CNTA_CRC_ERR_reg[0]_i_2_n_2 ;
  wire \CNTA_CRC_ERR_reg[0]_i_2_n_3 ;
  wire \CNTA_CRC_ERR_reg[0]_i_2_n_4 ;
  wire \CNTA_CRC_ERR_reg[0]_i_2_n_5 ;
  wire \CNTA_CRC_ERR_reg[0]_i_2_n_6 ;
  wire \CNTA_CRC_ERR_reg[0]_i_2_n_7 ;
  wire \CNTA_CRC_ERR_reg[12]_i_1_n_1 ;
  wire \CNTA_CRC_ERR_reg[12]_i_1_n_2 ;
  wire \CNTA_CRC_ERR_reg[12]_i_1_n_3 ;
  wire \CNTA_CRC_ERR_reg[12]_i_1_n_4 ;
  wire \CNTA_CRC_ERR_reg[12]_i_1_n_5 ;
  wire \CNTA_CRC_ERR_reg[12]_i_1_n_6 ;
  wire \CNTA_CRC_ERR_reg[12]_i_1_n_7 ;
  wire \CNTA_CRC_ERR_reg[15]_0 ;
  wire \CNTA_CRC_ERR_reg[4]_i_1_n_0 ;
  wire \CNTA_CRC_ERR_reg[4]_i_1_n_1 ;
  wire \CNTA_CRC_ERR_reg[4]_i_1_n_2 ;
  wire \CNTA_CRC_ERR_reg[4]_i_1_n_3 ;
  wire \CNTA_CRC_ERR_reg[4]_i_1_n_4 ;
  wire \CNTA_CRC_ERR_reg[4]_i_1_n_5 ;
  wire \CNTA_CRC_ERR_reg[4]_i_1_n_6 ;
  wire \CNTA_CRC_ERR_reg[4]_i_1_n_7 ;
  wire \CNTA_CRC_ERR_reg[8]_i_1_n_0 ;
  wire \CNTA_CRC_ERR_reg[8]_i_1_n_1 ;
  wire \CNTA_CRC_ERR_reg[8]_i_1_n_2 ;
  wire \CNTA_CRC_ERR_reg[8]_i_1_n_3 ;
  wire \CNTA_CRC_ERR_reg[8]_i_1_n_4 ;
  wire \CNTA_CRC_ERR_reg[8]_i_1_n_5 ;
  wire \CNTA_CRC_ERR_reg[8]_i_1_n_6 ;
  wire \CNTA_CRC_ERR_reg[8]_i_1_n_7 ;
  wire \CNTA_DROP_FULL[0]_i_4_n_0 ;
  wire \CNTA_DROP_FULL[0]_i_5_n_0 ;
  wire \CNTA_DROP_FULL[0]_i_6_n_0 ;
  wire \CNTA_DROP_FULL[0]_i_7_n_0 ;
  wire \CNTA_DROP_FULL[0]_i_8_n_0 ;
  wire \CNTA_DROP_FULL[12]_i_2_n_0 ;
  wire \CNTA_DROP_FULL[12]_i_3_n_0 ;
  wire \CNTA_DROP_FULL[12]_i_4_n_0 ;
  wire \CNTA_DROP_FULL[12]_i_5_n_0 ;
  wire \CNTA_DROP_FULL[4]_i_2_n_0 ;
  wire \CNTA_DROP_FULL[4]_i_3_n_0 ;
  wire \CNTA_DROP_FULL[4]_i_4_n_0 ;
  wire \CNTA_DROP_FULL[4]_i_5_n_0 ;
  wire \CNTA_DROP_FULL[8]_i_2_n_0 ;
  wire \CNTA_DROP_FULL[8]_i_3_n_0 ;
  wire \CNTA_DROP_FULL[8]_i_4_n_0 ;
  wire \CNTA_DROP_FULL[8]_i_5_n_0 ;
  wire [15:0]CNTA_DROP_FULL_reg;
  wire \CNTA_DROP_FULL_reg[0]_i_2_n_0 ;
  wire \CNTA_DROP_FULL_reg[0]_i_2_n_1 ;
  wire \CNTA_DROP_FULL_reg[0]_i_2_n_2 ;
  wire \CNTA_DROP_FULL_reg[0]_i_2_n_3 ;
  wire \CNTA_DROP_FULL_reg[0]_i_2_n_4 ;
  wire \CNTA_DROP_FULL_reg[0]_i_2_n_5 ;
  wire \CNTA_DROP_FULL_reg[0]_i_2_n_6 ;
  wire \CNTA_DROP_FULL_reg[0]_i_2_n_7 ;
  wire \CNTA_DROP_FULL_reg[12]_i_1_n_1 ;
  wire \CNTA_DROP_FULL_reg[12]_i_1_n_2 ;
  wire \CNTA_DROP_FULL_reg[12]_i_1_n_3 ;
  wire \CNTA_DROP_FULL_reg[12]_i_1_n_4 ;
  wire \CNTA_DROP_FULL_reg[12]_i_1_n_5 ;
  wire \CNTA_DROP_FULL_reg[12]_i_1_n_6 ;
  wire \CNTA_DROP_FULL_reg[12]_i_1_n_7 ;
  wire \CNTA_DROP_FULL_reg[15]_0 ;
  wire \CNTA_DROP_FULL_reg[4]_i_1_n_0 ;
  wire \CNTA_DROP_FULL_reg[4]_i_1_n_1 ;
  wire \CNTA_DROP_FULL_reg[4]_i_1_n_2 ;
  wire \CNTA_DROP_FULL_reg[4]_i_1_n_3 ;
  wire \CNTA_DROP_FULL_reg[4]_i_1_n_4 ;
  wire \CNTA_DROP_FULL_reg[4]_i_1_n_5 ;
  wire \CNTA_DROP_FULL_reg[4]_i_1_n_6 ;
  wire \CNTA_DROP_FULL_reg[4]_i_1_n_7 ;
  wire \CNTA_DROP_FULL_reg[8]_i_1_n_0 ;
  wire \CNTA_DROP_FULL_reg[8]_i_1_n_1 ;
  wire \CNTA_DROP_FULL_reg[8]_i_1_n_2 ;
  wire \CNTA_DROP_FULL_reg[8]_i_1_n_3 ;
  wire \CNTA_DROP_FULL_reg[8]_i_1_n_4 ;
  wire \CNTA_DROP_FULL_reg[8]_i_1_n_5 ;
  wire \CNTA_DROP_FULL_reg[8]_i_1_n_6 ;
  wire \CNTA_DROP_FULL_reg[8]_i_1_n_7 ;
  wire \CNTA_DROP_NON_HSR[0]_i_4_n_0 ;
  wire \CNTA_DROP_NON_HSR[0]_i_5_n_0 ;
  wire \CNTA_DROP_NON_HSR[0]_i_6_n_0 ;
  wire \CNTA_DROP_NON_HSR[0]_i_7_n_0 ;
  wire \CNTA_DROP_NON_HSR[0]_i_8_n_0 ;
  wire \CNTA_DROP_NON_HSR[12]_i_2_n_0 ;
  wire \CNTA_DROP_NON_HSR[12]_i_3_n_0 ;
  wire \CNTA_DROP_NON_HSR[12]_i_4_n_0 ;
  wire \CNTA_DROP_NON_HSR[12]_i_5_n_0 ;
  wire \CNTA_DROP_NON_HSR[4]_i_2_n_0 ;
  wire \CNTA_DROP_NON_HSR[4]_i_3_n_0 ;
  wire \CNTA_DROP_NON_HSR[4]_i_4_n_0 ;
  wire \CNTA_DROP_NON_HSR[4]_i_5_n_0 ;
  wire \CNTA_DROP_NON_HSR[8]_i_2_n_0 ;
  wire \CNTA_DROP_NON_HSR[8]_i_3_n_0 ;
  wire \CNTA_DROP_NON_HSR[8]_i_4_n_0 ;
  wire \CNTA_DROP_NON_HSR[8]_i_5_n_0 ;
  wire [15:0]CNTA_DROP_NON_HSR_reg;
  wire \CNTA_DROP_NON_HSR_reg[0]_i_2_n_0 ;
  wire \CNTA_DROP_NON_HSR_reg[0]_i_2_n_1 ;
  wire \CNTA_DROP_NON_HSR_reg[0]_i_2_n_2 ;
  wire \CNTA_DROP_NON_HSR_reg[0]_i_2_n_3 ;
  wire \CNTA_DROP_NON_HSR_reg[0]_i_2_n_4 ;
  wire \CNTA_DROP_NON_HSR_reg[0]_i_2_n_5 ;
  wire \CNTA_DROP_NON_HSR_reg[0]_i_2_n_6 ;
  wire \CNTA_DROP_NON_HSR_reg[0]_i_2_n_7 ;
  wire \CNTA_DROP_NON_HSR_reg[12]_i_1_n_1 ;
  wire \CNTA_DROP_NON_HSR_reg[12]_i_1_n_2 ;
  wire \CNTA_DROP_NON_HSR_reg[12]_i_1_n_3 ;
  wire \CNTA_DROP_NON_HSR_reg[12]_i_1_n_4 ;
  wire \CNTA_DROP_NON_HSR_reg[12]_i_1_n_5 ;
  wire \CNTA_DROP_NON_HSR_reg[12]_i_1_n_6 ;
  wire \CNTA_DROP_NON_HSR_reg[12]_i_1_n_7 ;
  wire \CNTA_DROP_NON_HSR_reg[15]_0 ;
  wire \CNTA_DROP_NON_HSR_reg[4]_i_1_n_0 ;
  wire \CNTA_DROP_NON_HSR_reg[4]_i_1_n_1 ;
  wire \CNTA_DROP_NON_HSR_reg[4]_i_1_n_2 ;
  wire \CNTA_DROP_NON_HSR_reg[4]_i_1_n_3 ;
  wire \CNTA_DROP_NON_HSR_reg[4]_i_1_n_4 ;
  wire \CNTA_DROP_NON_HSR_reg[4]_i_1_n_5 ;
  wire \CNTA_DROP_NON_HSR_reg[4]_i_1_n_6 ;
  wire \CNTA_DROP_NON_HSR_reg[4]_i_1_n_7 ;
  wire \CNTA_DROP_NON_HSR_reg[8]_i_1_n_0 ;
  wire \CNTA_DROP_NON_HSR_reg[8]_i_1_n_1 ;
  wire \CNTA_DROP_NON_HSR_reg[8]_i_1_n_2 ;
  wire \CNTA_DROP_NON_HSR_reg[8]_i_1_n_3 ;
  wire \CNTA_DROP_NON_HSR_reg[8]_i_1_n_4 ;
  wire \CNTA_DROP_NON_HSR_reg[8]_i_1_n_5 ;
  wire \CNTA_DROP_NON_HSR_reg[8]_i_1_n_6 ;
  wire \CNTA_DROP_NON_HSR_reg[8]_i_1_n_7 ;
  wire \CNTA_DROP_NON_QR[0]_i_4_n_0 ;
  wire \CNTA_DROP_NON_QR[0]_i_5_n_0 ;
  wire \CNTA_DROP_NON_QR[0]_i_6_n_0 ;
  wire \CNTA_DROP_NON_QR[0]_i_7_n_0 ;
  wire \CNTA_DROP_NON_QR[0]_i_8_n_0 ;
  wire \CNTA_DROP_NON_QR[12]_i_2_n_0 ;
  wire \CNTA_DROP_NON_QR[12]_i_3_n_0 ;
  wire \CNTA_DROP_NON_QR[12]_i_4_n_0 ;
  wire \CNTA_DROP_NON_QR[12]_i_5_n_0 ;
  wire \CNTA_DROP_NON_QR[4]_i_2_n_0 ;
  wire \CNTA_DROP_NON_QR[4]_i_3_n_0 ;
  wire \CNTA_DROP_NON_QR[4]_i_4_n_0 ;
  wire \CNTA_DROP_NON_QR[4]_i_5_n_0 ;
  wire \CNTA_DROP_NON_QR[8]_i_2_n_0 ;
  wire \CNTA_DROP_NON_QR[8]_i_3_n_0 ;
  wire \CNTA_DROP_NON_QR[8]_i_4_n_0 ;
  wire \CNTA_DROP_NON_QR[8]_i_5_n_0 ;
  wire [15:0]CNTA_DROP_NON_QR_reg;
  wire \CNTA_DROP_NON_QR_reg[0]_i_2_n_0 ;
  wire \CNTA_DROP_NON_QR_reg[0]_i_2_n_1 ;
  wire \CNTA_DROP_NON_QR_reg[0]_i_2_n_2 ;
  wire \CNTA_DROP_NON_QR_reg[0]_i_2_n_3 ;
  wire \CNTA_DROP_NON_QR_reg[0]_i_2_n_4 ;
  wire \CNTA_DROP_NON_QR_reg[0]_i_2_n_5 ;
  wire \CNTA_DROP_NON_QR_reg[0]_i_2_n_6 ;
  wire \CNTA_DROP_NON_QR_reg[0]_i_2_n_7 ;
  wire \CNTA_DROP_NON_QR_reg[12]_i_1_n_1 ;
  wire \CNTA_DROP_NON_QR_reg[12]_i_1_n_2 ;
  wire \CNTA_DROP_NON_QR_reg[12]_i_1_n_3 ;
  wire \CNTA_DROP_NON_QR_reg[12]_i_1_n_4 ;
  wire \CNTA_DROP_NON_QR_reg[12]_i_1_n_5 ;
  wire \CNTA_DROP_NON_QR_reg[12]_i_1_n_6 ;
  wire \CNTA_DROP_NON_QR_reg[12]_i_1_n_7 ;
  wire \CNTA_DROP_NON_QR_reg[15]_0 ;
  wire \CNTA_DROP_NON_QR_reg[4]_i_1_n_0 ;
  wire \CNTA_DROP_NON_QR_reg[4]_i_1_n_1 ;
  wire \CNTA_DROP_NON_QR_reg[4]_i_1_n_2 ;
  wire \CNTA_DROP_NON_QR_reg[4]_i_1_n_3 ;
  wire \CNTA_DROP_NON_QR_reg[4]_i_1_n_4 ;
  wire \CNTA_DROP_NON_QR_reg[4]_i_1_n_5 ;
  wire \CNTA_DROP_NON_QR_reg[4]_i_1_n_6 ;
  wire \CNTA_DROP_NON_QR_reg[4]_i_1_n_7 ;
  wire \CNTA_DROP_NON_QR_reg[8]_i_1_n_0 ;
  wire \CNTA_DROP_NON_QR_reg[8]_i_1_n_1 ;
  wire \CNTA_DROP_NON_QR_reg[8]_i_1_n_2 ;
  wire \CNTA_DROP_NON_QR_reg[8]_i_1_n_3 ;
  wire \CNTA_DROP_NON_QR_reg[8]_i_1_n_4 ;
  wire \CNTA_DROP_NON_QR_reg[8]_i_1_n_5 ;
  wire \CNTA_DROP_NON_QR_reg[8]_i_1_n_6 ;
  wire \CNTA_DROP_NON_QR_reg[8]_i_1_n_7 ;
  wire \CNTA_DROP_SRC[0]_i_4_n_0 ;
  wire \CNTA_DROP_SRC[0]_i_5_n_0 ;
  wire \CNTA_DROP_SRC[0]_i_6_n_0 ;
  wire \CNTA_DROP_SRC[0]_i_7_n_0 ;
  wire \CNTA_DROP_SRC[0]_i_8_n_0 ;
  wire \CNTA_DROP_SRC[12]_i_2_n_0 ;
  wire \CNTA_DROP_SRC[12]_i_3_n_0 ;
  wire \CNTA_DROP_SRC[12]_i_4_n_0 ;
  wire \CNTA_DROP_SRC[12]_i_5_n_0 ;
  wire \CNTA_DROP_SRC[4]_i_2_n_0 ;
  wire \CNTA_DROP_SRC[4]_i_3_n_0 ;
  wire \CNTA_DROP_SRC[4]_i_4_n_0 ;
  wire \CNTA_DROP_SRC[4]_i_5_n_0 ;
  wire \CNTA_DROP_SRC[8]_i_2_n_0 ;
  wire \CNTA_DROP_SRC[8]_i_3_n_0 ;
  wire \CNTA_DROP_SRC[8]_i_4_n_0 ;
  wire \CNTA_DROP_SRC[8]_i_5_n_0 ;
  wire [15:0]CNTA_DROP_SRC_reg;
  wire \CNTA_DROP_SRC_reg[0]_i_2_n_0 ;
  wire \CNTA_DROP_SRC_reg[0]_i_2_n_1 ;
  wire \CNTA_DROP_SRC_reg[0]_i_2_n_2 ;
  wire \CNTA_DROP_SRC_reg[0]_i_2_n_3 ;
  wire \CNTA_DROP_SRC_reg[0]_i_2_n_4 ;
  wire \CNTA_DROP_SRC_reg[0]_i_2_n_5 ;
  wire \CNTA_DROP_SRC_reg[0]_i_2_n_6 ;
  wire \CNTA_DROP_SRC_reg[0]_i_2_n_7 ;
  wire \CNTA_DROP_SRC_reg[12]_i_1_n_1 ;
  wire \CNTA_DROP_SRC_reg[12]_i_1_n_2 ;
  wire \CNTA_DROP_SRC_reg[12]_i_1_n_3 ;
  wire \CNTA_DROP_SRC_reg[12]_i_1_n_4 ;
  wire \CNTA_DROP_SRC_reg[12]_i_1_n_5 ;
  wire \CNTA_DROP_SRC_reg[12]_i_1_n_6 ;
  wire \CNTA_DROP_SRC_reg[12]_i_1_n_7 ;
  wire \CNTA_DROP_SRC_reg[15]_0 ;
  wire \CNTA_DROP_SRC_reg[4]_i_1_n_0 ;
  wire \CNTA_DROP_SRC_reg[4]_i_1_n_1 ;
  wire \CNTA_DROP_SRC_reg[4]_i_1_n_2 ;
  wire \CNTA_DROP_SRC_reg[4]_i_1_n_3 ;
  wire \CNTA_DROP_SRC_reg[4]_i_1_n_4 ;
  wire \CNTA_DROP_SRC_reg[4]_i_1_n_5 ;
  wire \CNTA_DROP_SRC_reg[4]_i_1_n_6 ;
  wire \CNTA_DROP_SRC_reg[4]_i_1_n_7 ;
  wire \CNTA_DROP_SRC_reg[8]_i_1_n_0 ;
  wire \CNTA_DROP_SRC_reg[8]_i_1_n_1 ;
  wire \CNTA_DROP_SRC_reg[8]_i_1_n_2 ;
  wire \CNTA_DROP_SRC_reg[8]_i_1_n_3 ;
  wire \CNTA_DROP_SRC_reg[8]_i_1_n_4 ;
  wire \CNTA_DROP_SRC_reg[8]_i_1_n_5 ;
  wire \CNTA_DROP_SRC_reg[8]_i_1_n_6 ;
  wire \CNTA_DROP_SRC_reg[8]_i_1_n_7 ;
  wire \CNTA_DROP_UNKNOWN[0]_i_4_n_0 ;
  wire \CNTA_DROP_UNKNOWN[0]_i_5_n_0 ;
  wire \CNTA_DROP_UNKNOWN[0]_i_6_n_0 ;
  wire \CNTA_DROP_UNKNOWN[0]_i_7_n_0 ;
  wire \CNTA_DROP_UNKNOWN[0]_i_8_n_0 ;
  wire \CNTA_DROP_UNKNOWN[12]_i_2_n_0 ;
  wire \CNTA_DROP_UNKNOWN[12]_i_3_n_0 ;
  wire \CNTA_DROP_UNKNOWN[12]_i_4_n_0 ;
  wire \CNTA_DROP_UNKNOWN[12]_i_5_n_0 ;
  wire \CNTA_DROP_UNKNOWN[4]_i_2_n_0 ;
  wire \CNTA_DROP_UNKNOWN[4]_i_3_n_0 ;
  wire \CNTA_DROP_UNKNOWN[4]_i_4_n_0 ;
  wire \CNTA_DROP_UNKNOWN[4]_i_5_n_0 ;
  wire \CNTA_DROP_UNKNOWN[8]_i_2_n_0 ;
  wire \CNTA_DROP_UNKNOWN[8]_i_3_n_0 ;
  wire \CNTA_DROP_UNKNOWN[8]_i_4_n_0 ;
  wire \CNTA_DROP_UNKNOWN[8]_i_5_n_0 ;
  wire [15:0]CNTA_DROP_UNKNOWN_reg;
  wire \CNTA_DROP_UNKNOWN_reg[0]_i_2_n_0 ;
  wire \CNTA_DROP_UNKNOWN_reg[0]_i_2_n_1 ;
  wire \CNTA_DROP_UNKNOWN_reg[0]_i_2_n_2 ;
  wire \CNTA_DROP_UNKNOWN_reg[0]_i_2_n_3 ;
  wire \CNTA_DROP_UNKNOWN_reg[0]_i_2_n_4 ;
  wire \CNTA_DROP_UNKNOWN_reg[0]_i_2_n_5 ;
  wire \CNTA_DROP_UNKNOWN_reg[0]_i_2_n_6 ;
  wire \CNTA_DROP_UNKNOWN_reg[0]_i_2_n_7 ;
  wire \CNTA_DROP_UNKNOWN_reg[12]_i_1_n_1 ;
  wire \CNTA_DROP_UNKNOWN_reg[12]_i_1_n_2 ;
  wire \CNTA_DROP_UNKNOWN_reg[12]_i_1_n_3 ;
  wire \CNTA_DROP_UNKNOWN_reg[12]_i_1_n_4 ;
  wire \CNTA_DROP_UNKNOWN_reg[12]_i_1_n_5 ;
  wire \CNTA_DROP_UNKNOWN_reg[12]_i_1_n_6 ;
  wire \CNTA_DROP_UNKNOWN_reg[12]_i_1_n_7 ;
  wire \CNTA_DROP_UNKNOWN_reg[15]_0 ;
  wire \CNTA_DROP_UNKNOWN_reg[4]_i_1_n_0 ;
  wire \CNTA_DROP_UNKNOWN_reg[4]_i_1_n_1 ;
  wire \CNTA_DROP_UNKNOWN_reg[4]_i_1_n_2 ;
  wire \CNTA_DROP_UNKNOWN_reg[4]_i_1_n_3 ;
  wire \CNTA_DROP_UNKNOWN_reg[4]_i_1_n_4 ;
  wire \CNTA_DROP_UNKNOWN_reg[4]_i_1_n_5 ;
  wire \CNTA_DROP_UNKNOWN_reg[4]_i_1_n_6 ;
  wire \CNTA_DROP_UNKNOWN_reg[4]_i_1_n_7 ;
  wire \CNTA_DROP_UNKNOWN_reg[8]_i_1_n_0 ;
  wire \CNTA_DROP_UNKNOWN_reg[8]_i_1_n_1 ;
  wire \CNTA_DROP_UNKNOWN_reg[8]_i_1_n_2 ;
  wire \CNTA_DROP_UNKNOWN_reg[8]_i_1_n_3 ;
  wire \CNTA_DROP_UNKNOWN_reg[8]_i_1_n_4 ;
  wire \CNTA_DROP_UNKNOWN_reg[8]_i_1_n_5 ;
  wire \CNTA_DROP_UNKNOWN_reg[8]_i_1_n_6 ;
  wire \CNTA_DROP_UNKNOWN_reg[8]_i_1_n_7 ;
  wire \CNTA_FORWARD[0]_i_4_n_0 ;
  wire \CNTA_FORWARD[0]_i_5_n_0 ;
  wire \CNTA_FORWARD[0]_i_6_n_0 ;
  wire \CNTA_FORWARD[0]_i_7_n_0 ;
  wire \CNTA_FORWARD[0]_i_8_n_0 ;
  wire \CNTA_FORWARD[12]_i_2_n_0 ;
  wire \CNTA_FORWARD[12]_i_3_n_0 ;
  wire \CNTA_FORWARD[12]_i_4_n_0 ;
  wire \CNTA_FORWARD[12]_i_5_n_0 ;
  wire \CNTA_FORWARD[4]_i_2_n_0 ;
  wire \CNTA_FORWARD[4]_i_3_n_0 ;
  wire \CNTA_FORWARD[4]_i_4_n_0 ;
  wire \CNTA_FORWARD[4]_i_5_n_0 ;
  wire \CNTA_FORWARD[8]_i_2_n_0 ;
  wire \CNTA_FORWARD[8]_i_3_n_0 ;
  wire \CNTA_FORWARD[8]_i_4_n_0 ;
  wire \CNTA_FORWARD[8]_i_5_n_0 ;
  wire [15:0]CNTA_FORWARD_reg;
  wire \CNTA_FORWARD_reg[0]_i_2_n_0 ;
  wire \CNTA_FORWARD_reg[0]_i_2_n_1 ;
  wire \CNTA_FORWARD_reg[0]_i_2_n_2 ;
  wire \CNTA_FORWARD_reg[0]_i_2_n_3 ;
  wire \CNTA_FORWARD_reg[0]_i_2_n_4 ;
  wire \CNTA_FORWARD_reg[0]_i_2_n_5 ;
  wire \CNTA_FORWARD_reg[0]_i_2_n_6 ;
  wire \CNTA_FORWARD_reg[0]_i_2_n_7 ;
  wire \CNTA_FORWARD_reg[12]_i_1_n_1 ;
  wire \CNTA_FORWARD_reg[12]_i_1_n_2 ;
  wire \CNTA_FORWARD_reg[12]_i_1_n_3 ;
  wire \CNTA_FORWARD_reg[12]_i_1_n_4 ;
  wire \CNTA_FORWARD_reg[12]_i_1_n_5 ;
  wire \CNTA_FORWARD_reg[12]_i_1_n_6 ;
  wire \CNTA_FORWARD_reg[12]_i_1_n_7 ;
  wire \CNTA_FORWARD_reg[15]_0 ;
  wire \CNTA_FORWARD_reg[4]_i_1_n_0 ;
  wire \CNTA_FORWARD_reg[4]_i_1_n_1 ;
  wire \CNTA_FORWARD_reg[4]_i_1_n_2 ;
  wire \CNTA_FORWARD_reg[4]_i_1_n_3 ;
  wire \CNTA_FORWARD_reg[4]_i_1_n_4 ;
  wire \CNTA_FORWARD_reg[4]_i_1_n_5 ;
  wire \CNTA_FORWARD_reg[4]_i_1_n_6 ;
  wire \CNTA_FORWARD_reg[4]_i_1_n_7 ;
  wire \CNTA_FORWARD_reg[8]_i_1_n_0 ;
  wire \CNTA_FORWARD_reg[8]_i_1_n_1 ;
  wire \CNTA_FORWARD_reg[8]_i_1_n_2 ;
  wire \CNTA_FORWARD_reg[8]_i_1_n_3 ;
  wire \CNTA_FORWARD_reg[8]_i_1_n_4 ;
  wire \CNTA_FORWARD_reg[8]_i_1_n_5 ;
  wire \CNTA_FORWARD_reg[8]_i_1_n_6 ;
  wire \CNTA_FORWARD_reg[8]_i_1_n_7 ;
  wire \CNTA_RCV_PKT[0]_i_4_n_0 ;
  wire \CNTA_RCV_PKT[0]_i_5_n_0 ;
  wire \CNTA_RCV_PKT[0]_i_6_n_0 ;
  wire \CNTA_RCV_PKT[0]_i_7_n_0 ;
  wire \CNTA_RCV_PKT[0]_i_8_n_0 ;
  wire \CNTA_RCV_PKT[12]_i_2_n_0 ;
  wire \CNTA_RCV_PKT[12]_i_3_n_0 ;
  wire \CNTA_RCV_PKT[12]_i_4_n_0 ;
  wire \CNTA_RCV_PKT[12]_i_5_n_0 ;
  wire \CNTA_RCV_PKT[4]_i_2_n_0 ;
  wire \CNTA_RCV_PKT[4]_i_3_n_0 ;
  wire \CNTA_RCV_PKT[4]_i_4_n_0 ;
  wire \CNTA_RCV_PKT[4]_i_5_n_0 ;
  wire \CNTA_RCV_PKT[8]_i_2_n_0 ;
  wire \CNTA_RCV_PKT[8]_i_3_n_0 ;
  wire \CNTA_RCV_PKT[8]_i_4_n_0 ;
  wire \CNTA_RCV_PKT[8]_i_5_n_0 ;
  wire [15:0]CNTA_RCV_PKT_reg;
  wire \CNTA_RCV_PKT_reg[0]_i_2_n_0 ;
  wire \CNTA_RCV_PKT_reg[0]_i_2_n_1 ;
  wire \CNTA_RCV_PKT_reg[0]_i_2_n_2 ;
  wire \CNTA_RCV_PKT_reg[0]_i_2_n_3 ;
  wire \CNTA_RCV_PKT_reg[0]_i_2_n_4 ;
  wire \CNTA_RCV_PKT_reg[0]_i_2_n_5 ;
  wire \CNTA_RCV_PKT_reg[0]_i_2_n_6 ;
  wire \CNTA_RCV_PKT_reg[0]_i_2_n_7 ;
  wire \CNTA_RCV_PKT_reg[12]_i_1_n_1 ;
  wire \CNTA_RCV_PKT_reg[12]_i_1_n_2 ;
  wire \CNTA_RCV_PKT_reg[12]_i_1_n_3 ;
  wire \CNTA_RCV_PKT_reg[12]_i_1_n_4 ;
  wire \CNTA_RCV_PKT_reg[12]_i_1_n_5 ;
  wire \CNTA_RCV_PKT_reg[12]_i_1_n_6 ;
  wire \CNTA_RCV_PKT_reg[12]_i_1_n_7 ;
  wire \CNTA_RCV_PKT_reg[15]_0 ;
  wire \CNTA_RCV_PKT_reg[4]_i_1_n_0 ;
  wire \CNTA_RCV_PKT_reg[4]_i_1_n_1 ;
  wire \CNTA_RCV_PKT_reg[4]_i_1_n_2 ;
  wire \CNTA_RCV_PKT_reg[4]_i_1_n_3 ;
  wire \CNTA_RCV_PKT_reg[4]_i_1_n_4 ;
  wire \CNTA_RCV_PKT_reg[4]_i_1_n_5 ;
  wire \CNTA_RCV_PKT_reg[4]_i_1_n_6 ;
  wire \CNTA_RCV_PKT_reg[4]_i_1_n_7 ;
  wire \CNTA_RCV_PKT_reg[8]_i_1_n_0 ;
  wire \CNTA_RCV_PKT_reg[8]_i_1_n_1 ;
  wire \CNTA_RCV_PKT_reg[8]_i_1_n_2 ;
  wire \CNTA_RCV_PKT_reg[8]_i_1_n_3 ;
  wire \CNTA_RCV_PKT_reg[8]_i_1_n_4 ;
  wire \CNTA_RCV_PKT_reg[8]_i_1_n_5 ;
  wire \CNTA_RCV_PKT_reg[8]_i_1_n_6 ;
  wire \CNTA_RCV_PKT_reg[8]_i_1_n_7 ;
  wire \CNTA_UPSTREAM[0]_i_4_n_0 ;
  wire \CNTA_UPSTREAM[0]_i_5_n_0 ;
  wire \CNTA_UPSTREAM[0]_i_6_n_0 ;
  wire \CNTA_UPSTREAM[0]_i_7_n_0 ;
  wire \CNTA_UPSTREAM[0]_i_8_n_0 ;
  wire \CNTA_UPSTREAM[12]_i_2_n_0 ;
  wire \CNTA_UPSTREAM[12]_i_3_n_0 ;
  wire \CNTA_UPSTREAM[12]_i_4_n_0 ;
  wire \CNTA_UPSTREAM[12]_i_5_n_0 ;
  wire \CNTA_UPSTREAM[4]_i_2_n_0 ;
  wire \CNTA_UPSTREAM[4]_i_3_n_0 ;
  wire \CNTA_UPSTREAM[4]_i_4_n_0 ;
  wire \CNTA_UPSTREAM[4]_i_5_n_0 ;
  wire \CNTA_UPSTREAM[8]_i_2_n_0 ;
  wire \CNTA_UPSTREAM[8]_i_3_n_0 ;
  wire \CNTA_UPSTREAM[8]_i_4_n_0 ;
  wire \CNTA_UPSTREAM[8]_i_5_n_0 ;
  wire [15:0]CNTA_UPSTREAM_reg;
  wire \CNTA_UPSTREAM_reg[0]_i_2_n_0 ;
  wire \CNTA_UPSTREAM_reg[0]_i_2_n_1 ;
  wire \CNTA_UPSTREAM_reg[0]_i_2_n_2 ;
  wire \CNTA_UPSTREAM_reg[0]_i_2_n_3 ;
  wire \CNTA_UPSTREAM_reg[0]_i_2_n_4 ;
  wire \CNTA_UPSTREAM_reg[0]_i_2_n_5 ;
  wire \CNTA_UPSTREAM_reg[0]_i_2_n_6 ;
  wire \CNTA_UPSTREAM_reg[0]_i_2_n_7 ;
  wire \CNTA_UPSTREAM_reg[12]_i_1_n_1 ;
  wire \CNTA_UPSTREAM_reg[12]_i_1_n_2 ;
  wire \CNTA_UPSTREAM_reg[12]_i_1_n_3 ;
  wire \CNTA_UPSTREAM_reg[12]_i_1_n_4 ;
  wire \CNTA_UPSTREAM_reg[12]_i_1_n_5 ;
  wire \CNTA_UPSTREAM_reg[12]_i_1_n_6 ;
  wire \CNTA_UPSTREAM_reg[12]_i_1_n_7 ;
  wire \CNTA_UPSTREAM_reg[15]_0 ;
  wire \CNTA_UPSTREAM_reg[4]_i_1_n_0 ;
  wire \CNTA_UPSTREAM_reg[4]_i_1_n_1 ;
  wire \CNTA_UPSTREAM_reg[4]_i_1_n_2 ;
  wire \CNTA_UPSTREAM_reg[4]_i_1_n_3 ;
  wire \CNTA_UPSTREAM_reg[4]_i_1_n_4 ;
  wire \CNTA_UPSTREAM_reg[4]_i_1_n_5 ;
  wire \CNTA_UPSTREAM_reg[4]_i_1_n_6 ;
  wire \CNTA_UPSTREAM_reg[4]_i_1_n_7 ;
  wire \CNTA_UPSTREAM_reg[8]_i_1_n_0 ;
  wire \CNTA_UPSTREAM_reg[8]_i_1_n_1 ;
  wire \CNTA_UPSTREAM_reg[8]_i_1_n_2 ;
  wire \CNTA_UPSTREAM_reg[8]_i_1_n_3 ;
  wire \CNTA_UPSTREAM_reg[8]_i_1_n_4 ;
  wire \CNTA_UPSTREAM_reg[8]_i_1_n_5 ;
  wire \CNTA_UPSTREAM_reg[8]_i_1_n_6 ;
  wire \CNTA_UPSTREAM_reg[8]_i_1_n_7 ;
  wire \CNTB_BOTH[0]_i_3_n_0 ;
  wire \CNTB_BOTH[0]_i_4_n_0 ;
  wire \CNTB_BOTH[0]_i_5_n_0 ;
  wire \CNTB_BOTH[0]_i_6_n_0 ;
  wire \CNTB_BOTH[0]_i_7_n_0 ;
  wire \CNTB_BOTH[12]_i_2_n_0 ;
  wire \CNTB_BOTH[12]_i_3_n_0 ;
  wire \CNTB_BOTH[12]_i_4_n_0 ;
  wire \CNTB_BOTH[12]_i_5_n_0 ;
  wire \CNTB_BOTH[4]_i_2_n_0 ;
  wire \CNTB_BOTH[4]_i_3_n_0 ;
  wire \CNTB_BOTH[4]_i_4_n_0 ;
  wire \CNTB_BOTH[4]_i_5_n_0 ;
  wire \CNTB_BOTH[8]_i_2_n_0 ;
  wire \CNTB_BOTH[8]_i_3_n_0 ;
  wire \CNTB_BOTH[8]_i_4_n_0 ;
  wire \CNTB_BOTH[8]_i_5_n_0 ;
  wire [15:0]CNTB_BOTH_reg;
  wire \CNTB_BOTH_reg[0]_i_2_n_0 ;
  wire \CNTB_BOTH_reg[0]_i_2_n_1 ;
  wire \CNTB_BOTH_reg[0]_i_2_n_2 ;
  wire \CNTB_BOTH_reg[0]_i_2_n_3 ;
  wire \CNTB_BOTH_reg[0]_i_2_n_4 ;
  wire \CNTB_BOTH_reg[0]_i_2_n_5 ;
  wire \CNTB_BOTH_reg[0]_i_2_n_6 ;
  wire \CNTB_BOTH_reg[0]_i_2_n_7 ;
  wire \CNTB_BOTH_reg[12]_i_1_n_1 ;
  wire \CNTB_BOTH_reg[12]_i_1_n_2 ;
  wire \CNTB_BOTH_reg[12]_i_1_n_3 ;
  wire \CNTB_BOTH_reg[12]_i_1_n_4 ;
  wire \CNTB_BOTH_reg[12]_i_1_n_5 ;
  wire \CNTB_BOTH_reg[12]_i_1_n_6 ;
  wire \CNTB_BOTH_reg[12]_i_1_n_7 ;
  wire \CNTB_BOTH_reg[15]_0 ;
  wire \CNTB_BOTH_reg[4]_i_1_n_0 ;
  wire \CNTB_BOTH_reg[4]_i_1_n_1 ;
  wire \CNTB_BOTH_reg[4]_i_1_n_2 ;
  wire \CNTB_BOTH_reg[4]_i_1_n_3 ;
  wire \CNTB_BOTH_reg[4]_i_1_n_4 ;
  wire \CNTB_BOTH_reg[4]_i_1_n_5 ;
  wire \CNTB_BOTH_reg[4]_i_1_n_6 ;
  wire \CNTB_BOTH_reg[4]_i_1_n_7 ;
  wire \CNTB_BOTH_reg[8]_i_1_n_0 ;
  wire \CNTB_BOTH_reg[8]_i_1_n_1 ;
  wire \CNTB_BOTH_reg[8]_i_1_n_2 ;
  wire \CNTB_BOTH_reg[8]_i_1_n_3 ;
  wire \CNTB_BOTH_reg[8]_i_1_n_4 ;
  wire \CNTB_BOTH_reg[8]_i_1_n_5 ;
  wire \CNTB_BOTH_reg[8]_i_1_n_6 ;
  wire \CNTB_BOTH_reg[8]_i_1_n_7 ;
  wire \CNTB_CRC_ERR[0]_i_3_n_0 ;
  wire \CNTB_CRC_ERR[0]_i_4_n_0 ;
  wire \CNTB_CRC_ERR[0]_i_5_n_0 ;
  wire \CNTB_CRC_ERR[0]_i_6_n_0 ;
  wire \CNTB_CRC_ERR[0]_i_7_n_0 ;
  wire \CNTB_CRC_ERR[12]_i_2_n_0 ;
  wire \CNTB_CRC_ERR[12]_i_3_n_0 ;
  wire \CNTB_CRC_ERR[12]_i_4_n_0 ;
  wire \CNTB_CRC_ERR[12]_i_5_n_0 ;
  wire \CNTB_CRC_ERR[4]_i_2_n_0 ;
  wire \CNTB_CRC_ERR[4]_i_3_n_0 ;
  wire \CNTB_CRC_ERR[4]_i_4_n_0 ;
  wire \CNTB_CRC_ERR[4]_i_5_n_0 ;
  wire \CNTB_CRC_ERR[8]_i_2_n_0 ;
  wire \CNTB_CRC_ERR[8]_i_3_n_0 ;
  wire \CNTB_CRC_ERR[8]_i_4_n_0 ;
  wire \CNTB_CRC_ERR[8]_i_5_n_0 ;
  wire [15:0]CNTB_CRC_ERR_reg;
  wire \CNTB_CRC_ERR_reg[0]_i_2_n_0 ;
  wire \CNTB_CRC_ERR_reg[0]_i_2_n_1 ;
  wire \CNTB_CRC_ERR_reg[0]_i_2_n_2 ;
  wire \CNTB_CRC_ERR_reg[0]_i_2_n_3 ;
  wire \CNTB_CRC_ERR_reg[0]_i_2_n_4 ;
  wire \CNTB_CRC_ERR_reg[0]_i_2_n_5 ;
  wire \CNTB_CRC_ERR_reg[0]_i_2_n_6 ;
  wire \CNTB_CRC_ERR_reg[0]_i_2_n_7 ;
  wire \CNTB_CRC_ERR_reg[12]_i_1_n_1 ;
  wire \CNTB_CRC_ERR_reg[12]_i_1_n_2 ;
  wire \CNTB_CRC_ERR_reg[12]_i_1_n_3 ;
  wire \CNTB_CRC_ERR_reg[12]_i_1_n_4 ;
  wire \CNTB_CRC_ERR_reg[12]_i_1_n_5 ;
  wire \CNTB_CRC_ERR_reg[12]_i_1_n_6 ;
  wire \CNTB_CRC_ERR_reg[12]_i_1_n_7 ;
  wire \CNTB_CRC_ERR_reg[15]_0 ;
  wire \CNTB_CRC_ERR_reg[4]_i_1_n_0 ;
  wire \CNTB_CRC_ERR_reg[4]_i_1_n_1 ;
  wire \CNTB_CRC_ERR_reg[4]_i_1_n_2 ;
  wire \CNTB_CRC_ERR_reg[4]_i_1_n_3 ;
  wire \CNTB_CRC_ERR_reg[4]_i_1_n_4 ;
  wire \CNTB_CRC_ERR_reg[4]_i_1_n_5 ;
  wire \CNTB_CRC_ERR_reg[4]_i_1_n_6 ;
  wire \CNTB_CRC_ERR_reg[4]_i_1_n_7 ;
  wire \CNTB_CRC_ERR_reg[8]_i_1_n_0 ;
  wire \CNTB_CRC_ERR_reg[8]_i_1_n_1 ;
  wire \CNTB_CRC_ERR_reg[8]_i_1_n_2 ;
  wire \CNTB_CRC_ERR_reg[8]_i_1_n_3 ;
  wire \CNTB_CRC_ERR_reg[8]_i_1_n_4 ;
  wire \CNTB_CRC_ERR_reg[8]_i_1_n_5 ;
  wire \CNTB_CRC_ERR_reg[8]_i_1_n_6 ;
  wire \CNTB_CRC_ERR_reg[8]_i_1_n_7 ;
  wire \CNTB_DROP_FULL[0]_i_3_n_0 ;
  wire \CNTB_DROP_FULL[0]_i_4_n_0 ;
  wire \CNTB_DROP_FULL[0]_i_5_n_0 ;
  wire \CNTB_DROP_FULL[0]_i_6_n_0 ;
  wire \CNTB_DROP_FULL[0]_i_7_n_0 ;
  wire \CNTB_DROP_FULL[12]_i_2_n_0 ;
  wire \CNTB_DROP_FULL[12]_i_3_n_0 ;
  wire \CNTB_DROP_FULL[12]_i_4_n_0 ;
  wire \CNTB_DROP_FULL[12]_i_5_n_0 ;
  wire \CNTB_DROP_FULL[4]_i_2_n_0 ;
  wire \CNTB_DROP_FULL[4]_i_3_n_0 ;
  wire \CNTB_DROP_FULL[4]_i_4_n_0 ;
  wire \CNTB_DROP_FULL[4]_i_5_n_0 ;
  wire \CNTB_DROP_FULL[8]_i_2_n_0 ;
  wire \CNTB_DROP_FULL[8]_i_3_n_0 ;
  wire \CNTB_DROP_FULL[8]_i_4_n_0 ;
  wire \CNTB_DROP_FULL[8]_i_5_n_0 ;
  wire [15:0]CNTB_DROP_FULL_reg;
  wire \CNTB_DROP_FULL_reg[0]_i_2_n_0 ;
  wire \CNTB_DROP_FULL_reg[0]_i_2_n_1 ;
  wire \CNTB_DROP_FULL_reg[0]_i_2_n_2 ;
  wire \CNTB_DROP_FULL_reg[0]_i_2_n_3 ;
  wire \CNTB_DROP_FULL_reg[0]_i_2_n_4 ;
  wire \CNTB_DROP_FULL_reg[0]_i_2_n_5 ;
  wire \CNTB_DROP_FULL_reg[0]_i_2_n_6 ;
  wire \CNTB_DROP_FULL_reg[0]_i_2_n_7 ;
  wire \CNTB_DROP_FULL_reg[12]_i_1_n_1 ;
  wire \CNTB_DROP_FULL_reg[12]_i_1_n_2 ;
  wire \CNTB_DROP_FULL_reg[12]_i_1_n_3 ;
  wire \CNTB_DROP_FULL_reg[12]_i_1_n_4 ;
  wire \CNTB_DROP_FULL_reg[12]_i_1_n_5 ;
  wire \CNTB_DROP_FULL_reg[12]_i_1_n_6 ;
  wire \CNTB_DROP_FULL_reg[12]_i_1_n_7 ;
  wire \CNTB_DROP_FULL_reg[15]_0 ;
  wire \CNTB_DROP_FULL_reg[4]_i_1_n_0 ;
  wire \CNTB_DROP_FULL_reg[4]_i_1_n_1 ;
  wire \CNTB_DROP_FULL_reg[4]_i_1_n_2 ;
  wire \CNTB_DROP_FULL_reg[4]_i_1_n_3 ;
  wire \CNTB_DROP_FULL_reg[4]_i_1_n_4 ;
  wire \CNTB_DROP_FULL_reg[4]_i_1_n_5 ;
  wire \CNTB_DROP_FULL_reg[4]_i_1_n_6 ;
  wire \CNTB_DROP_FULL_reg[4]_i_1_n_7 ;
  wire \CNTB_DROP_FULL_reg[8]_i_1_n_0 ;
  wire \CNTB_DROP_FULL_reg[8]_i_1_n_1 ;
  wire \CNTB_DROP_FULL_reg[8]_i_1_n_2 ;
  wire \CNTB_DROP_FULL_reg[8]_i_1_n_3 ;
  wire \CNTB_DROP_FULL_reg[8]_i_1_n_4 ;
  wire \CNTB_DROP_FULL_reg[8]_i_1_n_5 ;
  wire \CNTB_DROP_FULL_reg[8]_i_1_n_6 ;
  wire \CNTB_DROP_FULL_reg[8]_i_1_n_7 ;
  wire \CNTB_DROP_NON_HSR[0]_i_3_n_0 ;
  wire \CNTB_DROP_NON_HSR[0]_i_4_n_0 ;
  wire \CNTB_DROP_NON_HSR[0]_i_5_n_0 ;
  wire \CNTB_DROP_NON_HSR[0]_i_6_n_0 ;
  wire \CNTB_DROP_NON_HSR[0]_i_7_n_0 ;
  wire \CNTB_DROP_NON_HSR[12]_i_2_n_0 ;
  wire \CNTB_DROP_NON_HSR[12]_i_3_n_0 ;
  wire \CNTB_DROP_NON_HSR[12]_i_4_n_0 ;
  wire \CNTB_DROP_NON_HSR[12]_i_5_n_0 ;
  wire \CNTB_DROP_NON_HSR[4]_i_2_n_0 ;
  wire \CNTB_DROP_NON_HSR[4]_i_3_n_0 ;
  wire \CNTB_DROP_NON_HSR[4]_i_4_n_0 ;
  wire \CNTB_DROP_NON_HSR[4]_i_5_n_0 ;
  wire \CNTB_DROP_NON_HSR[8]_i_2_n_0 ;
  wire \CNTB_DROP_NON_HSR[8]_i_3_n_0 ;
  wire \CNTB_DROP_NON_HSR[8]_i_4_n_0 ;
  wire \CNTB_DROP_NON_HSR[8]_i_5_n_0 ;
  wire [15:0]CNTB_DROP_NON_HSR_reg;
  wire \CNTB_DROP_NON_HSR_reg[0]_i_2_n_0 ;
  wire \CNTB_DROP_NON_HSR_reg[0]_i_2_n_1 ;
  wire \CNTB_DROP_NON_HSR_reg[0]_i_2_n_2 ;
  wire \CNTB_DROP_NON_HSR_reg[0]_i_2_n_3 ;
  wire \CNTB_DROP_NON_HSR_reg[0]_i_2_n_4 ;
  wire \CNTB_DROP_NON_HSR_reg[0]_i_2_n_5 ;
  wire \CNTB_DROP_NON_HSR_reg[0]_i_2_n_6 ;
  wire \CNTB_DROP_NON_HSR_reg[0]_i_2_n_7 ;
  wire \CNTB_DROP_NON_HSR_reg[12]_i_1_n_1 ;
  wire \CNTB_DROP_NON_HSR_reg[12]_i_1_n_2 ;
  wire \CNTB_DROP_NON_HSR_reg[12]_i_1_n_3 ;
  wire \CNTB_DROP_NON_HSR_reg[12]_i_1_n_4 ;
  wire \CNTB_DROP_NON_HSR_reg[12]_i_1_n_5 ;
  wire \CNTB_DROP_NON_HSR_reg[12]_i_1_n_6 ;
  wire \CNTB_DROP_NON_HSR_reg[12]_i_1_n_7 ;
  wire \CNTB_DROP_NON_HSR_reg[15]_0 ;
  wire \CNTB_DROP_NON_HSR_reg[4]_i_1_n_0 ;
  wire \CNTB_DROP_NON_HSR_reg[4]_i_1_n_1 ;
  wire \CNTB_DROP_NON_HSR_reg[4]_i_1_n_2 ;
  wire \CNTB_DROP_NON_HSR_reg[4]_i_1_n_3 ;
  wire \CNTB_DROP_NON_HSR_reg[4]_i_1_n_4 ;
  wire \CNTB_DROP_NON_HSR_reg[4]_i_1_n_5 ;
  wire \CNTB_DROP_NON_HSR_reg[4]_i_1_n_6 ;
  wire \CNTB_DROP_NON_HSR_reg[4]_i_1_n_7 ;
  wire \CNTB_DROP_NON_HSR_reg[8]_i_1_n_0 ;
  wire \CNTB_DROP_NON_HSR_reg[8]_i_1_n_1 ;
  wire \CNTB_DROP_NON_HSR_reg[8]_i_1_n_2 ;
  wire \CNTB_DROP_NON_HSR_reg[8]_i_1_n_3 ;
  wire \CNTB_DROP_NON_HSR_reg[8]_i_1_n_4 ;
  wire \CNTB_DROP_NON_HSR_reg[8]_i_1_n_5 ;
  wire \CNTB_DROP_NON_HSR_reg[8]_i_1_n_6 ;
  wire \CNTB_DROP_NON_HSR_reg[8]_i_1_n_7 ;
  wire \CNTB_DROP_NON_QR[0]_i_3_n_0 ;
  wire \CNTB_DROP_NON_QR[0]_i_4_n_0 ;
  wire \CNTB_DROP_NON_QR[0]_i_5_n_0 ;
  wire \CNTB_DROP_NON_QR[0]_i_6_n_0 ;
  wire \CNTB_DROP_NON_QR[0]_i_7_n_0 ;
  wire \CNTB_DROP_NON_QR[12]_i_2_n_0 ;
  wire \CNTB_DROP_NON_QR[12]_i_3_n_0 ;
  wire \CNTB_DROP_NON_QR[12]_i_4_n_0 ;
  wire \CNTB_DROP_NON_QR[12]_i_5_n_0 ;
  wire \CNTB_DROP_NON_QR[4]_i_2_n_0 ;
  wire \CNTB_DROP_NON_QR[4]_i_3_n_0 ;
  wire \CNTB_DROP_NON_QR[4]_i_4_n_0 ;
  wire \CNTB_DROP_NON_QR[4]_i_5_n_0 ;
  wire \CNTB_DROP_NON_QR[8]_i_2_n_0 ;
  wire \CNTB_DROP_NON_QR[8]_i_3_n_0 ;
  wire \CNTB_DROP_NON_QR[8]_i_4_n_0 ;
  wire \CNTB_DROP_NON_QR[8]_i_5_n_0 ;
  wire [15:0]CNTB_DROP_NON_QR_reg;
  wire \CNTB_DROP_NON_QR_reg[0]_i_2_n_0 ;
  wire \CNTB_DROP_NON_QR_reg[0]_i_2_n_1 ;
  wire \CNTB_DROP_NON_QR_reg[0]_i_2_n_2 ;
  wire \CNTB_DROP_NON_QR_reg[0]_i_2_n_3 ;
  wire \CNTB_DROP_NON_QR_reg[0]_i_2_n_4 ;
  wire \CNTB_DROP_NON_QR_reg[0]_i_2_n_5 ;
  wire \CNTB_DROP_NON_QR_reg[0]_i_2_n_6 ;
  wire \CNTB_DROP_NON_QR_reg[0]_i_2_n_7 ;
  wire \CNTB_DROP_NON_QR_reg[12]_i_1_n_1 ;
  wire \CNTB_DROP_NON_QR_reg[12]_i_1_n_2 ;
  wire \CNTB_DROP_NON_QR_reg[12]_i_1_n_3 ;
  wire \CNTB_DROP_NON_QR_reg[12]_i_1_n_4 ;
  wire \CNTB_DROP_NON_QR_reg[12]_i_1_n_5 ;
  wire \CNTB_DROP_NON_QR_reg[12]_i_1_n_6 ;
  wire \CNTB_DROP_NON_QR_reg[12]_i_1_n_7 ;
  wire \CNTB_DROP_NON_QR_reg[15]_0 ;
  wire \CNTB_DROP_NON_QR_reg[4]_i_1_n_0 ;
  wire \CNTB_DROP_NON_QR_reg[4]_i_1_n_1 ;
  wire \CNTB_DROP_NON_QR_reg[4]_i_1_n_2 ;
  wire \CNTB_DROP_NON_QR_reg[4]_i_1_n_3 ;
  wire \CNTB_DROP_NON_QR_reg[4]_i_1_n_4 ;
  wire \CNTB_DROP_NON_QR_reg[4]_i_1_n_5 ;
  wire \CNTB_DROP_NON_QR_reg[4]_i_1_n_6 ;
  wire \CNTB_DROP_NON_QR_reg[4]_i_1_n_7 ;
  wire \CNTB_DROP_NON_QR_reg[8]_i_1_n_0 ;
  wire \CNTB_DROP_NON_QR_reg[8]_i_1_n_1 ;
  wire \CNTB_DROP_NON_QR_reg[8]_i_1_n_2 ;
  wire \CNTB_DROP_NON_QR_reg[8]_i_1_n_3 ;
  wire \CNTB_DROP_NON_QR_reg[8]_i_1_n_4 ;
  wire \CNTB_DROP_NON_QR_reg[8]_i_1_n_5 ;
  wire \CNTB_DROP_NON_QR_reg[8]_i_1_n_6 ;
  wire \CNTB_DROP_NON_QR_reg[8]_i_1_n_7 ;
  wire \CNTB_DROP_SRC[0]_i_3_n_0 ;
  wire \CNTB_DROP_SRC[0]_i_4_n_0 ;
  wire \CNTB_DROP_SRC[0]_i_5_n_0 ;
  wire \CNTB_DROP_SRC[0]_i_6_n_0 ;
  wire \CNTB_DROP_SRC[0]_i_7_n_0 ;
  wire \CNTB_DROP_SRC[12]_i_2_n_0 ;
  wire \CNTB_DROP_SRC[12]_i_3_n_0 ;
  wire \CNTB_DROP_SRC[12]_i_4_n_0 ;
  wire \CNTB_DROP_SRC[12]_i_5_n_0 ;
  wire \CNTB_DROP_SRC[4]_i_2_n_0 ;
  wire \CNTB_DROP_SRC[4]_i_3_n_0 ;
  wire \CNTB_DROP_SRC[4]_i_4_n_0 ;
  wire \CNTB_DROP_SRC[4]_i_5_n_0 ;
  wire \CNTB_DROP_SRC[8]_i_2_n_0 ;
  wire \CNTB_DROP_SRC[8]_i_3_n_0 ;
  wire \CNTB_DROP_SRC[8]_i_4_n_0 ;
  wire \CNTB_DROP_SRC[8]_i_5_n_0 ;
  wire [15:0]CNTB_DROP_SRC_reg;
  wire \CNTB_DROP_SRC_reg[0]_i_2_n_0 ;
  wire \CNTB_DROP_SRC_reg[0]_i_2_n_1 ;
  wire \CNTB_DROP_SRC_reg[0]_i_2_n_2 ;
  wire \CNTB_DROP_SRC_reg[0]_i_2_n_3 ;
  wire \CNTB_DROP_SRC_reg[0]_i_2_n_4 ;
  wire \CNTB_DROP_SRC_reg[0]_i_2_n_5 ;
  wire \CNTB_DROP_SRC_reg[0]_i_2_n_6 ;
  wire \CNTB_DROP_SRC_reg[0]_i_2_n_7 ;
  wire \CNTB_DROP_SRC_reg[12]_i_1_n_1 ;
  wire \CNTB_DROP_SRC_reg[12]_i_1_n_2 ;
  wire \CNTB_DROP_SRC_reg[12]_i_1_n_3 ;
  wire \CNTB_DROP_SRC_reg[12]_i_1_n_4 ;
  wire \CNTB_DROP_SRC_reg[12]_i_1_n_5 ;
  wire \CNTB_DROP_SRC_reg[12]_i_1_n_6 ;
  wire \CNTB_DROP_SRC_reg[12]_i_1_n_7 ;
  wire \CNTB_DROP_SRC_reg[15]_0 ;
  wire \CNTB_DROP_SRC_reg[4]_i_1_n_0 ;
  wire \CNTB_DROP_SRC_reg[4]_i_1_n_1 ;
  wire \CNTB_DROP_SRC_reg[4]_i_1_n_2 ;
  wire \CNTB_DROP_SRC_reg[4]_i_1_n_3 ;
  wire \CNTB_DROP_SRC_reg[4]_i_1_n_4 ;
  wire \CNTB_DROP_SRC_reg[4]_i_1_n_5 ;
  wire \CNTB_DROP_SRC_reg[4]_i_1_n_6 ;
  wire \CNTB_DROP_SRC_reg[4]_i_1_n_7 ;
  wire \CNTB_DROP_SRC_reg[8]_i_1_n_0 ;
  wire \CNTB_DROP_SRC_reg[8]_i_1_n_1 ;
  wire \CNTB_DROP_SRC_reg[8]_i_1_n_2 ;
  wire \CNTB_DROP_SRC_reg[8]_i_1_n_3 ;
  wire \CNTB_DROP_SRC_reg[8]_i_1_n_4 ;
  wire \CNTB_DROP_SRC_reg[8]_i_1_n_5 ;
  wire \CNTB_DROP_SRC_reg[8]_i_1_n_6 ;
  wire \CNTB_DROP_SRC_reg[8]_i_1_n_7 ;
  wire \CNTB_DROP_UNKNOWN[0]_i_3_n_0 ;
  wire \CNTB_DROP_UNKNOWN[0]_i_4_n_0 ;
  wire \CNTB_DROP_UNKNOWN[0]_i_5_n_0 ;
  wire \CNTB_DROP_UNKNOWN[0]_i_6_n_0 ;
  wire \CNTB_DROP_UNKNOWN[0]_i_7_n_0 ;
  wire \CNTB_DROP_UNKNOWN[12]_i_2_n_0 ;
  wire \CNTB_DROP_UNKNOWN[12]_i_3_n_0 ;
  wire \CNTB_DROP_UNKNOWN[12]_i_4_n_0 ;
  wire \CNTB_DROP_UNKNOWN[12]_i_5_n_0 ;
  wire \CNTB_DROP_UNKNOWN[4]_i_2_n_0 ;
  wire \CNTB_DROP_UNKNOWN[4]_i_3_n_0 ;
  wire \CNTB_DROP_UNKNOWN[4]_i_4_n_0 ;
  wire \CNTB_DROP_UNKNOWN[4]_i_5_n_0 ;
  wire \CNTB_DROP_UNKNOWN[8]_i_2_n_0 ;
  wire \CNTB_DROP_UNKNOWN[8]_i_3_n_0 ;
  wire \CNTB_DROP_UNKNOWN[8]_i_4_n_0 ;
  wire \CNTB_DROP_UNKNOWN[8]_i_5_n_0 ;
  wire [15:0]CNTB_DROP_UNKNOWN_reg;
  wire \CNTB_DROP_UNKNOWN_reg[0]_i_2_n_0 ;
  wire \CNTB_DROP_UNKNOWN_reg[0]_i_2_n_1 ;
  wire \CNTB_DROP_UNKNOWN_reg[0]_i_2_n_2 ;
  wire \CNTB_DROP_UNKNOWN_reg[0]_i_2_n_3 ;
  wire \CNTB_DROP_UNKNOWN_reg[0]_i_2_n_4 ;
  wire \CNTB_DROP_UNKNOWN_reg[0]_i_2_n_5 ;
  wire \CNTB_DROP_UNKNOWN_reg[0]_i_2_n_6 ;
  wire \CNTB_DROP_UNKNOWN_reg[0]_i_2_n_7 ;
  wire \CNTB_DROP_UNKNOWN_reg[12]_i_1_n_1 ;
  wire \CNTB_DROP_UNKNOWN_reg[12]_i_1_n_2 ;
  wire \CNTB_DROP_UNKNOWN_reg[12]_i_1_n_3 ;
  wire \CNTB_DROP_UNKNOWN_reg[12]_i_1_n_4 ;
  wire \CNTB_DROP_UNKNOWN_reg[12]_i_1_n_5 ;
  wire \CNTB_DROP_UNKNOWN_reg[12]_i_1_n_6 ;
  wire \CNTB_DROP_UNKNOWN_reg[12]_i_1_n_7 ;
  wire \CNTB_DROP_UNKNOWN_reg[15]_0 ;
  wire \CNTB_DROP_UNKNOWN_reg[4]_i_1_n_0 ;
  wire \CNTB_DROP_UNKNOWN_reg[4]_i_1_n_1 ;
  wire \CNTB_DROP_UNKNOWN_reg[4]_i_1_n_2 ;
  wire \CNTB_DROP_UNKNOWN_reg[4]_i_1_n_3 ;
  wire \CNTB_DROP_UNKNOWN_reg[4]_i_1_n_4 ;
  wire \CNTB_DROP_UNKNOWN_reg[4]_i_1_n_5 ;
  wire \CNTB_DROP_UNKNOWN_reg[4]_i_1_n_6 ;
  wire \CNTB_DROP_UNKNOWN_reg[4]_i_1_n_7 ;
  wire \CNTB_DROP_UNKNOWN_reg[8]_i_1_n_0 ;
  wire \CNTB_DROP_UNKNOWN_reg[8]_i_1_n_1 ;
  wire \CNTB_DROP_UNKNOWN_reg[8]_i_1_n_2 ;
  wire \CNTB_DROP_UNKNOWN_reg[8]_i_1_n_3 ;
  wire \CNTB_DROP_UNKNOWN_reg[8]_i_1_n_4 ;
  wire \CNTB_DROP_UNKNOWN_reg[8]_i_1_n_5 ;
  wire \CNTB_DROP_UNKNOWN_reg[8]_i_1_n_6 ;
  wire \CNTB_DROP_UNKNOWN_reg[8]_i_1_n_7 ;
  wire \CNTB_FORWARD[0]_i_3_n_0 ;
  wire \CNTB_FORWARD[0]_i_4_n_0 ;
  wire \CNTB_FORWARD[0]_i_5_n_0 ;
  wire \CNTB_FORWARD[0]_i_6_n_0 ;
  wire \CNTB_FORWARD[0]_i_7_n_0 ;
  wire \CNTB_FORWARD[12]_i_2_n_0 ;
  wire \CNTB_FORWARD[12]_i_3_n_0 ;
  wire \CNTB_FORWARD[12]_i_4_n_0 ;
  wire \CNTB_FORWARD[12]_i_5_n_0 ;
  wire \CNTB_FORWARD[4]_i_2_n_0 ;
  wire \CNTB_FORWARD[4]_i_3_n_0 ;
  wire \CNTB_FORWARD[4]_i_4_n_0 ;
  wire \CNTB_FORWARD[4]_i_5_n_0 ;
  wire \CNTB_FORWARD[8]_i_2_n_0 ;
  wire \CNTB_FORWARD[8]_i_3_n_0 ;
  wire \CNTB_FORWARD[8]_i_4_n_0 ;
  wire \CNTB_FORWARD[8]_i_5_n_0 ;
  wire [15:0]CNTB_FORWARD_reg;
  wire \CNTB_FORWARD_reg[0]_i_2_n_0 ;
  wire \CNTB_FORWARD_reg[0]_i_2_n_1 ;
  wire \CNTB_FORWARD_reg[0]_i_2_n_2 ;
  wire \CNTB_FORWARD_reg[0]_i_2_n_3 ;
  wire \CNTB_FORWARD_reg[0]_i_2_n_4 ;
  wire \CNTB_FORWARD_reg[0]_i_2_n_5 ;
  wire \CNTB_FORWARD_reg[0]_i_2_n_6 ;
  wire \CNTB_FORWARD_reg[0]_i_2_n_7 ;
  wire \CNTB_FORWARD_reg[12]_i_1_n_1 ;
  wire \CNTB_FORWARD_reg[12]_i_1_n_2 ;
  wire \CNTB_FORWARD_reg[12]_i_1_n_3 ;
  wire \CNTB_FORWARD_reg[12]_i_1_n_4 ;
  wire \CNTB_FORWARD_reg[12]_i_1_n_5 ;
  wire \CNTB_FORWARD_reg[12]_i_1_n_6 ;
  wire \CNTB_FORWARD_reg[12]_i_1_n_7 ;
  wire \CNTB_FORWARD_reg[15]_0 ;
  wire \CNTB_FORWARD_reg[4]_i_1_n_0 ;
  wire \CNTB_FORWARD_reg[4]_i_1_n_1 ;
  wire \CNTB_FORWARD_reg[4]_i_1_n_2 ;
  wire \CNTB_FORWARD_reg[4]_i_1_n_3 ;
  wire \CNTB_FORWARD_reg[4]_i_1_n_4 ;
  wire \CNTB_FORWARD_reg[4]_i_1_n_5 ;
  wire \CNTB_FORWARD_reg[4]_i_1_n_6 ;
  wire \CNTB_FORWARD_reg[4]_i_1_n_7 ;
  wire \CNTB_FORWARD_reg[8]_i_1_n_0 ;
  wire \CNTB_FORWARD_reg[8]_i_1_n_1 ;
  wire \CNTB_FORWARD_reg[8]_i_1_n_2 ;
  wire \CNTB_FORWARD_reg[8]_i_1_n_3 ;
  wire \CNTB_FORWARD_reg[8]_i_1_n_4 ;
  wire \CNTB_FORWARD_reg[8]_i_1_n_5 ;
  wire \CNTB_FORWARD_reg[8]_i_1_n_6 ;
  wire \CNTB_FORWARD_reg[8]_i_1_n_7 ;
  wire \CNTB_RCV_PKT[0]_i_3_n_0 ;
  wire \CNTB_RCV_PKT[0]_i_4_n_0 ;
  wire \CNTB_RCV_PKT[0]_i_5_n_0 ;
  wire \CNTB_RCV_PKT[0]_i_6_n_0 ;
  wire \CNTB_RCV_PKT[0]_i_7_n_0 ;
  wire \CNTB_RCV_PKT[12]_i_2_n_0 ;
  wire \CNTB_RCV_PKT[12]_i_3_n_0 ;
  wire \CNTB_RCV_PKT[12]_i_4_n_0 ;
  wire \CNTB_RCV_PKT[12]_i_5_n_0 ;
  wire \CNTB_RCV_PKT[4]_i_2_n_0 ;
  wire \CNTB_RCV_PKT[4]_i_3_n_0 ;
  wire \CNTB_RCV_PKT[4]_i_4_n_0 ;
  wire \CNTB_RCV_PKT[4]_i_5_n_0 ;
  wire \CNTB_RCV_PKT[8]_i_2_n_0 ;
  wire \CNTB_RCV_PKT[8]_i_3_n_0 ;
  wire \CNTB_RCV_PKT[8]_i_4_n_0 ;
  wire \CNTB_RCV_PKT[8]_i_5_n_0 ;
  wire [15:0]CNTB_RCV_PKT_reg;
  wire \CNTB_RCV_PKT_reg[0]_i_2_n_0 ;
  wire \CNTB_RCV_PKT_reg[0]_i_2_n_1 ;
  wire \CNTB_RCV_PKT_reg[0]_i_2_n_2 ;
  wire \CNTB_RCV_PKT_reg[0]_i_2_n_3 ;
  wire \CNTB_RCV_PKT_reg[0]_i_2_n_4 ;
  wire \CNTB_RCV_PKT_reg[0]_i_2_n_5 ;
  wire \CNTB_RCV_PKT_reg[0]_i_2_n_6 ;
  wire \CNTB_RCV_PKT_reg[0]_i_2_n_7 ;
  wire \CNTB_RCV_PKT_reg[12]_i_1_n_1 ;
  wire \CNTB_RCV_PKT_reg[12]_i_1_n_2 ;
  wire \CNTB_RCV_PKT_reg[12]_i_1_n_3 ;
  wire \CNTB_RCV_PKT_reg[12]_i_1_n_4 ;
  wire \CNTB_RCV_PKT_reg[12]_i_1_n_5 ;
  wire \CNTB_RCV_PKT_reg[12]_i_1_n_6 ;
  wire \CNTB_RCV_PKT_reg[12]_i_1_n_7 ;
  wire \CNTB_RCV_PKT_reg[15]_0 ;
  wire \CNTB_RCV_PKT_reg[4]_i_1_n_0 ;
  wire \CNTB_RCV_PKT_reg[4]_i_1_n_1 ;
  wire \CNTB_RCV_PKT_reg[4]_i_1_n_2 ;
  wire \CNTB_RCV_PKT_reg[4]_i_1_n_3 ;
  wire \CNTB_RCV_PKT_reg[4]_i_1_n_4 ;
  wire \CNTB_RCV_PKT_reg[4]_i_1_n_5 ;
  wire \CNTB_RCV_PKT_reg[4]_i_1_n_6 ;
  wire \CNTB_RCV_PKT_reg[4]_i_1_n_7 ;
  wire \CNTB_RCV_PKT_reg[8]_i_1_n_0 ;
  wire \CNTB_RCV_PKT_reg[8]_i_1_n_1 ;
  wire \CNTB_RCV_PKT_reg[8]_i_1_n_2 ;
  wire \CNTB_RCV_PKT_reg[8]_i_1_n_3 ;
  wire \CNTB_RCV_PKT_reg[8]_i_1_n_4 ;
  wire \CNTB_RCV_PKT_reg[8]_i_1_n_5 ;
  wire \CNTB_RCV_PKT_reg[8]_i_1_n_6 ;
  wire \CNTB_RCV_PKT_reg[8]_i_1_n_7 ;
  wire \CNTB_UPSTREAM[0]_i_3_n_0 ;
  wire \CNTB_UPSTREAM[0]_i_4_n_0 ;
  wire \CNTB_UPSTREAM[0]_i_5_n_0 ;
  wire \CNTB_UPSTREAM[0]_i_6_n_0 ;
  wire \CNTB_UPSTREAM[0]_i_7_n_0 ;
  wire \CNTB_UPSTREAM[12]_i_2_n_0 ;
  wire \CNTB_UPSTREAM[12]_i_3_n_0 ;
  wire \CNTB_UPSTREAM[12]_i_4_n_0 ;
  wire \CNTB_UPSTREAM[12]_i_5_n_0 ;
  wire \CNTB_UPSTREAM[4]_i_2_n_0 ;
  wire \CNTB_UPSTREAM[4]_i_3_n_0 ;
  wire \CNTB_UPSTREAM[4]_i_4_n_0 ;
  wire \CNTB_UPSTREAM[4]_i_5_n_0 ;
  wire \CNTB_UPSTREAM[8]_i_2_n_0 ;
  wire \CNTB_UPSTREAM[8]_i_3_n_0 ;
  wire \CNTB_UPSTREAM[8]_i_4_n_0 ;
  wire \CNTB_UPSTREAM[8]_i_5_n_0 ;
  wire [15:0]CNTB_UPSTREAM_reg;
  wire \CNTB_UPSTREAM_reg[0]_i_2_n_0 ;
  wire \CNTB_UPSTREAM_reg[0]_i_2_n_1 ;
  wire \CNTB_UPSTREAM_reg[0]_i_2_n_2 ;
  wire \CNTB_UPSTREAM_reg[0]_i_2_n_3 ;
  wire \CNTB_UPSTREAM_reg[0]_i_2_n_4 ;
  wire \CNTB_UPSTREAM_reg[0]_i_2_n_5 ;
  wire \CNTB_UPSTREAM_reg[0]_i_2_n_6 ;
  wire \CNTB_UPSTREAM_reg[0]_i_2_n_7 ;
  wire \CNTB_UPSTREAM_reg[12]_i_1_n_1 ;
  wire \CNTB_UPSTREAM_reg[12]_i_1_n_2 ;
  wire \CNTB_UPSTREAM_reg[12]_i_1_n_3 ;
  wire \CNTB_UPSTREAM_reg[12]_i_1_n_4 ;
  wire \CNTB_UPSTREAM_reg[12]_i_1_n_5 ;
  wire \CNTB_UPSTREAM_reg[12]_i_1_n_6 ;
  wire \CNTB_UPSTREAM_reg[12]_i_1_n_7 ;
  wire \CNTB_UPSTREAM_reg[15]_0 ;
  wire \CNTB_UPSTREAM_reg[4]_i_1_n_0 ;
  wire \CNTB_UPSTREAM_reg[4]_i_1_n_1 ;
  wire \CNTB_UPSTREAM_reg[4]_i_1_n_2 ;
  wire \CNTB_UPSTREAM_reg[4]_i_1_n_3 ;
  wire \CNTB_UPSTREAM_reg[4]_i_1_n_4 ;
  wire \CNTB_UPSTREAM_reg[4]_i_1_n_5 ;
  wire \CNTB_UPSTREAM_reg[4]_i_1_n_6 ;
  wire \CNTB_UPSTREAM_reg[4]_i_1_n_7 ;
  wire \CNTB_UPSTREAM_reg[8]_i_1_n_0 ;
  wire \CNTB_UPSTREAM_reg[8]_i_1_n_1 ;
  wire \CNTB_UPSTREAM_reg[8]_i_1_n_2 ;
  wire \CNTB_UPSTREAM_reg[8]_i_1_n_3 ;
  wire \CNTB_UPSTREAM_reg[8]_i_1_n_4 ;
  wire \CNTB_UPSTREAM_reg[8]_i_1_n_5 ;
  wire \CNTB_UPSTREAM_reg[8]_i_1_n_6 ;
  wire \CNTB_UPSTREAM_reg[8]_i_1_n_7 ;
  wire \CNT_CRC_ERR_HOST[0]_i_4_n_0 ;
  wire \CNT_CRC_ERR_HOST[0]_i_5_n_0 ;
  wire \CNT_CRC_ERR_HOST[0]_i_6_n_0 ;
  wire \CNT_CRC_ERR_HOST[0]_i_7_n_0 ;
  wire \CNT_CRC_ERR_HOST[0]_i_8_n_0 ;
  wire \CNT_CRC_ERR_HOST[12]_i_2_n_0 ;
  wire \CNT_CRC_ERR_HOST[12]_i_3_n_0 ;
  wire \CNT_CRC_ERR_HOST[12]_i_4_n_0 ;
  wire \CNT_CRC_ERR_HOST[12]_i_5_n_0 ;
  wire \CNT_CRC_ERR_HOST[4]_i_2_n_0 ;
  wire \CNT_CRC_ERR_HOST[4]_i_3_n_0 ;
  wire \CNT_CRC_ERR_HOST[4]_i_4_n_0 ;
  wire \CNT_CRC_ERR_HOST[4]_i_5_n_0 ;
  wire \CNT_CRC_ERR_HOST[8]_i_2_n_0 ;
  wire \CNT_CRC_ERR_HOST[8]_i_3_n_0 ;
  wire \CNT_CRC_ERR_HOST[8]_i_4_n_0 ;
  wire \CNT_CRC_ERR_HOST[8]_i_5_n_0 ;
  wire [15:0]CNT_CRC_ERR_HOST_reg;
  wire \CNT_CRC_ERR_HOST_reg[0]_i_2_n_0 ;
  wire \CNT_CRC_ERR_HOST_reg[0]_i_2_n_1 ;
  wire \CNT_CRC_ERR_HOST_reg[0]_i_2_n_2 ;
  wire \CNT_CRC_ERR_HOST_reg[0]_i_2_n_3 ;
  wire \CNT_CRC_ERR_HOST_reg[0]_i_2_n_4 ;
  wire \CNT_CRC_ERR_HOST_reg[0]_i_2_n_5 ;
  wire \CNT_CRC_ERR_HOST_reg[0]_i_2_n_6 ;
  wire \CNT_CRC_ERR_HOST_reg[0]_i_2_n_7 ;
  wire \CNT_CRC_ERR_HOST_reg[12]_i_1_n_1 ;
  wire \CNT_CRC_ERR_HOST_reg[12]_i_1_n_2 ;
  wire \CNT_CRC_ERR_HOST_reg[12]_i_1_n_3 ;
  wire \CNT_CRC_ERR_HOST_reg[12]_i_1_n_4 ;
  wire \CNT_CRC_ERR_HOST_reg[12]_i_1_n_5 ;
  wire \CNT_CRC_ERR_HOST_reg[12]_i_1_n_6 ;
  wire \CNT_CRC_ERR_HOST_reg[12]_i_1_n_7 ;
  wire \CNT_CRC_ERR_HOST_reg[15]_0 ;
  wire \CNT_CRC_ERR_HOST_reg[4]_i_1_n_0 ;
  wire \CNT_CRC_ERR_HOST_reg[4]_i_1_n_1 ;
  wire \CNT_CRC_ERR_HOST_reg[4]_i_1_n_2 ;
  wire \CNT_CRC_ERR_HOST_reg[4]_i_1_n_3 ;
  wire \CNT_CRC_ERR_HOST_reg[4]_i_1_n_4 ;
  wire \CNT_CRC_ERR_HOST_reg[4]_i_1_n_5 ;
  wire \CNT_CRC_ERR_HOST_reg[4]_i_1_n_6 ;
  wire \CNT_CRC_ERR_HOST_reg[4]_i_1_n_7 ;
  wire \CNT_CRC_ERR_HOST_reg[8]_i_1_n_0 ;
  wire \CNT_CRC_ERR_HOST_reg[8]_i_1_n_1 ;
  wire \CNT_CRC_ERR_HOST_reg[8]_i_1_n_2 ;
  wire \CNT_CRC_ERR_HOST_reg[8]_i_1_n_3 ;
  wire \CNT_CRC_ERR_HOST_reg[8]_i_1_n_4 ;
  wire \CNT_CRC_ERR_HOST_reg[8]_i_1_n_5 ;
  wire \CNT_CRC_ERR_HOST_reg[8]_i_1_n_6 ;
  wire \CNT_CRC_ERR_HOST_reg[8]_i_1_n_7 ;
  wire [0:0]D;
  wire [7:0]PADDR;
  wire PCLK;
  wire PENABLE;
  wire PHY_RESET_A_DRIVE1_out;
  wire PHY_RESET_A_DRIVE_i_2_n_0;
  wire PHY_RESET_B_DRIVE0_out;
  wire PHY_RESET_U_DRIVE2_out;
  wire PHY_RESET_U_DRIVE_i_2_n_0;
  wire [31:0]PRDATA;
  wire \PRDATA[0]_i_1_n_0 ;
  wire \PRDATA[0]_i_2_n_0 ;
  wire \PRDATA[0]_i_3_n_0 ;
  wire \PRDATA[0]_i_4_n_0 ;
  wire \PRDATA[0]_i_5_n_0 ;
  wire \PRDATA[0]_i_6_n_0 ;
  wire \PRDATA[0]_i_7_n_0 ;
  wire \PRDATA[0]_i_8_n_0 ;
  wire \PRDATA[0]_i_9_n_0 ;
  wire \PRDATA[10]_i_1_n_0 ;
  wire \PRDATA[10]_i_2_n_0 ;
  wire \PRDATA[10]_i_3_n_0 ;
  wire \PRDATA[10]_i_4_n_0 ;
  wire \PRDATA[10]_i_5_n_0 ;
  wire \PRDATA[10]_i_6_n_0 ;
  wire \PRDATA[10]_i_7_n_0 ;
  wire \PRDATA[11]_i_1_n_0 ;
  wire \PRDATA[11]_i_2_n_0 ;
  wire \PRDATA[11]_i_3_n_0 ;
  wire \PRDATA[11]_i_4_n_0 ;
  wire \PRDATA[11]_i_5_n_0 ;
  wire \PRDATA[11]_i_6_n_0 ;
  wire \PRDATA[11]_i_7_n_0 ;
  wire \PRDATA[12]_i_1_n_0 ;
  wire \PRDATA[12]_i_2_n_0 ;
  wire \PRDATA[12]_i_3_n_0 ;
  wire \PRDATA[12]_i_4_n_0 ;
  wire \PRDATA[12]_i_5_n_0 ;
  wire \PRDATA[12]_i_6_n_0 ;
  wire \PRDATA[12]_i_7_n_0 ;
  wire \PRDATA[13]_i_1_n_0 ;
  wire \PRDATA[13]_i_2_n_0 ;
  wire \PRDATA[13]_i_3_n_0 ;
  wire \PRDATA[13]_i_4_n_0 ;
  wire \PRDATA[13]_i_5_n_0 ;
  wire \PRDATA[13]_i_6_n_0 ;
  wire \PRDATA[13]_i_7_n_0 ;
  wire \PRDATA[14]_i_1_n_0 ;
  wire \PRDATA[14]_i_2_n_0 ;
  wire \PRDATA[14]_i_3_n_0 ;
  wire \PRDATA[14]_i_4_n_0 ;
  wire \PRDATA[14]_i_5_n_0 ;
  wire \PRDATA[14]_i_6_n_0 ;
  wire \PRDATA[14]_i_7_n_0 ;
  wire \PRDATA[15]_i_1_n_0 ;
  wire \PRDATA[15]_i_2_n_0 ;
  wire \PRDATA[15]_i_3_n_0 ;
  wire \PRDATA[15]_i_4_n_0 ;
  wire \PRDATA[15]_i_5_n_0 ;
  wire \PRDATA[15]_i_6_n_0 ;
  wire \PRDATA[15]_i_7_n_0 ;
  wire \PRDATA[15]_i_8_n_0 ;
  wire \PRDATA[15]_i_9_n_0 ;
  wire \PRDATA[16]_i_1_n_0 ;
  wire \PRDATA[16]_i_2_n_0 ;
  wire \PRDATA[16]_i_3_n_0 ;
  wire \PRDATA[16]_i_4_n_0 ;
  wire \PRDATA[16]_i_5_n_0 ;
  wire \PRDATA[16]_i_6_n_0 ;
  wire \PRDATA[17]_i_1_n_0 ;
  wire \PRDATA[17]_i_2_n_0 ;
  wire \PRDATA[17]_i_3_n_0 ;
  wire \PRDATA[17]_i_4_n_0 ;
  wire \PRDATA[17]_i_5_n_0 ;
  wire \PRDATA[17]_i_6_n_0 ;
  wire \PRDATA[18]_i_1_n_0 ;
  wire \PRDATA[18]_i_2_n_0 ;
  wire \PRDATA[18]_i_3_n_0 ;
  wire \PRDATA[18]_i_4_n_0 ;
  wire \PRDATA[18]_i_5_n_0 ;
  wire \PRDATA[18]_i_6_n_0 ;
  wire \PRDATA[19]_i_1_n_0 ;
  wire \PRDATA[19]_i_2_n_0 ;
  wire \PRDATA[19]_i_3_n_0 ;
  wire \PRDATA[19]_i_4_n_0 ;
  wire \PRDATA[19]_i_5_n_0 ;
  wire \PRDATA[19]_i_6_n_0 ;
  wire \PRDATA[1]_i_1_n_0 ;
  wire \PRDATA[1]_i_2_n_0 ;
  wire \PRDATA[1]_i_3_n_0 ;
  wire \PRDATA[1]_i_4_n_0 ;
  wire \PRDATA[1]_i_5_n_0 ;
  wire \PRDATA[1]_i_6_n_0 ;
  wire \PRDATA[1]_i_7_n_0 ;
  wire \PRDATA[1]_i_8_n_0 ;
  wire \PRDATA[20]_i_1_n_0 ;
  wire \PRDATA[20]_i_2_n_0 ;
  wire \PRDATA[20]_i_3_n_0 ;
  wire \PRDATA[20]_i_4_n_0 ;
  wire \PRDATA[20]_i_5_n_0 ;
  wire \PRDATA[20]_i_6_n_0 ;
  wire \PRDATA[21]_i_1_n_0 ;
  wire \PRDATA[21]_i_2_n_0 ;
  wire \PRDATA[21]_i_3_n_0 ;
  wire \PRDATA[21]_i_4_n_0 ;
  wire \PRDATA[21]_i_5_n_0 ;
  wire \PRDATA[21]_i_6_n_0 ;
  wire \PRDATA[22]_i_1_n_0 ;
  wire \PRDATA[22]_i_2_n_0 ;
  wire \PRDATA[22]_i_3_n_0 ;
  wire \PRDATA[22]_i_4_n_0 ;
  wire \PRDATA[22]_i_5_n_0 ;
  wire \PRDATA[22]_i_6_n_0 ;
  wire \PRDATA[23]_i_1_n_0 ;
  wire \PRDATA[23]_i_2_n_0 ;
  wire \PRDATA[23]_i_3_n_0 ;
  wire \PRDATA[23]_i_4_n_0 ;
  wire \PRDATA[23]_i_5_n_0 ;
  wire \PRDATA[23]_i_6_n_0 ;
  wire \PRDATA[23]_i_7_n_0 ;
  wire \PRDATA[24]_i_1_n_0 ;
  wire \PRDATA[24]_i_2_n_0 ;
  wire \PRDATA[24]_i_3_n_0 ;
  wire \PRDATA[24]_i_4_n_0 ;
  wire \PRDATA[24]_i_5_n_0 ;
  wire \PRDATA[24]_i_6_n_0 ;
  wire \PRDATA[25]_i_1_n_0 ;
  wire \PRDATA[25]_i_2_n_0 ;
  wire \PRDATA[25]_i_3_n_0 ;
  wire \PRDATA[25]_i_4_n_0 ;
  wire \PRDATA[25]_i_5_n_0 ;
  wire \PRDATA[25]_i_6_n_0 ;
  wire \PRDATA[26]_i_1_n_0 ;
  wire \PRDATA[26]_i_2_n_0 ;
  wire \PRDATA[26]_i_3_n_0 ;
  wire \PRDATA[26]_i_4_n_0 ;
  wire \PRDATA[26]_i_5_n_0 ;
  wire \PRDATA[26]_i_6_n_0 ;
  wire \PRDATA[27]_i_1_n_0 ;
  wire \PRDATA[27]_i_2_n_0 ;
  wire \PRDATA[27]_i_3_n_0 ;
  wire \PRDATA[27]_i_4_n_0 ;
  wire \PRDATA[27]_i_5_n_0 ;
  wire \PRDATA[27]_i_6_n_0 ;
  wire \PRDATA[28]_i_1_n_0 ;
  wire \PRDATA[28]_i_2_n_0 ;
  wire \PRDATA[28]_i_3_n_0 ;
  wire \PRDATA[28]_i_4_n_0 ;
  wire \PRDATA[28]_i_5_n_0 ;
  wire \PRDATA[28]_i_6_n_0 ;
  wire \PRDATA[29]_i_1_n_0 ;
  wire \PRDATA[29]_i_2_n_0 ;
  wire \PRDATA[29]_i_3_n_0 ;
  wire \PRDATA[29]_i_4_n_0 ;
  wire \PRDATA[29]_i_5_n_0 ;
  wire \PRDATA[29]_i_6_n_0 ;
  wire \PRDATA[2]_i_10_n_0 ;
  wire \PRDATA[2]_i_11_n_0 ;
  wire \PRDATA[2]_i_1_n_0 ;
  wire \PRDATA[2]_i_2_n_0 ;
  wire \PRDATA[2]_i_3_n_0 ;
  wire \PRDATA[2]_i_4_n_0 ;
  wire \PRDATA[2]_i_5_n_0 ;
  wire \PRDATA[2]_i_6_n_0 ;
  wire \PRDATA[2]_i_7_n_0 ;
  wire \PRDATA[2]_i_8_n_0 ;
  wire \PRDATA[2]_i_9_n_0 ;
  wire \PRDATA[30]_i_1_n_0 ;
  wire \PRDATA[30]_i_2_n_0 ;
  wire \PRDATA[30]_i_3_n_0 ;
  wire \PRDATA[30]_i_4_n_0 ;
  wire \PRDATA[30]_i_5_n_0 ;
  wire \PRDATA[30]_i_6_n_0 ;
  wire \PRDATA[30]_i_7_n_0 ;
  wire \PRDATA[31]_i_10_n_0 ;
  wire \PRDATA[31]_i_1_n_0 ;
  wire \PRDATA[31]_i_2_n_0 ;
  wire \PRDATA[31]_i_3_n_0 ;
  wire \PRDATA[31]_i_4_n_0 ;
  wire \PRDATA[31]_i_5_n_0 ;
  wire \PRDATA[31]_i_6_n_0 ;
  wire \PRDATA[31]_i_7_n_0 ;
  wire \PRDATA[31]_i_8_n_0 ;
  wire \PRDATA[31]_i_9_n_0 ;
  wire \PRDATA[3]_i_1_n_0 ;
  wire \PRDATA[3]_i_2_n_0 ;
  wire \PRDATA[3]_i_3_n_0 ;
  wire \PRDATA[3]_i_4_n_0 ;
  wire \PRDATA[3]_i_5_n_0 ;
  wire \PRDATA[3]_i_6_n_0 ;
  wire \PRDATA[3]_i_7_n_0 ;
  wire \PRDATA[3]_i_8_n_0 ;
  wire \PRDATA[4]_i_1_n_0 ;
  wire \PRDATA[4]_i_2_n_0 ;
  wire \PRDATA[4]_i_3_n_0 ;
  wire \PRDATA[4]_i_4_n_0 ;
  wire \PRDATA[4]_i_5_n_0 ;
  wire \PRDATA[4]_i_6_n_0 ;
  wire \PRDATA[4]_i_7_n_0 ;
  wire \PRDATA[4]_i_8_n_0 ;
  wire \PRDATA[5]_i_1_n_0 ;
  wire \PRDATA[5]_i_2_n_0 ;
  wire \PRDATA[5]_i_3_n_0 ;
  wire \PRDATA[5]_i_4_n_0 ;
  wire \PRDATA[5]_i_5_n_0 ;
  wire \PRDATA[5]_i_6_n_0 ;
  wire \PRDATA[5]_i_7_n_0 ;
  wire \PRDATA[5]_i_8_n_0 ;
  wire \PRDATA[6]_i_1_n_0 ;
  wire \PRDATA[6]_i_2_n_0 ;
  wire \PRDATA[6]_i_3_n_0 ;
  wire \PRDATA[6]_i_4_n_0 ;
  wire \PRDATA[6]_i_5_n_0 ;
  wire \PRDATA[6]_i_6_n_0 ;
  wire \PRDATA[6]_i_7_n_0 ;
  wire \PRDATA[7]_i_1_n_0 ;
  wire \PRDATA[7]_i_2_n_0 ;
  wire \PRDATA[7]_i_3_n_0 ;
  wire \PRDATA[7]_i_4_n_0 ;
  wire \PRDATA[7]_i_5_n_0 ;
  wire \PRDATA[7]_i_6_n_0 ;
  wire \PRDATA[7]_i_7_n_0 ;
  wire \PRDATA[8]_i_1_n_0 ;
  wire \PRDATA[8]_i_2_n_0 ;
  wire \PRDATA[8]_i_3_n_0 ;
  wire \PRDATA[8]_i_4_n_0 ;
  wire \PRDATA[8]_i_5_n_0 ;
  wire \PRDATA[8]_i_6_n_0 ;
  wire \PRDATA[8]_i_7_n_0 ;
  wire \PRDATA[9]_i_1_n_0 ;
  wire \PRDATA[9]_i_2_n_0 ;
  wire \PRDATA[9]_i_3_n_0 ;
  wire \PRDATA[9]_i_4_n_0 ;
  wire \PRDATA[9]_i_5_n_0 ;
  wire \PRDATA[9]_i_6_n_0 ;
  wire \PRDATA[9]_i_7_n_0 ;
  wire PRESETn;
  wire PSEL;
  wire PSEL_0;
  wire PSEL_1;
  wire PSEL_10;
  wire PSEL_2;
  wire PSEL_3;
  wire PSEL_4;
  wire PSEL_5;
  wire PSEL_6;
  wire PSEL_7;
  wire PSEL_8;
  wire PSEL_9;
  wire [31:0]PWDATA;
  wire PWRITE;
  (* MARK_DEBUG *) wire [7:0]T_ADDR;
  (* MARK_DEBUG *) wire T_RDEN;
  (* MARK_DEBUG *) wire T_WREN;
  wire [7:0]board_id;
  wire csr_RESET_A_DRIVE;
  wire csr_RESET_B_DRIVE;
  wire csr_RESET_U_DRIVE;
  wire [0:0]csr_drop_non_hsr_reg_0;
  wire \csr_hsr_net_id[0]_i_1_n_0 ;
  wire \csr_hsr_net_id[1]_i_1_n_0 ;
  wire \csr_hsr_net_id[2]_i_1_n_0 ;
  wire \csr_hsr_net_id[2]_i_2_n_0 ;
  wire [2:0]\csr_hsr_net_id_reg[2]_0 ;
  wire [0:0]csr_hsr_qr_reg_0;
  wire \csr_mac_addr[0]_C_i_1_n_0 ;
  wire \csr_mac_addr[15]_i_1_n_0 ;
  wire \csr_mac_addr[15]_i_2_n_0 ;
  wire \csr_mac_addr[1]_C_i_1_n_0 ;
  wire \csr_mac_addr[2]_C_i_1_n_0 ;
  wire \csr_mac_addr[3]_C_i_1_n_0 ;
  wire \csr_mac_addr[47]_i_1_n_0 ;
  wire \csr_mac_addr[47]_i_2_n_0 ;
  wire \csr_mac_addr[47]_i_3_n_0 ;
  wire \csr_mac_addr[47]_i_4_n_0 ;
  wire \csr_mac_addr[47]_i_5_n_0 ;
  wire \csr_mac_addr[4]_C_i_1_n_0 ;
  wire \csr_mac_addr[5]_C_i_1_n_0 ;
  wire \csr_mac_addr[6]_C_i_1_n_0 ;
  wire \csr_mac_addr[7]_C_i_1_n_0 ;
  wire \csr_mac_addr_reg[0]_C_n_0 ;
  wire \csr_mac_addr_reg[0]_LDC_i_1_n_0 ;
  wire \csr_mac_addr_reg[0]_LDC_i_2_n_0 ;
  wire \csr_mac_addr_reg[0]_LDC_n_0 ;
  wire \csr_mac_addr_reg[0]_P_n_0 ;
  wire \csr_mac_addr_reg[1]_C_n_0 ;
  wire \csr_mac_addr_reg[1]_LDC_i_1_n_0 ;
  wire \csr_mac_addr_reg[1]_LDC_i_2_n_0 ;
  wire \csr_mac_addr_reg[1]_LDC_n_0 ;
  wire \csr_mac_addr_reg[1]_P_n_0 ;
  wire \csr_mac_addr_reg[2]_C_n_0 ;
  wire \csr_mac_addr_reg[2]_LDC_i_1_n_0 ;
  wire \csr_mac_addr_reg[2]_LDC_i_2_n_0 ;
  wire \csr_mac_addr_reg[2]_LDC_n_0 ;
  wire \csr_mac_addr_reg[2]_P_n_0 ;
  wire \csr_mac_addr_reg[3]_C_n_0 ;
  wire \csr_mac_addr_reg[3]_LDC_i_1_n_0 ;
  wire \csr_mac_addr_reg[3]_LDC_i_2_n_0 ;
  wire \csr_mac_addr_reg[3]_LDC_n_0 ;
  wire \csr_mac_addr_reg[3]_P_n_0 ;
  wire [47:0]\csr_mac_addr_reg[47]_0 ;
  wire \csr_mac_addr_reg[4]_C_n_0 ;
  wire \csr_mac_addr_reg[4]_LDC_i_1_n_0 ;
  wire \csr_mac_addr_reg[4]_LDC_i_2_n_0 ;
  wire \csr_mac_addr_reg[4]_LDC_n_0 ;
  wire \csr_mac_addr_reg[4]_P_n_0 ;
  wire \csr_mac_addr_reg[5]_C_n_0 ;
  wire \csr_mac_addr_reg[5]_LDC_i_1_n_0 ;
  wire \csr_mac_addr_reg[5]_LDC_i_2_n_0 ;
  wire \csr_mac_addr_reg[5]_LDC_n_0 ;
  wire \csr_mac_addr_reg[5]_P_n_0 ;
  wire \csr_mac_addr_reg[6]_C_n_0 ;
  wire \csr_mac_addr_reg[6]_LDC_i_1_n_0 ;
  wire \csr_mac_addr_reg[6]_LDC_i_2_n_0 ;
  wire \csr_mac_addr_reg[6]_LDC_n_0 ;
  wire \csr_mac_addr_reg[6]_P_n_0 ;
  wire \csr_mac_addr_reg[7]_C_n_0 ;
  wire \csr_mac_addr_reg[7]_LDC_i_1_n_0 ;
  wire \csr_mac_addr_reg[7]_LDC_i_2_n_0 ;
  wire \csr_mac_addr_reg[7]_LDC_n_0 ;
  wire \csr_mac_addr_reg[7]_P_n_0 ;
  wire csr_promiscuous;
  wire [0:0]csr_snoop_reg_0;
  wire drive_readyB;
  wire drive_readyU;
  wire drive_resetA_n;
  wire drive_resetB_n;
  wire drive_resetU_n;
  wire hsr_ready;
  wire phy_readyA;
  wire rst_readyB;
  wire rst_readyU;
  wire rst_resetA_n;
  wire rst_resetB_n;
  wire rst_resetU_n;
  wire [3:3]\NLW_CNTA_BOTH_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_CNTA_CRC_ERR_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_CNTA_DROP_FULL_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_CNTA_DROP_NON_HSR_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_CNTA_DROP_NON_QR_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_CNTA_DROP_SRC_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_CNTA_DROP_UNKNOWN_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_CNTA_FORWARD_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_CNTA_RCV_PKT_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_CNTA_UPSTREAM_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_CNTB_BOTH_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_CNTB_CRC_ERR_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_CNTB_DROP_FULL_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_CNTB_DROP_NON_HSR_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_CNTB_DROP_NON_QR_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_CNTB_DROP_SRC_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_CNTB_DROP_UNKNOWN_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_CNTB_FORWARD_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_CNTB_RCV_PKT_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_CNTB_UPSTREAM_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_CNT_CRC_ERR_HOST_reg[12]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \CNTA_BOTH[0]_i_3 
       (.I0(T_ADDR[2]),
        .I1(T_ADDR[5]),
        .I2(T_ADDR[4]),
        .I3(PHY_RESET_U_DRIVE_i_2_n_0),
        .I4(T_ADDR[3]),
        .I5(T_ADDR[6]),
        .O(PSEL_8));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_BOTH[0]_i_4 
       (.I0(CNTA_BOTH_reg[0]),
        .I1(PSEL_8),
        .O(\CNTA_BOTH[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_BOTH[0]_i_5 
       (.I0(CNTA_BOTH_reg[3]),
        .I1(PSEL_8),
        .O(\CNTA_BOTH[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_BOTH[0]_i_6 
       (.I0(CNTA_BOTH_reg[2]),
        .I1(PSEL_8),
        .O(\CNTA_BOTH[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_BOTH[0]_i_7 
       (.I0(CNTA_BOTH_reg[1]),
        .I1(PSEL_8),
        .O(\CNTA_BOTH[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \CNTA_BOTH[0]_i_8 
       (.I0(CNTA_BOTH_reg[0]),
        .I1(PSEL_8),
        .O(\CNTA_BOTH[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_BOTH[12]_i_2 
       (.I0(CNTA_BOTH_reg[15]),
        .I1(PSEL_8),
        .O(\CNTA_BOTH[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_BOTH[12]_i_3 
       (.I0(CNTA_BOTH_reg[14]),
        .I1(PSEL_8),
        .O(\CNTA_BOTH[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_BOTH[12]_i_4 
       (.I0(CNTA_BOTH_reg[13]),
        .I1(PSEL_8),
        .O(\CNTA_BOTH[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_BOTH[12]_i_5 
       (.I0(CNTA_BOTH_reg[12]),
        .I1(PSEL_8),
        .O(\CNTA_BOTH[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_BOTH[4]_i_2 
       (.I0(CNTA_BOTH_reg[7]),
        .I1(PSEL_8),
        .O(\CNTA_BOTH[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_BOTH[4]_i_3 
       (.I0(CNTA_BOTH_reg[6]),
        .I1(PSEL_8),
        .O(\CNTA_BOTH[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_BOTH[4]_i_4 
       (.I0(CNTA_BOTH_reg[5]),
        .I1(PSEL_8),
        .O(\CNTA_BOTH[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_BOTH[4]_i_5 
       (.I0(CNTA_BOTH_reg[4]),
        .I1(PSEL_8),
        .O(\CNTA_BOTH[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_BOTH[8]_i_2 
       (.I0(CNTA_BOTH_reg[11]),
        .I1(PSEL_8),
        .O(\CNTA_BOTH[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_BOTH[8]_i_3 
       (.I0(CNTA_BOTH_reg[10]),
        .I1(PSEL_8),
        .O(\CNTA_BOTH[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_BOTH[8]_i_4 
       (.I0(CNTA_BOTH_reg[9]),
        .I1(PSEL_8),
        .O(\CNTA_BOTH[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_BOTH[8]_i_5 
       (.I0(CNTA_BOTH_reg[8]),
        .I1(PSEL_8),
        .O(\CNTA_BOTH[8]_i_5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_BOTH_reg[0] 
       (.C(PCLK),
        .CE(\CNTA_BOTH_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_BOTH_reg[0]_i_2_n_7 ),
        .Q(CNTA_BOTH_reg[0]));
  CARRY4 \CNTA_BOTH_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\CNTA_BOTH_reg[0]_i_2_n_0 ,\CNTA_BOTH_reg[0]_i_2_n_1 ,\CNTA_BOTH_reg[0]_i_2_n_2 ,\CNTA_BOTH_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\CNTA_BOTH[0]_i_4_n_0 }),
        .O({\CNTA_BOTH_reg[0]_i_2_n_4 ,\CNTA_BOTH_reg[0]_i_2_n_5 ,\CNTA_BOTH_reg[0]_i_2_n_6 ,\CNTA_BOTH_reg[0]_i_2_n_7 }),
        .S({\CNTA_BOTH[0]_i_5_n_0 ,\CNTA_BOTH[0]_i_6_n_0 ,\CNTA_BOTH[0]_i_7_n_0 ,\CNTA_BOTH[0]_i_8_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_BOTH_reg[10] 
       (.C(PCLK),
        .CE(\CNTA_BOTH_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_BOTH_reg[8]_i_1_n_5 ),
        .Q(CNTA_BOTH_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_BOTH_reg[11] 
       (.C(PCLK),
        .CE(\CNTA_BOTH_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_BOTH_reg[8]_i_1_n_4 ),
        .Q(CNTA_BOTH_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_BOTH_reg[12] 
       (.C(PCLK),
        .CE(\CNTA_BOTH_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_BOTH_reg[12]_i_1_n_7 ),
        .Q(CNTA_BOTH_reg[12]));
  CARRY4 \CNTA_BOTH_reg[12]_i_1 
       (.CI(\CNTA_BOTH_reg[8]_i_1_n_0 ),
        .CO({\NLW_CNTA_BOTH_reg[12]_i_1_CO_UNCONNECTED [3],\CNTA_BOTH_reg[12]_i_1_n_1 ,\CNTA_BOTH_reg[12]_i_1_n_2 ,\CNTA_BOTH_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTA_BOTH_reg[12]_i_1_n_4 ,\CNTA_BOTH_reg[12]_i_1_n_5 ,\CNTA_BOTH_reg[12]_i_1_n_6 ,\CNTA_BOTH_reg[12]_i_1_n_7 }),
        .S({\CNTA_BOTH[12]_i_2_n_0 ,\CNTA_BOTH[12]_i_3_n_0 ,\CNTA_BOTH[12]_i_4_n_0 ,\CNTA_BOTH[12]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_BOTH_reg[13] 
       (.C(PCLK),
        .CE(\CNTA_BOTH_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_BOTH_reg[12]_i_1_n_6 ),
        .Q(CNTA_BOTH_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_BOTH_reg[14] 
       (.C(PCLK),
        .CE(\CNTA_BOTH_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_BOTH_reg[12]_i_1_n_5 ),
        .Q(CNTA_BOTH_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_BOTH_reg[15] 
       (.C(PCLK),
        .CE(\CNTA_BOTH_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_BOTH_reg[12]_i_1_n_4 ),
        .Q(CNTA_BOTH_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_BOTH_reg[1] 
       (.C(PCLK),
        .CE(\CNTA_BOTH_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_BOTH_reg[0]_i_2_n_6 ),
        .Q(CNTA_BOTH_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_BOTH_reg[2] 
       (.C(PCLK),
        .CE(\CNTA_BOTH_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_BOTH_reg[0]_i_2_n_5 ),
        .Q(CNTA_BOTH_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_BOTH_reg[3] 
       (.C(PCLK),
        .CE(\CNTA_BOTH_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_BOTH_reg[0]_i_2_n_4 ),
        .Q(CNTA_BOTH_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_BOTH_reg[4] 
       (.C(PCLK),
        .CE(\CNTA_BOTH_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_BOTH_reg[4]_i_1_n_7 ),
        .Q(CNTA_BOTH_reg[4]));
  CARRY4 \CNTA_BOTH_reg[4]_i_1 
       (.CI(\CNTA_BOTH_reg[0]_i_2_n_0 ),
        .CO({\CNTA_BOTH_reg[4]_i_1_n_0 ,\CNTA_BOTH_reg[4]_i_1_n_1 ,\CNTA_BOTH_reg[4]_i_1_n_2 ,\CNTA_BOTH_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTA_BOTH_reg[4]_i_1_n_4 ,\CNTA_BOTH_reg[4]_i_1_n_5 ,\CNTA_BOTH_reg[4]_i_1_n_6 ,\CNTA_BOTH_reg[4]_i_1_n_7 }),
        .S({\CNTA_BOTH[4]_i_2_n_0 ,\CNTA_BOTH[4]_i_3_n_0 ,\CNTA_BOTH[4]_i_4_n_0 ,\CNTA_BOTH[4]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_BOTH_reg[5] 
       (.C(PCLK),
        .CE(\CNTA_BOTH_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_BOTH_reg[4]_i_1_n_6 ),
        .Q(CNTA_BOTH_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_BOTH_reg[6] 
       (.C(PCLK),
        .CE(\CNTA_BOTH_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_BOTH_reg[4]_i_1_n_5 ),
        .Q(CNTA_BOTH_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_BOTH_reg[7] 
       (.C(PCLK),
        .CE(\CNTA_BOTH_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_BOTH_reg[4]_i_1_n_4 ),
        .Q(CNTA_BOTH_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_BOTH_reg[8] 
       (.C(PCLK),
        .CE(\CNTA_BOTH_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_BOTH_reg[8]_i_1_n_7 ),
        .Q(CNTA_BOTH_reg[8]));
  CARRY4 \CNTA_BOTH_reg[8]_i_1 
       (.CI(\CNTA_BOTH_reg[4]_i_1_n_0 ),
        .CO({\CNTA_BOTH_reg[8]_i_1_n_0 ,\CNTA_BOTH_reg[8]_i_1_n_1 ,\CNTA_BOTH_reg[8]_i_1_n_2 ,\CNTA_BOTH_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTA_BOTH_reg[8]_i_1_n_4 ,\CNTA_BOTH_reg[8]_i_1_n_5 ,\CNTA_BOTH_reg[8]_i_1_n_6 ,\CNTA_BOTH_reg[8]_i_1_n_7 }),
        .S({\CNTA_BOTH[8]_i_2_n_0 ,\CNTA_BOTH[8]_i_3_n_0 ,\CNTA_BOTH[8]_i_4_n_0 ,\CNTA_BOTH[8]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_BOTH_reg[9] 
       (.C(PCLK),
        .CE(\CNTA_BOTH_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_BOTH_reg[8]_i_1_n_6 ),
        .Q(CNTA_BOTH_reg[9]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \CNTA_CRC_ERR[0]_i_3 
       (.I0(T_ADDR[2]),
        .I1(PHY_RESET_U_DRIVE_i_2_n_0),
        .I2(T_ADDR[3]),
        .I3(T_ADDR[6]),
        .I4(T_ADDR[4]),
        .I5(T_ADDR[5]),
        .O(PSEL_4));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_CRC_ERR[0]_i_4 
       (.I0(CNTA_CRC_ERR_reg[0]),
        .I1(PSEL_4),
        .O(\CNTA_CRC_ERR[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_CRC_ERR[0]_i_5 
       (.I0(CNTA_CRC_ERR_reg[3]),
        .I1(PSEL_4),
        .O(\CNTA_CRC_ERR[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_CRC_ERR[0]_i_6 
       (.I0(CNTA_CRC_ERR_reg[2]),
        .I1(PSEL_4),
        .O(\CNTA_CRC_ERR[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_CRC_ERR[0]_i_7 
       (.I0(CNTA_CRC_ERR_reg[1]),
        .I1(PSEL_4),
        .O(\CNTA_CRC_ERR[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \CNTA_CRC_ERR[0]_i_8 
       (.I0(CNTA_CRC_ERR_reg[0]),
        .I1(PSEL_4),
        .O(\CNTA_CRC_ERR[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_CRC_ERR[12]_i_2 
       (.I0(CNTA_CRC_ERR_reg[15]),
        .I1(PSEL_4),
        .O(\CNTA_CRC_ERR[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_CRC_ERR[12]_i_3 
       (.I0(CNTA_CRC_ERR_reg[14]),
        .I1(PSEL_4),
        .O(\CNTA_CRC_ERR[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_CRC_ERR[12]_i_4 
       (.I0(CNTA_CRC_ERR_reg[13]),
        .I1(PSEL_4),
        .O(\CNTA_CRC_ERR[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_CRC_ERR[12]_i_5 
       (.I0(CNTA_CRC_ERR_reg[12]),
        .I1(PSEL_4),
        .O(\CNTA_CRC_ERR[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_CRC_ERR[4]_i_2 
       (.I0(CNTA_CRC_ERR_reg[7]),
        .I1(PSEL_4),
        .O(\CNTA_CRC_ERR[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_CRC_ERR[4]_i_3 
       (.I0(CNTA_CRC_ERR_reg[6]),
        .I1(PSEL_4),
        .O(\CNTA_CRC_ERR[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_CRC_ERR[4]_i_4 
       (.I0(CNTA_CRC_ERR_reg[5]),
        .I1(PSEL_4),
        .O(\CNTA_CRC_ERR[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_CRC_ERR[4]_i_5 
       (.I0(CNTA_CRC_ERR_reg[4]),
        .I1(PSEL_4),
        .O(\CNTA_CRC_ERR[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_CRC_ERR[8]_i_2 
       (.I0(CNTA_CRC_ERR_reg[11]),
        .I1(PSEL_4),
        .O(\CNTA_CRC_ERR[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_CRC_ERR[8]_i_3 
       (.I0(CNTA_CRC_ERR_reg[10]),
        .I1(PSEL_4),
        .O(\CNTA_CRC_ERR[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_CRC_ERR[8]_i_4 
       (.I0(CNTA_CRC_ERR_reg[9]),
        .I1(PSEL_4),
        .O(\CNTA_CRC_ERR[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_CRC_ERR[8]_i_5 
       (.I0(CNTA_CRC_ERR_reg[8]),
        .I1(PSEL_4),
        .O(\CNTA_CRC_ERR[8]_i_5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_CRC_ERR_reg[0] 
       (.C(PCLK),
        .CE(\CNTA_CRC_ERR_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_CRC_ERR_reg[0]_i_2_n_7 ),
        .Q(CNTA_CRC_ERR_reg[0]));
  CARRY4 \CNTA_CRC_ERR_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\CNTA_CRC_ERR_reg[0]_i_2_n_0 ,\CNTA_CRC_ERR_reg[0]_i_2_n_1 ,\CNTA_CRC_ERR_reg[0]_i_2_n_2 ,\CNTA_CRC_ERR_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\CNTA_CRC_ERR[0]_i_4_n_0 }),
        .O({\CNTA_CRC_ERR_reg[0]_i_2_n_4 ,\CNTA_CRC_ERR_reg[0]_i_2_n_5 ,\CNTA_CRC_ERR_reg[0]_i_2_n_6 ,\CNTA_CRC_ERR_reg[0]_i_2_n_7 }),
        .S({\CNTA_CRC_ERR[0]_i_5_n_0 ,\CNTA_CRC_ERR[0]_i_6_n_0 ,\CNTA_CRC_ERR[0]_i_7_n_0 ,\CNTA_CRC_ERR[0]_i_8_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_CRC_ERR_reg[10] 
       (.C(PCLK),
        .CE(\CNTA_CRC_ERR_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_CRC_ERR_reg[8]_i_1_n_5 ),
        .Q(CNTA_CRC_ERR_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_CRC_ERR_reg[11] 
       (.C(PCLK),
        .CE(\CNTA_CRC_ERR_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_CRC_ERR_reg[8]_i_1_n_4 ),
        .Q(CNTA_CRC_ERR_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_CRC_ERR_reg[12] 
       (.C(PCLK),
        .CE(\CNTA_CRC_ERR_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_CRC_ERR_reg[12]_i_1_n_7 ),
        .Q(CNTA_CRC_ERR_reg[12]));
  CARRY4 \CNTA_CRC_ERR_reg[12]_i_1 
       (.CI(\CNTA_CRC_ERR_reg[8]_i_1_n_0 ),
        .CO({\NLW_CNTA_CRC_ERR_reg[12]_i_1_CO_UNCONNECTED [3],\CNTA_CRC_ERR_reg[12]_i_1_n_1 ,\CNTA_CRC_ERR_reg[12]_i_1_n_2 ,\CNTA_CRC_ERR_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTA_CRC_ERR_reg[12]_i_1_n_4 ,\CNTA_CRC_ERR_reg[12]_i_1_n_5 ,\CNTA_CRC_ERR_reg[12]_i_1_n_6 ,\CNTA_CRC_ERR_reg[12]_i_1_n_7 }),
        .S({\CNTA_CRC_ERR[12]_i_2_n_0 ,\CNTA_CRC_ERR[12]_i_3_n_0 ,\CNTA_CRC_ERR[12]_i_4_n_0 ,\CNTA_CRC_ERR[12]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_CRC_ERR_reg[13] 
       (.C(PCLK),
        .CE(\CNTA_CRC_ERR_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_CRC_ERR_reg[12]_i_1_n_6 ),
        .Q(CNTA_CRC_ERR_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_CRC_ERR_reg[14] 
       (.C(PCLK),
        .CE(\CNTA_CRC_ERR_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_CRC_ERR_reg[12]_i_1_n_5 ),
        .Q(CNTA_CRC_ERR_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_CRC_ERR_reg[15] 
       (.C(PCLK),
        .CE(\CNTA_CRC_ERR_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_CRC_ERR_reg[12]_i_1_n_4 ),
        .Q(CNTA_CRC_ERR_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_CRC_ERR_reg[1] 
       (.C(PCLK),
        .CE(\CNTA_CRC_ERR_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_CRC_ERR_reg[0]_i_2_n_6 ),
        .Q(CNTA_CRC_ERR_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_CRC_ERR_reg[2] 
       (.C(PCLK),
        .CE(\CNTA_CRC_ERR_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_CRC_ERR_reg[0]_i_2_n_5 ),
        .Q(CNTA_CRC_ERR_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_CRC_ERR_reg[3] 
       (.C(PCLK),
        .CE(\CNTA_CRC_ERR_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_CRC_ERR_reg[0]_i_2_n_4 ),
        .Q(CNTA_CRC_ERR_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_CRC_ERR_reg[4] 
       (.C(PCLK),
        .CE(\CNTA_CRC_ERR_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_CRC_ERR_reg[4]_i_1_n_7 ),
        .Q(CNTA_CRC_ERR_reg[4]));
  CARRY4 \CNTA_CRC_ERR_reg[4]_i_1 
       (.CI(\CNTA_CRC_ERR_reg[0]_i_2_n_0 ),
        .CO({\CNTA_CRC_ERR_reg[4]_i_1_n_0 ,\CNTA_CRC_ERR_reg[4]_i_1_n_1 ,\CNTA_CRC_ERR_reg[4]_i_1_n_2 ,\CNTA_CRC_ERR_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTA_CRC_ERR_reg[4]_i_1_n_4 ,\CNTA_CRC_ERR_reg[4]_i_1_n_5 ,\CNTA_CRC_ERR_reg[4]_i_1_n_6 ,\CNTA_CRC_ERR_reg[4]_i_1_n_7 }),
        .S({\CNTA_CRC_ERR[4]_i_2_n_0 ,\CNTA_CRC_ERR[4]_i_3_n_0 ,\CNTA_CRC_ERR[4]_i_4_n_0 ,\CNTA_CRC_ERR[4]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_CRC_ERR_reg[5] 
       (.C(PCLK),
        .CE(\CNTA_CRC_ERR_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_CRC_ERR_reg[4]_i_1_n_6 ),
        .Q(CNTA_CRC_ERR_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_CRC_ERR_reg[6] 
       (.C(PCLK),
        .CE(\CNTA_CRC_ERR_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_CRC_ERR_reg[4]_i_1_n_5 ),
        .Q(CNTA_CRC_ERR_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_CRC_ERR_reg[7] 
       (.C(PCLK),
        .CE(\CNTA_CRC_ERR_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_CRC_ERR_reg[4]_i_1_n_4 ),
        .Q(CNTA_CRC_ERR_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_CRC_ERR_reg[8] 
       (.C(PCLK),
        .CE(\CNTA_CRC_ERR_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_CRC_ERR_reg[8]_i_1_n_7 ),
        .Q(CNTA_CRC_ERR_reg[8]));
  CARRY4 \CNTA_CRC_ERR_reg[8]_i_1 
       (.CI(\CNTA_CRC_ERR_reg[4]_i_1_n_0 ),
        .CO({\CNTA_CRC_ERR_reg[8]_i_1_n_0 ,\CNTA_CRC_ERR_reg[8]_i_1_n_1 ,\CNTA_CRC_ERR_reg[8]_i_1_n_2 ,\CNTA_CRC_ERR_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTA_CRC_ERR_reg[8]_i_1_n_4 ,\CNTA_CRC_ERR_reg[8]_i_1_n_5 ,\CNTA_CRC_ERR_reg[8]_i_1_n_6 ,\CNTA_CRC_ERR_reg[8]_i_1_n_7 }),
        .S({\CNTA_CRC_ERR[8]_i_2_n_0 ,\CNTA_CRC_ERR[8]_i_3_n_0 ,\CNTA_CRC_ERR[8]_i_4_n_0 ,\CNTA_CRC_ERR[8]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_CRC_ERR_reg[9] 
       (.C(PCLK),
        .CE(\CNTA_CRC_ERR_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_CRC_ERR_reg[8]_i_1_n_6 ),
        .Q(CNTA_CRC_ERR_reg[9]));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \CNTA_DROP_FULL[0]_i_3 
       (.I0(T_ADDR[2]),
        .I1(T_ADDR[5]),
        .I2(T_ADDR[4]),
        .I3(PHY_RESET_U_DRIVE_i_2_n_0),
        .I4(T_ADDR[3]),
        .I5(T_ADDR[6]),
        .O(PSEL_5));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_FULL[0]_i_4 
       (.I0(CNTA_DROP_FULL_reg[0]),
        .I1(PSEL_5),
        .O(\CNTA_DROP_FULL[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_FULL[0]_i_5 
       (.I0(CNTA_DROP_FULL_reg[3]),
        .I1(PSEL_5),
        .O(\CNTA_DROP_FULL[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_FULL[0]_i_6 
       (.I0(CNTA_DROP_FULL_reg[2]),
        .I1(PSEL_5),
        .O(\CNTA_DROP_FULL[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_FULL[0]_i_7 
       (.I0(CNTA_DROP_FULL_reg[1]),
        .I1(PSEL_5),
        .O(\CNTA_DROP_FULL[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \CNTA_DROP_FULL[0]_i_8 
       (.I0(CNTA_DROP_FULL_reg[0]),
        .I1(PSEL_5),
        .O(\CNTA_DROP_FULL[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_FULL[12]_i_2 
       (.I0(CNTA_DROP_FULL_reg[15]),
        .I1(PSEL_5),
        .O(\CNTA_DROP_FULL[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_FULL[12]_i_3 
       (.I0(CNTA_DROP_FULL_reg[14]),
        .I1(PSEL_5),
        .O(\CNTA_DROP_FULL[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_FULL[12]_i_4 
       (.I0(CNTA_DROP_FULL_reg[13]),
        .I1(PSEL_5),
        .O(\CNTA_DROP_FULL[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_FULL[12]_i_5 
       (.I0(CNTA_DROP_FULL_reg[12]),
        .I1(PSEL_5),
        .O(\CNTA_DROP_FULL[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_FULL[4]_i_2 
       (.I0(CNTA_DROP_FULL_reg[7]),
        .I1(PSEL_5),
        .O(\CNTA_DROP_FULL[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_FULL[4]_i_3 
       (.I0(CNTA_DROP_FULL_reg[6]),
        .I1(PSEL_5),
        .O(\CNTA_DROP_FULL[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_FULL[4]_i_4 
       (.I0(CNTA_DROP_FULL_reg[5]),
        .I1(PSEL_5),
        .O(\CNTA_DROP_FULL[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_FULL[4]_i_5 
       (.I0(CNTA_DROP_FULL_reg[4]),
        .I1(PSEL_5),
        .O(\CNTA_DROP_FULL[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_FULL[8]_i_2 
       (.I0(CNTA_DROP_FULL_reg[11]),
        .I1(PSEL_5),
        .O(\CNTA_DROP_FULL[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_FULL[8]_i_3 
       (.I0(CNTA_DROP_FULL_reg[10]),
        .I1(PSEL_5),
        .O(\CNTA_DROP_FULL[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_FULL[8]_i_4 
       (.I0(CNTA_DROP_FULL_reg[9]),
        .I1(PSEL_5),
        .O(\CNTA_DROP_FULL[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_FULL[8]_i_5 
       (.I0(CNTA_DROP_FULL_reg[8]),
        .I1(PSEL_5),
        .O(\CNTA_DROP_FULL[8]_i_5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_FULL_reg[0] 
       (.C(PCLK),
        .CE(\CNTA_DROP_FULL_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_DROP_FULL_reg[0]_i_2_n_7 ),
        .Q(CNTA_DROP_FULL_reg[0]));
  CARRY4 \CNTA_DROP_FULL_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\CNTA_DROP_FULL_reg[0]_i_2_n_0 ,\CNTA_DROP_FULL_reg[0]_i_2_n_1 ,\CNTA_DROP_FULL_reg[0]_i_2_n_2 ,\CNTA_DROP_FULL_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\CNTA_DROP_FULL[0]_i_4_n_0 }),
        .O({\CNTA_DROP_FULL_reg[0]_i_2_n_4 ,\CNTA_DROP_FULL_reg[0]_i_2_n_5 ,\CNTA_DROP_FULL_reg[0]_i_2_n_6 ,\CNTA_DROP_FULL_reg[0]_i_2_n_7 }),
        .S({\CNTA_DROP_FULL[0]_i_5_n_0 ,\CNTA_DROP_FULL[0]_i_6_n_0 ,\CNTA_DROP_FULL[0]_i_7_n_0 ,\CNTA_DROP_FULL[0]_i_8_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_FULL_reg[10] 
       (.C(PCLK),
        .CE(\CNTA_DROP_FULL_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_DROP_FULL_reg[8]_i_1_n_5 ),
        .Q(CNTA_DROP_FULL_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_FULL_reg[11] 
       (.C(PCLK),
        .CE(\CNTA_DROP_FULL_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_DROP_FULL_reg[8]_i_1_n_4 ),
        .Q(CNTA_DROP_FULL_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_FULL_reg[12] 
       (.C(PCLK),
        .CE(\CNTA_DROP_FULL_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_DROP_FULL_reg[12]_i_1_n_7 ),
        .Q(CNTA_DROP_FULL_reg[12]));
  CARRY4 \CNTA_DROP_FULL_reg[12]_i_1 
       (.CI(\CNTA_DROP_FULL_reg[8]_i_1_n_0 ),
        .CO({\NLW_CNTA_DROP_FULL_reg[12]_i_1_CO_UNCONNECTED [3],\CNTA_DROP_FULL_reg[12]_i_1_n_1 ,\CNTA_DROP_FULL_reg[12]_i_1_n_2 ,\CNTA_DROP_FULL_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTA_DROP_FULL_reg[12]_i_1_n_4 ,\CNTA_DROP_FULL_reg[12]_i_1_n_5 ,\CNTA_DROP_FULL_reg[12]_i_1_n_6 ,\CNTA_DROP_FULL_reg[12]_i_1_n_7 }),
        .S({\CNTA_DROP_FULL[12]_i_2_n_0 ,\CNTA_DROP_FULL[12]_i_3_n_0 ,\CNTA_DROP_FULL[12]_i_4_n_0 ,\CNTA_DROP_FULL[12]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_FULL_reg[13] 
       (.C(PCLK),
        .CE(\CNTA_DROP_FULL_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_DROP_FULL_reg[12]_i_1_n_6 ),
        .Q(CNTA_DROP_FULL_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_FULL_reg[14] 
       (.C(PCLK),
        .CE(\CNTA_DROP_FULL_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_DROP_FULL_reg[12]_i_1_n_5 ),
        .Q(CNTA_DROP_FULL_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_FULL_reg[15] 
       (.C(PCLK),
        .CE(\CNTA_DROP_FULL_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_DROP_FULL_reg[12]_i_1_n_4 ),
        .Q(CNTA_DROP_FULL_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_FULL_reg[1] 
       (.C(PCLK),
        .CE(\CNTA_DROP_FULL_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_DROP_FULL_reg[0]_i_2_n_6 ),
        .Q(CNTA_DROP_FULL_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_FULL_reg[2] 
       (.C(PCLK),
        .CE(\CNTA_DROP_FULL_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_DROP_FULL_reg[0]_i_2_n_5 ),
        .Q(CNTA_DROP_FULL_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_FULL_reg[3] 
       (.C(PCLK),
        .CE(\CNTA_DROP_FULL_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_DROP_FULL_reg[0]_i_2_n_4 ),
        .Q(CNTA_DROP_FULL_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_FULL_reg[4] 
       (.C(PCLK),
        .CE(\CNTA_DROP_FULL_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_DROP_FULL_reg[4]_i_1_n_7 ),
        .Q(CNTA_DROP_FULL_reg[4]));
  CARRY4 \CNTA_DROP_FULL_reg[4]_i_1 
       (.CI(\CNTA_DROP_FULL_reg[0]_i_2_n_0 ),
        .CO({\CNTA_DROP_FULL_reg[4]_i_1_n_0 ,\CNTA_DROP_FULL_reg[4]_i_1_n_1 ,\CNTA_DROP_FULL_reg[4]_i_1_n_2 ,\CNTA_DROP_FULL_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTA_DROP_FULL_reg[4]_i_1_n_4 ,\CNTA_DROP_FULL_reg[4]_i_1_n_5 ,\CNTA_DROP_FULL_reg[4]_i_1_n_6 ,\CNTA_DROP_FULL_reg[4]_i_1_n_7 }),
        .S({\CNTA_DROP_FULL[4]_i_2_n_0 ,\CNTA_DROP_FULL[4]_i_3_n_0 ,\CNTA_DROP_FULL[4]_i_4_n_0 ,\CNTA_DROP_FULL[4]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_FULL_reg[5] 
       (.C(PCLK),
        .CE(\CNTA_DROP_FULL_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_DROP_FULL_reg[4]_i_1_n_6 ),
        .Q(CNTA_DROP_FULL_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_FULL_reg[6] 
       (.C(PCLK),
        .CE(\CNTA_DROP_FULL_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_DROP_FULL_reg[4]_i_1_n_5 ),
        .Q(CNTA_DROP_FULL_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_FULL_reg[7] 
       (.C(PCLK),
        .CE(\CNTA_DROP_FULL_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_DROP_FULL_reg[4]_i_1_n_4 ),
        .Q(CNTA_DROP_FULL_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_FULL_reg[8] 
       (.C(PCLK),
        .CE(\CNTA_DROP_FULL_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_DROP_FULL_reg[8]_i_1_n_7 ),
        .Q(CNTA_DROP_FULL_reg[8]));
  CARRY4 \CNTA_DROP_FULL_reg[8]_i_1 
       (.CI(\CNTA_DROP_FULL_reg[4]_i_1_n_0 ),
        .CO({\CNTA_DROP_FULL_reg[8]_i_1_n_0 ,\CNTA_DROP_FULL_reg[8]_i_1_n_1 ,\CNTA_DROP_FULL_reg[8]_i_1_n_2 ,\CNTA_DROP_FULL_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTA_DROP_FULL_reg[8]_i_1_n_4 ,\CNTA_DROP_FULL_reg[8]_i_1_n_5 ,\CNTA_DROP_FULL_reg[8]_i_1_n_6 ,\CNTA_DROP_FULL_reg[8]_i_1_n_7 }),
        .S({\CNTA_DROP_FULL[8]_i_2_n_0 ,\CNTA_DROP_FULL[8]_i_3_n_0 ,\CNTA_DROP_FULL[8]_i_4_n_0 ,\CNTA_DROP_FULL[8]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_FULL_reg[9] 
       (.C(PCLK),
        .CE(\CNTA_DROP_FULL_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_DROP_FULL_reg[8]_i_1_n_6 ),
        .Q(CNTA_DROP_FULL_reg[9]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \CNTA_DROP_NON_HSR[0]_i_3 
       (.I0(T_ADDR[2]),
        .I1(\PRDATA[2]_i_8_n_0 ),
        .I2(T_ADDR[7]),
        .I3(T_ADDR[1]),
        .I4(T_ADDR[0]),
        .I5(T_WREN),
        .O(PSEL_10));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_NON_HSR[0]_i_4 
       (.I0(CNTA_DROP_NON_HSR_reg[0]),
        .I1(PSEL_10),
        .O(\CNTA_DROP_NON_HSR[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_NON_HSR[0]_i_5 
       (.I0(CNTA_DROP_NON_HSR_reg[3]),
        .I1(PSEL_10),
        .O(\CNTA_DROP_NON_HSR[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_NON_HSR[0]_i_6 
       (.I0(CNTA_DROP_NON_HSR_reg[2]),
        .I1(PSEL_10),
        .O(\CNTA_DROP_NON_HSR[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_NON_HSR[0]_i_7 
       (.I0(CNTA_DROP_NON_HSR_reg[1]),
        .I1(PSEL_10),
        .O(\CNTA_DROP_NON_HSR[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \CNTA_DROP_NON_HSR[0]_i_8 
       (.I0(CNTA_DROP_NON_HSR_reg[0]),
        .I1(PSEL_10),
        .O(\CNTA_DROP_NON_HSR[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_NON_HSR[12]_i_2 
       (.I0(CNTA_DROP_NON_HSR_reg[15]),
        .I1(PSEL_10),
        .O(\CNTA_DROP_NON_HSR[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_NON_HSR[12]_i_3 
       (.I0(CNTA_DROP_NON_HSR_reg[14]),
        .I1(PSEL_10),
        .O(\CNTA_DROP_NON_HSR[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_NON_HSR[12]_i_4 
       (.I0(CNTA_DROP_NON_HSR_reg[13]),
        .I1(PSEL_10),
        .O(\CNTA_DROP_NON_HSR[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_NON_HSR[12]_i_5 
       (.I0(CNTA_DROP_NON_HSR_reg[12]),
        .I1(PSEL_10),
        .O(\CNTA_DROP_NON_HSR[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_NON_HSR[4]_i_2 
       (.I0(CNTA_DROP_NON_HSR_reg[7]),
        .I1(PSEL_10),
        .O(\CNTA_DROP_NON_HSR[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_NON_HSR[4]_i_3 
       (.I0(CNTA_DROP_NON_HSR_reg[6]),
        .I1(PSEL_10),
        .O(\CNTA_DROP_NON_HSR[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_NON_HSR[4]_i_4 
       (.I0(CNTA_DROP_NON_HSR_reg[5]),
        .I1(PSEL_10),
        .O(\CNTA_DROP_NON_HSR[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_NON_HSR[4]_i_5 
       (.I0(CNTA_DROP_NON_HSR_reg[4]),
        .I1(PSEL_10),
        .O(\CNTA_DROP_NON_HSR[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_NON_HSR[8]_i_2 
       (.I0(CNTA_DROP_NON_HSR_reg[11]),
        .I1(PSEL_10),
        .O(\CNTA_DROP_NON_HSR[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_NON_HSR[8]_i_3 
       (.I0(CNTA_DROP_NON_HSR_reg[10]),
        .I1(PSEL_10),
        .O(\CNTA_DROP_NON_HSR[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_NON_HSR[8]_i_4 
       (.I0(CNTA_DROP_NON_HSR_reg[9]),
        .I1(PSEL_10),
        .O(\CNTA_DROP_NON_HSR[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_NON_HSR[8]_i_5 
       (.I0(CNTA_DROP_NON_HSR_reg[8]),
        .I1(PSEL_10),
        .O(\CNTA_DROP_NON_HSR[8]_i_5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_NON_HSR_reg[0] 
       (.C(PCLK),
        .CE(\CNTA_DROP_NON_HSR_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_DROP_NON_HSR_reg[0]_i_2_n_7 ),
        .Q(CNTA_DROP_NON_HSR_reg[0]));
  CARRY4 \CNTA_DROP_NON_HSR_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\CNTA_DROP_NON_HSR_reg[0]_i_2_n_0 ,\CNTA_DROP_NON_HSR_reg[0]_i_2_n_1 ,\CNTA_DROP_NON_HSR_reg[0]_i_2_n_2 ,\CNTA_DROP_NON_HSR_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\CNTA_DROP_NON_HSR[0]_i_4_n_0 }),
        .O({\CNTA_DROP_NON_HSR_reg[0]_i_2_n_4 ,\CNTA_DROP_NON_HSR_reg[0]_i_2_n_5 ,\CNTA_DROP_NON_HSR_reg[0]_i_2_n_6 ,\CNTA_DROP_NON_HSR_reg[0]_i_2_n_7 }),
        .S({\CNTA_DROP_NON_HSR[0]_i_5_n_0 ,\CNTA_DROP_NON_HSR[0]_i_6_n_0 ,\CNTA_DROP_NON_HSR[0]_i_7_n_0 ,\CNTA_DROP_NON_HSR[0]_i_8_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_NON_HSR_reg[10] 
       (.C(PCLK),
        .CE(\CNTA_DROP_NON_HSR_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_DROP_NON_HSR_reg[8]_i_1_n_5 ),
        .Q(CNTA_DROP_NON_HSR_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_NON_HSR_reg[11] 
       (.C(PCLK),
        .CE(\CNTA_DROP_NON_HSR_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_DROP_NON_HSR_reg[8]_i_1_n_4 ),
        .Q(CNTA_DROP_NON_HSR_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_NON_HSR_reg[12] 
       (.C(PCLK),
        .CE(\CNTA_DROP_NON_HSR_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_DROP_NON_HSR_reg[12]_i_1_n_7 ),
        .Q(CNTA_DROP_NON_HSR_reg[12]));
  CARRY4 \CNTA_DROP_NON_HSR_reg[12]_i_1 
       (.CI(\CNTA_DROP_NON_HSR_reg[8]_i_1_n_0 ),
        .CO({\NLW_CNTA_DROP_NON_HSR_reg[12]_i_1_CO_UNCONNECTED [3],\CNTA_DROP_NON_HSR_reg[12]_i_1_n_1 ,\CNTA_DROP_NON_HSR_reg[12]_i_1_n_2 ,\CNTA_DROP_NON_HSR_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTA_DROP_NON_HSR_reg[12]_i_1_n_4 ,\CNTA_DROP_NON_HSR_reg[12]_i_1_n_5 ,\CNTA_DROP_NON_HSR_reg[12]_i_1_n_6 ,\CNTA_DROP_NON_HSR_reg[12]_i_1_n_7 }),
        .S({\CNTA_DROP_NON_HSR[12]_i_2_n_0 ,\CNTA_DROP_NON_HSR[12]_i_3_n_0 ,\CNTA_DROP_NON_HSR[12]_i_4_n_0 ,\CNTA_DROP_NON_HSR[12]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_NON_HSR_reg[13] 
       (.C(PCLK),
        .CE(\CNTA_DROP_NON_HSR_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_DROP_NON_HSR_reg[12]_i_1_n_6 ),
        .Q(CNTA_DROP_NON_HSR_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_NON_HSR_reg[14] 
       (.C(PCLK),
        .CE(\CNTA_DROP_NON_HSR_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_DROP_NON_HSR_reg[12]_i_1_n_5 ),
        .Q(CNTA_DROP_NON_HSR_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_NON_HSR_reg[15] 
       (.C(PCLK),
        .CE(\CNTA_DROP_NON_HSR_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_DROP_NON_HSR_reg[12]_i_1_n_4 ),
        .Q(CNTA_DROP_NON_HSR_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_NON_HSR_reg[1] 
       (.C(PCLK),
        .CE(\CNTA_DROP_NON_HSR_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_DROP_NON_HSR_reg[0]_i_2_n_6 ),
        .Q(CNTA_DROP_NON_HSR_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_NON_HSR_reg[2] 
       (.C(PCLK),
        .CE(\CNTA_DROP_NON_HSR_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_DROP_NON_HSR_reg[0]_i_2_n_5 ),
        .Q(CNTA_DROP_NON_HSR_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_NON_HSR_reg[3] 
       (.C(PCLK),
        .CE(\CNTA_DROP_NON_HSR_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_DROP_NON_HSR_reg[0]_i_2_n_4 ),
        .Q(CNTA_DROP_NON_HSR_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_NON_HSR_reg[4] 
       (.C(PCLK),
        .CE(\CNTA_DROP_NON_HSR_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_DROP_NON_HSR_reg[4]_i_1_n_7 ),
        .Q(CNTA_DROP_NON_HSR_reg[4]));
  CARRY4 \CNTA_DROP_NON_HSR_reg[4]_i_1 
       (.CI(\CNTA_DROP_NON_HSR_reg[0]_i_2_n_0 ),
        .CO({\CNTA_DROP_NON_HSR_reg[4]_i_1_n_0 ,\CNTA_DROP_NON_HSR_reg[4]_i_1_n_1 ,\CNTA_DROP_NON_HSR_reg[4]_i_1_n_2 ,\CNTA_DROP_NON_HSR_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTA_DROP_NON_HSR_reg[4]_i_1_n_4 ,\CNTA_DROP_NON_HSR_reg[4]_i_1_n_5 ,\CNTA_DROP_NON_HSR_reg[4]_i_1_n_6 ,\CNTA_DROP_NON_HSR_reg[4]_i_1_n_7 }),
        .S({\CNTA_DROP_NON_HSR[4]_i_2_n_0 ,\CNTA_DROP_NON_HSR[4]_i_3_n_0 ,\CNTA_DROP_NON_HSR[4]_i_4_n_0 ,\CNTA_DROP_NON_HSR[4]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_NON_HSR_reg[5] 
       (.C(PCLK),
        .CE(\CNTA_DROP_NON_HSR_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_DROP_NON_HSR_reg[4]_i_1_n_6 ),
        .Q(CNTA_DROP_NON_HSR_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_NON_HSR_reg[6] 
       (.C(PCLK),
        .CE(\CNTA_DROP_NON_HSR_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_DROP_NON_HSR_reg[4]_i_1_n_5 ),
        .Q(CNTA_DROP_NON_HSR_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_NON_HSR_reg[7] 
       (.C(PCLK),
        .CE(\CNTA_DROP_NON_HSR_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_DROP_NON_HSR_reg[4]_i_1_n_4 ),
        .Q(CNTA_DROP_NON_HSR_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_NON_HSR_reg[8] 
       (.C(PCLK),
        .CE(\CNTA_DROP_NON_HSR_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_DROP_NON_HSR_reg[8]_i_1_n_7 ),
        .Q(CNTA_DROP_NON_HSR_reg[8]));
  CARRY4 \CNTA_DROP_NON_HSR_reg[8]_i_1 
       (.CI(\CNTA_DROP_NON_HSR_reg[4]_i_1_n_0 ),
        .CO({\CNTA_DROP_NON_HSR_reg[8]_i_1_n_0 ,\CNTA_DROP_NON_HSR_reg[8]_i_1_n_1 ,\CNTA_DROP_NON_HSR_reg[8]_i_1_n_2 ,\CNTA_DROP_NON_HSR_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTA_DROP_NON_HSR_reg[8]_i_1_n_4 ,\CNTA_DROP_NON_HSR_reg[8]_i_1_n_5 ,\CNTA_DROP_NON_HSR_reg[8]_i_1_n_6 ,\CNTA_DROP_NON_HSR_reg[8]_i_1_n_7 }),
        .S({\CNTA_DROP_NON_HSR[8]_i_2_n_0 ,\CNTA_DROP_NON_HSR[8]_i_3_n_0 ,\CNTA_DROP_NON_HSR[8]_i_4_n_0 ,\CNTA_DROP_NON_HSR[8]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_NON_HSR_reg[9] 
       (.C(PCLK),
        .CE(\CNTA_DROP_NON_HSR_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_DROP_NON_HSR_reg[8]_i_1_n_6 ),
        .Q(CNTA_DROP_NON_HSR_reg[9]));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \CNTA_DROP_NON_QR[0]_i_3 
       (.I0(T_ADDR[2]),
        .I1(T_ADDR[5]),
        .I2(T_ADDR[4]),
        .I3(PHY_RESET_U_DRIVE_i_2_n_0),
        .I4(T_ADDR[3]),
        .I5(T_ADDR[6]),
        .O(PSEL_7));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_NON_QR[0]_i_4 
       (.I0(CNTA_DROP_NON_QR_reg[0]),
        .I1(PSEL_7),
        .O(\CNTA_DROP_NON_QR[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_NON_QR[0]_i_5 
       (.I0(CNTA_DROP_NON_QR_reg[3]),
        .I1(PSEL_7),
        .O(\CNTA_DROP_NON_QR[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_NON_QR[0]_i_6 
       (.I0(CNTA_DROP_NON_QR_reg[2]),
        .I1(PSEL_7),
        .O(\CNTA_DROP_NON_QR[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_NON_QR[0]_i_7 
       (.I0(CNTA_DROP_NON_QR_reg[1]),
        .I1(PSEL_7),
        .O(\CNTA_DROP_NON_QR[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \CNTA_DROP_NON_QR[0]_i_8 
       (.I0(CNTA_DROP_NON_QR_reg[0]),
        .I1(PSEL_7),
        .O(\CNTA_DROP_NON_QR[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_NON_QR[12]_i_2 
       (.I0(CNTA_DROP_NON_QR_reg[15]),
        .I1(PSEL_7),
        .O(\CNTA_DROP_NON_QR[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_NON_QR[12]_i_3 
       (.I0(CNTA_DROP_NON_QR_reg[14]),
        .I1(PSEL_7),
        .O(\CNTA_DROP_NON_QR[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_NON_QR[12]_i_4 
       (.I0(CNTA_DROP_NON_QR_reg[13]),
        .I1(PSEL_7),
        .O(\CNTA_DROP_NON_QR[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_NON_QR[12]_i_5 
       (.I0(CNTA_DROP_NON_QR_reg[12]),
        .I1(PSEL_7),
        .O(\CNTA_DROP_NON_QR[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_NON_QR[4]_i_2 
       (.I0(CNTA_DROP_NON_QR_reg[7]),
        .I1(PSEL_7),
        .O(\CNTA_DROP_NON_QR[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_NON_QR[4]_i_3 
       (.I0(CNTA_DROP_NON_QR_reg[6]),
        .I1(PSEL_7),
        .O(\CNTA_DROP_NON_QR[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_NON_QR[4]_i_4 
       (.I0(CNTA_DROP_NON_QR_reg[5]),
        .I1(PSEL_7),
        .O(\CNTA_DROP_NON_QR[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_NON_QR[4]_i_5 
       (.I0(CNTA_DROP_NON_QR_reg[4]),
        .I1(PSEL_7),
        .O(\CNTA_DROP_NON_QR[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_NON_QR[8]_i_2 
       (.I0(CNTA_DROP_NON_QR_reg[11]),
        .I1(PSEL_7),
        .O(\CNTA_DROP_NON_QR[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_NON_QR[8]_i_3 
       (.I0(CNTA_DROP_NON_QR_reg[10]),
        .I1(PSEL_7),
        .O(\CNTA_DROP_NON_QR[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_NON_QR[8]_i_4 
       (.I0(CNTA_DROP_NON_QR_reg[9]),
        .I1(PSEL_7),
        .O(\CNTA_DROP_NON_QR[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_NON_QR[8]_i_5 
       (.I0(CNTA_DROP_NON_QR_reg[8]),
        .I1(PSEL_7),
        .O(\CNTA_DROP_NON_QR[8]_i_5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_NON_QR_reg[0] 
       (.C(PCLK),
        .CE(\CNTA_DROP_NON_QR_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_DROP_NON_QR_reg[0]_i_2_n_7 ),
        .Q(CNTA_DROP_NON_QR_reg[0]));
  CARRY4 \CNTA_DROP_NON_QR_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\CNTA_DROP_NON_QR_reg[0]_i_2_n_0 ,\CNTA_DROP_NON_QR_reg[0]_i_2_n_1 ,\CNTA_DROP_NON_QR_reg[0]_i_2_n_2 ,\CNTA_DROP_NON_QR_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\CNTA_DROP_NON_QR[0]_i_4_n_0 }),
        .O({\CNTA_DROP_NON_QR_reg[0]_i_2_n_4 ,\CNTA_DROP_NON_QR_reg[0]_i_2_n_5 ,\CNTA_DROP_NON_QR_reg[0]_i_2_n_6 ,\CNTA_DROP_NON_QR_reg[0]_i_2_n_7 }),
        .S({\CNTA_DROP_NON_QR[0]_i_5_n_0 ,\CNTA_DROP_NON_QR[0]_i_6_n_0 ,\CNTA_DROP_NON_QR[0]_i_7_n_0 ,\CNTA_DROP_NON_QR[0]_i_8_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_NON_QR_reg[10] 
       (.C(PCLK),
        .CE(\CNTA_DROP_NON_QR_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_DROP_NON_QR_reg[8]_i_1_n_5 ),
        .Q(CNTA_DROP_NON_QR_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_NON_QR_reg[11] 
       (.C(PCLK),
        .CE(\CNTA_DROP_NON_QR_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_DROP_NON_QR_reg[8]_i_1_n_4 ),
        .Q(CNTA_DROP_NON_QR_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_NON_QR_reg[12] 
       (.C(PCLK),
        .CE(\CNTA_DROP_NON_QR_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_DROP_NON_QR_reg[12]_i_1_n_7 ),
        .Q(CNTA_DROP_NON_QR_reg[12]));
  CARRY4 \CNTA_DROP_NON_QR_reg[12]_i_1 
       (.CI(\CNTA_DROP_NON_QR_reg[8]_i_1_n_0 ),
        .CO({\NLW_CNTA_DROP_NON_QR_reg[12]_i_1_CO_UNCONNECTED [3],\CNTA_DROP_NON_QR_reg[12]_i_1_n_1 ,\CNTA_DROP_NON_QR_reg[12]_i_1_n_2 ,\CNTA_DROP_NON_QR_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTA_DROP_NON_QR_reg[12]_i_1_n_4 ,\CNTA_DROP_NON_QR_reg[12]_i_1_n_5 ,\CNTA_DROP_NON_QR_reg[12]_i_1_n_6 ,\CNTA_DROP_NON_QR_reg[12]_i_1_n_7 }),
        .S({\CNTA_DROP_NON_QR[12]_i_2_n_0 ,\CNTA_DROP_NON_QR[12]_i_3_n_0 ,\CNTA_DROP_NON_QR[12]_i_4_n_0 ,\CNTA_DROP_NON_QR[12]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_NON_QR_reg[13] 
       (.C(PCLK),
        .CE(\CNTA_DROP_NON_QR_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_DROP_NON_QR_reg[12]_i_1_n_6 ),
        .Q(CNTA_DROP_NON_QR_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_NON_QR_reg[14] 
       (.C(PCLK),
        .CE(\CNTA_DROP_NON_QR_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_DROP_NON_QR_reg[12]_i_1_n_5 ),
        .Q(CNTA_DROP_NON_QR_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_NON_QR_reg[15] 
       (.C(PCLK),
        .CE(\CNTA_DROP_NON_QR_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_DROP_NON_QR_reg[12]_i_1_n_4 ),
        .Q(CNTA_DROP_NON_QR_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_NON_QR_reg[1] 
       (.C(PCLK),
        .CE(\CNTA_DROP_NON_QR_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_DROP_NON_QR_reg[0]_i_2_n_6 ),
        .Q(CNTA_DROP_NON_QR_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_NON_QR_reg[2] 
       (.C(PCLK),
        .CE(\CNTA_DROP_NON_QR_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_DROP_NON_QR_reg[0]_i_2_n_5 ),
        .Q(CNTA_DROP_NON_QR_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_NON_QR_reg[3] 
       (.C(PCLK),
        .CE(\CNTA_DROP_NON_QR_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_DROP_NON_QR_reg[0]_i_2_n_4 ),
        .Q(CNTA_DROP_NON_QR_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_NON_QR_reg[4] 
       (.C(PCLK),
        .CE(\CNTA_DROP_NON_QR_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_DROP_NON_QR_reg[4]_i_1_n_7 ),
        .Q(CNTA_DROP_NON_QR_reg[4]));
  CARRY4 \CNTA_DROP_NON_QR_reg[4]_i_1 
       (.CI(\CNTA_DROP_NON_QR_reg[0]_i_2_n_0 ),
        .CO({\CNTA_DROP_NON_QR_reg[4]_i_1_n_0 ,\CNTA_DROP_NON_QR_reg[4]_i_1_n_1 ,\CNTA_DROP_NON_QR_reg[4]_i_1_n_2 ,\CNTA_DROP_NON_QR_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTA_DROP_NON_QR_reg[4]_i_1_n_4 ,\CNTA_DROP_NON_QR_reg[4]_i_1_n_5 ,\CNTA_DROP_NON_QR_reg[4]_i_1_n_6 ,\CNTA_DROP_NON_QR_reg[4]_i_1_n_7 }),
        .S({\CNTA_DROP_NON_QR[4]_i_2_n_0 ,\CNTA_DROP_NON_QR[4]_i_3_n_0 ,\CNTA_DROP_NON_QR[4]_i_4_n_0 ,\CNTA_DROP_NON_QR[4]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_NON_QR_reg[5] 
       (.C(PCLK),
        .CE(\CNTA_DROP_NON_QR_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_DROP_NON_QR_reg[4]_i_1_n_6 ),
        .Q(CNTA_DROP_NON_QR_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_NON_QR_reg[6] 
       (.C(PCLK),
        .CE(\CNTA_DROP_NON_QR_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_DROP_NON_QR_reg[4]_i_1_n_5 ),
        .Q(CNTA_DROP_NON_QR_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_NON_QR_reg[7] 
       (.C(PCLK),
        .CE(\CNTA_DROP_NON_QR_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_DROP_NON_QR_reg[4]_i_1_n_4 ),
        .Q(CNTA_DROP_NON_QR_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_NON_QR_reg[8] 
       (.C(PCLK),
        .CE(\CNTA_DROP_NON_QR_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_DROP_NON_QR_reg[8]_i_1_n_7 ),
        .Q(CNTA_DROP_NON_QR_reg[8]));
  CARRY4 \CNTA_DROP_NON_QR_reg[8]_i_1 
       (.CI(\CNTA_DROP_NON_QR_reg[4]_i_1_n_0 ),
        .CO({\CNTA_DROP_NON_QR_reg[8]_i_1_n_0 ,\CNTA_DROP_NON_QR_reg[8]_i_1_n_1 ,\CNTA_DROP_NON_QR_reg[8]_i_1_n_2 ,\CNTA_DROP_NON_QR_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTA_DROP_NON_QR_reg[8]_i_1_n_4 ,\CNTA_DROP_NON_QR_reg[8]_i_1_n_5 ,\CNTA_DROP_NON_QR_reg[8]_i_1_n_6 ,\CNTA_DROP_NON_QR_reg[8]_i_1_n_7 }),
        .S({\CNTA_DROP_NON_QR[8]_i_2_n_0 ,\CNTA_DROP_NON_QR[8]_i_3_n_0 ,\CNTA_DROP_NON_QR[8]_i_4_n_0 ,\CNTA_DROP_NON_QR[8]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_NON_QR_reg[9] 
       (.C(PCLK),
        .CE(\CNTA_DROP_NON_QR_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_DROP_NON_QR_reg[8]_i_1_n_6 ),
        .Q(CNTA_DROP_NON_QR_reg[9]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \CNTA_DROP_SRC[0]_i_3 
       (.I0(T_ADDR[2]),
        .I1(\PRDATA[2]_i_8_n_0 ),
        .I2(T_ADDR[7]),
        .I3(T_ADDR[1]),
        .I4(T_ADDR[0]),
        .I5(T_WREN),
        .O(PSEL_9));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_SRC[0]_i_4 
       (.I0(CNTA_DROP_SRC_reg[0]),
        .I1(PSEL_9),
        .O(\CNTA_DROP_SRC[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_SRC[0]_i_5 
       (.I0(CNTA_DROP_SRC_reg[3]),
        .I1(PSEL_9),
        .O(\CNTA_DROP_SRC[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_SRC[0]_i_6 
       (.I0(CNTA_DROP_SRC_reg[2]),
        .I1(PSEL_9),
        .O(\CNTA_DROP_SRC[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_SRC[0]_i_7 
       (.I0(CNTA_DROP_SRC_reg[1]),
        .I1(PSEL_9),
        .O(\CNTA_DROP_SRC[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \CNTA_DROP_SRC[0]_i_8 
       (.I0(CNTA_DROP_SRC_reg[0]),
        .I1(PSEL_9),
        .O(\CNTA_DROP_SRC[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_SRC[12]_i_2 
       (.I0(CNTA_DROP_SRC_reg[15]),
        .I1(PSEL_9),
        .O(\CNTA_DROP_SRC[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_SRC[12]_i_3 
       (.I0(CNTA_DROP_SRC_reg[14]),
        .I1(PSEL_9),
        .O(\CNTA_DROP_SRC[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_SRC[12]_i_4 
       (.I0(CNTA_DROP_SRC_reg[13]),
        .I1(PSEL_9),
        .O(\CNTA_DROP_SRC[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_SRC[12]_i_5 
       (.I0(CNTA_DROP_SRC_reg[12]),
        .I1(PSEL_9),
        .O(\CNTA_DROP_SRC[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_SRC[4]_i_2 
       (.I0(CNTA_DROP_SRC_reg[7]),
        .I1(PSEL_9),
        .O(\CNTA_DROP_SRC[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_SRC[4]_i_3 
       (.I0(CNTA_DROP_SRC_reg[6]),
        .I1(PSEL_9),
        .O(\CNTA_DROP_SRC[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_SRC[4]_i_4 
       (.I0(CNTA_DROP_SRC_reg[5]),
        .I1(PSEL_9),
        .O(\CNTA_DROP_SRC[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_SRC[4]_i_5 
       (.I0(CNTA_DROP_SRC_reg[4]),
        .I1(PSEL_9),
        .O(\CNTA_DROP_SRC[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_SRC[8]_i_2 
       (.I0(CNTA_DROP_SRC_reg[11]),
        .I1(PSEL_9),
        .O(\CNTA_DROP_SRC[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_SRC[8]_i_3 
       (.I0(CNTA_DROP_SRC_reg[10]),
        .I1(PSEL_9),
        .O(\CNTA_DROP_SRC[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_SRC[8]_i_4 
       (.I0(CNTA_DROP_SRC_reg[9]),
        .I1(PSEL_9),
        .O(\CNTA_DROP_SRC[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_SRC[8]_i_5 
       (.I0(CNTA_DROP_SRC_reg[8]),
        .I1(PSEL_9),
        .O(\CNTA_DROP_SRC[8]_i_5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_SRC_reg[0] 
       (.C(PCLK),
        .CE(\CNTA_DROP_SRC_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_DROP_SRC_reg[0]_i_2_n_7 ),
        .Q(CNTA_DROP_SRC_reg[0]));
  CARRY4 \CNTA_DROP_SRC_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\CNTA_DROP_SRC_reg[0]_i_2_n_0 ,\CNTA_DROP_SRC_reg[0]_i_2_n_1 ,\CNTA_DROP_SRC_reg[0]_i_2_n_2 ,\CNTA_DROP_SRC_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\CNTA_DROP_SRC[0]_i_4_n_0 }),
        .O({\CNTA_DROP_SRC_reg[0]_i_2_n_4 ,\CNTA_DROP_SRC_reg[0]_i_2_n_5 ,\CNTA_DROP_SRC_reg[0]_i_2_n_6 ,\CNTA_DROP_SRC_reg[0]_i_2_n_7 }),
        .S({\CNTA_DROP_SRC[0]_i_5_n_0 ,\CNTA_DROP_SRC[0]_i_6_n_0 ,\CNTA_DROP_SRC[0]_i_7_n_0 ,\CNTA_DROP_SRC[0]_i_8_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_SRC_reg[10] 
       (.C(PCLK),
        .CE(\CNTA_DROP_SRC_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_DROP_SRC_reg[8]_i_1_n_5 ),
        .Q(CNTA_DROP_SRC_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_SRC_reg[11] 
       (.C(PCLK),
        .CE(\CNTA_DROP_SRC_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_DROP_SRC_reg[8]_i_1_n_4 ),
        .Q(CNTA_DROP_SRC_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_SRC_reg[12] 
       (.C(PCLK),
        .CE(\CNTA_DROP_SRC_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_DROP_SRC_reg[12]_i_1_n_7 ),
        .Q(CNTA_DROP_SRC_reg[12]));
  CARRY4 \CNTA_DROP_SRC_reg[12]_i_1 
       (.CI(\CNTA_DROP_SRC_reg[8]_i_1_n_0 ),
        .CO({\NLW_CNTA_DROP_SRC_reg[12]_i_1_CO_UNCONNECTED [3],\CNTA_DROP_SRC_reg[12]_i_1_n_1 ,\CNTA_DROP_SRC_reg[12]_i_1_n_2 ,\CNTA_DROP_SRC_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTA_DROP_SRC_reg[12]_i_1_n_4 ,\CNTA_DROP_SRC_reg[12]_i_1_n_5 ,\CNTA_DROP_SRC_reg[12]_i_1_n_6 ,\CNTA_DROP_SRC_reg[12]_i_1_n_7 }),
        .S({\CNTA_DROP_SRC[12]_i_2_n_0 ,\CNTA_DROP_SRC[12]_i_3_n_0 ,\CNTA_DROP_SRC[12]_i_4_n_0 ,\CNTA_DROP_SRC[12]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_SRC_reg[13] 
       (.C(PCLK),
        .CE(\CNTA_DROP_SRC_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_DROP_SRC_reg[12]_i_1_n_6 ),
        .Q(CNTA_DROP_SRC_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_SRC_reg[14] 
       (.C(PCLK),
        .CE(\CNTA_DROP_SRC_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_DROP_SRC_reg[12]_i_1_n_5 ),
        .Q(CNTA_DROP_SRC_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_SRC_reg[15] 
       (.C(PCLK),
        .CE(\CNTA_DROP_SRC_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_DROP_SRC_reg[12]_i_1_n_4 ),
        .Q(CNTA_DROP_SRC_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_SRC_reg[1] 
       (.C(PCLK),
        .CE(\CNTA_DROP_SRC_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_DROP_SRC_reg[0]_i_2_n_6 ),
        .Q(CNTA_DROP_SRC_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_SRC_reg[2] 
       (.C(PCLK),
        .CE(\CNTA_DROP_SRC_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_DROP_SRC_reg[0]_i_2_n_5 ),
        .Q(CNTA_DROP_SRC_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_SRC_reg[3] 
       (.C(PCLK),
        .CE(\CNTA_DROP_SRC_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_DROP_SRC_reg[0]_i_2_n_4 ),
        .Q(CNTA_DROP_SRC_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_SRC_reg[4] 
       (.C(PCLK),
        .CE(\CNTA_DROP_SRC_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_DROP_SRC_reg[4]_i_1_n_7 ),
        .Q(CNTA_DROP_SRC_reg[4]));
  CARRY4 \CNTA_DROP_SRC_reg[4]_i_1 
       (.CI(\CNTA_DROP_SRC_reg[0]_i_2_n_0 ),
        .CO({\CNTA_DROP_SRC_reg[4]_i_1_n_0 ,\CNTA_DROP_SRC_reg[4]_i_1_n_1 ,\CNTA_DROP_SRC_reg[4]_i_1_n_2 ,\CNTA_DROP_SRC_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTA_DROP_SRC_reg[4]_i_1_n_4 ,\CNTA_DROP_SRC_reg[4]_i_1_n_5 ,\CNTA_DROP_SRC_reg[4]_i_1_n_6 ,\CNTA_DROP_SRC_reg[4]_i_1_n_7 }),
        .S({\CNTA_DROP_SRC[4]_i_2_n_0 ,\CNTA_DROP_SRC[4]_i_3_n_0 ,\CNTA_DROP_SRC[4]_i_4_n_0 ,\CNTA_DROP_SRC[4]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_SRC_reg[5] 
       (.C(PCLK),
        .CE(\CNTA_DROP_SRC_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_DROP_SRC_reg[4]_i_1_n_6 ),
        .Q(CNTA_DROP_SRC_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_SRC_reg[6] 
       (.C(PCLK),
        .CE(\CNTA_DROP_SRC_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_DROP_SRC_reg[4]_i_1_n_5 ),
        .Q(CNTA_DROP_SRC_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_SRC_reg[7] 
       (.C(PCLK),
        .CE(\CNTA_DROP_SRC_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_DROP_SRC_reg[4]_i_1_n_4 ),
        .Q(CNTA_DROP_SRC_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_SRC_reg[8] 
       (.C(PCLK),
        .CE(\CNTA_DROP_SRC_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_DROP_SRC_reg[8]_i_1_n_7 ),
        .Q(CNTA_DROP_SRC_reg[8]));
  CARRY4 \CNTA_DROP_SRC_reg[8]_i_1 
       (.CI(\CNTA_DROP_SRC_reg[4]_i_1_n_0 ),
        .CO({\CNTA_DROP_SRC_reg[8]_i_1_n_0 ,\CNTA_DROP_SRC_reg[8]_i_1_n_1 ,\CNTA_DROP_SRC_reg[8]_i_1_n_2 ,\CNTA_DROP_SRC_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTA_DROP_SRC_reg[8]_i_1_n_4 ,\CNTA_DROP_SRC_reg[8]_i_1_n_5 ,\CNTA_DROP_SRC_reg[8]_i_1_n_6 ,\CNTA_DROP_SRC_reg[8]_i_1_n_7 }),
        .S({\CNTA_DROP_SRC[8]_i_2_n_0 ,\CNTA_DROP_SRC[8]_i_3_n_0 ,\CNTA_DROP_SRC[8]_i_4_n_0 ,\CNTA_DROP_SRC[8]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_SRC_reg[9] 
       (.C(PCLK),
        .CE(\CNTA_DROP_SRC_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_DROP_SRC_reg[8]_i_1_n_6 ),
        .Q(CNTA_DROP_SRC_reg[9]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \CNTA_DROP_UNKNOWN[0]_i_3 
       (.I0(T_ADDR[2]),
        .I1(T_ADDR[5]),
        .I2(T_ADDR[4]),
        .I3(PHY_RESET_U_DRIVE_i_2_n_0),
        .I4(T_ADDR[3]),
        .I5(T_ADDR[6]),
        .O(PSEL_6));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_UNKNOWN[0]_i_4 
       (.I0(CNTA_DROP_UNKNOWN_reg[0]),
        .I1(PSEL_6),
        .O(\CNTA_DROP_UNKNOWN[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_UNKNOWN[0]_i_5 
       (.I0(CNTA_DROP_UNKNOWN_reg[3]),
        .I1(PSEL_6),
        .O(\CNTA_DROP_UNKNOWN[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_UNKNOWN[0]_i_6 
       (.I0(CNTA_DROP_UNKNOWN_reg[2]),
        .I1(PSEL_6),
        .O(\CNTA_DROP_UNKNOWN[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_UNKNOWN[0]_i_7 
       (.I0(CNTA_DROP_UNKNOWN_reg[1]),
        .I1(PSEL_6),
        .O(\CNTA_DROP_UNKNOWN[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \CNTA_DROP_UNKNOWN[0]_i_8 
       (.I0(CNTA_DROP_UNKNOWN_reg[0]),
        .I1(PSEL_6),
        .O(\CNTA_DROP_UNKNOWN[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_UNKNOWN[12]_i_2 
       (.I0(CNTA_DROP_UNKNOWN_reg[15]),
        .I1(PSEL_6),
        .O(\CNTA_DROP_UNKNOWN[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_UNKNOWN[12]_i_3 
       (.I0(CNTA_DROP_UNKNOWN_reg[14]),
        .I1(PSEL_6),
        .O(\CNTA_DROP_UNKNOWN[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_UNKNOWN[12]_i_4 
       (.I0(CNTA_DROP_UNKNOWN_reg[13]),
        .I1(PSEL_6),
        .O(\CNTA_DROP_UNKNOWN[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_UNKNOWN[12]_i_5 
       (.I0(CNTA_DROP_UNKNOWN_reg[12]),
        .I1(PSEL_6),
        .O(\CNTA_DROP_UNKNOWN[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_UNKNOWN[4]_i_2 
       (.I0(CNTA_DROP_UNKNOWN_reg[7]),
        .I1(PSEL_6),
        .O(\CNTA_DROP_UNKNOWN[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_UNKNOWN[4]_i_3 
       (.I0(CNTA_DROP_UNKNOWN_reg[6]),
        .I1(PSEL_6),
        .O(\CNTA_DROP_UNKNOWN[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_UNKNOWN[4]_i_4 
       (.I0(CNTA_DROP_UNKNOWN_reg[5]),
        .I1(PSEL_6),
        .O(\CNTA_DROP_UNKNOWN[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_UNKNOWN[4]_i_5 
       (.I0(CNTA_DROP_UNKNOWN_reg[4]),
        .I1(PSEL_6),
        .O(\CNTA_DROP_UNKNOWN[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_UNKNOWN[8]_i_2 
       (.I0(CNTA_DROP_UNKNOWN_reg[11]),
        .I1(PSEL_6),
        .O(\CNTA_DROP_UNKNOWN[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_UNKNOWN[8]_i_3 
       (.I0(CNTA_DROP_UNKNOWN_reg[10]),
        .I1(PSEL_6),
        .O(\CNTA_DROP_UNKNOWN[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_UNKNOWN[8]_i_4 
       (.I0(CNTA_DROP_UNKNOWN_reg[9]),
        .I1(PSEL_6),
        .O(\CNTA_DROP_UNKNOWN[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_DROP_UNKNOWN[8]_i_5 
       (.I0(CNTA_DROP_UNKNOWN_reg[8]),
        .I1(PSEL_6),
        .O(\CNTA_DROP_UNKNOWN[8]_i_5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_UNKNOWN_reg[0] 
       (.C(PCLK),
        .CE(\CNTA_DROP_UNKNOWN_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_DROP_UNKNOWN_reg[0]_i_2_n_7 ),
        .Q(CNTA_DROP_UNKNOWN_reg[0]));
  CARRY4 \CNTA_DROP_UNKNOWN_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\CNTA_DROP_UNKNOWN_reg[0]_i_2_n_0 ,\CNTA_DROP_UNKNOWN_reg[0]_i_2_n_1 ,\CNTA_DROP_UNKNOWN_reg[0]_i_2_n_2 ,\CNTA_DROP_UNKNOWN_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\CNTA_DROP_UNKNOWN[0]_i_4_n_0 }),
        .O({\CNTA_DROP_UNKNOWN_reg[0]_i_2_n_4 ,\CNTA_DROP_UNKNOWN_reg[0]_i_2_n_5 ,\CNTA_DROP_UNKNOWN_reg[0]_i_2_n_6 ,\CNTA_DROP_UNKNOWN_reg[0]_i_2_n_7 }),
        .S({\CNTA_DROP_UNKNOWN[0]_i_5_n_0 ,\CNTA_DROP_UNKNOWN[0]_i_6_n_0 ,\CNTA_DROP_UNKNOWN[0]_i_7_n_0 ,\CNTA_DROP_UNKNOWN[0]_i_8_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_UNKNOWN_reg[10] 
       (.C(PCLK),
        .CE(\CNTA_DROP_UNKNOWN_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_DROP_UNKNOWN_reg[8]_i_1_n_5 ),
        .Q(CNTA_DROP_UNKNOWN_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_UNKNOWN_reg[11] 
       (.C(PCLK),
        .CE(\CNTA_DROP_UNKNOWN_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_DROP_UNKNOWN_reg[8]_i_1_n_4 ),
        .Q(CNTA_DROP_UNKNOWN_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_UNKNOWN_reg[12] 
       (.C(PCLK),
        .CE(\CNTA_DROP_UNKNOWN_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_DROP_UNKNOWN_reg[12]_i_1_n_7 ),
        .Q(CNTA_DROP_UNKNOWN_reg[12]));
  CARRY4 \CNTA_DROP_UNKNOWN_reg[12]_i_1 
       (.CI(\CNTA_DROP_UNKNOWN_reg[8]_i_1_n_0 ),
        .CO({\NLW_CNTA_DROP_UNKNOWN_reg[12]_i_1_CO_UNCONNECTED [3],\CNTA_DROP_UNKNOWN_reg[12]_i_1_n_1 ,\CNTA_DROP_UNKNOWN_reg[12]_i_1_n_2 ,\CNTA_DROP_UNKNOWN_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTA_DROP_UNKNOWN_reg[12]_i_1_n_4 ,\CNTA_DROP_UNKNOWN_reg[12]_i_1_n_5 ,\CNTA_DROP_UNKNOWN_reg[12]_i_1_n_6 ,\CNTA_DROP_UNKNOWN_reg[12]_i_1_n_7 }),
        .S({\CNTA_DROP_UNKNOWN[12]_i_2_n_0 ,\CNTA_DROP_UNKNOWN[12]_i_3_n_0 ,\CNTA_DROP_UNKNOWN[12]_i_4_n_0 ,\CNTA_DROP_UNKNOWN[12]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_UNKNOWN_reg[13] 
       (.C(PCLK),
        .CE(\CNTA_DROP_UNKNOWN_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_DROP_UNKNOWN_reg[12]_i_1_n_6 ),
        .Q(CNTA_DROP_UNKNOWN_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_UNKNOWN_reg[14] 
       (.C(PCLK),
        .CE(\CNTA_DROP_UNKNOWN_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_DROP_UNKNOWN_reg[12]_i_1_n_5 ),
        .Q(CNTA_DROP_UNKNOWN_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_UNKNOWN_reg[15] 
       (.C(PCLK),
        .CE(\CNTA_DROP_UNKNOWN_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_DROP_UNKNOWN_reg[12]_i_1_n_4 ),
        .Q(CNTA_DROP_UNKNOWN_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_UNKNOWN_reg[1] 
       (.C(PCLK),
        .CE(\CNTA_DROP_UNKNOWN_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_DROP_UNKNOWN_reg[0]_i_2_n_6 ),
        .Q(CNTA_DROP_UNKNOWN_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_UNKNOWN_reg[2] 
       (.C(PCLK),
        .CE(\CNTA_DROP_UNKNOWN_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_DROP_UNKNOWN_reg[0]_i_2_n_5 ),
        .Q(CNTA_DROP_UNKNOWN_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_UNKNOWN_reg[3] 
       (.C(PCLK),
        .CE(\CNTA_DROP_UNKNOWN_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_DROP_UNKNOWN_reg[0]_i_2_n_4 ),
        .Q(CNTA_DROP_UNKNOWN_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_UNKNOWN_reg[4] 
       (.C(PCLK),
        .CE(\CNTA_DROP_UNKNOWN_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_DROP_UNKNOWN_reg[4]_i_1_n_7 ),
        .Q(CNTA_DROP_UNKNOWN_reg[4]));
  CARRY4 \CNTA_DROP_UNKNOWN_reg[4]_i_1 
       (.CI(\CNTA_DROP_UNKNOWN_reg[0]_i_2_n_0 ),
        .CO({\CNTA_DROP_UNKNOWN_reg[4]_i_1_n_0 ,\CNTA_DROP_UNKNOWN_reg[4]_i_1_n_1 ,\CNTA_DROP_UNKNOWN_reg[4]_i_1_n_2 ,\CNTA_DROP_UNKNOWN_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTA_DROP_UNKNOWN_reg[4]_i_1_n_4 ,\CNTA_DROP_UNKNOWN_reg[4]_i_1_n_5 ,\CNTA_DROP_UNKNOWN_reg[4]_i_1_n_6 ,\CNTA_DROP_UNKNOWN_reg[4]_i_1_n_7 }),
        .S({\CNTA_DROP_UNKNOWN[4]_i_2_n_0 ,\CNTA_DROP_UNKNOWN[4]_i_3_n_0 ,\CNTA_DROP_UNKNOWN[4]_i_4_n_0 ,\CNTA_DROP_UNKNOWN[4]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_UNKNOWN_reg[5] 
       (.C(PCLK),
        .CE(\CNTA_DROP_UNKNOWN_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_DROP_UNKNOWN_reg[4]_i_1_n_6 ),
        .Q(CNTA_DROP_UNKNOWN_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_UNKNOWN_reg[6] 
       (.C(PCLK),
        .CE(\CNTA_DROP_UNKNOWN_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_DROP_UNKNOWN_reg[4]_i_1_n_5 ),
        .Q(CNTA_DROP_UNKNOWN_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_UNKNOWN_reg[7] 
       (.C(PCLK),
        .CE(\CNTA_DROP_UNKNOWN_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_DROP_UNKNOWN_reg[4]_i_1_n_4 ),
        .Q(CNTA_DROP_UNKNOWN_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_UNKNOWN_reg[8] 
       (.C(PCLK),
        .CE(\CNTA_DROP_UNKNOWN_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_DROP_UNKNOWN_reg[8]_i_1_n_7 ),
        .Q(CNTA_DROP_UNKNOWN_reg[8]));
  CARRY4 \CNTA_DROP_UNKNOWN_reg[8]_i_1 
       (.CI(\CNTA_DROP_UNKNOWN_reg[4]_i_1_n_0 ),
        .CO({\CNTA_DROP_UNKNOWN_reg[8]_i_1_n_0 ,\CNTA_DROP_UNKNOWN_reg[8]_i_1_n_1 ,\CNTA_DROP_UNKNOWN_reg[8]_i_1_n_2 ,\CNTA_DROP_UNKNOWN_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTA_DROP_UNKNOWN_reg[8]_i_1_n_4 ,\CNTA_DROP_UNKNOWN_reg[8]_i_1_n_5 ,\CNTA_DROP_UNKNOWN_reg[8]_i_1_n_6 ,\CNTA_DROP_UNKNOWN_reg[8]_i_1_n_7 }),
        .S({\CNTA_DROP_UNKNOWN[8]_i_2_n_0 ,\CNTA_DROP_UNKNOWN[8]_i_3_n_0 ,\CNTA_DROP_UNKNOWN[8]_i_4_n_0 ,\CNTA_DROP_UNKNOWN[8]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_DROP_UNKNOWN_reg[9] 
       (.C(PCLK),
        .CE(\CNTA_DROP_UNKNOWN_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_DROP_UNKNOWN_reg[8]_i_1_n_6 ),
        .Q(CNTA_DROP_UNKNOWN_reg[9]));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \CNTA_FORWARD[0]_i_3 
       (.I0(PHY_RESET_U_DRIVE_i_2_n_0),
        .I1(T_ADDR[5]),
        .I2(T_ADDR[2]),
        .I3(T_ADDR[4]),
        .I4(T_ADDR[6]),
        .I5(T_ADDR[3]),
        .O(PSEL_0));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_FORWARD[0]_i_4 
       (.I0(CNTA_FORWARD_reg[0]),
        .I1(PSEL_0),
        .O(\CNTA_FORWARD[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_FORWARD[0]_i_5 
       (.I0(CNTA_FORWARD_reg[3]),
        .I1(PSEL_0),
        .O(\CNTA_FORWARD[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_FORWARD[0]_i_6 
       (.I0(CNTA_FORWARD_reg[2]),
        .I1(PSEL_0),
        .O(\CNTA_FORWARD[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_FORWARD[0]_i_7 
       (.I0(CNTA_FORWARD_reg[1]),
        .I1(PSEL_0),
        .O(\CNTA_FORWARD[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \CNTA_FORWARD[0]_i_8 
       (.I0(CNTA_FORWARD_reg[0]),
        .I1(PSEL_0),
        .O(\CNTA_FORWARD[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_FORWARD[12]_i_2 
       (.I0(CNTA_FORWARD_reg[15]),
        .I1(PSEL_0),
        .O(\CNTA_FORWARD[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_FORWARD[12]_i_3 
       (.I0(CNTA_FORWARD_reg[14]),
        .I1(PSEL_0),
        .O(\CNTA_FORWARD[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_FORWARD[12]_i_4 
       (.I0(CNTA_FORWARD_reg[13]),
        .I1(PSEL_0),
        .O(\CNTA_FORWARD[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_FORWARD[12]_i_5 
       (.I0(CNTA_FORWARD_reg[12]),
        .I1(PSEL_0),
        .O(\CNTA_FORWARD[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_FORWARD[4]_i_2 
       (.I0(CNTA_FORWARD_reg[7]),
        .I1(PSEL_0),
        .O(\CNTA_FORWARD[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_FORWARD[4]_i_3 
       (.I0(CNTA_FORWARD_reg[6]),
        .I1(PSEL_0),
        .O(\CNTA_FORWARD[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_FORWARD[4]_i_4 
       (.I0(CNTA_FORWARD_reg[5]),
        .I1(PSEL_0),
        .O(\CNTA_FORWARD[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_FORWARD[4]_i_5 
       (.I0(CNTA_FORWARD_reg[4]),
        .I1(PSEL_0),
        .O(\CNTA_FORWARD[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_FORWARD[8]_i_2 
       (.I0(CNTA_FORWARD_reg[11]),
        .I1(PSEL_0),
        .O(\CNTA_FORWARD[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_FORWARD[8]_i_3 
       (.I0(CNTA_FORWARD_reg[10]),
        .I1(PSEL_0),
        .O(\CNTA_FORWARD[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_FORWARD[8]_i_4 
       (.I0(CNTA_FORWARD_reg[9]),
        .I1(PSEL_0),
        .O(\CNTA_FORWARD[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_FORWARD[8]_i_5 
       (.I0(CNTA_FORWARD_reg[8]),
        .I1(PSEL_0),
        .O(\CNTA_FORWARD[8]_i_5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_FORWARD_reg[0] 
       (.C(PCLK),
        .CE(\CNTA_FORWARD_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_FORWARD_reg[0]_i_2_n_7 ),
        .Q(CNTA_FORWARD_reg[0]));
  CARRY4 \CNTA_FORWARD_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\CNTA_FORWARD_reg[0]_i_2_n_0 ,\CNTA_FORWARD_reg[0]_i_2_n_1 ,\CNTA_FORWARD_reg[0]_i_2_n_2 ,\CNTA_FORWARD_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\CNTA_FORWARD[0]_i_4_n_0 }),
        .O({\CNTA_FORWARD_reg[0]_i_2_n_4 ,\CNTA_FORWARD_reg[0]_i_2_n_5 ,\CNTA_FORWARD_reg[0]_i_2_n_6 ,\CNTA_FORWARD_reg[0]_i_2_n_7 }),
        .S({\CNTA_FORWARD[0]_i_5_n_0 ,\CNTA_FORWARD[0]_i_6_n_0 ,\CNTA_FORWARD[0]_i_7_n_0 ,\CNTA_FORWARD[0]_i_8_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_FORWARD_reg[10] 
       (.C(PCLK),
        .CE(\CNTA_FORWARD_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_FORWARD_reg[8]_i_1_n_5 ),
        .Q(CNTA_FORWARD_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_FORWARD_reg[11] 
       (.C(PCLK),
        .CE(\CNTA_FORWARD_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_FORWARD_reg[8]_i_1_n_4 ),
        .Q(CNTA_FORWARD_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_FORWARD_reg[12] 
       (.C(PCLK),
        .CE(\CNTA_FORWARD_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_FORWARD_reg[12]_i_1_n_7 ),
        .Q(CNTA_FORWARD_reg[12]));
  CARRY4 \CNTA_FORWARD_reg[12]_i_1 
       (.CI(\CNTA_FORWARD_reg[8]_i_1_n_0 ),
        .CO({\NLW_CNTA_FORWARD_reg[12]_i_1_CO_UNCONNECTED [3],\CNTA_FORWARD_reg[12]_i_1_n_1 ,\CNTA_FORWARD_reg[12]_i_1_n_2 ,\CNTA_FORWARD_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTA_FORWARD_reg[12]_i_1_n_4 ,\CNTA_FORWARD_reg[12]_i_1_n_5 ,\CNTA_FORWARD_reg[12]_i_1_n_6 ,\CNTA_FORWARD_reg[12]_i_1_n_7 }),
        .S({\CNTA_FORWARD[12]_i_2_n_0 ,\CNTA_FORWARD[12]_i_3_n_0 ,\CNTA_FORWARD[12]_i_4_n_0 ,\CNTA_FORWARD[12]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_FORWARD_reg[13] 
       (.C(PCLK),
        .CE(\CNTA_FORWARD_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_FORWARD_reg[12]_i_1_n_6 ),
        .Q(CNTA_FORWARD_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_FORWARD_reg[14] 
       (.C(PCLK),
        .CE(\CNTA_FORWARD_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_FORWARD_reg[12]_i_1_n_5 ),
        .Q(CNTA_FORWARD_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_FORWARD_reg[15] 
       (.C(PCLK),
        .CE(\CNTA_FORWARD_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_FORWARD_reg[12]_i_1_n_4 ),
        .Q(CNTA_FORWARD_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_FORWARD_reg[1] 
       (.C(PCLK),
        .CE(\CNTA_FORWARD_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_FORWARD_reg[0]_i_2_n_6 ),
        .Q(CNTA_FORWARD_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_FORWARD_reg[2] 
       (.C(PCLK),
        .CE(\CNTA_FORWARD_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_FORWARD_reg[0]_i_2_n_5 ),
        .Q(CNTA_FORWARD_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_FORWARD_reg[3] 
       (.C(PCLK),
        .CE(\CNTA_FORWARD_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_FORWARD_reg[0]_i_2_n_4 ),
        .Q(CNTA_FORWARD_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_FORWARD_reg[4] 
       (.C(PCLK),
        .CE(\CNTA_FORWARD_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_FORWARD_reg[4]_i_1_n_7 ),
        .Q(CNTA_FORWARD_reg[4]));
  CARRY4 \CNTA_FORWARD_reg[4]_i_1 
       (.CI(\CNTA_FORWARD_reg[0]_i_2_n_0 ),
        .CO({\CNTA_FORWARD_reg[4]_i_1_n_0 ,\CNTA_FORWARD_reg[4]_i_1_n_1 ,\CNTA_FORWARD_reg[4]_i_1_n_2 ,\CNTA_FORWARD_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTA_FORWARD_reg[4]_i_1_n_4 ,\CNTA_FORWARD_reg[4]_i_1_n_5 ,\CNTA_FORWARD_reg[4]_i_1_n_6 ,\CNTA_FORWARD_reg[4]_i_1_n_7 }),
        .S({\CNTA_FORWARD[4]_i_2_n_0 ,\CNTA_FORWARD[4]_i_3_n_0 ,\CNTA_FORWARD[4]_i_4_n_0 ,\CNTA_FORWARD[4]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_FORWARD_reg[5] 
       (.C(PCLK),
        .CE(\CNTA_FORWARD_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_FORWARD_reg[4]_i_1_n_6 ),
        .Q(CNTA_FORWARD_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_FORWARD_reg[6] 
       (.C(PCLK),
        .CE(\CNTA_FORWARD_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_FORWARD_reg[4]_i_1_n_5 ),
        .Q(CNTA_FORWARD_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_FORWARD_reg[7] 
       (.C(PCLK),
        .CE(\CNTA_FORWARD_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_FORWARD_reg[4]_i_1_n_4 ),
        .Q(CNTA_FORWARD_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_FORWARD_reg[8] 
       (.C(PCLK),
        .CE(\CNTA_FORWARD_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_FORWARD_reg[8]_i_1_n_7 ),
        .Q(CNTA_FORWARD_reg[8]));
  CARRY4 \CNTA_FORWARD_reg[8]_i_1 
       (.CI(\CNTA_FORWARD_reg[4]_i_1_n_0 ),
        .CO({\CNTA_FORWARD_reg[8]_i_1_n_0 ,\CNTA_FORWARD_reg[8]_i_1_n_1 ,\CNTA_FORWARD_reg[8]_i_1_n_2 ,\CNTA_FORWARD_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTA_FORWARD_reg[8]_i_1_n_4 ,\CNTA_FORWARD_reg[8]_i_1_n_5 ,\CNTA_FORWARD_reg[8]_i_1_n_6 ,\CNTA_FORWARD_reg[8]_i_1_n_7 }),
        .S({\CNTA_FORWARD[8]_i_2_n_0 ,\CNTA_FORWARD[8]_i_3_n_0 ,\CNTA_FORWARD[8]_i_4_n_0 ,\CNTA_FORWARD[8]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_FORWARD_reg[9] 
       (.C(PCLK),
        .CE(\CNTA_FORWARD_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_FORWARD_reg[8]_i_1_n_6 ),
        .Q(CNTA_FORWARD_reg[9]));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \CNTA_RCV_PKT[0]_i_3 
       (.I0(T_ADDR[2]),
        .I1(PHY_RESET_U_DRIVE_i_2_n_0),
        .I2(T_ADDR[3]),
        .I3(T_ADDR[6]),
        .I4(T_ADDR[4]),
        .I5(T_ADDR[5]),
        .O(PSEL_3));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_RCV_PKT[0]_i_4 
       (.I0(CNTA_RCV_PKT_reg[0]),
        .I1(PSEL_3),
        .O(\CNTA_RCV_PKT[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_RCV_PKT[0]_i_5 
       (.I0(CNTA_RCV_PKT_reg[3]),
        .I1(PSEL_3),
        .O(\CNTA_RCV_PKT[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_RCV_PKT[0]_i_6 
       (.I0(CNTA_RCV_PKT_reg[2]),
        .I1(PSEL_3),
        .O(\CNTA_RCV_PKT[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_RCV_PKT[0]_i_7 
       (.I0(CNTA_RCV_PKT_reg[1]),
        .I1(PSEL_3),
        .O(\CNTA_RCV_PKT[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \CNTA_RCV_PKT[0]_i_8 
       (.I0(CNTA_RCV_PKT_reg[0]),
        .I1(PSEL_3),
        .O(\CNTA_RCV_PKT[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_RCV_PKT[12]_i_2 
       (.I0(CNTA_RCV_PKT_reg[15]),
        .I1(PSEL_3),
        .O(\CNTA_RCV_PKT[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_RCV_PKT[12]_i_3 
       (.I0(CNTA_RCV_PKT_reg[14]),
        .I1(PSEL_3),
        .O(\CNTA_RCV_PKT[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_RCV_PKT[12]_i_4 
       (.I0(CNTA_RCV_PKT_reg[13]),
        .I1(PSEL_3),
        .O(\CNTA_RCV_PKT[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_RCV_PKT[12]_i_5 
       (.I0(CNTA_RCV_PKT_reg[12]),
        .I1(PSEL_3),
        .O(\CNTA_RCV_PKT[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_RCV_PKT[4]_i_2 
       (.I0(CNTA_RCV_PKT_reg[7]),
        .I1(PSEL_3),
        .O(\CNTA_RCV_PKT[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_RCV_PKT[4]_i_3 
       (.I0(CNTA_RCV_PKT_reg[6]),
        .I1(PSEL_3),
        .O(\CNTA_RCV_PKT[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_RCV_PKT[4]_i_4 
       (.I0(CNTA_RCV_PKT_reg[5]),
        .I1(PSEL_3),
        .O(\CNTA_RCV_PKT[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_RCV_PKT[4]_i_5 
       (.I0(CNTA_RCV_PKT_reg[4]),
        .I1(PSEL_3),
        .O(\CNTA_RCV_PKT[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_RCV_PKT[8]_i_2 
       (.I0(CNTA_RCV_PKT_reg[11]),
        .I1(PSEL_3),
        .O(\CNTA_RCV_PKT[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_RCV_PKT[8]_i_3 
       (.I0(CNTA_RCV_PKT_reg[10]),
        .I1(PSEL_3),
        .O(\CNTA_RCV_PKT[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_RCV_PKT[8]_i_4 
       (.I0(CNTA_RCV_PKT_reg[9]),
        .I1(PSEL_3),
        .O(\CNTA_RCV_PKT[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_RCV_PKT[8]_i_5 
       (.I0(CNTA_RCV_PKT_reg[8]),
        .I1(PSEL_3),
        .O(\CNTA_RCV_PKT[8]_i_5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_RCV_PKT_reg[0] 
       (.C(PCLK),
        .CE(\CNTA_RCV_PKT_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_RCV_PKT_reg[0]_i_2_n_7 ),
        .Q(CNTA_RCV_PKT_reg[0]));
  CARRY4 \CNTA_RCV_PKT_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\CNTA_RCV_PKT_reg[0]_i_2_n_0 ,\CNTA_RCV_PKT_reg[0]_i_2_n_1 ,\CNTA_RCV_PKT_reg[0]_i_2_n_2 ,\CNTA_RCV_PKT_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\CNTA_RCV_PKT[0]_i_4_n_0 }),
        .O({\CNTA_RCV_PKT_reg[0]_i_2_n_4 ,\CNTA_RCV_PKT_reg[0]_i_2_n_5 ,\CNTA_RCV_PKT_reg[0]_i_2_n_6 ,\CNTA_RCV_PKT_reg[0]_i_2_n_7 }),
        .S({\CNTA_RCV_PKT[0]_i_5_n_0 ,\CNTA_RCV_PKT[0]_i_6_n_0 ,\CNTA_RCV_PKT[0]_i_7_n_0 ,\CNTA_RCV_PKT[0]_i_8_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_RCV_PKT_reg[10] 
       (.C(PCLK),
        .CE(\CNTA_RCV_PKT_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_RCV_PKT_reg[8]_i_1_n_5 ),
        .Q(CNTA_RCV_PKT_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_RCV_PKT_reg[11] 
       (.C(PCLK),
        .CE(\CNTA_RCV_PKT_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_RCV_PKT_reg[8]_i_1_n_4 ),
        .Q(CNTA_RCV_PKT_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_RCV_PKT_reg[12] 
       (.C(PCLK),
        .CE(\CNTA_RCV_PKT_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_RCV_PKT_reg[12]_i_1_n_7 ),
        .Q(CNTA_RCV_PKT_reg[12]));
  CARRY4 \CNTA_RCV_PKT_reg[12]_i_1 
       (.CI(\CNTA_RCV_PKT_reg[8]_i_1_n_0 ),
        .CO({\NLW_CNTA_RCV_PKT_reg[12]_i_1_CO_UNCONNECTED [3],\CNTA_RCV_PKT_reg[12]_i_1_n_1 ,\CNTA_RCV_PKT_reg[12]_i_1_n_2 ,\CNTA_RCV_PKT_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTA_RCV_PKT_reg[12]_i_1_n_4 ,\CNTA_RCV_PKT_reg[12]_i_1_n_5 ,\CNTA_RCV_PKT_reg[12]_i_1_n_6 ,\CNTA_RCV_PKT_reg[12]_i_1_n_7 }),
        .S({\CNTA_RCV_PKT[12]_i_2_n_0 ,\CNTA_RCV_PKT[12]_i_3_n_0 ,\CNTA_RCV_PKT[12]_i_4_n_0 ,\CNTA_RCV_PKT[12]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_RCV_PKT_reg[13] 
       (.C(PCLK),
        .CE(\CNTA_RCV_PKT_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_RCV_PKT_reg[12]_i_1_n_6 ),
        .Q(CNTA_RCV_PKT_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_RCV_PKT_reg[14] 
       (.C(PCLK),
        .CE(\CNTA_RCV_PKT_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_RCV_PKT_reg[12]_i_1_n_5 ),
        .Q(CNTA_RCV_PKT_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_RCV_PKT_reg[15] 
       (.C(PCLK),
        .CE(\CNTA_RCV_PKT_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_RCV_PKT_reg[12]_i_1_n_4 ),
        .Q(CNTA_RCV_PKT_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_RCV_PKT_reg[1] 
       (.C(PCLK),
        .CE(\CNTA_RCV_PKT_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_RCV_PKT_reg[0]_i_2_n_6 ),
        .Q(CNTA_RCV_PKT_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_RCV_PKT_reg[2] 
       (.C(PCLK),
        .CE(\CNTA_RCV_PKT_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_RCV_PKT_reg[0]_i_2_n_5 ),
        .Q(CNTA_RCV_PKT_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_RCV_PKT_reg[3] 
       (.C(PCLK),
        .CE(\CNTA_RCV_PKT_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_RCV_PKT_reg[0]_i_2_n_4 ),
        .Q(CNTA_RCV_PKT_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_RCV_PKT_reg[4] 
       (.C(PCLK),
        .CE(\CNTA_RCV_PKT_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_RCV_PKT_reg[4]_i_1_n_7 ),
        .Q(CNTA_RCV_PKT_reg[4]));
  CARRY4 \CNTA_RCV_PKT_reg[4]_i_1 
       (.CI(\CNTA_RCV_PKT_reg[0]_i_2_n_0 ),
        .CO({\CNTA_RCV_PKT_reg[4]_i_1_n_0 ,\CNTA_RCV_PKT_reg[4]_i_1_n_1 ,\CNTA_RCV_PKT_reg[4]_i_1_n_2 ,\CNTA_RCV_PKT_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTA_RCV_PKT_reg[4]_i_1_n_4 ,\CNTA_RCV_PKT_reg[4]_i_1_n_5 ,\CNTA_RCV_PKT_reg[4]_i_1_n_6 ,\CNTA_RCV_PKT_reg[4]_i_1_n_7 }),
        .S({\CNTA_RCV_PKT[4]_i_2_n_0 ,\CNTA_RCV_PKT[4]_i_3_n_0 ,\CNTA_RCV_PKT[4]_i_4_n_0 ,\CNTA_RCV_PKT[4]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_RCV_PKT_reg[5] 
       (.C(PCLK),
        .CE(\CNTA_RCV_PKT_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_RCV_PKT_reg[4]_i_1_n_6 ),
        .Q(CNTA_RCV_PKT_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_RCV_PKT_reg[6] 
       (.C(PCLK),
        .CE(\CNTA_RCV_PKT_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_RCV_PKT_reg[4]_i_1_n_5 ),
        .Q(CNTA_RCV_PKT_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_RCV_PKT_reg[7] 
       (.C(PCLK),
        .CE(\CNTA_RCV_PKT_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_RCV_PKT_reg[4]_i_1_n_4 ),
        .Q(CNTA_RCV_PKT_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_RCV_PKT_reg[8] 
       (.C(PCLK),
        .CE(\CNTA_RCV_PKT_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_RCV_PKT_reg[8]_i_1_n_7 ),
        .Q(CNTA_RCV_PKT_reg[8]));
  CARRY4 \CNTA_RCV_PKT_reg[8]_i_1 
       (.CI(\CNTA_RCV_PKT_reg[4]_i_1_n_0 ),
        .CO({\CNTA_RCV_PKT_reg[8]_i_1_n_0 ,\CNTA_RCV_PKT_reg[8]_i_1_n_1 ,\CNTA_RCV_PKT_reg[8]_i_1_n_2 ,\CNTA_RCV_PKT_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTA_RCV_PKT_reg[8]_i_1_n_4 ,\CNTA_RCV_PKT_reg[8]_i_1_n_5 ,\CNTA_RCV_PKT_reg[8]_i_1_n_6 ,\CNTA_RCV_PKT_reg[8]_i_1_n_7 }),
        .S({\CNTA_RCV_PKT[8]_i_2_n_0 ,\CNTA_RCV_PKT[8]_i_3_n_0 ,\CNTA_RCV_PKT[8]_i_4_n_0 ,\CNTA_RCV_PKT[8]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_RCV_PKT_reg[9] 
       (.C(PCLK),
        .CE(\CNTA_RCV_PKT_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_RCV_PKT_reg[8]_i_1_n_6 ),
        .Q(CNTA_RCV_PKT_reg[9]));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \CNTA_UPSTREAM[0]_i_3 
       (.I0(T_ADDR[4]),
        .I1(T_ADDR[6]),
        .I2(T_ADDR[3]),
        .I3(PHY_RESET_U_DRIVE_i_2_n_0),
        .I4(T_ADDR[5]),
        .I5(T_ADDR[2]),
        .O(PSEL_2));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_UPSTREAM[0]_i_4 
       (.I0(CNTA_UPSTREAM_reg[0]),
        .I1(PSEL_2),
        .O(\CNTA_UPSTREAM[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_UPSTREAM[0]_i_5 
       (.I0(CNTA_UPSTREAM_reg[3]),
        .I1(PSEL_2),
        .O(\CNTA_UPSTREAM[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_UPSTREAM[0]_i_6 
       (.I0(CNTA_UPSTREAM_reg[2]),
        .I1(PSEL_2),
        .O(\CNTA_UPSTREAM[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_UPSTREAM[0]_i_7 
       (.I0(CNTA_UPSTREAM_reg[1]),
        .I1(PSEL_2),
        .O(\CNTA_UPSTREAM[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \CNTA_UPSTREAM[0]_i_8 
       (.I0(CNTA_UPSTREAM_reg[0]),
        .I1(PSEL_2),
        .O(\CNTA_UPSTREAM[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_UPSTREAM[12]_i_2 
       (.I0(CNTA_UPSTREAM_reg[15]),
        .I1(PSEL_2),
        .O(\CNTA_UPSTREAM[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_UPSTREAM[12]_i_3 
       (.I0(CNTA_UPSTREAM_reg[14]),
        .I1(PSEL_2),
        .O(\CNTA_UPSTREAM[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_UPSTREAM[12]_i_4 
       (.I0(CNTA_UPSTREAM_reg[13]),
        .I1(PSEL_2),
        .O(\CNTA_UPSTREAM[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_UPSTREAM[12]_i_5 
       (.I0(CNTA_UPSTREAM_reg[12]),
        .I1(PSEL_2),
        .O(\CNTA_UPSTREAM[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_UPSTREAM[4]_i_2 
       (.I0(CNTA_UPSTREAM_reg[7]),
        .I1(PSEL_2),
        .O(\CNTA_UPSTREAM[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_UPSTREAM[4]_i_3 
       (.I0(CNTA_UPSTREAM_reg[6]),
        .I1(PSEL_2),
        .O(\CNTA_UPSTREAM[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_UPSTREAM[4]_i_4 
       (.I0(CNTA_UPSTREAM_reg[5]),
        .I1(PSEL_2),
        .O(\CNTA_UPSTREAM[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_UPSTREAM[4]_i_5 
       (.I0(CNTA_UPSTREAM_reg[4]),
        .I1(PSEL_2),
        .O(\CNTA_UPSTREAM[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_UPSTREAM[8]_i_2 
       (.I0(CNTA_UPSTREAM_reg[11]),
        .I1(PSEL_2),
        .O(\CNTA_UPSTREAM[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_UPSTREAM[8]_i_3 
       (.I0(CNTA_UPSTREAM_reg[10]),
        .I1(PSEL_2),
        .O(\CNTA_UPSTREAM[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_UPSTREAM[8]_i_4 
       (.I0(CNTA_UPSTREAM_reg[9]),
        .I1(PSEL_2),
        .O(\CNTA_UPSTREAM[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTA_UPSTREAM[8]_i_5 
       (.I0(CNTA_UPSTREAM_reg[8]),
        .I1(PSEL_2),
        .O(\CNTA_UPSTREAM[8]_i_5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_UPSTREAM_reg[0] 
       (.C(PCLK),
        .CE(\CNTA_UPSTREAM_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_UPSTREAM_reg[0]_i_2_n_7 ),
        .Q(CNTA_UPSTREAM_reg[0]));
  CARRY4 \CNTA_UPSTREAM_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\CNTA_UPSTREAM_reg[0]_i_2_n_0 ,\CNTA_UPSTREAM_reg[0]_i_2_n_1 ,\CNTA_UPSTREAM_reg[0]_i_2_n_2 ,\CNTA_UPSTREAM_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\CNTA_UPSTREAM[0]_i_4_n_0 }),
        .O({\CNTA_UPSTREAM_reg[0]_i_2_n_4 ,\CNTA_UPSTREAM_reg[0]_i_2_n_5 ,\CNTA_UPSTREAM_reg[0]_i_2_n_6 ,\CNTA_UPSTREAM_reg[0]_i_2_n_7 }),
        .S({\CNTA_UPSTREAM[0]_i_5_n_0 ,\CNTA_UPSTREAM[0]_i_6_n_0 ,\CNTA_UPSTREAM[0]_i_7_n_0 ,\CNTA_UPSTREAM[0]_i_8_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_UPSTREAM_reg[10] 
       (.C(PCLK),
        .CE(\CNTA_UPSTREAM_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_UPSTREAM_reg[8]_i_1_n_5 ),
        .Q(CNTA_UPSTREAM_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_UPSTREAM_reg[11] 
       (.C(PCLK),
        .CE(\CNTA_UPSTREAM_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_UPSTREAM_reg[8]_i_1_n_4 ),
        .Q(CNTA_UPSTREAM_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_UPSTREAM_reg[12] 
       (.C(PCLK),
        .CE(\CNTA_UPSTREAM_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_UPSTREAM_reg[12]_i_1_n_7 ),
        .Q(CNTA_UPSTREAM_reg[12]));
  CARRY4 \CNTA_UPSTREAM_reg[12]_i_1 
       (.CI(\CNTA_UPSTREAM_reg[8]_i_1_n_0 ),
        .CO({\NLW_CNTA_UPSTREAM_reg[12]_i_1_CO_UNCONNECTED [3],\CNTA_UPSTREAM_reg[12]_i_1_n_1 ,\CNTA_UPSTREAM_reg[12]_i_1_n_2 ,\CNTA_UPSTREAM_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTA_UPSTREAM_reg[12]_i_1_n_4 ,\CNTA_UPSTREAM_reg[12]_i_1_n_5 ,\CNTA_UPSTREAM_reg[12]_i_1_n_6 ,\CNTA_UPSTREAM_reg[12]_i_1_n_7 }),
        .S({\CNTA_UPSTREAM[12]_i_2_n_0 ,\CNTA_UPSTREAM[12]_i_3_n_0 ,\CNTA_UPSTREAM[12]_i_4_n_0 ,\CNTA_UPSTREAM[12]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_UPSTREAM_reg[13] 
       (.C(PCLK),
        .CE(\CNTA_UPSTREAM_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_UPSTREAM_reg[12]_i_1_n_6 ),
        .Q(CNTA_UPSTREAM_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_UPSTREAM_reg[14] 
       (.C(PCLK),
        .CE(\CNTA_UPSTREAM_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_UPSTREAM_reg[12]_i_1_n_5 ),
        .Q(CNTA_UPSTREAM_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_UPSTREAM_reg[15] 
       (.C(PCLK),
        .CE(\CNTA_UPSTREAM_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_UPSTREAM_reg[12]_i_1_n_4 ),
        .Q(CNTA_UPSTREAM_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_UPSTREAM_reg[1] 
       (.C(PCLK),
        .CE(\CNTA_UPSTREAM_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_UPSTREAM_reg[0]_i_2_n_6 ),
        .Q(CNTA_UPSTREAM_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_UPSTREAM_reg[2] 
       (.C(PCLK),
        .CE(\CNTA_UPSTREAM_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_UPSTREAM_reg[0]_i_2_n_5 ),
        .Q(CNTA_UPSTREAM_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_UPSTREAM_reg[3] 
       (.C(PCLK),
        .CE(\CNTA_UPSTREAM_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_UPSTREAM_reg[0]_i_2_n_4 ),
        .Q(CNTA_UPSTREAM_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_UPSTREAM_reg[4] 
       (.C(PCLK),
        .CE(\CNTA_UPSTREAM_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_UPSTREAM_reg[4]_i_1_n_7 ),
        .Q(CNTA_UPSTREAM_reg[4]));
  CARRY4 \CNTA_UPSTREAM_reg[4]_i_1 
       (.CI(\CNTA_UPSTREAM_reg[0]_i_2_n_0 ),
        .CO({\CNTA_UPSTREAM_reg[4]_i_1_n_0 ,\CNTA_UPSTREAM_reg[4]_i_1_n_1 ,\CNTA_UPSTREAM_reg[4]_i_1_n_2 ,\CNTA_UPSTREAM_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTA_UPSTREAM_reg[4]_i_1_n_4 ,\CNTA_UPSTREAM_reg[4]_i_1_n_5 ,\CNTA_UPSTREAM_reg[4]_i_1_n_6 ,\CNTA_UPSTREAM_reg[4]_i_1_n_7 }),
        .S({\CNTA_UPSTREAM[4]_i_2_n_0 ,\CNTA_UPSTREAM[4]_i_3_n_0 ,\CNTA_UPSTREAM[4]_i_4_n_0 ,\CNTA_UPSTREAM[4]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_UPSTREAM_reg[5] 
       (.C(PCLK),
        .CE(\CNTA_UPSTREAM_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_UPSTREAM_reg[4]_i_1_n_6 ),
        .Q(CNTA_UPSTREAM_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_UPSTREAM_reg[6] 
       (.C(PCLK),
        .CE(\CNTA_UPSTREAM_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_UPSTREAM_reg[4]_i_1_n_5 ),
        .Q(CNTA_UPSTREAM_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_UPSTREAM_reg[7] 
       (.C(PCLK),
        .CE(\CNTA_UPSTREAM_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNTA_UPSTREAM_reg[4]_i_1_n_4 ),
        .Q(CNTA_UPSTREAM_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_UPSTREAM_reg[8] 
       (.C(PCLK),
        .CE(\CNTA_UPSTREAM_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_UPSTREAM_reg[8]_i_1_n_7 ),
        .Q(CNTA_UPSTREAM_reg[8]));
  CARRY4 \CNTA_UPSTREAM_reg[8]_i_1 
       (.CI(\CNTA_UPSTREAM_reg[4]_i_1_n_0 ),
        .CO({\CNTA_UPSTREAM_reg[8]_i_1_n_0 ,\CNTA_UPSTREAM_reg[8]_i_1_n_1 ,\CNTA_UPSTREAM_reg[8]_i_1_n_2 ,\CNTA_UPSTREAM_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTA_UPSTREAM_reg[8]_i_1_n_4 ,\CNTA_UPSTREAM_reg[8]_i_1_n_5 ,\CNTA_UPSTREAM_reg[8]_i_1_n_6 ,\CNTA_UPSTREAM_reg[8]_i_1_n_7 }),
        .S({\CNTA_UPSTREAM[8]_i_2_n_0 ,\CNTA_UPSTREAM[8]_i_3_n_0 ,\CNTA_UPSTREAM[8]_i_4_n_0 ,\CNTA_UPSTREAM[8]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTA_UPSTREAM_reg[9] 
       (.C(PCLK),
        .CE(\CNTA_UPSTREAM_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNTA_UPSTREAM_reg[8]_i_1_n_6 ),
        .Q(CNTA_UPSTREAM_reg[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_BOTH[0]_i_3 
       (.I0(CNTB_BOTH_reg[0]),
        .I1(PSEL_8),
        .O(\CNTB_BOTH[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_BOTH[0]_i_4 
       (.I0(CNTB_BOTH_reg[3]),
        .I1(PSEL_8),
        .O(\CNTB_BOTH[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_BOTH[0]_i_5 
       (.I0(CNTB_BOTH_reg[2]),
        .I1(PSEL_8),
        .O(\CNTB_BOTH[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_BOTH[0]_i_6 
       (.I0(CNTB_BOTH_reg[1]),
        .I1(PSEL_8),
        .O(\CNTB_BOTH[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \CNTB_BOTH[0]_i_7 
       (.I0(CNTB_BOTH_reg[0]),
        .I1(PSEL_8),
        .O(\CNTB_BOTH[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_BOTH[12]_i_2 
       (.I0(CNTB_BOTH_reg[15]),
        .I1(PSEL_8),
        .O(\CNTB_BOTH[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_BOTH[12]_i_3 
       (.I0(CNTB_BOTH_reg[14]),
        .I1(PSEL_8),
        .O(\CNTB_BOTH[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_BOTH[12]_i_4 
       (.I0(CNTB_BOTH_reg[13]),
        .I1(PSEL_8),
        .O(\CNTB_BOTH[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_BOTH[12]_i_5 
       (.I0(CNTB_BOTH_reg[12]),
        .I1(PSEL_8),
        .O(\CNTB_BOTH[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_BOTH[4]_i_2 
       (.I0(CNTB_BOTH_reg[7]),
        .I1(PSEL_8),
        .O(\CNTB_BOTH[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_BOTH[4]_i_3 
       (.I0(CNTB_BOTH_reg[6]),
        .I1(PSEL_8),
        .O(\CNTB_BOTH[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_BOTH[4]_i_4 
       (.I0(CNTB_BOTH_reg[5]),
        .I1(PSEL_8),
        .O(\CNTB_BOTH[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_BOTH[4]_i_5 
       (.I0(CNTB_BOTH_reg[4]),
        .I1(PSEL_8),
        .O(\CNTB_BOTH[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_BOTH[8]_i_2 
       (.I0(CNTB_BOTH_reg[11]),
        .I1(PSEL_8),
        .O(\CNTB_BOTH[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_BOTH[8]_i_3 
       (.I0(CNTB_BOTH_reg[10]),
        .I1(PSEL_8),
        .O(\CNTB_BOTH[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_BOTH[8]_i_4 
       (.I0(CNTB_BOTH_reg[9]),
        .I1(PSEL_8),
        .O(\CNTB_BOTH[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_BOTH[8]_i_5 
       (.I0(CNTB_BOTH_reg[8]),
        .I1(PSEL_8),
        .O(\CNTB_BOTH[8]_i_5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_BOTH_reg[0] 
       (.C(PCLK),
        .CE(\CNTB_BOTH_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_BOTH_reg[0]_i_2_n_7 ),
        .Q(CNTB_BOTH_reg[0]));
  CARRY4 \CNTB_BOTH_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\CNTB_BOTH_reg[0]_i_2_n_0 ,\CNTB_BOTH_reg[0]_i_2_n_1 ,\CNTB_BOTH_reg[0]_i_2_n_2 ,\CNTB_BOTH_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\CNTB_BOTH[0]_i_3_n_0 }),
        .O({\CNTB_BOTH_reg[0]_i_2_n_4 ,\CNTB_BOTH_reg[0]_i_2_n_5 ,\CNTB_BOTH_reg[0]_i_2_n_6 ,\CNTB_BOTH_reg[0]_i_2_n_7 }),
        .S({\CNTB_BOTH[0]_i_4_n_0 ,\CNTB_BOTH[0]_i_5_n_0 ,\CNTB_BOTH[0]_i_6_n_0 ,\CNTB_BOTH[0]_i_7_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_BOTH_reg[10] 
       (.C(PCLK),
        .CE(\CNTB_BOTH_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_BOTH_reg[8]_i_1_n_5 ),
        .Q(CNTB_BOTH_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_BOTH_reg[11] 
       (.C(PCLK),
        .CE(\CNTB_BOTH_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_BOTH_reg[8]_i_1_n_4 ),
        .Q(CNTB_BOTH_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_BOTH_reg[12] 
       (.C(PCLK),
        .CE(\CNTB_BOTH_reg[15]_0 ),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\CNTB_BOTH_reg[12]_i_1_n_7 ),
        .Q(CNTB_BOTH_reg[12]));
  CARRY4 \CNTB_BOTH_reg[12]_i_1 
       (.CI(\CNTB_BOTH_reg[8]_i_1_n_0 ),
        .CO({\NLW_CNTB_BOTH_reg[12]_i_1_CO_UNCONNECTED [3],\CNTB_BOTH_reg[12]_i_1_n_1 ,\CNTB_BOTH_reg[12]_i_1_n_2 ,\CNTB_BOTH_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTB_BOTH_reg[12]_i_1_n_4 ,\CNTB_BOTH_reg[12]_i_1_n_5 ,\CNTB_BOTH_reg[12]_i_1_n_6 ,\CNTB_BOTH_reg[12]_i_1_n_7 }),
        .S({\CNTB_BOTH[12]_i_2_n_0 ,\CNTB_BOTH[12]_i_3_n_0 ,\CNTB_BOTH[12]_i_4_n_0 ,\CNTB_BOTH[12]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_BOTH_reg[13] 
       (.C(PCLK),
        .CE(\CNTB_BOTH_reg[15]_0 ),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\CNTB_BOTH_reg[12]_i_1_n_6 ),
        .Q(CNTB_BOTH_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_BOTH_reg[14] 
       (.C(PCLK),
        .CE(\CNTB_BOTH_reg[15]_0 ),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\CNTB_BOTH_reg[12]_i_1_n_5 ),
        .Q(CNTB_BOTH_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_BOTH_reg[15] 
       (.C(PCLK),
        .CE(\CNTB_BOTH_reg[15]_0 ),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\CNTB_BOTH_reg[12]_i_1_n_4 ),
        .Q(CNTB_BOTH_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_BOTH_reg[1] 
       (.C(PCLK),
        .CE(\CNTB_BOTH_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_BOTH_reg[0]_i_2_n_6 ),
        .Q(CNTB_BOTH_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_BOTH_reg[2] 
       (.C(PCLK),
        .CE(\CNTB_BOTH_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_BOTH_reg[0]_i_2_n_5 ),
        .Q(CNTB_BOTH_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_BOTH_reg[3] 
       (.C(PCLK),
        .CE(\CNTB_BOTH_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_BOTH_reg[0]_i_2_n_4 ),
        .Q(CNTB_BOTH_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_BOTH_reg[4] 
       (.C(PCLK),
        .CE(\CNTB_BOTH_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_BOTH_reg[4]_i_1_n_7 ),
        .Q(CNTB_BOTH_reg[4]));
  CARRY4 \CNTB_BOTH_reg[4]_i_1 
       (.CI(\CNTB_BOTH_reg[0]_i_2_n_0 ),
        .CO({\CNTB_BOTH_reg[4]_i_1_n_0 ,\CNTB_BOTH_reg[4]_i_1_n_1 ,\CNTB_BOTH_reg[4]_i_1_n_2 ,\CNTB_BOTH_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTB_BOTH_reg[4]_i_1_n_4 ,\CNTB_BOTH_reg[4]_i_1_n_5 ,\CNTB_BOTH_reg[4]_i_1_n_6 ,\CNTB_BOTH_reg[4]_i_1_n_7 }),
        .S({\CNTB_BOTH[4]_i_2_n_0 ,\CNTB_BOTH[4]_i_3_n_0 ,\CNTB_BOTH[4]_i_4_n_0 ,\CNTB_BOTH[4]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_BOTH_reg[5] 
       (.C(PCLK),
        .CE(\CNTB_BOTH_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_BOTH_reg[4]_i_1_n_6 ),
        .Q(CNTB_BOTH_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_BOTH_reg[6] 
       (.C(PCLK),
        .CE(\CNTB_BOTH_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_BOTH_reg[4]_i_1_n_5 ),
        .Q(CNTB_BOTH_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_BOTH_reg[7] 
       (.C(PCLK),
        .CE(\CNTB_BOTH_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_BOTH_reg[4]_i_1_n_4 ),
        .Q(CNTB_BOTH_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_BOTH_reg[8] 
       (.C(PCLK),
        .CE(\CNTB_BOTH_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_BOTH_reg[8]_i_1_n_7 ),
        .Q(CNTB_BOTH_reg[8]));
  CARRY4 \CNTB_BOTH_reg[8]_i_1 
       (.CI(\CNTB_BOTH_reg[4]_i_1_n_0 ),
        .CO({\CNTB_BOTH_reg[8]_i_1_n_0 ,\CNTB_BOTH_reg[8]_i_1_n_1 ,\CNTB_BOTH_reg[8]_i_1_n_2 ,\CNTB_BOTH_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTB_BOTH_reg[8]_i_1_n_4 ,\CNTB_BOTH_reg[8]_i_1_n_5 ,\CNTB_BOTH_reg[8]_i_1_n_6 ,\CNTB_BOTH_reg[8]_i_1_n_7 }),
        .S({\CNTB_BOTH[8]_i_2_n_0 ,\CNTB_BOTH[8]_i_3_n_0 ,\CNTB_BOTH[8]_i_4_n_0 ,\CNTB_BOTH[8]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_BOTH_reg[9] 
       (.C(PCLK),
        .CE(\CNTB_BOTH_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_BOTH_reg[8]_i_1_n_6 ),
        .Q(CNTB_BOTH_reg[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_CRC_ERR[0]_i_3 
       (.I0(CNTB_CRC_ERR_reg[0]),
        .I1(PSEL_4),
        .O(\CNTB_CRC_ERR[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_CRC_ERR[0]_i_4 
       (.I0(CNTB_CRC_ERR_reg[3]),
        .I1(PSEL_4),
        .O(\CNTB_CRC_ERR[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_CRC_ERR[0]_i_5 
       (.I0(CNTB_CRC_ERR_reg[2]),
        .I1(PSEL_4),
        .O(\CNTB_CRC_ERR[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_CRC_ERR[0]_i_6 
       (.I0(CNTB_CRC_ERR_reg[1]),
        .I1(PSEL_4),
        .O(\CNTB_CRC_ERR[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \CNTB_CRC_ERR[0]_i_7 
       (.I0(CNTB_CRC_ERR_reg[0]),
        .I1(PSEL_4),
        .O(\CNTB_CRC_ERR[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_CRC_ERR[12]_i_2 
       (.I0(CNTB_CRC_ERR_reg[15]),
        .I1(PSEL_4),
        .O(\CNTB_CRC_ERR[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_CRC_ERR[12]_i_3 
       (.I0(CNTB_CRC_ERR_reg[14]),
        .I1(PSEL_4),
        .O(\CNTB_CRC_ERR[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_CRC_ERR[12]_i_4 
       (.I0(CNTB_CRC_ERR_reg[13]),
        .I1(PSEL_4),
        .O(\CNTB_CRC_ERR[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_CRC_ERR[12]_i_5 
       (.I0(CNTB_CRC_ERR_reg[12]),
        .I1(PSEL_4),
        .O(\CNTB_CRC_ERR[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_CRC_ERR[4]_i_2 
       (.I0(CNTB_CRC_ERR_reg[7]),
        .I1(PSEL_4),
        .O(\CNTB_CRC_ERR[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_CRC_ERR[4]_i_3 
       (.I0(CNTB_CRC_ERR_reg[6]),
        .I1(PSEL_4),
        .O(\CNTB_CRC_ERR[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_CRC_ERR[4]_i_4 
       (.I0(CNTB_CRC_ERR_reg[5]),
        .I1(PSEL_4),
        .O(\CNTB_CRC_ERR[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_CRC_ERR[4]_i_5 
       (.I0(CNTB_CRC_ERR_reg[4]),
        .I1(PSEL_4),
        .O(\CNTB_CRC_ERR[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_CRC_ERR[8]_i_2 
       (.I0(CNTB_CRC_ERR_reg[11]),
        .I1(PSEL_4),
        .O(\CNTB_CRC_ERR[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_CRC_ERR[8]_i_3 
       (.I0(CNTB_CRC_ERR_reg[10]),
        .I1(PSEL_4),
        .O(\CNTB_CRC_ERR[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_CRC_ERR[8]_i_4 
       (.I0(CNTB_CRC_ERR_reg[9]),
        .I1(PSEL_4),
        .O(\CNTB_CRC_ERR[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_CRC_ERR[8]_i_5 
       (.I0(CNTB_CRC_ERR_reg[8]),
        .I1(PSEL_4),
        .O(\CNTB_CRC_ERR[8]_i_5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_CRC_ERR_reg[0] 
       (.C(PCLK),
        .CE(\CNTB_CRC_ERR_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_CRC_ERR_reg[0]_i_2_n_7 ),
        .Q(CNTB_CRC_ERR_reg[0]));
  CARRY4 \CNTB_CRC_ERR_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\CNTB_CRC_ERR_reg[0]_i_2_n_0 ,\CNTB_CRC_ERR_reg[0]_i_2_n_1 ,\CNTB_CRC_ERR_reg[0]_i_2_n_2 ,\CNTB_CRC_ERR_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\CNTB_CRC_ERR[0]_i_3_n_0 }),
        .O({\CNTB_CRC_ERR_reg[0]_i_2_n_4 ,\CNTB_CRC_ERR_reg[0]_i_2_n_5 ,\CNTB_CRC_ERR_reg[0]_i_2_n_6 ,\CNTB_CRC_ERR_reg[0]_i_2_n_7 }),
        .S({\CNTB_CRC_ERR[0]_i_4_n_0 ,\CNTB_CRC_ERR[0]_i_5_n_0 ,\CNTB_CRC_ERR[0]_i_6_n_0 ,\CNTB_CRC_ERR[0]_i_7_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_CRC_ERR_reg[10] 
       (.C(PCLK),
        .CE(\CNTB_CRC_ERR_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_CRC_ERR_reg[8]_i_1_n_5 ),
        .Q(CNTB_CRC_ERR_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_CRC_ERR_reg[11] 
       (.C(PCLK),
        .CE(\CNTB_CRC_ERR_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_CRC_ERR_reg[8]_i_1_n_4 ),
        .Q(CNTB_CRC_ERR_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_CRC_ERR_reg[12] 
       (.C(PCLK),
        .CE(\CNTB_CRC_ERR_reg[15]_0 ),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\CNTB_CRC_ERR_reg[12]_i_1_n_7 ),
        .Q(CNTB_CRC_ERR_reg[12]));
  CARRY4 \CNTB_CRC_ERR_reg[12]_i_1 
       (.CI(\CNTB_CRC_ERR_reg[8]_i_1_n_0 ),
        .CO({\NLW_CNTB_CRC_ERR_reg[12]_i_1_CO_UNCONNECTED [3],\CNTB_CRC_ERR_reg[12]_i_1_n_1 ,\CNTB_CRC_ERR_reg[12]_i_1_n_2 ,\CNTB_CRC_ERR_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTB_CRC_ERR_reg[12]_i_1_n_4 ,\CNTB_CRC_ERR_reg[12]_i_1_n_5 ,\CNTB_CRC_ERR_reg[12]_i_1_n_6 ,\CNTB_CRC_ERR_reg[12]_i_1_n_7 }),
        .S({\CNTB_CRC_ERR[12]_i_2_n_0 ,\CNTB_CRC_ERR[12]_i_3_n_0 ,\CNTB_CRC_ERR[12]_i_4_n_0 ,\CNTB_CRC_ERR[12]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_CRC_ERR_reg[13] 
       (.C(PCLK),
        .CE(\CNTB_CRC_ERR_reg[15]_0 ),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\CNTB_CRC_ERR_reg[12]_i_1_n_6 ),
        .Q(CNTB_CRC_ERR_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_CRC_ERR_reg[14] 
       (.C(PCLK),
        .CE(\CNTB_CRC_ERR_reg[15]_0 ),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\CNTB_CRC_ERR_reg[12]_i_1_n_5 ),
        .Q(CNTB_CRC_ERR_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_CRC_ERR_reg[15] 
       (.C(PCLK),
        .CE(\CNTB_CRC_ERR_reg[15]_0 ),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\CNTB_CRC_ERR_reg[12]_i_1_n_4 ),
        .Q(CNTB_CRC_ERR_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_CRC_ERR_reg[1] 
       (.C(PCLK),
        .CE(\CNTB_CRC_ERR_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_CRC_ERR_reg[0]_i_2_n_6 ),
        .Q(CNTB_CRC_ERR_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_CRC_ERR_reg[2] 
       (.C(PCLK),
        .CE(\CNTB_CRC_ERR_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_CRC_ERR_reg[0]_i_2_n_5 ),
        .Q(CNTB_CRC_ERR_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_CRC_ERR_reg[3] 
       (.C(PCLK),
        .CE(\CNTB_CRC_ERR_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_CRC_ERR_reg[0]_i_2_n_4 ),
        .Q(CNTB_CRC_ERR_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_CRC_ERR_reg[4] 
       (.C(PCLK),
        .CE(\CNTB_CRC_ERR_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_CRC_ERR_reg[4]_i_1_n_7 ),
        .Q(CNTB_CRC_ERR_reg[4]));
  CARRY4 \CNTB_CRC_ERR_reg[4]_i_1 
       (.CI(\CNTB_CRC_ERR_reg[0]_i_2_n_0 ),
        .CO({\CNTB_CRC_ERR_reg[4]_i_1_n_0 ,\CNTB_CRC_ERR_reg[4]_i_1_n_1 ,\CNTB_CRC_ERR_reg[4]_i_1_n_2 ,\CNTB_CRC_ERR_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTB_CRC_ERR_reg[4]_i_1_n_4 ,\CNTB_CRC_ERR_reg[4]_i_1_n_5 ,\CNTB_CRC_ERR_reg[4]_i_1_n_6 ,\CNTB_CRC_ERR_reg[4]_i_1_n_7 }),
        .S({\CNTB_CRC_ERR[4]_i_2_n_0 ,\CNTB_CRC_ERR[4]_i_3_n_0 ,\CNTB_CRC_ERR[4]_i_4_n_0 ,\CNTB_CRC_ERR[4]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_CRC_ERR_reg[5] 
       (.C(PCLK),
        .CE(\CNTB_CRC_ERR_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_CRC_ERR_reg[4]_i_1_n_6 ),
        .Q(CNTB_CRC_ERR_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_CRC_ERR_reg[6] 
       (.C(PCLK),
        .CE(\CNTB_CRC_ERR_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_CRC_ERR_reg[4]_i_1_n_5 ),
        .Q(CNTB_CRC_ERR_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_CRC_ERR_reg[7] 
       (.C(PCLK),
        .CE(\CNTB_CRC_ERR_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_CRC_ERR_reg[4]_i_1_n_4 ),
        .Q(CNTB_CRC_ERR_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_CRC_ERR_reg[8] 
       (.C(PCLK),
        .CE(\CNTB_CRC_ERR_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_CRC_ERR_reg[8]_i_1_n_7 ),
        .Q(CNTB_CRC_ERR_reg[8]));
  CARRY4 \CNTB_CRC_ERR_reg[8]_i_1 
       (.CI(\CNTB_CRC_ERR_reg[4]_i_1_n_0 ),
        .CO({\CNTB_CRC_ERR_reg[8]_i_1_n_0 ,\CNTB_CRC_ERR_reg[8]_i_1_n_1 ,\CNTB_CRC_ERR_reg[8]_i_1_n_2 ,\CNTB_CRC_ERR_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTB_CRC_ERR_reg[8]_i_1_n_4 ,\CNTB_CRC_ERR_reg[8]_i_1_n_5 ,\CNTB_CRC_ERR_reg[8]_i_1_n_6 ,\CNTB_CRC_ERR_reg[8]_i_1_n_7 }),
        .S({\CNTB_CRC_ERR[8]_i_2_n_0 ,\CNTB_CRC_ERR[8]_i_3_n_0 ,\CNTB_CRC_ERR[8]_i_4_n_0 ,\CNTB_CRC_ERR[8]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_CRC_ERR_reg[9] 
       (.C(PCLK),
        .CE(\CNTB_CRC_ERR_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_CRC_ERR_reg[8]_i_1_n_6 ),
        .Q(CNTB_CRC_ERR_reg[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_FULL[0]_i_3 
       (.I0(CNTB_DROP_FULL_reg[0]),
        .I1(PSEL_5),
        .O(\CNTB_DROP_FULL[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_FULL[0]_i_4 
       (.I0(CNTB_DROP_FULL_reg[3]),
        .I1(PSEL_5),
        .O(\CNTB_DROP_FULL[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_FULL[0]_i_5 
       (.I0(CNTB_DROP_FULL_reg[2]),
        .I1(PSEL_5),
        .O(\CNTB_DROP_FULL[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_FULL[0]_i_6 
       (.I0(CNTB_DROP_FULL_reg[1]),
        .I1(PSEL_5),
        .O(\CNTB_DROP_FULL[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \CNTB_DROP_FULL[0]_i_7 
       (.I0(CNTB_DROP_FULL_reg[0]),
        .I1(PSEL_5),
        .O(\CNTB_DROP_FULL[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_FULL[12]_i_2 
       (.I0(CNTB_DROP_FULL_reg[15]),
        .I1(PSEL_5),
        .O(\CNTB_DROP_FULL[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_FULL[12]_i_3 
       (.I0(CNTB_DROP_FULL_reg[14]),
        .I1(PSEL_5),
        .O(\CNTB_DROP_FULL[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_FULL[12]_i_4 
       (.I0(CNTB_DROP_FULL_reg[13]),
        .I1(PSEL_5),
        .O(\CNTB_DROP_FULL[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_FULL[12]_i_5 
       (.I0(CNTB_DROP_FULL_reg[12]),
        .I1(PSEL_5),
        .O(\CNTB_DROP_FULL[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_FULL[4]_i_2 
       (.I0(CNTB_DROP_FULL_reg[7]),
        .I1(PSEL_5),
        .O(\CNTB_DROP_FULL[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_FULL[4]_i_3 
       (.I0(CNTB_DROP_FULL_reg[6]),
        .I1(PSEL_5),
        .O(\CNTB_DROP_FULL[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_FULL[4]_i_4 
       (.I0(CNTB_DROP_FULL_reg[5]),
        .I1(PSEL_5),
        .O(\CNTB_DROP_FULL[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_FULL[4]_i_5 
       (.I0(CNTB_DROP_FULL_reg[4]),
        .I1(PSEL_5),
        .O(\CNTB_DROP_FULL[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_FULL[8]_i_2 
       (.I0(CNTB_DROP_FULL_reg[11]),
        .I1(PSEL_5),
        .O(\CNTB_DROP_FULL[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_FULL[8]_i_3 
       (.I0(CNTB_DROP_FULL_reg[10]),
        .I1(PSEL_5),
        .O(\CNTB_DROP_FULL[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_FULL[8]_i_4 
       (.I0(CNTB_DROP_FULL_reg[9]),
        .I1(PSEL_5),
        .O(\CNTB_DROP_FULL[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_FULL[8]_i_5 
       (.I0(CNTB_DROP_FULL_reg[8]),
        .I1(PSEL_5),
        .O(\CNTB_DROP_FULL[8]_i_5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_FULL_reg[0] 
       (.C(PCLK),
        .CE(\CNTB_DROP_FULL_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_FULL_reg[0]_i_2_n_7 ),
        .Q(CNTB_DROP_FULL_reg[0]));
  CARRY4 \CNTB_DROP_FULL_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\CNTB_DROP_FULL_reg[0]_i_2_n_0 ,\CNTB_DROP_FULL_reg[0]_i_2_n_1 ,\CNTB_DROP_FULL_reg[0]_i_2_n_2 ,\CNTB_DROP_FULL_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\CNTB_DROP_FULL[0]_i_3_n_0 }),
        .O({\CNTB_DROP_FULL_reg[0]_i_2_n_4 ,\CNTB_DROP_FULL_reg[0]_i_2_n_5 ,\CNTB_DROP_FULL_reg[0]_i_2_n_6 ,\CNTB_DROP_FULL_reg[0]_i_2_n_7 }),
        .S({\CNTB_DROP_FULL[0]_i_4_n_0 ,\CNTB_DROP_FULL[0]_i_5_n_0 ,\CNTB_DROP_FULL[0]_i_6_n_0 ,\CNTB_DROP_FULL[0]_i_7_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_FULL_reg[10] 
       (.C(PCLK),
        .CE(\CNTB_DROP_FULL_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_FULL_reg[8]_i_1_n_5 ),
        .Q(CNTB_DROP_FULL_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_FULL_reg[11] 
       (.C(PCLK),
        .CE(\CNTB_DROP_FULL_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_FULL_reg[8]_i_1_n_4 ),
        .Q(CNTB_DROP_FULL_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_FULL_reg[12] 
       (.C(PCLK),
        .CE(\CNTB_DROP_FULL_reg[15]_0 ),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\CNTB_DROP_FULL_reg[12]_i_1_n_7 ),
        .Q(CNTB_DROP_FULL_reg[12]));
  CARRY4 \CNTB_DROP_FULL_reg[12]_i_1 
       (.CI(\CNTB_DROP_FULL_reg[8]_i_1_n_0 ),
        .CO({\NLW_CNTB_DROP_FULL_reg[12]_i_1_CO_UNCONNECTED [3],\CNTB_DROP_FULL_reg[12]_i_1_n_1 ,\CNTB_DROP_FULL_reg[12]_i_1_n_2 ,\CNTB_DROP_FULL_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTB_DROP_FULL_reg[12]_i_1_n_4 ,\CNTB_DROP_FULL_reg[12]_i_1_n_5 ,\CNTB_DROP_FULL_reg[12]_i_1_n_6 ,\CNTB_DROP_FULL_reg[12]_i_1_n_7 }),
        .S({\CNTB_DROP_FULL[12]_i_2_n_0 ,\CNTB_DROP_FULL[12]_i_3_n_0 ,\CNTB_DROP_FULL[12]_i_4_n_0 ,\CNTB_DROP_FULL[12]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_FULL_reg[13] 
       (.C(PCLK),
        .CE(\CNTB_DROP_FULL_reg[15]_0 ),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\CNTB_DROP_FULL_reg[12]_i_1_n_6 ),
        .Q(CNTB_DROP_FULL_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_FULL_reg[14] 
       (.C(PCLK),
        .CE(\CNTB_DROP_FULL_reg[15]_0 ),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\CNTB_DROP_FULL_reg[12]_i_1_n_5 ),
        .Q(CNTB_DROP_FULL_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_FULL_reg[15] 
       (.C(PCLK),
        .CE(\CNTB_DROP_FULL_reg[15]_0 ),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\CNTB_DROP_FULL_reg[12]_i_1_n_4 ),
        .Q(CNTB_DROP_FULL_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_FULL_reg[1] 
       (.C(PCLK),
        .CE(\CNTB_DROP_FULL_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_FULL_reg[0]_i_2_n_6 ),
        .Q(CNTB_DROP_FULL_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_FULL_reg[2] 
       (.C(PCLK),
        .CE(\CNTB_DROP_FULL_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_FULL_reg[0]_i_2_n_5 ),
        .Q(CNTB_DROP_FULL_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_FULL_reg[3] 
       (.C(PCLK),
        .CE(\CNTB_DROP_FULL_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_FULL_reg[0]_i_2_n_4 ),
        .Q(CNTB_DROP_FULL_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_FULL_reg[4] 
       (.C(PCLK),
        .CE(\CNTB_DROP_FULL_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_FULL_reg[4]_i_1_n_7 ),
        .Q(CNTB_DROP_FULL_reg[4]));
  CARRY4 \CNTB_DROP_FULL_reg[4]_i_1 
       (.CI(\CNTB_DROP_FULL_reg[0]_i_2_n_0 ),
        .CO({\CNTB_DROP_FULL_reg[4]_i_1_n_0 ,\CNTB_DROP_FULL_reg[4]_i_1_n_1 ,\CNTB_DROP_FULL_reg[4]_i_1_n_2 ,\CNTB_DROP_FULL_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTB_DROP_FULL_reg[4]_i_1_n_4 ,\CNTB_DROP_FULL_reg[4]_i_1_n_5 ,\CNTB_DROP_FULL_reg[4]_i_1_n_6 ,\CNTB_DROP_FULL_reg[4]_i_1_n_7 }),
        .S({\CNTB_DROP_FULL[4]_i_2_n_0 ,\CNTB_DROP_FULL[4]_i_3_n_0 ,\CNTB_DROP_FULL[4]_i_4_n_0 ,\CNTB_DROP_FULL[4]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_FULL_reg[5] 
       (.C(PCLK),
        .CE(\CNTB_DROP_FULL_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_FULL_reg[4]_i_1_n_6 ),
        .Q(CNTB_DROP_FULL_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_FULL_reg[6] 
       (.C(PCLK),
        .CE(\CNTB_DROP_FULL_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_FULL_reg[4]_i_1_n_5 ),
        .Q(CNTB_DROP_FULL_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_FULL_reg[7] 
       (.C(PCLK),
        .CE(\CNTB_DROP_FULL_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_FULL_reg[4]_i_1_n_4 ),
        .Q(CNTB_DROP_FULL_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_FULL_reg[8] 
       (.C(PCLK),
        .CE(\CNTB_DROP_FULL_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_FULL_reg[8]_i_1_n_7 ),
        .Q(CNTB_DROP_FULL_reg[8]));
  CARRY4 \CNTB_DROP_FULL_reg[8]_i_1 
       (.CI(\CNTB_DROP_FULL_reg[4]_i_1_n_0 ),
        .CO({\CNTB_DROP_FULL_reg[8]_i_1_n_0 ,\CNTB_DROP_FULL_reg[8]_i_1_n_1 ,\CNTB_DROP_FULL_reg[8]_i_1_n_2 ,\CNTB_DROP_FULL_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTB_DROP_FULL_reg[8]_i_1_n_4 ,\CNTB_DROP_FULL_reg[8]_i_1_n_5 ,\CNTB_DROP_FULL_reg[8]_i_1_n_6 ,\CNTB_DROP_FULL_reg[8]_i_1_n_7 }),
        .S({\CNTB_DROP_FULL[8]_i_2_n_0 ,\CNTB_DROP_FULL[8]_i_3_n_0 ,\CNTB_DROP_FULL[8]_i_4_n_0 ,\CNTB_DROP_FULL[8]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_FULL_reg[9] 
       (.C(PCLK),
        .CE(\CNTB_DROP_FULL_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_FULL_reg[8]_i_1_n_6 ),
        .Q(CNTB_DROP_FULL_reg[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_NON_HSR[0]_i_3 
       (.I0(CNTB_DROP_NON_HSR_reg[0]),
        .I1(PSEL_10),
        .O(\CNTB_DROP_NON_HSR[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_NON_HSR[0]_i_4 
       (.I0(CNTB_DROP_NON_HSR_reg[3]),
        .I1(PSEL_10),
        .O(\CNTB_DROP_NON_HSR[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_NON_HSR[0]_i_5 
       (.I0(CNTB_DROP_NON_HSR_reg[2]),
        .I1(PSEL_10),
        .O(\CNTB_DROP_NON_HSR[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_NON_HSR[0]_i_6 
       (.I0(CNTB_DROP_NON_HSR_reg[1]),
        .I1(PSEL_10),
        .O(\CNTB_DROP_NON_HSR[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \CNTB_DROP_NON_HSR[0]_i_7 
       (.I0(CNTB_DROP_NON_HSR_reg[0]),
        .I1(PSEL_10),
        .O(\CNTB_DROP_NON_HSR[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_NON_HSR[12]_i_2 
       (.I0(CNTB_DROP_NON_HSR_reg[15]),
        .I1(PSEL_10),
        .O(\CNTB_DROP_NON_HSR[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_NON_HSR[12]_i_3 
       (.I0(CNTB_DROP_NON_HSR_reg[14]),
        .I1(PSEL_10),
        .O(\CNTB_DROP_NON_HSR[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_NON_HSR[12]_i_4 
       (.I0(CNTB_DROP_NON_HSR_reg[13]),
        .I1(PSEL_10),
        .O(\CNTB_DROP_NON_HSR[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_NON_HSR[12]_i_5 
       (.I0(CNTB_DROP_NON_HSR_reg[12]),
        .I1(PSEL_10),
        .O(\CNTB_DROP_NON_HSR[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_NON_HSR[4]_i_2 
       (.I0(CNTB_DROP_NON_HSR_reg[7]),
        .I1(PSEL_10),
        .O(\CNTB_DROP_NON_HSR[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_NON_HSR[4]_i_3 
       (.I0(CNTB_DROP_NON_HSR_reg[6]),
        .I1(PSEL_10),
        .O(\CNTB_DROP_NON_HSR[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_NON_HSR[4]_i_4 
       (.I0(CNTB_DROP_NON_HSR_reg[5]),
        .I1(PSEL_10),
        .O(\CNTB_DROP_NON_HSR[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_NON_HSR[4]_i_5 
       (.I0(CNTB_DROP_NON_HSR_reg[4]),
        .I1(PSEL_10),
        .O(\CNTB_DROP_NON_HSR[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_NON_HSR[8]_i_2 
       (.I0(CNTB_DROP_NON_HSR_reg[11]),
        .I1(PSEL_10),
        .O(\CNTB_DROP_NON_HSR[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_NON_HSR[8]_i_3 
       (.I0(CNTB_DROP_NON_HSR_reg[10]),
        .I1(PSEL_10),
        .O(\CNTB_DROP_NON_HSR[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_NON_HSR[8]_i_4 
       (.I0(CNTB_DROP_NON_HSR_reg[9]),
        .I1(PSEL_10),
        .O(\CNTB_DROP_NON_HSR[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_NON_HSR[8]_i_5 
       (.I0(CNTB_DROP_NON_HSR_reg[8]),
        .I1(PSEL_10),
        .O(\CNTB_DROP_NON_HSR[8]_i_5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_NON_HSR_reg[0] 
       (.C(PCLK),
        .CE(\CNTB_DROP_NON_HSR_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_NON_HSR_reg[0]_i_2_n_7 ),
        .Q(CNTB_DROP_NON_HSR_reg[0]));
  CARRY4 \CNTB_DROP_NON_HSR_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\CNTB_DROP_NON_HSR_reg[0]_i_2_n_0 ,\CNTB_DROP_NON_HSR_reg[0]_i_2_n_1 ,\CNTB_DROP_NON_HSR_reg[0]_i_2_n_2 ,\CNTB_DROP_NON_HSR_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\CNTB_DROP_NON_HSR[0]_i_3_n_0 }),
        .O({\CNTB_DROP_NON_HSR_reg[0]_i_2_n_4 ,\CNTB_DROP_NON_HSR_reg[0]_i_2_n_5 ,\CNTB_DROP_NON_HSR_reg[0]_i_2_n_6 ,\CNTB_DROP_NON_HSR_reg[0]_i_2_n_7 }),
        .S({\CNTB_DROP_NON_HSR[0]_i_4_n_0 ,\CNTB_DROP_NON_HSR[0]_i_5_n_0 ,\CNTB_DROP_NON_HSR[0]_i_6_n_0 ,\CNTB_DROP_NON_HSR[0]_i_7_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_NON_HSR_reg[10] 
       (.C(PCLK),
        .CE(\CNTB_DROP_NON_HSR_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_NON_HSR_reg[8]_i_1_n_5 ),
        .Q(CNTB_DROP_NON_HSR_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_NON_HSR_reg[11] 
       (.C(PCLK),
        .CE(\CNTB_DROP_NON_HSR_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_NON_HSR_reg[8]_i_1_n_4 ),
        .Q(CNTB_DROP_NON_HSR_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_NON_HSR_reg[12] 
       (.C(PCLK),
        .CE(\CNTB_DROP_NON_HSR_reg[15]_0 ),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\CNTB_DROP_NON_HSR_reg[12]_i_1_n_7 ),
        .Q(CNTB_DROP_NON_HSR_reg[12]));
  CARRY4 \CNTB_DROP_NON_HSR_reg[12]_i_1 
       (.CI(\CNTB_DROP_NON_HSR_reg[8]_i_1_n_0 ),
        .CO({\NLW_CNTB_DROP_NON_HSR_reg[12]_i_1_CO_UNCONNECTED [3],\CNTB_DROP_NON_HSR_reg[12]_i_1_n_1 ,\CNTB_DROP_NON_HSR_reg[12]_i_1_n_2 ,\CNTB_DROP_NON_HSR_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTB_DROP_NON_HSR_reg[12]_i_1_n_4 ,\CNTB_DROP_NON_HSR_reg[12]_i_1_n_5 ,\CNTB_DROP_NON_HSR_reg[12]_i_1_n_6 ,\CNTB_DROP_NON_HSR_reg[12]_i_1_n_7 }),
        .S({\CNTB_DROP_NON_HSR[12]_i_2_n_0 ,\CNTB_DROP_NON_HSR[12]_i_3_n_0 ,\CNTB_DROP_NON_HSR[12]_i_4_n_0 ,\CNTB_DROP_NON_HSR[12]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_NON_HSR_reg[13] 
       (.C(PCLK),
        .CE(\CNTB_DROP_NON_HSR_reg[15]_0 ),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\CNTB_DROP_NON_HSR_reg[12]_i_1_n_6 ),
        .Q(CNTB_DROP_NON_HSR_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_NON_HSR_reg[14] 
       (.C(PCLK),
        .CE(\CNTB_DROP_NON_HSR_reg[15]_0 ),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\CNTB_DROP_NON_HSR_reg[12]_i_1_n_5 ),
        .Q(CNTB_DROP_NON_HSR_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_NON_HSR_reg[15] 
       (.C(PCLK),
        .CE(\CNTB_DROP_NON_HSR_reg[15]_0 ),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\CNTB_DROP_NON_HSR_reg[12]_i_1_n_4 ),
        .Q(CNTB_DROP_NON_HSR_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_NON_HSR_reg[1] 
       (.C(PCLK),
        .CE(\CNTB_DROP_NON_HSR_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_NON_HSR_reg[0]_i_2_n_6 ),
        .Q(CNTB_DROP_NON_HSR_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_NON_HSR_reg[2] 
       (.C(PCLK),
        .CE(\CNTB_DROP_NON_HSR_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_NON_HSR_reg[0]_i_2_n_5 ),
        .Q(CNTB_DROP_NON_HSR_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_NON_HSR_reg[3] 
       (.C(PCLK),
        .CE(\CNTB_DROP_NON_HSR_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_NON_HSR_reg[0]_i_2_n_4 ),
        .Q(CNTB_DROP_NON_HSR_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_NON_HSR_reg[4] 
       (.C(PCLK),
        .CE(\CNTB_DROP_NON_HSR_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_NON_HSR_reg[4]_i_1_n_7 ),
        .Q(CNTB_DROP_NON_HSR_reg[4]));
  CARRY4 \CNTB_DROP_NON_HSR_reg[4]_i_1 
       (.CI(\CNTB_DROP_NON_HSR_reg[0]_i_2_n_0 ),
        .CO({\CNTB_DROP_NON_HSR_reg[4]_i_1_n_0 ,\CNTB_DROP_NON_HSR_reg[4]_i_1_n_1 ,\CNTB_DROP_NON_HSR_reg[4]_i_1_n_2 ,\CNTB_DROP_NON_HSR_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTB_DROP_NON_HSR_reg[4]_i_1_n_4 ,\CNTB_DROP_NON_HSR_reg[4]_i_1_n_5 ,\CNTB_DROP_NON_HSR_reg[4]_i_1_n_6 ,\CNTB_DROP_NON_HSR_reg[4]_i_1_n_7 }),
        .S({\CNTB_DROP_NON_HSR[4]_i_2_n_0 ,\CNTB_DROP_NON_HSR[4]_i_3_n_0 ,\CNTB_DROP_NON_HSR[4]_i_4_n_0 ,\CNTB_DROP_NON_HSR[4]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_NON_HSR_reg[5] 
       (.C(PCLK),
        .CE(\CNTB_DROP_NON_HSR_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_NON_HSR_reg[4]_i_1_n_6 ),
        .Q(CNTB_DROP_NON_HSR_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_NON_HSR_reg[6] 
       (.C(PCLK),
        .CE(\CNTB_DROP_NON_HSR_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_NON_HSR_reg[4]_i_1_n_5 ),
        .Q(CNTB_DROP_NON_HSR_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_NON_HSR_reg[7] 
       (.C(PCLK),
        .CE(\CNTB_DROP_NON_HSR_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_NON_HSR_reg[4]_i_1_n_4 ),
        .Q(CNTB_DROP_NON_HSR_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_NON_HSR_reg[8] 
       (.C(PCLK),
        .CE(\CNTB_DROP_NON_HSR_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_NON_HSR_reg[8]_i_1_n_7 ),
        .Q(CNTB_DROP_NON_HSR_reg[8]));
  CARRY4 \CNTB_DROP_NON_HSR_reg[8]_i_1 
       (.CI(\CNTB_DROP_NON_HSR_reg[4]_i_1_n_0 ),
        .CO({\CNTB_DROP_NON_HSR_reg[8]_i_1_n_0 ,\CNTB_DROP_NON_HSR_reg[8]_i_1_n_1 ,\CNTB_DROP_NON_HSR_reg[8]_i_1_n_2 ,\CNTB_DROP_NON_HSR_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTB_DROP_NON_HSR_reg[8]_i_1_n_4 ,\CNTB_DROP_NON_HSR_reg[8]_i_1_n_5 ,\CNTB_DROP_NON_HSR_reg[8]_i_1_n_6 ,\CNTB_DROP_NON_HSR_reg[8]_i_1_n_7 }),
        .S({\CNTB_DROP_NON_HSR[8]_i_2_n_0 ,\CNTB_DROP_NON_HSR[8]_i_3_n_0 ,\CNTB_DROP_NON_HSR[8]_i_4_n_0 ,\CNTB_DROP_NON_HSR[8]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_NON_HSR_reg[9] 
       (.C(PCLK),
        .CE(\CNTB_DROP_NON_HSR_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_NON_HSR_reg[8]_i_1_n_6 ),
        .Q(CNTB_DROP_NON_HSR_reg[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_NON_QR[0]_i_3 
       (.I0(CNTB_DROP_NON_QR_reg[0]),
        .I1(PSEL_7),
        .O(\CNTB_DROP_NON_QR[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_NON_QR[0]_i_4 
       (.I0(CNTB_DROP_NON_QR_reg[3]),
        .I1(PSEL_7),
        .O(\CNTB_DROP_NON_QR[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_NON_QR[0]_i_5 
       (.I0(CNTB_DROP_NON_QR_reg[2]),
        .I1(PSEL_7),
        .O(\CNTB_DROP_NON_QR[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_NON_QR[0]_i_6 
       (.I0(CNTB_DROP_NON_QR_reg[1]),
        .I1(PSEL_7),
        .O(\CNTB_DROP_NON_QR[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \CNTB_DROP_NON_QR[0]_i_7 
       (.I0(CNTB_DROP_NON_QR_reg[0]),
        .I1(PSEL_7),
        .O(\CNTB_DROP_NON_QR[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_NON_QR[12]_i_2 
       (.I0(CNTB_DROP_NON_QR_reg[15]),
        .I1(PSEL_7),
        .O(\CNTB_DROP_NON_QR[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_NON_QR[12]_i_3 
       (.I0(CNTB_DROP_NON_QR_reg[14]),
        .I1(PSEL_7),
        .O(\CNTB_DROP_NON_QR[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_NON_QR[12]_i_4 
       (.I0(CNTB_DROP_NON_QR_reg[13]),
        .I1(PSEL_7),
        .O(\CNTB_DROP_NON_QR[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_NON_QR[12]_i_5 
       (.I0(CNTB_DROP_NON_QR_reg[12]),
        .I1(PSEL_7),
        .O(\CNTB_DROP_NON_QR[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_NON_QR[4]_i_2 
       (.I0(CNTB_DROP_NON_QR_reg[7]),
        .I1(PSEL_7),
        .O(\CNTB_DROP_NON_QR[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_NON_QR[4]_i_3 
       (.I0(CNTB_DROP_NON_QR_reg[6]),
        .I1(PSEL_7),
        .O(\CNTB_DROP_NON_QR[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_NON_QR[4]_i_4 
       (.I0(CNTB_DROP_NON_QR_reg[5]),
        .I1(PSEL_7),
        .O(\CNTB_DROP_NON_QR[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_NON_QR[4]_i_5 
       (.I0(CNTB_DROP_NON_QR_reg[4]),
        .I1(PSEL_7),
        .O(\CNTB_DROP_NON_QR[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_NON_QR[8]_i_2 
       (.I0(CNTB_DROP_NON_QR_reg[11]),
        .I1(PSEL_7),
        .O(\CNTB_DROP_NON_QR[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_NON_QR[8]_i_3 
       (.I0(CNTB_DROP_NON_QR_reg[10]),
        .I1(PSEL_7),
        .O(\CNTB_DROP_NON_QR[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_NON_QR[8]_i_4 
       (.I0(CNTB_DROP_NON_QR_reg[9]),
        .I1(PSEL_7),
        .O(\CNTB_DROP_NON_QR[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_NON_QR[8]_i_5 
       (.I0(CNTB_DROP_NON_QR_reg[8]),
        .I1(PSEL_7),
        .O(\CNTB_DROP_NON_QR[8]_i_5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_NON_QR_reg[0] 
       (.C(PCLK),
        .CE(\CNTB_DROP_NON_QR_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_NON_QR_reg[0]_i_2_n_7 ),
        .Q(CNTB_DROP_NON_QR_reg[0]));
  CARRY4 \CNTB_DROP_NON_QR_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\CNTB_DROP_NON_QR_reg[0]_i_2_n_0 ,\CNTB_DROP_NON_QR_reg[0]_i_2_n_1 ,\CNTB_DROP_NON_QR_reg[0]_i_2_n_2 ,\CNTB_DROP_NON_QR_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\CNTB_DROP_NON_QR[0]_i_3_n_0 }),
        .O({\CNTB_DROP_NON_QR_reg[0]_i_2_n_4 ,\CNTB_DROP_NON_QR_reg[0]_i_2_n_5 ,\CNTB_DROP_NON_QR_reg[0]_i_2_n_6 ,\CNTB_DROP_NON_QR_reg[0]_i_2_n_7 }),
        .S({\CNTB_DROP_NON_QR[0]_i_4_n_0 ,\CNTB_DROP_NON_QR[0]_i_5_n_0 ,\CNTB_DROP_NON_QR[0]_i_6_n_0 ,\CNTB_DROP_NON_QR[0]_i_7_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_NON_QR_reg[10] 
       (.C(PCLK),
        .CE(\CNTB_DROP_NON_QR_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_NON_QR_reg[8]_i_1_n_5 ),
        .Q(CNTB_DROP_NON_QR_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_NON_QR_reg[11] 
       (.C(PCLK),
        .CE(\CNTB_DROP_NON_QR_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_NON_QR_reg[8]_i_1_n_4 ),
        .Q(CNTB_DROP_NON_QR_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_NON_QR_reg[12] 
       (.C(PCLK),
        .CE(\CNTB_DROP_NON_QR_reg[15]_0 ),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\CNTB_DROP_NON_QR_reg[12]_i_1_n_7 ),
        .Q(CNTB_DROP_NON_QR_reg[12]));
  CARRY4 \CNTB_DROP_NON_QR_reg[12]_i_1 
       (.CI(\CNTB_DROP_NON_QR_reg[8]_i_1_n_0 ),
        .CO({\NLW_CNTB_DROP_NON_QR_reg[12]_i_1_CO_UNCONNECTED [3],\CNTB_DROP_NON_QR_reg[12]_i_1_n_1 ,\CNTB_DROP_NON_QR_reg[12]_i_1_n_2 ,\CNTB_DROP_NON_QR_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTB_DROP_NON_QR_reg[12]_i_1_n_4 ,\CNTB_DROP_NON_QR_reg[12]_i_1_n_5 ,\CNTB_DROP_NON_QR_reg[12]_i_1_n_6 ,\CNTB_DROP_NON_QR_reg[12]_i_1_n_7 }),
        .S({\CNTB_DROP_NON_QR[12]_i_2_n_0 ,\CNTB_DROP_NON_QR[12]_i_3_n_0 ,\CNTB_DROP_NON_QR[12]_i_4_n_0 ,\CNTB_DROP_NON_QR[12]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_NON_QR_reg[13] 
       (.C(PCLK),
        .CE(\CNTB_DROP_NON_QR_reg[15]_0 ),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\CNTB_DROP_NON_QR_reg[12]_i_1_n_6 ),
        .Q(CNTB_DROP_NON_QR_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_NON_QR_reg[14] 
       (.C(PCLK),
        .CE(\CNTB_DROP_NON_QR_reg[15]_0 ),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\CNTB_DROP_NON_QR_reg[12]_i_1_n_5 ),
        .Q(CNTB_DROP_NON_QR_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_NON_QR_reg[15] 
       (.C(PCLK),
        .CE(\CNTB_DROP_NON_QR_reg[15]_0 ),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\CNTB_DROP_NON_QR_reg[12]_i_1_n_4 ),
        .Q(CNTB_DROP_NON_QR_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_NON_QR_reg[1] 
       (.C(PCLK),
        .CE(\CNTB_DROP_NON_QR_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_NON_QR_reg[0]_i_2_n_6 ),
        .Q(CNTB_DROP_NON_QR_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_NON_QR_reg[2] 
       (.C(PCLK),
        .CE(\CNTB_DROP_NON_QR_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_NON_QR_reg[0]_i_2_n_5 ),
        .Q(CNTB_DROP_NON_QR_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_NON_QR_reg[3] 
       (.C(PCLK),
        .CE(\CNTB_DROP_NON_QR_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_NON_QR_reg[0]_i_2_n_4 ),
        .Q(CNTB_DROP_NON_QR_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_NON_QR_reg[4] 
       (.C(PCLK),
        .CE(\CNTB_DROP_NON_QR_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_NON_QR_reg[4]_i_1_n_7 ),
        .Q(CNTB_DROP_NON_QR_reg[4]));
  CARRY4 \CNTB_DROP_NON_QR_reg[4]_i_1 
       (.CI(\CNTB_DROP_NON_QR_reg[0]_i_2_n_0 ),
        .CO({\CNTB_DROP_NON_QR_reg[4]_i_1_n_0 ,\CNTB_DROP_NON_QR_reg[4]_i_1_n_1 ,\CNTB_DROP_NON_QR_reg[4]_i_1_n_2 ,\CNTB_DROP_NON_QR_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTB_DROP_NON_QR_reg[4]_i_1_n_4 ,\CNTB_DROP_NON_QR_reg[4]_i_1_n_5 ,\CNTB_DROP_NON_QR_reg[4]_i_1_n_6 ,\CNTB_DROP_NON_QR_reg[4]_i_1_n_7 }),
        .S({\CNTB_DROP_NON_QR[4]_i_2_n_0 ,\CNTB_DROP_NON_QR[4]_i_3_n_0 ,\CNTB_DROP_NON_QR[4]_i_4_n_0 ,\CNTB_DROP_NON_QR[4]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_NON_QR_reg[5] 
       (.C(PCLK),
        .CE(\CNTB_DROP_NON_QR_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_NON_QR_reg[4]_i_1_n_6 ),
        .Q(CNTB_DROP_NON_QR_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_NON_QR_reg[6] 
       (.C(PCLK),
        .CE(\CNTB_DROP_NON_QR_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_NON_QR_reg[4]_i_1_n_5 ),
        .Q(CNTB_DROP_NON_QR_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_NON_QR_reg[7] 
       (.C(PCLK),
        .CE(\CNTB_DROP_NON_QR_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_NON_QR_reg[4]_i_1_n_4 ),
        .Q(CNTB_DROP_NON_QR_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_NON_QR_reg[8] 
       (.C(PCLK),
        .CE(\CNTB_DROP_NON_QR_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_NON_QR_reg[8]_i_1_n_7 ),
        .Q(CNTB_DROP_NON_QR_reg[8]));
  CARRY4 \CNTB_DROP_NON_QR_reg[8]_i_1 
       (.CI(\CNTB_DROP_NON_QR_reg[4]_i_1_n_0 ),
        .CO({\CNTB_DROP_NON_QR_reg[8]_i_1_n_0 ,\CNTB_DROP_NON_QR_reg[8]_i_1_n_1 ,\CNTB_DROP_NON_QR_reg[8]_i_1_n_2 ,\CNTB_DROP_NON_QR_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTB_DROP_NON_QR_reg[8]_i_1_n_4 ,\CNTB_DROP_NON_QR_reg[8]_i_1_n_5 ,\CNTB_DROP_NON_QR_reg[8]_i_1_n_6 ,\CNTB_DROP_NON_QR_reg[8]_i_1_n_7 }),
        .S({\CNTB_DROP_NON_QR[8]_i_2_n_0 ,\CNTB_DROP_NON_QR[8]_i_3_n_0 ,\CNTB_DROP_NON_QR[8]_i_4_n_0 ,\CNTB_DROP_NON_QR[8]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_NON_QR_reg[9] 
       (.C(PCLK),
        .CE(\CNTB_DROP_NON_QR_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_NON_QR_reg[8]_i_1_n_6 ),
        .Q(CNTB_DROP_NON_QR_reg[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_SRC[0]_i_3 
       (.I0(CNTB_DROP_SRC_reg[0]),
        .I1(PSEL_9),
        .O(\CNTB_DROP_SRC[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_SRC[0]_i_4 
       (.I0(CNTB_DROP_SRC_reg[3]),
        .I1(PSEL_9),
        .O(\CNTB_DROP_SRC[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_SRC[0]_i_5 
       (.I0(CNTB_DROP_SRC_reg[2]),
        .I1(PSEL_9),
        .O(\CNTB_DROP_SRC[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_SRC[0]_i_6 
       (.I0(CNTB_DROP_SRC_reg[1]),
        .I1(PSEL_9),
        .O(\CNTB_DROP_SRC[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \CNTB_DROP_SRC[0]_i_7 
       (.I0(CNTB_DROP_SRC_reg[0]),
        .I1(PSEL_9),
        .O(\CNTB_DROP_SRC[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_SRC[12]_i_2 
       (.I0(CNTB_DROP_SRC_reg[15]),
        .I1(PSEL_9),
        .O(\CNTB_DROP_SRC[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_SRC[12]_i_3 
       (.I0(CNTB_DROP_SRC_reg[14]),
        .I1(PSEL_9),
        .O(\CNTB_DROP_SRC[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_SRC[12]_i_4 
       (.I0(CNTB_DROP_SRC_reg[13]),
        .I1(PSEL_9),
        .O(\CNTB_DROP_SRC[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_SRC[12]_i_5 
       (.I0(CNTB_DROP_SRC_reg[12]),
        .I1(PSEL_9),
        .O(\CNTB_DROP_SRC[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_SRC[4]_i_2 
       (.I0(CNTB_DROP_SRC_reg[7]),
        .I1(PSEL_9),
        .O(\CNTB_DROP_SRC[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_SRC[4]_i_3 
       (.I0(CNTB_DROP_SRC_reg[6]),
        .I1(PSEL_9),
        .O(\CNTB_DROP_SRC[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_SRC[4]_i_4 
       (.I0(CNTB_DROP_SRC_reg[5]),
        .I1(PSEL_9),
        .O(\CNTB_DROP_SRC[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_SRC[4]_i_5 
       (.I0(CNTB_DROP_SRC_reg[4]),
        .I1(PSEL_9),
        .O(\CNTB_DROP_SRC[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_SRC[8]_i_2 
       (.I0(CNTB_DROP_SRC_reg[11]),
        .I1(PSEL_9),
        .O(\CNTB_DROP_SRC[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_SRC[8]_i_3 
       (.I0(CNTB_DROP_SRC_reg[10]),
        .I1(PSEL_9),
        .O(\CNTB_DROP_SRC[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_SRC[8]_i_4 
       (.I0(CNTB_DROP_SRC_reg[9]),
        .I1(PSEL_9),
        .O(\CNTB_DROP_SRC[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_SRC[8]_i_5 
       (.I0(CNTB_DROP_SRC_reg[8]),
        .I1(PSEL_9),
        .O(\CNTB_DROP_SRC[8]_i_5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_SRC_reg[0] 
       (.C(PCLK),
        .CE(\CNTB_DROP_SRC_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_SRC_reg[0]_i_2_n_7 ),
        .Q(CNTB_DROP_SRC_reg[0]));
  CARRY4 \CNTB_DROP_SRC_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\CNTB_DROP_SRC_reg[0]_i_2_n_0 ,\CNTB_DROP_SRC_reg[0]_i_2_n_1 ,\CNTB_DROP_SRC_reg[0]_i_2_n_2 ,\CNTB_DROP_SRC_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\CNTB_DROP_SRC[0]_i_3_n_0 }),
        .O({\CNTB_DROP_SRC_reg[0]_i_2_n_4 ,\CNTB_DROP_SRC_reg[0]_i_2_n_5 ,\CNTB_DROP_SRC_reg[0]_i_2_n_6 ,\CNTB_DROP_SRC_reg[0]_i_2_n_7 }),
        .S({\CNTB_DROP_SRC[0]_i_4_n_0 ,\CNTB_DROP_SRC[0]_i_5_n_0 ,\CNTB_DROP_SRC[0]_i_6_n_0 ,\CNTB_DROP_SRC[0]_i_7_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_SRC_reg[10] 
       (.C(PCLK),
        .CE(\CNTB_DROP_SRC_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_SRC_reg[8]_i_1_n_5 ),
        .Q(CNTB_DROP_SRC_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_SRC_reg[11] 
       (.C(PCLK),
        .CE(\CNTB_DROP_SRC_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_SRC_reg[8]_i_1_n_4 ),
        .Q(CNTB_DROP_SRC_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_SRC_reg[12] 
       (.C(PCLK),
        .CE(\CNTB_DROP_SRC_reg[15]_0 ),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\CNTB_DROP_SRC_reg[12]_i_1_n_7 ),
        .Q(CNTB_DROP_SRC_reg[12]));
  CARRY4 \CNTB_DROP_SRC_reg[12]_i_1 
       (.CI(\CNTB_DROP_SRC_reg[8]_i_1_n_0 ),
        .CO({\NLW_CNTB_DROP_SRC_reg[12]_i_1_CO_UNCONNECTED [3],\CNTB_DROP_SRC_reg[12]_i_1_n_1 ,\CNTB_DROP_SRC_reg[12]_i_1_n_2 ,\CNTB_DROP_SRC_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTB_DROP_SRC_reg[12]_i_1_n_4 ,\CNTB_DROP_SRC_reg[12]_i_1_n_5 ,\CNTB_DROP_SRC_reg[12]_i_1_n_6 ,\CNTB_DROP_SRC_reg[12]_i_1_n_7 }),
        .S({\CNTB_DROP_SRC[12]_i_2_n_0 ,\CNTB_DROP_SRC[12]_i_3_n_0 ,\CNTB_DROP_SRC[12]_i_4_n_0 ,\CNTB_DROP_SRC[12]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_SRC_reg[13] 
       (.C(PCLK),
        .CE(\CNTB_DROP_SRC_reg[15]_0 ),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\CNTB_DROP_SRC_reg[12]_i_1_n_6 ),
        .Q(CNTB_DROP_SRC_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_SRC_reg[14] 
       (.C(PCLK),
        .CE(\CNTB_DROP_SRC_reg[15]_0 ),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\CNTB_DROP_SRC_reg[12]_i_1_n_5 ),
        .Q(CNTB_DROP_SRC_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_SRC_reg[15] 
       (.C(PCLK),
        .CE(\CNTB_DROP_SRC_reg[15]_0 ),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\CNTB_DROP_SRC_reg[12]_i_1_n_4 ),
        .Q(CNTB_DROP_SRC_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_SRC_reg[1] 
       (.C(PCLK),
        .CE(\CNTB_DROP_SRC_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_SRC_reg[0]_i_2_n_6 ),
        .Q(CNTB_DROP_SRC_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_SRC_reg[2] 
       (.C(PCLK),
        .CE(\CNTB_DROP_SRC_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_SRC_reg[0]_i_2_n_5 ),
        .Q(CNTB_DROP_SRC_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_SRC_reg[3] 
       (.C(PCLK),
        .CE(\CNTB_DROP_SRC_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_SRC_reg[0]_i_2_n_4 ),
        .Q(CNTB_DROP_SRC_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_SRC_reg[4] 
       (.C(PCLK),
        .CE(\CNTB_DROP_SRC_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_SRC_reg[4]_i_1_n_7 ),
        .Q(CNTB_DROP_SRC_reg[4]));
  CARRY4 \CNTB_DROP_SRC_reg[4]_i_1 
       (.CI(\CNTB_DROP_SRC_reg[0]_i_2_n_0 ),
        .CO({\CNTB_DROP_SRC_reg[4]_i_1_n_0 ,\CNTB_DROP_SRC_reg[4]_i_1_n_1 ,\CNTB_DROP_SRC_reg[4]_i_1_n_2 ,\CNTB_DROP_SRC_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTB_DROP_SRC_reg[4]_i_1_n_4 ,\CNTB_DROP_SRC_reg[4]_i_1_n_5 ,\CNTB_DROP_SRC_reg[4]_i_1_n_6 ,\CNTB_DROP_SRC_reg[4]_i_1_n_7 }),
        .S({\CNTB_DROP_SRC[4]_i_2_n_0 ,\CNTB_DROP_SRC[4]_i_3_n_0 ,\CNTB_DROP_SRC[4]_i_4_n_0 ,\CNTB_DROP_SRC[4]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_SRC_reg[5] 
       (.C(PCLK),
        .CE(\CNTB_DROP_SRC_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_SRC_reg[4]_i_1_n_6 ),
        .Q(CNTB_DROP_SRC_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_SRC_reg[6] 
       (.C(PCLK),
        .CE(\CNTB_DROP_SRC_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_SRC_reg[4]_i_1_n_5 ),
        .Q(CNTB_DROP_SRC_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_SRC_reg[7] 
       (.C(PCLK),
        .CE(\CNTB_DROP_SRC_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_SRC_reg[4]_i_1_n_4 ),
        .Q(CNTB_DROP_SRC_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_SRC_reg[8] 
       (.C(PCLK),
        .CE(\CNTB_DROP_SRC_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_SRC_reg[8]_i_1_n_7 ),
        .Q(CNTB_DROP_SRC_reg[8]));
  CARRY4 \CNTB_DROP_SRC_reg[8]_i_1 
       (.CI(\CNTB_DROP_SRC_reg[4]_i_1_n_0 ),
        .CO({\CNTB_DROP_SRC_reg[8]_i_1_n_0 ,\CNTB_DROP_SRC_reg[8]_i_1_n_1 ,\CNTB_DROP_SRC_reg[8]_i_1_n_2 ,\CNTB_DROP_SRC_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTB_DROP_SRC_reg[8]_i_1_n_4 ,\CNTB_DROP_SRC_reg[8]_i_1_n_5 ,\CNTB_DROP_SRC_reg[8]_i_1_n_6 ,\CNTB_DROP_SRC_reg[8]_i_1_n_7 }),
        .S({\CNTB_DROP_SRC[8]_i_2_n_0 ,\CNTB_DROP_SRC[8]_i_3_n_0 ,\CNTB_DROP_SRC[8]_i_4_n_0 ,\CNTB_DROP_SRC[8]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_SRC_reg[9] 
       (.C(PCLK),
        .CE(\CNTB_DROP_SRC_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_SRC_reg[8]_i_1_n_6 ),
        .Q(CNTB_DROP_SRC_reg[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_UNKNOWN[0]_i_3 
       (.I0(CNTB_DROP_UNKNOWN_reg[0]),
        .I1(PSEL_6),
        .O(\CNTB_DROP_UNKNOWN[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_UNKNOWN[0]_i_4 
       (.I0(CNTB_DROP_UNKNOWN_reg[3]),
        .I1(PSEL_6),
        .O(\CNTB_DROP_UNKNOWN[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_UNKNOWN[0]_i_5 
       (.I0(CNTB_DROP_UNKNOWN_reg[2]),
        .I1(PSEL_6),
        .O(\CNTB_DROP_UNKNOWN[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_UNKNOWN[0]_i_6 
       (.I0(CNTB_DROP_UNKNOWN_reg[1]),
        .I1(PSEL_6),
        .O(\CNTB_DROP_UNKNOWN[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \CNTB_DROP_UNKNOWN[0]_i_7 
       (.I0(CNTB_DROP_UNKNOWN_reg[0]),
        .I1(PSEL_6),
        .O(\CNTB_DROP_UNKNOWN[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_UNKNOWN[12]_i_2 
       (.I0(CNTB_DROP_UNKNOWN_reg[15]),
        .I1(PSEL_6),
        .O(\CNTB_DROP_UNKNOWN[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_UNKNOWN[12]_i_3 
       (.I0(CNTB_DROP_UNKNOWN_reg[14]),
        .I1(PSEL_6),
        .O(\CNTB_DROP_UNKNOWN[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_UNKNOWN[12]_i_4 
       (.I0(CNTB_DROP_UNKNOWN_reg[13]),
        .I1(PSEL_6),
        .O(\CNTB_DROP_UNKNOWN[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_UNKNOWN[12]_i_5 
       (.I0(CNTB_DROP_UNKNOWN_reg[12]),
        .I1(PSEL_6),
        .O(\CNTB_DROP_UNKNOWN[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_UNKNOWN[4]_i_2 
       (.I0(CNTB_DROP_UNKNOWN_reg[7]),
        .I1(PSEL_6),
        .O(\CNTB_DROP_UNKNOWN[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_UNKNOWN[4]_i_3 
       (.I0(CNTB_DROP_UNKNOWN_reg[6]),
        .I1(PSEL_6),
        .O(\CNTB_DROP_UNKNOWN[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_UNKNOWN[4]_i_4 
       (.I0(CNTB_DROP_UNKNOWN_reg[5]),
        .I1(PSEL_6),
        .O(\CNTB_DROP_UNKNOWN[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_UNKNOWN[4]_i_5 
       (.I0(CNTB_DROP_UNKNOWN_reg[4]),
        .I1(PSEL_6),
        .O(\CNTB_DROP_UNKNOWN[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_UNKNOWN[8]_i_2 
       (.I0(CNTB_DROP_UNKNOWN_reg[11]),
        .I1(PSEL_6),
        .O(\CNTB_DROP_UNKNOWN[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_UNKNOWN[8]_i_3 
       (.I0(CNTB_DROP_UNKNOWN_reg[10]),
        .I1(PSEL_6),
        .O(\CNTB_DROP_UNKNOWN[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_UNKNOWN[8]_i_4 
       (.I0(CNTB_DROP_UNKNOWN_reg[9]),
        .I1(PSEL_6),
        .O(\CNTB_DROP_UNKNOWN[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_DROP_UNKNOWN[8]_i_5 
       (.I0(CNTB_DROP_UNKNOWN_reg[8]),
        .I1(PSEL_6),
        .O(\CNTB_DROP_UNKNOWN[8]_i_5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_UNKNOWN_reg[0] 
       (.C(PCLK),
        .CE(\CNTB_DROP_UNKNOWN_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_UNKNOWN_reg[0]_i_2_n_7 ),
        .Q(CNTB_DROP_UNKNOWN_reg[0]));
  CARRY4 \CNTB_DROP_UNKNOWN_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\CNTB_DROP_UNKNOWN_reg[0]_i_2_n_0 ,\CNTB_DROP_UNKNOWN_reg[0]_i_2_n_1 ,\CNTB_DROP_UNKNOWN_reg[0]_i_2_n_2 ,\CNTB_DROP_UNKNOWN_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\CNTB_DROP_UNKNOWN[0]_i_3_n_0 }),
        .O({\CNTB_DROP_UNKNOWN_reg[0]_i_2_n_4 ,\CNTB_DROP_UNKNOWN_reg[0]_i_2_n_5 ,\CNTB_DROP_UNKNOWN_reg[0]_i_2_n_6 ,\CNTB_DROP_UNKNOWN_reg[0]_i_2_n_7 }),
        .S({\CNTB_DROP_UNKNOWN[0]_i_4_n_0 ,\CNTB_DROP_UNKNOWN[0]_i_5_n_0 ,\CNTB_DROP_UNKNOWN[0]_i_6_n_0 ,\CNTB_DROP_UNKNOWN[0]_i_7_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_UNKNOWN_reg[10] 
       (.C(PCLK),
        .CE(\CNTB_DROP_UNKNOWN_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_UNKNOWN_reg[8]_i_1_n_5 ),
        .Q(CNTB_DROP_UNKNOWN_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_UNKNOWN_reg[11] 
       (.C(PCLK),
        .CE(\CNTB_DROP_UNKNOWN_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_UNKNOWN_reg[8]_i_1_n_4 ),
        .Q(CNTB_DROP_UNKNOWN_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_UNKNOWN_reg[12] 
       (.C(PCLK),
        .CE(\CNTB_DROP_UNKNOWN_reg[15]_0 ),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\CNTB_DROP_UNKNOWN_reg[12]_i_1_n_7 ),
        .Q(CNTB_DROP_UNKNOWN_reg[12]));
  CARRY4 \CNTB_DROP_UNKNOWN_reg[12]_i_1 
       (.CI(\CNTB_DROP_UNKNOWN_reg[8]_i_1_n_0 ),
        .CO({\NLW_CNTB_DROP_UNKNOWN_reg[12]_i_1_CO_UNCONNECTED [3],\CNTB_DROP_UNKNOWN_reg[12]_i_1_n_1 ,\CNTB_DROP_UNKNOWN_reg[12]_i_1_n_2 ,\CNTB_DROP_UNKNOWN_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTB_DROP_UNKNOWN_reg[12]_i_1_n_4 ,\CNTB_DROP_UNKNOWN_reg[12]_i_1_n_5 ,\CNTB_DROP_UNKNOWN_reg[12]_i_1_n_6 ,\CNTB_DROP_UNKNOWN_reg[12]_i_1_n_7 }),
        .S({\CNTB_DROP_UNKNOWN[12]_i_2_n_0 ,\CNTB_DROP_UNKNOWN[12]_i_3_n_0 ,\CNTB_DROP_UNKNOWN[12]_i_4_n_0 ,\CNTB_DROP_UNKNOWN[12]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_UNKNOWN_reg[13] 
       (.C(PCLK),
        .CE(\CNTB_DROP_UNKNOWN_reg[15]_0 ),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\CNTB_DROP_UNKNOWN_reg[12]_i_1_n_6 ),
        .Q(CNTB_DROP_UNKNOWN_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_UNKNOWN_reg[14] 
       (.C(PCLK),
        .CE(\CNTB_DROP_UNKNOWN_reg[15]_0 ),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\CNTB_DROP_UNKNOWN_reg[12]_i_1_n_5 ),
        .Q(CNTB_DROP_UNKNOWN_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_UNKNOWN_reg[15] 
       (.C(PCLK),
        .CE(\CNTB_DROP_UNKNOWN_reg[15]_0 ),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\CNTB_DROP_UNKNOWN_reg[12]_i_1_n_4 ),
        .Q(CNTB_DROP_UNKNOWN_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_UNKNOWN_reg[1] 
       (.C(PCLK),
        .CE(\CNTB_DROP_UNKNOWN_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_UNKNOWN_reg[0]_i_2_n_6 ),
        .Q(CNTB_DROP_UNKNOWN_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_UNKNOWN_reg[2] 
       (.C(PCLK),
        .CE(\CNTB_DROP_UNKNOWN_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_UNKNOWN_reg[0]_i_2_n_5 ),
        .Q(CNTB_DROP_UNKNOWN_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_UNKNOWN_reg[3] 
       (.C(PCLK),
        .CE(\CNTB_DROP_UNKNOWN_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_UNKNOWN_reg[0]_i_2_n_4 ),
        .Q(CNTB_DROP_UNKNOWN_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_UNKNOWN_reg[4] 
       (.C(PCLK),
        .CE(\CNTB_DROP_UNKNOWN_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_UNKNOWN_reg[4]_i_1_n_7 ),
        .Q(CNTB_DROP_UNKNOWN_reg[4]));
  CARRY4 \CNTB_DROP_UNKNOWN_reg[4]_i_1 
       (.CI(\CNTB_DROP_UNKNOWN_reg[0]_i_2_n_0 ),
        .CO({\CNTB_DROP_UNKNOWN_reg[4]_i_1_n_0 ,\CNTB_DROP_UNKNOWN_reg[4]_i_1_n_1 ,\CNTB_DROP_UNKNOWN_reg[4]_i_1_n_2 ,\CNTB_DROP_UNKNOWN_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTB_DROP_UNKNOWN_reg[4]_i_1_n_4 ,\CNTB_DROP_UNKNOWN_reg[4]_i_1_n_5 ,\CNTB_DROP_UNKNOWN_reg[4]_i_1_n_6 ,\CNTB_DROP_UNKNOWN_reg[4]_i_1_n_7 }),
        .S({\CNTB_DROP_UNKNOWN[4]_i_2_n_0 ,\CNTB_DROP_UNKNOWN[4]_i_3_n_0 ,\CNTB_DROP_UNKNOWN[4]_i_4_n_0 ,\CNTB_DROP_UNKNOWN[4]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_UNKNOWN_reg[5] 
       (.C(PCLK),
        .CE(\CNTB_DROP_UNKNOWN_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_UNKNOWN_reg[4]_i_1_n_6 ),
        .Q(CNTB_DROP_UNKNOWN_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_UNKNOWN_reg[6] 
       (.C(PCLK),
        .CE(\CNTB_DROP_UNKNOWN_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_UNKNOWN_reg[4]_i_1_n_5 ),
        .Q(CNTB_DROP_UNKNOWN_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_UNKNOWN_reg[7] 
       (.C(PCLK),
        .CE(\CNTB_DROP_UNKNOWN_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_UNKNOWN_reg[4]_i_1_n_4 ),
        .Q(CNTB_DROP_UNKNOWN_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_UNKNOWN_reg[8] 
       (.C(PCLK),
        .CE(\CNTB_DROP_UNKNOWN_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_UNKNOWN_reg[8]_i_1_n_7 ),
        .Q(CNTB_DROP_UNKNOWN_reg[8]));
  CARRY4 \CNTB_DROP_UNKNOWN_reg[8]_i_1 
       (.CI(\CNTB_DROP_UNKNOWN_reg[4]_i_1_n_0 ),
        .CO({\CNTB_DROP_UNKNOWN_reg[8]_i_1_n_0 ,\CNTB_DROP_UNKNOWN_reg[8]_i_1_n_1 ,\CNTB_DROP_UNKNOWN_reg[8]_i_1_n_2 ,\CNTB_DROP_UNKNOWN_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTB_DROP_UNKNOWN_reg[8]_i_1_n_4 ,\CNTB_DROP_UNKNOWN_reg[8]_i_1_n_5 ,\CNTB_DROP_UNKNOWN_reg[8]_i_1_n_6 ,\CNTB_DROP_UNKNOWN_reg[8]_i_1_n_7 }),
        .S({\CNTB_DROP_UNKNOWN[8]_i_2_n_0 ,\CNTB_DROP_UNKNOWN[8]_i_3_n_0 ,\CNTB_DROP_UNKNOWN[8]_i_4_n_0 ,\CNTB_DROP_UNKNOWN[8]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_DROP_UNKNOWN_reg[9] 
       (.C(PCLK),
        .CE(\CNTB_DROP_UNKNOWN_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_DROP_UNKNOWN_reg[8]_i_1_n_6 ),
        .Q(CNTB_DROP_UNKNOWN_reg[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_FORWARD[0]_i_3 
       (.I0(CNTB_FORWARD_reg[0]),
        .I1(PSEL_0),
        .O(\CNTB_FORWARD[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_FORWARD[0]_i_4 
       (.I0(CNTB_FORWARD_reg[3]),
        .I1(PSEL_0),
        .O(\CNTB_FORWARD[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_FORWARD[0]_i_5 
       (.I0(CNTB_FORWARD_reg[2]),
        .I1(PSEL_0),
        .O(\CNTB_FORWARD[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_FORWARD[0]_i_6 
       (.I0(CNTB_FORWARD_reg[1]),
        .I1(PSEL_0),
        .O(\CNTB_FORWARD[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \CNTB_FORWARD[0]_i_7 
       (.I0(CNTB_FORWARD_reg[0]),
        .I1(PSEL_0),
        .O(\CNTB_FORWARD[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_FORWARD[12]_i_2 
       (.I0(CNTB_FORWARD_reg[15]),
        .I1(PSEL_0),
        .O(\CNTB_FORWARD[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_FORWARD[12]_i_3 
       (.I0(CNTB_FORWARD_reg[14]),
        .I1(PSEL_0),
        .O(\CNTB_FORWARD[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_FORWARD[12]_i_4 
       (.I0(CNTB_FORWARD_reg[13]),
        .I1(PSEL_0),
        .O(\CNTB_FORWARD[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_FORWARD[12]_i_5 
       (.I0(CNTB_FORWARD_reg[12]),
        .I1(PSEL_0),
        .O(\CNTB_FORWARD[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_FORWARD[4]_i_2 
       (.I0(CNTB_FORWARD_reg[7]),
        .I1(PSEL_0),
        .O(\CNTB_FORWARD[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_FORWARD[4]_i_3 
       (.I0(CNTB_FORWARD_reg[6]),
        .I1(PSEL_0),
        .O(\CNTB_FORWARD[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_FORWARD[4]_i_4 
       (.I0(CNTB_FORWARD_reg[5]),
        .I1(PSEL_0),
        .O(\CNTB_FORWARD[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_FORWARD[4]_i_5 
       (.I0(CNTB_FORWARD_reg[4]),
        .I1(PSEL_0),
        .O(\CNTB_FORWARD[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_FORWARD[8]_i_2 
       (.I0(CNTB_FORWARD_reg[11]),
        .I1(PSEL_0),
        .O(\CNTB_FORWARD[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_FORWARD[8]_i_3 
       (.I0(CNTB_FORWARD_reg[10]),
        .I1(PSEL_0),
        .O(\CNTB_FORWARD[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_FORWARD[8]_i_4 
       (.I0(CNTB_FORWARD_reg[9]),
        .I1(PSEL_0),
        .O(\CNTB_FORWARD[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_FORWARD[8]_i_5 
       (.I0(CNTB_FORWARD_reg[8]),
        .I1(PSEL_0),
        .O(\CNTB_FORWARD[8]_i_5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_FORWARD_reg[0] 
       (.C(PCLK),
        .CE(\CNTB_FORWARD_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_FORWARD_reg[0]_i_2_n_7 ),
        .Q(CNTB_FORWARD_reg[0]));
  CARRY4 \CNTB_FORWARD_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\CNTB_FORWARD_reg[0]_i_2_n_0 ,\CNTB_FORWARD_reg[0]_i_2_n_1 ,\CNTB_FORWARD_reg[0]_i_2_n_2 ,\CNTB_FORWARD_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\CNTB_FORWARD[0]_i_3_n_0 }),
        .O({\CNTB_FORWARD_reg[0]_i_2_n_4 ,\CNTB_FORWARD_reg[0]_i_2_n_5 ,\CNTB_FORWARD_reg[0]_i_2_n_6 ,\CNTB_FORWARD_reg[0]_i_2_n_7 }),
        .S({\CNTB_FORWARD[0]_i_4_n_0 ,\CNTB_FORWARD[0]_i_5_n_0 ,\CNTB_FORWARD[0]_i_6_n_0 ,\CNTB_FORWARD[0]_i_7_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_FORWARD_reg[10] 
       (.C(PCLK),
        .CE(\CNTB_FORWARD_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_FORWARD_reg[8]_i_1_n_5 ),
        .Q(CNTB_FORWARD_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_FORWARD_reg[11] 
       (.C(PCLK),
        .CE(\CNTB_FORWARD_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_FORWARD_reg[8]_i_1_n_4 ),
        .Q(CNTB_FORWARD_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_FORWARD_reg[12] 
       (.C(PCLK),
        .CE(\CNTB_FORWARD_reg[15]_0 ),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\CNTB_FORWARD_reg[12]_i_1_n_7 ),
        .Q(CNTB_FORWARD_reg[12]));
  CARRY4 \CNTB_FORWARD_reg[12]_i_1 
       (.CI(\CNTB_FORWARD_reg[8]_i_1_n_0 ),
        .CO({\NLW_CNTB_FORWARD_reg[12]_i_1_CO_UNCONNECTED [3],\CNTB_FORWARD_reg[12]_i_1_n_1 ,\CNTB_FORWARD_reg[12]_i_1_n_2 ,\CNTB_FORWARD_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTB_FORWARD_reg[12]_i_1_n_4 ,\CNTB_FORWARD_reg[12]_i_1_n_5 ,\CNTB_FORWARD_reg[12]_i_1_n_6 ,\CNTB_FORWARD_reg[12]_i_1_n_7 }),
        .S({\CNTB_FORWARD[12]_i_2_n_0 ,\CNTB_FORWARD[12]_i_3_n_0 ,\CNTB_FORWARD[12]_i_4_n_0 ,\CNTB_FORWARD[12]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_FORWARD_reg[13] 
       (.C(PCLK),
        .CE(\CNTB_FORWARD_reg[15]_0 ),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\CNTB_FORWARD_reg[12]_i_1_n_6 ),
        .Q(CNTB_FORWARD_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_FORWARD_reg[14] 
       (.C(PCLK),
        .CE(\CNTB_FORWARD_reg[15]_0 ),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\CNTB_FORWARD_reg[12]_i_1_n_5 ),
        .Q(CNTB_FORWARD_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_FORWARD_reg[15] 
       (.C(PCLK),
        .CE(\CNTB_FORWARD_reg[15]_0 ),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\CNTB_FORWARD_reg[12]_i_1_n_4 ),
        .Q(CNTB_FORWARD_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_FORWARD_reg[1] 
       (.C(PCLK),
        .CE(\CNTB_FORWARD_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_FORWARD_reg[0]_i_2_n_6 ),
        .Q(CNTB_FORWARD_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_FORWARD_reg[2] 
       (.C(PCLK),
        .CE(\CNTB_FORWARD_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_FORWARD_reg[0]_i_2_n_5 ),
        .Q(CNTB_FORWARD_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_FORWARD_reg[3] 
       (.C(PCLK),
        .CE(\CNTB_FORWARD_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_FORWARD_reg[0]_i_2_n_4 ),
        .Q(CNTB_FORWARD_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_FORWARD_reg[4] 
       (.C(PCLK),
        .CE(\CNTB_FORWARD_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_FORWARD_reg[4]_i_1_n_7 ),
        .Q(CNTB_FORWARD_reg[4]));
  CARRY4 \CNTB_FORWARD_reg[4]_i_1 
       (.CI(\CNTB_FORWARD_reg[0]_i_2_n_0 ),
        .CO({\CNTB_FORWARD_reg[4]_i_1_n_0 ,\CNTB_FORWARD_reg[4]_i_1_n_1 ,\CNTB_FORWARD_reg[4]_i_1_n_2 ,\CNTB_FORWARD_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTB_FORWARD_reg[4]_i_1_n_4 ,\CNTB_FORWARD_reg[4]_i_1_n_5 ,\CNTB_FORWARD_reg[4]_i_1_n_6 ,\CNTB_FORWARD_reg[4]_i_1_n_7 }),
        .S({\CNTB_FORWARD[4]_i_2_n_0 ,\CNTB_FORWARD[4]_i_3_n_0 ,\CNTB_FORWARD[4]_i_4_n_0 ,\CNTB_FORWARD[4]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_FORWARD_reg[5] 
       (.C(PCLK),
        .CE(\CNTB_FORWARD_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_FORWARD_reg[4]_i_1_n_6 ),
        .Q(CNTB_FORWARD_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_FORWARD_reg[6] 
       (.C(PCLK),
        .CE(\CNTB_FORWARD_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_FORWARD_reg[4]_i_1_n_5 ),
        .Q(CNTB_FORWARD_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_FORWARD_reg[7] 
       (.C(PCLK),
        .CE(\CNTB_FORWARD_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_FORWARD_reg[4]_i_1_n_4 ),
        .Q(CNTB_FORWARD_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_FORWARD_reg[8] 
       (.C(PCLK),
        .CE(\CNTB_FORWARD_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_FORWARD_reg[8]_i_1_n_7 ),
        .Q(CNTB_FORWARD_reg[8]));
  CARRY4 \CNTB_FORWARD_reg[8]_i_1 
       (.CI(\CNTB_FORWARD_reg[4]_i_1_n_0 ),
        .CO({\CNTB_FORWARD_reg[8]_i_1_n_0 ,\CNTB_FORWARD_reg[8]_i_1_n_1 ,\CNTB_FORWARD_reg[8]_i_1_n_2 ,\CNTB_FORWARD_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTB_FORWARD_reg[8]_i_1_n_4 ,\CNTB_FORWARD_reg[8]_i_1_n_5 ,\CNTB_FORWARD_reg[8]_i_1_n_6 ,\CNTB_FORWARD_reg[8]_i_1_n_7 }),
        .S({\CNTB_FORWARD[8]_i_2_n_0 ,\CNTB_FORWARD[8]_i_3_n_0 ,\CNTB_FORWARD[8]_i_4_n_0 ,\CNTB_FORWARD[8]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_FORWARD_reg[9] 
       (.C(PCLK),
        .CE(\CNTB_FORWARD_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_FORWARD_reg[8]_i_1_n_6 ),
        .Q(CNTB_FORWARD_reg[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_RCV_PKT[0]_i_3 
       (.I0(CNTB_RCV_PKT_reg[0]),
        .I1(PSEL_3),
        .O(\CNTB_RCV_PKT[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_RCV_PKT[0]_i_4 
       (.I0(CNTB_RCV_PKT_reg[3]),
        .I1(PSEL_3),
        .O(\CNTB_RCV_PKT[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_RCV_PKT[0]_i_5 
       (.I0(CNTB_RCV_PKT_reg[2]),
        .I1(PSEL_3),
        .O(\CNTB_RCV_PKT[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_RCV_PKT[0]_i_6 
       (.I0(CNTB_RCV_PKT_reg[1]),
        .I1(PSEL_3),
        .O(\CNTB_RCV_PKT[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \CNTB_RCV_PKT[0]_i_7 
       (.I0(CNTB_RCV_PKT_reg[0]),
        .I1(PSEL_3),
        .O(\CNTB_RCV_PKT[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_RCV_PKT[12]_i_2 
       (.I0(CNTB_RCV_PKT_reg[15]),
        .I1(PSEL_3),
        .O(\CNTB_RCV_PKT[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_RCV_PKT[12]_i_3 
       (.I0(CNTB_RCV_PKT_reg[14]),
        .I1(PSEL_3),
        .O(\CNTB_RCV_PKT[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_RCV_PKT[12]_i_4 
       (.I0(CNTB_RCV_PKT_reg[13]),
        .I1(PSEL_3),
        .O(\CNTB_RCV_PKT[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_RCV_PKT[12]_i_5 
       (.I0(CNTB_RCV_PKT_reg[12]),
        .I1(PSEL_3),
        .O(\CNTB_RCV_PKT[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_RCV_PKT[4]_i_2 
       (.I0(CNTB_RCV_PKT_reg[7]),
        .I1(PSEL_3),
        .O(\CNTB_RCV_PKT[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_RCV_PKT[4]_i_3 
       (.I0(CNTB_RCV_PKT_reg[6]),
        .I1(PSEL_3),
        .O(\CNTB_RCV_PKT[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_RCV_PKT[4]_i_4 
       (.I0(CNTB_RCV_PKT_reg[5]),
        .I1(PSEL_3),
        .O(\CNTB_RCV_PKT[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_RCV_PKT[4]_i_5 
       (.I0(CNTB_RCV_PKT_reg[4]),
        .I1(PSEL_3),
        .O(\CNTB_RCV_PKT[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_RCV_PKT[8]_i_2 
       (.I0(CNTB_RCV_PKT_reg[11]),
        .I1(PSEL_3),
        .O(\CNTB_RCV_PKT[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_RCV_PKT[8]_i_3 
       (.I0(CNTB_RCV_PKT_reg[10]),
        .I1(PSEL_3),
        .O(\CNTB_RCV_PKT[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_RCV_PKT[8]_i_4 
       (.I0(CNTB_RCV_PKT_reg[9]),
        .I1(PSEL_3),
        .O(\CNTB_RCV_PKT[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_RCV_PKT[8]_i_5 
       (.I0(CNTB_RCV_PKT_reg[8]),
        .I1(PSEL_3),
        .O(\CNTB_RCV_PKT[8]_i_5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_RCV_PKT_reg[0] 
       (.C(PCLK),
        .CE(\CNTB_RCV_PKT_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_RCV_PKT_reg[0]_i_2_n_7 ),
        .Q(CNTB_RCV_PKT_reg[0]));
  CARRY4 \CNTB_RCV_PKT_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\CNTB_RCV_PKT_reg[0]_i_2_n_0 ,\CNTB_RCV_PKT_reg[0]_i_2_n_1 ,\CNTB_RCV_PKT_reg[0]_i_2_n_2 ,\CNTB_RCV_PKT_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\CNTB_RCV_PKT[0]_i_3_n_0 }),
        .O({\CNTB_RCV_PKT_reg[0]_i_2_n_4 ,\CNTB_RCV_PKT_reg[0]_i_2_n_5 ,\CNTB_RCV_PKT_reg[0]_i_2_n_6 ,\CNTB_RCV_PKT_reg[0]_i_2_n_7 }),
        .S({\CNTB_RCV_PKT[0]_i_4_n_0 ,\CNTB_RCV_PKT[0]_i_5_n_0 ,\CNTB_RCV_PKT[0]_i_6_n_0 ,\CNTB_RCV_PKT[0]_i_7_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_RCV_PKT_reg[10] 
       (.C(PCLK),
        .CE(\CNTB_RCV_PKT_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_RCV_PKT_reg[8]_i_1_n_5 ),
        .Q(CNTB_RCV_PKT_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_RCV_PKT_reg[11] 
       (.C(PCLK),
        .CE(\CNTB_RCV_PKT_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_RCV_PKT_reg[8]_i_1_n_4 ),
        .Q(CNTB_RCV_PKT_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_RCV_PKT_reg[12] 
       (.C(PCLK),
        .CE(\CNTB_RCV_PKT_reg[15]_0 ),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\CNTB_RCV_PKT_reg[12]_i_1_n_7 ),
        .Q(CNTB_RCV_PKT_reg[12]));
  CARRY4 \CNTB_RCV_PKT_reg[12]_i_1 
       (.CI(\CNTB_RCV_PKT_reg[8]_i_1_n_0 ),
        .CO({\NLW_CNTB_RCV_PKT_reg[12]_i_1_CO_UNCONNECTED [3],\CNTB_RCV_PKT_reg[12]_i_1_n_1 ,\CNTB_RCV_PKT_reg[12]_i_1_n_2 ,\CNTB_RCV_PKT_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTB_RCV_PKT_reg[12]_i_1_n_4 ,\CNTB_RCV_PKT_reg[12]_i_1_n_5 ,\CNTB_RCV_PKT_reg[12]_i_1_n_6 ,\CNTB_RCV_PKT_reg[12]_i_1_n_7 }),
        .S({\CNTB_RCV_PKT[12]_i_2_n_0 ,\CNTB_RCV_PKT[12]_i_3_n_0 ,\CNTB_RCV_PKT[12]_i_4_n_0 ,\CNTB_RCV_PKT[12]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_RCV_PKT_reg[13] 
       (.C(PCLK),
        .CE(\CNTB_RCV_PKT_reg[15]_0 ),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\CNTB_RCV_PKT_reg[12]_i_1_n_6 ),
        .Q(CNTB_RCV_PKT_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_RCV_PKT_reg[14] 
       (.C(PCLK),
        .CE(\CNTB_RCV_PKT_reg[15]_0 ),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\CNTB_RCV_PKT_reg[12]_i_1_n_5 ),
        .Q(CNTB_RCV_PKT_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_RCV_PKT_reg[15] 
       (.C(PCLK),
        .CE(\CNTB_RCV_PKT_reg[15]_0 ),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\CNTB_RCV_PKT_reg[12]_i_1_n_4 ),
        .Q(CNTB_RCV_PKT_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_RCV_PKT_reg[1] 
       (.C(PCLK),
        .CE(\CNTB_RCV_PKT_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_RCV_PKT_reg[0]_i_2_n_6 ),
        .Q(CNTB_RCV_PKT_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_RCV_PKT_reg[2] 
       (.C(PCLK),
        .CE(\CNTB_RCV_PKT_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_RCV_PKT_reg[0]_i_2_n_5 ),
        .Q(CNTB_RCV_PKT_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_RCV_PKT_reg[3] 
       (.C(PCLK),
        .CE(\CNTB_RCV_PKT_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_RCV_PKT_reg[0]_i_2_n_4 ),
        .Q(CNTB_RCV_PKT_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_RCV_PKT_reg[4] 
       (.C(PCLK),
        .CE(\CNTB_RCV_PKT_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_RCV_PKT_reg[4]_i_1_n_7 ),
        .Q(CNTB_RCV_PKT_reg[4]));
  CARRY4 \CNTB_RCV_PKT_reg[4]_i_1 
       (.CI(\CNTB_RCV_PKT_reg[0]_i_2_n_0 ),
        .CO({\CNTB_RCV_PKT_reg[4]_i_1_n_0 ,\CNTB_RCV_PKT_reg[4]_i_1_n_1 ,\CNTB_RCV_PKT_reg[4]_i_1_n_2 ,\CNTB_RCV_PKT_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTB_RCV_PKT_reg[4]_i_1_n_4 ,\CNTB_RCV_PKT_reg[4]_i_1_n_5 ,\CNTB_RCV_PKT_reg[4]_i_1_n_6 ,\CNTB_RCV_PKT_reg[4]_i_1_n_7 }),
        .S({\CNTB_RCV_PKT[4]_i_2_n_0 ,\CNTB_RCV_PKT[4]_i_3_n_0 ,\CNTB_RCV_PKT[4]_i_4_n_0 ,\CNTB_RCV_PKT[4]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_RCV_PKT_reg[5] 
       (.C(PCLK),
        .CE(\CNTB_RCV_PKT_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_RCV_PKT_reg[4]_i_1_n_6 ),
        .Q(CNTB_RCV_PKT_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_RCV_PKT_reg[6] 
       (.C(PCLK),
        .CE(\CNTB_RCV_PKT_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_RCV_PKT_reg[4]_i_1_n_5 ),
        .Q(CNTB_RCV_PKT_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_RCV_PKT_reg[7] 
       (.C(PCLK),
        .CE(\CNTB_RCV_PKT_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_RCV_PKT_reg[4]_i_1_n_4 ),
        .Q(CNTB_RCV_PKT_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_RCV_PKT_reg[8] 
       (.C(PCLK),
        .CE(\CNTB_RCV_PKT_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_RCV_PKT_reg[8]_i_1_n_7 ),
        .Q(CNTB_RCV_PKT_reg[8]));
  CARRY4 \CNTB_RCV_PKT_reg[8]_i_1 
       (.CI(\CNTB_RCV_PKT_reg[4]_i_1_n_0 ),
        .CO({\CNTB_RCV_PKT_reg[8]_i_1_n_0 ,\CNTB_RCV_PKT_reg[8]_i_1_n_1 ,\CNTB_RCV_PKT_reg[8]_i_1_n_2 ,\CNTB_RCV_PKT_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTB_RCV_PKT_reg[8]_i_1_n_4 ,\CNTB_RCV_PKT_reg[8]_i_1_n_5 ,\CNTB_RCV_PKT_reg[8]_i_1_n_6 ,\CNTB_RCV_PKT_reg[8]_i_1_n_7 }),
        .S({\CNTB_RCV_PKT[8]_i_2_n_0 ,\CNTB_RCV_PKT[8]_i_3_n_0 ,\CNTB_RCV_PKT[8]_i_4_n_0 ,\CNTB_RCV_PKT[8]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_RCV_PKT_reg[9] 
       (.C(PCLK),
        .CE(\CNTB_RCV_PKT_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_RCV_PKT_reg[8]_i_1_n_6 ),
        .Q(CNTB_RCV_PKT_reg[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_UPSTREAM[0]_i_3 
       (.I0(CNTB_UPSTREAM_reg[0]),
        .I1(PSEL_2),
        .O(\CNTB_UPSTREAM[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_UPSTREAM[0]_i_4 
       (.I0(CNTB_UPSTREAM_reg[3]),
        .I1(PSEL_2),
        .O(\CNTB_UPSTREAM[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_UPSTREAM[0]_i_5 
       (.I0(CNTB_UPSTREAM_reg[2]),
        .I1(PSEL_2),
        .O(\CNTB_UPSTREAM[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_UPSTREAM[0]_i_6 
       (.I0(CNTB_UPSTREAM_reg[1]),
        .I1(PSEL_2),
        .O(\CNTB_UPSTREAM[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \CNTB_UPSTREAM[0]_i_7 
       (.I0(CNTB_UPSTREAM_reg[0]),
        .I1(PSEL_2),
        .O(\CNTB_UPSTREAM[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_UPSTREAM[12]_i_2 
       (.I0(CNTB_UPSTREAM_reg[15]),
        .I1(PSEL_2),
        .O(\CNTB_UPSTREAM[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_UPSTREAM[12]_i_3 
       (.I0(CNTB_UPSTREAM_reg[14]),
        .I1(PSEL_2),
        .O(\CNTB_UPSTREAM[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_UPSTREAM[12]_i_4 
       (.I0(CNTB_UPSTREAM_reg[13]),
        .I1(PSEL_2),
        .O(\CNTB_UPSTREAM[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_UPSTREAM[12]_i_5 
       (.I0(CNTB_UPSTREAM_reg[12]),
        .I1(PSEL_2),
        .O(\CNTB_UPSTREAM[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_UPSTREAM[4]_i_2 
       (.I0(CNTB_UPSTREAM_reg[7]),
        .I1(PSEL_2),
        .O(\CNTB_UPSTREAM[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_UPSTREAM[4]_i_3 
       (.I0(CNTB_UPSTREAM_reg[6]),
        .I1(PSEL_2),
        .O(\CNTB_UPSTREAM[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_UPSTREAM[4]_i_4 
       (.I0(CNTB_UPSTREAM_reg[5]),
        .I1(PSEL_2),
        .O(\CNTB_UPSTREAM[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_UPSTREAM[4]_i_5 
       (.I0(CNTB_UPSTREAM_reg[4]),
        .I1(PSEL_2),
        .O(\CNTB_UPSTREAM[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_UPSTREAM[8]_i_2 
       (.I0(CNTB_UPSTREAM_reg[11]),
        .I1(PSEL_2),
        .O(\CNTB_UPSTREAM[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_UPSTREAM[8]_i_3 
       (.I0(CNTB_UPSTREAM_reg[10]),
        .I1(PSEL_2),
        .O(\CNTB_UPSTREAM[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_UPSTREAM[8]_i_4 
       (.I0(CNTB_UPSTREAM_reg[9]),
        .I1(PSEL_2),
        .O(\CNTB_UPSTREAM[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNTB_UPSTREAM[8]_i_5 
       (.I0(CNTB_UPSTREAM_reg[8]),
        .I1(PSEL_2),
        .O(\CNTB_UPSTREAM[8]_i_5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_UPSTREAM_reg[0] 
       (.C(PCLK),
        .CE(\CNTB_UPSTREAM_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_UPSTREAM_reg[0]_i_2_n_7 ),
        .Q(CNTB_UPSTREAM_reg[0]));
  CARRY4 \CNTB_UPSTREAM_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\CNTB_UPSTREAM_reg[0]_i_2_n_0 ,\CNTB_UPSTREAM_reg[0]_i_2_n_1 ,\CNTB_UPSTREAM_reg[0]_i_2_n_2 ,\CNTB_UPSTREAM_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\CNTB_UPSTREAM[0]_i_3_n_0 }),
        .O({\CNTB_UPSTREAM_reg[0]_i_2_n_4 ,\CNTB_UPSTREAM_reg[0]_i_2_n_5 ,\CNTB_UPSTREAM_reg[0]_i_2_n_6 ,\CNTB_UPSTREAM_reg[0]_i_2_n_7 }),
        .S({\CNTB_UPSTREAM[0]_i_4_n_0 ,\CNTB_UPSTREAM[0]_i_5_n_0 ,\CNTB_UPSTREAM[0]_i_6_n_0 ,\CNTB_UPSTREAM[0]_i_7_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_UPSTREAM_reg[10] 
       (.C(PCLK),
        .CE(\CNTB_UPSTREAM_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_UPSTREAM_reg[8]_i_1_n_5 ),
        .Q(CNTB_UPSTREAM_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_UPSTREAM_reg[11] 
       (.C(PCLK),
        .CE(\CNTB_UPSTREAM_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_UPSTREAM_reg[8]_i_1_n_4 ),
        .Q(CNTB_UPSTREAM_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_UPSTREAM_reg[12] 
       (.C(PCLK),
        .CE(\CNTB_UPSTREAM_reg[15]_0 ),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\CNTB_UPSTREAM_reg[12]_i_1_n_7 ),
        .Q(CNTB_UPSTREAM_reg[12]));
  CARRY4 \CNTB_UPSTREAM_reg[12]_i_1 
       (.CI(\CNTB_UPSTREAM_reg[8]_i_1_n_0 ),
        .CO({\NLW_CNTB_UPSTREAM_reg[12]_i_1_CO_UNCONNECTED [3],\CNTB_UPSTREAM_reg[12]_i_1_n_1 ,\CNTB_UPSTREAM_reg[12]_i_1_n_2 ,\CNTB_UPSTREAM_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTB_UPSTREAM_reg[12]_i_1_n_4 ,\CNTB_UPSTREAM_reg[12]_i_1_n_5 ,\CNTB_UPSTREAM_reg[12]_i_1_n_6 ,\CNTB_UPSTREAM_reg[12]_i_1_n_7 }),
        .S({\CNTB_UPSTREAM[12]_i_2_n_0 ,\CNTB_UPSTREAM[12]_i_3_n_0 ,\CNTB_UPSTREAM[12]_i_4_n_0 ,\CNTB_UPSTREAM[12]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_UPSTREAM_reg[13] 
       (.C(PCLK),
        .CE(\CNTB_UPSTREAM_reg[15]_0 ),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\CNTB_UPSTREAM_reg[12]_i_1_n_6 ),
        .Q(CNTB_UPSTREAM_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_UPSTREAM_reg[14] 
       (.C(PCLK),
        .CE(\CNTB_UPSTREAM_reg[15]_0 ),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\CNTB_UPSTREAM_reg[12]_i_1_n_5 ),
        .Q(CNTB_UPSTREAM_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_UPSTREAM_reg[15] 
       (.C(PCLK),
        .CE(\CNTB_UPSTREAM_reg[15]_0 ),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\CNTB_UPSTREAM_reg[12]_i_1_n_4 ),
        .Q(CNTB_UPSTREAM_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_UPSTREAM_reg[1] 
       (.C(PCLK),
        .CE(\CNTB_UPSTREAM_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_UPSTREAM_reg[0]_i_2_n_6 ),
        .Q(CNTB_UPSTREAM_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_UPSTREAM_reg[2] 
       (.C(PCLK),
        .CE(\CNTB_UPSTREAM_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_UPSTREAM_reg[0]_i_2_n_5 ),
        .Q(CNTB_UPSTREAM_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_UPSTREAM_reg[3] 
       (.C(PCLK),
        .CE(\CNTB_UPSTREAM_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_UPSTREAM_reg[0]_i_2_n_4 ),
        .Q(CNTB_UPSTREAM_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_UPSTREAM_reg[4] 
       (.C(PCLK),
        .CE(\CNTB_UPSTREAM_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_UPSTREAM_reg[4]_i_1_n_7 ),
        .Q(CNTB_UPSTREAM_reg[4]));
  CARRY4 \CNTB_UPSTREAM_reg[4]_i_1 
       (.CI(\CNTB_UPSTREAM_reg[0]_i_2_n_0 ),
        .CO({\CNTB_UPSTREAM_reg[4]_i_1_n_0 ,\CNTB_UPSTREAM_reg[4]_i_1_n_1 ,\CNTB_UPSTREAM_reg[4]_i_1_n_2 ,\CNTB_UPSTREAM_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTB_UPSTREAM_reg[4]_i_1_n_4 ,\CNTB_UPSTREAM_reg[4]_i_1_n_5 ,\CNTB_UPSTREAM_reg[4]_i_1_n_6 ,\CNTB_UPSTREAM_reg[4]_i_1_n_7 }),
        .S({\CNTB_UPSTREAM[4]_i_2_n_0 ,\CNTB_UPSTREAM[4]_i_3_n_0 ,\CNTB_UPSTREAM[4]_i_4_n_0 ,\CNTB_UPSTREAM[4]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_UPSTREAM_reg[5] 
       (.C(PCLK),
        .CE(\CNTB_UPSTREAM_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_UPSTREAM_reg[4]_i_1_n_6 ),
        .Q(CNTB_UPSTREAM_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_UPSTREAM_reg[6] 
       (.C(PCLK),
        .CE(\CNTB_UPSTREAM_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_UPSTREAM_reg[4]_i_1_n_5 ),
        .Q(CNTB_UPSTREAM_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_UPSTREAM_reg[7] 
       (.C(PCLK),
        .CE(\CNTB_UPSTREAM_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_UPSTREAM_reg[4]_i_1_n_4 ),
        .Q(CNTB_UPSTREAM_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_UPSTREAM_reg[8] 
       (.C(PCLK),
        .CE(\CNTB_UPSTREAM_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_UPSTREAM_reg[8]_i_1_n_7 ),
        .Q(CNTB_UPSTREAM_reg[8]));
  CARRY4 \CNTB_UPSTREAM_reg[8]_i_1 
       (.CI(\CNTB_UPSTREAM_reg[4]_i_1_n_0 ),
        .CO({\CNTB_UPSTREAM_reg[8]_i_1_n_0 ,\CNTB_UPSTREAM_reg[8]_i_1_n_1 ,\CNTB_UPSTREAM_reg[8]_i_1_n_2 ,\CNTB_UPSTREAM_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNTB_UPSTREAM_reg[8]_i_1_n_4 ,\CNTB_UPSTREAM_reg[8]_i_1_n_5 ,\CNTB_UPSTREAM_reg[8]_i_1_n_6 ,\CNTB_UPSTREAM_reg[8]_i_1_n_7 }),
        .S({\CNTB_UPSTREAM[8]_i_2_n_0 ,\CNTB_UPSTREAM[8]_i_3_n_0 ,\CNTB_UPSTREAM[8]_i_4_n_0 ,\CNTB_UPSTREAM[8]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNTB_UPSTREAM_reg[9] 
       (.C(PCLK),
        .CE(\CNTB_UPSTREAM_reg[15]_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\CNTB_UPSTREAM_reg[8]_i_1_n_6 ),
        .Q(CNTB_UPSTREAM_reg[9]));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \CNT_CRC_ERR_HOST[0]_i_3 
       (.I0(PHY_RESET_U_DRIVE_i_2_n_0),
        .I1(T_ADDR[5]),
        .I2(T_ADDR[3]),
        .I3(T_ADDR[4]),
        .I4(T_ADDR[6]),
        .I5(T_ADDR[2]),
        .O(PSEL_1));
  LUT2 #(
    .INIT(4'h2)) 
    \CNT_CRC_ERR_HOST[0]_i_4 
       (.I0(CNT_CRC_ERR_HOST_reg[0]),
        .I1(PSEL_1),
        .O(\CNT_CRC_ERR_HOST[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNT_CRC_ERR_HOST[0]_i_5 
       (.I0(CNT_CRC_ERR_HOST_reg[3]),
        .I1(PSEL_1),
        .O(\CNT_CRC_ERR_HOST[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNT_CRC_ERR_HOST[0]_i_6 
       (.I0(CNT_CRC_ERR_HOST_reg[2]),
        .I1(PSEL_1),
        .O(\CNT_CRC_ERR_HOST[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNT_CRC_ERR_HOST[0]_i_7 
       (.I0(CNT_CRC_ERR_HOST_reg[1]),
        .I1(PSEL_1),
        .O(\CNT_CRC_ERR_HOST[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \CNT_CRC_ERR_HOST[0]_i_8 
       (.I0(CNT_CRC_ERR_HOST_reg[0]),
        .I1(PSEL_1),
        .O(\CNT_CRC_ERR_HOST[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNT_CRC_ERR_HOST[12]_i_2 
       (.I0(CNT_CRC_ERR_HOST_reg[15]),
        .I1(PSEL_1),
        .O(\CNT_CRC_ERR_HOST[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNT_CRC_ERR_HOST[12]_i_3 
       (.I0(CNT_CRC_ERR_HOST_reg[14]),
        .I1(PSEL_1),
        .O(\CNT_CRC_ERR_HOST[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNT_CRC_ERR_HOST[12]_i_4 
       (.I0(CNT_CRC_ERR_HOST_reg[13]),
        .I1(PSEL_1),
        .O(\CNT_CRC_ERR_HOST[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNT_CRC_ERR_HOST[12]_i_5 
       (.I0(CNT_CRC_ERR_HOST_reg[12]),
        .I1(PSEL_1),
        .O(\CNT_CRC_ERR_HOST[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNT_CRC_ERR_HOST[4]_i_2 
       (.I0(CNT_CRC_ERR_HOST_reg[7]),
        .I1(PSEL_1),
        .O(\CNT_CRC_ERR_HOST[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNT_CRC_ERR_HOST[4]_i_3 
       (.I0(CNT_CRC_ERR_HOST_reg[6]),
        .I1(PSEL_1),
        .O(\CNT_CRC_ERR_HOST[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNT_CRC_ERR_HOST[4]_i_4 
       (.I0(CNT_CRC_ERR_HOST_reg[5]),
        .I1(PSEL_1),
        .O(\CNT_CRC_ERR_HOST[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNT_CRC_ERR_HOST[4]_i_5 
       (.I0(CNT_CRC_ERR_HOST_reg[4]),
        .I1(PSEL_1),
        .O(\CNT_CRC_ERR_HOST[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNT_CRC_ERR_HOST[8]_i_2 
       (.I0(CNT_CRC_ERR_HOST_reg[11]),
        .I1(PSEL_1),
        .O(\CNT_CRC_ERR_HOST[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNT_CRC_ERR_HOST[8]_i_3 
       (.I0(CNT_CRC_ERR_HOST_reg[10]),
        .I1(PSEL_1),
        .O(\CNT_CRC_ERR_HOST[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNT_CRC_ERR_HOST[8]_i_4 
       (.I0(CNT_CRC_ERR_HOST_reg[9]),
        .I1(PSEL_1),
        .O(\CNT_CRC_ERR_HOST[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CNT_CRC_ERR_HOST[8]_i_5 
       (.I0(CNT_CRC_ERR_HOST_reg[8]),
        .I1(PSEL_1),
        .O(\CNT_CRC_ERR_HOST[8]_i_5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \CNT_CRC_ERR_HOST_reg[0] 
       (.C(PCLK),
        .CE(\CNT_CRC_ERR_HOST_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNT_CRC_ERR_HOST_reg[0]_i_2_n_7 ),
        .Q(CNT_CRC_ERR_HOST_reg[0]));
  CARRY4 \CNT_CRC_ERR_HOST_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\CNT_CRC_ERR_HOST_reg[0]_i_2_n_0 ,\CNT_CRC_ERR_HOST_reg[0]_i_2_n_1 ,\CNT_CRC_ERR_HOST_reg[0]_i_2_n_2 ,\CNT_CRC_ERR_HOST_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\CNT_CRC_ERR_HOST[0]_i_4_n_0 }),
        .O({\CNT_CRC_ERR_HOST_reg[0]_i_2_n_4 ,\CNT_CRC_ERR_HOST_reg[0]_i_2_n_5 ,\CNT_CRC_ERR_HOST_reg[0]_i_2_n_6 ,\CNT_CRC_ERR_HOST_reg[0]_i_2_n_7 }),
        .S({\CNT_CRC_ERR_HOST[0]_i_5_n_0 ,\CNT_CRC_ERR_HOST[0]_i_6_n_0 ,\CNT_CRC_ERR_HOST[0]_i_7_n_0 ,\CNT_CRC_ERR_HOST[0]_i_8_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNT_CRC_ERR_HOST_reg[10] 
       (.C(PCLK),
        .CE(\CNT_CRC_ERR_HOST_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNT_CRC_ERR_HOST_reg[8]_i_1_n_5 ),
        .Q(CNT_CRC_ERR_HOST_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \CNT_CRC_ERR_HOST_reg[11] 
       (.C(PCLK),
        .CE(\CNT_CRC_ERR_HOST_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNT_CRC_ERR_HOST_reg[8]_i_1_n_4 ),
        .Q(CNT_CRC_ERR_HOST_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \CNT_CRC_ERR_HOST_reg[12] 
       (.C(PCLK),
        .CE(\CNT_CRC_ERR_HOST_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNT_CRC_ERR_HOST_reg[12]_i_1_n_7 ),
        .Q(CNT_CRC_ERR_HOST_reg[12]));
  CARRY4 \CNT_CRC_ERR_HOST_reg[12]_i_1 
       (.CI(\CNT_CRC_ERR_HOST_reg[8]_i_1_n_0 ),
        .CO({\NLW_CNT_CRC_ERR_HOST_reg[12]_i_1_CO_UNCONNECTED [3],\CNT_CRC_ERR_HOST_reg[12]_i_1_n_1 ,\CNT_CRC_ERR_HOST_reg[12]_i_1_n_2 ,\CNT_CRC_ERR_HOST_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNT_CRC_ERR_HOST_reg[12]_i_1_n_4 ,\CNT_CRC_ERR_HOST_reg[12]_i_1_n_5 ,\CNT_CRC_ERR_HOST_reg[12]_i_1_n_6 ,\CNT_CRC_ERR_HOST_reg[12]_i_1_n_7 }),
        .S({\CNT_CRC_ERR_HOST[12]_i_2_n_0 ,\CNT_CRC_ERR_HOST[12]_i_3_n_0 ,\CNT_CRC_ERR_HOST[12]_i_4_n_0 ,\CNT_CRC_ERR_HOST[12]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNT_CRC_ERR_HOST_reg[13] 
       (.C(PCLK),
        .CE(\CNT_CRC_ERR_HOST_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNT_CRC_ERR_HOST_reg[12]_i_1_n_6 ),
        .Q(CNT_CRC_ERR_HOST_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \CNT_CRC_ERR_HOST_reg[14] 
       (.C(PCLK),
        .CE(\CNT_CRC_ERR_HOST_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNT_CRC_ERR_HOST_reg[12]_i_1_n_5 ),
        .Q(CNT_CRC_ERR_HOST_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \CNT_CRC_ERR_HOST_reg[15] 
       (.C(PCLK),
        .CE(\CNT_CRC_ERR_HOST_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNT_CRC_ERR_HOST_reg[12]_i_1_n_4 ),
        .Q(CNT_CRC_ERR_HOST_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \CNT_CRC_ERR_HOST_reg[1] 
       (.C(PCLK),
        .CE(\CNT_CRC_ERR_HOST_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNT_CRC_ERR_HOST_reg[0]_i_2_n_6 ),
        .Q(CNT_CRC_ERR_HOST_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \CNT_CRC_ERR_HOST_reg[2] 
       (.C(PCLK),
        .CE(\CNT_CRC_ERR_HOST_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNT_CRC_ERR_HOST_reg[0]_i_2_n_5 ),
        .Q(CNT_CRC_ERR_HOST_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \CNT_CRC_ERR_HOST_reg[3] 
       (.C(PCLK),
        .CE(\CNT_CRC_ERR_HOST_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNT_CRC_ERR_HOST_reg[0]_i_2_n_4 ),
        .Q(CNT_CRC_ERR_HOST_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \CNT_CRC_ERR_HOST_reg[4] 
       (.C(PCLK),
        .CE(\CNT_CRC_ERR_HOST_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNT_CRC_ERR_HOST_reg[4]_i_1_n_7 ),
        .Q(CNT_CRC_ERR_HOST_reg[4]));
  CARRY4 \CNT_CRC_ERR_HOST_reg[4]_i_1 
       (.CI(\CNT_CRC_ERR_HOST_reg[0]_i_2_n_0 ),
        .CO({\CNT_CRC_ERR_HOST_reg[4]_i_1_n_0 ,\CNT_CRC_ERR_HOST_reg[4]_i_1_n_1 ,\CNT_CRC_ERR_HOST_reg[4]_i_1_n_2 ,\CNT_CRC_ERR_HOST_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNT_CRC_ERR_HOST_reg[4]_i_1_n_4 ,\CNT_CRC_ERR_HOST_reg[4]_i_1_n_5 ,\CNT_CRC_ERR_HOST_reg[4]_i_1_n_6 ,\CNT_CRC_ERR_HOST_reg[4]_i_1_n_7 }),
        .S({\CNT_CRC_ERR_HOST[4]_i_2_n_0 ,\CNT_CRC_ERR_HOST[4]_i_3_n_0 ,\CNT_CRC_ERR_HOST[4]_i_4_n_0 ,\CNT_CRC_ERR_HOST[4]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNT_CRC_ERR_HOST_reg[5] 
       (.C(PCLK),
        .CE(\CNT_CRC_ERR_HOST_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNT_CRC_ERR_HOST_reg[4]_i_1_n_6 ),
        .Q(CNT_CRC_ERR_HOST_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \CNT_CRC_ERR_HOST_reg[6] 
       (.C(PCLK),
        .CE(\CNT_CRC_ERR_HOST_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNT_CRC_ERR_HOST_reg[4]_i_1_n_5 ),
        .Q(CNT_CRC_ERR_HOST_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \CNT_CRC_ERR_HOST_reg[7] 
       (.C(PCLK),
        .CE(\CNT_CRC_ERR_HOST_reg[15]_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\CNT_CRC_ERR_HOST_reg[4]_i_1_n_4 ),
        .Q(CNT_CRC_ERR_HOST_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \CNT_CRC_ERR_HOST_reg[8] 
       (.C(PCLK),
        .CE(\CNT_CRC_ERR_HOST_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNT_CRC_ERR_HOST_reg[8]_i_1_n_7 ),
        .Q(CNT_CRC_ERR_HOST_reg[8]));
  CARRY4 \CNT_CRC_ERR_HOST_reg[8]_i_1 
       (.CI(\CNT_CRC_ERR_HOST_reg[4]_i_1_n_0 ),
        .CO({\CNT_CRC_ERR_HOST_reg[8]_i_1_n_0 ,\CNT_CRC_ERR_HOST_reg[8]_i_1_n_1 ,\CNT_CRC_ERR_HOST_reg[8]_i_1_n_2 ,\CNT_CRC_ERR_HOST_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\CNT_CRC_ERR_HOST_reg[8]_i_1_n_4 ,\CNT_CRC_ERR_HOST_reg[8]_i_1_n_5 ,\CNT_CRC_ERR_HOST_reg[8]_i_1_n_6 ,\CNT_CRC_ERR_HOST_reg[8]_i_1_n_7 }),
        .S({\CNT_CRC_ERR_HOST[8]_i_2_n_0 ,\CNT_CRC_ERR_HOST[8]_i_3_n_0 ,\CNT_CRC_ERR_HOST[8]_i_4_n_0 ,\CNT_CRC_ERR_HOST[8]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \CNT_CRC_ERR_HOST_reg[9] 
       (.C(PCLK),
        .CE(\CNT_CRC_ERR_HOST_reg[15]_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\CNT_CRC_ERR_HOST_reg[8]_i_1_n_6 ),
        .Q(CNT_CRC_ERR_HOST_reg[9]));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    PHY_RESET_A_DRIVE_i_1
       (.I0(PHY_RESET_A_DRIVE_i_2_n_0),
        .I1(T_ADDR[7]),
        .I2(T_ADDR[1]),
        .I3(PWDATA[1]),
        .I4(T_ADDR[0]),
        .I5(T_WREN),
        .O(PHY_RESET_A_DRIVE1_out));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    PHY_RESET_A_DRIVE_i_2
       (.I0(T_ADDR[4]),
        .I1(T_ADDR[3]),
        .I2(T_ADDR[2]),
        .I3(T_ADDR[5]),
        .I4(T_ADDR[6]),
        .O(PHY_RESET_A_DRIVE_i_2_n_0));
  FDCE #(
    .INIT(1'b0)) 
    PHY_RESET_A_DRIVE_reg
       (.C(PCLK),
        .CE(1'b1),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(PHY_RESET_A_DRIVE1_out),
        .Q(csr_RESET_A_DRIVE));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    PHY_RESET_B_DRIVE_i_1
       (.I0(PHY_RESET_A_DRIVE_i_2_n_0),
        .I1(T_ADDR[7]),
        .I2(T_ADDR[1]),
        .I3(PWDATA[2]),
        .I4(T_ADDR[0]),
        .I5(T_WREN),
        .O(PHY_RESET_B_DRIVE0_out));
  FDCE #(
    .INIT(1'b0)) 
    PHY_RESET_B_DRIVE_reg
       (.C(PCLK),
        .CE(1'b1),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(PHY_RESET_B_DRIVE0_out),
        .Q(csr_RESET_B_DRIVE));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    PHY_RESET_U_DRIVE_i_1
       (.I0(PHY_RESET_U_DRIVE_i_2_n_0),
        .I1(PWDATA[0]),
        .I2(\PRDATA[2]_i_3_n_0 ),
        .I3(T_ADDR[2]),
        .I4(T_ADDR[5]),
        .I5(T_ADDR[6]),
        .O(PHY_RESET_U_DRIVE2_out));
  LUT4 #(
    .INIT(16'hFEFF)) 
    PHY_RESET_U_DRIVE_i_2
       (.I0(T_ADDR[7]),
        .I1(T_ADDR[1]),
        .I2(T_ADDR[0]),
        .I3(T_WREN),
        .O(PHY_RESET_U_DRIVE_i_2_n_0));
  FDCE #(
    .INIT(1'b0)) 
    PHY_RESET_U_DRIVE_reg
       (.C(PCLK),
        .CE(1'b1),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(PHY_RESET_U_DRIVE2_out),
        .Q(csr_RESET_U_DRIVE));
  LUT6 #(
    .INIT(64'h00000000EEEEEEFE)) 
    \PRDATA[0]_i_1 
       (.I0(\PRDATA[0]_i_2_n_0 ),
        .I1(\PRDATA[0]_i_3_n_0 ),
        .I2(\PRDATA[0]_i_4_n_0 ),
        .I3(T_ADDR[4]),
        .I4(T_ADDR[3]),
        .I5(\PRDATA[0]_i_5_n_0 ),
        .O(\PRDATA[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E2CCE200)) 
    \PRDATA[0]_i_2 
       (.I0(CNTA_DROP_UNKNOWN_reg[0]),
        .I1(T_ADDR[4]),
        .I2(CNTA_DROP_NON_QR_reg[0]),
        .I3(T_ADDR[6]),
        .I4(\csr_hsr_net_id_reg[2]_0 [0]),
        .I5(\PRDATA[2]_i_7_n_0 ),
        .O(\PRDATA[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCFCEECC)) 
    \PRDATA[0]_i_3 
       (.I0(CNT_CRC_ERR_HOST_reg[0]),
        .I1(\PRDATA[0]_i_6_n_0 ),
        .I2(CNTA_DROP_SRC_reg[0]),
        .I3(T_ADDR[5]),
        .I4(T_ADDR[6]),
        .I5(\PRDATA[15]_i_8_n_0 ),
        .O(\PRDATA[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hE2E2E2E2FF333333)) 
    \PRDATA[0]_i_4 
       (.I0(CNTA_RCV_PKT_reg[0]),
        .I1(T_ADDR[5]),
        .I2(CNTA_UPSTREAM_reg[0]),
        .I3(rst_resetU_n),
        .I4(drive_resetU_n),
        .I5(T_ADDR[6]),
        .O(\PRDATA[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEEAEAAAAAAAA)) 
    \PRDATA[0]_i_5 
       (.I0(\PRDATA[31]_i_6_n_0 ),
        .I1(T_ADDR[2]),
        .I2(CNTA_DROP_NON_HSR_reg[0]),
        .I3(\PRDATA[2]_i_8_n_0 ),
        .I4(\PRDATA[0]_i_7_n_0 ),
        .I5(\PRDATA[0]_i_8_n_0 ),
        .O(\PRDATA[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAABA)) 
    \PRDATA[0]_i_6 
       (.I0(T_ADDR[2]),
        .I1(T_ADDR[3]),
        .I2(\csr_mac_addr_reg[47]_0 [40]),
        .I3(T_ADDR[6]),
        .I4(T_ADDR[5]),
        .O(\PRDATA[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAABAAAAAAAAAA)) 
    \PRDATA[0]_i_7 
       (.I0(\PRDATA[0]_i_9_n_0 ),
        .I1(T_ADDR[5]),
        .I2(T_ADDR[6]),
        .I3(\csr_mac_addr_reg[47]_0 [8]),
        .I4(T_ADDR[3]),
        .I5(T_ADDR[4]),
        .O(\PRDATA[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF1D331DFF)) 
    \PRDATA[0]_i_8 
       (.I0(CNTA_DROP_FULL_reg[0]),
        .I1(T_ADDR[4]),
        .I2(CNTA_BOTH_reg[0]),
        .I3(T_ADDR[6]),
        .I4(D),
        .I5(\PRDATA[2]_i_7_n_0 ),
        .O(\PRDATA[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E20000)) 
    \PRDATA[0]_i_9 
       (.I0(CNTA_CRC_ERR_reg[0]),
        .I1(T_ADDR[5]),
        .I2(CNTA_FORWARD_reg[0]),
        .I3(T_ADDR[3]),
        .I4(T_ADDR[6]),
        .I5(T_ADDR[4]),
        .O(\PRDATA[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEEEE0EE)) 
    \PRDATA[10]_i_1 
       (.I0(\PRDATA[10]_i_2_n_0 ),
        .I1(\PRDATA[10]_i_3_n_0 ),
        .I2(\PRDATA[10]_i_4_n_0 ),
        .I3(T_ADDR[2]),
        .I4(\PRDATA[10]_i_5_n_0 ),
        .I5(\PRDATA[31]_i_6_n_0 ),
        .O(\PRDATA[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFEAE)) 
    \PRDATA[10]_i_2 
       (.I0(\PRDATA[10]_i_6_n_0 ),
        .I1(CNTA_DROP_UNKNOWN_reg[10]),
        .I2(T_ADDR[4]),
        .I3(CNTA_DROP_NON_QR_reg[10]),
        .I4(\PRDATA[31]_i_7_n_0 ),
        .I5(T_ADDR[2]),
        .O(\PRDATA[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \PRDATA[10]_i_3 
       (.I0(\csr_mac_addr_reg[47]_0 [34]),
        .I1(T_ADDR[6]),
        .I2(CNTA_DROP_SRC_reg[10]),
        .I3(T_ADDR[5]),
        .I4(CNT_CRC_ERR_HOST_reg[10]),
        .I5(\PRDATA[15]_i_8_n_0 ),
        .O(\PRDATA[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E20000)) 
    \PRDATA[10]_i_4 
       (.I0(CNTA_CRC_ERR_reg[10]),
        .I1(T_ADDR[5]),
        .I2(CNTA_FORWARD_reg[10]),
        .I3(T_ADDR[3]),
        .I4(T_ADDR[6]),
        .I5(T_ADDR[4]),
        .O(\PRDATA[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h444444FF50505050)) 
    \PRDATA[10]_i_5 
       (.I0(\PRDATA[31]_i_7_n_0 ),
        .I1(CNTA_BOTH_reg[10]),
        .I2(CNTA_DROP_FULL_reg[10]),
        .I3(\PRDATA[10]_i_7_n_0 ),
        .I4(T_ADDR[3]),
        .I5(T_ADDR[4]),
        .O(\PRDATA[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E20000)) 
    \PRDATA[10]_i_6 
       (.I0(CNTA_RCV_PKT_reg[10]),
        .I1(T_ADDR[5]),
        .I2(CNTA_UPSTREAM_reg[10]),
        .I3(T_ADDR[3]),
        .I4(T_ADDR[6]),
        .I5(T_ADDR[4]),
        .O(\PRDATA[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAABFBFFFFABFB)) 
    \PRDATA[10]_i_7 
       (.I0(T_ADDR[5]),
        .I1(\csr_mac_addr_reg[2]_C_n_0 ),
        .I2(\csr_mac_addr_reg[2]_LDC_n_0 ),
        .I3(\csr_mac_addr_reg[2]_P_n_0 ),
        .I4(T_ADDR[6]),
        .I5(CNTA_DROP_NON_HSR_reg[10]),
        .O(\PRDATA[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000AAEA)) 
    \PRDATA[11]_i_1 
       (.I0(\PRDATA[11]_i_2_n_0 ),
        .I1(\PRDATA[11]_i_3_n_0 ),
        .I2(T_ADDR[4]),
        .I3(T_ADDR[3]),
        .I4(\PRDATA[11]_i_4_n_0 ),
        .I5(\PRDATA[31]_i_6_n_0 ),
        .O(\PRDATA[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4540)) 
    \PRDATA[11]_i_2 
       (.I0(\PRDATA[31]_i_7_n_0 ),
        .I1(CNTA_DROP_NON_QR_reg[11]),
        .I2(T_ADDR[4]),
        .I3(CNTA_DROP_UNKNOWN_reg[11]),
        .I4(\PRDATA[11]_i_5_n_0 ),
        .I5(T_ADDR[2]),
        .O(\PRDATA[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \PRDATA[11]_i_3 
       (.I0(CNT_CRC_ERR_HOST_reg[11]),
        .I1(T_ADDR[5]),
        .I2(CNTA_DROP_SRC_reg[11]),
        .I3(T_ADDR[6]),
        .I4(\csr_mac_addr_reg[47]_0 [35]),
        .O(\PRDATA[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8888888800088808)) 
    \PRDATA[11]_i_4 
       (.I0(\PRDATA[11]_i_6_n_0 ),
        .I1(T_ADDR[2]),
        .I2(CNTA_DROP_FULL_reg[11]),
        .I3(T_ADDR[4]),
        .I4(CNTA_BOTH_reg[11]),
        .I5(\PRDATA[31]_i_7_n_0 ),
        .O(\PRDATA[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E20000)) 
    \PRDATA[11]_i_5 
       (.I0(CNTA_RCV_PKT_reg[11]),
        .I1(T_ADDR[5]),
        .I2(CNTA_UPSTREAM_reg[11]),
        .I3(T_ADDR[3]),
        .I4(T_ADDR[6]),
        .I5(T_ADDR[4]),
        .O(\PRDATA[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF47FF47FF470000)) 
    \PRDATA[11]_i_6 
       (.I0(CNTA_FORWARD_reg[11]),
        .I1(T_ADDR[5]),
        .I2(CNTA_CRC_ERR_reg[11]),
        .I3(\PRDATA[31]_i_8_n_0 ),
        .I4(\PRDATA[11]_i_7_n_0 ),
        .I5(\PRDATA[15]_i_8_n_0 ),
        .O(\PRDATA[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAABFBFFFFABFB)) 
    \PRDATA[11]_i_7 
       (.I0(T_ADDR[5]),
        .I1(\csr_mac_addr_reg[3]_C_n_0 ),
        .I2(\csr_mac_addr_reg[3]_LDC_n_0 ),
        .I3(\csr_mac_addr_reg[3]_P_n_0 ),
        .I4(T_ADDR[6]),
        .I5(CNTA_DROP_NON_HSR_reg[11]),
        .O(\PRDATA[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000EEEF)) 
    \PRDATA[12]_i_1 
       (.I0(T_ADDR[2]),
        .I1(\PRDATA[12]_i_2_n_0 ),
        .I2(T_ADDR[3]),
        .I3(\PRDATA[12]_i_3_n_0 ),
        .I4(\PRDATA[12]_i_4_n_0 ),
        .I5(\PRDATA[31]_i_6_n_0 ),
        .O(\PRDATA[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E2000000)) 
    \PRDATA[12]_i_2 
       (.I0(CNTA_DROP_UNKNOWN_reg[12]),
        .I1(T_ADDR[4]),
        .I2(CNTA_DROP_NON_QR_reg[12]),
        .I3(T_ADDR[6]),
        .I4(T_ADDR[3]),
        .I5(T_ADDR[5]),
        .O(\PRDATA[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA02AAAAAAA2AAAAA)) 
    \PRDATA[12]_i_3 
       (.I0(\PRDATA[12]_i_5_n_0 ),
        .I1(CNTA_DROP_SRC_reg[12]),
        .I2(T_ADDR[4]),
        .I3(T_ADDR[5]),
        .I4(T_ADDR[6]),
        .I5(CNTA_UPSTREAM_reg[12]),
        .O(\PRDATA[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8888888800088808)) 
    \PRDATA[12]_i_4 
       (.I0(\PRDATA[12]_i_6_n_0 ),
        .I1(T_ADDR[2]),
        .I2(CNTA_DROP_FULL_reg[12]),
        .I3(T_ADDR[4]),
        .I4(CNTA_BOTH_reg[12]),
        .I5(\PRDATA[31]_i_7_n_0 ),
        .O(\PRDATA[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFDD3F00FFDD3FCC)) 
    \PRDATA[12]_i_5 
       (.I0(CNTA_RCV_PKT_reg[12]),
        .I1(T_ADDR[4]),
        .I2(CNT_CRC_ERR_HOST_reg[12]),
        .I3(T_ADDR[5]),
        .I4(T_ADDR[6]),
        .I5(\csr_mac_addr_reg[47]_0 [36]),
        .O(\PRDATA[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF47FF47FF470000)) 
    \PRDATA[12]_i_6 
       (.I0(CNTA_FORWARD_reg[12]),
        .I1(T_ADDR[5]),
        .I2(CNTA_CRC_ERR_reg[12]),
        .I3(\PRDATA[31]_i_8_n_0 ),
        .I4(\PRDATA[12]_i_7_n_0 ),
        .I5(\PRDATA[15]_i_8_n_0 ),
        .O(\PRDATA[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAABFBFFFFABFB)) 
    \PRDATA[12]_i_7 
       (.I0(T_ADDR[5]),
        .I1(\csr_mac_addr_reg[4]_C_n_0 ),
        .I2(\csr_mac_addr_reg[4]_LDC_n_0 ),
        .I3(\csr_mac_addr_reg[4]_P_n_0 ),
        .I4(T_ADDR[6]),
        .I5(CNTA_DROP_NON_HSR_reg[12]),
        .O(\PRDATA[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEEEE0EE)) 
    \PRDATA[13]_i_1 
       (.I0(\PRDATA[13]_i_2_n_0 ),
        .I1(\PRDATA[13]_i_3_n_0 ),
        .I2(\PRDATA[13]_i_4_n_0 ),
        .I3(T_ADDR[2]),
        .I4(\PRDATA[13]_i_5_n_0 ),
        .I5(\PRDATA[31]_i_6_n_0 ),
        .O(\PRDATA[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFEAE)) 
    \PRDATA[13]_i_2 
       (.I0(\PRDATA[13]_i_6_n_0 ),
        .I1(CNTA_DROP_UNKNOWN_reg[13]),
        .I2(T_ADDR[4]),
        .I3(CNTA_DROP_NON_QR_reg[13]),
        .I4(\PRDATA[31]_i_7_n_0 ),
        .I5(T_ADDR[2]),
        .O(\PRDATA[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \PRDATA[13]_i_3 
       (.I0(\csr_mac_addr_reg[47]_0 [37]),
        .I1(T_ADDR[6]),
        .I2(CNTA_DROP_SRC_reg[13]),
        .I3(T_ADDR[5]),
        .I4(CNT_CRC_ERR_HOST_reg[13]),
        .I5(\PRDATA[15]_i_8_n_0 ),
        .O(\PRDATA[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E20000)) 
    \PRDATA[13]_i_4 
       (.I0(CNTA_CRC_ERR_reg[13]),
        .I1(T_ADDR[5]),
        .I2(CNTA_FORWARD_reg[13]),
        .I3(T_ADDR[3]),
        .I4(T_ADDR[6]),
        .I5(T_ADDR[4]),
        .O(\PRDATA[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h444444FF50505050)) 
    \PRDATA[13]_i_5 
       (.I0(\PRDATA[31]_i_7_n_0 ),
        .I1(CNTA_BOTH_reg[13]),
        .I2(CNTA_DROP_FULL_reg[13]),
        .I3(\PRDATA[13]_i_7_n_0 ),
        .I4(T_ADDR[3]),
        .I5(T_ADDR[4]),
        .O(\PRDATA[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E20000)) 
    \PRDATA[13]_i_6 
       (.I0(CNTA_RCV_PKT_reg[13]),
        .I1(T_ADDR[5]),
        .I2(CNTA_UPSTREAM_reg[13]),
        .I3(T_ADDR[3]),
        .I4(T_ADDR[6]),
        .I5(T_ADDR[4]),
        .O(\PRDATA[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAABFBFFFFABFB)) 
    \PRDATA[13]_i_7 
       (.I0(T_ADDR[5]),
        .I1(\csr_mac_addr_reg[5]_C_n_0 ),
        .I2(\csr_mac_addr_reg[5]_LDC_n_0 ),
        .I3(\csr_mac_addr_reg[5]_P_n_0 ),
        .I4(T_ADDR[6]),
        .I5(CNTA_DROP_NON_HSR_reg[13]),
        .O(\PRDATA[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000AAEA)) 
    \PRDATA[14]_i_1 
       (.I0(\PRDATA[14]_i_2_n_0 ),
        .I1(\PRDATA[14]_i_3_n_0 ),
        .I2(T_ADDR[4]),
        .I3(T_ADDR[3]),
        .I4(\PRDATA[14]_i_4_n_0 ),
        .I5(\PRDATA[31]_i_6_n_0 ),
        .O(\PRDATA[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4540)) 
    \PRDATA[14]_i_2 
       (.I0(\PRDATA[31]_i_7_n_0 ),
        .I1(CNTA_DROP_NON_QR_reg[14]),
        .I2(T_ADDR[4]),
        .I3(CNTA_DROP_UNKNOWN_reg[14]),
        .I4(\PRDATA[14]_i_5_n_0 ),
        .I5(T_ADDR[2]),
        .O(\PRDATA[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \PRDATA[14]_i_3 
       (.I0(CNT_CRC_ERR_HOST_reg[14]),
        .I1(T_ADDR[5]),
        .I2(CNTA_DROP_SRC_reg[14]),
        .I3(T_ADDR[6]),
        .I4(\csr_mac_addr_reg[47]_0 [38]),
        .O(\PRDATA[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8888888800088808)) 
    \PRDATA[14]_i_4 
       (.I0(\PRDATA[14]_i_6_n_0 ),
        .I1(T_ADDR[2]),
        .I2(CNTA_DROP_FULL_reg[14]),
        .I3(T_ADDR[4]),
        .I4(CNTA_BOTH_reg[14]),
        .I5(\PRDATA[31]_i_7_n_0 ),
        .O(\PRDATA[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E20000)) 
    \PRDATA[14]_i_5 
       (.I0(CNTA_RCV_PKT_reg[14]),
        .I1(T_ADDR[5]),
        .I2(CNTA_UPSTREAM_reg[14]),
        .I3(T_ADDR[3]),
        .I4(T_ADDR[6]),
        .I5(T_ADDR[4]),
        .O(\PRDATA[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF47FF47FF470000)) 
    \PRDATA[14]_i_6 
       (.I0(CNTA_FORWARD_reg[14]),
        .I1(T_ADDR[5]),
        .I2(CNTA_CRC_ERR_reg[14]),
        .I3(\PRDATA[31]_i_8_n_0 ),
        .I4(\PRDATA[14]_i_7_n_0 ),
        .I5(\PRDATA[15]_i_8_n_0 ),
        .O(\PRDATA[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAABFBFFFFABFB)) 
    \PRDATA[14]_i_7 
       (.I0(T_ADDR[5]),
        .I1(\csr_mac_addr_reg[6]_C_n_0 ),
        .I2(\csr_mac_addr_reg[6]_LDC_n_0 ),
        .I3(\csr_mac_addr_reg[6]_P_n_0 ),
        .I4(T_ADDR[6]),
        .I5(CNTA_DROP_NON_HSR_reg[14]),
        .O(\PRDATA[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEEEE0EE)) 
    \PRDATA[15]_i_1 
       (.I0(\PRDATA[15]_i_3_n_0 ),
        .I1(\PRDATA[15]_i_4_n_0 ),
        .I2(\PRDATA[15]_i_5_n_0 ),
        .I3(T_ADDR[2]),
        .I4(\PRDATA[15]_i_6_n_0 ),
        .I5(\PRDATA[31]_i_6_n_0 ),
        .O(\PRDATA[15]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PRDATA[15]_i_2 
       (.I0(PRESETn),
        .O(\PRDATA[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFEAE)) 
    \PRDATA[15]_i_3 
       (.I0(\PRDATA[15]_i_7_n_0 ),
        .I1(CNTA_DROP_UNKNOWN_reg[15]),
        .I2(T_ADDR[4]),
        .I3(CNTA_DROP_NON_QR_reg[15]),
        .I4(\PRDATA[31]_i_7_n_0 ),
        .I5(T_ADDR[2]),
        .O(\PRDATA[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \PRDATA[15]_i_4 
       (.I0(\csr_mac_addr_reg[47]_0 [39]),
        .I1(T_ADDR[6]),
        .I2(CNTA_DROP_SRC_reg[15]),
        .I3(T_ADDR[5]),
        .I4(CNT_CRC_ERR_HOST_reg[15]),
        .I5(\PRDATA[15]_i_8_n_0 ),
        .O(\PRDATA[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E20000)) 
    \PRDATA[15]_i_5 
       (.I0(CNTA_CRC_ERR_reg[15]),
        .I1(T_ADDR[5]),
        .I2(CNTA_FORWARD_reg[15]),
        .I3(T_ADDR[3]),
        .I4(T_ADDR[6]),
        .I5(T_ADDR[4]),
        .O(\PRDATA[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h444444FF50505050)) 
    \PRDATA[15]_i_6 
       (.I0(\PRDATA[31]_i_7_n_0 ),
        .I1(CNTA_BOTH_reg[15]),
        .I2(CNTA_DROP_FULL_reg[15]),
        .I3(\PRDATA[15]_i_9_n_0 ),
        .I4(T_ADDR[3]),
        .I5(T_ADDR[4]),
        .O(\PRDATA[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E20000)) 
    \PRDATA[15]_i_7 
       (.I0(CNTA_RCV_PKT_reg[15]),
        .I1(T_ADDR[5]),
        .I2(CNTA_UPSTREAM_reg[15]),
        .I3(T_ADDR[3]),
        .I4(T_ADDR[6]),
        .I5(T_ADDR[4]),
        .O(\PRDATA[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \PRDATA[15]_i_8 
       (.I0(T_ADDR[3]),
        .I1(T_ADDR[4]),
        .O(\PRDATA[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAABFBFFFFABFB)) 
    \PRDATA[15]_i_9 
       (.I0(T_ADDR[5]),
        .I1(\csr_mac_addr_reg[7]_C_n_0 ),
        .I2(\csr_mac_addr_reg[7]_LDC_n_0 ),
        .I3(\csr_mac_addr_reg[7]_P_n_0 ),
        .I4(T_ADDR[6]),
        .I5(CNTA_DROP_NON_HSR_reg[15]),
        .O(\PRDATA[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000AAEA)) 
    \PRDATA[16]_i_1 
       (.I0(\PRDATA[16]_i_2_n_0 ),
        .I1(\PRDATA[16]_i_3_n_0 ),
        .I2(T_ADDR[6]),
        .I3(T_ADDR[3]),
        .I4(\PRDATA[16]_i_4_n_0 ),
        .I5(\PRDATA[31]_i_6_n_0 ),
        .O(\PRDATA[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4540FFFF)) 
    \PRDATA[16]_i_2 
       (.I0(\PRDATA[31]_i_7_n_0 ),
        .I1(CNTB_BOTH_reg[0]),
        .I2(T_ADDR[4]),
        .I3(CNTB_DROP_FULL_reg[0]),
        .I4(T_ADDR[2]),
        .O(\PRDATA[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \PRDATA[16]_i_3 
       (.I0(CNTB_DROP_NON_HSR_reg[0]),
        .I1(T_ADDR[4]),
        .I2(CNTB_FORWARD_reg[0]),
        .I3(T_ADDR[5]),
        .I4(CNTB_CRC_ERR_reg[0]),
        .O(\PRDATA[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FF1D)) 
    \PRDATA[16]_i_4 
       (.I0(CNTB_RCV_PKT_reg[0]),
        .I1(T_ADDR[5]),
        .I2(CNTB_UPSTREAM_reg[0]),
        .I3(\PRDATA[31]_i_8_n_0 ),
        .I4(T_ADDR[2]),
        .I5(\PRDATA[16]_i_5_n_0 ),
        .O(\PRDATA[16]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \PRDATA[16]_i_5 
       (.I0(\PRDATA[31]_i_7_n_0 ),
        .I1(CNTB_DROP_NON_QR_reg[0]),
        .I2(T_ADDR[4]),
        .I3(CNTB_DROP_UNKNOWN_reg[0]),
        .I4(\PRDATA[16]_i_6_n_0 ),
        .O(\PRDATA[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020222000)) 
    \PRDATA[16]_i_6 
       (.I0(T_ADDR[4]),
        .I1(T_ADDR[3]),
        .I2(CNTB_DROP_SRC_reg[0]),
        .I3(T_ADDR[6]),
        .I4(\csr_mac_addr_reg[47]_0 [24]),
        .I5(T_ADDR[5]),
        .O(\PRDATA[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000AAEA)) 
    \PRDATA[17]_i_1 
       (.I0(\PRDATA[17]_i_2_n_0 ),
        .I1(\PRDATA[17]_i_3_n_0 ),
        .I2(T_ADDR[6]),
        .I3(T_ADDR[3]),
        .I4(\PRDATA[17]_i_4_n_0 ),
        .I5(\PRDATA[31]_i_6_n_0 ),
        .O(\PRDATA[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4540FFFF)) 
    \PRDATA[17]_i_2 
       (.I0(\PRDATA[31]_i_7_n_0 ),
        .I1(CNTB_BOTH_reg[1]),
        .I2(T_ADDR[4]),
        .I3(CNTB_DROP_FULL_reg[1]),
        .I4(T_ADDR[2]),
        .O(\PRDATA[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \PRDATA[17]_i_3 
       (.I0(CNTB_DROP_NON_HSR_reg[1]),
        .I1(T_ADDR[4]),
        .I2(CNTB_FORWARD_reg[1]),
        .I3(T_ADDR[5]),
        .I4(CNTB_CRC_ERR_reg[1]),
        .O(\PRDATA[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAA02A2)) 
    \PRDATA[17]_i_4 
       (.I0(\PRDATA[17]_i_5_n_0 ),
        .I1(CNTB_DROP_UNKNOWN_reg[1]),
        .I2(T_ADDR[4]),
        .I3(CNTB_DROP_NON_QR_reg[1]),
        .I4(\PRDATA[31]_i_7_n_0 ),
        .I5(T_ADDR[2]),
        .O(\PRDATA[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5555555544455545)) 
    \PRDATA[17]_i_5 
       (.I0(\PRDATA[17]_i_6_n_0 ),
        .I1(T_ADDR[5]),
        .I2(\csr_mac_addr_reg[47]_0 [25]),
        .I3(T_ADDR[6]),
        .I4(CNTB_DROP_SRC_reg[1]),
        .I5(\PRDATA[15]_i_8_n_0 ),
        .O(\PRDATA[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E20000)) 
    \PRDATA[17]_i_6 
       (.I0(CNTB_RCV_PKT_reg[1]),
        .I1(T_ADDR[5]),
        .I2(CNTB_UPSTREAM_reg[1]),
        .I3(T_ADDR[3]),
        .I4(T_ADDR[6]),
        .I5(T_ADDR[4]),
        .O(\PRDATA[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000AAEA)) 
    \PRDATA[18]_i_1 
       (.I0(\PRDATA[18]_i_2_n_0 ),
        .I1(\PRDATA[18]_i_3_n_0 ),
        .I2(T_ADDR[6]),
        .I3(T_ADDR[3]),
        .I4(\PRDATA[18]_i_4_n_0 ),
        .I5(\PRDATA[31]_i_6_n_0 ),
        .O(\PRDATA[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4540FFFF)) 
    \PRDATA[18]_i_2 
       (.I0(\PRDATA[31]_i_7_n_0 ),
        .I1(CNTB_BOTH_reg[2]),
        .I2(T_ADDR[4]),
        .I3(CNTB_DROP_FULL_reg[2]),
        .I4(T_ADDR[2]),
        .O(\PRDATA[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \PRDATA[18]_i_3 
       (.I0(CNTB_DROP_NON_HSR_reg[2]),
        .I1(T_ADDR[4]),
        .I2(CNTB_FORWARD_reg[2]),
        .I3(T_ADDR[5]),
        .I4(CNTB_CRC_ERR_reg[2]),
        .O(\PRDATA[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FF1D)) 
    \PRDATA[18]_i_4 
       (.I0(CNTB_RCV_PKT_reg[2]),
        .I1(T_ADDR[5]),
        .I2(CNTB_UPSTREAM_reg[2]),
        .I3(\PRDATA[31]_i_8_n_0 ),
        .I4(T_ADDR[2]),
        .I5(\PRDATA[18]_i_5_n_0 ),
        .O(\PRDATA[18]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \PRDATA[18]_i_5 
       (.I0(\PRDATA[31]_i_7_n_0 ),
        .I1(CNTB_DROP_NON_QR_reg[2]),
        .I2(T_ADDR[4]),
        .I3(CNTB_DROP_UNKNOWN_reg[2]),
        .I4(\PRDATA[18]_i_6_n_0 ),
        .O(\PRDATA[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020222000)) 
    \PRDATA[18]_i_6 
       (.I0(T_ADDR[4]),
        .I1(T_ADDR[3]),
        .I2(CNTB_DROP_SRC_reg[2]),
        .I3(T_ADDR[6]),
        .I4(\csr_mac_addr_reg[47]_0 [26]),
        .I5(T_ADDR[5]),
        .O(\PRDATA[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAA0800)) 
    \PRDATA[19]_i_1 
       (.I0(\PRDATA[19]_i_2_n_0 ),
        .I1(\PRDATA[19]_i_3_n_0 ),
        .I2(T_ADDR[3]),
        .I3(T_ADDR[6]),
        .I4(\PRDATA[19]_i_4_n_0 ),
        .I5(\PRDATA[31]_i_6_n_0 ),
        .O(\PRDATA[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFEAE)) 
    \PRDATA[19]_i_2 
       (.I0(\PRDATA[19]_i_5_n_0 ),
        .I1(CNTB_DROP_UNKNOWN_reg[3]),
        .I2(T_ADDR[4]),
        .I3(CNTB_DROP_NON_QR_reg[3]),
        .I4(\PRDATA[31]_i_7_n_0 ),
        .I5(T_ADDR[2]),
        .O(\PRDATA[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \PRDATA[19]_i_3 
       (.I0(CNTB_DROP_NON_HSR_reg[3]),
        .I1(T_ADDR[4]),
        .I2(CNTB_FORWARD_reg[3]),
        .I3(T_ADDR[5]),
        .I4(CNTB_CRC_ERR_reg[3]),
        .O(\PRDATA[19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h4540FFFF)) 
    \PRDATA[19]_i_4 
       (.I0(\PRDATA[31]_i_7_n_0 ),
        .I1(CNTB_BOTH_reg[3]),
        .I2(T_ADDR[4]),
        .I3(CNTB_DROP_FULL_reg[3]),
        .I4(T_ADDR[2]),
        .O(\PRDATA[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4454444444444444)) 
    \PRDATA[19]_i_5 
       (.I0(T_ADDR[3]),
        .I1(\PRDATA[19]_i_6_n_0 ),
        .I2(T_ADDR[4]),
        .I3(T_ADDR[5]),
        .I4(T_ADDR[6]),
        .I5(CNTB_DROP_SRC_reg[3]),
        .O(\PRDATA[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000CAF0F000CA00F)) 
    \PRDATA[19]_i_6 
       (.I0(CNTB_UPSTREAM_reg[3]),
        .I1(\csr_mac_addr_reg[47]_0 [27]),
        .I2(T_ADDR[5]),
        .I3(T_ADDR[6]),
        .I4(T_ADDR[4]),
        .I5(CNTB_RCV_PKT_reg[3]),
        .O(\PRDATA[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFF4)) 
    \PRDATA[1]_i_1 
       (.I0(\PRDATA[2]_i_3_n_0 ),
        .I1(\PRDATA[1]_i_2_n_0 ),
        .I2(\PRDATA[1]_i_3_n_0 ),
        .I3(T_ADDR[2]),
        .I4(\PRDATA[1]_i_4_n_0 ),
        .I5(\PRDATA[1]_i_5_n_0 ),
        .O(\PRDATA[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFAA00C000C000)) 
    \PRDATA[1]_i_2 
       (.I0(CNTA_UPSTREAM_reg[1]),
        .I1(rst_resetA_n),
        .I2(drive_resetA_n),
        .I3(T_ADDR[5]),
        .I4(CNTA_RCV_PKT_reg[1]),
        .I5(T_ADDR[6]),
        .O(\PRDATA[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \PRDATA[1]_i_3 
       (.I0(\csr_mac_addr_reg[47]_0 [41]),
        .I1(T_ADDR[6]),
        .I2(CNTA_DROP_SRC_reg[1]),
        .I3(T_ADDR[5]),
        .I4(CNT_CRC_ERR_HOST_reg[1]),
        .I5(\PRDATA[15]_i_8_n_0 ),
        .O(\PRDATA[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E2CCE200)) 
    \PRDATA[1]_i_4 
       (.I0(CNTA_DROP_UNKNOWN_reg[1]),
        .I1(T_ADDR[4]),
        .I2(CNTA_DROP_NON_QR_reg[1]),
        .I3(T_ADDR[6]),
        .I4(\csr_hsr_net_id_reg[2]_0 [1]),
        .I5(\PRDATA[2]_i_7_n_0 ),
        .O(\PRDATA[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEEAEAAAAAAAA)) 
    \PRDATA[1]_i_5 
       (.I0(\PRDATA[31]_i_6_n_0 ),
        .I1(T_ADDR[2]),
        .I2(CNTA_DROP_NON_HSR_reg[1]),
        .I3(\PRDATA[2]_i_8_n_0 ),
        .I4(\PRDATA[1]_i_6_n_0 ),
        .I5(\PRDATA[1]_i_7_n_0 ),
        .O(\PRDATA[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAABAAAAAAAAAA)) 
    \PRDATA[1]_i_6 
       (.I0(\PRDATA[1]_i_8_n_0 ),
        .I1(T_ADDR[5]),
        .I2(T_ADDR[6]),
        .I3(\csr_mac_addr_reg[47]_0 [9]),
        .I4(T_ADDR[3]),
        .I5(T_ADDR[4]),
        .O(\PRDATA[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF1D331DFF)) 
    \PRDATA[1]_i_7 
       (.I0(CNTA_DROP_FULL_reg[1]),
        .I1(T_ADDR[4]),
        .I2(CNTA_BOTH_reg[1]),
        .I3(T_ADDR[6]),
        .I4(csr_drop_non_hsr_reg_0),
        .I5(\PRDATA[2]_i_7_n_0 ),
        .O(\PRDATA[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E20000)) 
    \PRDATA[1]_i_8 
       (.I0(CNTA_CRC_ERR_reg[1]),
        .I1(T_ADDR[5]),
        .I2(CNTA_FORWARD_reg[1]),
        .I3(T_ADDR[3]),
        .I4(T_ADDR[6]),
        .I5(T_ADDR[4]),
        .O(\PRDATA[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAA0800)) 
    \PRDATA[20]_i_1 
       (.I0(\PRDATA[20]_i_2_n_0 ),
        .I1(\PRDATA[20]_i_3_n_0 ),
        .I2(T_ADDR[3]),
        .I3(T_ADDR[6]),
        .I4(\PRDATA[20]_i_4_n_0 ),
        .I5(\PRDATA[31]_i_6_n_0 ),
        .O(\PRDATA[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFEAE)) 
    \PRDATA[20]_i_2 
       (.I0(\PRDATA[20]_i_5_n_0 ),
        .I1(CNTB_DROP_UNKNOWN_reg[4]),
        .I2(T_ADDR[4]),
        .I3(CNTB_DROP_NON_QR_reg[4]),
        .I4(\PRDATA[31]_i_7_n_0 ),
        .I5(T_ADDR[2]),
        .O(\PRDATA[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \PRDATA[20]_i_3 
       (.I0(CNTB_DROP_NON_HSR_reg[4]),
        .I1(T_ADDR[4]),
        .I2(CNTB_FORWARD_reg[4]),
        .I3(T_ADDR[5]),
        .I4(CNTB_CRC_ERR_reg[4]),
        .O(\PRDATA[20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h4540FFFF)) 
    \PRDATA[20]_i_4 
       (.I0(\PRDATA[31]_i_7_n_0 ),
        .I1(CNTB_BOTH_reg[4]),
        .I2(T_ADDR[4]),
        .I3(CNTB_DROP_FULL_reg[4]),
        .I4(T_ADDR[2]),
        .O(\PRDATA[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4454444444444444)) 
    \PRDATA[20]_i_5 
       (.I0(T_ADDR[3]),
        .I1(\PRDATA[20]_i_6_n_0 ),
        .I2(T_ADDR[4]),
        .I3(T_ADDR[5]),
        .I4(T_ADDR[6]),
        .I5(CNTB_DROP_SRC_reg[4]),
        .O(\PRDATA[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000CAF0F000CA00F)) 
    \PRDATA[20]_i_6 
       (.I0(CNTB_UPSTREAM_reg[4]),
        .I1(\csr_mac_addr_reg[47]_0 [28]),
        .I2(T_ADDR[5]),
        .I3(T_ADDR[6]),
        .I4(T_ADDR[4]),
        .I5(CNTB_RCV_PKT_reg[4]),
        .O(\PRDATA[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000AAEA)) 
    \PRDATA[21]_i_1 
       (.I0(\PRDATA[21]_i_2_n_0 ),
        .I1(\PRDATA[21]_i_3_n_0 ),
        .I2(T_ADDR[6]),
        .I3(T_ADDR[3]),
        .I4(\PRDATA[21]_i_4_n_0 ),
        .I5(\PRDATA[31]_i_6_n_0 ),
        .O(\PRDATA[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4540FFFF)) 
    \PRDATA[21]_i_2 
       (.I0(\PRDATA[31]_i_7_n_0 ),
        .I1(CNTB_BOTH_reg[5]),
        .I2(T_ADDR[4]),
        .I3(CNTB_DROP_FULL_reg[5]),
        .I4(T_ADDR[2]),
        .O(\PRDATA[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \PRDATA[21]_i_3 
       (.I0(CNTB_DROP_NON_HSR_reg[5]),
        .I1(T_ADDR[4]),
        .I2(CNTB_FORWARD_reg[5]),
        .I3(T_ADDR[5]),
        .I4(CNTB_CRC_ERR_reg[5]),
        .O(\PRDATA[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FF1D)) 
    \PRDATA[21]_i_4 
       (.I0(CNTB_RCV_PKT_reg[5]),
        .I1(T_ADDR[5]),
        .I2(CNTB_UPSTREAM_reg[5]),
        .I3(\PRDATA[31]_i_8_n_0 ),
        .I4(T_ADDR[2]),
        .I5(\PRDATA[21]_i_5_n_0 ),
        .O(\PRDATA[21]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \PRDATA[21]_i_5 
       (.I0(\PRDATA[31]_i_7_n_0 ),
        .I1(CNTB_DROP_NON_QR_reg[5]),
        .I2(T_ADDR[4]),
        .I3(CNTB_DROP_UNKNOWN_reg[5]),
        .I4(\PRDATA[21]_i_6_n_0 ),
        .O(\PRDATA[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020222000)) 
    \PRDATA[21]_i_6 
       (.I0(T_ADDR[4]),
        .I1(T_ADDR[3]),
        .I2(CNTB_DROP_SRC_reg[5]),
        .I3(T_ADDR[6]),
        .I4(\csr_mac_addr_reg[47]_0 [29]),
        .I5(T_ADDR[5]),
        .O(\PRDATA[21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000AAEA)) 
    \PRDATA[22]_i_1 
       (.I0(\PRDATA[22]_i_2_n_0 ),
        .I1(\PRDATA[22]_i_3_n_0 ),
        .I2(T_ADDR[6]),
        .I3(T_ADDR[3]),
        .I4(\PRDATA[22]_i_4_n_0 ),
        .I5(\PRDATA[31]_i_6_n_0 ),
        .O(\PRDATA[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4540FFFF)) 
    \PRDATA[22]_i_2 
       (.I0(\PRDATA[31]_i_7_n_0 ),
        .I1(CNTB_BOTH_reg[6]),
        .I2(T_ADDR[4]),
        .I3(CNTB_DROP_FULL_reg[6]),
        .I4(T_ADDR[2]),
        .O(\PRDATA[22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \PRDATA[22]_i_3 
       (.I0(CNTB_DROP_NON_HSR_reg[6]),
        .I1(T_ADDR[4]),
        .I2(CNTB_FORWARD_reg[6]),
        .I3(T_ADDR[5]),
        .I4(CNTB_CRC_ERR_reg[6]),
        .O(\PRDATA[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FF1D)) 
    \PRDATA[22]_i_4 
       (.I0(CNTB_RCV_PKT_reg[6]),
        .I1(T_ADDR[5]),
        .I2(CNTB_UPSTREAM_reg[6]),
        .I3(\PRDATA[31]_i_8_n_0 ),
        .I4(T_ADDR[2]),
        .I5(\PRDATA[22]_i_5_n_0 ),
        .O(\PRDATA[22]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \PRDATA[22]_i_5 
       (.I0(\PRDATA[31]_i_7_n_0 ),
        .I1(CNTB_DROP_NON_QR_reg[6]),
        .I2(T_ADDR[4]),
        .I3(CNTB_DROP_UNKNOWN_reg[6]),
        .I4(\PRDATA[22]_i_6_n_0 ),
        .O(\PRDATA[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020222000)) 
    \PRDATA[22]_i_6 
       (.I0(T_ADDR[4]),
        .I1(T_ADDR[3]),
        .I2(CNTB_DROP_SRC_reg[6]),
        .I3(T_ADDR[6]),
        .I4(\csr_mac_addr_reg[47]_0 [30]),
        .I5(T_ADDR[5]),
        .O(\PRDATA[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000AAEA)) 
    \PRDATA[23]_i_1 
       (.I0(\PRDATA[23]_i_3_n_0 ),
        .I1(\PRDATA[23]_i_4_n_0 ),
        .I2(T_ADDR[6]),
        .I3(T_ADDR[3]),
        .I4(\PRDATA[23]_i_5_n_0 ),
        .I5(\PRDATA[31]_i_6_n_0 ),
        .O(\PRDATA[23]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PRDATA[23]_i_2 
       (.I0(PRESETn),
        .O(\PRDATA[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h4540FFFF)) 
    \PRDATA[23]_i_3 
       (.I0(\PRDATA[31]_i_7_n_0 ),
        .I1(CNTB_BOTH_reg[7]),
        .I2(T_ADDR[4]),
        .I3(CNTB_DROP_FULL_reg[7]),
        .I4(T_ADDR[2]),
        .O(\PRDATA[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \PRDATA[23]_i_4 
       (.I0(CNTB_DROP_NON_HSR_reg[7]),
        .I1(T_ADDR[4]),
        .I2(CNTB_FORWARD_reg[7]),
        .I3(T_ADDR[5]),
        .I4(CNTB_CRC_ERR_reg[7]),
        .O(\PRDATA[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FF1D)) 
    \PRDATA[23]_i_5 
       (.I0(CNTB_RCV_PKT_reg[7]),
        .I1(T_ADDR[5]),
        .I2(CNTB_UPSTREAM_reg[7]),
        .I3(\PRDATA[31]_i_8_n_0 ),
        .I4(T_ADDR[2]),
        .I5(\PRDATA[23]_i_6_n_0 ),
        .O(\PRDATA[23]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \PRDATA[23]_i_6 
       (.I0(\PRDATA[31]_i_7_n_0 ),
        .I1(CNTB_DROP_NON_QR_reg[7]),
        .I2(T_ADDR[4]),
        .I3(CNTB_DROP_UNKNOWN_reg[7]),
        .I4(\PRDATA[23]_i_7_n_0 ),
        .O(\PRDATA[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020222000)) 
    \PRDATA[23]_i_7 
       (.I0(T_ADDR[4]),
        .I1(T_ADDR[3]),
        .I2(CNTB_DROP_SRC_reg[7]),
        .I3(T_ADDR[6]),
        .I4(\csr_mac_addr_reg[47]_0 [31]),
        .I5(T_ADDR[5]),
        .O(\PRDATA[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000AAEA)) 
    \PRDATA[24]_i_1 
       (.I0(\PRDATA[24]_i_2_n_0 ),
        .I1(\PRDATA[24]_i_3_n_0 ),
        .I2(T_ADDR[6]),
        .I3(T_ADDR[3]),
        .I4(\PRDATA[24]_i_4_n_0 ),
        .I5(\PRDATA[31]_i_6_n_0 ),
        .O(\PRDATA[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4540FFFF)) 
    \PRDATA[24]_i_2 
       (.I0(\PRDATA[31]_i_7_n_0 ),
        .I1(CNTB_BOTH_reg[8]),
        .I2(T_ADDR[4]),
        .I3(CNTB_DROP_FULL_reg[8]),
        .I4(T_ADDR[2]),
        .O(\PRDATA[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \PRDATA[24]_i_3 
       (.I0(CNTB_DROP_NON_HSR_reg[8]),
        .I1(T_ADDR[4]),
        .I2(CNTB_FORWARD_reg[8]),
        .I3(T_ADDR[5]),
        .I4(CNTB_CRC_ERR_reg[8]),
        .O(\PRDATA[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FF1D)) 
    \PRDATA[24]_i_4 
       (.I0(CNTB_RCV_PKT_reg[8]),
        .I1(T_ADDR[5]),
        .I2(CNTB_UPSTREAM_reg[8]),
        .I3(\PRDATA[31]_i_8_n_0 ),
        .I4(T_ADDR[2]),
        .I5(\PRDATA[24]_i_5_n_0 ),
        .O(\PRDATA[24]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \PRDATA[24]_i_5 
       (.I0(\PRDATA[31]_i_7_n_0 ),
        .I1(CNTB_DROP_NON_QR_reg[8]),
        .I2(T_ADDR[4]),
        .I3(CNTB_DROP_UNKNOWN_reg[8]),
        .I4(\PRDATA[24]_i_6_n_0 ),
        .O(\PRDATA[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020222000)) 
    \PRDATA[24]_i_6 
       (.I0(T_ADDR[4]),
        .I1(T_ADDR[3]),
        .I2(CNTB_DROP_SRC_reg[8]),
        .I3(T_ADDR[6]),
        .I4(\csr_mac_addr_reg[47]_0 [16]),
        .I5(T_ADDR[5]),
        .O(\PRDATA[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000AAEA)) 
    \PRDATA[25]_i_1 
       (.I0(\PRDATA[25]_i_2_n_0 ),
        .I1(\PRDATA[25]_i_3_n_0 ),
        .I2(T_ADDR[6]),
        .I3(T_ADDR[3]),
        .I4(\PRDATA[25]_i_4_n_0 ),
        .I5(\PRDATA[31]_i_6_n_0 ),
        .O(\PRDATA[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4540FFFF)) 
    \PRDATA[25]_i_2 
       (.I0(\PRDATA[31]_i_7_n_0 ),
        .I1(CNTB_BOTH_reg[9]),
        .I2(T_ADDR[4]),
        .I3(CNTB_DROP_FULL_reg[9]),
        .I4(T_ADDR[2]),
        .O(\PRDATA[25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \PRDATA[25]_i_3 
       (.I0(CNTB_DROP_NON_HSR_reg[9]),
        .I1(T_ADDR[4]),
        .I2(CNTB_FORWARD_reg[9]),
        .I3(T_ADDR[5]),
        .I4(CNTB_CRC_ERR_reg[9]),
        .O(\PRDATA[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FF1D)) 
    \PRDATA[25]_i_4 
       (.I0(CNTB_RCV_PKT_reg[9]),
        .I1(T_ADDR[5]),
        .I2(CNTB_UPSTREAM_reg[9]),
        .I3(\PRDATA[31]_i_8_n_0 ),
        .I4(T_ADDR[2]),
        .I5(\PRDATA[25]_i_5_n_0 ),
        .O(\PRDATA[25]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \PRDATA[25]_i_5 
       (.I0(\PRDATA[31]_i_7_n_0 ),
        .I1(CNTB_DROP_NON_QR_reg[9]),
        .I2(T_ADDR[4]),
        .I3(CNTB_DROP_UNKNOWN_reg[9]),
        .I4(\PRDATA[25]_i_6_n_0 ),
        .O(\PRDATA[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020222000)) 
    \PRDATA[25]_i_6 
       (.I0(T_ADDR[4]),
        .I1(T_ADDR[3]),
        .I2(CNTB_DROP_SRC_reg[9]),
        .I3(T_ADDR[6]),
        .I4(\csr_mac_addr_reg[47]_0 [17]),
        .I5(T_ADDR[5]),
        .O(\PRDATA[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000AAEA)) 
    \PRDATA[26]_i_1 
       (.I0(\PRDATA[26]_i_2_n_0 ),
        .I1(\PRDATA[26]_i_3_n_0 ),
        .I2(T_ADDR[6]),
        .I3(T_ADDR[3]),
        .I4(\PRDATA[26]_i_4_n_0 ),
        .I5(\PRDATA[31]_i_6_n_0 ),
        .O(\PRDATA[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4540FFFF)) 
    \PRDATA[26]_i_2 
       (.I0(\PRDATA[31]_i_7_n_0 ),
        .I1(CNTB_BOTH_reg[10]),
        .I2(T_ADDR[4]),
        .I3(CNTB_DROP_FULL_reg[10]),
        .I4(T_ADDR[2]),
        .O(\PRDATA[26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \PRDATA[26]_i_3 
       (.I0(CNTB_DROP_NON_HSR_reg[10]),
        .I1(T_ADDR[4]),
        .I2(CNTB_FORWARD_reg[10]),
        .I3(T_ADDR[5]),
        .I4(CNTB_CRC_ERR_reg[10]),
        .O(\PRDATA[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FF1D)) 
    \PRDATA[26]_i_4 
       (.I0(CNTB_RCV_PKT_reg[10]),
        .I1(T_ADDR[5]),
        .I2(CNTB_UPSTREAM_reg[10]),
        .I3(\PRDATA[31]_i_8_n_0 ),
        .I4(T_ADDR[2]),
        .I5(\PRDATA[26]_i_5_n_0 ),
        .O(\PRDATA[26]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \PRDATA[26]_i_5 
       (.I0(\PRDATA[31]_i_7_n_0 ),
        .I1(CNTB_DROP_NON_QR_reg[10]),
        .I2(T_ADDR[4]),
        .I3(CNTB_DROP_UNKNOWN_reg[10]),
        .I4(\PRDATA[26]_i_6_n_0 ),
        .O(\PRDATA[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020222000)) 
    \PRDATA[26]_i_6 
       (.I0(T_ADDR[4]),
        .I1(T_ADDR[3]),
        .I2(CNTB_DROP_SRC_reg[10]),
        .I3(T_ADDR[6]),
        .I4(\csr_mac_addr_reg[47]_0 [18]),
        .I5(T_ADDR[5]),
        .O(\PRDATA[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000AAEA)) 
    \PRDATA[27]_i_1 
       (.I0(\PRDATA[27]_i_2_n_0 ),
        .I1(\PRDATA[27]_i_3_n_0 ),
        .I2(T_ADDR[6]),
        .I3(T_ADDR[3]),
        .I4(\PRDATA[27]_i_4_n_0 ),
        .I5(\PRDATA[31]_i_6_n_0 ),
        .O(\PRDATA[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4540FFFF)) 
    \PRDATA[27]_i_2 
       (.I0(\PRDATA[31]_i_7_n_0 ),
        .I1(CNTB_BOTH_reg[11]),
        .I2(T_ADDR[4]),
        .I3(CNTB_DROP_FULL_reg[11]),
        .I4(T_ADDR[2]),
        .O(\PRDATA[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \PRDATA[27]_i_3 
       (.I0(CNTB_DROP_NON_HSR_reg[11]),
        .I1(T_ADDR[4]),
        .I2(CNTB_FORWARD_reg[11]),
        .I3(T_ADDR[5]),
        .I4(CNTB_CRC_ERR_reg[11]),
        .O(\PRDATA[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FF1D)) 
    \PRDATA[27]_i_4 
       (.I0(CNTB_RCV_PKT_reg[11]),
        .I1(T_ADDR[5]),
        .I2(CNTB_UPSTREAM_reg[11]),
        .I3(\PRDATA[31]_i_8_n_0 ),
        .I4(T_ADDR[2]),
        .I5(\PRDATA[27]_i_5_n_0 ),
        .O(\PRDATA[27]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \PRDATA[27]_i_5 
       (.I0(\PRDATA[31]_i_7_n_0 ),
        .I1(CNTB_DROP_NON_QR_reg[11]),
        .I2(T_ADDR[4]),
        .I3(CNTB_DROP_UNKNOWN_reg[11]),
        .I4(\PRDATA[27]_i_6_n_0 ),
        .O(\PRDATA[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020222000)) 
    \PRDATA[27]_i_6 
       (.I0(T_ADDR[4]),
        .I1(T_ADDR[3]),
        .I2(CNTB_DROP_SRC_reg[11]),
        .I3(T_ADDR[6]),
        .I4(\csr_mac_addr_reg[47]_0 [19]),
        .I5(T_ADDR[5]),
        .O(\PRDATA[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000AAEA)) 
    \PRDATA[28]_i_1 
       (.I0(\PRDATA[28]_i_2_n_0 ),
        .I1(\PRDATA[28]_i_3_n_0 ),
        .I2(T_ADDR[6]),
        .I3(T_ADDR[3]),
        .I4(\PRDATA[28]_i_4_n_0 ),
        .I5(\PRDATA[31]_i_6_n_0 ),
        .O(\PRDATA[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4540FFFF)) 
    \PRDATA[28]_i_2 
       (.I0(\PRDATA[31]_i_7_n_0 ),
        .I1(CNTB_BOTH_reg[12]),
        .I2(T_ADDR[4]),
        .I3(CNTB_DROP_FULL_reg[12]),
        .I4(T_ADDR[2]),
        .O(\PRDATA[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \PRDATA[28]_i_3 
       (.I0(CNTB_DROP_NON_HSR_reg[12]),
        .I1(T_ADDR[4]),
        .I2(CNTB_FORWARD_reg[12]),
        .I3(T_ADDR[5]),
        .I4(CNTB_CRC_ERR_reg[12]),
        .O(\PRDATA[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FF1D)) 
    \PRDATA[28]_i_4 
       (.I0(CNTB_RCV_PKT_reg[12]),
        .I1(T_ADDR[5]),
        .I2(CNTB_UPSTREAM_reg[12]),
        .I3(\PRDATA[31]_i_8_n_0 ),
        .I4(T_ADDR[2]),
        .I5(\PRDATA[28]_i_5_n_0 ),
        .O(\PRDATA[28]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \PRDATA[28]_i_5 
       (.I0(\PRDATA[31]_i_7_n_0 ),
        .I1(CNTB_DROP_NON_QR_reg[12]),
        .I2(T_ADDR[4]),
        .I3(CNTB_DROP_UNKNOWN_reg[12]),
        .I4(\PRDATA[28]_i_6_n_0 ),
        .O(\PRDATA[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020222000)) 
    \PRDATA[28]_i_6 
       (.I0(T_ADDR[4]),
        .I1(T_ADDR[3]),
        .I2(CNTB_DROP_SRC_reg[12]),
        .I3(T_ADDR[6]),
        .I4(\csr_mac_addr_reg[47]_0 [20]),
        .I5(T_ADDR[5]),
        .O(\PRDATA[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAA0800)) 
    \PRDATA[29]_i_1 
       (.I0(\PRDATA[29]_i_2_n_0 ),
        .I1(\PRDATA[29]_i_3_n_0 ),
        .I2(T_ADDR[3]),
        .I3(T_ADDR[6]),
        .I4(\PRDATA[29]_i_4_n_0 ),
        .I5(\PRDATA[31]_i_6_n_0 ),
        .O(\PRDATA[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFEAE)) 
    \PRDATA[29]_i_2 
       (.I0(\PRDATA[29]_i_5_n_0 ),
        .I1(CNTB_DROP_UNKNOWN_reg[13]),
        .I2(T_ADDR[4]),
        .I3(CNTB_DROP_NON_QR_reg[13]),
        .I4(\PRDATA[31]_i_7_n_0 ),
        .I5(T_ADDR[2]),
        .O(\PRDATA[29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \PRDATA[29]_i_3 
       (.I0(CNTB_DROP_NON_HSR_reg[13]),
        .I1(T_ADDR[4]),
        .I2(CNTB_FORWARD_reg[13]),
        .I3(T_ADDR[5]),
        .I4(CNTB_CRC_ERR_reg[13]),
        .O(\PRDATA[29]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h4540FFFF)) 
    \PRDATA[29]_i_4 
       (.I0(\PRDATA[31]_i_7_n_0 ),
        .I1(CNTB_BOTH_reg[13]),
        .I2(T_ADDR[4]),
        .I3(CNTB_DROP_FULL_reg[13]),
        .I4(T_ADDR[2]),
        .O(\PRDATA[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4454444444444444)) 
    \PRDATA[29]_i_5 
       (.I0(T_ADDR[3]),
        .I1(\PRDATA[29]_i_6_n_0 ),
        .I2(T_ADDR[4]),
        .I3(T_ADDR[5]),
        .I4(T_ADDR[6]),
        .I5(CNTB_DROP_SRC_reg[13]),
        .O(\PRDATA[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000CAF0F000CA00F)) 
    \PRDATA[29]_i_6 
       (.I0(CNTB_UPSTREAM_reg[13]),
        .I1(\csr_mac_addr_reg[47]_0 [21]),
        .I2(T_ADDR[5]),
        .I3(T_ADDR[6]),
        .I4(T_ADDR[4]),
        .I5(CNTB_RCV_PKT_reg[13]),
        .O(\PRDATA[29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFBA)) 
    \PRDATA[2]_i_1 
       (.I0(\PRDATA[2]_i_2_n_0 ),
        .I1(\PRDATA[2]_i_3_n_0 ),
        .I2(\PRDATA[2]_i_4_n_0 ),
        .I3(T_ADDR[2]),
        .I4(\PRDATA[2]_i_5_n_0 ),
        .I5(\PRDATA[2]_i_6_n_0 ),
        .O(\PRDATA[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF1D331DFF)) 
    \PRDATA[2]_i_10 
       (.I0(CNTA_DROP_FULL_reg[2]),
        .I1(T_ADDR[4]),
        .I2(CNTA_BOTH_reg[2]),
        .I3(T_ADDR[6]),
        .I4(csr_hsr_qr_reg_0),
        .I5(\PRDATA[2]_i_7_n_0 ),
        .O(\PRDATA[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E20000)) 
    \PRDATA[2]_i_11 
       (.I0(CNTA_CRC_ERR_reg[2]),
        .I1(T_ADDR[5]),
        .I2(CNTA_FORWARD_reg[2]),
        .I3(T_ADDR[3]),
        .I4(T_ADDR[6]),
        .I5(T_ADDR[4]),
        .O(\PRDATA[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \PRDATA[2]_i_2 
       (.I0(\csr_mac_addr_reg[47]_0 [42]),
        .I1(T_ADDR[6]),
        .I2(CNTA_DROP_SRC_reg[2]),
        .I3(T_ADDR[5]),
        .I4(CNT_CRC_ERR_HOST_reg[2]),
        .I5(\PRDATA[15]_i_8_n_0 ),
        .O(\PRDATA[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \PRDATA[2]_i_3 
       (.I0(T_ADDR[3]),
        .I1(T_ADDR[4]),
        .O(\PRDATA[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFAA00C000C000)) 
    \PRDATA[2]_i_4 
       (.I0(CNTA_UPSTREAM_reg[2]),
        .I1(rst_resetB_n),
        .I2(drive_resetB_n),
        .I3(T_ADDR[5]),
        .I4(CNTA_RCV_PKT_reg[2]),
        .I5(T_ADDR[6]),
        .O(\PRDATA[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E2CCE200)) 
    \PRDATA[2]_i_5 
       (.I0(CNTA_DROP_UNKNOWN_reg[2]),
        .I1(T_ADDR[4]),
        .I2(CNTA_DROP_NON_QR_reg[2]),
        .I3(T_ADDR[6]),
        .I4(\csr_hsr_net_id_reg[2]_0 [2]),
        .I5(\PRDATA[2]_i_7_n_0 ),
        .O(\PRDATA[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEEAEAAAAAAAA)) 
    \PRDATA[2]_i_6 
       (.I0(\PRDATA[31]_i_6_n_0 ),
        .I1(T_ADDR[2]),
        .I2(CNTA_DROP_NON_HSR_reg[2]),
        .I3(\PRDATA[2]_i_8_n_0 ),
        .I4(\PRDATA[2]_i_9_n_0 ),
        .I5(\PRDATA[2]_i_10_n_0 ),
        .O(\PRDATA[2]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \PRDATA[2]_i_7 
       (.I0(T_ADDR[5]),
        .I1(T_ADDR[3]),
        .O(\PRDATA[2]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \PRDATA[2]_i_8 
       (.I0(T_ADDR[4]),
        .I1(T_ADDR[3]),
        .I2(T_ADDR[6]),
        .I3(T_ADDR[5]),
        .O(\PRDATA[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAABAAAAAAAAAA)) 
    \PRDATA[2]_i_9 
       (.I0(\PRDATA[2]_i_11_n_0 ),
        .I1(T_ADDR[5]),
        .I2(T_ADDR[6]),
        .I3(\csr_mac_addr_reg[47]_0 [10]),
        .I4(T_ADDR[3]),
        .I5(T_ADDR[4]),
        .O(\PRDATA[2]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h0000EFE0)) 
    \PRDATA[30]_i_1 
       (.I0(\PRDATA[30]_i_2_n_0 ),
        .I1(\PRDATA[30]_i_3_n_0 ),
        .I2(T_ADDR[2]),
        .I3(\PRDATA[30]_i_4_n_0 ),
        .I4(\PRDATA[31]_i_6_n_0 ),
        .O(\PRDATA[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \PRDATA[30]_i_2 
       (.I0(CNTB_CRC_ERR_reg[14]),
        .I1(T_ADDR[5]),
        .I2(CNTB_FORWARD_reg[14]),
        .I3(T_ADDR[4]),
        .I4(CNTB_DROP_NON_HSR_reg[14]),
        .I5(\PRDATA[30]_i_5_n_0 ),
        .O(\PRDATA[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A08080802080008)) 
    \PRDATA[30]_i_3 
       (.I0(T_ADDR[3]),
        .I1(T_ADDR[4]),
        .I2(T_ADDR[5]),
        .I3(T_ADDR[6]),
        .I4(CNTB_DROP_FULL_reg[14]),
        .I5(CNTB_BOTH_reg[14]),
        .O(\PRDATA[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFEAE)) 
    \PRDATA[30]_i_4 
       (.I0(\PRDATA[30]_i_6_n_0 ),
        .I1(CNTB_DROP_UNKNOWN_reg[14]),
        .I2(T_ADDR[4]),
        .I3(CNTB_DROP_NON_QR_reg[14]),
        .I4(\PRDATA[31]_i_7_n_0 ),
        .I5(\PRDATA[30]_i_7_n_0 ),
        .O(\PRDATA[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \PRDATA[30]_i_5 
       (.I0(T_ADDR[3]),
        .I1(T_ADDR[6]),
        .O(\PRDATA[30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020222000)) 
    \PRDATA[30]_i_6 
       (.I0(T_ADDR[4]),
        .I1(T_ADDR[3]),
        .I2(CNTB_DROP_SRC_reg[14]),
        .I3(T_ADDR[6]),
        .I4(\csr_mac_addr_reg[47]_0 [22]),
        .I5(T_ADDR[5]),
        .O(\PRDATA[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E20000)) 
    \PRDATA[30]_i_7 
       (.I0(CNTB_RCV_PKT_reg[14]),
        .I1(T_ADDR[5]),
        .I2(CNTB_UPSTREAM_reg[14]),
        .I3(T_ADDR[3]),
        .I4(T_ADDR[6]),
        .I5(T_ADDR[4]),
        .O(\PRDATA[30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000AAEA)) 
    \PRDATA[31]_i_1 
       (.I0(\PRDATA[31]_i_3_n_0 ),
        .I1(\PRDATA[31]_i_4_n_0 ),
        .I2(T_ADDR[6]),
        .I3(T_ADDR[3]),
        .I4(\PRDATA[31]_i_5_n_0 ),
        .I5(\PRDATA[31]_i_6_n_0 ),
        .O(\PRDATA[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020222000)) 
    \PRDATA[31]_i_10 
       (.I0(T_ADDR[4]),
        .I1(T_ADDR[3]),
        .I2(CNTB_DROP_SRC_reg[15]),
        .I3(T_ADDR[6]),
        .I4(\csr_mac_addr_reg[47]_0 [23]),
        .I5(T_ADDR[5]),
        .O(\PRDATA[31]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PRDATA[31]_i_2 
       (.I0(PRESETn),
        .O(\PRDATA[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h4540FFFF)) 
    \PRDATA[31]_i_3 
       (.I0(\PRDATA[31]_i_7_n_0 ),
        .I1(CNTB_BOTH_reg[15]),
        .I2(T_ADDR[4]),
        .I3(CNTB_DROP_FULL_reg[15]),
        .I4(T_ADDR[2]),
        .O(\PRDATA[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \PRDATA[31]_i_4 
       (.I0(CNTB_DROP_NON_HSR_reg[15]),
        .I1(T_ADDR[4]),
        .I2(CNTB_FORWARD_reg[15]),
        .I3(T_ADDR[5]),
        .I4(CNTB_CRC_ERR_reg[15]),
        .O(\PRDATA[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FF1D)) 
    \PRDATA[31]_i_5 
       (.I0(CNTB_RCV_PKT_reg[15]),
        .I1(T_ADDR[5]),
        .I2(CNTB_UPSTREAM_reg[15]),
        .I3(\PRDATA[31]_i_8_n_0 ),
        .I4(T_ADDR[2]),
        .I5(\PRDATA[31]_i_9_n_0 ),
        .O(\PRDATA[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \PRDATA[31]_i_6 
       (.I0(T_ADDR[7]),
        .I1(T_ADDR[1]),
        .I2(T_ADDR[0]),
        .I3(T_RDEN),
        .O(\PRDATA[31]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hBF)) 
    \PRDATA[31]_i_7 
       (.I0(T_ADDR[5]),
        .I1(T_ADDR[3]),
        .I2(T_ADDR[6]),
        .O(\PRDATA[31]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hFB)) 
    \PRDATA[31]_i_8 
       (.I0(T_ADDR[4]),
        .I1(T_ADDR[6]),
        .I2(T_ADDR[3]),
        .O(\PRDATA[31]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \PRDATA[31]_i_9 
       (.I0(\PRDATA[31]_i_7_n_0 ),
        .I1(CNTB_DROP_NON_QR_reg[15]),
        .I2(T_ADDR[4]),
        .I3(CNTB_DROP_UNKNOWN_reg[15]),
        .I4(\PRDATA[31]_i_10_n_0 ),
        .O(\PRDATA[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000AAAE)) 
    \PRDATA[3]_i_1 
       (.I0(\PRDATA[3]_i_2_n_0 ),
        .I1(\PRDATA[3]_i_3_n_0 ),
        .I2(T_ADDR[4]),
        .I3(T_ADDR[3]),
        .I4(\PRDATA[3]_i_4_n_0 ),
        .I5(\PRDATA[31]_i_6_n_0 ),
        .O(\PRDATA[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFEAE)) 
    \PRDATA[3]_i_2 
       (.I0(\PRDATA[3]_i_5_n_0 ),
        .I1(CNTA_DROP_UNKNOWN_reg[3]),
        .I2(T_ADDR[4]),
        .I3(CNTA_DROP_NON_QR_reg[3]),
        .I4(\PRDATA[31]_i_7_n_0 ),
        .I5(T_ADDR[2]),
        .O(\PRDATA[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFAA00C000C000)) 
    \PRDATA[3]_i_3 
       (.I0(CNTA_UPSTREAM_reg[3]),
        .I1(rst_readyU),
        .I2(drive_readyU),
        .I3(T_ADDR[5]),
        .I4(CNTA_RCV_PKT_reg[3]),
        .I5(T_ADDR[6]),
        .O(\PRDATA[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000022222022)) 
    \PRDATA[3]_i_4 
       (.I0(\PRDATA[3]_i_6_n_0 ),
        .I1(\PRDATA[3]_i_7_n_0 ),
        .I2(\csr_mac_addr[47]_i_5_n_0 ),
        .I3(\csr_mac_addr_reg[47]_0 [11]),
        .I4(\PRDATA[15]_i_8_n_0 ),
        .I5(\PRDATA[3]_i_8_n_0 ),
        .O(\PRDATA[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \PRDATA[3]_i_5 
       (.I0(\csr_mac_addr_reg[47]_0 [43]),
        .I1(T_ADDR[6]),
        .I2(CNTA_DROP_SRC_reg[3]),
        .I3(T_ADDR[5]),
        .I4(CNT_CRC_ERR_HOST_reg[3]),
        .I5(\PRDATA[15]_i_8_n_0 ),
        .O(\PRDATA[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF1DFF33FF1DFFFF)) 
    \PRDATA[3]_i_6 
       (.I0(CNTA_DROP_FULL_reg[3]),
        .I1(T_ADDR[4]),
        .I2(CNTA_BOTH_reg[3]),
        .I3(\PRDATA[2]_i_7_n_0 ),
        .I4(T_ADDR[6]),
        .I5(csr_snoop_reg_0),
        .O(\PRDATA[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E20000)) 
    \PRDATA[3]_i_7 
       (.I0(CNTA_CRC_ERR_reg[3]),
        .I1(T_ADDR[5]),
        .I2(CNTA_FORWARD_reg[3]),
        .I3(T_ADDR[3]),
        .I4(T_ADDR[6]),
        .I5(T_ADDR[4]),
        .O(\PRDATA[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00200000FFFFFFFF)) 
    \PRDATA[3]_i_8 
       (.I0(T_ADDR[4]),
        .I1(T_ADDR[3]),
        .I2(T_ADDR[6]),
        .I3(T_ADDR[5]),
        .I4(CNTA_DROP_NON_HSR_reg[3]),
        .I5(T_ADDR[2]),
        .O(\PRDATA[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0151)) 
    \PRDATA[4]_i_1 
       (.I0(\PRDATA[31]_i_6_n_0 ),
        .I1(\PRDATA[4]_i_2_n_0 ),
        .I2(T_ADDR[5]),
        .I3(\PRDATA[4]_i_3_n_0 ),
        .O(\PRDATA[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h550F1100550F110F)) 
    \PRDATA[4]_i_2 
       (.I0(\PRDATA[4]_i_4_n_0 ),
        .I1(CNTA_CRC_ERR_reg[4]),
        .I2(\PRDATA[4]_i_5_n_0 ),
        .I3(T_ADDR[2]),
        .I4(\PRDATA[31]_i_8_n_0 ),
        .I5(CNTA_RCV_PKT_reg[4]),
        .O(\PRDATA[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFDFFFF0000)) 
    \PRDATA[4]_i_3 
       (.I0(CNT_CRC_ERR_HOST_reg[4]),
        .I1(T_ADDR[2]),
        .I2(T_ADDR[6]),
        .I3(T_ADDR[3]),
        .I4(\PRDATA[4]_i_6_n_0 ),
        .I5(T_ADDR[4]),
        .O(\PRDATA[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80888000)) 
    \PRDATA[4]_i_4 
       (.I0(T_ADDR[3]),
        .I1(T_ADDR[6]),
        .I2(CNTA_BOTH_reg[4]),
        .I3(T_ADDR[4]),
        .I4(CNTA_DROP_FULL_reg[4]),
        .I5(\PRDATA[4]_i_7_n_0 ),
        .O(\PRDATA[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80888000)) 
    \PRDATA[4]_i_5 
       (.I0(T_ADDR[3]),
        .I1(T_ADDR[6]),
        .I2(CNTA_DROP_NON_QR_reg[4]),
        .I3(T_ADDR[4]),
        .I4(CNTA_DROP_UNKNOWN_reg[4]),
        .I5(\PRDATA[4]_i_8_n_0 ),
        .O(\PRDATA[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFF00503FFF0F503)) 
    \PRDATA[4]_i_6 
       (.I0(CNTA_UPSTREAM_reg[4]),
        .I1(phy_readyA),
        .I2(T_ADDR[2]),
        .I3(T_ADDR[6]),
        .I4(T_ADDR[3]),
        .I5(CNTA_FORWARD_reg[4]),
        .O(\PRDATA[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00B80000)) 
    \PRDATA[4]_i_7 
       (.I0(CNTA_DROP_NON_HSR_reg[4]),
        .I1(T_ADDR[6]),
        .I2(\csr_mac_addr_reg[47]_0 [12]),
        .I3(T_ADDR[3]),
        .I4(T_ADDR[4]),
        .O(\PRDATA[4]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00B80000)) 
    \PRDATA[4]_i_8 
       (.I0(CNTA_DROP_SRC_reg[4]),
        .I1(T_ADDR[6]),
        .I2(\csr_mac_addr_reg[47]_0 [44]),
        .I3(T_ADDR[3]),
        .I4(T_ADDR[4]),
        .O(\PRDATA[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000AAAE)) 
    \PRDATA[5]_i_1 
       (.I0(\PRDATA[5]_i_2_n_0 ),
        .I1(\PRDATA[5]_i_3_n_0 ),
        .I2(T_ADDR[4]),
        .I3(T_ADDR[3]),
        .I4(\PRDATA[5]_i_4_n_0 ),
        .I5(\PRDATA[31]_i_6_n_0 ),
        .O(\PRDATA[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFEEEFE)) 
    \PRDATA[5]_i_2 
       (.I0(\PRDATA[5]_i_5_n_0 ),
        .I1(\PRDATA[5]_i_6_n_0 ),
        .I2(CNTA_DROP_UNKNOWN_reg[5]),
        .I3(T_ADDR[4]),
        .I4(CNTA_DROP_NON_QR_reg[5]),
        .I5(\PRDATA[31]_i_7_n_0 ),
        .O(\PRDATA[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFAA00C000C000)) 
    \PRDATA[5]_i_3 
       (.I0(CNTA_UPSTREAM_reg[5]),
        .I1(rst_readyB),
        .I2(drive_readyB),
        .I3(T_ADDR[5]),
        .I4(CNTA_RCV_PKT_reg[5]),
        .I5(T_ADDR[6]),
        .O(\PRDATA[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044455545)) 
    \PRDATA[5]_i_4 
       (.I0(\PRDATA[5]_i_7_n_0 ),
        .I1(\PRDATA[31]_i_7_n_0 ),
        .I2(CNTA_DROP_FULL_reg[5]),
        .I3(T_ADDR[4]),
        .I4(CNTA_BOTH_reg[5]),
        .I5(\PRDATA[5]_i_8_n_0 ),
        .O(\PRDATA[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000222000000020)) 
    \PRDATA[5]_i_5 
       (.I0(T_ADDR[4]),
        .I1(T_ADDR[3]),
        .I2(\csr_mac_addr_reg[47]_0 [45]),
        .I3(T_ADDR[5]),
        .I4(T_ADDR[6]),
        .I5(CNT_CRC_ERR_HOST_reg[5]),
        .O(\PRDATA[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAAAAA)) 
    \PRDATA[5]_i_6 
       (.I0(T_ADDR[2]),
        .I1(T_ADDR[4]),
        .I2(T_ADDR[3]),
        .I3(T_ADDR[6]),
        .I4(T_ADDR[5]),
        .I5(CNTA_DROP_SRC_reg[5]),
        .O(\PRDATA[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020222000)) 
    \PRDATA[5]_i_7 
       (.I0(T_ADDR[4]),
        .I1(T_ADDR[3]),
        .I2(CNTA_DROP_NON_HSR_reg[5]),
        .I3(T_ADDR[6]),
        .I4(\csr_mac_addr_reg[47]_0 [13]),
        .I5(T_ADDR[5]),
        .O(\PRDATA[5]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h4540FFFF)) 
    \PRDATA[5]_i_8 
       (.I0(\PRDATA[31]_i_8_n_0 ),
        .I1(CNTA_FORWARD_reg[5]),
        .I2(T_ADDR[5]),
        .I3(CNTA_CRC_ERR_reg[5]),
        .I4(T_ADDR[2]),
        .O(\PRDATA[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFE00FE)) 
    \PRDATA[6]_i_1 
       (.I0(\PRDATA[6]_i_2_n_0 ),
        .I1(\PRDATA[6]_i_3_n_0 ),
        .I2(\PRDATA[6]_i_4_n_0 ),
        .I3(T_ADDR[2]),
        .I4(\PRDATA[6]_i_5_n_0 ),
        .I5(\PRDATA[31]_i_6_n_0 ),
        .O(\PRDATA[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8A85808)) 
    \PRDATA[6]_i_2 
       (.I0(T_ADDR[6]),
        .I1(CNTA_RCV_PKT_reg[6]),
        .I2(T_ADDR[5]),
        .I3(hsr_ready),
        .I4(CNTA_UPSTREAM_reg[6]),
        .I5(\PRDATA[2]_i_3_n_0 ),
        .O(\PRDATA[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \PRDATA[6]_i_3 
       (.I0(\csr_mac_addr_reg[47]_0 [46]),
        .I1(T_ADDR[6]),
        .I2(CNTA_DROP_SRC_reg[6]),
        .I3(T_ADDR[5]),
        .I4(CNT_CRC_ERR_HOST_reg[6]),
        .I5(\PRDATA[15]_i_8_n_0 ),
        .O(\PRDATA[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E2000000)) 
    \PRDATA[6]_i_4 
       (.I0(CNTA_DROP_UNKNOWN_reg[6]),
        .I1(T_ADDR[4]),
        .I2(CNTA_DROP_NON_QR_reg[6]),
        .I3(T_ADDR[6]),
        .I4(T_ADDR[3]),
        .I5(T_ADDR[5]),
        .O(\PRDATA[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFEEEFE)) 
    \PRDATA[6]_i_5 
       (.I0(\PRDATA[6]_i_6_n_0 ),
        .I1(\PRDATA[6]_i_7_n_0 ),
        .I2(CNTA_DROP_FULL_reg[6]),
        .I3(T_ADDR[4]),
        .I4(CNTA_BOTH_reg[6]),
        .I5(\PRDATA[31]_i_7_n_0 ),
        .O(\PRDATA[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020222000)) 
    \PRDATA[6]_i_6 
       (.I0(T_ADDR[4]),
        .I1(T_ADDR[3]),
        .I2(CNTA_DROP_NON_HSR_reg[6]),
        .I3(T_ADDR[6]),
        .I4(\csr_mac_addr_reg[47]_0 [14]),
        .I5(T_ADDR[5]),
        .O(\PRDATA[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E20000)) 
    \PRDATA[6]_i_7 
       (.I0(CNTA_CRC_ERR_reg[6]),
        .I1(T_ADDR[5]),
        .I2(CNTA_FORWARD_reg[6]),
        .I3(T_ADDR[3]),
        .I4(T_ADDR[6]),
        .I5(T_ADDR[4]),
        .O(\PRDATA[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0101015151510151)) 
    \PRDATA[7]_i_1 
       (.I0(\PRDATA[31]_i_6_n_0 ),
        .I1(\PRDATA[7]_i_2_n_0 ),
        .I2(T_ADDR[2]),
        .I3(\PRDATA[7]_i_3_n_0 ),
        .I4(T_ADDR[3]),
        .I5(\PRDATA[7]_i_4_n_0 ),
        .O(\PRDATA[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2222222200022202)) 
    \PRDATA[7]_i_2 
       (.I0(\PRDATA[7]_i_5_n_0 ),
        .I1(\PRDATA[7]_i_6_n_0 ),
        .I2(CNTA_DROP_UNKNOWN_reg[7]),
        .I3(T_ADDR[4]),
        .I4(CNTA_DROP_NON_QR_reg[7]),
        .I5(\PRDATA[31]_i_7_n_0 ),
        .O(\PRDATA[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \PRDATA[7]_i_3 
       (.I0(T_ADDR[5]),
        .I1(\csr_mac_addr_reg[47]_0 [15]),
        .I2(T_ADDR[6]),
        .I3(CNTA_DROP_NON_HSR_reg[7]),
        .I4(T_ADDR[4]),
        .I5(\PRDATA[7]_i_7_n_0 ),
        .O(\PRDATA[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hDDDFFFDF)) 
    \PRDATA[7]_i_4 
       (.I0(T_ADDR[6]),
        .I1(T_ADDR[5]),
        .I2(CNTA_DROP_FULL_reg[7]),
        .I3(T_ADDR[4]),
        .I4(CNTA_BOTH_reg[7]),
        .O(\PRDATA[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFAFAABFBFFFFABFB)) 
    \PRDATA[7]_i_5 
       (.I0(\PRDATA[15]_i_8_n_0 ),
        .I1(\csr_mac_addr_reg[47]_0 [47]),
        .I2(T_ADDR[6]),
        .I3(CNTA_DROP_SRC_reg[7]),
        .I4(T_ADDR[5]),
        .I5(CNT_CRC_ERR_HOST_reg[7]),
        .O(\PRDATA[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E20000)) 
    \PRDATA[7]_i_6 
       (.I0(CNTA_RCV_PKT_reg[7]),
        .I1(T_ADDR[5]),
        .I2(CNTA_UPSTREAM_reg[7]),
        .I3(T_ADDR[3]),
        .I4(T_ADDR[6]),
        .I5(T_ADDR[4]),
        .O(\PRDATA[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h57F7)) 
    \PRDATA[7]_i_7 
       (.I0(T_ADDR[6]),
        .I1(CNTA_CRC_ERR_reg[7]),
        .I2(T_ADDR[5]),
        .I3(CNTA_FORWARD_reg[7]),
        .O(\PRDATA[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEEEE0EE)) 
    \PRDATA[8]_i_1 
       (.I0(\PRDATA[8]_i_2_n_0 ),
        .I1(\PRDATA[8]_i_3_n_0 ),
        .I2(\PRDATA[8]_i_4_n_0 ),
        .I3(T_ADDR[2]),
        .I4(\PRDATA[8]_i_5_n_0 ),
        .I5(\PRDATA[31]_i_6_n_0 ),
        .O(\PRDATA[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFEAE)) 
    \PRDATA[8]_i_2 
       (.I0(\PRDATA[8]_i_6_n_0 ),
        .I1(CNTA_DROP_UNKNOWN_reg[8]),
        .I2(T_ADDR[4]),
        .I3(CNTA_DROP_NON_QR_reg[8]),
        .I4(\PRDATA[31]_i_7_n_0 ),
        .I5(T_ADDR[2]),
        .O(\PRDATA[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \PRDATA[8]_i_3 
       (.I0(\csr_mac_addr_reg[47]_0 [32]),
        .I1(T_ADDR[6]),
        .I2(CNTA_DROP_SRC_reg[8]),
        .I3(T_ADDR[5]),
        .I4(CNT_CRC_ERR_HOST_reg[8]),
        .I5(\PRDATA[15]_i_8_n_0 ),
        .O(\PRDATA[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E20000)) 
    \PRDATA[8]_i_4 
       (.I0(CNTA_CRC_ERR_reg[8]),
        .I1(T_ADDR[5]),
        .I2(CNTA_FORWARD_reg[8]),
        .I3(T_ADDR[3]),
        .I4(T_ADDR[6]),
        .I5(T_ADDR[4]),
        .O(\PRDATA[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h444444FF50505050)) 
    \PRDATA[8]_i_5 
       (.I0(\PRDATA[31]_i_7_n_0 ),
        .I1(CNTA_BOTH_reg[8]),
        .I2(CNTA_DROP_FULL_reg[8]),
        .I3(\PRDATA[8]_i_7_n_0 ),
        .I4(T_ADDR[3]),
        .I5(T_ADDR[4]),
        .O(\PRDATA[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E20000)) 
    \PRDATA[8]_i_6 
       (.I0(CNTA_RCV_PKT_reg[8]),
        .I1(T_ADDR[5]),
        .I2(CNTA_UPSTREAM_reg[8]),
        .I3(T_ADDR[3]),
        .I4(T_ADDR[6]),
        .I5(T_ADDR[4]),
        .O(\PRDATA[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAABFBFFFFABFB)) 
    \PRDATA[8]_i_7 
       (.I0(T_ADDR[5]),
        .I1(\csr_mac_addr_reg[0]_C_n_0 ),
        .I2(\csr_mac_addr_reg[0]_LDC_n_0 ),
        .I3(\csr_mac_addr_reg[0]_P_n_0 ),
        .I4(T_ADDR[6]),
        .I5(CNTA_DROP_NON_HSR_reg[8]),
        .O(\PRDATA[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000AAEA)) 
    \PRDATA[9]_i_1 
       (.I0(\PRDATA[9]_i_2_n_0 ),
        .I1(\PRDATA[9]_i_3_n_0 ),
        .I2(T_ADDR[4]),
        .I3(T_ADDR[3]),
        .I4(\PRDATA[9]_i_4_n_0 ),
        .I5(\PRDATA[31]_i_6_n_0 ),
        .O(\PRDATA[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4540)) 
    \PRDATA[9]_i_2 
       (.I0(\PRDATA[31]_i_7_n_0 ),
        .I1(CNTA_DROP_NON_QR_reg[9]),
        .I2(T_ADDR[4]),
        .I3(CNTA_DROP_UNKNOWN_reg[9]),
        .I4(\PRDATA[9]_i_5_n_0 ),
        .I5(T_ADDR[2]),
        .O(\PRDATA[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \PRDATA[9]_i_3 
       (.I0(CNT_CRC_ERR_HOST_reg[9]),
        .I1(T_ADDR[5]),
        .I2(CNTA_DROP_SRC_reg[9]),
        .I3(T_ADDR[6]),
        .I4(\csr_mac_addr_reg[47]_0 [33]),
        .O(\PRDATA[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8888888800088808)) 
    \PRDATA[9]_i_4 
       (.I0(\PRDATA[9]_i_6_n_0 ),
        .I1(T_ADDR[2]),
        .I2(CNTA_DROP_FULL_reg[9]),
        .I3(T_ADDR[4]),
        .I4(CNTA_BOTH_reg[9]),
        .I5(\PRDATA[31]_i_7_n_0 ),
        .O(\PRDATA[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E20000)) 
    \PRDATA[9]_i_5 
       (.I0(CNTA_RCV_PKT_reg[9]),
        .I1(T_ADDR[5]),
        .I2(CNTA_UPSTREAM_reg[9]),
        .I3(T_ADDR[3]),
        .I4(T_ADDR[6]),
        .I5(T_ADDR[4]),
        .O(\PRDATA[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF47FF47FF470000)) 
    \PRDATA[9]_i_6 
       (.I0(CNTA_FORWARD_reg[9]),
        .I1(T_ADDR[5]),
        .I2(CNTA_CRC_ERR_reg[9]),
        .I3(\PRDATA[31]_i_8_n_0 ),
        .I4(\PRDATA[9]_i_7_n_0 ),
        .I5(\PRDATA[15]_i_8_n_0 ),
        .O(\PRDATA[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAABFBFFFFABFB)) 
    \PRDATA[9]_i_7 
       (.I0(T_ADDR[5]),
        .I1(\csr_mac_addr_reg[1]_C_n_0 ),
        .I2(\csr_mac_addr_reg[1]_LDC_n_0 ),
        .I3(\csr_mac_addr_reg[1]_P_n_0 ),
        .I4(T_ADDR[6]),
        .I5(CNTA_DROP_NON_HSR_reg[9]),
        .O(\PRDATA[9]_i_7_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \PRDATA_reg[0] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\PRDATA[0]_i_1_n_0 ),
        .Q(PRDATA[0]));
  FDCE #(
    .INIT(1'b0)) 
    \PRDATA_reg[10] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\PRDATA[10]_i_1_n_0 ),
        .Q(PRDATA[10]));
  FDCE #(
    .INIT(1'b0)) 
    \PRDATA_reg[11] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\PRDATA[11]_i_1_n_0 ),
        .Q(PRDATA[11]));
  FDCE #(
    .INIT(1'b0)) 
    \PRDATA_reg[12] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\PRDATA[12]_i_1_n_0 ),
        .Q(PRDATA[12]));
  FDCE #(
    .INIT(1'b0)) 
    \PRDATA_reg[13] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\PRDATA[13]_i_1_n_0 ),
        .Q(PRDATA[13]));
  FDCE #(
    .INIT(1'b0)) 
    \PRDATA_reg[14] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\PRDATA[14]_i_1_n_0 ),
        .Q(PRDATA[14]));
  FDCE #(
    .INIT(1'b0)) 
    \PRDATA_reg[15] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(\PRDATA[15]_i_1_n_0 ),
        .Q(PRDATA[15]));
  FDCE #(
    .INIT(1'b0)) 
    \PRDATA_reg[16] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\PRDATA[16]_i_1_n_0 ),
        .Q(PRDATA[16]));
  FDCE #(
    .INIT(1'b0)) 
    \PRDATA_reg[17] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\PRDATA[17]_i_1_n_0 ),
        .Q(PRDATA[17]));
  FDCE #(
    .INIT(1'b0)) 
    \PRDATA_reg[18] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\PRDATA[18]_i_1_n_0 ),
        .Q(PRDATA[18]));
  FDCE #(
    .INIT(1'b0)) 
    \PRDATA_reg[19] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\PRDATA[19]_i_1_n_0 ),
        .Q(PRDATA[19]));
  FDCE #(
    .INIT(1'b0)) 
    \PRDATA_reg[1] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\PRDATA[1]_i_1_n_0 ),
        .Q(PRDATA[1]));
  FDCE #(
    .INIT(1'b0)) 
    \PRDATA_reg[20] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\PRDATA[20]_i_1_n_0 ),
        .Q(PRDATA[20]));
  FDCE #(
    .INIT(1'b0)) 
    \PRDATA_reg[21] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\PRDATA[21]_i_1_n_0 ),
        .Q(PRDATA[21]));
  FDCE #(
    .INIT(1'b0)) 
    \PRDATA_reg[22] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\PRDATA[22]_i_1_n_0 ),
        .Q(PRDATA[22]));
  FDCE #(
    .INIT(1'b0)) 
    \PRDATA_reg[23] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(\PRDATA[23]_i_1_n_0 ),
        .Q(PRDATA[23]));
  FDCE #(
    .INIT(1'b0)) 
    \PRDATA_reg[24] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\PRDATA[24]_i_1_n_0 ),
        .Q(PRDATA[24]));
  FDCE #(
    .INIT(1'b0)) 
    \PRDATA_reg[25] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\PRDATA[25]_i_1_n_0 ),
        .Q(PRDATA[25]));
  FDCE #(
    .INIT(1'b0)) 
    \PRDATA_reg[26] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\PRDATA[26]_i_1_n_0 ),
        .Q(PRDATA[26]));
  FDCE #(
    .INIT(1'b0)) 
    \PRDATA_reg[27] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\PRDATA[27]_i_1_n_0 ),
        .Q(PRDATA[27]));
  FDCE #(
    .INIT(1'b0)) 
    \PRDATA_reg[28] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\PRDATA[28]_i_1_n_0 ),
        .Q(PRDATA[28]));
  FDCE #(
    .INIT(1'b0)) 
    \PRDATA_reg[29] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\PRDATA[29]_i_1_n_0 ),
        .Q(PRDATA[29]));
  FDCE #(
    .INIT(1'b0)) 
    \PRDATA_reg[2] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\PRDATA[2]_i_1_n_0 ),
        .Q(PRDATA[2]));
  FDCE #(
    .INIT(1'b0)) 
    \PRDATA_reg[30] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\PRDATA[30]_i_1_n_0 ),
        .Q(PRDATA[30]));
  FDCE #(
    .INIT(1'b0)) 
    \PRDATA_reg[31] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\PRDATA[31]_i_1_n_0 ),
        .Q(PRDATA[31]));
  FDCE #(
    .INIT(1'b0)) 
    \PRDATA_reg[3] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\PRDATA[3]_i_1_n_0 ),
        .Q(PRDATA[3]));
  FDCE #(
    .INIT(1'b0)) 
    \PRDATA_reg[4] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\PRDATA[4]_i_1_n_0 ),
        .Q(PRDATA[4]));
  FDCE #(
    .INIT(1'b0)) 
    \PRDATA_reg[5] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\PRDATA[5]_i_1_n_0 ),
        .Q(PRDATA[5]));
  FDCE #(
    .INIT(1'b0)) 
    \PRDATA_reg[6] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\PRDATA[6]_i_1_n_0 ),
        .Q(PRDATA[6]));
  FDCE #(
    .INIT(1'b0)) 
    \PRDATA_reg[7] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\PRDATA[7]_i_1_n_0 ),
        .Q(PRDATA[7]));
  FDCE #(
    .INIT(1'b0)) 
    \PRDATA_reg[8] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\PRDATA[8]_i_1_n_0 ),
        .Q(PRDATA[8]));
  FDCE #(
    .INIT(1'b0)) 
    \PRDATA_reg[9] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(\PRDATA[9]_i_1_n_0 ),
        .Q(PRDATA[9]));
  LUT2 #(
    .INIT(4'h8)) 
    T_ADDR_inferred_i_1
       (.I0(PSEL),
        .I1(PADDR[7]),
        .O(T_ADDR[7]));
  LUT2 #(
    .INIT(4'h8)) 
    T_ADDR_inferred_i_2
       (.I0(PSEL),
        .I1(PADDR[6]),
        .O(T_ADDR[6]));
  LUT2 #(
    .INIT(4'h8)) 
    T_ADDR_inferred_i_3
       (.I0(PSEL),
        .I1(PADDR[5]),
        .O(T_ADDR[5]));
  LUT2 #(
    .INIT(4'h8)) 
    T_ADDR_inferred_i_4
       (.I0(PSEL),
        .I1(PADDR[4]),
        .O(T_ADDR[4]));
  LUT2 #(
    .INIT(4'h8)) 
    T_ADDR_inferred_i_5
       (.I0(PSEL),
        .I1(PADDR[3]),
        .O(T_ADDR[3]));
  LUT2 #(
    .INIT(4'h8)) 
    T_ADDR_inferred_i_6
       (.I0(PSEL),
        .I1(PADDR[2]),
        .O(T_ADDR[2]));
  LUT2 #(
    .INIT(4'h8)) 
    T_ADDR_inferred_i_7
       (.I0(PSEL),
        .I1(PADDR[1]),
        .O(T_ADDR[1]));
  LUT2 #(
    .INIT(4'h8)) 
    T_ADDR_inferred_i_8
       (.I0(PSEL),
        .I1(PADDR[0]),
        .O(T_ADDR[0]));
  LUT3 #(
    .INIT(8'h02)) 
    T_RDEN_inferred_i_1
       (.I0(PSEL),
        .I1(PENABLE),
        .I2(PWRITE),
        .O(T_RDEN));
  LUT3 #(
    .INIT(8'h80)) 
    T_WREN_inferred_i_1
       (.I0(PSEL),
        .I1(PENABLE),
        .I2(PWRITE),
        .O(T_WREN));
  FDPE #(
    .INIT(1'b1)) 
    csr_drop_non_hsr_reg
       (.C(PCLK),
        .CE(csr_promiscuous),
        .D(PWDATA[1]),
        .PRE(\csr_mac_addr[47]_i_2_n_0 ),
        .Q(csr_drop_non_hsr_reg_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \csr_hsr_net_id[0]_i_1 
       (.I0(PWDATA[0]),
        .I1(\csr_hsr_net_id[2]_i_2_n_0 ),
        .I2(\csr_hsr_net_id_reg[2]_0 [0]),
        .O(\csr_hsr_net_id[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr_hsr_net_id[1]_i_1 
       (.I0(PWDATA[1]),
        .I1(\csr_hsr_net_id[2]_i_2_n_0 ),
        .I2(\csr_hsr_net_id_reg[2]_0 [1]),
        .O(\csr_hsr_net_id[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \csr_hsr_net_id[2]_i_1 
       (.I0(\csr_hsr_net_id[2]_i_2_n_0 ),
        .I1(PWDATA[2]),
        .I2(\csr_hsr_net_id_reg[2]_0 [2]),
        .O(\csr_hsr_net_id[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \csr_hsr_net_id[2]_i_2 
       (.I0(T_ADDR[2]),
        .I1(\csr_mac_addr[15]_i_2_n_0 ),
        .I2(T_ADDR[3]),
        .I3(T_ADDR[4]),
        .I4(\csr_mac_addr[47]_i_5_n_0 ),
        .I5(T_WREN),
        .O(\csr_hsr_net_id[2]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_hsr_net_id_reg[0] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\csr_hsr_net_id[0]_i_1_n_0 ),
        .Q(\csr_hsr_net_id_reg[2]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_hsr_net_id_reg[1] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\csr_hsr_net_id[1]_i_1_n_0 ),
        .Q(\csr_hsr_net_id_reg[2]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_hsr_net_id_reg[2] 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(\csr_hsr_net_id[2]_i_1_n_0 ),
        .Q(\csr_hsr_net_id_reg[2]_0 [2]));
  FDPE #(
    .INIT(1'b1)) 
    csr_hsr_qr_reg
       (.C(PCLK),
        .CE(csr_promiscuous),
        .D(PWDATA[2]),
        .PRE(\csr_mac_addr[47]_i_2_n_0 ),
        .Q(csr_hsr_qr_reg_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \csr_mac_addr[0]_C_i_1 
       (.I0(PWDATA[8]),
        .I1(\csr_mac_addr[15]_i_1_n_0 ),
        .I2(\csr_mac_addr_reg[0]_C_n_0 ),
        .O(\csr_mac_addr[0]_C_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \csr_mac_addr[15]_i_1 
       (.I0(\csr_mac_addr[15]_i_2_n_0 ),
        .I1(T_ADDR[2]),
        .I2(T_ADDR[3]),
        .I3(T_WREN),
        .I4(\csr_mac_addr[47]_i_5_n_0 ),
        .I5(T_ADDR[4]),
        .O(\csr_mac_addr[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \csr_mac_addr[15]_i_2 
       (.I0(T_ADDR[0]),
        .I1(T_ADDR[1]),
        .I2(T_ADDR[7]),
        .O(\csr_mac_addr[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \csr_mac_addr[1]_C_i_1 
       (.I0(PWDATA[9]),
        .I1(\csr_mac_addr[15]_i_1_n_0 ),
        .I2(\csr_mac_addr_reg[1]_C_n_0 ),
        .O(\csr_mac_addr[1]_C_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \csr_mac_addr[2]_C_i_1 
       (.I0(PWDATA[10]),
        .I1(\csr_mac_addr[15]_i_1_n_0 ),
        .I2(\csr_mac_addr_reg[2]_C_n_0 ),
        .O(\csr_mac_addr[2]_C_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \csr_mac_addr[3]_C_i_1 
       (.I0(PWDATA[11]),
        .I1(\csr_mac_addr[15]_i_1_n_0 ),
        .I2(\csr_mac_addr_reg[3]_C_n_0 ),
        .O(\csr_mac_addr[3]_C_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \csr_mac_addr[47]_i_1 
       (.I0(\csr_mac_addr[47]_i_3_n_0 ),
        .I1(T_ADDR[3]),
        .I2(T_ADDR[2]),
        .I3(\csr_mac_addr[47]_i_4_n_0 ),
        .I4(T_ADDR[4]),
        .I5(\csr_mac_addr[47]_i_5_n_0 ),
        .O(\csr_mac_addr[47]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \csr_mac_addr[47]_i_2 
       (.I0(PRESETn),
        .O(\csr_mac_addr[47]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \csr_mac_addr[47]_i_3 
       (.I0(T_ADDR[0]),
        .I1(T_WREN),
        .O(\csr_mac_addr[47]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \csr_mac_addr[47]_i_4 
       (.I0(T_ADDR[7]),
        .I1(T_ADDR[1]),
        .O(\csr_mac_addr[47]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \csr_mac_addr[47]_i_5 
       (.I0(T_ADDR[6]),
        .I1(T_ADDR[5]),
        .O(\csr_mac_addr[47]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \csr_mac_addr[4]_C_i_1 
       (.I0(PWDATA[12]),
        .I1(\csr_mac_addr[15]_i_1_n_0 ),
        .I2(\csr_mac_addr_reg[4]_C_n_0 ),
        .O(\csr_mac_addr[4]_C_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \csr_mac_addr[5]_C_i_1 
       (.I0(PWDATA[13]),
        .I1(\csr_mac_addr[15]_i_1_n_0 ),
        .I2(\csr_mac_addr_reg[5]_C_n_0 ),
        .O(\csr_mac_addr[5]_C_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \csr_mac_addr[6]_C_i_1 
       (.I0(PWDATA[14]),
        .I1(\csr_mac_addr[15]_i_1_n_0 ),
        .I2(\csr_mac_addr_reg[6]_C_n_0 ),
        .O(\csr_mac_addr[6]_C_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \csr_mac_addr[7]_C_i_1 
       (.I0(PWDATA[15]),
        .I1(\csr_mac_addr[15]_i_1_n_0 ),
        .I2(\csr_mac_addr_reg[7]_C_n_0 ),
        .O(\csr_mac_addr[7]_C_i_1_n_0 ));
  FDCE \csr_mac_addr_reg[0]_C 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(\csr_mac_addr_reg[0]_LDC_i_2_n_0 ),
        .D(\csr_mac_addr[0]_C_i_1_n_0 ),
        .Q(\csr_mac_addr_reg[0]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[0]_LDC 
       (.CLR(\csr_mac_addr_reg[0]_LDC_i_2_n_0 ),
        .D(1'b1),
        .G(\csr_mac_addr_reg[0]_LDC_i_1_n_0 ),
        .GE(1'b1),
        .Q(\csr_mac_addr_reg[0]_LDC_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \csr_mac_addr_reg[0]_LDC_i_1 
       (.I0(board_id[0]),
        .I1(PRESETn),
        .O(\csr_mac_addr_reg[0]_LDC_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \csr_mac_addr_reg[0]_LDC_i_2 
       (.I0(PRESETn),
        .I1(board_id[0]),
        .O(\csr_mac_addr_reg[0]_LDC_i_2_n_0 ));
  FDPE \csr_mac_addr_reg[0]_P 
       (.C(PCLK),
        .CE(\csr_mac_addr[15]_i_1_n_0 ),
        .D(PWDATA[8]),
        .PRE(\csr_mac_addr_reg[0]_LDC_i_1_n_0 ),
        .Q(\csr_mac_addr_reg[0]_P_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[10] 
       (.C(PCLK),
        .CE(\csr_mac_addr[15]_i_1_n_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(PWDATA[2]),
        .Q(\csr_mac_addr_reg[47]_0 [10]));
  FDPE #(
    .INIT(1'b1)) 
    \csr_mac_addr_reg[11] 
       (.C(PCLK),
        .CE(\csr_mac_addr[15]_i_1_n_0 ),
        .D(PWDATA[3]),
        .PRE(\csr_mac_addr[47]_i_2_n_0 ),
        .Q(\csr_mac_addr_reg[47]_0 [11]));
  FDPE #(
    .INIT(1'b1)) 
    \csr_mac_addr_reg[12] 
       (.C(PCLK),
        .CE(\csr_mac_addr[15]_i_1_n_0 ),
        .D(PWDATA[4]),
        .PRE(\csr_mac_addr[47]_i_2_n_0 ),
        .Q(\csr_mac_addr_reg[47]_0 [12]));
  FDPE #(
    .INIT(1'b1)) 
    \csr_mac_addr_reg[13] 
       (.C(PCLK),
        .CE(\csr_mac_addr[15]_i_1_n_0 ),
        .D(PWDATA[5]),
        .PRE(\csr_mac_addr[47]_i_2_n_0 ),
        .Q(\csr_mac_addr_reg[47]_0 [13]));
  FDPE #(
    .INIT(1'b1)) 
    \csr_mac_addr_reg[14] 
       (.C(PCLK),
        .CE(\csr_mac_addr[15]_i_1_n_0 ),
        .D(PWDATA[6]),
        .PRE(\csr_mac_addr[47]_i_2_n_0 ),
        .Q(\csr_mac_addr_reg[47]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[15] 
       (.C(PCLK),
        .CE(\csr_mac_addr[15]_i_1_n_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(PWDATA[7]),
        .Q(\csr_mac_addr_reg[47]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[16] 
       (.C(PCLK),
        .CE(\csr_mac_addr[47]_i_1_n_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(PWDATA[24]),
        .Q(\csr_mac_addr_reg[47]_0 [16]));
  FDPE #(
    .INIT(1'b1)) 
    \csr_mac_addr_reg[17] 
       (.C(PCLK),
        .CE(\csr_mac_addr[47]_i_1_n_0 ),
        .D(PWDATA[25]),
        .PRE(\PRDATA[23]_i_2_n_0 ),
        .Q(\csr_mac_addr_reg[47]_0 [17]));
  FDPE #(
    .INIT(1'b1)) 
    \csr_mac_addr_reg[18] 
       (.C(PCLK),
        .CE(\csr_mac_addr[47]_i_1_n_0 ),
        .D(PWDATA[26]),
        .PRE(\PRDATA[23]_i_2_n_0 ),
        .Q(\csr_mac_addr_reg[47]_0 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[19] 
       (.C(PCLK),
        .CE(\csr_mac_addr[47]_i_1_n_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(PWDATA[27]),
        .Q(\csr_mac_addr_reg[47]_0 [19]));
  FDCE \csr_mac_addr_reg[1]_C 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(\csr_mac_addr_reg[1]_LDC_i_2_n_0 ),
        .D(\csr_mac_addr[1]_C_i_1_n_0 ),
        .Q(\csr_mac_addr_reg[1]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[1]_LDC 
       (.CLR(\csr_mac_addr_reg[1]_LDC_i_2_n_0 ),
        .D(1'b1),
        .G(\csr_mac_addr_reg[1]_LDC_i_1_n_0 ),
        .GE(1'b1),
        .Q(\csr_mac_addr_reg[1]_LDC_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \csr_mac_addr_reg[1]_LDC_i_1 
       (.I0(board_id[1]),
        .I1(PRESETn),
        .O(\csr_mac_addr_reg[1]_LDC_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \csr_mac_addr_reg[1]_LDC_i_2 
       (.I0(PRESETn),
        .I1(board_id[1]),
        .O(\csr_mac_addr_reg[1]_LDC_i_2_n_0 ));
  FDPE \csr_mac_addr_reg[1]_P 
       (.C(PCLK),
        .CE(\csr_mac_addr[15]_i_1_n_0 ),
        .D(PWDATA[9]),
        .PRE(\csr_mac_addr_reg[1]_LDC_i_1_n_0 ),
        .Q(\csr_mac_addr_reg[1]_P_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \csr_mac_addr_reg[20] 
       (.C(PCLK),
        .CE(\csr_mac_addr[47]_i_1_n_0 ),
        .D(PWDATA[28]),
        .PRE(\PRDATA[31]_i_2_n_0 ),
        .Q(\csr_mac_addr_reg[47]_0 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[21] 
       (.C(PCLK),
        .CE(\csr_mac_addr[47]_i_1_n_0 ),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(PWDATA[29]),
        .Q(\csr_mac_addr_reg[47]_0 [21]));
  FDPE #(
    .INIT(1'b1)) 
    \csr_mac_addr_reg[22] 
       (.C(PCLK),
        .CE(\csr_mac_addr[47]_i_1_n_0 ),
        .D(PWDATA[30]),
        .PRE(\PRDATA[31]_i_2_n_0 ),
        .Q(\csr_mac_addr_reg[47]_0 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[23] 
       (.C(PCLK),
        .CE(\csr_mac_addr[47]_i_1_n_0 ),
        .CLR(\PRDATA[31]_i_2_n_0 ),
        .D(PWDATA[31]),
        .Q(\csr_mac_addr_reg[47]_0 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[24] 
       (.C(PCLK),
        .CE(\csr_mac_addr[47]_i_1_n_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(PWDATA[16]),
        .Q(\csr_mac_addr_reg[47]_0 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[25] 
       (.C(PCLK),
        .CE(\csr_mac_addr[47]_i_1_n_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(PWDATA[17]),
        .Q(\csr_mac_addr_reg[47]_0 [25]));
  FDPE #(
    .INIT(1'b1)) 
    \csr_mac_addr_reg[26] 
       (.C(PCLK),
        .CE(\csr_mac_addr[47]_i_1_n_0 ),
        .D(PWDATA[18]),
        .PRE(\PRDATA[23]_i_2_n_0 ),
        .Q(\csr_mac_addr_reg[47]_0 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[27] 
       (.C(PCLK),
        .CE(\csr_mac_addr[47]_i_1_n_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(PWDATA[19]),
        .Q(\csr_mac_addr_reg[47]_0 [27]));
  FDPE #(
    .INIT(1'b1)) 
    \csr_mac_addr_reg[28] 
       (.C(PCLK),
        .CE(\csr_mac_addr[47]_i_1_n_0 ),
        .D(PWDATA[20]),
        .PRE(\PRDATA[23]_i_2_n_0 ),
        .Q(\csr_mac_addr_reg[47]_0 [28]));
  FDPE #(
    .INIT(1'b1)) 
    \csr_mac_addr_reg[29] 
       (.C(PCLK),
        .CE(\csr_mac_addr[47]_i_1_n_0 ),
        .D(PWDATA[21]),
        .PRE(\PRDATA[23]_i_2_n_0 ),
        .Q(\csr_mac_addr_reg[47]_0 [29]));
  FDCE \csr_mac_addr_reg[2]_C 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(\csr_mac_addr_reg[2]_LDC_i_2_n_0 ),
        .D(\csr_mac_addr[2]_C_i_1_n_0 ),
        .Q(\csr_mac_addr_reg[2]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[2]_LDC 
       (.CLR(\csr_mac_addr_reg[2]_LDC_i_2_n_0 ),
        .D(1'b1),
        .G(\csr_mac_addr_reg[2]_LDC_i_1_n_0 ),
        .GE(1'b1),
        .Q(\csr_mac_addr_reg[2]_LDC_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \csr_mac_addr_reg[2]_LDC_i_1 
       (.I0(board_id[2]),
        .I1(PRESETn),
        .O(\csr_mac_addr_reg[2]_LDC_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \csr_mac_addr_reg[2]_LDC_i_2 
       (.I0(PRESETn),
        .I1(board_id[2]),
        .O(\csr_mac_addr_reg[2]_LDC_i_2_n_0 ));
  FDPE \csr_mac_addr_reg[2]_P 
       (.C(PCLK),
        .CE(\csr_mac_addr[15]_i_1_n_0 ),
        .D(PWDATA[10]),
        .PRE(\csr_mac_addr_reg[2]_LDC_i_1_n_0 ),
        .Q(\csr_mac_addr_reg[2]_P_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[30] 
       (.C(PCLK),
        .CE(\csr_mac_addr[47]_i_1_n_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(PWDATA[22]),
        .Q(\csr_mac_addr_reg[47]_0 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[31] 
       (.C(PCLK),
        .CE(\csr_mac_addr[47]_i_1_n_0 ),
        .CLR(\PRDATA[23]_i_2_n_0 ),
        .D(PWDATA[23]),
        .Q(\csr_mac_addr_reg[47]_0 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[32] 
       (.C(PCLK),
        .CE(\csr_mac_addr[47]_i_1_n_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(PWDATA[8]),
        .Q(\csr_mac_addr_reg[47]_0 [32]));
  FDPE #(
    .INIT(1'b1)) 
    \csr_mac_addr_reg[33] 
       (.C(PCLK),
        .CE(\csr_mac_addr[47]_i_1_n_0 ),
        .D(PWDATA[9]),
        .PRE(\PRDATA[15]_i_2_n_0 ),
        .Q(\csr_mac_addr_reg[47]_0 [33]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[34] 
       (.C(PCLK),
        .CE(\csr_mac_addr[47]_i_1_n_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(PWDATA[10]),
        .Q(\csr_mac_addr_reg[47]_0 [34]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[35] 
       (.C(PCLK),
        .CE(\csr_mac_addr[47]_i_1_n_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(PWDATA[11]),
        .Q(\csr_mac_addr_reg[47]_0 [35]));
  FDPE #(
    .INIT(1'b1)) 
    \csr_mac_addr_reg[36] 
       (.C(PCLK),
        .CE(\csr_mac_addr[47]_i_1_n_0 ),
        .D(PWDATA[12]),
        .PRE(\PRDATA[15]_i_2_n_0 ),
        .Q(\csr_mac_addr_reg[47]_0 [36]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[37] 
       (.C(PCLK),
        .CE(\csr_mac_addr[47]_i_1_n_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(PWDATA[13]),
        .Q(\csr_mac_addr_reg[47]_0 [37]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[38] 
       (.C(PCLK),
        .CE(\csr_mac_addr[47]_i_1_n_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(PWDATA[14]),
        .Q(\csr_mac_addr_reg[47]_0 [38]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[39] 
       (.C(PCLK),
        .CE(\csr_mac_addr[47]_i_1_n_0 ),
        .CLR(\PRDATA[15]_i_2_n_0 ),
        .D(PWDATA[15]),
        .Q(\csr_mac_addr_reg[47]_0 [39]));
  FDCE \csr_mac_addr_reg[3]_C 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(\csr_mac_addr_reg[3]_LDC_i_2_n_0 ),
        .D(\csr_mac_addr[3]_C_i_1_n_0 ),
        .Q(\csr_mac_addr_reg[3]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[3]_LDC 
       (.CLR(\csr_mac_addr_reg[3]_LDC_i_2_n_0 ),
        .D(1'b1),
        .G(\csr_mac_addr_reg[3]_LDC_i_1_n_0 ),
        .GE(1'b1),
        .Q(\csr_mac_addr_reg[3]_LDC_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \csr_mac_addr_reg[3]_LDC_i_1 
       (.I0(board_id[3]),
        .I1(PRESETn),
        .O(\csr_mac_addr_reg[3]_LDC_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \csr_mac_addr_reg[3]_LDC_i_2 
       (.I0(PRESETn),
        .I1(board_id[3]),
        .O(\csr_mac_addr_reg[3]_LDC_i_2_n_0 ));
  FDPE \csr_mac_addr_reg[3]_P 
       (.C(PCLK),
        .CE(\csr_mac_addr[15]_i_1_n_0 ),
        .D(PWDATA[11]),
        .PRE(\csr_mac_addr_reg[3]_LDC_i_1_n_0 ),
        .Q(\csr_mac_addr_reg[3]_P_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[40] 
       (.C(PCLK),
        .CE(\csr_mac_addr[47]_i_1_n_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(PWDATA[0]),
        .Q(\csr_mac_addr_reg[47]_0 [40]));
  FDPE #(
    .INIT(1'b1)) 
    \csr_mac_addr_reg[41] 
       (.C(PCLK),
        .CE(\csr_mac_addr[47]_i_1_n_0 ),
        .D(PWDATA[1]),
        .PRE(\csr_mac_addr[47]_i_2_n_0 ),
        .Q(\csr_mac_addr_reg[47]_0 [41]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[42] 
       (.C(PCLK),
        .CE(\csr_mac_addr[47]_i_1_n_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(PWDATA[2]),
        .Q(\csr_mac_addr_reg[47]_0 [42]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[43] 
       (.C(PCLK),
        .CE(\csr_mac_addr[47]_i_1_n_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(PWDATA[3]),
        .Q(\csr_mac_addr_reg[47]_0 [43]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[44] 
       (.C(PCLK),
        .CE(\csr_mac_addr[47]_i_1_n_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(PWDATA[4]),
        .Q(\csr_mac_addr_reg[47]_0 [44]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[45] 
       (.C(PCLK),
        .CE(\csr_mac_addr[47]_i_1_n_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(PWDATA[5]),
        .Q(\csr_mac_addr_reg[47]_0 [45]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[46] 
       (.C(PCLK),
        .CE(\csr_mac_addr[47]_i_1_n_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(PWDATA[6]),
        .Q(\csr_mac_addr_reg[47]_0 [46]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[47] 
       (.C(PCLK),
        .CE(\csr_mac_addr[47]_i_1_n_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(PWDATA[7]),
        .Q(\csr_mac_addr_reg[47]_0 [47]));
  FDCE \csr_mac_addr_reg[4]_C 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(\csr_mac_addr_reg[4]_LDC_i_2_n_0 ),
        .D(\csr_mac_addr[4]_C_i_1_n_0 ),
        .Q(\csr_mac_addr_reg[4]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[4]_LDC 
       (.CLR(\csr_mac_addr_reg[4]_LDC_i_2_n_0 ),
        .D(1'b1),
        .G(\csr_mac_addr_reg[4]_LDC_i_1_n_0 ),
        .GE(1'b1),
        .Q(\csr_mac_addr_reg[4]_LDC_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \csr_mac_addr_reg[4]_LDC_i_1 
       (.I0(board_id[4]),
        .I1(PRESETn),
        .O(\csr_mac_addr_reg[4]_LDC_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \csr_mac_addr_reg[4]_LDC_i_2 
       (.I0(PRESETn),
        .I1(board_id[4]),
        .O(\csr_mac_addr_reg[4]_LDC_i_2_n_0 ));
  FDPE \csr_mac_addr_reg[4]_P 
       (.C(PCLK),
        .CE(\csr_mac_addr[15]_i_1_n_0 ),
        .D(PWDATA[12]),
        .PRE(\csr_mac_addr_reg[4]_LDC_i_1_n_0 ),
        .Q(\csr_mac_addr_reg[4]_P_n_0 ));
  FDCE \csr_mac_addr_reg[5]_C 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(\csr_mac_addr_reg[5]_LDC_i_2_n_0 ),
        .D(\csr_mac_addr[5]_C_i_1_n_0 ),
        .Q(\csr_mac_addr_reg[5]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[5]_LDC 
       (.CLR(\csr_mac_addr_reg[5]_LDC_i_2_n_0 ),
        .D(1'b1),
        .G(\csr_mac_addr_reg[5]_LDC_i_1_n_0 ),
        .GE(1'b1),
        .Q(\csr_mac_addr_reg[5]_LDC_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \csr_mac_addr_reg[5]_LDC_i_1 
       (.I0(board_id[5]),
        .I1(PRESETn),
        .O(\csr_mac_addr_reg[5]_LDC_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \csr_mac_addr_reg[5]_LDC_i_2 
       (.I0(PRESETn),
        .I1(board_id[5]),
        .O(\csr_mac_addr_reg[5]_LDC_i_2_n_0 ));
  FDPE \csr_mac_addr_reg[5]_P 
       (.C(PCLK),
        .CE(\csr_mac_addr[15]_i_1_n_0 ),
        .D(PWDATA[13]),
        .PRE(\csr_mac_addr_reg[5]_LDC_i_1_n_0 ),
        .Q(\csr_mac_addr_reg[5]_P_n_0 ));
  FDCE \csr_mac_addr_reg[6]_C 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(\csr_mac_addr_reg[6]_LDC_i_2_n_0 ),
        .D(\csr_mac_addr[6]_C_i_1_n_0 ),
        .Q(\csr_mac_addr_reg[6]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[6]_LDC 
       (.CLR(\csr_mac_addr_reg[6]_LDC_i_2_n_0 ),
        .D(1'b1),
        .G(\csr_mac_addr_reg[6]_LDC_i_1_n_0 ),
        .GE(1'b1),
        .Q(\csr_mac_addr_reg[6]_LDC_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \csr_mac_addr_reg[6]_LDC_i_1 
       (.I0(board_id[6]),
        .I1(PRESETn),
        .O(\csr_mac_addr_reg[6]_LDC_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \csr_mac_addr_reg[6]_LDC_i_2 
       (.I0(PRESETn),
        .I1(board_id[6]),
        .O(\csr_mac_addr_reg[6]_LDC_i_2_n_0 ));
  FDPE \csr_mac_addr_reg[6]_P 
       (.C(PCLK),
        .CE(\csr_mac_addr[15]_i_1_n_0 ),
        .D(PWDATA[14]),
        .PRE(\csr_mac_addr_reg[6]_LDC_i_1_n_0 ),
        .Q(\csr_mac_addr_reg[6]_P_n_0 ));
  FDCE \csr_mac_addr_reg[7]_C 
       (.C(PCLK),
        .CE(1'b1),
        .CLR(\csr_mac_addr_reg[7]_LDC_i_2_n_0 ),
        .D(\csr_mac_addr[7]_C_i_1_n_0 ),
        .Q(\csr_mac_addr_reg[7]_C_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[7]_LDC 
       (.CLR(\csr_mac_addr_reg[7]_LDC_i_2_n_0 ),
        .D(1'b1),
        .G(\csr_mac_addr_reg[7]_LDC_i_1_n_0 ),
        .GE(1'b1),
        .Q(\csr_mac_addr_reg[7]_LDC_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \csr_mac_addr_reg[7]_LDC_i_1 
       (.I0(board_id[7]),
        .I1(PRESETn),
        .O(\csr_mac_addr_reg[7]_LDC_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \csr_mac_addr_reg[7]_LDC_i_2 
       (.I0(PRESETn),
        .I1(board_id[7]),
        .O(\csr_mac_addr_reg[7]_LDC_i_2_n_0 ));
  FDPE \csr_mac_addr_reg[7]_P 
       (.C(PCLK),
        .CE(\csr_mac_addr[15]_i_1_n_0 ),
        .D(PWDATA[15]),
        .PRE(\csr_mac_addr_reg[7]_LDC_i_1_n_0 ),
        .Q(\csr_mac_addr_reg[7]_P_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[8] 
       (.C(PCLK),
        .CE(\csr_mac_addr[15]_i_1_n_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(PWDATA[0]),
        .Q(\csr_mac_addr_reg[47]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \csr_mac_addr_reg[9] 
       (.C(PCLK),
        .CE(\csr_mac_addr[15]_i_1_n_0 ),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(PWDATA[1]),
        .Q(\csr_mac_addr_reg[47]_0 [9]));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    csr_promiscuous_i_1
       (.I0(T_ADDR[2]),
        .I1(\csr_mac_addr[15]_i_2_n_0 ),
        .I2(T_ADDR[3]),
        .I3(T_ADDR[4]),
        .I4(\csr_mac_addr[47]_i_5_n_0 ),
        .I5(T_WREN),
        .O(csr_promiscuous));
  FDCE #(
    .INIT(1'b0)) 
    csr_promiscuous_reg
       (.C(PCLK),
        .CE(csr_promiscuous),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(PWDATA[0]),
        .Q(D));
  FDCE #(
    .INIT(1'b0)) 
    csr_snoop_reg
       (.C(PCLK),
        .CE(csr_promiscuous),
        .CLR(\csr_mac_addr[47]_i_2_n_0 ),
        .D(PWDATA[3]),
        .Q(csr_snoop_reg_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \sync_mac_addr[0][0]_i_1 
       (.I0(\csr_mac_addr_reg[0]_P_n_0 ),
        .I1(\csr_mac_addr_reg[0]_LDC_n_0 ),
        .I2(\csr_mac_addr_reg[0]_C_n_0 ),
        .O(\csr_mac_addr_reg[47]_0 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sync_mac_addr[0][1]_i_1 
       (.I0(\csr_mac_addr_reg[1]_P_n_0 ),
        .I1(\csr_mac_addr_reg[1]_LDC_n_0 ),
        .I2(\csr_mac_addr_reg[1]_C_n_0 ),
        .O(\csr_mac_addr_reg[47]_0 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sync_mac_addr[0][2]_i_1 
       (.I0(\csr_mac_addr_reg[2]_P_n_0 ),
        .I1(\csr_mac_addr_reg[2]_LDC_n_0 ),
        .I2(\csr_mac_addr_reg[2]_C_n_0 ),
        .O(\csr_mac_addr_reg[47]_0 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sync_mac_addr[0][3]_i_1 
       (.I0(\csr_mac_addr_reg[3]_P_n_0 ),
        .I1(\csr_mac_addr_reg[3]_LDC_n_0 ),
        .I2(\csr_mac_addr_reg[3]_C_n_0 ),
        .O(\csr_mac_addr_reg[47]_0 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sync_mac_addr[0][4]_i_1 
       (.I0(\csr_mac_addr_reg[4]_P_n_0 ),
        .I1(\csr_mac_addr_reg[4]_LDC_n_0 ),
        .I2(\csr_mac_addr_reg[4]_C_n_0 ),
        .O(\csr_mac_addr_reg[47]_0 [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sync_mac_addr[0][5]_i_1 
       (.I0(\csr_mac_addr_reg[5]_P_n_0 ),
        .I1(\csr_mac_addr_reg[5]_LDC_n_0 ),
        .I2(\csr_mac_addr_reg[5]_C_n_0 ),
        .O(\csr_mac_addr_reg[47]_0 [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sync_mac_addr[0][6]_i_1 
       (.I0(\csr_mac_addr_reg[6]_P_n_0 ),
        .I1(\csr_mac_addr_reg[6]_LDC_n_0 ),
        .I2(\csr_mac_addr_reg[6]_C_n_0 ),
        .O(\csr_mac_addr_reg[47]_0 [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sync_mac_addr[0][7]_i_1 
       (.I0(\csr_mac_addr_reg[7]_P_n_0 ),
        .I1(\csr_mac_addr_reg[7]_LDC_n_0 ),
        .I2(\csr_mac_addr_reg[7]_C_n_0 ),
        .O(\csr_mac_addr_reg[47]_0 [7]));
endmodule

(* CHECK_LICENSE_TYPE = "gig_eth_hsr_fifo_async_17x16,fifo_generator_v13_2_3,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "fifo_generator_v13_2_3,Vivado 2018.3" *) 
module gig_eth_hsr_fifo_async_17x16
   (rst,
    wr_clk,
    rd_clk,
    din,
    wr_en,
    rd_en,
    dout,
    full,
    almost_full,
    empty,
    valid,
    rd_data_count,
    wr_data_count);
  input rst;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 write_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME write_clk, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input wr_clk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 read_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME read_clk, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input rd_clk;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA" *) input [16:0]din;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA" *) output [16:0]dout;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE ALMOST_FULL" *) output almost_full;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;
  output valid;
  output [4:0]rd_data_count;
  output [4:0]wr_data_count;

  wire almost_full;
  wire [16:0]din;
  wire [16:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire [4:0]rd_data_count;
  wire rd_en;
  wire rst;
  wire valid;
  wire wr_clk;
  wire [4:0]wr_data_count;
  wire wr_en;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_overflow_UNCONNECTED;
  wire NLW_U0_prog_empty_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_underflow_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [3:0]NLW_U0_data_count_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;

  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "0" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "4" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "17" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "17" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FULL_FLAGS_RST_VAL = "1" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "1" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "1" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "1" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "1" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "1" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "2" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "1" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "15" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "14" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "5" *) 
  (* C_RD_DEPTH = "16" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "4" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "1" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "5" *) 
  (* C_WR_DEPTH = "16" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "4" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  gig_eth_hsr_fifo_async_17x16_fifo_generator_v13_2_3 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(almost_full),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(1'b0),
        .data_count(NLW_U0_data_count_UNCONNECTED[3:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_U0_overflow_UNCONNECTED),
        .prog_empty(NLW_U0_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(rd_clk),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(1'b0),
        .underflow(NLW_U0_underflow_UNCONNECTED),
        .valid(valid),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) 
(* INV_DEF_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_cdc_async_rst" *) (* RST_ACTIVE_HIGH = "1" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ASYNC_RST" *) 
module gig_eth_hsr_fifo_async_17x16_xpm_cdc_async_rst
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [1:0]arststages_ff;
  wire dest_clk;
  wire src_arst;

  assign dest_arst = arststages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(src_arst),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[0]),
        .PRE(src_arst),
        .Q(arststages_ff[1]));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) 
(* INV_DEF_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_cdc_async_rst" *) (* RST_ACTIVE_HIGH = "1" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ASYNC_RST" *) 
module gig_eth_hsr_fifo_async_17x16_xpm_cdc_async_rst__2
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [1:0]arststages_ff;
  wire dest_clk;
  wire src_arst;

  assign dest_arst = arststages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(src_arst),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[0]),
        .PRE(src_arst),
        .Q(arststages_ff[1]));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "1" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module gig_eth_hsr_fifo_async_17x16_xpm_cdc_gray
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [3:0]src_in_bin;
  input dest_clk;
  output [3:0]dest_out_bin;

  wire [3:0]async_path;
  wire [2:0]binval;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[1] ;
  wire [3:0]dest_out_bin;
  wire [2:0]gray_enc;
  wire src_clk;
  wire [3:0]src_in_bin;

  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin_ff[0]_i_1 
       (.I0(\dest_graysync_ff[1] [0]),
        .I1(\dest_graysync_ff[1] [2]),
        .I2(\dest_graysync_ff[1] [3]),
        .I3(\dest_graysync_ff[1] [1]),
        .O(binval[0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin_ff[1]_i_1 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(\dest_graysync_ff[1] [3]),
        .I2(\dest_graysync_ff[1] [2]),
        .O(binval[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[2]_i_1 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(\dest_graysync_ff[1] [3]),
        .O(binval[2]));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[0]),
        .Q(dest_out_bin[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[1]),
        .Q(dest_out_bin[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[2]),
        .Q(dest_out_bin[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(dest_out_bin[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[3]),
        .Q(async_path[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "1" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module gig_eth_hsr_fifo_async_17x16_xpm_cdc_gray__2
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [3:0]src_in_bin;
  input dest_clk;
  output [3:0]dest_out_bin;

  wire [3:0]async_path;
  wire [2:0]binval;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[1] ;
  wire [3:0]dest_out_bin;
  wire [2:0]gray_enc;
  wire src_clk;
  wire [3:0]src_in_bin;

  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin_ff[0]_i_1 
       (.I0(\dest_graysync_ff[1] [0]),
        .I1(\dest_graysync_ff[1] [2]),
        .I2(\dest_graysync_ff[1] [3]),
        .I3(\dest_graysync_ff[1] [1]),
        .O(binval[0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin_ff[1]_i_1 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(\dest_graysync_ff[1] [3]),
        .I2(\dest_graysync_ff[1] [2]),
        .O(binval[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[2]_i_1 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(\dest_graysync_ff[1] [3]),
        .O(binval[2]));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[0]),
        .Q(dest_out_bin[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[1]),
        .Q(dest_out_bin[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[2]),
        .Q(dest_out_bin[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(dest_out_bin[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[3]),
        .Q(async_path[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module gig_eth_hsr_fifo_async_17x16_xpm_cdc_single
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module gig_eth_hsr_fifo_async_17x16_xpm_cdc_single__2
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "gig_eth_hsr_fifo_async_36x16,fifo_generator_v13_2_3,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "fifo_generator_v13_2_3,Vivado 2018.3" *) 
module gig_eth_hsr_fifo_async_36x16
   (rst,
    wr_clk,
    rd_clk,
    din,
    wr_en,
    rd_en,
    dout,
    full,
    almost_full,
    empty,
    valid,
    rd_data_count,
    wr_data_count);
  input rst;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 write_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME write_clk, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input wr_clk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 read_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME read_clk, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input rd_clk;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA" *) input [35:0]din;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA" *) output [35:0]dout;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE ALMOST_FULL" *) output almost_full;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;
  output valid;
  output [4:0]rd_data_count;
  output [4:0]wr_data_count;

  wire almost_full;
  wire [35:0]din;
  wire [35:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire [4:0]rd_data_count;
  wire rd_en;
  wire rst;
  wire valid;
  wire wr_clk;
  wire [4:0]wr_data_count;
  wire wr_en;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_overflow_UNCONNECTED;
  wire NLW_U0_prog_empty_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_underflow_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [3:0]NLW_U0_data_count_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;

  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "0" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "4" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "36" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "36" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FULL_FLAGS_RST_VAL = "1" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "1" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "1" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "1" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "1" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "1" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "2" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "1" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "15" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "14" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "5" *) 
  (* C_RD_DEPTH = "16" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "4" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "1" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "5" *) 
  (* C_WR_DEPTH = "16" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "4" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  gig_eth_hsr_fifo_async_36x16_fifo_generator_v13_2_3 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(almost_full),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(1'b0),
        .data_count(NLW_U0_data_count_UNCONNECTED[3:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_U0_overflow_UNCONNECTED),
        .prog_empty(NLW_U0_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(rd_clk),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(1'b0),
        .underflow(NLW_U0_underflow_UNCONNECTED),
        .valid(valid),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) 
(* INV_DEF_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_cdc_async_rst" *) (* RST_ACTIVE_HIGH = "1" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ASYNC_RST" *) 
module gig_eth_hsr_fifo_async_36x16_xpm_cdc_async_rst
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [1:0]arststages_ff;
  wire dest_clk;
  wire src_arst;

  assign dest_arst = arststages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(src_arst),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[0]),
        .PRE(src_arst),
        .Q(arststages_ff[1]));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) 
(* INV_DEF_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_cdc_async_rst" *) (* RST_ACTIVE_HIGH = "1" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ASYNC_RST" *) 
module gig_eth_hsr_fifo_async_36x16_xpm_cdc_async_rst__2
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [1:0]arststages_ff;
  wire dest_clk;
  wire src_arst;

  assign dest_arst = arststages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(src_arst),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[0]),
        .PRE(src_arst),
        .Q(arststages_ff[1]));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "1" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module gig_eth_hsr_fifo_async_36x16_xpm_cdc_gray
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [3:0]src_in_bin;
  input dest_clk;
  output [3:0]dest_out_bin;

  wire [3:0]async_path;
  wire [2:0]binval;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[1] ;
  wire [3:0]dest_out_bin;
  wire [2:0]gray_enc;
  wire src_clk;
  wire [3:0]src_in_bin;

  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin_ff[0]_i_1 
       (.I0(\dest_graysync_ff[1] [0]),
        .I1(\dest_graysync_ff[1] [2]),
        .I2(\dest_graysync_ff[1] [3]),
        .I3(\dest_graysync_ff[1] [1]),
        .O(binval[0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin_ff[1]_i_1 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(\dest_graysync_ff[1] [3]),
        .I2(\dest_graysync_ff[1] [2]),
        .O(binval[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[2]_i_1 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(\dest_graysync_ff[1] [3]),
        .O(binval[2]));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[0]),
        .Q(dest_out_bin[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[1]),
        .Q(dest_out_bin[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[2]),
        .Q(dest_out_bin[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(dest_out_bin[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[3]),
        .Q(async_path[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "1" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module gig_eth_hsr_fifo_async_36x16_xpm_cdc_gray__2
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [3:0]src_in_bin;
  input dest_clk;
  output [3:0]dest_out_bin;

  wire [3:0]async_path;
  wire [2:0]binval;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[1] ;
  wire [3:0]dest_out_bin;
  wire [2:0]gray_enc;
  wire src_clk;
  wire [3:0]src_in_bin;

  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin_ff[0]_i_1 
       (.I0(\dest_graysync_ff[1] [0]),
        .I1(\dest_graysync_ff[1] [2]),
        .I2(\dest_graysync_ff[1] [3]),
        .I3(\dest_graysync_ff[1] [1]),
        .O(binval[0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin_ff[1]_i_1 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(\dest_graysync_ff[1] [3]),
        .I2(\dest_graysync_ff[1] [2]),
        .O(binval[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[2]_i_1 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(\dest_graysync_ff[1] [3]),
        .O(binval[2]));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[0]),
        .Q(dest_out_bin[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[1]),
        .Q(dest_out_bin[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[2]),
        .Q(dest_out_bin[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(dest_out_bin[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[3]),
        .Q(async_path[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module gig_eth_hsr_fifo_async_36x16_xpm_cdc_single
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module gig_eth_hsr_fifo_async_36x16_xpm_cdc_single__2
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "gig_eth_hsr_fifo_async_36x512,fifo_generator_v13_2_3,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "fifo_generator_v13_2_3,Vivado 2018.3" *) 
module gig_eth_hsr_fifo_async_36x512
   (rst,
    wr_clk,
    rd_clk,
    din,
    wr_en,
    rd_en,
    dout,
    full,
    almost_full,
    empty,
    valid,
    rd_data_count,
    wr_data_count);
  input rst;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 write_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME write_clk, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input wr_clk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 read_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME read_clk, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input rd_clk;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA" *) input [35:0]din;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA" *) output [35:0]dout;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE ALMOST_FULL" *) output almost_full;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;
  output valid;
  output [9:0]rd_data_count;
  output [9:0]wr_data_count;

  wire almost_full;
  wire [35:0]din;
  wire [35:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire [9:0]rd_data_count;
  wire rd_en;
  wire rst;
  wire valid;
  wire wr_clk;
  wire [9:0]wr_data_count;
  wire wr_en;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_overflow_UNCONNECTED;
  wire NLW_U0_prog_empty_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_underflow_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [8:0]NLW_U0_data_count_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;

  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "0" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "9" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "36" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "36" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FULL_FLAGS_RST_VAL = "1" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "1" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "1" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "1" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "1" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "1" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "2" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "1" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "511" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "510" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "10" *) 
  (* C_RD_DEPTH = "512" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "9" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "1" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "10" *) 
  (* C_WR_DEPTH = "512" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "9" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  gig_eth_hsr_fifo_async_36x512_fifo_generator_v13_2_3 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(almost_full),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(1'b0),
        .data_count(NLW_U0_data_count_UNCONNECTED[8:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_U0_overflow_UNCONNECTED),
        .prog_empty(NLW_U0_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(rd_clk),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(1'b0),
        .underflow(NLW_U0_underflow_UNCONNECTED),
        .valid(valid),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) 
(* INV_DEF_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_cdc_async_rst" *) (* RST_ACTIVE_HIGH = "1" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ASYNC_RST" *) 
module gig_eth_hsr_fifo_async_36x512_xpm_cdc_async_rst
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [1:0]arststages_ff;
  wire dest_clk;
  wire src_arst;

  assign dest_arst = arststages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(src_arst),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[0]),
        .PRE(src_arst),
        .Q(arststages_ff[1]));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) 
(* INV_DEF_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_cdc_async_rst" *) (* RST_ACTIVE_HIGH = "1" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ASYNC_RST" *) 
module gig_eth_hsr_fifo_async_36x512_xpm_cdc_async_rst__2
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [1:0]arststages_ff;
  wire dest_clk;
  wire src_arst;

  assign dest_arst = arststages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(src_arst),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[0]),
        .PRE(src_arst),
        .Q(arststages_ff[1]));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "1" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "9" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module gig_eth_hsr_fifo_async_36x512_xpm_cdc_gray
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [8:0]src_in_bin;
  input dest_clk;
  output [8:0]dest_out_bin;

  wire [8:0]async_path;
  wire [7:0]binval;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [8:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [8:0]\dest_graysync_ff[1] ;
  wire [8:0]dest_out_bin;
  wire [7:0]gray_enc;
  wire src_clk;
  wire [8:0]src_in_bin;

  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[5]),
        .Q(\dest_graysync_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[6]),
        .Q(\dest_graysync_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[7]),
        .Q(\dest_graysync_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[8]),
        .Q(\dest_graysync_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [5]),
        .Q(\dest_graysync_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [6]),
        .Q(\dest_graysync_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [7]),
        .Q(\dest_graysync_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [8]),
        .Q(\dest_graysync_ff[1] [8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin_ff[0]_i_1 
       (.I0(\dest_graysync_ff[1] [0]),
        .I1(\dest_graysync_ff[1] [2]),
        .I2(binval[3]),
        .I3(\dest_graysync_ff[1] [1]),
        .O(binval[0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin_ff[1]_i_1 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(binval[3]),
        .I2(\dest_graysync_ff[1] [2]),
        .O(binval[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[2]_i_1 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(binval[3]),
        .O(binval[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin_ff[3]_i_1 
       (.I0(\dest_graysync_ff[1] [3]),
        .I1(\dest_graysync_ff[1] [5]),
        .I2(\dest_graysync_ff[1] [7]),
        .I3(\dest_graysync_ff[1] [8]),
        .I4(\dest_graysync_ff[1] [6]),
        .I5(\dest_graysync_ff[1] [4]),
        .O(binval[3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin_ff[4]_i_1 
       (.I0(\dest_graysync_ff[1] [4]),
        .I1(\dest_graysync_ff[1] [6]),
        .I2(\dest_graysync_ff[1] [8]),
        .I3(\dest_graysync_ff[1] [7]),
        .I4(\dest_graysync_ff[1] [5]),
        .O(binval[4]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin_ff[5]_i_1 
       (.I0(\dest_graysync_ff[1] [5]),
        .I1(\dest_graysync_ff[1] [7]),
        .I2(\dest_graysync_ff[1] [8]),
        .I3(\dest_graysync_ff[1] [6]),
        .O(binval[5]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin_ff[6]_i_1 
       (.I0(\dest_graysync_ff[1] [6]),
        .I1(\dest_graysync_ff[1] [8]),
        .I2(\dest_graysync_ff[1] [7]),
        .O(binval[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[7]_i_1 
       (.I0(\dest_graysync_ff[1] [7]),
        .I1(\dest_graysync_ff[1] [8]),
        .O(binval[7]));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[0]),
        .Q(dest_out_bin[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[1]),
        .Q(dest_out_bin[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[2]),
        .Q(dest_out_bin[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[3]),
        .Q(dest_out_bin[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[4]),
        .Q(dest_out_bin[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[5]),
        .Q(dest_out_bin[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[6]),
        .Q(dest_out_bin[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[7]),
        .Q(dest_out_bin[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [8]),
        .Q(dest_out_bin[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[4]_i_1 
       (.I0(src_in_bin[5]),
        .I1(src_in_bin[4]),
        .O(gray_enc[4]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[5]_i_1 
       (.I0(src_in_bin[6]),
        .I1(src_in_bin[5]),
        .O(gray_enc[5]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[6]_i_1 
       (.I0(src_in_bin[7]),
        .I1(src_in_bin[6]),
        .O(gray_enc[6]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[7]_i_1 
       (.I0(src_in_bin[8]),
        .I1(src_in_bin[7]),
        .O(gray_enc[7]));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[4]),
        .Q(async_path[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[5] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[5]),
        .Q(async_path[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[6] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[6]),
        .Q(async_path[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[7] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[7]),
        .Q(async_path[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[8] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[8]),
        .Q(async_path[8]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "1" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "9" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module gig_eth_hsr_fifo_async_36x512_xpm_cdc_gray__2
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [8:0]src_in_bin;
  input dest_clk;
  output [8:0]dest_out_bin;

  wire [8:0]async_path;
  wire [7:0]binval;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [8:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [8:0]\dest_graysync_ff[1] ;
  wire [8:0]dest_out_bin;
  wire [7:0]gray_enc;
  wire src_clk;
  wire [8:0]src_in_bin;

  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[5]),
        .Q(\dest_graysync_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[6]),
        .Q(\dest_graysync_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[7]),
        .Q(\dest_graysync_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[8]),
        .Q(\dest_graysync_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [5]),
        .Q(\dest_graysync_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [6]),
        .Q(\dest_graysync_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [7]),
        .Q(\dest_graysync_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dest_graysync_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [8]),
        .Q(\dest_graysync_ff[1] [8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin_ff[0]_i_1 
       (.I0(\dest_graysync_ff[1] [0]),
        .I1(\dest_graysync_ff[1] [2]),
        .I2(binval[3]),
        .I3(\dest_graysync_ff[1] [1]),
        .O(binval[0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin_ff[1]_i_1 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(binval[3]),
        .I2(\dest_graysync_ff[1] [2]),
        .O(binval[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[2]_i_1 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(binval[3]),
        .O(binval[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin_ff[3]_i_1 
       (.I0(\dest_graysync_ff[1] [3]),
        .I1(\dest_graysync_ff[1] [5]),
        .I2(\dest_graysync_ff[1] [7]),
        .I3(\dest_graysync_ff[1] [8]),
        .I4(\dest_graysync_ff[1] [6]),
        .I5(\dest_graysync_ff[1] [4]),
        .O(binval[3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin_ff[4]_i_1 
       (.I0(\dest_graysync_ff[1] [4]),
        .I1(\dest_graysync_ff[1] [6]),
        .I2(\dest_graysync_ff[1] [8]),
        .I3(\dest_graysync_ff[1] [7]),
        .I4(\dest_graysync_ff[1] [5]),
        .O(binval[4]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin_ff[5]_i_1 
       (.I0(\dest_graysync_ff[1] [5]),
        .I1(\dest_graysync_ff[1] [7]),
        .I2(\dest_graysync_ff[1] [8]),
        .I3(\dest_graysync_ff[1] [6]),
        .O(binval[5]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin_ff[6]_i_1 
       (.I0(\dest_graysync_ff[1] [6]),
        .I1(\dest_graysync_ff[1] [8]),
        .I2(\dest_graysync_ff[1] [7]),
        .O(binval[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[7]_i_1 
       (.I0(\dest_graysync_ff[1] [7]),
        .I1(\dest_graysync_ff[1] [8]),
        .O(binval[7]));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[0]),
        .Q(dest_out_bin[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[1]),
        .Q(dest_out_bin[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[2]),
        .Q(dest_out_bin[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[3]),
        .Q(dest_out_bin[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[4]),
        .Q(dest_out_bin[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[5]),
        .Q(dest_out_bin[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[6]),
        .Q(dest_out_bin[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[7]),
        .Q(dest_out_bin[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_out_bin_ff_reg[8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [8]),
        .Q(dest_out_bin[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[4]_i_1 
       (.I0(src_in_bin[5]),
        .I1(src_in_bin[4]),
        .O(gray_enc[4]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[5]_i_1 
       (.I0(src_in_bin[6]),
        .I1(src_in_bin[5]),
        .O(gray_enc[5]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[6]_i_1 
       (.I0(src_in_bin[7]),
        .I1(src_in_bin[6]),
        .O(gray_enc[6]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[7]_i_1 
       (.I0(src_in_bin[8]),
        .I1(src_in_bin[7]),
        .O(gray_enc[7]));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[4]),
        .Q(async_path[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[5] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[5]),
        .Q(async_path[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[6] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[6]),
        .Q(async_path[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[7] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[7]),
        .Q(async_path[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_gray_ff_reg[8] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[8]),
        .Q(async_path[8]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module gig_eth_hsr_fifo_async_36x512_xpm_cdc_single
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module gig_eth_hsr_fifo_async_36x512_xpm_cdc_single__2
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "gig_eth_hsr_fifo_sync_36x16,fifo_generator_v13_2_3,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "fifo_generator_v13_2_3,Vivado 2018.3" *) 
module gig_eth_hsr_fifo_sync_36x16
   (clk,
    rst,
    din,
    wr_en,
    rd_en,
    dout,
    full,
    almost_full,
    empty,
    valid,
    data_count);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 core_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME core_clk, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input clk;
  input rst;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA" *) input [35:0]din;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA" *) output [35:0]dout;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE ALMOST_FULL" *) output almost_full;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;
  output valid;
  output [4:0]data_count;

  wire almost_full;
  wire clk;
  wire [4:0]data_count;
  wire [35:0]din;
  wire [35:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire rst;
  wire valid;
  wire wr_en;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_overflow_UNCONNECTED;
  wire NLW_U0_prog_empty_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_underflow_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [4:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [4:0]NLW_U0_wr_data_count_UNCONNECTED;

  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "1" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "5" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "36" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "36" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FULL_FLAGS_RST_VAL = "1" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "1" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "1" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "1" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "1" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "0" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "1" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "15" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "14" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "5" *) 
  (* C_RD_DEPTH = "16" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "4" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "1" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "5" *) 
  (* C_WR_DEPTH = "16" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "4" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  gig_eth_hsr_fifo_sync_36x16_fifo_generator_v13_2_3 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(almost_full),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(clk),
        .data_count(data_count),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_U0_overflow_UNCONNECTED),
        .prog_empty(NLW_U0_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(1'b0),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[4:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(1'b0),
        .underflow(NLW_U0_underflow_UNCONNECTED),
        .valid(valid),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(1'b0),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[4:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) 
(* INV_DEF_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_cdc_async_rst" *) (* RST_ACTIVE_HIGH = "1" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ASYNC_RST" *) 
module gig_eth_hsr_fifo_sync_36x16_xpm_cdc_async_rst
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [1:0]arststages_ff;
  wire dest_clk;
  wire src_arst;

  assign dest_arst = arststages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(src_arst),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[0]),
        .PRE(src_arst),
        .Q(arststages_ff[1]));
endmodule

(* CHECK_LICENSE_TYPE = "gig_eth_hsr_fifo_sync_36x512,fifo_generator_v13_2_3,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "fifo_generator_v13_2_3,Vivado 2018.3" *) 
module gig_eth_hsr_fifo_sync_36x512
   (clk,
    rst,
    din,
    wr_en,
    rd_en,
    dout,
    full,
    almost_full,
    empty,
    valid,
    data_count);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 core_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME core_clk, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input clk;
  input rst;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA" *) input [35:0]din;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA" *) output [35:0]dout;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE ALMOST_FULL" *) output almost_full;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;
  output valid;
  output [9:0]data_count;

  wire almost_full;
  wire clk;
  wire [9:0]data_count;
  wire [35:0]din;
  wire [35:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire rst;
  wire valid;
  wire wr_en;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_overflow_UNCONNECTED;
  wire NLW_U0_prog_empty_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_underflow_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [9:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [9:0]NLW_U0_wr_data_count_UNCONNECTED;

  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "1" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "10" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "36" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "36" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FULL_FLAGS_RST_VAL = "1" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "1" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "1" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "1" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "1" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "0" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "1" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "511" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "510" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "10" *) 
  (* C_RD_DEPTH = "512" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "9" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "1" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "10" *) 
  (* C_WR_DEPTH = "512" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "9" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  gig_eth_hsr_fifo_sync_36x512_fifo_generator_v13_2_3 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(almost_full),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(clk),
        .data_count(data_count),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_U0_overflow_UNCONNECTED),
        .prog_empty(NLW_U0_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(1'b0),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[9:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(1'b0),
        .underflow(NLW_U0_underflow_UNCONNECTED),
        .valid(valid),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(1'b0),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[9:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) 
(* INV_DEF_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_cdc_async_rst" *) (* RST_ACTIVE_HIGH = "1" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ASYNC_RST" *) 
module gig_eth_hsr_fifo_sync_36x512_xpm_cdc_async_rst
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [1:0]arststages_ff;
  wire dest_clk;
  wire src_arst;

  assign dest_arst = arststages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(src_arst),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[0]),
        .PRE(src_arst),
        .Q(arststages_ff[1]));
endmodule

(* FPGA_FAMILY = "64'b0101101001011001010011100101000100110111001100000011000000110000" *) (* TXCLK_INV = "1'b0" *) 
module gig_eth_hsr_gmii
   (tx_reset,
    gtx_clk,
    gmii_txd_int,
    gmii_txen_int,
    gmii_txer_int,
    gmii_gtxc,
    gmii_txd,
    gmii_txen,
    gmii_txer,
    rx_reset,
    rx_clk,
    gmii_rxd_int,
    gmii_rxdv_int,
    gmii_rxer_int,
    gmii_rxc,
    gmii_rxd,
    gmii_rxdv,
    gmii_rxer,
    gmii_col_int,
    gmii_crs_int,
    gmii_col,
    gmii_crs,
    link_status,
    clock_speed,
    duplex_status);
  input tx_reset;
  (* mark_debug = "true" *) input gtx_clk;
  (* mark_debug = "true" *) input [7:0]gmii_txd_int;
  (* mark_debug = "true" *) input gmii_txen_int;
  (* mark_debug = "true" *) input gmii_txer_int;
  output gmii_gtxc;
  (* IOB = "TRUE" *) output [7:0]gmii_txd;
  (* IOB = "TRUE" *) output gmii_txen;
  (* IOB = "TRUE" *) output gmii_txer;
  input rx_reset;
  (* keep = "true" *) (* mark_debug = "true" *) output rx_clk;
  (* IOB = "true" *) (* mark_debug = "true" *) output [7:0]gmii_rxd_int;
  (* IOB = "true" *) (* mark_debug = "true" *) output gmii_rxdv_int;
  (* IOB = "true" *) (* mark_debug = "true" *) output gmii_rxer_int;
  input gmii_rxc;
  (* IOB = "TRUE" *) input [7:0]gmii_rxd;
  (* IOB = "TRUE" *) input gmii_rxdv;
  (* IOB = "TRUE" *) input gmii_rxer;
  (* IOB = "true" *) output gmii_col_int;
  (* IOB = "true" *) output gmii_crs_int;
  input gmii_col;
  input gmii_crs;
  output link_status;
  output [1:0]clock_speed;
  output duplex_status;

  wire \<const0> ;
  wire gmii_col;
  wire gmii_col_int;
  wire gmii_crs;
  wire gmii_crs_int;
  wire gmii_gtxc;
  wire gmii_rxc;
  wire gmii_rxc_ibuf;
  wire [7:0]gmii_rxd;
  (* MARK_DEBUG *) wire [7:0]gmii_rxd_int;
  wire gmii_rxdv;
  (* MARK_DEBUG *) wire gmii_rxdv_int;
  wire gmii_rxer;
  (* MARK_DEBUG *) wire gmii_rxer_int;
  wire [7:0]gmii_txd;
  (* MARK_DEBUG *) wire [7:0]gmii_txd_int;
  wire gmii_txen;
  (* MARK_DEBUG *) wire gmii_txen_int;
  wire gmii_txer;
  (* MARK_DEBUG *) wire gmii_txer_int;
  (* MARK_DEBUG *) wire gtx_clk;
  (* MARK_DEBUG *) (* RTL_KEEP = "true" *) wire rx_clk;
  wire \NLW_BLK_OTHER_RXC.u_bufg_rxc_I1_UNCONNECTED ;
  wire \NLW_BLK_ZYNQ.u_txc_R_UNCONNECTED ;
  wire \NLW_BLK_ZYNQ.u_txc_S_UNCONNECTED ;

  assign clock_speed[1] = \<const0> ;
  assign clock_speed[0] = \<const0> ;
  assign duplex_status = \<const0> ;
  assign link_status = \<const0> ;
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "BUFGMUX" *) 
  (* XILINX_TRANSFORM_PINMAP = "S:CE1,CE0" *) 
  BUFGCTRL #(
    .INIT_OUT(0),
    .IS_CE0_INVERTED(1'b1),
    .PRESELECT_I0("TRUE"),
    .PRESELECT_I1("FALSE")) 
    \BLK_OTHER_RXC.u_bufg_rxc 
       (.CE0(1'b0),
        .CE1(1'b0),
        .I0(gmii_rxc_ibuf),
        .I1(\NLW_BLK_OTHER_RXC.u_bufg_rxc_I1_UNCONNECTED ),
        .IGNORE0(1'b0),
        .IGNORE1(1'b0),
        .O(rx_clk),
        .S0(1'b1),
        .S1(1'b1));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* __SRVAL = "TRUE" *) 
  ODDR #(
    .DDR_CLK_EDGE("OPPOSITE_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    \BLK_ZYNQ.u_txc 
       (.C(gtx_clk),
        .CE(1'b1),
        .D1(1'b1),
        .D2(1'b0),
        .Q(gmii_gtxc),
        .R(\NLW_BLK_ZYNQ.u_txc_R_UNCONNECTED ),
        .S(\NLW_BLK_ZYNQ.u_txc_S_UNCONNECTED ));
  GND GND
       (.G(\<const0> ));
  (* IOB = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    gmii_col_int_reg
       (.C(gtx_clk),
        .CE(1'b1),
        .D(gmii_col),
        .Q(gmii_col_int),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    gmii_crs_int_reg
       (.C(gtx_clk),
        .CE(1'b1),
        .D(gmii_crs),
        .Q(gmii_crs_int),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_int_reg[0] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(gmii_rxd[0]),
        .Q(gmii_rxd_int[0]),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_int_reg[1] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(gmii_rxd[1]),
        .Q(gmii_rxd_int[1]),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_int_reg[2] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(gmii_rxd[2]),
        .Q(gmii_rxd_int[2]),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_int_reg[3] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(gmii_rxd[3]),
        .Q(gmii_rxd_int[3]),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_int_reg[4] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(gmii_rxd[4]),
        .Q(gmii_rxd_int[4]),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_int_reg[5] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(gmii_rxd[5]),
        .Q(gmii_rxd_int[5]),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_int_reg[6] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(gmii_rxd[6]),
        .Q(gmii_rxd_int[6]),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_int_reg[7] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(gmii_rxd[7]),
        .Q(gmii_rxd_int[7]),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    gmii_rxdv_int_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(gmii_rxdv),
        .Q(gmii_rxdv_int),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    gmii_rxer_int_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(gmii_rxer),
        .Q(gmii_rxer_int),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gmii_txd_reg[0] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(gmii_txd_int[0]),
        .Q(gmii_txd[0]),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gmii_txd_reg[1] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(gmii_txd_int[1]),
        .Q(gmii_txd[1]),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gmii_txd_reg[2] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(gmii_txd_int[2]),
        .Q(gmii_txd[2]),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gmii_txd_reg[3] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(gmii_txd_int[3]),
        .Q(gmii_txd[3]),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gmii_txd_reg[4] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(gmii_txd_int[4]),
        .Q(gmii_txd[4]),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gmii_txd_reg[5] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(gmii_txd_int[5]),
        .Q(gmii_txd[5]),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gmii_txd_reg[6] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(gmii_txd_int[6]),
        .Q(gmii_txd[6]),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gmii_txd_reg[7] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(gmii_txd_int[7]),
        .Q(gmii_txd[7]),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    gmii_txen_reg
       (.C(gtx_clk),
        .CE(1'b1),
        .D(gmii_txen_int),
        .Q(gmii_txen),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    gmii_txer_reg
       (.C(gtx_clk),
        .CE(1'b1),
        .D(gmii_txer_int),
        .Q(gmii_txer),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* XILINX_LEGACY_PRIM = "IBUFG" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    u_ibuf_rxc
       (.I(gmii_rxc),
        .O(gmii_rxc_ibuf));
endmodule

(* FPGA_FAMILY = "64'b0101101001011001010011100101000100110111001100000011000000110000" *) (* ORIG_REF_NAME = "gig_eth_hsr_gmii" *) (* TXCLK_INV = "1'b0" *) 
module gig_eth_hsr_gmii__1
   (tx_reset,
    gtx_clk,
    gmii_txd_int,
    gmii_txen_int,
    gmii_txer_int,
    gmii_gtxc,
    gmii_txd,
    gmii_txen,
    gmii_txer,
    rx_reset,
    rx_clk,
    gmii_rxd_int,
    gmii_rxdv_int,
    gmii_rxer_int,
    gmii_rxc,
    gmii_rxd,
    gmii_rxdv,
    gmii_rxer,
    gmii_col_int,
    gmii_crs_int,
    gmii_col,
    gmii_crs,
    link_status,
    clock_speed,
    duplex_status);
  input tx_reset;
  (* mark_debug = "true" *) input gtx_clk;
  (* mark_debug = "true" *) input [7:0]gmii_txd_int;
  (* mark_debug = "true" *) input gmii_txen_int;
  (* mark_debug = "true" *) input gmii_txer_int;
  output gmii_gtxc;
  (* IOB = "TRUE" *) output [7:0]gmii_txd;
  (* IOB = "TRUE" *) output gmii_txen;
  (* IOB = "TRUE" *) output gmii_txer;
  input rx_reset;
  (* keep = "true" *) (* mark_debug = "true" *) output rx_clk;
  (* IOB = "true" *) (* mark_debug = "true" *) output [7:0]gmii_rxd_int;
  (* IOB = "true" *) (* mark_debug = "true" *) output gmii_rxdv_int;
  (* IOB = "true" *) (* mark_debug = "true" *) output gmii_rxer_int;
  input gmii_rxc;
  (* IOB = "TRUE" *) input [7:0]gmii_rxd;
  (* IOB = "TRUE" *) input gmii_rxdv;
  (* IOB = "TRUE" *) input gmii_rxer;
  (* IOB = "true" *) output gmii_col_int;
  (* IOB = "true" *) output gmii_crs_int;
  input gmii_col;
  input gmii_crs;
  output link_status;
  output [1:0]clock_speed;
  output duplex_status;

  wire \<const0> ;
  wire gmii_col;
  wire gmii_col_int;
  wire gmii_crs;
  wire gmii_crs_int;
  wire gmii_gtxc;
  wire gmii_rxc;
  wire gmii_rxc_ibuf;
  wire [7:0]gmii_rxd;
  (* MARK_DEBUG *) wire [7:0]gmii_rxd_int;
  wire gmii_rxdv;
  (* MARK_DEBUG *) wire gmii_rxdv_int;
  wire gmii_rxer;
  (* MARK_DEBUG *) wire gmii_rxer_int;
  wire [7:0]gmii_txd;
  (* MARK_DEBUG *) wire [7:0]gmii_txd_int;
  wire gmii_txen;
  (* MARK_DEBUG *) wire gmii_txen_int;
  wire gmii_txer;
  (* MARK_DEBUG *) wire gmii_txer_int;
  (* MARK_DEBUG *) wire gtx_clk;
  (* MARK_DEBUG *) (* RTL_KEEP = "true" *) wire rx_clk;
  wire \NLW_BLK_OTHER_RXC.u_bufg_rxc_I1_UNCONNECTED ;
  wire \NLW_BLK_ZYNQ.u_txc_R_UNCONNECTED ;
  wire \NLW_BLK_ZYNQ.u_txc_S_UNCONNECTED ;

  assign clock_speed[1] = \<const0> ;
  assign clock_speed[0] = \<const0> ;
  assign duplex_status = \<const0> ;
  assign link_status = \<const0> ;
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "BUFGMUX" *) 
  (* XILINX_TRANSFORM_PINMAP = "S:CE1,CE0" *) 
  BUFGCTRL #(
    .INIT_OUT(0),
    .IS_CE0_INVERTED(1'b1),
    .PRESELECT_I0("TRUE"),
    .PRESELECT_I1("FALSE")) 
    \BLK_OTHER_RXC.u_bufg_rxc 
       (.CE0(1'b0),
        .CE1(1'b0),
        .I0(gmii_rxc_ibuf),
        .I1(\NLW_BLK_OTHER_RXC.u_bufg_rxc_I1_UNCONNECTED ),
        .IGNORE0(1'b0),
        .IGNORE1(1'b0),
        .O(rx_clk),
        .S0(1'b1),
        .S1(1'b1));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* __SRVAL = "TRUE" *) 
  ODDR #(
    .DDR_CLK_EDGE("OPPOSITE_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    \BLK_ZYNQ.u_txc 
       (.C(gtx_clk),
        .CE(1'b1),
        .D1(1'b1),
        .D2(1'b0),
        .Q(gmii_gtxc),
        .R(\NLW_BLK_ZYNQ.u_txc_R_UNCONNECTED ),
        .S(\NLW_BLK_ZYNQ.u_txc_S_UNCONNECTED ));
  GND GND
       (.G(\<const0> ));
  (* IOB = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    gmii_col_int_reg
       (.C(gtx_clk),
        .CE(1'b1),
        .D(gmii_col),
        .Q(gmii_col_int),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    gmii_crs_int_reg
       (.C(gtx_clk),
        .CE(1'b1),
        .D(gmii_crs),
        .Q(gmii_crs_int),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_int_reg[0] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(gmii_rxd[0]),
        .Q(gmii_rxd_int[0]),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_int_reg[1] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(gmii_rxd[1]),
        .Q(gmii_rxd_int[1]),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_int_reg[2] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(gmii_rxd[2]),
        .Q(gmii_rxd_int[2]),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_int_reg[3] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(gmii_rxd[3]),
        .Q(gmii_rxd_int[3]),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_int_reg[4] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(gmii_rxd[4]),
        .Q(gmii_rxd_int[4]),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_int_reg[5] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(gmii_rxd[5]),
        .Q(gmii_rxd_int[5]),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_int_reg[6] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(gmii_rxd[6]),
        .Q(gmii_rxd_int[6]),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_int_reg[7] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(gmii_rxd[7]),
        .Q(gmii_rxd_int[7]),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    gmii_rxdv_int_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(gmii_rxdv),
        .Q(gmii_rxdv_int),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    gmii_rxer_int_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(gmii_rxer),
        .Q(gmii_rxer_int),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gmii_txd_reg[0] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(gmii_txd_int[0]),
        .Q(gmii_txd[0]),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gmii_txd_reg[1] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(gmii_txd_int[1]),
        .Q(gmii_txd[1]),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gmii_txd_reg[2] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(gmii_txd_int[2]),
        .Q(gmii_txd[2]),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gmii_txd_reg[3] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(gmii_txd_int[3]),
        .Q(gmii_txd[3]),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gmii_txd_reg[4] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(gmii_txd_int[4]),
        .Q(gmii_txd[4]),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gmii_txd_reg[5] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(gmii_txd_int[5]),
        .Q(gmii_txd[5]),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gmii_txd_reg[6] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(gmii_txd_int[6]),
        .Q(gmii_txd[6]),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gmii_txd_reg[7] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(gmii_txd_int[7]),
        .Q(gmii_txd[7]),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    gmii_txen_reg
       (.C(gtx_clk),
        .CE(1'b1),
        .D(gmii_txen_int),
        .Q(gmii_txen),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    gmii_txer_reg
       (.C(gtx_clk),
        .CE(1'b1),
        .D(gmii_txer_int),
        .Q(gmii_txer),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* XILINX_LEGACY_PRIM = "IBUFG" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    u_ibuf_rxc
       (.I(gmii_rxc),
        .O(gmii_rxc_ibuf));
endmodule

(* FPGA_FAMILY = "64'b0101101001011001010011100101000100110111001100000011000000110000" *) (* ORIG_REF_NAME = "gig_eth_hsr_gmii" *) (* TXCLK_INV = "1'b0" *) 
module gig_eth_hsr_gmii__2
   (tx_reset,
    gtx_clk,
    gmii_txd_int,
    gmii_txen_int,
    gmii_txer_int,
    gmii_gtxc,
    gmii_txd,
    gmii_txen,
    gmii_txer,
    rx_reset,
    rx_clk,
    gmii_rxd_int,
    gmii_rxdv_int,
    gmii_rxer_int,
    gmii_rxc,
    gmii_rxd,
    gmii_rxdv,
    gmii_rxer,
    gmii_col_int,
    gmii_crs_int,
    gmii_col,
    gmii_crs,
    link_status,
    clock_speed,
    duplex_status);
  input tx_reset;
  (* mark_debug = "true" *) input gtx_clk;
  (* mark_debug = "true" *) input [7:0]gmii_txd_int;
  (* mark_debug = "true" *) input gmii_txen_int;
  (* mark_debug = "true" *) input gmii_txer_int;
  output gmii_gtxc;
  (* IOB = "TRUE" *) output [7:0]gmii_txd;
  (* IOB = "TRUE" *) output gmii_txen;
  (* IOB = "TRUE" *) output gmii_txer;
  input rx_reset;
  (* keep = "true" *) (* mark_debug = "true" *) output rx_clk;
  (* IOB = "true" *) (* mark_debug = "true" *) output [7:0]gmii_rxd_int;
  (* IOB = "true" *) (* mark_debug = "true" *) output gmii_rxdv_int;
  (* IOB = "true" *) (* mark_debug = "true" *) output gmii_rxer_int;
  input gmii_rxc;
  (* IOB = "TRUE" *) input [7:0]gmii_rxd;
  (* IOB = "TRUE" *) input gmii_rxdv;
  (* IOB = "TRUE" *) input gmii_rxer;
  (* IOB = "true" *) output gmii_col_int;
  (* IOB = "true" *) output gmii_crs_int;
  input gmii_col;
  input gmii_crs;
  output link_status;
  output [1:0]clock_speed;
  output duplex_status;

  wire \<const0> ;
  wire gmii_col;
  wire gmii_col_int;
  wire gmii_crs;
  wire gmii_crs_int;
  wire gmii_gtxc;
  wire gmii_rxc;
  wire gmii_rxc_ibuf;
  wire [7:0]gmii_rxd;
  (* MARK_DEBUG *) wire [7:0]gmii_rxd_int;
  wire gmii_rxdv;
  (* MARK_DEBUG *) wire gmii_rxdv_int;
  wire gmii_rxer;
  (* MARK_DEBUG *) wire gmii_rxer_int;
  wire [7:0]gmii_txd;
  (* MARK_DEBUG *) wire [7:0]gmii_txd_int;
  wire gmii_txen;
  (* MARK_DEBUG *) wire gmii_txen_int;
  wire gmii_txer;
  (* MARK_DEBUG *) wire gmii_txer_int;
  (* MARK_DEBUG *) wire gtx_clk;
  (* MARK_DEBUG *) (* RTL_KEEP = "true" *) wire rx_clk;
  wire \NLW_BLK_OTHER_RXC.u_bufg_rxc_I1_UNCONNECTED ;
  wire \NLW_BLK_ZYNQ.u_txc_R_UNCONNECTED ;
  wire \NLW_BLK_ZYNQ.u_txc_S_UNCONNECTED ;

  assign clock_speed[1] = \<const0> ;
  assign clock_speed[0] = \<const0> ;
  assign duplex_status = \<const0> ;
  assign link_status = \<const0> ;
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "BUFGMUX" *) 
  (* XILINX_TRANSFORM_PINMAP = "S:CE1,CE0" *) 
  BUFGCTRL #(
    .INIT_OUT(0),
    .IS_CE0_INVERTED(1'b1),
    .PRESELECT_I0("TRUE"),
    .PRESELECT_I1("FALSE")) 
    \BLK_OTHER_RXC.u_bufg_rxc 
       (.CE0(1'b0),
        .CE1(1'b0),
        .I0(gmii_rxc_ibuf),
        .I1(\NLW_BLK_OTHER_RXC.u_bufg_rxc_I1_UNCONNECTED ),
        .IGNORE0(1'b0),
        .IGNORE1(1'b0),
        .O(rx_clk),
        .S0(1'b1),
        .S1(1'b1));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* __SRVAL = "TRUE" *) 
  ODDR #(
    .DDR_CLK_EDGE("OPPOSITE_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    \BLK_ZYNQ.u_txc 
       (.C(gtx_clk),
        .CE(1'b1),
        .D1(1'b1),
        .D2(1'b0),
        .Q(gmii_gtxc),
        .R(\NLW_BLK_ZYNQ.u_txc_R_UNCONNECTED ),
        .S(\NLW_BLK_ZYNQ.u_txc_S_UNCONNECTED ));
  GND GND
       (.G(\<const0> ));
  (* IOB = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    gmii_col_int_reg
       (.C(gtx_clk),
        .CE(1'b1),
        .D(gmii_col),
        .Q(gmii_col_int),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    gmii_crs_int_reg
       (.C(gtx_clk),
        .CE(1'b1),
        .D(gmii_crs),
        .Q(gmii_crs_int),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_int_reg[0] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(gmii_rxd[0]),
        .Q(gmii_rxd_int[0]),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_int_reg[1] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(gmii_rxd[1]),
        .Q(gmii_rxd_int[1]),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_int_reg[2] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(gmii_rxd[2]),
        .Q(gmii_rxd_int[2]),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_int_reg[3] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(gmii_rxd[3]),
        .Q(gmii_rxd_int[3]),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_int_reg[4] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(gmii_rxd[4]),
        .Q(gmii_rxd_int[4]),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_int_reg[5] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(gmii_rxd[5]),
        .Q(gmii_rxd_int[5]),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_int_reg[6] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(gmii_rxd[6]),
        .Q(gmii_rxd_int[6]),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gmii_rxd_int_reg[7] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(gmii_rxd[7]),
        .Q(gmii_rxd_int[7]),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    gmii_rxdv_int_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(gmii_rxdv),
        .Q(gmii_rxdv_int),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    gmii_rxer_int_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(gmii_rxer),
        .Q(gmii_rxer_int),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gmii_txd_reg[0] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(gmii_txd_int[0]),
        .Q(gmii_txd[0]),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gmii_txd_reg[1] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(gmii_txd_int[1]),
        .Q(gmii_txd[1]),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gmii_txd_reg[2] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(gmii_txd_int[2]),
        .Q(gmii_txd[2]),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gmii_txd_reg[3] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(gmii_txd_int[3]),
        .Q(gmii_txd[3]),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gmii_txd_reg[4] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(gmii_txd_int[4]),
        .Q(gmii_txd[4]),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gmii_txd_reg[5] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(gmii_txd_int[5]),
        .Q(gmii_txd[5]),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gmii_txd_reg[6] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(gmii_txd_int[6]),
        .Q(gmii_txd[6]),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gmii_txd_reg[7] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(gmii_txd_int[7]),
        .Q(gmii_txd[7]),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    gmii_txen_reg
       (.C(gtx_clk),
        .CE(1'b1),
        .D(gmii_txen_int),
        .Q(gmii_txen),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    gmii_txer_reg
       (.C(gtx_clk),
        .CE(1'b1),
        .D(gmii_txer_int),
        .Q(gmii_txer),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* XILINX_LEGACY_PRIM = "IBUFG" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    u_ibuf_rxc
       (.I(gmii_rxc),
        .O(gmii_rxc_ibuf));
endmodule

module gig_eth_hsr_host
   (\crc_err_sync_reg[2] ,
    gmiiU_gtxc,
    gmiiU_txd,
    gmiiU_txen,
    gmiiU_txer,
    rx_clk,
    txA_rdy,
    txB_rdy,
    din,
    rxA_vld,
    \rxB_ctl_reg[3] ,
    rxB_vld,
    mac_src,
    mac_src_vld,
    host_probe_txen,
    host_probe_rxdv,
    \CNT_CRC_ERR_HOST_reg[15] ,
    full,
    u_rx_i_2_0,
    UNCONN_IN,
    gtx_clk,
    gmiiU_rxc,
    gmiiU_rxd,
    gmiiU_rxdv,
    gmiiU_rxer,
    gmiiU_col,
    gmiiU_crs,
    gmii_txen_reg,
    dout,
    txA_vld,
    txA_empty,
    \gmii_txd_reg[7] ,
    txB_vld,
    txB_empty,
    Q,
    rx_reset,
    rxA_full,
    rxB_full,
    \rxA_dat_reg[23] ,
    net_mac_src_hit,
    mac_src_hit_vld);
  output \crc_err_sync_reg[2] ;
  output gmiiU_gtxc;
  output [7:0]gmiiU_txd;
  output gmiiU_txen;
  output gmiiU_txer;
  output rx_clk;
  output txA_rdy;
  output txB_rdy;
  output [35:0]din;
  output rxA_vld;
  output [35:0]\rxB_ctl_reg[3] ;
  output rxB_vld;
  output [46:0]mac_src;
  output mac_src_vld;
  output host_probe_txen;
  output host_probe_rxdv;
  input \CNT_CRC_ERR_HOST_reg[15] ;
  input full;
  input u_rx_i_2_0;
  input UNCONN_IN;
  input gtx_clk;
  input gmiiU_rxc;
  input [7:0]gmiiU_rxd;
  input gmiiU_rxdv;
  input gmiiU_rxer;
  input gmiiU_col;
  input gmiiU_crs;
  input gmii_txen_reg;
  input [35:0]dout;
  input txA_vld;
  input txA_empty;
  input [35:0]\gmii_txd_reg[7] ;
  input txB_vld;
  input txB_empty;
  input [0:0]Q;
  input rx_reset;
  input rxA_full;
  input rxB_full;
  input [2:0]\rxA_dat_reg[23] ;
  input net_mac_src_hit;
  input mac_src_hit_vld;

  wire \CNT_CRC_ERR_HOST_reg[15] ;
  wire [0:0]Q;
  wire UNCONN_IN;
  wire \crc_err_sync_reg[2] ;
  wire [35:0]din;
  wire [35:0]dout;
  wire full;
  wire gmiiU_col;
  wire gmiiU_crs;
  wire gmiiU_gtxc;
  wire gmiiU_rxc;
  wire [7:0]gmiiU_rxd;
  wire gmiiU_rxdv;
  wire gmiiU_rxer;
  wire [7:0]gmiiU_txd;
  wire gmiiU_txen;
  wire gmiiU_txer;
  wire [7:0]gmii_rxd_int;
  wire gmii_rxdv_int;
  wire gmii_rxer_int;
  wire [7:0]gmii_txd_int;
  wire [35:0]\gmii_txd_reg[7] ;
  wire gmii_txen_int;
  wire gmii_txen_reg;
  wire gmii_txer_int;
  wire gtx_clk;
  wire host_crc_err;
  wire [40:40]host_mac_src;
  wire host_probe_rxdv;
  wire host_probe_txen;
  wire [46:0]mac_src;
  wire mac_src_hit_vld;
  wire mac_src_vld;
  wire net_mac_src_hit;
  wire [2:0]\rxA_dat_reg[23] ;
  wire rxA_full;
  wire rxA_rdy;
  wire rxA_vld;
  wire [35:0]\rxB_ctl_reg[3] ;
  wire rxB_full;
  wire rxB_rdy;
  wire rxB_vld;
  wire rx_clk;
  wire rx_reset;
  wire txA_empty;
  wire txA_rdy;
  wire txA_vld;
  wire txB_empty;
  wire txB_rdy;
  wire txB_vld;
  wire u_rx_i_2_0;
  wire \NLW_BLK_REDBOX.u_gmii_duplex_status_UNCONNECTED ;
  wire \NLW_BLK_REDBOX.u_gmii_gmii_col_int_UNCONNECTED ;
  wire \NLW_BLK_REDBOX.u_gmii_gmii_crs_int_UNCONNECTED ;
  wire \NLW_BLK_REDBOX.u_gmii_link_status_UNCONNECTED ;
  wire [1:0]\NLW_BLK_REDBOX.u_gmii_clock_speed_UNCONNECTED ;

  (* FPGA_FAMILY = "64'b0101101001011001010011100101000100110111001100000011000000110000" *) 
  (* TXCLK_INV = "1'b0" *) 
  gig_eth_hsr_gmii__1 \BLK_REDBOX.u_gmii 
       (.clock_speed(\NLW_BLK_REDBOX.u_gmii_clock_speed_UNCONNECTED [1:0]),
        .duplex_status(\NLW_BLK_REDBOX.u_gmii_duplex_status_UNCONNECTED ),
        .gmii_col(gmiiU_col),
        .gmii_col_int(\NLW_BLK_REDBOX.u_gmii_gmii_col_int_UNCONNECTED ),
        .gmii_crs(gmiiU_crs),
        .gmii_crs_int(\NLW_BLK_REDBOX.u_gmii_gmii_crs_int_UNCONNECTED ),
        .gmii_gtxc(gmiiU_gtxc),
        .gmii_rxc(gmiiU_rxc),
        .gmii_rxd(gmiiU_rxd),
        .gmii_rxd_int(gmii_rxd_int),
        .gmii_rxdv(gmiiU_rxdv),
        .gmii_rxdv_int(gmii_rxdv_int),
        .gmii_rxer(gmiiU_rxer),
        .gmii_rxer_int(gmii_rxer_int),
        .gmii_txd(gmiiU_txd),
        .gmii_txd_int(gmii_txd_int),
        .gmii_txen(gmiiU_txen),
        .gmii_txen_int(gmii_txen_int),
        .gmii_txer(gmiiU_txer),
        .gmii_txer_int(gmii_txer_int),
        .gtx_clk(gtx_clk),
        .link_status(\NLW_BLK_REDBOX.u_gmii_link_status_UNCONNECTED ),
        .rx_clk(rx_clk),
        .rx_reset(UNCONN_IN),
        .tx_reset(UNCONN_IN));
  LUT2 #(
    .INIT(4'hE)) 
    \CNT_CRC_ERR_HOST[0]_i_1 
       (.I0(host_crc_err),
        .I1(\CNT_CRC_ERR_HOST_reg[15] ),
        .O(\crc_err_sync_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    probe_rxdv_reg
       (.C(gtx_clk),
        .CE(1'b1),
        .D(gmii_rxdv_int),
        .Q(host_probe_rxdv),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    probe_txen_reg
       (.C(gtx_clk),
        .CE(1'b1),
        .D(gmii_txen_int),
        .Q(host_probe_txen),
        .R(1'b0));
  (* DAT_WIDTH = "9" *) 
  (* FIFO_DEPTH_DAT = "512" *) 
  (* FIFO_DEPTH_NUM = "16" *) 
  (* HSR_PATH_ID0 = "A" *) 
  (* ST_ADR0 = "1" *) 
  (* ST_ADR1 = "2" *) 
  (* ST_ADR2 = "3" *) 
  (* ST_DROP = "10" *) 
  (* ST_HSR = "5" *) 
  (* ST_LAST = "8" *) 
  (* ST_NUM = "9" *) 
  (* ST_PUT = "7" *) 
  (* ST_READY = "0" *) 
  (* ST_SEQ = "6" *) 
  (* ST_VLAN = "4" *) 
  gig_eth_hsr_host_rx u_rx
       (.clk(gtx_clk),
        .gmii_rxd(gmii_rxd_int),
        .gmii_rxdv(gmii_rxdv_int),
        .gmii_rxer(gmii_rxer_int),
        .host_crc_err(host_crc_err),
        .hsr_net_id(\rxA_dat_reg[23] ),
        .mac_src({mac_src[46:40],host_mac_src,mac_src[39:0]}),
        .mac_src_hit(net_mac_src_hit),
        .mac_src_hit_vld(mac_src_hit_vld),
        .mac_src_vld(mac_src_vld),
        .reset(rx_reset),
        .rxA_ctl(din[35:32]),
        .rxA_dat(din[31:0]),
        .rxA_full(rxA_full),
        .rxA_rdy(rxA_rdy),
        .rxA_vld(rxA_vld),
        .rxB_ctl(\rxB_ctl_reg[3] [35:32]),
        .rxB_dat(\rxB_ctl_reg[3] [31:0]),
        .rxB_full(rxB_full),
        .rxB_rdy(rxB_rdy),
        .rxB_vld(rxB_vld),
        .rx_clk(rx_clk));
  LUT1 #(
    .INIT(2'h1)) 
    u_rx_i_1
       (.I0(full),
        .O(rxA_rdy));
  LUT1 #(
    .INIT(2'h1)) 
    u_rx_i_2
       (.I0(u_rx_i_2_0),
        .O(rxB_rdy));
  (* P_CNT_IFG = "10" *) 
  (* ST_ADDR = "4" *) 
  (* ST_CRC = "7" *) 
  (* ST_HSR = "5" *) 
  (* ST_IFG = "8" *) 
  (* ST_PASS = "6" *) 
  (* ST_PRE = "2" *) 
  (* ST_READY = "0" *) 
  (* ST_SFD = "3" *) 
  (* ST_SKIP = "9" *) 
  (* ST_START = "1" *) 
  gig_eth_hsr_host_tx u_tx
       (.gmii_txd(gmii_txd_int),
        .gmii_txen(gmii_txen_int),
        .gmii_txer(gmii_txer_int),
        .gtx_clk(gtx_clk),
        .snoop(Q),
        .txA_ctl(dout[35:32]),
        .txA_dat(dout[31:0]),
        .txA_empty(txA_empty),
        .txA_rdy(txA_rdy),
        .txA_vld(txA_vld),
        .txB_ctl(\gmii_txd_reg[7] [35:32]),
        .txB_dat(\gmii_txd_reg[7] [31:0]),
        .txB_empty(txB_empty),
        .txB_rdy(txB_rdy),
        .txB_vld(txB_vld),
        .tx_reset(gmii_txen_reg));
endmodule

(* DAT_WIDTH = "9" *) (* FIFO_DEPTH_DAT = "512" *) (* FIFO_DEPTH_NUM = "16" *) 
(* HSR_PATH_ID0 = "A" *) (* ST_ADR0 = "1" *) (* ST_ADR1 = "2" *) 
(* ST_ADR2 = "3" *) (* ST_DROP = "10" *) (* ST_HSR = "5" *) 
(* ST_LAST = "8" *) (* ST_NUM = "9" *) (* ST_PUT = "7" *) 
(* ST_READY = "0" *) (* ST_SEQ = "6" *) (* ST_VLAN = "4" *) 
module gig_eth_hsr_host_rx
   (reset,
    clk,
    rx_clk,
    rxA_dat,
    rxA_ctl,
    rxA_vld,
    rxA_rdy,
    rxA_full,
    rxB_dat,
    rxB_ctl,
    rxB_vld,
    rxB_rdy,
    rxB_full,
    gmii_rxd,
    gmii_rxdv,
    gmii_rxer,
    hsr_net_id,
    mac_src,
    mac_src_vld,
    mac_src_hit,
    mac_src_hit_vld,
    host_crc_err);
  input reset;
  input clk;
  input rx_clk;
  output [31:0]rxA_dat;
  output [3:0]rxA_ctl;
  output rxA_vld;
  input rxA_rdy;
  (* mark_debug = "true" *) input rxA_full;
  output [31:0]rxB_dat;
  output [3:0]rxB_ctl;
  output rxB_vld;
  input rxB_rdy;
  (* mark_debug = "true" *) input rxB_full;
  (* mark_debug = "true" *) input [7:0]gmii_rxd;
  (* mark_debug = "true" *) input gmii_rxdv;
  (* mark_debug = "true" *) input gmii_rxer;
  input [2:0]hsr_net_id;
  output [47:0]mac_src;
  output mac_src_vld;
  input mac_src_hit;
  input mac_src_hit_vld;
  output host_crc_err;

  wire \BLK_DAT_512.dat_full_rdy ;
  wire \BLK_DAT_512.u_fifo_dat_n_20 ;
  wire \BLK_DAT_512.u_fifo_dat_n_21 ;
  wire \BLK_DAT_512.u_fifo_dat_n_22 ;
  wire \BLK_DAT_512.u_fifo_dat_n_23 ;
  wire \BLK_DAT_512.u_fifo_dat_n_24 ;
  wire \BLK_DAT_512.u_fifo_dat_n_25 ;
  wire \BLK_DAT_512.u_fifo_dat_n_26 ;
  wire \BLK_DAT_512.u_fifo_dat_n_27 ;
  wire \BLK_DAT_512.u_fifo_dat_n_28 ;
  wire \BLK_DAT_512.u_fifo_dat_n_29 ;
  wire \BLK_DAT_512.u_fifo_dat_n_30 ;
  wire \BLK_DAT_512.u_fifo_dat_n_31 ;
  wire \BLK_DAT_512.u_fifo_dat_n_32 ;
  wire \BLK_DAT_512.u_fifo_dat_n_33 ;
  wire \BLK_DAT_512.u_fifo_dat_n_34 ;
  wire \BLK_DAT_512.u_fifo_dat_n_35 ;
  wire \BLK_DAT_512.u_fifo_dat_n_39 ;
  wire \BLK_NUM_16.num_full_rdy ;
  wire \BLK_NUM_16.u_fifo_num_n_1 ;
  wire \BLK_NUM_16.u_fifo_num_n_10 ;
  wire \BLK_NUM_16.u_fifo_num_n_11 ;
  wire \BLK_NUM_16.u_fifo_num_n_12 ;
  wire \BLK_NUM_16.u_fifo_num_n_13 ;
  wire \BLK_NUM_16.u_fifo_num_n_14 ;
  wire \BLK_NUM_16.u_fifo_num_n_15 ;
  wire \BLK_NUM_16.u_fifo_num_n_16 ;
  wire \BLK_NUM_16.u_fifo_num_n_2 ;
  wire \BLK_NUM_16.u_fifo_num_n_3 ;
  wire \BLK_NUM_16.u_fifo_num_n_4 ;
  wire \BLK_NUM_16.u_fifo_num_n_5 ;
  wire \BLK_NUM_16.u_fifo_num_n_6 ;
  wire \BLK_NUM_16.u_fifo_num_n_7 ;
  wire \BLK_NUM_16.u_fifo_num_n_8 ;
  wire \BLK_NUM_16.u_fifo_num_n_9 ;
  wire clk;
  wire \cnt[0]_i_1_n_0 ;
  wire \cnt[0]_i_2_n_0 ;
  wire \cnt[0]_i_3_n_0 ;
  wire \cnt[10]_i_1_n_0 ;
  wire \cnt[10]_i_2_n_0 ;
  wire \cnt[11]_i_1_n_0 ;
  wire \cnt[11]_i_3_n_0 ;
  wire \cnt[12]_i_1_n_0 ;
  wire \cnt[12]_i_3_n_0 ;
  wire \cnt[13]_i_1_n_0 ;
  wire \cnt[13]_i_2_n_0 ;
  wire \cnt[14]_i_1_n_0 ;
  wire \cnt[14]_i_2_n_0 ;
  wire \cnt[15]_i_10_n_0 ;
  wire \cnt[15]_i_1_n_0 ;
  wire \cnt[15]_i_2_n_0 ;
  wire \cnt[15]_i_3_n_0 ;
  wire \cnt[15]_i_4_n_0 ;
  wire \cnt[15]_i_6_n_0 ;
  wire \cnt[15]_i_8_n_0 ;
  wire \cnt[15]_i_9_n_0 ;
  wire \cnt[1]_i_1_n_0 ;
  wire \cnt[1]_i_2_n_0 ;
  wire \cnt[1]_i_3_n_0 ;
  wire \cnt[2]_i_1_n_0 ;
  wire \cnt[2]_i_2_n_0 ;
  wire \cnt[2]_i_3_n_0 ;
  wire \cnt[3]_i_1_n_0 ;
  wire \cnt[3]_i_2_n_0 ;
  wire \cnt[3]_i_3_n_0 ;
  wire \cnt[4]_i_1_n_0 ;
  wire \cnt[4]_i_3_n_0 ;
  wire \cnt[4]_i_4_n_0 ;
  wire \cnt[4]_i_5_n_0 ;
  wire \cnt[4]_i_8_n_0 ;
  wire \cnt[5]_i_1_n_0 ;
  wire \cnt[5]_i_2_n_0 ;
  wire \cnt[5]_i_3_n_0 ;
  wire \cnt[6]_i_1_n_0 ;
  wire \cnt[6]_i_2_n_0 ;
  wire \cnt[6]_i_3_n_0 ;
  wire \cnt[7]_i_1_n_0 ;
  wire \cnt[7]_i_3_n_0 ;
  wire \cnt[7]_i_5_n_0 ;
  wire \cnt[8]_i_1_n_0 ;
  wire \cnt[8]_i_3_n_0 ;
  wire \cnt[9]_i_1_n_0 ;
  wire \cnt[9]_i_2_n_0 ;
  wire \cnt_reg[11]_i_2_n_0 ;
  wire \cnt_reg[11]_i_2_n_1 ;
  wire \cnt_reg[11]_i_2_n_2 ;
  wire \cnt_reg[11]_i_2_n_3 ;
  wire \cnt_reg[11]_i_2_n_4 ;
  wire \cnt_reg[11]_i_2_n_5 ;
  wire \cnt_reg[11]_i_2_n_6 ;
  wire \cnt_reg[11]_i_2_n_7 ;
  wire \cnt_reg[12]_i_2_n_0 ;
  wire \cnt_reg[12]_i_2_n_1 ;
  wire \cnt_reg[12]_i_2_n_2 ;
  wire \cnt_reg[12]_i_2_n_3 ;
  wire \cnt_reg[12]_i_2_n_4 ;
  wire \cnt_reg[12]_i_2_n_5 ;
  wire \cnt_reg[12]_i_2_n_6 ;
  wire \cnt_reg[12]_i_2_n_7 ;
  wire \cnt_reg[12]_i_4_n_0 ;
  wire \cnt_reg[12]_i_4_n_1 ;
  wire \cnt_reg[12]_i_4_n_2 ;
  wire \cnt_reg[12]_i_4_n_3 ;
  wire \cnt_reg[12]_i_4_n_4 ;
  wire \cnt_reg[12]_i_4_n_5 ;
  wire \cnt_reg[12]_i_4_n_6 ;
  wire \cnt_reg[12]_i_4_n_7 ;
  wire \cnt_reg[12]_i_5_n_0 ;
  wire \cnt_reg[12]_i_5_n_1 ;
  wire \cnt_reg[12]_i_5_n_2 ;
  wire \cnt_reg[12]_i_5_n_3 ;
  wire \cnt_reg[12]_i_5_n_4 ;
  wire \cnt_reg[12]_i_5_n_5 ;
  wire \cnt_reg[12]_i_5_n_6 ;
  wire \cnt_reg[12]_i_5_n_7 ;
  wire \cnt_reg[15]_i_11_n_2 ;
  wire \cnt_reg[15]_i_11_n_3 ;
  wire \cnt_reg[15]_i_11_n_5 ;
  wire \cnt_reg[15]_i_11_n_6 ;
  wire \cnt_reg[15]_i_11_n_7 ;
  wire \cnt_reg[15]_i_12_n_2 ;
  wire \cnt_reg[15]_i_12_n_3 ;
  wire \cnt_reg[15]_i_12_n_5 ;
  wire \cnt_reg[15]_i_12_n_6 ;
  wire \cnt_reg[15]_i_12_n_7 ;
  wire \cnt_reg[15]_i_5_n_2 ;
  wire \cnt_reg[15]_i_5_n_3 ;
  wire \cnt_reg[15]_i_5_n_5 ;
  wire \cnt_reg[15]_i_5_n_6 ;
  wire \cnt_reg[15]_i_5_n_7 ;
  wire \cnt_reg[15]_i_7_n_1 ;
  wire \cnt_reg[15]_i_7_n_2 ;
  wire \cnt_reg[15]_i_7_n_3 ;
  wire \cnt_reg[15]_i_7_n_4 ;
  wire \cnt_reg[15]_i_7_n_5 ;
  wire \cnt_reg[15]_i_7_n_6 ;
  wire \cnt_reg[15]_i_7_n_7 ;
  wire \cnt_reg[4]_i_2_n_0 ;
  wire \cnt_reg[4]_i_2_n_1 ;
  wire \cnt_reg[4]_i_2_n_2 ;
  wire \cnt_reg[4]_i_2_n_3 ;
  wire \cnt_reg[4]_i_2_n_4 ;
  wire \cnt_reg[4]_i_2_n_5 ;
  wire \cnt_reg[4]_i_2_n_6 ;
  wire \cnt_reg[4]_i_2_n_7 ;
  wire \cnt_reg[4]_i_6_n_0 ;
  wire \cnt_reg[4]_i_6_n_1 ;
  wire \cnt_reg[4]_i_6_n_2 ;
  wire \cnt_reg[4]_i_6_n_3 ;
  wire \cnt_reg[4]_i_6_n_4 ;
  wire \cnt_reg[4]_i_6_n_5 ;
  wire \cnt_reg[4]_i_6_n_6 ;
  wire \cnt_reg[4]_i_6_n_7 ;
  wire \cnt_reg[4]_i_7_n_0 ;
  wire \cnt_reg[4]_i_7_n_1 ;
  wire \cnt_reg[4]_i_7_n_2 ;
  wire \cnt_reg[4]_i_7_n_3 ;
  wire \cnt_reg[4]_i_7_n_4 ;
  wire \cnt_reg[4]_i_7_n_5 ;
  wire \cnt_reg[4]_i_7_n_6 ;
  wire \cnt_reg[4]_i_7_n_7 ;
  wire \cnt_reg[7]_i_2_n_0 ;
  wire \cnt_reg[7]_i_2_n_1 ;
  wire \cnt_reg[7]_i_2_n_2 ;
  wire \cnt_reg[7]_i_2_n_3 ;
  wire \cnt_reg[7]_i_2_n_4 ;
  wire \cnt_reg[7]_i_2_n_5 ;
  wire \cnt_reg[7]_i_2_n_6 ;
  wire \cnt_reg[7]_i_2_n_7 ;
  wire \cnt_reg[7]_i_4_n_0 ;
  wire \cnt_reg[7]_i_4_n_1 ;
  wire \cnt_reg[7]_i_4_n_2 ;
  wire \cnt_reg[7]_i_4_n_3 ;
  wire \cnt_reg[7]_i_4_n_4 ;
  wire \cnt_reg[7]_i_4_n_5 ;
  wire \cnt_reg[7]_i_4_n_6 ;
  wire \cnt_reg[7]_i_4_n_7 ;
  wire \cnt_reg[8]_i_2_n_0 ;
  wire \cnt_reg[8]_i_2_n_1 ;
  wire \cnt_reg[8]_i_2_n_2 ;
  wire \cnt_reg[8]_i_2_n_3 ;
  wire \cnt_reg[8]_i_2_n_4 ;
  wire \cnt_reg[8]_i_2_n_5 ;
  wire \cnt_reg[8]_i_2_n_6 ;
  wire \cnt_reg[8]_i_2_n_7 ;
  wire \cnt_reg[8]_i_4_n_0 ;
  wire \cnt_reg[8]_i_4_n_1 ;
  wire \cnt_reg[8]_i_4_n_2 ;
  wire \cnt_reg[8]_i_4_n_3 ;
  wire \cnt_reg[8]_i_4_n_4 ;
  wire \cnt_reg[8]_i_4_n_5 ;
  wire \cnt_reg[8]_i_4_n_6 ;
  wire \cnt_reg[8]_i_4_n_7 ;
  wire \cnt_reg[8]_i_5_n_0 ;
  wire \cnt_reg[8]_i_5_n_1 ;
  wire \cnt_reg[8]_i_5_n_2 ;
  wire \cnt_reg[8]_i_5_n_3 ;
  wire \cnt_reg[8]_i_5_n_4 ;
  wire \cnt_reg[8]_i_5_n_5 ;
  wire \cnt_reg[8]_i_5_n_6 ;
  wire \cnt_reg[8]_i_5_n_7 ;
  wire \cnt_reg_n_0_[0] ;
  wire \cnt_reg_n_0_[10] ;
  wire \cnt_reg_n_0_[11] ;
  wire \cnt_reg_n_0_[12] ;
  wire \cnt_reg_n_0_[13] ;
  wire \cnt_reg_n_0_[14] ;
  wire \cnt_reg_n_0_[15] ;
  wire \cnt_reg_n_0_[1] ;
  wire \cnt_reg_n_0_[2] ;
  wire \cnt_reg_n_0_[3] ;
  wire \cnt_reg_n_0_[4] ;
  wire \cnt_reg_n_0_[5] ;
  wire \cnt_reg_n_0_[6] ;
  wire \cnt_reg_n_0_[7] ;
  wire \cnt_reg_n_0_[8] ;
  wire \cnt_reg_n_0_[9] ;
  wire crc_err;
  wire \crc_err_sync_reg_n_0_[0] ;
  wire \crc_err_sync_reg_n_0_[1] ;
  wire \crc_err_sync_reg_n_0_[3] ;
  wire dat_full;
  (* MARK_DEBUG *) wire [9:0]dat_items;
  wire [9:1]dat_items_wr;
  wire [3:0]dat_rd_ctl;
  wire dat_rd_rdy;
  wire dat_rd_rdy_i_10_n_0;
  wire dat_rd_rdy_i_11_n_0;
  wire dat_rd_rdy_i_12_n_0;
  wire dat_rd_rdy_i_13_n_0;
  wire dat_rd_rdy_i_14_n_0;
  wire dat_rd_rdy_i_15_n_0;
  wire dat_rd_rdy_i_16_n_0;
  wire dat_rd_rdy_i_17_n_0;
  wire dat_rd_rdy_i_18_n_0;
  wire dat_rd_rdy_i_19_n_0;
  wire dat_rd_rdy_i_1_n_0;
  wire dat_rd_rdy_i_20_n_0;
  wire dat_rd_rdy_i_21_n_0;
  wire dat_rd_rdy_i_22_n_0;
  wire dat_rd_rdy_i_23_n_0;
  wire dat_rd_rdy_i_24_n_0;
  wire dat_rd_rdy_i_25_n_0;
  wire dat_rd_rdy_i_26_n_0;
  wire dat_rd_rdy_i_27_n_0;
  wire dat_rd_rdy_i_2_n_0;
  wire dat_rd_rdy_i_4_n_0;
  wire dat_rd_rdy_i_5_n_0;
  wire dat_rd_rdy_i_6_n_0;
  wire dat_rd_rdy_i_7_n_0;
  wire dat_rd_rdy_i_8_n_0;
  wire dat_rd_rdy_reg_i_3_n_0;
  wire dat_rd_rdy_reg_i_3_n_1;
  wire dat_rd_rdy_reg_i_3_n_2;
  wire dat_rd_rdy_reg_i_3_n_3;
  wire dat_rd_rdy_reg_i_9_n_0;
  wire dat_rd_rdy_reg_i_9_n_1;
  wire dat_rd_rdy_reg_i_9_n_2;
  wire dat_rd_rdy_reg_i_9_n_3;
  (* MARK_DEBUG *) wire [9:0]dat_rooms;
  wire dat_rooms_inferred_i_10_n_0;
  wire [3:0]dat_wr_ctl;
  wire [31:0]dat_wr_dat;
  wire dat_wr_rdy;
  wire dat_wr_vld;
  wire [15:0]data;
  (* MARK_DEBUG *) wire [7:0]gmii_rxd;
  (* MARK_DEBUG *) wire gmii_rxdv;
  (* MARK_DEBUG *) wire gmii_rxer;
  wire host_crc_err;
  wire [2:0]hsr_net_id;
  wire \hsr_seq[0]_i_1_n_0 ;
  wire \hsr_seq[0]_i_3_n_0 ;
  wire [15:0]hsr_seq_reg;
  wire \hsr_seq_reg[0]_i_2_n_0 ;
  wire \hsr_seq_reg[0]_i_2_n_1 ;
  wire \hsr_seq_reg[0]_i_2_n_2 ;
  wire \hsr_seq_reg[0]_i_2_n_3 ;
  wire \hsr_seq_reg[0]_i_2_n_4 ;
  wire \hsr_seq_reg[0]_i_2_n_5 ;
  wire \hsr_seq_reg[0]_i_2_n_6 ;
  wire \hsr_seq_reg[0]_i_2_n_7 ;
  wire \hsr_seq_reg[12]_i_1_n_1 ;
  wire \hsr_seq_reg[12]_i_1_n_2 ;
  wire \hsr_seq_reg[12]_i_1_n_3 ;
  wire \hsr_seq_reg[12]_i_1_n_4 ;
  wire \hsr_seq_reg[12]_i_1_n_5 ;
  wire \hsr_seq_reg[12]_i_1_n_6 ;
  wire \hsr_seq_reg[12]_i_1_n_7 ;
  wire \hsr_seq_reg[4]_i_1_n_0 ;
  wire \hsr_seq_reg[4]_i_1_n_1 ;
  wire \hsr_seq_reg[4]_i_1_n_2 ;
  wire \hsr_seq_reg[4]_i_1_n_3 ;
  wire \hsr_seq_reg[4]_i_1_n_4 ;
  wire \hsr_seq_reg[4]_i_1_n_5 ;
  wire \hsr_seq_reg[4]_i_1_n_6 ;
  wire \hsr_seq_reg[4]_i_1_n_7 ;
  wire \hsr_seq_reg[8]_i_1_n_0 ;
  wire \hsr_seq_reg[8]_i_1_n_1 ;
  wire \hsr_seq_reg[8]_i_1_n_2 ;
  wire \hsr_seq_reg[8]_i_1_n_3 ;
  wire \hsr_seq_reg[8]_i_1_n_4 ;
  wire \hsr_seq_reg[8]_i_1_n_5 ;
  wire \hsr_seq_reg[8]_i_1_n_6 ;
  wire \hsr_seq_reg[8]_i_1_n_7 ;
  wire \hsr_siz[0]_i_1_n_0 ;
  wire \hsr_siz[10]_i_1_n_0 ;
  wire \hsr_siz[11]_i_1_n_0 ;
  wire \hsr_siz[11]_i_2_n_0 ;
  wire \hsr_siz[11]_i_5_n_0 ;
  wire \hsr_siz[11]_i_6_n_0 ;
  wire \hsr_siz[11]_i_7_n_0 ;
  wire \hsr_siz[11]_i_8_n_0 ;
  wire \hsr_siz[11]_i_9_n_0 ;
  wire \hsr_siz[1]_i_1_n_0 ;
  wire \hsr_siz[2]_i_1_n_0 ;
  wire \hsr_siz[3]_i_1_n_0 ;
  wire \hsr_siz[4]_i_1_n_0 ;
  wire \hsr_siz[4]_i_3_n_0 ;
  wire \hsr_siz[4]_i_4_n_0 ;
  wire \hsr_siz[4]_i_5_n_0 ;
  wire \hsr_siz[5]_i_1_n_0 ;
  wire \hsr_siz[5]_i_3_n_0 ;
  wire \hsr_siz[5]_i_4_n_0 ;
  wire \hsr_siz[5]_i_5_n_0 ;
  wire \hsr_siz[6]_i_1_n_0 ;
  wire \hsr_siz[7]_i_1_n_0 ;
  wire \hsr_siz[8]_i_1_n_0 ;
  wire \hsr_siz[8]_i_3_n_0 ;
  wire \hsr_siz[8]_i_4_n_0 ;
  wire \hsr_siz[8]_i_5_n_0 ;
  wire \hsr_siz[8]_i_6_n_0 ;
  wire \hsr_siz[9]_i_1_n_0 ;
  wire \hsr_siz[9]_i_3_n_0 ;
  wire \hsr_siz[9]_i_4_n_0 ;
  wire \hsr_siz[9]_i_5_n_0 ;
  wire \hsr_siz[9]_i_6_n_0 ;
  wire \hsr_siz_reg[11]_i_3_n_3 ;
  wire \hsr_siz_reg[11]_i_3_n_6 ;
  wire \hsr_siz_reg[11]_i_3_n_7 ;
  wire \hsr_siz_reg[11]_i_4_n_2 ;
  wire \hsr_siz_reg[11]_i_4_n_3 ;
  wire \hsr_siz_reg[11]_i_4_n_5 ;
  wire \hsr_siz_reg[11]_i_4_n_6 ;
  wire \hsr_siz_reg[11]_i_4_n_7 ;
  wire \hsr_siz_reg[4]_i_2_n_0 ;
  wire \hsr_siz_reg[4]_i_2_n_1 ;
  wire \hsr_siz_reg[4]_i_2_n_2 ;
  wire \hsr_siz_reg[4]_i_2_n_3 ;
  wire \hsr_siz_reg[4]_i_2_n_4 ;
  wire \hsr_siz_reg[4]_i_2_n_5 ;
  wire \hsr_siz_reg[4]_i_2_n_6 ;
  wire \hsr_siz_reg[4]_i_2_n_7 ;
  wire \hsr_siz_reg[5]_i_2_n_0 ;
  wire \hsr_siz_reg[5]_i_2_n_1 ;
  wire \hsr_siz_reg[5]_i_2_n_2 ;
  wire \hsr_siz_reg[5]_i_2_n_3 ;
  wire \hsr_siz_reg[5]_i_2_n_4 ;
  wire \hsr_siz_reg[5]_i_2_n_5 ;
  wire \hsr_siz_reg[5]_i_2_n_6 ;
  wire \hsr_siz_reg[5]_i_2_n_7 ;
  wire \hsr_siz_reg[8]_i_2_n_0 ;
  wire \hsr_siz_reg[8]_i_2_n_1 ;
  wire \hsr_siz_reg[8]_i_2_n_2 ;
  wire \hsr_siz_reg[8]_i_2_n_3 ;
  wire \hsr_siz_reg[8]_i_2_n_4 ;
  wire \hsr_siz_reg[8]_i_2_n_5 ;
  wire \hsr_siz_reg[8]_i_2_n_6 ;
  wire \hsr_siz_reg[8]_i_2_n_7 ;
  wire \hsr_siz_reg[9]_i_2_n_0 ;
  wire \hsr_siz_reg[9]_i_2_n_1 ;
  wire \hsr_siz_reg[9]_i_2_n_2 ;
  wire \hsr_siz_reg[9]_i_2_n_3 ;
  wire \hsr_siz_reg[9]_i_2_n_4 ;
  wire \hsr_siz_reg[9]_i_2_n_5 ;
  wire \hsr_siz_reg[9]_i_2_n_6 ;
  wire \hsr_siz_reg[9]_i_2_n_7 ;
  wire \hsr_siz_reg_n_0_[0] ;
  wire \hsr_siz_reg_n_0_[1] ;
  wire \hsr_siz_reg_n_0_[2] ;
  wire \hsr_siz_reg_n_0_[3] ;
  wire \hsr_siz_reg_n_0_[4] ;
  wire \hsr_siz_reg_n_0_[5] ;
  wire \hsr_siz_reg_n_0_[6] ;
  wire \hsr_siz_reg_n_0_[7] ;
  wire [47:0]mac_src;
  wire \mac_src[31]_i_1_n_0 ;
  wire \mac_src[47]_i_1_n_0 ;
  wire mac_src_hit_vld;
  wire mac_src_set_pulse;
  wire mac_src_set_pulse_i_1_n_0;
  wire mac_src_vld;
  wire mac_src_vld_i_1_n_0;
  wire mac_src_vld_i_2_n_0;
  wire mac_src_vld_i_3_n_0;
  wire num_full;
  wire num_rd_rdy;
  wire num_rd_rdy_i_1_n_0;
  wire num_rd_rdy_i_2_n_0;
  wire num_rd_rdy_i_3_n_0;
  wire num_rd_rdy_i_4_n_0;
  wire num_rd_rdy_i_5_n_0;
  wire num_rd_sta;
  wire num_rd_vld;
  wire [15:0]num_reg;
  wire \num_reg[15]_i_1_n_0 ;
  wire [15:0]num_wr_dat;
  wire num_wr_rdy;
  wire num_wr_sta;
  wire num_wr_vld;
  wire [3:0]p_0_in__0;
  wire [3:0]p_0_out;
  wire p_1_in;
  wire [15:0]reg_data;
  wire \reg_data[15]_i_1_n_0 ;
  wire reg_left_i_1_n_0;
  wire reg_left_i_2_n_0;
  wire reg_left_reg_n_0;
  wire reset;
  wire [3:0]rxA_ctl;
  wire \rxA_ctl[0]_i_1_n_0 ;
  wire \rxA_ctl[1]_i_1_n_0 ;
  wire \rxA_ctl[1]_i_2_n_0 ;
  wire \rxA_ctl[1]_i_3_n_0 ;
  wire \rxA_ctl[1]_i_4_n_0 ;
  wire \rxA_ctl[1]_i_5_n_0 ;
  wire \rxA_ctl[2]_i_1_n_0 ;
  wire \rxA_ctl[2]_i_2_n_0 ;
  wire \rxA_ctl[3]_i_10_n_0 ;
  wire \rxA_ctl[3]_i_11_n_0 ;
  wire \rxA_ctl[3]_i_12_n_0 ;
  wire \rxA_ctl[3]_i_1_n_0 ;
  wire \rxA_ctl[3]_i_2_n_0 ;
  wire \rxA_ctl[3]_i_3_n_0 ;
  wire \rxA_ctl[3]_i_4_n_0 ;
  wire \rxA_ctl[3]_i_5_n_0 ;
  wire \rxA_ctl[3]_i_6_n_0 ;
  wire \rxA_ctl[3]_i_7_n_0 ;
  wire \rxA_ctl[3]_i_8_n_0 ;
  wire \rxA_ctl[3]_i_9_n_0 ;
  wire [31:0]rxA_dat;
  wire \rxA_dat[0]_i_1_n_0 ;
  wire \rxA_dat[0]_i_2_n_0 ;
  wire \rxA_dat[10]_i_1_n_0 ;
  wire \rxA_dat[10]_i_2_n_0 ;
  wire \rxA_dat[11]_i_1_n_0 ;
  wire \rxA_dat[11]_i_2_n_0 ;
  wire \rxA_dat[12]_i_1_n_0 ;
  wire \rxA_dat[12]_i_2_n_0 ;
  wire \rxA_dat[13]_i_1_n_0 ;
  wire \rxA_dat[13]_i_2_n_0 ;
  wire \rxA_dat[13]_i_3_n_0 ;
  wire \rxA_dat[13]_i_4_n_0 ;
  wire \rxA_dat[13]_i_5_n_0 ;
  wire \rxA_dat[13]_i_6_n_0 ;
  wire \rxA_dat[14]_i_1_n_0 ;
  wire \rxA_dat[14]_i_2_n_0 ;
  wire \rxA_dat[15]_i_1_n_0 ;
  wire \rxA_dat[15]_i_2_n_0 ;
  wire \rxA_dat[16]_i_1_n_0 ;
  wire \rxA_dat[17]_i_1_n_0 ;
  wire \rxA_dat[18]_i_1_n_0 ;
  wire \rxA_dat[19]_i_1_n_0 ;
  wire \rxA_dat[1]_i_1_n_0 ;
  wire \rxA_dat[1]_i_2_n_0 ;
  wire \rxA_dat[20]_i_1_n_0 ;
  wire \rxA_dat[20]_i_2_n_0 ;
  wire \rxA_dat[20]_i_3_n_0 ;
  wire \rxA_dat[20]_i_4_n_0 ;
  wire \rxA_dat[20]_i_5_n_0 ;
  wire \rxA_dat[20]_i_6_n_0 ;
  wire \rxA_dat[21]_i_1_n_0 ;
  wire \rxA_dat[22]_i_1_n_0 ;
  wire \rxA_dat[23]_i_1_n_0 ;
  wire \rxA_dat[24]_i_1_n_0 ;
  wire \rxA_dat[25]_i_1_n_0 ;
  wire \rxA_dat[26]_i_1_n_0 ;
  wire \rxA_dat[27]_i_1_n_0 ;
  wire \rxA_dat[28]_i_1_n_0 ;
  wire \rxA_dat[29]_i_1_n_0 ;
  wire \rxA_dat[2]_i_1_n_0 ;
  wire \rxA_dat[2]_i_2_n_0 ;
  wire \rxA_dat[30]_i_1_n_0 ;
  wire \rxA_dat[30]_i_2_n_0 ;
  wire \rxA_dat[30]_i_3_n_0 ;
  wire \rxA_dat[31]_i_1_n_0 ;
  wire \rxA_dat[31]_i_2_n_0 ;
  wire \rxA_dat[31]_i_3_n_0 ;
  wire \rxA_dat[31]_i_4_n_0 ;
  wire \rxA_dat[31]_i_5_n_0 ;
  wire \rxA_dat[31]_i_6_n_0 ;
  wire \rxA_dat[31]_i_7_n_0 ;
  wire \rxA_dat[31]_i_8_n_0 ;
  wire \rxA_dat[3]_i_1_n_0 ;
  wire \rxA_dat[3]_i_2_n_0 ;
  wire \rxA_dat[4]_i_1_n_0 ;
  wire \rxA_dat[4]_i_2_n_0 ;
  wire \rxA_dat[5]_i_1_n_0 ;
  wire \rxA_dat[5]_i_2_n_0 ;
  wire \rxA_dat[6]_i_1_n_0 ;
  wire \rxA_dat[6]_i_2_n_0 ;
  wire \rxA_dat[7]_i_1_n_0 ;
  wire \rxA_dat[7]_i_2_n_0 ;
  wire \rxA_dat[8]_i_1_n_0 ;
  wire \rxA_dat[8]_i_2_n_0 ;
  wire \rxA_dat[9]_i_1_n_0 ;
  wire \rxA_dat[9]_i_2_n_0 ;
  (* MARK_DEBUG *) wire rxA_full;
  wire rxA_vld;
  wire rxA_vld_i_1_n_0;
  wire [3:0]rxB_ctl;
  wire [31:0]rxB_dat;
  wire \rxB_dat[20]_i_1_n_0 ;
  wire \rxB_dat[20]_i_2_n_0 ;
  (* MARK_DEBUG *) wire rxB_full;
  wire rxB_vld;
  wire rxB_vld_i_1_n_0;
  wire rx_clk;
  (* MARK_DEBUG *) (* RTL_KEEP = "true" *) wire [3:0]state;
  wire \state[0]_i_2_n_0 ;
  wire \state[0]_i_3_n_0 ;
  wire \state[0]_i_4_n_0 ;
  wire \state[0]_i_5_n_0 ;
  wire \state[1]_i_2_n_0 ;
  wire \state[1]_i_3_n_0 ;
  wire \state[1]_i_4_n_0 ;
  wire \state[1]_i_5_n_0 ;
  wire \state[1]_i_6_n_0 ;
  wire \state[1]_i_7_n_0 ;
  wire \state[1]_i_8_n_0 ;
  wire \state[3]_i_2_n_0 ;
  wire \state[3]_i_3_n_0 ;
  wire \state[3]_i_4_n_0 ;
  wire \state[3]_i_5_n_0 ;
  wire \state[3]_i_6_n_0 ;
  wire \state[3]_i_7_n_0 ;
  wire \state[3]_i_8_n_0 ;
  wire u_rx_if_i_1_n_0;
  wire \NLW_BLK_DAT_512.u_fifo_dat_empty_UNCONNECTED ;
  wire \NLW_BLK_NUM_16.u_fifo_num_empty_UNCONNECTED ;
  wire [4:0]\NLW_BLK_NUM_16.u_fifo_num_rd_data_count_UNCONNECTED ;
  wire [4:0]\NLW_BLK_NUM_16.u_fifo_num_wr_data_count_UNCONNECTED ;
  wire [3:2]\NLW_cnt_reg[15]_i_11_CO_UNCONNECTED ;
  wire [3:3]\NLW_cnt_reg[15]_i_11_O_UNCONNECTED ;
  wire [3:2]\NLW_cnt_reg[15]_i_12_CO_UNCONNECTED ;
  wire [3:3]\NLW_cnt_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:2]\NLW_cnt_reg[15]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_cnt_reg[15]_i_5_O_UNCONNECTED ;
  wire [3:3]\NLW_cnt_reg[15]_i_7_CO_UNCONNECTED ;
  wire [3:0]NLW_dat_rd_rdy_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_dat_rd_rdy_reg_i_9_O_UNCONNECTED;
  wire [3:3]\NLW_hsr_seq_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_hsr_siz_reg[11]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_hsr_siz_reg[11]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_hsr_siz_reg[11]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_hsr_siz_reg[11]_i_4_O_UNCONNECTED ;

  (* KEEP = "yes" *) 
  (* black_box_pad_pin = "rst,wr_clk,rd_clk,din[35:0],wr_en,rd_en,dout[35:0],full,almost_full,empty,valid,rd_data_count[9:0],wr_data_count[9:0]" *) 
  (* syn_black_box = "1" *) 
  (* x_core_info = "fifo_generator_v13_2_3,Vivado 2018.3" *) 
  gig_eth_hsr_fifo_async_36x512 \BLK_DAT_512.u_fifo_dat 
       (.almost_full(dat_full),
        .din({dat_wr_ctl,dat_wr_dat}),
        .dout({dat_rd_ctl,data,\BLK_DAT_512.u_fifo_dat_n_20 ,\BLK_DAT_512.u_fifo_dat_n_21 ,\BLK_DAT_512.u_fifo_dat_n_22 ,\BLK_DAT_512.u_fifo_dat_n_23 ,\BLK_DAT_512.u_fifo_dat_n_24 ,\BLK_DAT_512.u_fifo_dat_n_25 ,\BLK_DAT_512.u_fifo_dat_n_26 ,\BLK_DAT_512.u_fifo_dat_n_27 ,\BLK_DAT_512.u_fifo_dat_n_28 ,\BLK_DAT_512.u_fifo_dat_n_29 ,\BLK_DAT_512.u_fifo_dat_n_30 ,\BLK_DAT_512.u_fifo_dat_n_31 ,\BLK_DAT_512.u_fifo_dat_n_32 ,\BLK_DAT_512.u_fifo_dat_n_33 ,\BLK_DAT_512.u_fifo_dat_n_34 ,\BLK_DAT_512.u_fifo_dat_n_35 }),
        .empty(\NLW_BLK_DAT_512.u_fifo_dat_empty_UNCONNECTED ),
        .full(\BLK_DAT_512.dat_full_rdy ),
        .rd_clk(clk),
        .rd_data_count(dat_items),
        .rd_en(dat_rd_rdy),
        .rst(reset),
        .valid(\BLK_DAT_512.u_fifo_dat_n_39 ),
        .wr_clk(rx_clk),
        .wr_data_count({dat_items_wr,dat_rooms[0]}),
        .wr_en(dat_wr_vld));
  (* black_box_pad_pin = "rst,wr_clk,rd_clk,din[16:0],wr_en,rd_en,dout[16:0],full,almost_full,empty,valid,rd_data_count[4:0],wr_data_count[4:0]" *) 
  (* syn_black_box = "1" *) 
  (* x_core_info = "fifo_generator_v13_2_3,Vivado 2018.3" *) 
  gig_eth_hsr_fifo_async_17x16 \BLK_NUM_16.u_fifo_num 
       (.almost_full(num_full),
        .din({num_wr_sta,num_wr_dat}),
        .dout({num_rd_sta,\BLK_NUM_16.u_fifo_num_n_1 ,\BLK_NUM_16.u_fifo_num_n_2 ,\BLK_NUM_16.u_fifo_num_n_3 ,\BLK_NUM_16.u_fifo_num_n_4 ,\BLK_NUM_16.u_fifo_num_n_5 ,\BLK_NUM_16.u_fifo_num_n_6 ,\BLK_NUM_16.u_fifo_num_n_7 ,\BLK_NUM_16.u_fifo_num_n_8 ,\BLK_NUM_16.u_fifo_num_n_9 ,\BLK_NUM_16.u_fifo_num_n_10 ,\BLK_NUM_16.u_fifo_num_n_11 ,\BLK_NUM_16.u_fifo_num_n_12 ,\BLK_NUM_16.u_fifo_num_n_13 ,\BLK_NUM_16.u_fifo_num_n_14 ,\BLK_NUM_16.u_fifo_num_n_15 ,\BLK_NUM_16.u_fifo_num_n_16 }),
        .empty(\NLW_BLK_NUM_16.u_fifo_num_empty_UNCONNECTED ),
        .full(\BLK_NUM_16.num_full_rdy ),
        .rd_clk(clk),
        .rd_data_count(\NLW_BLK_NUM_16.u_fifo_num_rd_data_count_UNCONNECTED [4:0]),
        .rd_en(num_rd_rdy),
        .rst(reset),
        .valid(num_rd_vld),
        .wr_clk(rx_clk),
        .wr_data_count(\NLW_BLK_NUM_16.u_fifo_num_wr_data_count_UNCONNECTED [4:0]),
        .wr_en(num_wr_vld));
  LUT4 #(
    .INIT(16'h00F8)) 
    \cnt[0]_i_1 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\cnt[0]_i_2_n_0 ),
        .O(\cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2A002200002A00AA)) 
    \cnt[0]_i_2 
       (.I0(\cnt[0]_i_3_n_0 ),
        .I1(\cnt_reg[7]_i_4_n_7 ),
        .I2(dat_rd_ctl[1]),
        .I3(state[1]),
        .I4(state[0]),
        .I5(state[2]),
        .O(\cnt[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF100E100FFFFFFFF)) 
    \cnt[0]_i_3 
       (.I0(dat_rd_ctl[2]),
        .I1(dat_rd_ctl[0]),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(state[2]),
        .I4(dat_rd_ctl[1]),
        .I5(state[0]),
        .O(\cnt[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4444F444)) 
    \cnt[10]_i_1 
       (.I0(\cnt[15]_i_4_n_0 ),
        .I1(\cnt_reg[12]_i_2_n_6 ),
        .I2(\cnt[15]_i_6_n_0 ),
        .I3(\cnt_reg[11]_i_2_n_5 ),
        .I4(\cnt[15]_i_8_n_0 ),
        .I5(\cnt[10]_i_2_n_0 ),
        .O(\cnt[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4444400040004000)) 
    \cnt[10]_i_2 
       (.I0(\cnt[15]_i_10_n_0 ),
        .I1(state[2]),
        .I2(dat_rd_ctl[0]),
        .I3(\cnt_reg[12]_i_4_n_6 ),
        .I4(dat_rd_ctl[2]),
        .I5(\cnt_reg[12]_i_5_n_6 ),
        .O(\cnt[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4444F444)) 
    \cnt[11]_i_1 
       (.I0(\cnt[15]_i_4_n_0 ),
        .I1(\cnt_reg[12]_i_2_n_5 ),
        .I2(\cnt[15]_i_6_n_0 ),
        .I3(\cnt_reg[11]_i_2_n_4 ),
        .I4(\cnt[15]_i_8_n_0 ),
        .I5(\cnt[11]_i_3_n_0 ),
        .O(\cnt[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4444400040004000)) 
    \cnt[11]_i_3 
       (.I0(\cnt[15]_i_10_n_0 ),
        .I1(state[2]),
        .I2(dat_rd_ctl[0]),
        .I3(\cnt_reg[12]_i_4_n_5 ),
        .I4(dat_rd_ctl[2]),
        .I5(\cnt_reg[12]_i_5_n_5 ),
        .O(\cnt[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4444F444)) 
    \cnt[12]_i_1 
       (.I0(\cnt[15]_i_4_n_0 ),
        .I1(\cnt_reg[12]_i_2_n_4 ),
        .I2(\cnt[15]_i_6_n_0 ),
        .I3(\cnt_reg[15]_i_7_n_7 ),
        .I4(\cnt[15]_i_8_n_0 ),
        .I5(\cnt[12]_i_3_n_0 ),
        .O(\cnt[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4444400040004000)) 
    \cnt[12]_i_3 
       (.I0(\cnt[15]_i_10_n_0 ),
        .I1(state[2]),
        .I2(dat_rd_ctl[0]),
        .I3(\cnt_reg[12]_i_4_n_4 ),
        .I4(dat_rd_ctl[2]),
        .I5(\cnt_reg[12]_i_5_n_4 ),
        .O(\cnt[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4444F444)) 
    \cnt[13]_i_1 
       (.I0(\cnt[15]_i_4_n_0 ),
        .I1(\cnt_reg[15]_i_5_n_7 ),
        .I2(\cnt[15]_i_6_n_0 ),
        .I3(\cnt_reg[15]_i_7_n_6 ),
        .I4(\cnt[15]_i_8_n_0 ),
        .I5(\cnt[13]_i_2_n_0 ),
        .O(\cnt[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4444400040004000)) 
    \cnt[13]_i_2 
       (.I0(\cnt[15]_i_10_n_0 ),
        .I1(state[2]),
        .I2(dat_rd_ctl[0]),
        .I3(\cnt_reg[15]_i_11_n_7 ),
        .I4(dat_rd_ctl[2]),
        .I5(\cnt_reg[15]_i_12_n_7 ),
        .O(\cnt[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4444F444)) 
    \cnt[14]_i_1 
       (.I0(\cnt[15]_i_4_n_0 ),
        .I1(\cnt_reg[15]_i_5_n_6 ),
        .I2(\cnt[15]_i_6_n_0 ),
        .I3(\cnt_reg[15]_i_7_n_5 ),
        .I4(\cnt[15]_i_8_n_0 ),
        .I5(\cnt[14]_i_2_n_0 ),
        .O(\cnt[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4444400040004000)) 
    \cnt[14]_i_2 
       (.I0(\cnt[15]_i_10_n_0 ),
        .I1(state[2]),
        .I2(dat_rd_ctl[0]),
        .I3(\cnt_reg[15]_i_11_n_6 ),
        .I4(dat_rd_ctl[2]),
        .I5(\cnt_reg[15]_i_12_n_6 ),
        .O(\cnt[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00044444)) 
    \cnt[15]_i_1 
       (.I0(state[3]),
        .I1(state[1]),
        .I2(\rxA_ctl[3]_i_4_n_0 ),
        .I3(\rxA_ctl[3]_i_3_n_0 ),
        .I4(state[0]),
        .I5(\cnt[15]_i_3_n_0 ),
        .O(\cnt[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \cnt[15]_i_10 
       (.I0(state[0]),
        .I1(state[1]),
        .O(\cnt[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4444F444)) 
    \cnt[15]_i_2 
       (.I0(\cnt[15]_i_4_n_0 ),
        .I1(\cnt_reg[15]_i_5_n_5 ),
        .I2(\cnt[15]_i_6_n_0 ),
        .I3(\cnt_reg[15]_i_7_n_4 ),
        .I4(\cnt[15]_i_8_n_0 ),
        .I5(\cnt[15]_i_9_n_0 ),
        .O(\cnt[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0B0B3B3B0B0B0B08)) 
    \cnt[15]_i_3 
       (.I0(\rxA_dat[31]_i_5_n_0 ),
        .I1(state[2]),
        .I2(state[3]),
        .I3(num_rd_vld),
        .I4(state[0]),
        .I5(state[1]),
        .O(\cnt[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAA80000AAAA5555)) 
    \cnt[15]_i_4 
       (.I0(state[2]),
        .I1(dat_rd_ctl[1]),
        .I2(dat_rd_ctl[0]),
        .I3(dat_rd_ctl[2]),
        .I4(state[1]),
        .I5(state[0]),
        .O(\cnt[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \cnt[15]_i_6 
       (.I0(state[1]),
        .I1(state[2]),
        .O(\cnt[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cnt[15]_i_8 
       (.I0(state[0]),
        .I1(dat_rd_ctl[1]),
        .O(\cnt[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h4444400040004000)) 
    \cnt[15]_i_9 
       (.I0(\cnt[15]_i_10_n_0 ),
        .I1(state[2]),
        .I2(dat_rd_ctl[0]),
        .I3(\cnt_reg[15]_i_11_n_5 ),
        .I4(dat_rd_ctl[2]),
        .I5(\cnt_reg[15]_i_12_n_5 ),
        .O(\cnt[15]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFF4F4444)) 
    \cnt[1]_i_1 
       (.I0(\cnt[15]_i_4_n_0 ),
        .I1(\cnt_reg[4]_i_2_n_7 ),
        .I2(\cnt[1]_i_2_n_0 ),
        .I3(\cnt[1]_i_3_n_0 ),
        .I4(state[2]),
        .O(\cnt[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4FFF)) 
    \cnt[1]_i_2 
       (.I0(dat_rd_ctl[1]),
        .I1(state[0]),
        .I2(\cnt_reg[7]_i_4_n_6 ),
        .I3(state[1]),
        .O(\cnt[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8888800080008000)) 
    \cnt[1]_i_3 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(dat_rd_ctl[0]),
        .I3(\cnt_reg[4]_i_6_n_7 ),
        .I4(dat_rd_ctl[2]),
        .I5(\cnt_reg[4]_i_7_n_7 ),
        .O(\cnt[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFAA30AAAAFFAAAA)) 
    \cnt[2]_i_1 
       (.I0(\cnt_reg[4]_i_2_n_6 ),
        .I1(\cnt[2]_i_2_n_0 ),
        .I2(state[0]),
        .I3(state[1]),
        .I4(\cnt[2]_i_3_n_0 ),
        .I5(state[2]),
        .O(\cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000DFD0FFF0DFD)) 
    \cnt[2]_i_2 
       (.I0(\cnt_reg[4]_i_2_n_6 ),
        .I1(dat_rd_ctl[1]),
        .I2(dat_rd_ctl[2]),
        .I3(\cnt_reg[4]_i_7_n_6 ),
        .I4(dat_rd_ctl[0]),
        .I5(\cnt_reg[4]_i_6_n_6 ),
        .O(\cnt[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB131)) 
    \cnt[2]_i_3 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(\cnt_reg[7]_i_4_n_5 ),
        .I3(dat_rd_ctl[1]),
        .O(\cnt[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF4F4444)) 
    \cnt[3]_i_1 
       (.I0(\cnt[15]_i_4_n_0 ),
        .I1(\cnt_reg[4]_i_2_n_5 ),
        .I2(\cnt[3]_i_2_n_0 ),
        .I3(\cnt[3]_i_3_n_0 ),
        .I4(state[2]),
        .O(\cnt[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4FFF)) 
    \cnt[3]_i_2 
       (.I0(dat_rd_ctl[1]),
        .I1(state[0]),
        .I2(\cnt_reg[7]_i_4_n_4 ),
        .I3(state[1]),
        .O(\cnt[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8888800080008000)) 
    \cnt[3]_i_3 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(dat_rd_ctl[0]),
        .I3(\cnt_reg[4]_i_6_n_5 ),
        .I4(dat_rd_ctl[2]),
        .I5(\cnt_reg[4]_i_7_n_5 ),
        .O(\cnt[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF4F4444)) 
    \cnt[4]_i_1 
       (.I0(\cnt[15]_i_4_n_0 ),
        .I1(\cnt_reg[4]_i_2_n_4 ),
        .I2(\cnt[4]_i_3_n_0 ),
        .I3(\cnt[4]_i_4_n_0 ),
        .I4(state[2]),
        .O(\cnt[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4FFF)) 
    \cnt[4]_i_3 
       (.I0(dat_rd_ctl[1]),
        .I1(state[0]),
        .I2(\cnt_reg[7]_i_2_n_7 ),
        .I3(state[1]),
        .O(\cnt[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8888800080008000)) 
    \cnt[4]_i_4 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(dat_rd_ctl[0]),
        .I3(\cnt_reg[4]_i_6_n_4 ),
        .I4(dat_rd_ctl[2]),
        .I5(\cnt_reg[4]_i_7_n_4 ),
        .O(\cnt[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cnt[4]_i_5 
       (.I0(\cnt_reg_n_0_[2] ),
        .O(\cnt[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cnt[4]_i_8 
       (.I0(\cnt_reg_n_0_[1] ),
        .O(\cnt[4]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFF4F4444)) 
    \cnt[5]_i_1 
       (.I0(\cnt[15]_i_4_n_0 ),
        .I1(\cnt_reg[8]_i_2_n_7 ),
        .I2(\cnt[5]_i_2_n_0 ),
        .I3(\cnt[5]_i_3_n_0 ),
        .I4(state[2]),
        .O(\cnt[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4FFF)) 
    \cnt[5]_i_2 
       (.I0(dat_rd_ctl[1]),
        .I1(state[0]),
        .I2(\cnt_reg[7]_i_2_n_6 ),
        .I3(state[1]),
        .O(\cnt[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8888800080008000)) 
    \cnt[5]_i_3 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(dat_rd_ctl[0]),
        .I3(\cnt_reg[8]_i_4_n_7 ),
        .I4(dat_rd_ctl[2]),
        .I5(\cnt_reg[8]_i_5_n_7 ),
        .O(\cnt[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF4F4444)) 
    \cnt[6]_i_1 
       (.I0(\cnt[15]_i_4_n_0 ),
        .I1(\cnt_reg[8]_i_2_n_6 ),
        .I2(\cnt[6]_i_2_n_0 ),
        .I3(\cnt[6]_i_3_n_0 ),
        .I4(state[2]),
        .O(\cnt[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4FFF)) 
    \cnt[6]_i_2 
       (.I0(dat_rd_ctl[1]),
        .I1(state[0]),
        .I2(\cnt_reg[7]_i_2_n_5 ),
        .I3(state[1]),
        .O(\cnt[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8888800080008000)) 
    \cnt[6]_i_3 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(dat_rd_ctl[0]),
        .I3(\cnt_reg[8]_i_4_n_6 ),
        .I4(dat_rd_ctl[2]),
        .I5(\cnt_reg[8]_i_5_n_6 ),
        .O(\cnt[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4444F444)) 
    \cnt[7]_i_1 
       (.I0(\cnt[15]_i_4_n_0 ),
        .I1(\cnt_reg[8]_i_2_n_5 ),
        .I2(\cnt[15]_i_6_n_0 ),
        .I3(\cnt_reg[7]_i_2_n_4 ),
        .I4(\cnt[15]_i_8_n_0 ),
        .I5(\cnt[7]_i_3_n_0 ),
        .O(\cnt[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4444400040004000)) 
    \cnt[7]_i_3 
       (.I0(\cnt[15]_i_10_n_0 ),
        .I1(state[2]),
        .I2(dat_rd_ctl[0]),
        .I3(\cnt_reg[8]_i_4_n_5 ),
        .I4(dat_rd_ctl[2]),
        .I5(\cnt_reg[8]_i_5_n_5 ),
        .O(\cnt[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cnt[7]_i_5 
       (.I0(\cnt_reg_n_0_[1] ),
        .O(\cnt[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4444F444)) 
    \cnt[8]_i_1 
       (.I0(\cnt[15]_i_4_n_0 ),
        .I1(\cnt_reg[8]_i_2_n_4 ),
        .I2(\cnt[15]_i_6_n_0 ),
        .I3(\cnt_reg[11]_i_2_n_7 ),
        .I4(\cnt[15]_i_8_n_0 ),
        .I5(\cnt[8]_i_3_n_0 ),
        .O(\cnt[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4444400040004000)) 
    \cnt[8]_i_3 
       (.I0(\cnt[15]_i_10_n_0 ),
        .I1(state[2]),
        .I2(dat_rd_ctl[0]),
        .I3(\cnt_reg[8]_i_4_n_4 ),
        .I4(dat_rd_ctl[2]),
        .I5(\cnt_reg[8]_i_5_n_4 ),
        .O(\cnt[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4444F444)) 
    \cnt[9]_i_1 
       (.I0(\cnt[15]_i_4_n_0 ),
        .I1(\cnt_reg[12]_i_2_n_7 ),
        .I2(\cnt[15]_i_6_n_0 ),
        .I3(\cnt_reg[11]_i_2_n_6 ),
        .I4(\cnt[15]_i_8_n_0 ),
        .I5(\cnt[9]_i_2_n_0 ),
        .O(\cnt[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4444400040004000)) 
    \cnt[9]_i_2 
       (.I0(\cnt[15]_i_10_n_0 ),
        .I1(state[2]),
        .I2(dat_rd_ctl[0]),
        .I3(\cnt_reg[12]_i_4_n_7 ),
        .I4(dat_rd_ctl[2]),
        .I5(\cnt_reg[12]_i_5_n_7 ),
        .O(\cnt[9]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[0] 
       (.C(clk),
        .CE(\cnt[15]_i_1_n_0 ),
        .CLR(reset),
        .D(\cnt[0]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[10] 
       (.C(clk),
        .CE(\cnt[15]_i_1_n_0 ),
        .CLR(reset),
        .D(\cnt[10]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[11] 
       (.C(clk),
        .CE(\cnt[15]_i_1_n_0 ),
        .CLR(reset),
        .D(\cnt[11]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[11] ));
  CARRY4 \cnt_reg[11]_i_2 
       (.CI(\cnt_reg[7]_i_2_n_0 ),
        .CO({\cnt_reg[11]_i_2_n_0 ,\cnt_reg[11]_i_2_n_1 ,\cnt_reg[11]_i_2_n_2 ,\cnt_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cnt_reg[11]_i_2_n_4 ,\cnt_reg[11]_i_2_n_5 ,\cnt_reg[11]_i_2_n_6 ,\cnt_reg[11]_i_2_n_7 }),
        .S({\cnt_reg_n_0_[11] ,\cnt_reg_n_0_[10] ,\cnt_reg_n_0_[9] ,\cnt_reg_n_0_[8] }));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[12] 
       (.C(clk),
        .CE(\cnt[15]_i_1_n_0 ),
        .CLR(reset),
        .D(\cnt[12]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[12] ));
  CARRY4 \cnt_reg[12]_i_2 
       (.CI(\cnt_reg[8]_i_2_n_0 ),
        .CO({\cnt_reg[12]_i_2_n_0 ,\cnt_reg[12]_i_2_n_1 ,\cnt_reg[12]_i_2_n_2 ,\cnt_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cnt_reg[12]_i_2_n_4 ,\cnt_reg[12]_i_2_n_5 ,\cnt_reg[12]_i_2_n_6 ,\cnt_reg[12]_i_2_n_7 }),
        .S({\cnt_reg_n_0_[12] ,\cnt_reg_n_0_[11] ,\cnt_reg_n_0_[10] ,\cnt_reg_n_0_[9] }));
  CARRY4 \cnt_reg[12]_i_4 
       (.CI(\cnt_reg[8]_i_4_n_0 ),
        .CO({\cnt_reg[12]_i_4_n_0 ,\cnt_reg[12]_i_4_n_1 ,\cnt_reg[12]_i_4_n_2 ,\cnt_reg[12]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cnt_reg[12]_i_4_n_4 ,\cnt_reg[12]_i_4_n_5 ,\cnt_reg[12]_i_4_n_6 ,\cnt_reg[12]_i_4_n_7 }),
        .S({\cnt_reg_n_0_[12] ,\cnt_reg_n_0_[11] ,\cnt_reg_n_0_[10] ,\cnt_reg_n_0_[9] }));
  CARRY4 \cnt_reg[12]_i_5 
       (.CI(\cnt_reg[8]_i_5_n_0 ),
        .CO({\cnt_reg[12]_i_5_n_0 ,\cnt_reg[12]_i_5_n_1 ,\cnt_reg[12]_i_5_n_2 ,\cnt_reg[12]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cnt_reg[12]_i_5_n_4 ,\cnt_reg[12]_i_5_n_5 ,\cnt_reg[12]_i_5_n_6 ,\cnt_reg[12]_i_5_n_7 }),
        .S({\cnt_reg_n_0_[12] ,\cnt_reg_n_0_[11] ,\cnt_reg_n_0_[10] ,\cnt_reg_n_0_[9] }));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[13] 
       (.C(clk),
        .CE(\cnt[15]_i_1_n_0 ),
        .CLR(reset),
        .D(\cnt[13]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[14] 
       (.C(clk),
        .CE(\cnt[15]_i_1_n_0 ),
        .CLR(reset),
        .D(\cnt[14]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[15] 
       (.C(clk),
        .CE(\cnt[15]_i_1_n_0 ),
        .CLR(reset),
        .D(\cnt[15]_i_2_n_0 ),
        .Q(\cnt_reg_n_0_[15] ));
  CARRY4 \cnt_reg[15]_i_11 
       (.CI(\cnt_reg[12]_i_4_n_0 ),
        .CO({\NLW_cnt_reg[15]_i_11_CO_UNCONNECTED [3:2],\cnt_reg[15]_i_11_n_2 ,\cnt_reg[15]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cnt_reg[15]_i_11_O_UNCONNECTED [3],\cnt_reg[15]_i_11_n_5 ,\cnt_reg[15]_i_11_n_6 ,\cnt_reg[15]_i_11_n_7 }),
        .S({1'b0,\cnt_reg_n_0_[15] ,\cnt_reg_n_0_[14] ,\cnt_reg_n_0_[13] }));
  CARRY4 \cnt_reg[15]_i_12 
       (.CI(\cnt_reg[12]_i_5_n_0 ),
        .CO({\NLW_cnt_reg[15]_i_12_CO_UNCONNECTED [3:2],\cnt_reg[15]_i_12_n_2 ,\cnt_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cnt_reg[15]_i_12_O_UNCONNECTED [3],\cnt_reg[15]_i_12_n_5 ,\cnt_reg[15]_i_12_n_6 ,\cnt_reg[15]_i_12_n_7 }),
        .S({1'b0,\cnt_reg_n_0_[15] ,\cnt_reg_n_0_[14] ,\cnt_reg_n_0_[13] }));
  CARRY4 \cnt_reg[15]_i_5 
       (.CI(\cnt_reg[12]_i_2_n_0 ),
        .CO({\NLW_cnt_reg[15]_i_5_CO_UNCONNECTED [3:2],\cnt_reg[15]_i_5_n_2 ,\cnt_reg[15]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cnt_reg[15]_i_5_O_UNCONNECTED [3],\cnt_reg[15]_i_5_n_5 ,\cnt_reg[15]_i_5_n_6 ,\cnt_reg[15]_i_5_n_7 }),
        .S({1'b0,\cnt_reg_n_0_[15] ,\cnt_reg_n_0_[14] ,\cnt_reg_n_0_[13] }));
  CARRY4 \cnt_reg[15]_i_7 
       (.CI(\cnt_reg[11]_i_2_n_0 ),
        .CO({\NLW_cnt_reg[15]_i_7_CO_UNCONNECTED [3],\cnt_reg[15]_i_7_n_1 ,\cnt_reg[15]_i_7_n_2 ,\cnt_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cnt_reg[15]_i_7_n_4 ,\cnt_reg[15]_i_7_n_5 ,\cnt_reg[15]_i_7_n_6 ,\cnt_reg[15]_i_7_n_7 }),
        .S({\cnt_reg_n_0_[15] ,\cnt_reg_n_0_[14] ,\cnt_reg_n_0_[13] ,\cnt_reg_n_0_[12] }));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[1] 
       (.C(clk),
        .CE(\cnt[15]_i_1_n_0 ),
        .CLR(reset),
        .D(\cnt[1]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[2] 
       (.C(clk),
        .CE(\cnt[15]_i_1_n_0 ),
        .CLR(reset),
        .D(\cnt[2]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[3] 
       (.C(clk),
        .CE(\cnt[15]_i_1_n_0 ),
        .CLR(reset),
        .D(\cnt[3]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[4] 
       (.C(clk),
        .CE(\cnt[15]_i_1_n_0 ),
        .CLR(reset),
        .D(\cnt[4]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[4] ));
  CARRY4 \cnt_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\cnt_reg[4]_i_2_n_0 ,\cnt_reg[4]_i_2_n_1 ,\cnt_reg[4]_i_2_n_2 ,\cnt_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\cnt_reg_n_0_[2] ,1'b0}),
        .O({\cnt_reg[4]_i_2_n_4 ,\cnt_reg[4]_i_2_n_5 ,\cnt_reg[4]_i_2_n_6 ,\cnt_reg[4]_i_2_n_7 }),
        .S({\cnt_reg_n_0_[4] ,\cnt_reg_n_0_[3] ,\cnt[4]_i_5_n_0 ,\cnt_reg_n_0_[1] }));
  CARRY4 \cnt_reg[4]_i_6 
       (.CI(1'b0),
        .CO({\cnt_reg[4]_i_6_n_0 ,\cnt_reg[4]_i_6_n_1 ,\cnt_reg[4]_i_6_n_2 ,\cnt_reg[4]_i_6_n_3 }),
        .CYINIT(\cnt_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cnt_reg[4]_i_6_n_4 ,\cnt_reg[4]_i_6_n_5 ,\cnt_reg[4]_i_6_n_6 ,\cnt_reg[4]_i_6_n_7 }),
        .S({\cnt_reg_n_0_[4] ,\cnt_reg_n_0_[3] ,\cnt_reg_n_0_[2] ,\cnt_reg_n_0_[1] }));
  CARRY4 \cnt_reg[4]_i_7 
       (.CI(1'b0),
        .CO({\cnt_reg[4]_i_7_n_0 ,\cnt_reg[4]_i_7_n_1 ,\cnt_reg[4]_i_7_n_2 ,\cnt_reg[4]_i_7_n_3 }),
        .CYINIT(\cnt_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,\cnt_reg_n_0_[1] }),
        .O({\cnt_reg[4]_i_7_n_4 ,\cnt_reg[4]_i_7_n_5 ,\cnt_reg[4]_i_7_n_6 ,\cnt_reg[4]_i_7_n_7 }),
        .S({\cnt_reg_n_0_[4] ,\cnt_reg_n_0_[3] ,\cnt_reg_n_0_[2] ,\cnt[4]_i_8_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[5] 
       (.C(clk),
        .CE(\cnt[15]_i_1_n_0 ),
        .CLR(reset),
        .D(\cnt[5]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[6] 
       (.C(clk),
        .CE(\cnt[15]_i_1_n_0 ),
        .CLR(reset),
        .D(\cnt[6]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[7] 
       (.C(clk),
        .CE(\cnt[15]_i_1_n_0 ),
        .CLR(reset),
        .D(\cnt[7]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[7] ));
  CARRY4 \cnt_reg[7]_i_2 
       (.CI(\cnt_reg[7]_i_4_n_0 ),
        .CO({\cnt_reg[7]_i_2_n_0 ,\cnt_reg[7]_i_2_n_1 ,\cnt_reg[7]_i_2_n_2 ,\cnt_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cnt_reg[7]_i_2_n_4 ,\cnt_reg[7]_i_2_n_5 ,\cnt_reg[7]_i_2_n_6 ,\cnt_reg[7]_i_2_n_7 }),
        .S({\cnt_reg_n_0_[7] ,\cnt_reg_n_0_[6] ,\cnt_reg_n_0_[5] ,\cnt_reg_n_0_[4] }));
  CARRY4 \cnt_reg[7]_i_4 
       (.CI(1'b0),
        .CO({\cnt_reg[7]_i_4_n_0 ,\cnt_reg[7]_i_4_n_1 ,\cnt_reg[7]_i_4_n_2 ,\cnt_reg[7]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\cnt_reg_n_0_[1] ,1'b0}),
        .O({\cnt_reg[7]_i_4_n_4 ,\cnt_reg[7]_i_4_n_5 ,\cnt_reg[7]_i_4_n_6 ,\cnt_reg[7]_i_4_n_7 }),
        .S({\cnt_reg_n_0_[3] ,\cnt_reg_n_0_[2] ,\cnt[7]_i_5_n_0 ,\cnt_reg_n_0_[0] }));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[8] 
       (.C(clk),
        .CE(\cnt[15]_i_1_n_0 ),
        .CLR(reset),
        .D(\cnt[8]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[8] ));
  CARRY4 \cnt_reg[8]_i_2 
       (.CI(\cnt_reg[4]_i_2_n_0 ),
        .CO({\cnt_reg[8]_i_2_n_0 ,\cnt_reg[8]_i_2_n_1 ,\cnt_reg[8]_i_2_n_2 ,\cnt_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cnt_reg[8]_i_2_n_4 ,\cnt_reg[8]_i_2_n_5 ,\cnt_reg[8]_i_2_n_6 ,\cnt_reg[8]_i_2_n_7 }),
        .S({\cnt_reg_n_0_[8] ,\cnt_reg_n_0_[7] ,\cnt_reg_n_0_[6] ,\cnt_reg_n_0_[5] }));
  CARRY4 \cnt_reg[8]_i_4 
       (.CI(\cnt_reg[4]_i_6_n_0 ),
        .CO({\cnt_reg[8]_i_4_n_0 ,\cnt_reg[8]_i_4_n_1 ,\cnt_reg[8]_i_4_n_2 ,\cnt_reg[8]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cnt_reg[8]_i_4_n_4 ,\cnt_reg[8]_i_4_n_5 ,\cnt_reg[8]_i_4_n_6 ,\cnt_reg[8]_i_4_n_7 }),
        .S({\cnt_reg_n_0_[8] ,\cnt_reg_n_0_[7] ,\cnt_reg_n_0_[6] ,\cnt_reg_n_0_[5] }));
  CARRY4 \cnt_reg[8]_i_5 
       (.CI(\cnt_reg[4]_i_7_n_0 ),
        .CO({\cnt_reg[8]_i_5_n_0 ,\cnt_reg[8]_i_5_n_1 ,\cnt_reg[8]_i_5_n_2 ,\cnt_reg[8]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cnt_reg[8]_i_5_n_4 ,\cnt_reg[8]_i_5_n_5 ,\cnt_reg[8]_i_5_n_6 ,\cnt_reg[8]_i_5_n_7 }),
        .S({\cnt_reg_n_0_[8] ,\cnt_reg_n_0_[7] ,\cnt_reg_n_0_[6] ,\cnt_reg_n_0_[5] }));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[9] 
       (.C(clk),
        .CE(\cnt[15]_i_1_n_0 ),
        .CLR(reset),
        .D(\cnt[9]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[9] ));
  FDCE #(
    .INIT(1'b0)) 
    \crc_err_sync_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(crc_err),
        .Q(\crc_err_sync_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \crc_err_sync_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\crc_err_sync_reg_n_0_[0] ),
        .Q(\crc_err_sync_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \crc_err_sync_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\crc_err_sync_reg_n_0_[1] ),
        .Q(p_1_in));
  FDCE #(
    .INIT(1'b0)) 
    \crc_err_sync_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(p_1_in),
        .Q(\crc_err_sync_reg_n_0_[3] ));
  LUT6 #(
    .INIT(64'hBFBFBFAA808080AA)) 
    dat_rd_rdy_i_1
       (.I0(dat_rd_rdy_i_2_n_0),
        .I1(mac_src_vld_i_2_n_0),
        .I2(dat_rd_rdy_reg_i_3_n_0),
        .I3(dat_rd_rdy_i_4_n_0),
        .I4(state[3]),
        .I5(dat_rd_rdy),
        .O(dat_rd_rdy_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    dat_rd_rdy_i_10
       (.I0(\cnt_reg_n_0_[15] ),
        .I1(num_reg[15]),
        .I2(\cnt_reg_n_0_[14] ),
        .I3(num_reg[14]),
        .O(dat_rd_rdy_i_10_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    dat_rd_rdy_i_11
       (.I0(\cnt_reg_n_0_[13] ),
        .I1(num_reg[13]),
        .I2(\cnt_reg_n_0_[12] ),
        .I3(num_reg[12]),
        .O(dat_rd_rdy_i_11_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    dat_rd_rdy_i_12
       (.I0(\cnt_reg_n_0_[11] ),
        .I1(num_reg[11]),
        .I2(\cnt_reg_n_0_[10] ),
        .I3(num_reg[10]),
        .O(dat_rd_rdy_i_12_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    dat_rd_rdy_i_13
       (.I0(\cnt_reg_n_0_[9] ),
        .I1(num_reg[9]),
        .I2(\cnt_reg_n_0_[8] ),
        .I3(num_reg[8]),
        .O(dat_rd_rdy_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dat_rd_rdy_i_14
       (.I0(num_reg[15]),
        .I1(\cnt_reg_n_0_[15] ),
        .I2(num_reg[14]),
        .I3(\cnt_reg_n_0_[14] ),
        .O(dat_rd_rdy_i_14_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dat_rd_rdy_i_15
       (.I0(num_reg[13]),
        .I1(\cnt_reg_n_0_[13] ),
        .I2(num_reg[12]),
        .I3(\cnt_reg_n_0_[12] ),
        .O(dat_rd_rdy_i_15_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dat_rd_rdy_i_16
       (.I0(num_reg[11]),
        .I1(\cnt_reg_n_0_[11] ),
        .I2(num_reg[10]),
        .I3(\cnt_reg_n_0_[10] ),
        .O(dat_rd_rdy_i_16_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dat_rd_rdy_i_17
       (.I0(num_reg[9]),
        .I1(\cnt_reg_n_0_[9] ),
        .I2(num_reg[8]),
        .I3(\cnt_reg_n_0_[8] ),
        .O(dat_rd_rdy_i_17_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    dat_rd_rdy_i_18
       (.I0(state[2]),
        .I1(state[3]),
        .O(dat_rd_rdy_i_18_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    dat_rd_rdy_i_19
       (.I0(state[0]),
        .I1(state[1]),
        .O(dat_rd_rdy_i_19_n_0));
  LUT6 #(
    .INIT(64'h8F8F8F8F8F8F8F88)) 
    dat_rd_rdy_i_2
       (.I0(dat_rd_rdy_i_5_n_0),
        .I1(\rxA_dat[30]_i_2_n_0 ),
        .I2(dat_rd_rdy_i_6_n_0),
        .I3(\rxA_dat[31]_i_6_n_0 ),
        .I4(dat_rd_rdy_i_7_n_0),
        .I5(dat_rd_rdy_i_8_n_0),
        .O(dat_rd_rdy_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    dat_rd_rdy_i_20
       (.I0(\cnt_reg_n_0_[7] ),
        .I1(num_reg[7]),
        .I2(\cnt_reg_n_0_[6] ),
        .I3(num_reg[6]),
        .O(dat_rd_rdy_i_20_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    dat_rd_rdy_i_21
       (.I0(\cnt_reg_n_0_[5] ),
        .I1(num_reg[5]),
        .I2(\cnt_reg_n_0_[4] ),
        .I3(num_reg[4]),
        .O(dat_rd_rdy_i_21_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    dat_rd_rdy_i_22
       (.I0(\cnt_reg_n_0_[3] ),
        .I1(num_reg[3]),
        .I2(\cnt_reg_n_0_[2] ),
        .I3(num_reg[2]),
        .O(dat_rd_rdy_i_22_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    dat_rd_rdy_i_23
       (.I0(\cnt_reg_n_0_[1] ),
        .I1(num_reg[1]),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(num_reg[0]),
        .O(dat_rd_rdy_i_23_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dat_rd_rdy_i_24
       (.I0(num_reg[7]),
        .I1(\cnt_reg_n_0_[7] ),
        .I2(num_reg[6]),
        .I3(\cnt_reg_n_0_[6] ),
        .O(dat_rd_rdy_i_24_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dat_rd_rdy_i_25
       (.I0(num_reg[5]),
        .I1(\cnt_reg_n_0_[5] ),
        .I2(num_reg[4]),
        .I3(\cnt_reg_n_0_[4] ),
        .O(dat_rd_rdy_i_25_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dat_rd_rdy_i_26
       (.I0(num_reg[3]),
        .I1(\cnt_reg_n_0_[3] ),
        .I2(num_reg[2]),
        .I3(\cnt_reg_n_0_[2] ),
        .O(dat_rd_rdy_i_26_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dat_rd_rdy_i_27
       (.I0(num_reg[1]),
        .I1(\cnt_reg_n_0_[1] ),
        .I2(num_reg[0]),
        .I3(\cnt_reg_n_0_[0] ),
        .O(dat_rd_rdy_i_27_n_0));
  LUT6 #(
    .INIT(64'hC8C8000000000033)) 
    dat_rd_rdy_i_4
       (.I0(\rxA_ctl[3]_i_3_n_0 ),
        .I1(state[2]),
        .I2(\rxA_ctl[3]_i_4_n_0 ),
        .I3(num_rd_vld),
        .I4(state[1]),
        .I5(state[0]),
        .O(dat_rd_rdy_i_4_n_0));
  LUT3 #(
    .INIT(8'h76)) 
    dat_rd_rdy_i_5
       (.I0(state[0]),
        .I1(state[1]),
        .I2(num_rd_vld),
        .O(dat_rd_rdy_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000FFFEFFFFFFFF)) 
    dat_rd_rdy_i_6
       (.I0(dat_rd_ctl[3]),
        .I1(dat_rd_ctl[1]),
        .I2(dat_rd_ctl[0]),
        .I3(dat_rd_ctl[2]),
        .I4(\cnt[15]_i_10_n_0 ),
        .I5(dat_rd_rdy_i_18_n_0),
        .O(dat_rd_rdy_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    dat_rd_rdy_i_7
       (.I0(dat_rd_rdy_i_19_n_0),
        .I1(\BLK_DAT_512.u_fifo_dat_n_20 ),
        .I2(\BLK_DAT_512.u_fifo_dat_n_29 ),
        .I3(\BLK_DAT_512.u_fifo_dat_n_23 ),
        .I4(\BLK_DAT_512.u_fifo_dat_n_22 ),
        .I5(\BLK_DAT_512.u_fifo_dat_n_21 ),
        .O(dat_rd_rdy_i_7_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    dat_rd_rdy_i_8
       (.I0(\BLK_DAT_512.u_fifo_dat_n_27 ),
        .I1(\BLK_DAT_512.u_fifo_dat_n_26 ),
        .I2(\rxA_ctl[3]_i_6_n_0 ),
        .I3(\BLK_DAT_512.u_fifo_dat_n_33 ),
        .I4(\BLK_DAT_512.u_fifo_dat_n_32 ),
        .I5(\BLK_DAT_512.u_fifo_dat_n_34 ),
        .O(dat_rd_rdy_i_8_n_0));
  FDCE #(
    .INIT(1'b0)) 
    dat_rd_rdy_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(dat_rd_rdy_i_1_n_0),
        .Q(dat_rd_rdy));
  CARRY4 dat_rd_rdy_reg_i_3
       (.CI(dat_rd_rdy_reg_i_9_n_0),
        .CO({dat_rd_rdy_reg_i_3_n_0,dat_rd_rdy_reg_i_3_n_1,dat_rd_rdy_reg_i_3_n_2,dat_rd_rdy_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({dat_rd_rdy_i_10_n_0,dat_rd_rdy_i_11_n_0,dat_rd_rdy_i_12_n_0,dat_rd_rdy_i_13_n_0}),
        .O(NLW_dat_rd_rdy_reg_i_3_O_UNCONNECTED[3:0]),
        .S({dat_rd_rdy_i_14_n_0,dat_rd_rdy_i_15_n_0,dat_rd_rdy_i_16_n_0,dat_rd_rdy_i_17_n_0}));
  CARRY4 dat_rd_rdy_reg_i_9
       (.CI(1'b0),
        .CO({dat_rd_rdy_reg_i_9_n_0,dat_rd_rdy_reg_i_9_n_1,dat_rd_rdy_reg_i_9_n_2,dat_rd_rdy_reg_i_9_n_3}),
        .CYINIT(1'b1),
        .DI({dat_rd_rdy_i_20_n_0,dat_rd_rdy_i_21_n_0,dat_rd_rdy_i_22_n_0,dat_rd_rdy_i_23_n_0}),
        .O(NLW_dat_rd_rdy_reg_i_9_O_UNCONNECTED[3:0]),
        .S({dat_rd_rdy_i_24_n_0,dat_rd_rdy_i_25_n_0,dat_rd_rdy_i_26_n_0,dat_rd_rdy_i_27_n_0}));
  LUT5 #(
    .INIT(32'hFFEF0010)) 
    dat_rooms_inferred_i_1
       (.I0(dat_items_wr[8]),
        .I1(dat_items_wr[6]),
        .I2(dat_rooms_inferred_i_10_n_0),
        .I3(dat_items_wr[7]),
        .I4(dat_items_wr[9]),
        .O(dat_rooms[9]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    dat_rooms_inferred_i_10
       (.I0(dat_items_wr[4]),
        .I1(dat_items_wr[2]),
        .I2(dat_items_wr[1]),
        .I3(dat_rooms[0]),
        .I4(dat_items_wr[3]),
        .I5(dat_items_wr[5]),
        .O(dat_rooms_inferred_i_10_n_0));
  LUT4 #(
    .INIT(16'h04FB)) 
    dat_rooms_inferred_i_2
       (.I0(dat_items_wr[7]),
        .I1(dat_rooms_inferred_i_10_n_0),
        .I2(dat_items_wr[6]),
        .I3(dat_items_wr[8]),
        .O(dat_rooms[8]));
  LUT3 #(
    .INIT(8'h4B)) 
    dat_rooms_inferred_i_3
       (.I0(dat_items_wr[6]),
        .I1(dat_rooms_inferred_i_10_n_0),
        .I2(dat_items_wr[7]),
        .O(dat_rooms[7]));
  LUT2 #(
    .INIT(4'h9)) 
    dat_rooms_inferred_i_4
       (.I0(dat_rooms_inferred_i_10_n_0),
        .I1(dat_items_wr[6]),
        .O(dat_rooms[6]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    dat_rooms_inferred_i_5
       (.I0(dat_items_wr[4]),
        .I1(dat_items_wr[2]),
        .I2(dat_items_wr[1]),
        .I3(dat_rooms[0]),
        .I4(dat_items_wr[3]),
        .I5(dat_items_wr[5]),
        .O(dat_rooms[5]));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    dat_rooms_inferred_i_6
       (.I0(dat_items_wr[3]),
        .I1(dat_rooms[0]),
        .I2(dat_items_wr[1]),
        .I3(dat_items_wr[2]),
        .I4(dat_items_wr[4]),
        .O(dat_rooms[4]));
  LUT4 #(
    .INIT(16'h01FE)) 
    dat_rooms_inferred_i_7
       (.I0(dat_items_wr[2]),
        .I1(dat_items_wr[1]),
        .I2(dat_rooms[0]),
        .I3(dat_items_wr[3]),
        .O(dat_rooms[3]));
  LUT3 #(
    .INIT(8'h1E)) 
    dat_rooms_inferred_i_8
       (.I0(dat_rooms[0]),
        .I1(dat_items_wr[1]),
        .I2(dat_items_wr[2]),
        .O(dat_rooms[2]));
  LUT2 #(
    .INIT(4'h6)) 
    dat_rooms_inferred_i_9
       (.I0(dat_rooms[0]),
        .I1(dat_items_wr[1]),
        .O(dat_rooms[1]));
  LUT2 #(
    .INIT(4'h2)) 
    host_crc_err_INST_0
       (.I0(p_1_in),
        .I1(\crc_err_sync_reg_n_0_[3] ),
        .O(host_crc_err));
  LUT4 #(
    .INIT(16'h0100)) 
    \hsr_seq[0]_i_1 
       (.I0(state[2]),
        .I1(state[3]),
        .I2(state[1]),
        .I3(state[0]),
        .O(\hsr_seq[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \hsr_seq[0]_i_3 
       (.I0(hsr_seq_reg[0]),
        .O(\hsr_seq[0]_i_3_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \hsr_seq_reg[0] 
       (.C(clk),
        .CE(\hsr_seq[0]_i_1_n_0 ),
        .CLR(reset),
        .D(\hsr_seq_reg[0]_i_2_n_7 ),
        .Q(hsr_seq_reg[0]));
  CARRY4 \hsr_seq_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\hsr_seq_reg[0]_i_2_n_0 ,\hsr_seq_reg[0]_i_2_n_1 ,\hsr_seq_reg[0]_i_2_n_2 ,\hsr_seq_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\hsr_seq_reg[0]_i_2_n_4 ,\hsr_seq_reg[0]_i_2_n_5 ,\hsr_seq_reg[0]_i_2_n_6 ,\hsr_seq_reg[0]_i_2_n_7 }),
        .S({hsr_seq_reg[3:1],\hsr_seq[0]_i_3_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \hsr_seq_reg[10] 
       (.C(clk),
        .CE(\hsr_seq[0]_i_1_n_0 ),
        .CLR(reset),
        .D(\hsr_seq_reg[8]_i_1_n_5 ),
        .Q(hsr_seq_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \hsr_seq_reg[11] 
       (.C(clk),
        .CE(\hsr_seq[0]_i_1_n_0 ),
        .CLR(reset),
        .D(\hsr_seq_reg[8]_i_1_n_4 ),
        .Q(hsr_seq_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \hsr_seq_reg[12] 
       (.C(clk),
        .CE(\hsr_seq[0]_i_1_n_0 ),
        .CLR(reset),
        .D(\hsr_seq_reg[12]_i_1_n_7 ),
        .Q(hsr_seq_reg[12]));
  CARRY4 \hsr_seq_reg[12]_i_1 
       (.CI(\hsr_seq_reg[8]_i_1_n_0 ),
        .CO({\NLW_hsr_seq_reg[12]_i_1_CO_UNCONNECTED [3],\hsr_seq_reg[12]_i_1_n_1 ,\hsr_seq_reg[12]_i_1_n_2 ,\hsr_seq_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\hsr_seq_reg[12]_i_1_n_4 ,\hsr_seq_reg[12]_i_1_n_5 ,\hsr_seq_reg[12]_i_1_n_6 ,\hsr_seq_reg[12]_i_1_n_7 }),
        .S(hsr_seq_reg[15:12]));
  FDCE #(
    .INIT(1'b0)) 
    \hsr_seq_reg[13] 
       (.C(clk),
        .CE(\hsr_seq[0]_i_1_n_0 ),
        .CLR(reset),
        .D(\hsr_seq_reg[12]_i_1_n_6 ),
        .Q(hsr_seq_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \hsr_seq_reg[14] 
       (.C(clk),
        .CE(\hsr_seq[0]_i_1_n_0 ),
        .CLR(reset),
        .D(\hsr_seq_reg[12]_i_1_n_5 ),
        .Q(hsr_seq_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \hsr_seq_reg[15] 
       (.C(clk),
        .CE(\hsr_seq[0]_i_1_n_0 ),
        .CLR(reset),
        .D(\hsr_seq_reg[12]_i_1_n_4 ),
        .Q(hsr_seq_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \hsr_seq_reg[1] 
       (.C(clk),
        .CE(\hsr_seq[0]_i_1_n_0 ),
        .CLR(reset),
        .D(\hsr_seq_reg[0]_i_2_n_6 ),
        .Q(hsr_seq_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \hsr_seq_reg[2] 
       (.C(clk),
        .CE(\hsr_seq[0]_i_1_n_0 ),
        .CLR(reset),
        .D(\hsr_seq_reg[0]_i_2_n_5 ),
        .Q(hsr_seq_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \hsr_seq_reg[3] 
       (.C(clk),
        .CE(\hsr_seq[0]_i_1_n_0 ),
        .CLR(reset),
        .D(\hsr_seq_reg[0]_i_2_n_4 ),
        .Q(hsr_seq_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \hsr_seq_reg[4] 
       (.C(clk),
        .CE(\hsr_seq[0]_i_1_n_0 ),
        .CLR(reset),
        .D(\hsr_seq_reg[4]_i_1_n_7 ),
        .Q(hsr_seq_reg[4]));
  CARRY4 \hsr_seq_reg[4]_i_1 
       (.CI(\hsr_seq_reg[0]_i_2_n_0 ),
        .CO({\hsr_seq_reg[4]_i_1_n_0 ,\hsr_seq_reg[4]_i_1_n_1 ,\hsr_seq_reg[4]_i_1_n_2 ,\hsr_seq_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\hsr_seq_reg[4]_i_1_n_4 ,\hsr_seq_reg[4]_i_1_n_5 ,\hsr_seq_reg[4]_i_1_n_6 ,\hsr_seq_reg[4]_i_1_n_7 }),
        .S(hsr_seq_reg[7:4]));
  FDCE #(
    .INIT(1'b0)) 
    \hsr_seq_reg[5] 
       (.C(clk),
        .CE(\hsr_seq[0]_i_1_n_0 ),
        .CLR(reset),
        .D(\hsr_seq_reg[4]_i_1_n_6 ),
        .Q(hsr_seq_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \hsr_seq_reg[6] 
       (.C(clk),
        .CE(\hsr_seq[0]_i_1_n_0 ),
        .CLR(reset),
        .D(\hsr_seq_reg[4]_i_1_n_5 ),
        .Q(hsr_seq_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \hsr_seq_reg[7] 
       (.C(clk),
        .CE(\hsr_seq[0]_i_1_n_0 ),
        .CLR(reset),
        .D(\hsr_seq_reg[4]_i_1_n_4 ),
        .Q(hsr_seq_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \hsr_seq_reg[8] 
       (.C(clk),
        .CE(\hsr_seq[0]_i_1_n_0 ),
        .CLR(reset),
        .D(\hsr_seq_reg[8]_i_1_n_7 ),
        .Q(hsr_seq_reg[8]));
  CARRY4 \hsr_seq_reg[8]_i_1 
       (.CI(\hsr_seq_reg[4]_i_1_n_0 ),
        .CO({\hsr_seq_reg[8]_i_1_n_0 ,\hsr_seq_reg[8]_i_1_n_1 ,\hsr_seq_reg[8]_i_1_n_2 ,\hsr_seq_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\hsr_seq_reg[8]_i_1_n_4 ,\hsr_seq_reg[8]_i_1_n_5 ,\hsr_seq_reg[8]_i_1_n_6 ,\hsr_seq_reg[8]_i_1_n_7 }),
        .S(hsr_seq_reg[11:8]));
  FDCE #(
    .INIT(1'b0)) 
    \hsr_seq_reg[9] 
       (.C(clk),
        .CE(\hsr_seq[0]_i_1_n_0 ),
        .CLR(reset),
        .D(\hsr_seq_reg[8]_i_1_n_6 ),
        .Q(hsr_seq_reg[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \hsr_siz[0]_i_1 
       (.I0(num_reg[0]),
        .I1(state[0]),
        .I2(\hsr_siz_reg_n_0_[0] ),
        .O(\hsr_siz[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \hsr_siz[10]_i_1 
       (.I0(\hsr_siz_reg[11]_i_3_n_7 ),
        .I1(state[0]),
        .I2(\hsr_siz_reg[11]_i_4_n_6 ),
        .O(\hsr_siz[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02020300)) 
    \hsr_siz[11]_i_1 
       (.I0(\rxA_dat[31]_i_5_n_0 ),
        .I1(state[3]),
        .I2(state[1]),
        .I3(state[0]),
        .I4(state[2]),
        .O(\hsr_siz[11]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \hsr_siz[11]_i_2 
       (.I0(\hsr_siz_reg[11]_i_3_n_6 ),
        .I1(state[0]),
        .I2(\hsr_siz_reg[11]_i_4_n_5 ),
        .O(\hsr_siz[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \hsr_siz[11]_i_5 
       (.I0(num_reg[11]),
        .O(\hsr_siz[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \hsr_siz[11]_i_6 
       (.I0(num_reg[10]),
        .O(\hsr_siz[11]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \hsr_siz[11]_i_7 
       (.I0(p_0_out[3]),
        .O(\hsr_siz[11]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \hsr_siz[11]_i_8 
       (.I0(p_0_out[2]),
        .O(\hsr_siz[11]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \hsr_siz[11]_i_9 
       (.I0(p_0_out[1]),
        .O(\hsr_siz[11]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \hsr_siz[1]_i_1 
       (.I0(num_reg[1]),
        .I1(state[0]),
        .I2(\hsr_siz_reg[4]_i_2_n_7 ),
        .O(\hsr_siz[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \hsr_siz[2]_i_1 
       (.I0(\hsr_siz_reg[5]_i_2_n_7 ),
        .I1(state[0]),
        .I2(\hsr_siz_reg[4]_i_2_n_6 ),
        .O(\hsr_siz[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \hsr_siz[3]_i_1 
       (.I0(\hsr_siz_reg[5]_i_2_n_6 ),
        .I1(state[0]),
        .I2(\hsr_siz_reg[4]_i_2_n_5 ),
        .O(\hsr_siz[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \hsr_siz[4]_i_1 
       (.I0(\hsr_siz_reg[5]_i_2_n_5 ),
        .I1(state[0]),
        .I2(\hsr_siz_reg[4]_i_2_n_4 ),
        .O(\hsr_siz[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \hsr_siz[4]_i_3 
       (.I0(\hsr_siz_reg_n_0_[4] ),
        .O(\hsr_siz[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \hsr_siz[4]_i_4 
       (.I0(\hsr_siz_reg_n_0_[3] ),
        .O(\hsr_siz[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \hsr_siz[4]_i_5 
       (.I0(\hsr_siz_reg_n_0_[2] ),
        .O(\hsr_siz[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \hsr_siz[5]_i_1 
       (.I0(\hsr_siz_reg[5]_i_2_n_4 ),
        .I1(state[0]),
        .I2(\hsr_siz_reg[8]_i_2_n_7 ),
        .O(\hsr_siz[5]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \hsr_siz[5]_i_3 
       (.I0(num_reg[5]),
        .O(\hsr_siz[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \hsr_siz[5]_i_4 
       (.I0(num_reg[4]),
        .O(\hsr_siz[5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \hsr_siz[5]_i_5 
       (.I0(num_reg[3]),
        .O(\hsr_siz[5]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \hsr_siz[6]_i_1 
       (.I0(\hsr_siz_reg[9]_i_2_n_7 ),
        .I1(state[0]),
        .I2(\hsr_siz_reg[8]_i_2_n_6 ),
        .O(\hsr_siz[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \hsr_siz[7]_i_1 
       (.I0(\hsr_siz_reg[9]_i_2_n_6 ),
        .I1(state[0]),
        .I2(\hsr_siz_reg[8]_i_2_n_5 ),
        .O(\hsr_siz[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \hsr_siz[8]_i_1 
       (.I0(\hsr_siz_reg[9]_i_2_n_5 ),
        .I1(state[0]),
        .I2(\hsr_siz_reg[8]_i_2_n_4 ),
        .O(\hsr_siz[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \hsr_siz[8]_i_3 
       (.I0(p_0_out[0]),
        .O(\hsr_siz[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \hsr_siz[8]_i_4 
       (.I0(\hsr_siz_reg_n_0_[7] ),
        .O(\hsr_siz[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \hsr_siz[8]_i_5 
       (.I0(\hsr_siz_reg_n_0_[6] ),
        .O(\hsr_siz[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \hsr_siz[8]_i_6 
       (.I0(\hsr_siz_reg_n_0_[5] ),
        .O(\hsr_siz[8]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \hsr_siz[9]_i_1 
       (.I0(\hsr_siz_reg[9]_i_2_n_4 ),
        .I1(state[0]),
        .I2(\hsr_siz_reg[11]_i_4_n_7 ),
        .O(\hsr_siz[9]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \hsr_siz[9]_i_3 
       (.I0(num_reg[9]),
        .O(\hsr_siz[9]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \hsr_siz[9]_i_4 
       (.I0(num_reg[8]),
        .O(\hsr_siz[9]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \hsr_siz[9]_i_5 
       (.I0(num_reg[7]),
        .O(\hsr_siz[9]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \hsr_siz[9]_i_6 
       (.I0(num_reg[6]),
        .O(\hsr_siz[9]_i_6_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \hsr_siz_reg[0] 
       (.C(clk),
        .CE(\hsr_siz[11]_i_1_n_0 ),
        .CLR(reset),
        .D(\hsr_siz[0]_i_1_n_0 ),
        .Q(\hsr_siz_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \hsr_siz_reg[10] 
       (.C(clk),
        .CE(\hsr_siz[11]_i_1_n_0 ),
        .CLR(reset),
        .D(\hsr_siz[10]_i_1_n_0 ),
        .Q(p_0_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \hsr_siz_reg[11] 
       (.C(clk),
        .CE(\hsr_siz[11]_i_1_n_0 ),
        .CLR(reset),
        .D(\hsr_siz[11]_i_2_n_0 ),
        .Q(p_0_out[3]));
  CARRY4 \hsr_siz_reg[11]_i_3 
       (.CI(\hsr_siz_reg[9]_i_2_n_0 ),
        .CO({\NLW_hsr_siz_reg[11]_i_3_CO_UNCONNECTED [3:1],\hsr_siz_reg[11]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,num_reg[10]}),
        .O({\NLW_hsr_siz_reg[11]_i_3_O_UNCONNECTED [3:2],\hsr_siz_reg[11]_i_3_n_6 ,\hsr_siz_reg[11]_i_3_n_7 }),
        .S({1'b0,1'b0,\hsr_siz[11]_i_5_n_0 ,\hsr_siz[11]_i_6_n_0 }));
  CARRY4 \hsr_siz_reg[11]_i_4 
       (.CI(\hsr_siz_reg[8]_i_2_n_0 ),
        .CO({\NLW_hsr_siz_reg[11]_i_4_CO_UNCONNECTED [3:2],\hsr_siz_reg[11]_i_4_n_2 ,\hsr_siz_reg[11]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_0_out[2:1]}),
        .O({\NLW_hsr_siz_reg[11]_i_4_O_UNCONNECTED [3],\hsr_siz_reg[11]_i_4_n_5 ,\hsr_siz_reg[11]_i_4_n_6 ,\hsr_siz_reg[11]_i_4_n_7 }),
        .S({1'b0,\hsr_siz[11]_i_7_n_0 ,\hsr_siz[11]_i_8_n_0 ,\hsr_siz[11]_i_9_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \hsr_siz_reg[1] 
       (.C(clk),
        .CE(\hsr_siz[11]_i_1_n_0 ),
        .CLR(reset),
        .D(\hsr_siz[1]_i_1_n_0 ),
        .Q(\hsr_siz_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \hsr_siz_reg[2] 
       (.C(clk),
        .CE(\hsr_siz[11]_i_1_n_0 ),
        .CLR(reset),
        .D(\hsr_siz[2]_i_1_n_0 ),
        .Q(\hsr_siz_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \hsr_siz_reg[3] 
       (.C(clk),
        .CE(\hsr_siz[11]_i_1_n_0 ),
        .CLR(reset),
        .D(\hsr_siz[3]_i_1_n_0 ),
        .Q(\hsr_siz_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \hsr_siz_reg[4] 
       (.C(clk),
        .CE(\hsr_siz[11]_i_1_n_0 ),
        .CLR(reset),
        .D(\hsr_siz[4]_i_1_n_0 ),
        .Q(\hsr_siz_reg_n_0_[4] ));
  CARRY4 \hsr_siz_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\hsr_siz_reg[4]_i_2_n_0 ,\hsr_siz_reg[4]_i_2_n_1 ,\hsr_siz_reg[4]_i_2_n_2 ,\hsr_siz_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\hsr_siz_reg_n_0_[4] ,\hsr_siz_reg_n_0_[3] ,\hsr_siz_reg_n_0_[2] ,1'b0}),
        .O({\hsr_siz_reg[4]_i_2_n_4 ,\hsr_siz_reg[4]_i_2_n_5 ,\hsr_siz_reg[4]_i_2_n_6 ,\hsr_siz_reg[4]_i_2_n_7 }),
        .S({\hsr_siz[4]_i_3_n_0 ,\hsr_siz[4]_i_4_n_0 ,\hsr_siz[4]_i_5_n_0 ,\hsr_siz_reg_n_0_[1] }));
  FDCE #(
    .INIT(1'b0)) 
    \hsr_siz_reg[5] 
       (.C(clk),
        .CE(\hsr_siz[11]_i_1_n_0 ),
        .CLR(reset),
        .D(\hsr_siz[5]_i_1_n_0 ),
        .Q(\hsr_siz_reg_n_0_[5] ));
  CARRY4 \hsr_siz_reg[5]_i_2 
       (.CI(1'b0),
        .CO({\hsr_siz_reg[5]_i_2_n_0 ,\hsr_siz_reg[5]_i_2_n_1 ,\hsr_siz_reg[5]_i_2_n_2 ,\hsr_siz_reg[5]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({num_reg[5:3],1'b0}),
        .O({\hsr_siz_reg[5]_i_2_n_4 ,\hsr_siz_reg[5]_i_2_n_5 ,\hsr_siz_reg[5]_i_2_n_6 ,\hsr_siz_reg[5]_i_2_n_7 }),
        .S({\hsr_siz[5]_i_3_n_0 ,\hsr_siz[5]_i_4_n_0 ,\hsr_siz[5]_i_5_n_0 ,num_reg[2]}));
  FDCE #(
    .INIT(1'b0)) 
    \hsr_siz_reg[6] 
       (.C(clk),
        .CE(\hsr_siz[11]_i_1_n_0 ),
        .CLR(reset),
        .D(\hsr_siz[6]_i_1_n_0 ),
        .Q(\hsr_siz_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \hsr_siz_reg[7] 
       (.C(clk),
        .CE(\hsr_siz[11]_i_1_n_0 ),
        .CLR(reset),
        .D(\hsr_siz[7]_i_1_n_0 ),
        .Q(\hsr_siz_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \hsr_siz_reg[8] 
       (.C(clk),
        .CE(\hsr_siz[11]_i_1_n_0 ),
        .CLR(reset),
        .D(\hsr_siz[8]_i_1_n_0 ),
        .Q(p_0_out[0]));
  CARRY4 \hsr_siz_reg[8]_i_2 
       (.CI(\hsr_siz_reg[4]_i_2_n_0 ),
        .CO({\hsr_siz_reg[8]_i_2_n_0 ,\hsr_siz_reg[8]_i_2_n_1 ,\hsr_siz_reg[8]_i_2_n_2 ,\hsr_siz_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({p_0_out[0],\hsr_siz_reg_n_0_[7] ,\hsr_siz_reg_n_0_[6] ,\hsr_siz_reg_n_0_[5] }),
        .O({\hsr_siz_reg[8]_i_2_n_4 ,\hsr_siz_reg[8]_i_2_n_5 ,\hsr_siz_reg[8]_i_2_n_6 ,\hsr_siz_reg[8]_i_2_n_7 }),
        .S({\hsr_siz[8]_i_3_n_0 ,\hsr_siz[8]_i_4_n_0 ,\hsr_siz[8]_i_5_n_0 ,\hsr_siz[8]_i_6_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \hsr_siz_reg[9] 
       (.C(clk),
        .CE(\hsr_siz[11]_i_1_n_0 ),
        .CLR(reset),
        .D(\hsr_siz[9]_i_1_n_0 ),
        .Q(p_0_out[1]));
  CARRY4 \hsr_siz_reg[9]_i_2 
       (.CI(\hsr_siz_reg[5]_i_2_n_0 ),
        .CO({\hsr_siz_reg[9]_i_2_n_0 ,\hsr_siz_reg[9]_i_2_n_1 ,\hsr_siz_reg[9]_i_2_n_2 ,\hsr_siz_reg[9]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(num_reg[9:6]),
        .O({\hsr_siz_reg[9]_i_2_n_4 ,\hsr_siz_reg[9]_i_2_n_5 ,\hsr_siz_reg[9]_i_2_n_6 ,\hsr_siz_reg[9]_i_2_n_7 }),
        .S({\hsr_siz[9]_i_3_n_0 ,\hsr_siz[9]_i_4_n_0 ,\hsr_siz[9]_i_5_n_0 ,\hsr_siz[9]_i_6_n_0 }));
  LUT4 #(
    .INIT(16'h1000)) 
    \mac_src[31]_i_1 
       (.I0(state[2]),
        .I1(state[3]),
        .I2(state[1]),
        .I3(state[0]),
        .O(\mac_src[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \mac_src[47]_i_1 
       (.I0(state[2]),
        .I1(state[3]),
        .I2(state[1]),
        .I3(state[0]),
        .O(\mac_src[47]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \mac_src_reg[0] 
       (.C(clk),
        .CE(\mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[8]),
        .Q(mac_src[0]));
  FDCE #(
    .INIT(1'b0)) 
    \mac_src_reg[10] 
       (.C(clk),
        .CE(\mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[2]),
        .Q(mac_src[10]));
  FDCE #(
    .INIT(1'b0)) 
    \mac_src_reg[11] 
       (.C(clk),
        .CE(\mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[3]),
        .Q(mac_src[11]));
  FDCE #(
    .INIT(1'b0)) 
    \mac_src_reg[12] 
       (.C(clk),
        .CE(\mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[4]),
        .Q(mac_src[12]));
  FDCE #(
    .INIT(1'b0)) 
    \mac_src_reg[13] 
       (.C(clk),
        .CE(\mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[5]),
        .Q(mac_src[13]));
  FDCE #(
    .INIT(1'b0)) 
    \mac_src_reg[14] 
       (.C(clk),
        .CE(\mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[6]),
        .Q(mac_src[14]));
  FDCE #(
    .INIT(1'b0)) 
    \mac_src_reg[15] 
       (.C(clk),
        .CE(\mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[7]),
        .Q(mac_src[15]));
  FDCE #(
    .INIT(1'b0)) 
    \mac_src_reg[16] 
       (.C(clk),
        .CE(\mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\BLK_DAT_512.u_fifo_dat_n_27 ),
        .Q(mac_src[16]));
  FDCE #(
    .INIT(1'b0)) 
    \mac_src_reg[17] 
       (.C(clk),
        .CE(\mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\BLK_DAT_512.u_fifo_dat_n_26 ),
        .Q(mac_src[17]));
  FDCE #(
    .INIT(1'b0)) 
    \mac_src_reg[18] 
       (.C(clk),
        .CE(\mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\BLK_DAT_512.u_fifo_dat_n_25 ),
        .Q(mac_src[18]));
  FDCE #(
    .INIT(1'b0)) 
    \mac_src_reg[19] 
       (.C(clk),
        .CE(\mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\BLK_DAT_512.u_fifo_dat_n_24 ),
        .Q(mac_src[19]));
  FDCE #(
    .INIT(1'b0)) 
    \mac_src_reg[1] 
       (.C(clk),
        .CE(\mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[9]),
        .Q(mac_src[1]));
  FDCE #(
    .INIT(1'b0)) 
    \mac_src_reg[20] 
       (.C(clk),
        .CE(\mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\BLK_DAT_512.u_fifo_dat_n_23 ),
        .Q(mac_src[20]));
  FDCE #(
    .INIT(1'b0)) 
    \mac_src_reg[21] 
       (.C(clk),
        .CE(\mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\BLK_DAT_512.u_fifo_dat_n_22 ),
        .Q(mac_src[21]));
  FDCE #(
    .INIT(1'b0)) 
    \mac_src_reg[22] 
       (.C(clk),
        .CE(\mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\BLK_DAT_512.u_fifo_dat_n_21 ),
        .Q(mac_src[22]));
  FDCE #(
    .INIT(1'b0)) 
    \mac_src_reg[23] 
       (.C(clk),
        .CE(\mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\BLK_DAT_512.u_fifo_dat_n_20 ),
        .Q(mac_src[23]));
  FDCE #(
    .INIT(1'b0)) 
    \mac_src_reg[24] 
       (.C(clk),
        .CE(\mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\BLK_DAT_512.u_fifo_dat_n_35 ),
        .Q(mac_src[24]));
  FDCE #(
    .INIT(1'b0)) 
    \mac_src_reg[25] 
       (.C(clk),
        .CE(\mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\BLK_DAT_512.u_fifo_dat_n_34 ),
        .Q(mac_src[25]));
  FDCE #(
    .INIT(1'b0)) 
    \mac_src_reg[26] 
       (.C(clk),
        .CE(\mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\BLK_DAT_512.u_fifo_dat_n_33 ),
        .Q(mac_src[26]));
  FDCE #(
    .INIT(1'b0)) 
    \mac_src_reg[27] 
       (.C(clk),
        .CE(\mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\BLK_DAT_512.u_fifo_dat_n_32 ),
        .Q(mac_src[27]));
  FDCE #(
    .INIT(1'b0)) 
    \mac_src_reg[28] 
       (.C(clk),
        .CE(\mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\BLK_DAT_512.u_fifo_dat_n_31 ),
        .Q(mac_src[28]));
  FDCE #(
    .INIT(1'b0)) 
    \mac_src_reg[29] 
       (.C(clk),
        .CE(\mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\BLK_DAT_512.u_fifo_dat_n_30 ),
        .Q(mac_src[29]));
  FDCE #(
    .INIT(1'b0)) 
    \mac_src_reg[2] 
       (.C(clk),
        .CE(\mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[10]),
        .Q(mac_src[2]));
  FDCE #(
    .INIT(1'b0)) 
    \mac_src_reg[30] 
       (.C(clk),
        .CE(\mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\BLK_DAT_512.u_fifo_dat_n_29 ),
        .Q(mac_src[30]));
  FDCE #(
    .INIT(1'b0)) 
    \mac_src_reg[31] 
       (.C(clk),
        .CE(\mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\BLK_DAT_512.u_fifo_dat_n_28 ),
        .Q(mac_src[31]));
  FDCE #(
    .INIT(1'b0)) 
    \mac_src_reg[32] 
       (.C(clk),
        .CE(\mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[8]),
        .Q(mac_src[32]));
  FDCE #(
    .INIT(1'b0)) 
    \mac_src_reg[33] 
       (.C(clk),
        .CE(\mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[9]),
        .Q(mac_src[33]));
  FDCE #(
    .INIT(1'b0)) 
    \mac_src_reg[34] 
       (.C(clk),
        .CE(\mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[10]),
        .Q(mac_src[34]));
  FDCE #(
    .INIT(1'b0)) 
    \mac_src_reg[35] 
       (.C(clk),
        .CE(\mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[11]),
        .Q(mac_src[35]));
  FDCE #(
    .INIT(1'b0)) 
    \mac_src_reg[36] 
       (.C(clk),
        .CE(\mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[12]),
        .Q(mac_src[36]));
  FDCE #(
    .INIT(1'b0)) 
    \mac_src_reg[37] 
       (.C(clk),
        .CE(\mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[13]),
        .Q(mac_src[37]));
  FDCE #(
    .INIT(1'b0)) 
    \mac_src_reg[38] 
       (.C(clk),
        .CE(\mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[14]),
        .Q(mac_src[38]));
  FDCE #(
    .INIT(1'b0)) 
    \mac_src_reg[39] 
       (.C(clk),
        .CE(\mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[15]),
        .Q(mac_src[39]));
  FDCE #(
    .INIT(1'b0)) 
    \mac_src_reg[3] 
       (.C(clk),
        .CE(\mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[11]),
        .Q(mac_src[3]));
  FDCE #(
    .INIT(1'b0)) 
    \mac_src_reg[40] 
       (.C(clk),
        .CE(\mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[0]),
        .Q(mac_src[40]));
  FDCE #(
    .INIT(1'b0)) 
    \mac_src_reg[41] 
       (.C(clk),
        .CE(\mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[1]),
        .Q(mac_src[41]));
  FDCE #(
    .INIT(1'b0)) 
    \mac_src_reg[42] 
       (.C(clk),
        .CE(\mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[2]),
        .Q(mac_src[42]));
  FDCE #(
    .INIT(1'b0)) 
    \mac_src_reg[43] 
       (.C(clk),
        .CE(\mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[3]),
        .Q(mac_src[43]));
  FDCE #(
    .INIT(1'b0)) 
    \mac_src_reg[44] 
       (.C(clk),
        .CE(\mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[4]),
        .Q(mac_src[44]));
  FDCE #(
    .INIT(1'b0)) 
    \mac_src_reg[45] 
       (.C(clk),
        .CE(\mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[5]),
        .Q(mac_src[45]));
  FDCE #(
    .INIT(1'b0)) 
    \mac_src_reg[46] 
       (.C(clk),
        .CE(\mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[6]),
        .Q(mac_src[46]));
  FDCE #(
    .INIT(1'b0)) 
    \mac_src_reg[47] 
       (.C(clk),
        .CE(\mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[7]),
        .Q(mac_src[47]));
  FDCE #(
    .INIT(1'b0)) 
    \mac_src_reg[4] 
       (.C(clk),
        .CE(\mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[12]),
        .Q(mac_src[4]));
  FDCE #(
    .INIT(1'b0)) 
    \mac_src_reg[5] 
       (.C(clk),
        .CE(\mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[13]),
        .Q(mac_src[5]));
  FDCE #(
    .INIT(1'b0)) 
    \mac_src_reg[6] 
       (.C(clk),
        .CE(\mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[14]),
        .Q(mac_src[6]));
  FDCE #(
    .INIT(1'b0)) 
    \mac_src_reg[7] 
       (.C(clk),
        .CE(\mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[15]),
        .Q(mac_src[7]));
  FDCE #(
    .INIT(1'b0)) 
    \mac_src_reg[8] 
       (.C(clk),
        .CE(\mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[0]),
        .Q(mac_src[8]));
  FDCE #(
    .INIT(1'b0)) 
    \mac_src_reg[9] 
       (.C(clk),
        .CE(\mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[1]),
        .Q(mac_src[9]));
  LUT5 #(
    .INIT(32'hFFDF0010)) 
    mac_src_set_pulse_i_1
       (.I0(state[0]),
        .I1(state[3]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(mac_src_set_pulse),
        .O(mac_src_set_pulse_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    mac_src_set_pulse_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(mac_src_set_pulse_i_1_n_0),
        .Q(mac_src_set_pulse));
  LUT6 #(
    .INIT(64'hFF00FF07FF00FF00)) 
    mac_src_vld_i_1
       (.I0(state[3]),
        .I1(mac_src_vld_i_2_n_0),
        .I2(mac_src_hit_vld),
        .I3(mac_src_set_pulse),
        .I4(mac_src_vld_i_3_n_0),
        .I5(mac_src_vld),
        .O(mac_src_vld_i_1_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    mac_src_vld_i_2
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[2]),
        .O(mac_src_vld_i_2_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    mac_src_vld_i_3
       (.I0(state[2]),
        .I1(state[3]),
        .I2(state[1]),
        .I3(state[0]),
        .O(mac_src_vld_i_3_n_0));
  FDCE #(
    .INIT(1'b0)) 
    mac_src_vld_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(mac_src_vld_i_1_n_0),
        .Q(mac_src_vld));
  LUT6 #(
    .INIT(64'h5053FFFF50530000)) 
    num_rd_rdy_i_1
       (.I0(state[3]),
        .I1(num_rd_rdy_i_2_n_0),
        .I2(state[0]),
        .I3(state[2]),
        .I4(num_rd_rdy_i_3_n_0),
        .I5(num_rd_rdy),
        .O(num_rd_rdy_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    num_rd_rdy_i_2
       (.I0(state[1]),
        .I1(dat_rd_rdy_reg_i_3_n_0),
        .O(num_rd_rdy_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFEFAAAAAAAA)) 
    num_rd_rdy_i_3
       (.I0(num_rd_rdy_i_4_n_0),
        .I1(state[0]),
        .I2(state[1]),
        .I3(dat_rd_rdy_reg_i_3_n_0),
        .I4(state[2]),
        .I5(state[3]),
        .O(num_rd_rdy_i_3_n_0));
  LUT6 #(
    .INIT(64'h0004040000000000)) 
    num_rd_rdy_i_4
       (.I0(\rxA_ctl[3]_i_3_n_0 ),
        .I1(state[2]),
        .I2(\cnt[15]_i_10_n_0 ),
        .I3(dat_rd_ctl[0]),
        .I4(dat_rd_ctl[1]),
        .I5(num_rd_rdy_i_5_n_0),
        .O(num_rd_rdy_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h1)) 
    num_rd_rdy_i_5
       (.I0(dat_rd_ctl[3]),
        .I1(dat_rd_ctl[2]),
        .O(num_rd_rdy_i_5_n_0));
  FDCE #(
    .INIT(1'b0)) 
    num_rd_rdy_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(num_rd_rdy_i_1_n_0),
        .Q(num_rd_rdy));
  LUT5 #(
    .INIT(32'h00010000)) 
    \num_reg[15]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[3]),
        .I3(state[2]),
        .I4(num_rd_vld),
        .O(\num_reg[15]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg_reg[0] 
       (.C(clk),
        .CE(\num_reg[15]_i_1_n_0 ),
        .CLR(reset),
        .D(\BLK_NUM_16.u_fifo_num_n_16 ),
        .Q(num_reg[0]));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg_reg[10] 
       (.C(clk),
        .CE(\num_reg[15]_i_1_n_0 ),
        .CLR(reset),
        .D(\BLK_NUM_16.u_fifo_num_n_6 ),
        .Q(num_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg_reg[11] 
       (.C(clk),
        .CE(\num_reg[15]_i_1_n_0 ),
        .CLR(reset),
        .D(\BLK_NUM_16.u_fifo_num_n_5 ),
        .Q(num_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg_reg[12] 
       (.C(clk),
        .CE(\num_reg[15]_i_1_n_0 ),
        .CLR(reset),
        .D(\BLK_NUM_16.u_fifo_num_n_4 ),
        .Q(num_reg[12]));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg_reg[13] 
       (.C(clk),
        .CE(\num_reg[15]_i_1_n_0 ),
        .CLR(reset),
        .D(\BLK_NUM_16.u_fifo_num_n_3 ),
        .Q(num_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg_reg[14] 
       (.C(clk),
        .CE(\num_reg[15]_i_1_n_0 ),
        .CLR(reset),
        .D(\BLK_NUM_16.u_fifo_num_n_2 ),
        .Q(num_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg_reg[15] 
       (.C(clk),
        .CE(\num_reg[15]_i_1_n_0 ),
        .CLR(reset),
        .D(\BLK_NUM_16.u_fifo_num_n_1 ),
        .Q(num_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg_reg[1] 
       (.C(clk),
        .CE(\num_reg[15]_i_1_n_0 ),
        .CLR(reset),
        .D(\BLK_NUM_16.u_fifo_num_n_15 ),
        .Q(num_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg_reg[2] 
       (.C(clk),
        .CE(\num_reg[15]_i_1_n_0 ),
        .CLR(reset),
        .D(\BLK_NUM_16.u_fifo_num_n_14 ),
        .Q(num_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg_reg[3] 
       (.C(clk),
        .CE(\num_reg[15]_i_1_n_0 ),
        .CLR(reset),
        .D(\BLK_NUM_16.u_fifo_num_n_13 ),
        .Q(num_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg_reg[4] 
       (.C(clk),
        .CE(\num_reg[15]_i_1_n_0 ),
        .CLR(reset),
        .D(\BLK_NUM_16.u_fifo_num_n_12 ),
        .Q(num_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg_reg[5] 
       (.C(clk),
        .CE(\num_reg[15]_i_1_n_0 ),
        .CLR(reset),
        .D(\BLK_NUM_16.u_fifo_num_n_11 ),
        .Q(num_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg_reg[6] 
       (.C(clk),
        .CE(\num_reg[15]_i_1_n_0 ),
        .CLR(reset),
        .D(\BLK_NUM_16.u_fifo_num_n_10 ),
        .Q(num_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg_reg[7] 
       (.C(clk),
        .CE(\num_reg[15]_i_1_n_0 ),
        .CLR(reset),
        .D(\BLK_NUM_16.u_fifo_num_n_9 ),
        .Q(num_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg_reg[8] 
       (.C(clk),
        .CE(\num_reg[15]_i_1_n_0 ),
        .CLR(reset),
        .D(\BLK_NUM_16.u_fifo_num_n_8 ),
        .Q(num_reg[8]));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg_reg[9] 
       (.C(clk),
        .CE(\num_reg[15]_i_1_n_0 ),
        .CLR(reset),
        .D(\BLK_NUM_16.u_fifo_num_n_7 ),
        .Q(num_reg[9]));
  LUT3 #(
    .INIT(8'h08)) 
    \reg_data[15]_i_1 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(state[3]),
        .O(\reg_data[15]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \reg_data_reg[0] 
       (.C(clk),
        .CE(\reg_data[15]_i_1_n_0 ),
        .CLR(reset),
        .D(data[0]),
        .Q(reg_data[0]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_data_reg[10] 
       (.C(clk),
        .CE(\reg_data[15]_i_1_n_0 ),
        .CLR(reset),
        .D(data[10]),
        .Q(reg_data[10]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_data_reg[11] 
       (.C(clk),
        .CE(\reg_data[15]_i_1_n_0 ),
        .CLR(reset),
        .D(data[11]),
        .Q(reg_data[11]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_data_reg[12] 
       (.C(clk),
        .CE(\reg_data[15]_i_1_n_0 ),
        .CLR(reset),
        .D(data[12]),
        .Q(reg_data[12]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_data_reg[13] 
       (.C(clk),
        .CE(\reg_data[15]_i_1_n_0 ),
        .CLR(reset),
        .D(data[13]),
        .Q(reg_data[13]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_data_reg[14] 
       (.C(clk),
        .CE(\reg_data[15]_i_1_n_0 ),
        .CLR(reset),
        .D(data[14]),
        .Q(reg_data[14]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_data_reg[15] 
       (.C(clk),
        .CE(\reg_data[15]_i_1_n_0 ),
        .CLR(reset),
        .D(data[15]),
        .Q(reg_data[15]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_data_reg[1] 
       (.C(clk),
        .CE(\reg_data[15]_i_1_n_0 ),
        .CLR(reset),
        .D(data[1]),
        .Q(reg_data[1]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_data_reg[2] 
       (.C(clk),
        .CE(\reg_data[15]_i_1_n_0 ),
        .CLR(reset),
        .D(data[2]),
        .Q(reg_data[2]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_data_reg[3] 
       (.C(clk),
        .CE(\reg_data[15]_i_1_n_0 ),
        .CLR(reset),
        .D(data[3]),
        .Q(reg_data[3]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_data_reg[4] 
       (.C(clk),
        .CE(\reg_data[15]_i_1_n_0 ),
        .CLR(reset),
        .D(data[4]),
        .Q(reg_data[4]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_data_reg[5] 
       (.C(clk),
        .CE(\reg_data[15]_i_1_n_0 ),
        .CLR(reset),
        .D(data[5]),
        .Q(reg_data[5]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_data_reg[6] 
       (.C(clk),
        .CE(\reg_data[15]_i_1_n_0 ),
        .CLR(reset),
        .D(data[6]),
        .Q(reg_data[6]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_data_reg[7] 
       (.C(clk),
        .CE(\reg_data[15]_i_1_n_0 ),
        .CLR(reset),
        .D(data[7]),
        .Q(reg_data[7]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_data_reg[8] 
       (.C(clk),
        .CE(\reg_data[15]_i_1_n_0 ),
        .CLR(reset),
        .D(data[8]),
        .Q(reg_data[8]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_data_reg[9] 
       (.C(clk),
        .CE(\reg_data[15]_i_1_n_0 ),
        .CLR(reset),
        .D(data[9]),
        .Q(reg_data[9]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'hF7FF0080)) 
    reg_left_i_1
       (.I0(reg_left_i_2_n_0),
        .I1(\reg_data[15]_i_1_n_0 ),
        .I2(dat_rd_ctl[3]),
        .I3(dat_rd_ctl[2]),
        .I4(reg_left_reg_n_0),
        .O(reg_left_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    reg_left_i_2
       (.I0(dat_rd_ctl[1]),
        .I1(dat_rd_ctl[0]),
        .I2(state[0]),
        .I3(\BLK_DAT_512.u_fifo_dat_n_39 ),
        .I4(rxA_full),
        .I5(rxB_full),
        .O(reg_left_i_2_n_0));
  FDCE #(
    .INIT(1'b0)) 
    reg_left_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(reg_left_i_1_n_0),
        .Q(reg_left_reg_n_0));
  LUT6 #(
    .INIT(64'h7444747474747474)) 
    \rxA_ctl[0]_i_1 
       (.I0(reg_left_reg_n_0),
        .I1(state[3]),
        .I2(dat_rd_ctl[0]),
        .I3(\rxA_ctl[1]_i_3_n_0 ),
        .I4(state[2]),
        .I5(\rxA_ctl[1]_i_2_n_0 ),
        .O(\rxA_ctl[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B888B8B8B8)) 
    \rxA_ctl[1]_i_1 
       (.I0(reg_left_reg_n_0),
        .I1(state[3]),
        .I2(dat_rd_ctl[1]),
        .I3(\rxA_ctl[1]_i_2_n_0 ),
        .I4(state[2]),
        .I5(\rxA_ctl[1]_i_3_n_0 ),
        .O(\rxA_ctl[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \rxA_ctl[1]_i_2 
       (.I0(state[0]),
        .I1(state[1]),
        .O(\rxA_ctl[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000002A)) 
    \rxA_ctl[1]_i_3 
       (.I0(\rxA_ctl[3]_i_8_n_0 ),
        .I1(\BLK_DAT_512.u_fifo_dat_n_28 ),
        .I2(\BLK_DAT_512.u_fifo_dat_n_29 ),
        .I3(\BLK_DAT_512.u_fifo_dat_n_27 ),
        .I4(\rxA_ctl[1]_i_4_n_0 ),
        .I5(\rxA_ctl[1]_i_5_n_0 ),
        .O(\rxA_ctl[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \rxA_ctl[1]_i_4 
       (.I0(\rxA_ctl[3]_i_12_n_0 ),
        .I1(\BLK_DAT_512.u_fifo_dat_n_25 ),
        .I2(\BLK_DAT_512.u_fifo_dat_n_24 ),
        .I3(state[2]),
        .I4(\BLK_DAT_512.u_fifo_dat_n_33 ),
        .I5(\BLK_DAT_512.u_fifo_dat_n_34 ),
        .O(\rxA_ctl[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \rxA_ctl[1]_i_5 
       (.I0(\BLK_DAT_512.u_fifo_dat_n_27 ),
        .I1(\BLK_DAT_512.u_fifo_dat_n_28 ),
        .I2(\BLK_DAT_512.u_fifo_dat_n_31 ),
        .I3(\BLK_DAT_512.u_fifo_dat_n_30 ),
        .O(\rxA_ctl[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000007555F0F0)) 
    \rxA_ctl[2]_i_1 
       (.I0(\rxA_ctl[2]_i_2_n_0 ),
        .I1(\rxA_ctl[3]_i_6_n_0 ),
        .I2(dat_rd_ctl[2]),
        .I3(\rxA_ctl[3]_i_7_n_0 ),
        .I4(state[2]),
        .I5(state[3]),
        .O(\rxA_ctl[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h57F7)) 
    \rxA_ctl[2]_i_2 
       (.I0(state[1]),
        .I1(dat_rd_ctl[2]),
        .I2(state[0]),
        .I3(dat_rd_ctl[0]),
        .O(\rxA_ctl[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1155155555665566)) 
    \rxA_ctl[3]_i_1 
       (.I0(state[3]),
        .I1(state[0]),
        .I2(\rxA_ctl[3]_i_3_n_0 ),
        .I3(state[2]),
        .I4(\rxA_ctl[3]_i_4_n_0 ),
        .I5(state[1]),
        .O(\rxA_ctl[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \rxA_ctl[3]_i_10 
       (.I0(\BLK_DAT_512.u_fifo_dat_n_26 ),
        .I1(\BLK_DAT_512.u_fifo_dat_n_25 ),
        .I2(\BLK_DAT_512.u_fifo_dat_n_32 ),
        .I3(\BLK_DAT_512.u_fifo_dat_n_31 ),
        .I4(\BLK_DAT_512.u_fifo_dat_n_23 ),
        .I5(\BLK_DAT_512.u_fifo_dat_n_22 ),
        .O(\rxA_ctl[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rxA_ctl[3]_i_11 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(\BLK_DAT_512.u_fifo_dat_n_20 ),
        .I3(\BLK_DAT_512.u_fifo_dat_n_30 ),
        .I4(\BLK_DAT_512.u_fifo_dat_n_24 ),
        .I5(\BLK_DAT_512.u_fifo_dat_n_21 ),
        .O(\rxA_ctl[3]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rxA_ctl[3]_i_12 
       (.I0(\BLK_DAT_512.u_fifo_dat_n_21 ),
        .I1(\BLK_DAT_512.u_fifo_dat_n_22 ),
        .O(\rxA_ctl[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h000000007555F0F0)) 
    \rxA_ctl[3]_i_2 
       (.I0(\rxA_ctl[3]_i_5_n_0 ),
        .I1(\rxA_ctl[3]_i_6_n_0 ),
        .I2(dat_rd_ctl[3]),
        .I3(\rxA_ctl[3]_i_7_n_0 ),
        .I4(state[2]),
        .I5(state[3]),
        .O(\rxA_ctl[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \rxA_ctl[3]_i_3 
       (.I0(rxB_full),
        .I1(rxA_full),
        .I2(\BLK_DAT_512.u_fifo_dat_n_39 ),
        .O(\rxA_ctl[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'hFEE8)) 
    \rxA_ctl[3]_i_4 
       (.I0(dat_rd_ctl[2]),
        .I1(dat_rd_ctl[1]),
        .I2(dat_rd_ctl[0]),
        .I3(dat_rd_ctl[3]),
        .O(\rxA_ctl[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h57F7)) 
    \rxA_ctl[3]_i_5 
       (.I0(state[1]),
        .I1(dat_rd_ctl[3]),
        .I2(state[0]),
        .I3(dat_rd_ctl[1]),
        .O(\rxA_ctl[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rxA_ctl[3]_i_6 
       (.I0(\BLK_DAT_512.u_fifo_dat_n_24 ),
        .I1(\BLK_DAT_512.u_fifo_dat_n_25 ),
        .O(\rxA_ctl[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \rxA_ctl[3]_i_7 
       (.I0(\rxA_ctl[3]_i_8_n_0 ),
        .I1(\rxA_ctl[3]_i_9_n_0 ),
        .I2(\BLK_DAT_512.u_fifo_dat_n_27 ),
        .I3(\BLK_DAT_512.u_fifo_dat_n_28 ),
        .I4(\BLK_DAT_512.u_fifo_dat_n_31 ),
        .I5(\BLK_DAT_512.u_fifo_dat_n_30 ),
        .O(\rxA_ctl[3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h20222020)) 
    \rxA_ctl[3]_i_8 
       (.I0(\rxA_ctl[3]_i_10_n_0 ),
        .I1(\rxA_ctl[3]_i_11_n_0 ),
        .I2(\BLK_DAT_512.u_fifo_dat_n_33 ),
        .I3(\BLK_DAT_512.u_fifo_dat_n_34 ),
        .I4(\BLK_DAT_512.u_fifo_dat_n_35 ),
        .O(\rxA_ctl[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEFE)) 
    \rxA_ctl[3]_i_9 
       (.I0(\BLK_DAT_512.u_fifo_dat_n_33 ),
        .I1(\BLK_DAT_512.u_fifo_dat_n_34 ),
        .I2(\rxA_ctl[3]_i_12_n_0 ),
        .I3(\BLK_DAT_512.u_fifo_dat_n_28 ),
        .I4(\BLK_DAT_512.u_fifo_dat_n_29 ),
        .I5(\BLK_DAT_512.u_fifo_dat_n_27 ),
        .O(\rxA_ctl[3]_i_9_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \rxA_ctl_reg[0] 
       (.C(clk),
        .CE(\rxA_ctl[3]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_ctl[0]_i_1_n_0 ),
        .Q(rxA_ctl[0]));
  FDCE #(
    .INIT(1'b0)) 
    \rxA_ctl_reg[1] 
       (.C(clk),
        .CE(\rxA_ctl[3]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_ctl[1]_i_1_n_0 ),
        .Q(rxA_ctl[1]));
  FDCE #(
    .INIT(1'b0)) 
    \rxA_ctl_reg[2] 
       (.C(clk),
        .CE(\rxA_ctl[3]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_ctl[2]_i_1_n_0 ),
        .Q(rxA_ctl[2]));
  FDCE #(
    .INIT(1'b0)) 
    \rxA_ctl_reg[3] 
       (.C(clk),
        .CE(\rxA_ctl[3]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_ctl[3]_i_2_n_0 ),
        .Q(rxA_ctl[3]));
  LUT5 #(
    .INIT(32'hABA8ABAB)) 
    \rxA_dat[0]_i_1 
       (.I0(\rxA_dat[0]_i_2_n_0 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(reg_data[0]),
        .I4(state[3]),
        .O(\rxA_dat[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0FFFFAAAAAAAA)) 
    \rxA_dat[0]_i_2 
       (.I0(\BLK_DAT_512.u_fifo_dat_n_35 ),
        .I1(reg_data[0]),
        .I2(state[0]),
        .I3(hsr_seq_reg[8]),
        .I4(state[1]),
        .I5(state[2]),
        .O(\rxA_dat[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEFEFE0E0E0)) 
    \rxA_dat[10]_i_1 
       (.I0(\rxA_dat[13]_i_2_n_0 ),
        .I1(\rxA_dat[10]_i_2_n_0 ),
        .I2(state[2]),
        .I3(reg_data[10]),
        .I4(state[3]),
        .I5(\BLK_DAT_512.u_fifo_dat_n_25 ),
        .O(\rxA_dat[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBC8C)) 
    \rxA_dat[10]_i_2 
       (.I0(reg_data[10]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(hsr_seq_reg[2]),
        .O(\rxA_dat[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEFEFE0E0E0)) 
    \rxA_dat[11]_i_1 
       (.I0(\rxA_dat[13]_i_2_n_0 ),
        .I1(\rxA_dat[11]_i_2_n_0 ),
        .I2(state[2]),
        .I3(reg_data[11]),
        .I4(state[3]),
        .I5(\BLK_DAT_512.u_fifo_dat_n_24 ),
        .O(\rxA_dat[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBC8C)) 
    \rxA_dat[11]_i_2 
       (.I0(reg_data[11]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(hsr_seq_reg[3]),
        .O(\rxA_dat[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rxA_dat[12]_i_1 
       (.I0(\rxA_dat[12]_i_2_n_0 ),
        .I1(state[2]),
        .I2(reg_data[12]),
        .I3(state[3]),
        .I4(\BLK_DAT_512.u_fifo_dat_n_23 ),
        .O(\rxA_dat[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \rxA_dat[12]_i_2 
       (.I0(reg_data[12]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(hsr_seq_reg[4]),
        .O(\rxA_dat[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEFEFE0E0E0)) 
    \rxA_dat[13]_i_1 
       (.I0(\rxA_dat[13]_i_2_n_0 ),
        .I1(\rxA_dat[13]_i_3_n_0 ),
        .I2(state[2]),
        .I3(reg_data[13]),
        .I4(state[3]),
        .I5(\BLK_DAT_512.u_fifo_dat_n_22 ),
        .O(\rxA_dat[13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h15)) 
    \rxA_dat[13]_i_2 
       (.I0(state[1]),
        .I1(\BLK_DAT_512.u_fifo_dat_n_28 ),
        .I2(\rxA_dat[13]_i_4_n_0 ),
        .O(\rxA_dat[13]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBC8C)) 
    \rxA_dat[13]_i_3 
       (.I0(reg_data[13]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(hsr_seq_reg[5]),
        .O(\rxA_dat[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \rxA_dat[13]_i_4 
       (.I0(\BLK_DAT_512.u_fifo_dat_n_34 ),
        .I1(\BLK_DAT_512.u_fifo_dat_n_32 ),
        .I2(\BLK_DAT_512.u_fifo_dat_n_33 ),
        .I3(\rxA_dat[31]_i_7_n_0 ),
        .I4(\rxA_dat[13]_i_5_n_0 ),
        .I5(\rxA_dat[13]_i_6_n_0 ),
        .O(\rxA_dat[13]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rxA_dat[13]_i_5 
       (.I0(\BLK_DAT_512.u_fifo_dat_n_30 ),
        .I1(\BLK_DAT_512.u_fifo_dat_n_31 ),
        .I2(\BLK_DAT_512.u_fifo_dat_n_23 ),
        .I3(\BLK_DAT_512.u_fifo_dat_n_20 ),
        .O(\rxA_dat[13]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \rxA_dat[13]_i_6 
       (.I0(\BLK_DAT_512.u_fifo_dat_n_21 ),
        .I1(\BLK_DAT_512.u_fifo_dat_n_22 ),
        .I2(\BLK_DAT_512.u_fifo_dat_n_35 ),
        .I3(\BLK_DAT_512.u_fifo_dat_n_29 ),
        .O(\rxA_dat[13]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rxA_dat[14]_i_1 
       (.I0(\rxA_dat[14]_i_2_n_0 ),
        .I1(state[2]),
        .I2(reg_data[14]),
        .I3(state[3]),
        .I4(\BLK_DAT_512.u_fifo_dat_n_21 ),
        .O(\rxA_dat[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \rxA_dat[14]_i_2 
       (.I0(reg_data[14]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(hsr_seq_reg[6]),
        .O(\rxA_dat[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rxA_dat[15]_i_1 
       (.I0(\rxA_dat[15]_i_2_n_0 ),
        .I1(state[2]),
        .I2(reg_data[15]),
        .I3(state[3]),
        .I4(\BLK_DAT_512.u_fifo_dat_n_20 ),
        .O(\rxA_dat[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \rxA_dat[15]_i_2 
       (.I0(reg_data[15]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(hsr_seq_reg[7]),
        .O(\rxA_dat[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEF0FE0F440044)) 
    \rxA_dat[16]_i_1 
       (.I0(\rxA_dat[31]_i_5_n_0 ),
        .I1(p_0_out[0]),
        .I2(\rxA_dat[30]_i_2_n_0 ),
        .I3(\rxA_dat[30]_i_3_n_0 ),
        .I4(\BLK_DAT_512.u_fifo_dat_n_35 ),
        .I5(data[0]),
        .O(\rxA_dat[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0FFEE00F04444)) 
    \rxA_dat[17]_i_1 
       (.I0(\rxA_dat[31]_i_5_n_0 ),
        .I1(p_0_out[1]),
        .I2(\BLK_DAT_512.u_fifo_dat_n_34 ),
        .I3(\rxA_dat[30]_i_2_n_0 ),
        .I4(\rxA_dat[30]_i_3_n_0 ),
        .I5(data[1]),
        .O(\rxA_dat[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEF0FE0F440044)) 
    \rxA_dat[18]_i_1 
       (.I0(\rxA_dat[31]_i_5_n_0 ),
        .I1(p_0_out[2]),
        .I2(\rxA_dat[30]_i_2_n_0 ),
        .I3(\rxA_dat[30]_i_3_n_0 ),
        .I4(\BLK_DAT_512.u_fifo_dat_n_33 ),
        .I5(data[2]),
        .O(\rxA_dat[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0FFEE00F04444)) 
    \rxA_dat[19]_i_1 
       (.I0(\rxA_dat[31]_i_5_n_0 ),
        .I1(p_0_out[3]),
        .I2(\BLK_DAT_512.u_fifo_dat_n_32 ),
        .I3(\rxA_dat[30]_i_2_n_0 ),
        .I4(\rxA_dat[30]_i_3_n_0 ),
        .I5(data[3]),
        .O(\rxA_dat[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rxA_dat[1]_i_1 
       (.I0(\rxA_dat[1]_i_2_n_0 ),
        .I1(state[2]),
        .I2(reg_data[1]),
        .I3(state[3]),
        .I4(\BLK_DAT_512.u_fifo_dat_n_34 ),
        .O(\rxA_dat[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \rxA_dat[1]_i_2 
       (.I0(reg_data[1]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(hsr_seq_reg[9]),
        .O(\rxA_dat[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA222202AAAA220A)) 
    \rxA_dat[20]_i_1 
       (.I0(\rxA_dat[20]_i_2_n_0 ),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[1]),
        .I4(\BLK_DAT_512.u_fifo_dat_n_31 ),
        .I5(state[0]),
        .O(\rxA_dat[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF0FF8FFF000)) 
    \rxA_dat[20]_i_2 
       (.I0(\rxA_dat[20]_i_3_n_0 ),
        .I1(\rxA_dat[20]_i_4_n_0 ),
        .I2(state[1]),
        .I3(state[2]),
        .I4(data[4]),
        .I5(state[3]),
        .O(\rxA_dat[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \rxA_dat[20]_i_3 
       (.I0(\rxA_dat[20]_i_5_n_0 ),
        .I1(\BLK_DAT_512.u_fifo_dat_n_26 ),
        .I2(\BLK_DAT_512.u_fifo_dat_n_33 ),
        .I3(\rxA_dat[20]_i_6_n_0 ),
        .I4(\BLK_DAT_512.u_fifo_dat_n_31 ),
        .I5(\BLK_DAT_512.u_fifo_dat_n_32 ),
        .O(\rxA_dat[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \rxA_dat[20]_i_4 
       (.I0(\BLK_DAT_512.u_fifo_dat_n_28 ),
        .I1(\BLK_DAT_512.u_fifo_dat_n_35 ),
        .I2(\BLK_DAT_512.u_fifo_dat_n_34 ),
        .I3(\BLK_DAT_512.u_fifo_dat_n_29 ),
        .I4(\BLK_DAT_512.u_fifo_dat_n_27 ),
        .I5(\BLK_DAT_512.u_fifo_dat_n_30 ),
        .O(\rxA_dat[20]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rxA_dat[20]_i_5 
       (.I0(\BLK_DAT_512.u_fifo_dat_n_23 ),
        .I1(\BLK_DAT_512.u_fifo_dat_n_20 ),
        .O(\rxA_dat[20]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rxA_dat[20]_i_6 
       (.I0(\BLK_DAT_512.u_fifo_dat_n_24 ),
        .I1(\BLK_DAT_512.u_fifo_dat_n_25 ),
        .I2(\BLK_DAT_512.u_fifo_dat_n_21 ),
        .I3(\BLK_DAT_512.u_fifo_dat_n_22 ),
        .O(\rxA_dat[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0FFEE00F04444)) 
    \rxA_dat[21]_i_1 
       (.I0(\rxA_dat[31]_i_5_n_0 ),
        .I1(hsr_net_id[0]),
        .I2(\BLK_DAT_512.u_fifo_dat_n_30 ),
        .I3(\rxA_dat[30]_i_2_n_0 ),
        .I4(\rxA_dat[30]_i_3_n_0 ),
        .I5(data[5]),
        .O(\rxA_dat[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0FFEE00F04444)) 
    \rxA_dat[22]_i_1 
       (.I0(\rxA_dat[31]_i_5_n_0 ),
        .I1(hsr_net_id[1]),
        .I2(\BLK_DAT_512.u_fifo_dat_n_29 ),
        .I3(\rxA_dat[30]_i_2_n_0 ),
        .I4(\rxA_dat[30]_i_3_n_0 ),
        .I5(data[6]),
        .O(\rxA_dat[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEF0FE0F440044)) 
    \rxA_dat[23]_i_1 
       (.I0(\rxA_dat[31]_i_5_n_0 ),
        .I1(hsr_net_id[2]),
        .I2(\rxA_dat[30]_i_2_n_0 ),
        .I3(\rxA_dat[30]_i_3_n_0 ),
        .I4(\BLK_DAT_512.u_fifo_dat_n_28 ),
        .I5(data[7]),
        .O(\rxA_dat[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0FFEE00F04444)) 
    \rxA_dat[24]_i_1 
       (.I0(\rxA_dat[31]_i_5_n_0 ),
        .I1(\hsr_siz_reg_n_0_[0] ),
        .I2(\BLK_DAT_512.u_fifo_dat_n_27 ),
        .I3(\rxA_dat[30]_i_2_n_0 ),
        .I4(\rxA_dat[30]_i_3_n_0 ),
        .I5(data[8]),
        .O(\rxA_dat[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0FFEE00F04444)) 
    \rxA_dat[25]_i_1 
       (.I0(\rxA_dat[31]_i_5_n_0 ),
        .I1(\hsr_siz_reg_n_0_[1] ),
        .I2(\BLK_DAT_512.u_fifo_dat_n_26 ),
        .I3(\rxA_dat[30]_i_2_n_0 ),
        .I4(\rxA_dat[30]_i_3_n_0 ),
        .I5(data[9]),
        .O(\rxA_dat[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0FFEE00F04444)) 
    \rxA_dat[26]_i_1 
       (.I0(\rxA_dat[31]_i_5_n_0 ),
        .I1(\hsr_siz_reg_n_0_[2] ),
        .I2(\BLK_DAT_512.u_fifo_dat_n_25 ),
        .I3(\rxA_dat[30]_i_2_n_0 ),
        .I4(\rxA_dat[30]_i_3_n_0 ),
        .I5(data[10]),
        .O(\rxA_dat[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0FFEE00F04444)) 
    \rxA_dat[27]_i_1 
       (.I0(\rxA_dat[31]_i_5_n_0 ),
        .I1(\hsr_siz_reg_n_0_[3] ),
        .I2(\BLK_DAT_512.u_fifo_dat_n_24 ),
        .I3(\rxA_dat[30]_i_2_n_0 ),
        .I4(\rxA_dat[30]_i_3_n_0 ),
        .I5(data[11]),
        .O(\rxA_dat[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0FFEE00F04444)) 
    \rxA_dat[28]_i_1 
       (.I0(\rxA_dat[31]_i_5_n_0 ),
        .I1(\hsr_siz_reg_n_0_[4] ),
        .I2(\BLK_DAT_512.u_fifo_dat_n_23 ),
        .I3(\rxA_dat[30]_i_2_n_0 ),
        .I4(\rxA_dat[30]_i_3_n_0 ),
        .I5(data[12]),
        .O(\rxA_dat[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0FFEE00F04444)) 
    \rxA_dat[29]_i_1 
       (.I0(\rxA_dat[31]_i_5_n_0 ),
        .I1(\hsr_siz_reg_n_0_[5] ),
        .I2(\BLK_DAT_512.u_fifo_dat_n_22 ),
        .I3(\rxA_dat[30]_i_2_n_0 ),
        .I4(\rxA_dat[30]_i_3_n_0 ),
        .I5(data[13]),
        .O(\rxA_dat[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rxA_dat[2]_i_1 
       (.I0(\rxA_dat[2]_i_2_n_0 ),
        .I1(state[2]),
        .I2(reg_data[2]),
        .I3(state[3]),
        .I4(\BLK_DAT_512.u_fifo_dat_n_33 ),
        .O(\rxA_dat[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \rxA_dat[2]_i_2 
       (.I0(reg_data[2]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(hsr_seq_reg[10]),
        .O(\rxA_dat[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0FFEE00F04444)) 
    \rxA_dat[30]_i_1 
       (.I0(\rxA_dat[31]_i_5_n_0 ),
        .I1(\hsr_siz_reg_n_0_[6] ),
        .I2(\BLK_DAT_512.u_fifo_dat_n_21 ),
        .I3(\rxA_dat[30]_i_2_n_0 ),
        .I4(\rxA_dat[30]_i_3_n_0 ),
        .I5(data[14]),
        .O(\rxA_dat[30]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rxA_dat[30]_i_2 
       (.I0(state[3]),
        .I1(state[2]),
        .O(\rxA_dat[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \rxA_dat[30]_i_3 
       (.I0(state[1]),
        .I1(state[2]),
        .O(\rxA_dat[30]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0F1E)) 
    \rxA_dat[31]_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(state[3]),
        .I3(state[2]),
        .O(\rxA_dat[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAF0AAFFFFF022)) 
    \rxA_dat[31]_i_2 
       (.I0(data[15]),
        .I1(state[2]),
        .I2(\BLK_DAT_512.u_fifo_dat_n_20 ),
        .I3(\rxA_dat[31]_i_3_n_0 ),
        .I4(\rxA_dat[31]_i_4_n_0 ),
        .I5(\rxA_dat[31]_i_5_n_0 ),
        .O(\rxA_dat[31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rxA_dat[31]_i_3 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(state[3]),
        .O(\rxA_dat[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \rxA_dat[31]_i_4 
       (.I0(\hsr_siz_reg_n_0_[7] ),
        .I1(state[2]),
        .I2(state[1]),
        .O(\rxA_dat[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \rxA_dat[31]_i_5 
       (.I0(\rxA_dat[31]_i_6_n_0 ),
        .I1(\rxA_dat[31]_i_7_n_0 ),
        .I2(\BLK_DAT_512.u_fifo_dat_n_22 ),
        .I3(\BLK_DAT_512.u_fifo_dat_n_21 ),
        .I4(state[0]),
        .I5(\rxA_dat[31]_i_8_n_0 ),
        .O(\rxA_dat[31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \rxA_dat[31]_i_6 
       (.I0(\BLK_DAT_512.u_fifo_dat_n_28 ),
        .I1(\BLK_DAT_512.u_fifo_dat_n_31 ),
        .I2(\BLK_DAT_512.u_fifo_dat_n_30 ),
        .I3(\BLK_DAT_512.u_fifo_dat_n_35 ),
        .O(\rxA_dat[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rxA_dat[31]_i_7 
       (.I0(\BLK_DAT_512.u_fifo_dat_n_24 ),
        .I1(\BLK_DAT_512.u_fifo_dat_n_25 ),
        .I2(\BLK_DAT_512.u_fifo_dat_n_26 ),
        .I3(\BLK_DAT_512.u_fifo_dat_n_27 ),
        .O(\rxA_dat[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rxA_dat[31]_i_8 
       (.I0(\BLK_DAT_512.u_fifo_dat_n_34 ),
        .I1(\BLK_DAT_512.u_fifo_dat_n_29 ),
        .I2(\BLK_DAT_512.u_fifo_dat_n_33 ),
        .I3(\BLK_DAT_512.u_fifo_dat_n_32 ),
        .I4(\BLK_DAT_512.u_fifo_dat_n_20 ),
        .I5(\BLK_DAT_512.u_fifo_dat_n_23 ),
        .O(\rxA_dat[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEFEFE0E0E0)) 
    \rxA_dat[3]_i_1 
       (.I0(\rxA_dat[13]_i_2_n_0 ),
        .I1(\rxA_dat[3]_i_2_n_0 ),
        .I2(state[2]),
        .I3(reg_data[3]),
        .I4(state[3]),
        .I5(\BLK_DAT_512.u_fifo_dat_n_32 ),
        .O(\rxA_dat[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBC8C)) 
    \rxA_dat[3]_i_2 
       (.I0(reg_data[3]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(hsr_seq_reg[11]),
        .O(\rxA_dat[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rxA_dat[4]_i_1 
       (.I0(\rxA_dat[4]_i_2_n_0 ),
        .I1(state[2]),
        .I2(reg_data[4]),
        .I3(state[3]),
        .I4(\BLK_DAT_512.u_fifo_dat_n_31 ),
        .O(\rxA_dat[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \rxA_dat[4]_i_2 
       (.I0(reg_data[4]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(hsr_seq_reg[12]),
        .O(\rxA_dat[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rxA_dat[5]_i_1 
       (.I0(\rxA_dat[5]_i_2_n_0 ),
        .I1(state[2]),
        .I2(reg_data[5]),
        .I3(state[3]),
        .I4(\BLK_DAT_512.u_fifo_dat_n_30 ),
        .O(\rxA_dat[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \rxA_dat[5]_i_2 
       (.I0(reg_data[5]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(hsr_seq_reg[13]),
        .O(\rxA_dat[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rxA_dat[6]_i_1 
       (.I0(\rxA_dat[6]_i_2_n_0 ),
        .I1(state[2]),
        .I2(reg_data[6]),
        .I3(state[3]),
        .I4(\BLK_DAT_512.u_fifo_dat_n_29 ),
        .O(\rxA_dat[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hE020)) 
    \rxA_dat[6]_i_2 
       (.I0(hsr_seq_reg[14]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(reg_data[6]),
        .O(\rxA_dat[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \rxA_dat[7]_i_1 
       (.I0(state[2]),
        .I1(reg_data[7]),
        .I2(state[3]),
        .I3(\BLK_DAT_512.u_fifo_dat_n_28 ),
        .I4(\rxA_dat[7]_i_2_n_0 ),
        .O(\rxA_dat[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h88CCC0CC)) 
    \rxA_dat[7]_i_2 
       (.I0(reg_data[7]),
        .I1(state[2]),
        .I2(hsr_seq_reg[15]),
        .I3(state[1]),
        .I4(state[0]),
        .O(\rxA_dat[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEFEFE0E0E0)) 
    \rxA_dat[8]_i_1 
       (.I0(\rxA_dat[13]_i_2_n_0 ),
        .I1(\rxA_dat[8]_i_2_n_0 ),
        .I2(state[2]),
        .I3(reg_data[8]),
        .I4(state[3]),
        .I5(\BLK_DAT_512.u_fifo_dat_n_27 ),
        .O(\rxA_dat[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \rxA_dat[8]_i_2 
       (.I0(reg_data[8]),
        .I1(state[0]),
        .I2(hsr_seq_reg[0]),
        .I3(state[1]),
        .O(\rxA_dat[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEFEFE0E0E0)) 
    \rxA_dat[9]_i_1 
       (.I0(\rxA_dat[13]_i_2_n_0 ),
        .I1(\rxA_dat[9]_i_2_n_0 ),
        .I2(state[2]),
        .I3(reg_data[9]),
        .I4(state[3]),
        .I5(\BLK_DAT_512.u_fifo_dat_n_26 ),
        .O(\rxA_dat[9]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBC8C)) 
    \rxA_dat[9]_i_2 
       (.I0(reg_data[9]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(hsr_seq_reg[1]),
        .O(\rxA_dat[9]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \rxA_dat_reg[0] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[0]_i_1_n_0 ),
        .Q(rxA_dat[0]));
  FDCE #(
    .INIT(1'b0)) 
    \rxA_dat_reg[10] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[10]_i_1_n_0 ),
        .Q(rxA_dat[10]));
  FDCE #(
    .INIT(1'b0)) 
    \rxA_dat_reg[11] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[11]_i_1_n_0 ),
        .Q(rxA_dat[11]));
  FDCE #(
    .INIT(1'b0)) 
    \rxA_dat_reg[12] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[12]_i_1_n_0 ),
        .Q(rxA_dat[12]));
  FDCE #(
    .INIT(1'b0)) 
    \rxA_dat_reg[13] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[13]_i_1_n_0 ),
        .Q(rxA_dat[13]));
  FDCE #(
    .INIT(1'b0)) 
    \rxA_dat_reg[14] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[14]_i_1_n_0 ),
        .Q(rxA_dat[14]));
  FDCE #(
    .INIT(1'b0)) 
    \rxA_dat_reg[15] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[15]_i_1_n_0 ),
        .Q(rxA_dat[15]));
  FDCE #(
    .INIT(1'b0)) 
    \rxA_dat_reg[16] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[16]_i_1_n_0 ),
        .Q(rxA_dat[16]));
  FDCE #(
    .INIT(1'b0)) 
    \rxA_dat_reg[17] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[17]_i_1_n_0 ),
        .Q(rxA_dat[17]));
  FDCE #(
    .INIT(1'b0)) 
    \rxA_dat_reg[18] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[18]_i_1_n_0 ),
        .Q(rxA_dat[18]));
  FDCE #(
    .INIT(1'b0)) 
    \rxA_dat_reg[19] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[19]_i_1_n_0 ),
        .Q(rxA_dat[19]));
  FDCE #(
    .INIT(1'b0)) 
    \rxA_dat_reg[1] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[1]_i_1_n_0 ),
        .Q(rxA_dat[1]));
  FDCE #(
    .INIT(1'b0)) 
    \rxA_dat_reg[20] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[20]_i_1_n_0 ),
        .Q(rxA_dat[20]));
  FDCE #(
    .INIT(1'b0)) 
    \rxA_dat_reg[21] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[21]_i_1_n_0 ),
        .Q(rxA_dat[21]));
  FDCE #(
    .INIT(1'b0)) 
    \rxA_dat_reg[22] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[22]_i_1_n_0 ),
        .Q(rxA_dat[22]));
  FDCE #(
    .INIT(1'b0)) 
    \rxA_dat_reg[23] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[23]_i_1_n_0 ),
        .Q(rxA_dat[23]));
  FDCE #(
    .INIT(1'b0)) 
    \rxA_dat_reg[24] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[24]_i_1_n_0 ),
        .Q(rxA_dat[24]));
  FDCE #(
    .INIT(1'b0)) 
    \rxA_dat_reg[25] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[25]_i_1_n_0 ),
        .Q(rxA_dat[25]));
  FDCE #(
    .INIT(1'b0)) 
    \rxA_dat_reg[26] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[26]_i_1_n_0 ),
        .Q(rxA_dat[26]));
  FDCE #(
    .INIT(1'b0)) 
    \rxA_dat_reg[27] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[27]_i_1_n_0 ),
        .Q(rxA_dat[27]));
  FDCE #(
    .INIT(1'b0)) 
    \rxA_dat_reg[28] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[28]_i_1_n_0 ),
        .Q(rxA_dat[28]));
  FDCE #(
    .INIT(1'b0)) 
    \rxA_dat_reg[29] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[29]_i_1_n_0 ),
        .Q(rxA_dat[29]));
  FDCE #(
    .INIT(1'b0)) 
    \rxA_dat_reg[2] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[2]_i_1_n_0 ),
        .Q(rxA_dat[2]));
  FDCE #(
    .INIT(1'b0)) 
    \rxA_dat_reg[30] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[30]_i_1_n_0 ),
        .Q(rxA_dat[30]));
  FDCE #(
    .INIT(1'b0)) 
    \rxA_dat_reg[31] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[31]_i_2_n_0 ),
        .Q(rxA_dat[31]));
  FDCE #(
    .INIT(1'b0)) 
    \rxA_dat_reg[3] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[3]_i_1_n_0 ),
        .Q(rxA_dat[3]));
  FDCE #(
    .INIT(1'b0)) 
    \rxA_dat_reg[4] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[4]_i_1_n_0 ),
        .Q(rxA_dat[4]));
  FDCE #(
    .INIT(1'b0)) 
    \rxA_dat_reg[5] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[5]_i_1_n_0 ),
        .Q(rxA_dat[5]));
  FDCE #(
    .INIT(1'b0)) 
    \rxA_dat_reg[6] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[6]_i_1_n_0 ),
        .Q(rxA_dat[6]));
  FDCE #(
    .INIT(1'b0)) 
    \rxA_dat_reg[7] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[7]_i_1_n_0 ),
        .Q(rxA_dat[7]));
  FDCE #(
    .INIT(1'b0)) 
    \rxA_dat_reg[8] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[8]_i_1_n_0 ),
        .Q(rxA_dat[8]));
  FDCE #(
    .INIT(1'b0)) 
    \rxA_dat_reg[9] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[9]_i_1_n_0 ),
        .Q(rxA_dat[9]));
  LUT5 #(
    .INIT(32'hFFDF0F1E)) 
    rxA_vld_i_1
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[3]),
        .I3(state[2]),
        .I4(rxA_vld),
        .O(rxA_vld_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    rxA_vld_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(rxA_vld_i_1_n_0),
        .Q(rxA_vld));
  FDCE #(
    .INIT(1'b0)) 
    \rxB_ctl_reg[0] 
       (.C(clk),
        .CE(\rxA_ctl[3]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_ctl[0]_i_1_n_0 ),
        .Q(rxB_ctl[0]));
  FDCE #(
    .INIT(1'b0)) 
    \rxB_ctl_reg[1] 
       (.C(clk),
        .CE(\rxA_ctl[3]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_ctl[1]_i_1_n_0 ),
        .Q(rxB_ctl[1]));
  FDCE #(
    .INIT(1'b0)) 
    \rxB_ctl_reg[2] 
       (.C(clk),
        .CE(\rxA_ctl[3]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_ctl[2]_i_1_n_0 ),
        .Q(rxB_ctl[2]));
  FDCE #(
    .INIT(1'b0)) 
    \rxB_ctl_reg[3] 
       (.C(clk),
        .CE(\rxA_ctl[3]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_ctl[3]_i_2_n_0 ),
        .Q(rxB_ctl[3]));
  LUT6 #(
    .INIT(64'hE4FFE4F0E4FFE4FF)) 
    \rxB_dat[20]_i_1 
       (.I0(\rxA_dat[30]_i_2_n_0 ),
        .I1(\BLK_DAT_512.u_fifo_dat_n_31 ),
        .I2(data[4]),
        .I3(\rxA_dat[30]_i_3_n_0 ),
        .I4(state[0]),
        .I5(\rxB_dat[20]_i_2_n_0 ),
        .O(\rxB_dat[20]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rxB_dat[20]_i_2 
       (.I0(\rxA_dat[13]_i_4_n_0 ),
        .I1(\BLK_DAT_512.u_fifo_dat_n_28 ),
        .O(\rxB_dat[20]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \rxB_dat_reg[0] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[0]_i_1_n_0 ),
        .Q(rxB_dat[0]));
  FDCE #(
    .INIT(1'b0)) 
    \rxB_dat_reg[10] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[10]_i_1_n_0 ),
        .Q(rxB_dat[10]));
  FDCE #(
    .INIT(1'b0)) 
    \rxB_dat_reg[11] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[11]_i_1_n_0 ),
        .Q(rxB_dat[11]));
  FDCE #(
    .INIT(1'b0)) 
    \rxB_dat_reg[12] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[12]_i_1_n_0 ),
        .Q(rxB_dat[12]));
  FDCE #(
    .INIT(1'b0)) 
    \rxB_dat_reg[13] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[13]_i_1_n_0 ),
        .Q(rxB_dat[13]));
  FDCE #(
    .INIT(1'b0)) 
    \rxB_dat_reg[14] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[14]_i_1_n_0 ),
        .Q(rxB_dat[14]));
  FDCE #(
    .INIT(1'b0)) 
    \rxB_dat_reg[15] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[15]_i_1_n_0 ),
        .Q(rxB_dat[15]));
  FDCE #(
    .INIT(1'b0)) 
    \rxB_dat_reg[16] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[16]_i_1_n_0 ),
        .Q(rxB_dat[16]));
  FDCE #(
    .INIT(1'b0)) 
    \rxB_dat_reg[17] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[17]_i_1_n_0 ),
        .Q(rxB_dat[17]));
  FDCE #(
    .INIT(1'b0)) 
    \rxB_dat_reg[18] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[18]_i_1_n_0 ),
        .Q(rxB_dat[18]));
  FDCE #(
    .INIT(1'b0)) 
    \rxB_dat_reg[19] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[19]_i_1_n_0 ),
        .Q(rxB_dat[19]));
  FDCE #(
    .INIT(1'b0)) 
    \rxB_dat_reg[1] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[1]_i_1_n_0 ),
        .Q(rxB_dat[1]));
  FDCE #(
    .INIT(1'b0)) 
    \rxB_dat_reg[20] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxB_dat[20]_i_1_n_0 ),
        .Q(rxB_dat[20]));
  FDCE #(
    .INIT(1'b0)) 
    \rxB_dat_reg[21] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[21]_i_1_n_0 ),
        .Q(rxB_dat[21]));
  FDCE #(
    .INIT(1'b0)) 
    \rxB_dat_reg[22] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[22]_i_1_n_0 ),
        .Q(rxB_dat[22]));
  FDCE #(
    .INIT(1'b0)) 
    \rxB_dat_reg[23] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[23]_i_1_n_0 ),
        .Q(rxB_dat[23]));
  FDCE #(
    .INIT(1'b0)) 
    \rxB_dat_reg[24] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[24]_i_1_n_0 ),
        .Q(rxB_dat[24]));
  FDCE #(
    .INIT(1'b0)) 
    \rxB_dat_reg[25] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[25]_i_1_n_0 ),
        .Q(rxB_dat[25]));
  FDCE #(
    .INIT(1'b0)) 
    \rxB_dat_reg[26] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[26]_i_1_n_0 ),
        .Q(rxB_dat[26]));
  FDCE #(
    .INIT(1'b0)) 
    \rxB_dat_reg[27] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[27]_i_1_n_0 ),
        .Q(rxB_dat[27]));
  FDCE #(
    .INIT(1'b0)) 
    \rxB_dat_reg[28] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[28]_i_1_n_0 ),
        .Q(rxB_dat[28]));
  FDCE #(
    .INIT(1'b0)) 
    \rxB_dat_reg[29] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[29]_i_1_n_0 ),
        .Q(rxB_dat[29]));
  FDCE #(
    .INIT(1'b0)) 
    \rxB_dat_reg[2] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[2]_i_1_n_0 ),
        .Q(rxB_dat[2]));
  FDCE #(
    .INIT(1'b0)) 
    \rxB_dat_reg[30] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[30]_i_1_n_0 ),
        .Q(rxB_dat[30]));
  FDCE #(
    .INIT(1'b0)) 
    \rxB_dat_reg[31] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[31]_i_2_n_0 ),
        .Q(rxB_dat[31]));
  FDCE #(
    .INIT(1'b0)) 
    \rxB_dat_reg[3] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[3]_i_1_n_0 ),
        .Q(rxB_dat[3]));
  FDCE #(
    .INIT(1'b0)) 
    \rxB_dat_reg[4] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[4]_i_1_n_0 ),
        .Q(rxB_dat[4]));
  FDCE #(
    .INIT(1'b0)) 
    \rxB_dat_reg[5] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[5]_i_1_n_0 ),
        .Q(rxB_dat[5]));
  FDCE #(
    .INIT(1'b0)) 
    \rxB_dat_reg[6] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[6]_i_1_n_0 ),
        .Q(rxB_dat[6]));
  FDCE #(
    .INIT(1'b0)) 
    \rxB_dat_reg[7] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[7]_i_1_n_0 ),
        .Q(rxB_dat[7]));
  FDCE #(
    .INIT(1'b0)) 
    \rxB_dat_reg[8] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[8]_i_1_n_0 ),
        .Q(rxB_dat[8]));
  FDCE #(
    .INIT(1'b0)) 
    \rxB_dat_reg[9] 
       (.C(clk),
        .CE(\rxA_dat[31]_i_1_n_0 ),
        .CLR(reset),
        .D(\rxA_dat[9]_i_1_n_0 ),
        .Q(rxB_dat[9]));
  LUT5 #(
    .INIT(32'hFFDF0F1E)) 
    rxB_vld_i_1
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[3]),
        .I3(state[2]),
        .I4(rxB_vld),
        .O(rxB_vld_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    rxB_vld_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(rxB_vld_i_1_n_0),
        .Q(rxB_vld));
  LUT6 #(
    .INIT(64'h0F0F1F1000001010)) 
    \state[0]_i_1 
       (.I0(\state[1]_i_2_n_0 ),
        .I1(state[0]),
        .I2(state[3]),
        .I3(\state[0]_i_2_n_0 ),
        .I4(state[2]),
        .I5(\state[0]_i_3_n_0 ),
        .O(p_0_in__0[0]));
  LUT6 #(
    .INIT(64'h000000008B888888)) 
    \state[0]_i_2 
       (.I0(\BLK_DAT_512.u_fifo_dat_n_39 ),
        .I1(state[1]),
        .I2(state[0]),
        .I3(num_rd_vld),
        .I4(num_rd_sta),
        .I5(\state[3]_i_6_n_0 ),
        .O(\state[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFAAAE)) 
    \state[0]_i_3 
       (.I0(\state[0]_i_4_n_0 ),
        .I1(\rxA_dat[20]_i_3_n_0 ),
        .I2(\state[1]_i_4_n_0 ),
        .I3(\state[0]_i_5_n_0 ),
        .I4(\state[3]_i_4_n_0 ),
        .O(\state[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'h2AA82AA2)) 
    \state[0]_i_4 
       (.I0(\state[1]_i_6_n_0 ),
        .I1(dat_rd_ctl[2]),
        .I2(dat_rd_ctl[1]),
        .I3(dat_rd_ctl[0]),
        .I4(dat_rd_ctl[3]),
        .O(\state[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \state[0]_i_5 
       (.I0(\BLK_DAT_512.u_fifo_dat_n_30 ),
        .I1(\BLK_DAT_512.u_fifo_dat_n_27 ),
        .I2(\BLK_DAT_512.u_fifo_dat_n_29 ),
        .I3(\BLK_DAT_512.u_fifo_dat_n_34 ),
        .I4(\BLK_DAT_512.u_fifo_dat_n_35 ),
        .O(\state[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h02FF0200)) 
    \state[1]_i_1 
       (.I0(\state[1]_i_2_n_0 ),
        .I1(state[0]),
        .I2(state[2]),
        .I3(state[3]),
        .I4(\state[1]_i_3_n_0 ),
        .O(p_0_in__0[1]));
  LUT4 #(
    .INIT(16'h7774)) 
    \state[1]_i_2 
       (.I0(dat_rd_rdy_reg_i_3_n_0),
        .I1(state[1]),
        .I2(rxA_full),
        .I3(rxB_full),
        .O(\state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB000B0FFB000B000)) 
    \state[1]_i_3 
       (.I0(\state[1]_i_4_n_0 ),
        .I1(\rxA_dat[13]_i_4_n_0 ),
        .I2(\state[1]_i_5_n_0 ),
        .I3(state[2]),
        .I4(\state[1]_i_6_n_0 ),
        .I5(\state[1]_i_7_n_0 ),
        .O(\state[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    \state[1]_i_4 
       (.I0(\BLK_DAT_512.u_fifo_dat_n_39 ),
        .I1(rxA_full),
        .I2(rxB_full),
        .I3(\BLK_DAT_512.u_fifo_dat_n_28 ),
        .I4(state[0]),
        .I5(state[1]),
        .O(\state[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEE9FFFF)) 
    \state[1]_i_5 
       (.I0(dat_rd_ctl[0]),
        .I1(dat_rd_ctl[1]),
        .I2(dat_rd_ctl[3]),
        .I3(dat_rd_ctl[2]),
        .I4(state[1]),
        .I5(\state[1]_i_8_n_0 ),
        .O(\state[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00080000)) 
    \state[1]_i_6 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(rxB_full),
        .I3(rxA_full),
        .I4(\BLK_DAT_512.u_fifo_dat_n_39 ),
        .O(\state[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEFEEEEEEEE)) 
    \state[1]_i_7 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(num_rd_sta),
        .I3(rxB_full),
        .I4(rxA_full),
        .I5(num_rd_vld),
        .O(\state[1]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFDFF)) 
    \state[1]_i_8 
       (.I0(\BLK_DAT_512.u_fifo_dat_n_39 ),
        .I1(rxA_full),
        .I2(rxB_full),
        .I3(state[0]),
        .O(\state[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h000000008A888888)) 
    \state[2]_i_1 
       (.I0(\state[3]_i_2_n_0 ),
        .I1(state[2]),
        .I2(\rxA_ctl[3]_i_3_n_0 ),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[3]),
        .O(p_0_in__0[2]));
  LUT5 #(
    .INIT(32'h101F1F1F)) 
    \state[3]_i_1 
       (.I0(state[2]),
        .I1(state[0]),
        .I2(state[3]),
        .I3(\state[3]_i_2_n_0 ),
        .I4(\state[3]_i_3_n_0 ),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'hAABBAAFB)) 
    \state[3]_i_2 
       (.I0(\state[3]_i_4_n_0 ),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\rxA_ctl[3]_i_3_n_0 ),
        .I4(\state[3]_i_5_n_0 ),
        .O(\state[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCEECCEECFFFCFCF)) 
    \state[3]_i_3 
       (.I0(\BLK_DAT_512.u_fifo_dat_n_39 ),
        .I1(state[2]),
        .I2(num_rd_vld),
        .I3(\state[3]_i_6_n_0 ),
        .I4(num_rd_sta),
        .I5(\state[3]_i_7_n_0 ),
        .O(\state[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000004FFFFFFFF)) 
    \state[3]_i_4 
       (.I0(\state[3]_i_6_n_0 ),
        .I1(state[1]),
        .I2(state[0]),
        .I3(dat_rd_ctl[3]),
        .I4(\state[3]_i_8_n_0 ),
        .I5(state[2]),
        .O(\state[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h8916)) 
    \state[3]_i_5 
       (.I0(dat_rd_ctl[0]),
        .I1(dat_rd_ctl[1]),
        .I2(dat_rd_ctl[3]),
        .I3(dat_rd_ctl[2]),
        .O(\state[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \state[3]_i_6 
       (.I0(rxA_full),
        .I1(rxB_full),
        .O(\state[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \state[3]_i_7 
       (.I0(state[1]),
        .I1(state[0]),
        .O(\state[3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \state[3]_i_8 
       (.I0(dat_rd_ctl[0]),
        .I1(dat_rd_ctl[1]),
        .I2(dat_rd_ctl[2]),
        .O(\state[3]_i_8_n_0 ));
  (* FSM_ENCODED_STATES = "ST_READY:0000,ST_ADR0:0001,ST_ADR1:0010,ST_ADR2:0011,ST_VLAN:0100,ST_HSR:0101,ST_SEQ:0110,ST_PUT:0111,ST_LAST:1000,ST_NUM:1001,ST_DROP:1010" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(p_0_in__0[0]),
        .Q(state[0]));
  (* FSM_ENCODED_STATES = "ST_READY:0000,ST_ADR0:0001,ST_ADR1:0010,ST_ADR2:0011,ST_VLAN:0100,ST_HSR:0101,ST_SEQ:0110,ST_PUT:0111,ST_LAST:1000,ST_NUM:1001,ST_DROP:1010" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(p_0_in__0[1]),
        .Q(state[1]));
  (* FSM_ENCODED_STATES = "ST_READY:0000,ST_ADR0:0001,ST_ADR1:0010,ST_ADR2:0011,ST_VLAN:0100,ST_HSR:0101,ST_SEQ:0110,ST_PUT:0111,ST_LAST:1000,ST_NUM:1001,ST_DROP:1010" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(p_0_in__0[2]),
        .Q(state[2]));
  (* FSM_ENCODED_STATES = "ST_READY:0000,ST_ADR0:0001,ST_ADR1:0010,ST_ADR2:0011,ST_VLAN:0100,ST_HSR:0101,ST_SEQ:0110,ST_PUT:0111,ST_LAST:1000,ST_NUM:1001,ST_DROP:1010" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(p_0_in__0[3]),
        .Q(state[3]));
  (* ST_BNUM = "5" *) 
  (* ST_CRC_CAL = "1" *) 
  (* ST_CRC_CHK = "2" *) 
  (* ST_CRC_DROP = "3" *) 
  (* ST_CRC_READY = "0" *) 
  (* ST_DATA = "2" *) 
  (* ST_DROP = "6" *) 
  (* ST_END = "3" *) 
  (* ST_ERROR = "4" *) 
  (* ST_FIRST = "1" *) 
  (* ST_READY = "0" *) 
  gig_eth_hsr_rx_if__1 u_rx_if
       (.crc_err(crc_err),
        .dat(dat_wr_dat),
        .dat_ctl(dat_wr_ctl),
        .dat_full(dat_full),
        .dat_rdy(dat_wr_rdy),
        .dat_vld(dat_wr_vld),
        .gmii_rxd(gmii_rxd),
        .gmii_rxdv(gmii_rxdv),
        .gmii_rxer(gmii_rxer),
        .num(num_wr_dat),
        .num_full(num_full),
        .num_rdy(num_wr_rdy),
        .num_sta(num_wr_sta),
        .num_vld(num_wr_vld),
        .reset_n(u_rx_if_i_1_n_0),
        .rx_clk(rx_clk));
  LUT1 #(
    .INIT(2'h1)) 
    u_rx_if_i_1
       (.I0(reset),
        .O(u_rx_if_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    u_rx_if_i_2
       (.I0(\BLK_DAT_512.dat_full_rdy ),
        .O(dat_wr_rdy));
  LUT1 #(
    .INIT(2'h1)) 
    u_rx_if_i_3
       (.I0(\BLK_NUM_16.num_full_rdy ),
        .O(num_wr_rdy));
endmodule

(* P_CNT_IFG = "10" *) (* ST_ADDR = "4" *) (* ST_CRC = "7" *) 
(* ST_HSR = "5" *) (* ST_IFG = "8" *) (* ST_PASS = "6" *) 
(* ST_PRE = "2" *) (* ST_READY = "0" *) (* ST_SFD = "3" *) 
(* ST_SKIP = "9" *) (* ST_START = "1" *) 
module gig_eth_hsr_host_tx
   (tx_reset,
    gtx_clk,
    txA_dat,
    txA_ctl,
    txA_vld,
    txA_rdy,
    txA_empty,
    txB_dat,
    txB_ctl,
    txB_vld,
    txB_rdy,
    txB_empty,
    gmii_txd,
    gmii_txen,
    gmii_txer,
    snoop);
  input tx_reset;
  input gtx_clk;
  input [31:0]txA_dat;
  input [3:0]txA_ctl;
  input txA_vld;
  output txA_rdy;
  input txA_empty;
  input [31:0]txB_dat;
  input [3:0]txB_ctl;
  input txB_vld;
  output txB_rdy;
  input txB_empty;
  (* mark_debug = "true" *) output [7:0]gmii_txd;
  (* mark_debug = "true" *) output gmii_txen;
  (* mark_debug = "true" *) output gmii_txer;
  input snoop;

  wire \cnt[0]_i_1_n_0 ;
  wire \cnt[0]_i_2_n_0 ;
  wire \cnt[1]_i_1_n_0 ;
  wire \cnt[1]_i_2_n_0 ;
  wire \cnt[1]_i_3_n_0 ;
  wire \cnt[2]_i_1_n_0 ;
  wire \cnt[2]_i_2_n_0 ;
  wire \cnt[2]_i_3_n_0 ;
  wire \cnt[2]_i_4_n_0 ;
  wire \cnt[2]_i_5_n_0 ;
  wire \cnt[2]_i_6_n_0 ;
  wire \cnt[3]_i_10_n_0 ;
  wire \cnt[3]_i_1_n_0 ;
  wire \cnt[3]_i_2_n_0 ;
  wire \cnt[3]_i_3_n_0 ;
  wire \cnt[3]_i_4_n_0 ;
  wire \cnt[3]_i_5_n_0 ;
  wire \cnt[3]_i_6_n_0 ;
  wire \cnt[3]_i_7_n_0 ;
  wire \cnt[3]_i_8_n_0 ;
  wire \cnt[3]_i_9_n_0 ;
  wire \cnt[4]_i_1_n_0 ;
  wire \cnt[4]_i_2_n_0 ;
  wire \cnt[5]_i_1_n_0 ;
  wire \cnt[5]_i_2_n_0 ;
  wire \cnt[6]_i_1_n_0 ;
  wire \cnt[6]_i_2_n_0 ;
  wire \cnt[7]_i_10_n_0 ;
  wire \cnt[7]_i_11_n_0 ;
  wire \cnt[7]_i_12_n_0 ;
  wire \cnt[7]_i_13_n_0 ;
  wire \cnt[7]_i_14_n_0 ;
  wire \cnt[7]_i_15_n_0 ;
  wire \cnt[7]_i_16_n_0 ;
  wire \cnt[7]_i_1_n_0 ;
  wire \cnt[7]_i_2_n_0 ;
  wire \cnt[7]_i_3_n_0 ;
  wire \cnt[7]_i_4_n_0 ;
  wire \cnt[7]_i_5_n_0 ;
  wire \cnt[7]_i_6_n_0 ;
  wire \cnt[7]_i_7_n_0 ;
  wire \cnt[7]_i_8_n_0 ;
  wire \cnt[7]_i_9_n_0 ;
  wire \cnt_reg_n_0_[0] ;
  wire \cnt_reg_n_0_[1] ;
  wire \cnt_reg_n_0_[2] ;
  wire \cnt_reg_n_0_[3] ;
  wire \cnt_reg_n_0_[4] ;
  wire \cnt_reg_n_0_[5] ;
  wire \cnt_reg_n_0_[6] ;
  wire \cnt_reg_n_0_[7] ;
  wire [31:0]crc_reg;
  wire \crc_reg[0]_i_10_n_0 ;
  wire \crc_reg[0]_i_11_n_0 ;
  wire \crc_reg[0]_i_12_n_0 ;
  wire \crc_reg[0]_i_13_n_0 ;
  wire \crc_reg[0]_i_2_n_0 ;
  wire \crc_reg[0]_i_3_n_0 ;
  wire \crc_reg[0]_i_4_n_0 ;
  wire \crc_reg[0]_i_5_n_0 ;
  wire \crc_reg[0]_i_6_n_0 ;
  wire \crc_reg[0]_i_7_n_0 ;
  wire \crc_reg[0]_i_8_n_0 ;
  wire \crc_reg[0]_i_9_n_0 ;
  wire \crc_reg[10]_i_10_n_0 ;
  wire \crc_reg[10]_i_11_n_0 ;
  wire \crc_reg[10]_i_12_n_0 ;
  wire \crc_reg[10]_i_13_n_0 ;
  wire \crc_reg[10]_i_14_n_0 ;
  wire \crc_reg[10]_i_15_n_0 ;
  wire \crc_reg[10]_i_16_n_0 ;
  wire \crc_reg[10]_i_17_n_0 ;
  wire \crc_reg[10]_i_18_n_0 ;
  wire \crc_reg[10]_i_19_n_0 ;
  wire \crc_reg[10]_i_20_n_0 ;
  wire \crc_reg[10]_i_3_n_0 ;
  wire \crc_reg[10]_i_4_n_0 ;
  wire \crc_reg[10]_i_5_n_0 ;
  wire \crc_reg[10]_i_6_n_0 ;
  wire \crc_reg[10]_i_7_n_0 ;
  wire \crc_reg[10]_i_8_n_0 ;
  wire \crc_reg[10]_i_9_n_0 ;
  wire \crc_reg[11]_i_10_n_0 ;
  wire \crc_reg[11]_i_11_n_0 ;
  wire \crc_reg[11]_i_12_n_0 ;
  wire \crc_reg[11]_i_13_n_0 ;
  wire \crc_reg[11]_i_14_n_0 ;
  wire \crc_reg[11]_i_15_n_0 ;
  wire \crc_reg[11]_i_16_n_0 ;
  wire \crc_reg[11]_i_17_n_0 ;
  wire \crc_reg[11]_i_18_n_0 ;
  wire \crc_reg[11]_i_19_n_0 ;
  wire \crc_reg[11]_i_20_n_0 ;
  wire \crc_reg[11]_i_21_n_0 ;
  wire \crc_reg[11]_i_22_n_0 ;
  wire \crc_reg[11]_i_2_n_0 ;
  wire \crc_reg[11]_i_3_n_0 ;
  wire \crc_reg[11]_i_4_n_0 ;
  wire \crc_reg[11]_i_5_n_0 ;
  wire \crc_reg[11]_i_6_n_0 ;
  wire \crc_reg[11]_i_7_n_0 ;
  wire \crc_reg[11]_i_8_n_0 ;
  wire \crc_reg[11]_i_9_n_0 ;
  wire \crc_reg[12]_i_10_n_0 ;
  wire \crc_reg[12]_i_11_n_0 ;
  wire \crc_reg[12]_i_12_n_0 ;
  wire \crc_reg[12]_i_13_n_0 ;
  wire \crc_reg[12]_i_14_n_0 ;
  wire \crc_reg[12]_i_15_n_0 ;
  wire \crc_reg[12]_i_16_n_0 ;
  wire \crc_reg[12]_i_17_n_0 ;
  wire \crc_reg[12]_i_18_n_0 ;
  wire \crc_reg[12]_i_19_n_0 ;
  wire \crc_reg[12]_i_20_n_0 ;
  wire \crc_reg[12]_i_21_n_0 ;
  wire \crc_reg[12]_i_22_n_0 ;
  wire \crc_reg[12]_i_23_n_0 ;
  wire \crc_reg[12]_i_24_n_0 ;
  wire \crc_reg[12]_i_25_n_0 ;
  wire \crc_reg[12]_i_26_n_0 ;
  wire \crc_reg[12]_i_27_n_0 ;
  wire \crc_reg[12]_i_2_n_0 ;
  wire \crc_reg[12]_i_3_n_0 ;
  wire \crc_reg[12]_i_4_n_0 ;
  wire \crc_reg[12]_i_5_n_0 ;
  wire \crc_reg[12]_i_6_n_0 ;
  wire \crc_reg[12]_i_7_n_0 ;
  wire \crc_reg[12]_i_8_n_0 ;
  wire \crc_reg[12]_i_9_n_0 ;
  wire \crc_reg[13]_i_10_n_0 ;
  wire \crc_reg[13]_i_11_n_0 ;
  wire \crc_reg[13]_i_12_n_0 ;
  wire \crc_reg[13]_i_13_n_0 ;
  wire \crc_reg[13]_i_14_n_0 ;
  wire \crc_reg[13]_i_15_n_0 ;
  wire \crc_reg[13]_i_16_n_0 ;
  wire \crc_reg[13]_i_17_n_0 ;
  wire \crc_reg[13]_i_18_n_0 ;
  wire \crc_reg[13]_i_19_n_0 ;
  wire \crc_reg[13]_i_20_n_0 ;
  wire \crc_reg[13]_i_21_n_0 ;
  wire \crc_reg[13]_i_22_n_0 ;
  wire \crc_reg[13]_i_23_n_0 ;
  wire \crc_reg[13]_i_24_n_0 ;
  wire \crc_reg[13]_i_25_n_0 ;
  wire \crc_reg[13]_i_26_n_0 ;
  wire \crc_reg[13]_i_27_n_0 ;
  wire \crc_reg[13]_i_2_n_0 ;
  wire \crc_reg[13]_i_3_n_0 ;
  wire \crc_reg[13]_i_4_n_0 ;
  wire \crc_reg[13]_i_5_n_0 ;
  wire \crc_reg[13]_i_6_n_0 ;
  wire \crc_reg[13]_i_7_n_0 ;
  wire \crc_reg[13]_i_8_n_0 ;
  wire \crc_reg[13]_i_9_n_0 ;
  wire \crc_reg[14]_i_10_n_0 ;
  wire \crc_reg[14]_i_11_n_0 ;
  wire \crc_reg[14]_i_12_n_0 ;
  wire \crc_reg[14]_i_13_n_0 ;
  wire \crc_reg[14]_i_14_n_0 ;
  wire \crc_reg[14]_i_15_n_0 ;
  wire \crc_reg[14]_i_16_n_0 ;
  wire \crc_reg[14]_i_17_n_0 ;
  wire \crc_reg[14]_i_18_n_0 ;
  wire \crc_reg[14]_i_19_n_0 ;
  wire \crc_reg[14]_i_20_n_0 ;
  wire \crc_reg[14]_i_21_n_0 ;
  wire \crc_reg[14]_i_22_n_0 ;
  wire \crc_reg[14]_i_23_n_0 ;
  wire \crc_reg[14]_i_2_n_0 ;
  wire \crc_reg[14]_i_3_n_0 ;
  wire \crc_reg[14]_i_4_n_0 ;
  wire \crc_reg[14]_i_6_n_0 ;
  wire \crc_reg[14]_i_7_n_0 ;
  wire \crc_reg[14]_i_8_n_0 ;
  wire \crc_reg[14]_i_9_n_0 ;
  wire \crc_reg[15]_i_10_n_0 ;
  wire \crc_reg[15]_i_11_n_0 ;
  wire \crc_reg[15]_i_12_n_0 ;
  wire \crc_reg[15]_i_13_n_0 ;
  wire \crc_reg[15]_i_14_n_0 ;
  wire \crc_reg[15]_i_15_n_0 ;
  wire \crc_reg[15]_i_16_n_0 ;
  wire \crc_reg[15]_i_17_n_0 ;
  wire \crc_reg[15]_i_18_n_0 ;
  wire \crc_reg[15]_i_19_n_0 ;
  wire \crc_reg[15]_i_20_n_0 ;
  wire \crc_reg[15]_i_21_n_0 ;
  wire \crc_reg[15]_i_22_n_0 ;
  wire \crc_reg[15]_i_23_n_0 ;
  wire \crc_reg[15]_i_2_n_0 ;
  wire \crc_reg[15]_i_3_n_0 ;
  wire \crc_reg[15]_i_4_n_0 ;
  wire \crc_reg[15]_i_5_n_0 ;
  wire \crc_reg[15]_i_6_n_0 ;
  wire \crc_reg[15]_i_7_n_0 ;
  wire \crc_reg[15]_i_8_n_0 ;
  wire \crc_reg[15]_i_9_n_0 ;
  wire \crc_reg[16]_i_10_n_0 ;
  wire \crc_reg[16]_i_11_n_0 ;
  wire \crc_reg[16]_i_12_n_0 ;
  wire \crc_reg[16]_i_13_n_0 ;
  wire \crc_reg[16]_i_14_n_0 ;
  wire \crc_reg[16]_i_2_n_0 ;
  wire \crc_reg[16]_i_3_n_0 ;
  wire \crc_reg[16]_i_5_n_0 ;
  wire \crc_reg[16]_i_6_n_0 ;
  wire \crc_reg[16]_i_7_n_0 ;
  wire \crc_reg[16]_i_8_n_0 ;
  wire \crc_reg[16]_i_9_n_0 ;
  wire \crc_reg[17]_i_10_n_0 ;
  wire \crc_reg[17]_i_11_n_0 ;
  wire \crc_reg[17]_i_12_n_0 ;
  wire \crc_reg[17]_i_13_n_0 ;
  wire \crc_reg[17]_i_14_n_0 ;
  wire \crc_reg[17]_i_2_n_0 ;
  wire \crc_reg[17]_i_3_n_0 ;
  wire \crc_reg[17]_i_5_n_0 ;
  wire \crc_reg[17]_i_6_n_0 ;
  wire \crc_reg[17]_i_7_n_0 ;
  wire \crc_reg[17]_i_8_n_0 ;
  wire \crc_reg[17]_i_9_n_0 ;
  wire \crc_reg[18]_i_10_n_0 ;
  wire \crc_reg[18]_i_11_n_0 ;
  wire \crc_reg[18]_i_12_n_0 ;
  wire \crc_reg[18]_i_13_n_0 ;
  wire \crc_reg[18]_i_14_n_0 ;
  wire \crc_reg[18]_i_15_n_0 ;
  wire \crc_reg[18]_i_16_n_0 ;
  wire \crc_reg[18]_i_2_n_0 ;
  wire \crc_reg[18]_i_3_n_0 ;
  wire \crc_reg[18]_i_4_n_0 ;
  wire \crc_reg[18]_i_5_n_0 ;
  wire \crc_reg[18]_i_6_n_0 ;
  wire \crc_reg[18]_i_7_n_0 ;
  wire \crc_reg[18]_i_8_n_0 ;
  wire \crc_reg[18]_i_9_n_0 ;
  wire \crc_reg[19]_i_10_n_0 ;
  wire \crc_reg[19]_i_11_n_0 ;
  wire \crc_reg[19]_i_12_n_0 ;
  wire \crc_reg[19]_i_2_n_0 ;
  wire \crc_reg[19]_i_3_n_0 ;
  wire \crc_reg[19]_i_4_n_0 ;
  wire \crc_reg[19]_i_5_n_0 ;
  wire \crc_reg[19]_i_6_n_0 ;
  wire \crc_reg[19]_i_7_n_0 ;
  wire \crc_reg[19]_i_8_n_0 ;
  wire \crc_reg[19]_i_9_n_0 ;
  wire \crc_reg[1]_i_10_n_0 ;
  wire \crc_reg[1]_i_11_n_0 ;
  wire \crc_reg[1]_i_12_n_0 ;
  wire \crc_reg[1]_i_2_n_0 ;
  wire \crc_reg[1]_i_3_n_0 ;
  wire \crc_reg[1]_i_4_n_0 ;
  wire \crc_reg[1]_i_5_n_0 ;
  wire \crc_reg[1]_i_6_n_0 ;
  wire \crc_reg[1]_i_7_n_0 ;
  wire \crc_reg[1]_i_8_n_0 ;
  wire \crc_reg[1]_i_9_n_0 ;
  wire \crc_reg[20]_i_10_n_0 ;
  wire \crc_reg[20]_i_11_n_0 ;
  wire \crc_reg[20]_i_12_n_0 ;
  wire \crc_reg[20]_i_13_n_0 ;
  wire \crc_reg[20]_i_2_n_0 ;
  wire \crc_reg[20]_i_3_n_0 ;
  wire \crc_reg[20]_i_4_n_0 ;
  wire \crc_reg[20]_i_5_n_0 ;
  wire \crc_reg[20]_i_6_n_0 ;
  wire \crc_reg[20]_i_7_n_0 ;
  wire \crc_reg[20]_i_8_n_0 ;
  wire \crc_reg[20]_i_9_n_0 ;
  wire \crc_reg[21]_i_2_n_0 ;
  wire \crc_reg[21]_i_3_n_0 ;
  wire \crc_reg[21]_i_4_n_0 ;
  wire \crc_reg[22]_i_10_n_0 ;
  wire \crc_reg[22]_i_2_n_0 ;
  wire \crc_reg[22]_i_3_n_0 ;
  wire \crc_reg[22]_i_4_n_0 ;
  wire \crc_reg[22]_i_5_n_0 ;
  wire \crc_reg[22]_i_6_n_0 ;
  wire \crc_reg[22]_i_7_n_0 ;
  wire \crc_reg[22]_i_8_n_0 ;
  wire \crc_reg[22]_i_9_n_0 ;
  wire \crc_reg[23]_i_10_n_0 ;
  wire \crc_reg[23]_i_11_n_0 ;
  wire \crc_reg[23]_i_12_n_0 ;
  wire \crc_reg[23]_i_13_n_0 ;
  wire \crc_reg[23]_i_14_n_0 ;
  wire \crc_reg[23]_i_15_n_0 ;
  wire \crc_reg[23]_i_16_n_0 ;
  wire \crc_reg[23]_i_17_n_0 ;
  wire \crc_reg[23]_i_18_n_0 ;
  wire \crc_reg[23]_i_2_n_0 ;
  wire \crc_reg[23]_i_3_n_0 ;
  wire \crc_reg[23]_i_4_n_0 ;
  wire \crc_reg[23]_i_5_n_0 ;
  wire \crc_reg[23]_i_6_n_0 ;
  wire \crc_reg[23]_i_7_n_0 ;
  wire \crc_reg[23]_i_8_n_0 ;
  wire \crc_reg[23]_i_9_n_0 ;
  wire \crc_reg[24]_i_10_n_0 ;
  wire \crc_reg[24]_i_11_n_0 ;
  wire \crc_reg[24]_i_12_n_0 ;
  wire \crc_reg[24]_i_13_n_0 ;
  wire \crc_reg[24]_i_14_n_0 ;
  wire \crc_reg[24]_i_15_n_0 ;
  wire \crc_reg[24]_i_16_n_0 ;
  wire \crc_reg[24]_i_2_n_0 ;
  wire \crc_reg[24]_i_3_n_0 ;
  wire \crc_reg[24]_i_4_n_0 ;
  wire \crc_reg[24]_i_5_n_0 ;
  wire \crc_reg[24]_i_6_n_0 ;
  wire \crc_reg[24]_i_7_n_0 ;
  wire \crc_reg[24]_i_8_n_0 ;
  wire \crc_reg[24]_i_9_n_0 ;
  wire \crc_reg[25]_i_10_n_0 ;
  wire \crc_reg[25]_i_11_n_0 ;
  wire \crc_reg[25]_i_12_n_0 ;
  wire \crc_reg[25]_i_13_n_0 ;
  wire \crc_reg[25]_i_2_n_0 ;
  wire \crc_reg[25]_i_3_n_0 ;
  wire \crc_reg[25]_i_4_n_0 ;
  wire \crc_reg[25]_i_5_n_0 ;
  wire \crc_reg[25]_i_6_n_0 ;
  wire \crc_reg[25]_i_7_n_0 ;
  wire \crc_reg[25]_i_8_n_0 ;
  wire \crc_reg[25]_i_9_n_0 ;
  wire \crc_reg[26]_i_10_n_0 ;
  wire \crc_reg[26]_i_11_n_0 ;
  wire \crc_reg[26]_i_12_n_0 ;
  wire \crc_reg[26]_i_13_n_0 ;
  wire \crc_reg[26]_i_14_n_0 ;
  wire \crc_reg[26]_i_15_n_0 ;
  wire \crc_reg[26]_i_16_n_0 ;
  wire \crc_reg[26]_i_17_n_0 ;
  wire \crc_reg[26]_i_18_n_0 ;
  wire \crc_reg[26]_i_19_n_0 ;
  wire \crc_reg[26]_i_20_n_0 ;
  wire \crc_reg[26]_i_21_n_0 ;
  wire \crc_reg[26]_i_22_n_0 ;
  wire \crc_reg[26]_i_2_n_0 ;
  wire \crc_reg[26]_i_3_n_0 ;
  wire \crc_reg[26]_i_4_n_0 ;
  wire \crc_reg[26]_i_5_n_0 ;
  wire \crc_reg[26]_i_6_n_0 ;
  wire \crc_reg[26]_i_7_n_0 ;
  wire \crc_reg[26]_i_8_n_0 ;
  wire \crc_reg[26]_i_9_n_0 ;
  wire \crc_reg[27]_i_10_n_0 ;
  wire \crc_reg[27]_i_11_n_0 ;
  wire \crc_reg[27]_i_12_n_0 ;
  wire \crc_reg[27]_i_13_n_0 ;
  wire \crc_reg[27]_i_14_n_0 ;
  wire \crc_reg[27]_i_15_n_0 ;
  wire \crc_reg[27]_i_16_n_0 ;
  wire \crc_reg[27]_i_17_n_0 ;
  wire \crc_reg[27]_i_18_n_0 ;
  wire \crc_reg[27]_i_19_n_0 ;
  wire \crc_reg[27]_i_20_n_0 ;
  wire \crc_reg[27]_i_21_n_0 ;
  wire \crc_reg[27]_i_22_n_0 ;
  wire \crc_reg[27]_i_23_n_0 ;
  wire \crc_reg[27]_i_24_n_0 ;
  wire \crc_reg[27]_i_2_n_0 ;
  wire \crc_reg[27]_i_3_n_0 ;
  wire \crc_reg[27]_i_4_n_0 ;
  wire \crc_reg[27]_i_5_n_0 ;
  wire \crc_reg[27]_i_6_n_0 ;
  wire \crc_reg[27]_i_7_n_0 ;
  wire \crc_reg[27]_i_8_n_0 ;
  wire \crc_reg[27]_i_9_n_0 ;
  wire \crc_reg[28]_i_10_n_0 ;
  wire \crc_reg[28]_i_11_n_0 ;
  wire \crc_reg[28]_i_12_n_0 ;
  wire \crc_reg[28]_i_13_n_0 ;
  wire \crc_reg[28]_i_14_n_0 ;
  wire \crc_reg[28]_i_15_n_0 ;
  wire \crc_reg[28]_i_16_n_0 ;
  wire \crc_reg[28]_i_2_n_0 ;
  wire \crc_reg[28]_i_3_n_0 ;
  wire \crc_reg[28]_i_5_n_0 ;
  wire \crc_reg[28]_i_6_n_0 ;
  wire \crc_reg[28]_i_7_n_0 ;
  wire \crc_reg[28]_i_8_n_0 ;
  wire \crc_reg[28]_i_9_n_0 ;
  wire \crc_reg[29]_i_10_n_0 ;
  wire \crc_reg[29]_i_11_n_0 ;
  wire \crc_reg[29]_i_12_n_0 ;
  wire \crc_reg[29]_i_13_n_0 ;
  wire \crc_reg[29]_i_14_n_0 ;
  wire \crc_reg[29]_i_15_n_0 ;
  wire \crc_reg[29]_i_16_n_0 ;
  wire \crc_reg[29]_i_17_n_0 ;
  wire \crc_reg[29]_i_18_n_0 ;
  wire \crc_reg[29]_i_19_n_0 ;
  wire \crc_reg[29]_i_20_n_0 ;
  wire \crc_reg[29]_i_21_n_0 ;
  wire \crc_reg[29]_i_2_n_0 ;
  wire \crc_reg[29]_i_3_n_0 ;
  wire \crc_reg[29]_i_5_n_0 ;
  wire \crc_reg[29]_i_6_n_0 ;
  wire \crc_reg[29]_i_7_n_0 ;
  wire \crc_reg[29]_i_8_n_0 ;
  wire \crc_reg[29]_i_9_n_0 ;
  wire \crc_reg[2]_i_10_n_0 ;
  wire \crc_reg[2]_i_11_n_0 ;
  wire \crc_reg[2]_i_12_n_0 ;
  wire \crc_reg[2]_i_13_n_0 ;
  wire \crc_reg[2]_i_14_n_0 ;
  wire \crc_reg[2]_i_15_n_0 ;
  wire \crc_reg[2]_i_2_n_0 ;
  wire \crc_reg[2]_i_3_n_0 ;
  wire \crc_reg[2]_i_4_n_0 ;
  wire \crc_reg[2]_i_5_n_0 ;
  wire \crc_reg[2]_i_6_n_0 ;
  wire \crc_reg[2]_i_7_n_0 ;
  wire \crc_reg[2]_i_8_n_0 ;
  wire \crc_reg[2]_i_9_n_0 ;
  wire \crc_reg[30]_i_10_n_0 ;
  wire \crc_reg[30]_i_11_n_0 ;
  wire \crc_reg[30]_i_12_n_0 ;
  wire \crc_reg[30]_i_13_n_0 ;
  wire \crc_reg[30]_i_2_n_0 ;
  wire \crc_reg[30]_i_3_n_0 ;
  wire \crc_reg[30]_i_4_n_0 ;
  wire \crc_reg[30]_i_5_n_0 ;
  wire \crc_reg[30]_i_6_n_0 ;
  wire \crc_reg[30]_i_7_n_0 ;
  wire \crc_reg[30]_i_8_n_0 ;
  wire \crc_reg[30]_i_9_n_0 ;
  wire \crc_reg[31]_i_1_n_0 ;
  wire \crc_reg[31]_i_3_n_0 ;
  wire \crc_reg[31]_i_4_n_0 ;
  wire \crc_reg[31]_i_5_n_0 ;
  wire \crc_reg[31]_i_6_n_0 ;
  wire \crc_reg[31]_i_7_n_0 ;
  wire \crc_reg[3]_i_10_n_0 ;
  wire \crc_reg[3]_i_11_n_0 ;
  wire \crc_reg[3]_i_12_n_0 ;
  wire \crc_reg[3]_i_13_n_0 ;
  wire \crc_reg[3]_i_3_n_0 ;
  wire \crc_reg[3]_i_4_n_0 ;
  wire \crc_reg[3]_i_5_n_0 ;
  wire \crc_reg[3]_i_6_n_0 ;
  wire \crc_reg[3]_i_7_n_0 ;
  wire \crc_reg[3]_i_8_n_0 ;
  wire \crc_reg[3]_i_9_n_0 ;
  wire \crc_reg[4]_i_10_n_0 ;
  wire \crc_reg[4]_i_11_n_0 ;
  wire \crc_reg[4]_i_12_n_0 ;
  wire \crc_reg[4]_i_13_n_0 ;
  wire \crc_reg[4]_i_14_n_0 ;
  wire \crc_reg[4]_i_15_n_0 ;
  wire \crc_reg[4]_i_16_n_0 ;
  wire \crc_reg[4]_i_17_n_0 ;
  wire \crc_reg[4]_i_2_n_0 ;
  wire \crc_reg[4]_i_3_n_0 ;
  wire \crc_reg[4]_i_4_n_0 ;
  wire \crc_reg[4]_i_5_n_0 ;
  wire \crc_reg[4]_i_6_n_0 ;
  wire \crc_reg[4]_i_7_n_0 ;
  wire \crc_reg[4]_i_8_n_0 ;
  wire \crc_reg[4]_i_9_n_0 ;
  wire \crc_reg[5]_i_10_n_0 ;
  wire \crc_reg[5]_i_11_n_0 ;
  wire \crc_reg[5]_i_12_n_0 ;
  wire \crc_reg[5]_i_13_n_0 ;
  wire \crc_reg[5]_i_14_n_0 ;
  wire \crc_reg[5]_i_15_n_0 ;
  wire \crc_reg[5]_i_16_n_0 ;
  wire \crc_reg[5]_i_17_n_0 ;
  wire \crc_reg[5]_i_18_n_0 ;
  wire \crc_reg[5]_i_19_n_0 ;
  wire \crc_reg[5]_i_20_n_0 ;
  wire \crc_reg[5]_i_21_n_0 ;
  wire \crc_reg[5]_i_22_n_0 ;
  wire \crc_reg[5]_i_2_n_0 ;
  wire \crc_reg[5]_i_3_n_0 ;
  wire \crc_reg[5]_i_4_n_0 ;
  wire \crc_reg[5]_i_5_n_0 ;
  wire \crc_reg[5]_i_6_n_0 ;
  wire \crc_reg[5]_i_7_n_0 ;
  wire \crc_reg[5]_i_8_n_0 ;
  wire \crc_reg[5]_i_9_n_0 ;
  wire \crc_reg[6]_i_10_n_0 ;
  wire \crc_reg[6]_i_11_n_0 ;
  wire \crc_reg[6]_i_12_n_0 ;
  wire \crc_reg[6]_i_13_n_0 ;
  wire \crc_reg[6]_i_14_n_0 ;
  wire \crc_reg[6]_i_15_n_0 ;
  wire \crc_reg[6]_i_16_n_0 ;
  wire \crc_reg[6]_i_17_n_0 ;
  wire \crc_reg[6]_i_18_n_0 ;
  wire \crc_reg[6]_i_19_n_0 ;
  wire \crc_reg[6]_i_20_n_0 ;
  wire \crc_reg[6]_i_2_n_0 ;
  wire \crc_reg[6]_i_3_n_0 ;
  wire \crc_reg[6]_i_4_n_0 ;
  wire \crc_reg[6]_i_6_n_0 ;
  wire \crc_reg[6]_i_7_n_0 ;
  wire \crc_reg[6]_i_8_n_0 ;
  wire \crc_reg[6]_i_9_n_0 ;
  wire \crc_reg[7]_i_10_n_0 ;
  wire \crc_reg[7]_i_11_n_0 ;
  wire \crc_reg[7]_i_12_n_0 ;
  wire \crc_reg[7]_i_13_n_0 ;
  wire \crc_reg[7]_i_14_n_0 ;
  wire \crc_reg[7]_i_15_n_0 ;
  wire \crc_reg[7]_i_16_n_0 ;
  wire \crc_reg[7]_i_2_n_0 ;
  wire \crc_reg[7]_i_3_n_0 ;
  wire \crc_reg[7]_i_5_n_0 ;
  wire \crc_reg[7]_i_6_n_0 ;
  wire \crc_reg[7]_i_7_n_0 ;
  wire \crc_reg[7]_i_8_n_0 ;
  wire \crc_reg[7]_i_9_n_0 ;
  wire \crc_reg[8]_i_10_n_0 ;
  wire \crc_reg[8]_i_2_n_0 ;
  wire \crc_reg[8]_i_3_n_0 ;
  wire \crc_reg[8]_i_4_n_0 ;
  wire \crc_reg[8]_i_5_n_0 ;
  wire \crc_reg[8]_i_6_n_0 ;
  wire \crc_reg[8]_i_7_n_0 ;
  wire \crc_reg[8]_i_8_n_0 ;
  wire \crc_reg[8]_i_9_n_0 ;
  wire \crc_reg[9]_i_10_n_0 ;
  wire \crc_reg[9]_i_11_n_0 ;
  wire \crc_reg[9]_i_12_n_0 ;
  wire \crc_reg[9]_i_13_n_0 ;
  wire \crc_reg[9]_i_14_n_0 ;
  wire \crc_reg[9]_i_15_n_0 ;
  wire \crc_reg[9]_i_16_n_0 ;
  wire \crc_reg[9]_i_17_n_0 ;
  wire \crc_reg[9]_i_18_n_0 ;
  wire \crc_reg[9]_i_19_n_0 ;
  wire \crc_reg[9]_i_2_n_0 ;
  wire \crc_reg[9]_i_3_n_0 ;
  wire \crc_reg[9]_i_4_n_0 ;
  wire \crc_reg[9]_i_5_n_0 ;
  wire \crc_reg[9]_i_6_n_0 ;
  wire \crc_reg[9]_i_7_n_0 ;
  wire \crc_reg[9]_i_8_n_0 ;
  wire \crc_reg[9]_i_9_n_0 ;
  wire \crc_reg_reg[10]_i_2_n_0 ;
  wire \crc_reg_reg[14]_i_5_n_0 ;
  wire \crc_reg_reg[16]_i_4_n_0 ;
  wire \crc_reg_reg[17]_i_4_n_0 ;
  wire \crc_reg_reg[28]_i_4_n_0 ;
  wire \crc_reg_reg[29]_i_4_n_0 ;
  wire \crc_reg_reg[3]_i_2_n_0 ;
  wire \crc_reg_reg[6]_i_5_n_0 ;
  wire \crc_reg_reg[7]_i_4_n_0 ;
  wire \crc_reg_reg_n_0_[0] ;
  wire \crc_reg_reg_n_0_[30] ;
  wire data_reg;
  wire \data_reg[0]_i_1_n_0 ;
  wire \data_reg[14]_i_1_n_0 ;
  wire \data_reg[16]_i_1_n_0 ;
  wire \data_reg[24]_i_1_n_0 ;
  wire \data_reg[8]_i_1_n_0 ;
  wire \data_reg_reg_n_0_[0] ;
  wire \data_reg_reg_n_0_[16] ;
  wire \data_reg_reg_n_0_[24] ;
  wire \data_reg_reg_n_0_[8] ;
  (* MARK_DEBUG *) wire [7:0]gmii_txd;
  wire \gmii_txd[0]_i_1_n_0 ;
  wire \gmii_txd[0]_i_2_n_0 ;
  wire \gmii_txd[0]_i_3_n_0 ;
  wire \gmii_txd[0]_i_4_n_0 ;
  wire \gmii_txd[0]_i_5_n_0 ;
  wire \gmii_txd[1]_i_1_n_0 ;
  wire \gmii_txd[1]_i_2_n_0 ;
  wire \gmii_txd[1]_i_3_n_0 ;
  wire \gmii_txd[1]_i_4_n_0 ;
  wire \gmii_txd[1]_i_5_n_0 ;
  wire \gmii_txd[1]_i_6_n_0 ;
  wire \gmii_txd[2]_i_1_n_0 ;
  wire \gmii_txd[2]_i_2_n_0 ;
  wire \gmii_txd[2]_i_3_n_0 ;
  wire \gmii_txd[2]_i_4_n_0 ;
  wire \gmii_txd[3]_i_1_n_0 ;
  wire \gmii_txd[3]_i_2_n_0 ;
  wire \gmii_txd[3]_i_3_n_0 ;
  wire \gmii_txd[3]_i_4_n_0 ;
  wire \gmii_txd[4]_i_1_n_0 ;
  wire \gmii_txd[4]_i_2_n_0 ;
  wire \gmii_txd[4]_i_3_n_0 ;
  wire \gmii_txd[4]_i_4_n_0 ;
  wire \gmii_txd[4]_i_5_n_0 ;
  wire \gmii_txd[5]_i_1_n_0 ;
  wire \gmii_txd[5]_i_2_n_0 ;
  wire \gmii_txd[5]_i_3_n_0 ;
  wire \gmii_txd[5]_i_4_n_0 ;
  wire \gmii_txd[5]_i_5_n_0 ;
  wire \gmii_txd[5]_i_6_n_0 ;
  wire \gmii_txd[6]_i_1_n_0 ;
  wire \gmii_txd[6]_i_2_n_0 ;
  wire \gmii_txd[6]_i_3_n_0 ;
  wire \gmii_txd[6]_i_4_n_0 ;
  wire \gmii_txd[6]_i_5_n_0 ;
  wire \gmii_txd[6]_i_6_n_0 ;
  wire \gmii_txd[6]_i_7_n_0 ;
  wire \gmii_txd[7]_i_1_n_0 ;
  wire \gmii_txd[7]_i_2_n_0 ;
  wire \gmii_txd[7]_i_3_n_0 ;
  wire \gmii_txd[7]_i_4_n_0 ;
  wire \gmii_txd[7]_i_5_n_0 ;
  wire \gmii_txd[7]_i_6_n_0 ;
  wire \gmii_txd[7]_i_7_n_0 ;
  (* MARK_DEBUG *) wire gmii_txen;
  wire gmii_txen_i_1_n_0;
  wire gmii_txen_i_2_n_0;
  wire gmii_txen_i_3_n_0;
  wire gmii_txen_i_4_n_0;
  (* MARK_DEBUG *) wire gmii_txer;
  wire gmii_txer_i_1_n_0;
  wire gmii_txer_i_2_n_0;
  wire [1:0]grt;
  wire \grt[0]_i_1_n_0 ;
  wire \grt[1]_i_1_n_0 ;
  wire [1:0]grt_nxt;
  wire gtx_clk;
  wire \msk[0]_i_1_n_0 ;
  wire \msk[1]_i_1_n_0 ;
  wire \msk[1]_i_2_n_0 ;
  wire \msk_reg_n_0_[0] ;
  wire \msk_reg_n_0_[1] ;
  wire p_0_in;
  wire p_0_in128_in;
  wire p_0_in135_in;
  wire p_0_in137_in;
  wire p_0_in139_in;
  wire p_0_in141_in;
  wire p_0_in193_in;
  wire p_0_in200_in;
  wire p_0_in202_in;
  wire p_0_in204_in;
  wire p_0_in206_in;
  wire p_0_in258_in;
  wire p_0_in323_in;
  wire p_0_in388_in;
  wire p_0_in494_in;
  wire p_0_in5_in;
  wire p_0_in64_in;
  wire [3:0]p_0_in__0;
  wire p_11_in;
  wire p_11_in267_in;
  wire p_11_in332_in;
  wire p_11_in397_in;
  wire p_11_in503_in;
  wire p_11_in72_in;
  wire p_13_in;
  wire p_13_in269_in;
  wire p_13_in334_in;
  wire p_13_in399_in;
  wire p_13_in505_in;
  wire p_13_in74_in;
  wire p_15_in;
  wire p_15_in271_in;
  wire p_15_in336_in;
  wire p_15_in401_in;
  wire p_15_in76_in;
  wire p_1_in453_in;
  wire p_1_in455_in;
  wire p_1_in457_in;
  wire p_1_in459_in;
  wire p_1_in460_in;
  wire p_1_in462_in;
  wire p_1_in463_in;
  wire p_1_in465_in;
  wire p_1_in466_in;
  wire p_1_in468_in;
  wire p_1_in470_in;
  wire p_1_in471_in;
  wire p_1_in472_in;
  wire p_1_in474_in;
  wire p_1_in476_in;
  wire p_1_in478_in;
  wire p_1_in480_in;
  wire p_1_in482_in;
  wire p_1_in484_in;
  wire p_1_in486_in;
  wire p_1_in488_in;
  wire p_1_in490_in;
  wire p_1_in492_in;
  wire p_2_in11_in;
  wire p_2_in129_in;
  wire p_2_in132_in;
  wire p_2_in194_in;
  wire p_2_in197_in;
  wire p_2_in497_in;
  wire p_30_in495_in;
  wire p_37_in;
  wire p_37_in259_in;
  wire p_37_in324_in;
  wire p_37_in389_in;
  wire p_37_in65_in;
  wire p_3_in;
  wire p_4_in262_in;
  wire p_4_in327_in;
  wire p_4_in392_in;
  wire p_4_in67_in;
  wire p_4_in8_in;
  wire p_5_in;
  wire p_5_in500_in;
  wire p_5_in6_in;
  wire p_6_in;
  wire p_7_in;
  wire p_7_in265_in;
  wire p_7_in330_in;
  wire p_7_in395_in;
  wire p_7_in70_in;
  wire p_9_in;
  wire reg_snoop;
  wire reg_snoop_i_1_n_0;
  wire snoop;
  (* MARK_DEBUG *) (* RTL_KEEP = "true" *) wire [3:0]state;
  wire \state[0]_i_10_n_0 ;
  wire \state[0]_i_11_n_0 ;
  wire \state[0]_i_2_n_0 ;
  wire \state[0]_i_3_n_0 ;
  wire \state[0]_i_4_n_0 ;
  wire \state[0]_i_5_n_0 ;
  wire \state[0]_i_6_n_0 ;
  wire \state[0]_i_7_n_0 ;
  wire \state[0]_i_8_n_0 ;
  wire \state[0]_i_9_n_0 ;
  wire \state[1]_i_2_n_0 ;
  wire \state[1]_i_3_n_0 ;
  wire \state[1]_i_4_n_0 ;
  wire \state[1]_i_5_n_0 ;
  wire \state[2]_i_2_n_0 ;
  wire \state[2]_i_3_n_0 ;
  wire \state[2]_i_4_n_0 ;
  wire \state[2]_i_5_n_0 ;
  wire \state[2]_i_6_n_0 ;
  wire \state[2]_i_7_n_0 ;
  wire \state[2]_i_8_n_0 ;
  wire \state[3]_i_10_n_0 ;
  wire \state[3]_i_11_n_0 ;
  wire \state[3]_i_12_n_0 ;
  wire \state[3]_i_13_n_0 ;
  wire \state[3]_i_14_n_0 ;
  wire \state[3]_i_15_n_0 ;
  wire \state[3]_i_16_n_0 ;
  wire \state[3]_i_17_n_0 ;
  wire \state[3]_i_18_n_0 ;
  wire \state[3]_i_19_n_0 ;
  wire \state[3]_i_20_n_0 ;
  wire \state[3]_i_21_n_0 ;
  wire \state[3]_i_22_n_0 ;
  wire \state[3]_i_2_n_0 ;
  wire \state[3]_i_3_n_0 ;
  wire \state[3]_i_4_n_0 ;
  wire \state[3]_i_5_n_0 ;
  wire \state[3]_i_6_n_0 ;
  wire \state[3]_i_7_n_0 ;
  wire \state[3]_i_8_n_0 ;
  wire \state[3]_i_9_n_0 ;
  wire [3:0]txA_ctl;
  wire [31:0]txA_dat;
  wire txA_rdy;
  wire txA_rdy_INST_0_i_10_n_0;
  wire txA_rdy_INST_0_i_11_n_0;
  wire txA_rdy_INST_0_i_12_n_0;
  wire txA_rdy_INST_0_i_13_n_0;
  wire txA_rdy_INST_0_i_14_n_0;
  wire txA_rdy_INST_0_i_15_n_0;
  wire txA_rdy_INST_0_i_16_n_0;
  wire txA_rdy_INST_0_i_17_n_0;
  wire txA_rdy_INST_0_i_18_n_0;
  wire txA_rdy_INST_0_i_19_n_0;
  wire txA_rdy_INST_0_i_1_n_0;
  wire txA_rdy_INST_0_i_20_n_0;
  wire txA_rdy_INST_0_i_21_n_0;
  wire txA_rdy_INST_0_i_22_n_0;
  wire txA_rdy_INST_0_i_23_n_0;
  wire txA_rdy_INST_0_i_24_n_0;
  wire txA_rdy_INST_0_i_25_n_0;
  wire txA_rdy_INST_0_i_2_n_0;
  wire txA_rdy_INST_0_i_3_n_0;
  wire txA_rdy_INST_0_i_4_n_0;
  wire txA_rdy_INST_0_i_5_n_0;
  wire txA_rdy_INST_0_i_6_n_0;
  wire txA_rdy_INST_0_i_7_n_0;
  wire txA_rdy_INST_0_i_8_n_0;
  wire txA_rdy_INST_0_i_9_n_0;
  wire txA_vld;
  wire [3:0]txB_ctl;
  wire [31:0]txB_dat;
  wire txB_rdy;
  wire txB_vld;
  wire tx_reset;

  LUT6 #(
    .INIT(64'h5457555400030154)) 
    \cnt[0]_i_1 
       (.I0(\cnt_reg_n_0_[0] ),
        .I1(state[3]),
        .I2(state[2]),
        .I3(state[1]),
        .I4(state[0]),
        .I5(\cnt[0]_i_2_n_0 ),
        .O(\cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBBFFFFFFFBFFF)) 
    \cnt[0]_i_2 
       (.I0(\cnt[7]_i_11_n_0 ),
        .I1(\cnt[3]_i_5_n_0 ),
        .I2(\cnt[7]_i_10_n_0 ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(\cnt[7]_i_12_n_0 ),
        .I5(\cnt[7]_i_15_n_0 ),
        .O(\cnt[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h01100000FDDFCCFC)) 
    \cnt[1]_i_1 
       (.I0(\cnt[1]_i_2_n_0 ),
        .I1(state[3]),
        .I2(state[1]),
        .I3(state[0]),
        .I4(state[2]),
        .I5(\cnt[1]_i_3_n_0 ),
        .O(\cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00FFFF0244FF)) 
    \cnt[1]_i_2 
       (.I0(\cnt[7]_i_12_n_0 ),
        .I1(\cnt[7]_i_10_n_0 ),
        .I2(\cnt[7]_i_15_n_0 ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(\cnt_reg_n_0_[0] ),
        .I5(\cnt[7]_i_11_n_0 ),
        .O(\cnt[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \cnt[1]_i_3 
       (.I0(\cnt_reg_n_0_[0] ),
        .I1(\cnt_reg_n_0_[1] ),
        .O(\cnt[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F4F4F4F44)) 
    \cnt[2]_i_1 
       (.I0(\cnt[2]_i_2_n_0 ),
        .I1(\cnt[7]_i_9_n_0 ),
        .I2(\cnt[2]_i_3_n_0 ),
        .I3(\cnt[2]_i_4_n_0 ),
        .I4(\cnt[2]_i_5_n_0 ),
        .I5(\cnt[2]_i_6_n_0 ),
        .O(\cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h87)) 
    \cnt[2]_i_2 
       (.I0(\cnt_reg_n_0_[1] ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[2] ),
        .O(\cnt[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDDDFD0DFD0DFFFFF)) 
    \cnt[2]_i_3 
       (.I0(\cnt_reg_n_0_[2] ),
        .I1(txA_rdy_INST_0_i_13_n_0),
        .I2(state[3]),
        .I3(state[2]),
        .I4(state[1]),
        .I5(state[0]),
        .O(\cnt[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00AAAA00A800A200)) 
    \cnt[2]_i_4 
       (.I0(\cnt[3]_i_8_n_0 ),
        .I1(\cnt[7]_i_15_n_0 ),
        .I2(\cnt[7]_i_10_n_0 ),
        .I3(\cnt_reg_n_0_[2] ),
        .I4(\cnt_reg_n_0_[0] ),
        .I5(\cnt_reg_n_0_[1] ),
        .O(\cnt[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h33BBB333)) 
    \cnt[2]_i_5 
       (.I0(\cnt[7]_i_11_n_0 ),
        .I1(\cnt[3]_i_5_n_0 ),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\cnt_reg_n_0_[0] ),
        .I4(\cnt_reg_n_0_[2] ),
        .O(\cnt[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0101100001110000)) 
    \cnt[2]_i_6 
       (.I0(\cnt[7]_i_12_n_0 ),
        .I1(\cnt[7]_i_11_n_0 ),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\cnt_reg_n_0_[0] ),
        .I4(\cnt_reg_n_0_[2] ),
        .I5(\cnt[7]_i_10_n_0 ),
        .O(\cnt[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEE000F00EE000FFF)) 
    \cnt[3]_i_1 
       (.I0(\cnt[3]_i_2_n_0 ),
        .I1(\cnt[3]_i_3_n_0 ),
        .I2(\cnt[3]_i_4_n_0 ),
        .I3(\cnt[7]_i_8_n_0 ),
        .I4(\cnt[3]_i_5_n_0 ),
        .I5(\cnt[3]_i_6_n_0 ),
        .O(\cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hB07F)) 
    \cnt[3]_i_10 
       (.I0(\cnt_reg_n_0_[2] ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\cnt_reg_n_0_[3] ),
        .O(\cnt[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0E0D000000000)) 
    \cnt[3]_i_2 
       (.I0(\cnt_reg_n_0_[0] ),
        .I1(\cnt_reg_n_0_[1] ),
        .I2(\cnt[3]_i_7_n_0 ),
        .I3(\cnt[7]_i_15_n_0 ),
        .I4(\cnt[7]_i_10_n_0 ),
        .I5(\cnt[3]_i_8_n_0 ),
        .O(\cnt[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA0000AAAA303F)) 
    \cnt[3]_i_3 
       (.I0(\cnt[3]_i_9_n_0 ),
        .I1(\cnt[3]_i_10_n_0 ),
        .I2(\cnt[7]_i_10_n_0 ),
        .I3(\cnt[3]_i_4_n_0 ),
        .I4(\cnt[7]_i_11_n_0 ),
        .I5(\cnt[7]_i_12_n_0 ),
        .O(\cnt[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \cnt[3]_i_4 
       (.I0(\cnt_reg_n_0_[0] ),
        .I1(\cnt_reg_n_0_[1] ),
        .I2(\cnt_reg_n_0_[3] ),
        .O(\cnt[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1441)) 
    \cnt[3]_i_5 
       (.I0(state[3]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\cnt[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hEAAABFFF)) 
    \cnt[3]_i_6 
       (.I0(\cnt[7]_i_11_n_0 ),
        .I1(\cnt_reg_n_0_[2] ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(\cnt_reg_n_0_[3] ),
        .O(\cnt[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \cnt[3]_i_7 
       (.I0(\cnt_reg_n_0_[3] ),
        .I1(\cnt_reg_n_0_[2] ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\cnt_reg_n_0_[1] ),
        .O(\cnt[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h00F6)) 
    \cnt[3]_i_8 
       (.I0(gmii_txen_i_4_n_0),
        .I1(\cnt[7]_i_16_n_0 ),
        .I2(txA_rdy_INST_0_i_10_n_0),
        .I3(\cnt[7]_i_11_n_0 ),
        .O(\cnt[3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h7380)) 
    \cnt[3]_i_9 
       (.I0(\cnt_reg_n_0_[2] ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\cnt_reg_n_0_[3] ),
        .O(\cnt[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFE0FFE00000)) 
    \cnt[4]_i_1 
       (.I0(\cnt[7]_i_6_n_0 ),
        .I1(\cnt[7]_i_7_n_0 ),
        .I2(\cnt[7]_i_8_n_0 ),
        .I3(\cnt[7]_i_9_n_0 ),
        .I4(\cnt[4]_i_2_n_0 ),
        .I5(\cnt_reg_n_0_[4] ),
        .O(\cnt[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \cnt[4]_i_2 
       (.I0(\cnt_reg_n_0_[1] ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[2] ),
        .I3(\cnt_reg_n_0_[3] ),
        .O(\cnt[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFE0FFE00000)) 
    \cnt[5]_i_1 
       (.I0(\cnt[7]_i_6_n_0 ),
        .I1(\cnt[7]_i_7_n_0 ),
        .I2(\cnt[7]_i_8_n_0 ),
        .I3(\cnt[7]_i_9_n_0 ),
        .I4(\cnt[5]_i_2_n_0 ),
        .I5(\cnt_reg_n_0_[5] ),
        .O(\cnt[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \cnt[5]_i_2 
       (.I0(\cnt_reg_n_0_[3] ),
        .I1(\cnt_reg_n_0_[2] ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(\cnt_reg_n_0_[4] ),
        .O(\cnt[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFE0FFE00000)) 
    \cnt[6]_i_1 
       (.I0(\cnt[7]_i_6_n_0 ),
        .I1(\cnt[7]_i_7_n_0 ),
        .I2(\cnt[7]_i_8_n_0 ),
        .I3(\cnt[7]_i_9_n_0 ),
        .I4(\cnt[6]_i_2_n_0 ),
        .I5(\cnt_reg_n_0_[6] ),
        .O(\cnt[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \cnt[6]_i_2 
       (.I0(\cnt_reg_n_0_[4] ),
        .I1(\cnt_reg_n_0_[1] ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\cnt_reg_n_0_[2] ),
        .I4(\cnt_reg_n_0_[3] ),
        .I5(\cnt_reg_n_0_[5] ),
        .O(\cnt[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F050F0F0FFC)) 
    \cnt[7]_i_1 
       (.I0(\cnt[7]_i_3_n_0 ),
        .I1(\cnt[7]_i_4_n_0 ),
        .I2(state[3]),
        .I3(state[1]),
        .I4(state[2]),
        .I5(state[0]),
        .O(\cnt[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00EFFF00EFEFFFFF)) 
    \cnt[7]_i_10 
       (.I0(gmii_txen_i_4_n_0),
        .I1(\cnt[7]_i_16_n_0 ),
        .I2(txA_rdy_INST_0_i_19_n_0),
        .I3(txA_rdy_INST_0_i_18_n_0),
        .I4(txA_rdy_INST_0_i_16_n_0),
        .I5(txA_rdy_INST_0_i_11_n_0),
        .O(\cnt[7]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hAA02)) 
    \cnt[7]_i_11 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[3]),
        .I3(state[2]),
        .O(\cnt[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFAAEAEAFAFFBFBF)) 
    \cnt[7]_i_12 
       (.I0(txA_rdy_INST_0_i_10_n_0),
        .I1(txB_ctl[3]),
        .I2(\msk_reg_n_0_[0] ),
        .I3(txA_ctl[3]),
        .I4(\msk_reg_n_0_[1] ),
        .I5(gmii_txen_i_4_n_0),
        .O(\cnt[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF400000)) 
    \cnt[7]_i_13 
       (.I0(txA_rdy_INST_0_i_15_n_0),
        .I1(txA_rdy_INST_0_i_16_n_0),
        .I2(txA_rdy_INST_0_i_17_n_0),
        .I3(\cnt[7]_i_11_n_0 ),
        .I4(\cnt[3]_i_5_n_0 ),
        .I5(txA_rdy_INST_0_i_23_n_0),
        .O(\cnt[7]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hFF9E)) 
    \cnt[7]_i_14 
       (.I0(state[2]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[3]),
        .O(\cnt[7]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h0041)) 
    \cnt[7]_i_15 
       (.I0(txA_rdy_INST_0_i_18_n_0),
        .I1(gmii_txen_i_4_n_0),
        .I2(txA_rdy_INST_0_i_16_n_0),
        .I3(txA_rdy_INST_0_i_15_n_0),
        .O(\cnt[7]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hC7F7)) 
    \cnt[7]_i_16 
       (.I0(txB_ctl[3]),
        .I1(\msk_reg_n_0_[0] ),
        .I2(\msk_reg_n_0_[1] ),
        .I3(txA_ctl[3]),
        .O(\cnt[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h6666666666600000)) 
    \cnt[7]_i_2 
       (.I0(\cnt[7]_i_5_n_0 ),
        .I1(\cnt_reg_n_0_[7] ),
        .I2(\cnt[7]_i_6_n_0 ),
        .I3(\cnt[7]_i_7_n_0 ),
        .I4(\cnt[7]_i_8_n_0 ),
        .I5(\cnt[7]_i_9_n_0 ),
        .O(\cnt[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFAFFBFBF)) 
    \cnt[7]_i_3 
       (.I0(txA_rdy_INST_0_i_9_n_0),
        .I1(txB_ctl[3]),
        .I2(\msk_reg_n_0_[0] ),
        .I3(txA_ctl[3]),
        .I4(\msk_reg_n_0_[1] ),
        .I5(txA_rdy_INST_0_i_16_n_0),
        .O(\cnt[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h022202220FFF0222)) 
    \cnt[7]_i_4 
       (.I0(txA_vld),
        .I1(\msk_reg_n_0_[1] ),
        .I2(grt[0]),
        .I3(grt[1]),
        .I4(txB_vld),
        .I5(\msk_reg_n_0_[0] ),
        .O(\cnt[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \cnt[7]_i_5 
       (.I0(\cnt_reg_n_0_[5] ),
        .I1(\cnt_reg_n_0_[3] ),
        .I2(\cnt_reg_n_0_[2] ),
        .I3(txA_rdy_INST_0_i_13_n_0),
        .I4(\cnt_reg_n_0_[4] ),
        .I5(\cnt_reg_n_0_[6] ),
        .O(\cnt[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00005557)) 
    \cnt[7]_i_6 
       (.I0(\cnt[3]_i_5_n_0 ),
        .I1(\cnt[7]_i_10_n_0 ),
        .I2(\cnt[7]_i_11_n_0 ),
        .I3(\cnt[7]_i_12_n_0 ),
        .I4(txA_rdy_INST_0_i_13_n_0),
        .I5(\cnt[7]_i_13_n_0 ),
        .O(\cnt[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h3232223030302030)) 
    \cnt[7]_i_7 
       (.I0(\cnt[7]_i_12_n_0 ),
        .I1(\cnt[7]_i_14_n_0 ),
        .I2(\cnt[7]_i_10_n_0 ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(\cnt_reg_n_0_[0] ),
        .I5(\cnt[7]_i_15_n_0 ),
        .O(\cnt[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hEEE0)) 
    \cnt[7]_i_8 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[2]),
        .I3(state[3]),
        .O(\cnt[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h001E)) 
    \cnt[7]_i_9 
       (.I0(state[2]),
        .I1(state[3]),
        .I2(state[1]),
        .I3(state[0]),
        .O(\cnt[7]_i_9_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[0] 
       (.C(gtx_clk),
        .CE(\cnt[7]_i_1_n_0 ),
        .CLR(tx_reset),
        .D(\cnt[0]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[1] 
       (.C(gtx_clk),
        .CE(\cnt[7]_i_1_n_0 ),
        .CLR(tx_reset),
        .D(\cnt[1]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[2] 
       (.C(gtx_clk),
        .CE(\cnt[7]_i_1_n_0 ),
        .CLR(tx_reset),
        .D(\cnt[2]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[3] 
       (.C(gtx_clk),
        .CE(\cnt[7]_i_1_n_0 ),
        .CLR(tx_reset),
        .D(\cnt[3]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[4] 
       (.C(gtx_clk),
        .CE(\cnt[7]_i_1_n_0 ),
        .CLR(tx_reset),
        .D(\cnt[4]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[5] 
       (.C(gtx_clk),
        .CE(\cnt[7]_i_1_n_0 ),
        .CLR(tx_reset),
        .D(\cnt[5]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[6] 
       (.C(gtx_clk),
        .CE(\cnt[7]_i_1_n_0 ),
        .CLR(tx_reset),
        .D(\cnt[6]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[7] 
       (.C(gtx_clk),
        .CE(\cnt[7]_i_1_n_0 ),
        .CLR(tx_reset),
        .D(\cnt[7]_i_2_n_0 ),
        .Q(\cnt_reg_n_0_[7] ));
  LUT6 #(
    .INIT(64'hFCF0FCF0FEFFFEF0)) 
    \crc_reg[0]_i_1 
       (.I0(\cnt_reg_n_0_[1] ),
        .I1(\crc_reg[0]_i_2_n_0 ),
        .I2(\crc_reg[0]_i_3_n_0 ),
        .I3(state[1]),
        .I4(state[0]),
        .I5(\crc_reg[0]_i_4_n_0 ),
        .O(crc_reg[0]));
  LUT6 #(
    .INIT(64'hFFAAC3FFFF55C3FF)) 
    \crc_reg[0]_i_10 
       (.I0(txA_dat[23]),
        .I1(txB_dat[23]),
        .I2(txB_dat[17]),
        .I3(\msk_reg_n_0_[0] ),
        .I4(\msk_reg_n_0_[1] ),
        .I5(txA_dat[17]),
        .O(\crc_reg[0]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hC7F7)) 
    \crc_reg[0]_i_11 
       (.I0(txA_dat[25]),
        .I1(\msk_reg_n_0_[1] ),
        .I2(\msk_reg_n_0_[0] ),
        .I3(txB_dat[25]),
        .O(\crc_reg[0]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[0]_i_12 
       (.I0(p_0_in258_in),
        .I1(p_37_in259_in),
        .O(\crc_reg[0]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[0]_i_13 
       (.I0(p_37_in389_in),
        .I1(p_0_in388_in),
        .O(\crc_reg[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0B080407)) 
    \crc_reg[0]_i_2 
       (.I0(\crc_reg[0]_i_5_n_0 ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\crc_reg[0]_i_6_n_0 ),
        .I4(\crc_reg[0]_i_7_n_0 ),
        .I5(state[0]),
        .O(\crc_reg[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDDDFFDF)) 
    \crc_reg[0]_i_3 
       (.I0(state[2]),
        .I1(state[3]),
        .I2(\crc_reg[0]_i_8_n_0 ),
        .I3(\crc_reg[0]_i_9_n_0 ),
        .I4(state[1]),
        .I5(state[0]),
        .O(\crc_reg[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9996669666969996)) 
    \crc_reg[0]_i_4 
       (.I0(\crc_reg_reg_n_0_[30] ),
        .I1(p_5_in),
        .I2(\crc_reg[0]_i_10_n_0 ),
        .I3(\cnt_reg_n_0_[0] ),
        .I4(\crc_reg[0]_i_11_n_0 ),
        .I5(\crc_reg[23]_i_14_n_0 ),
        .O(\crc_reg[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFCAFFC5FF3AFF35F)) 
    \crc_reg[0]_i_5 
       (.I0(txA_dat[9]),
        .I1(txB_dat[9]),
        .I2(\msk_reg_n_0_[1] ),
        .I3(\msk_reg_n_0_[0] ),
        .I4(txA_dat[15]),
        .I5(txB_dat[15]),
        .O(\crc_reg[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAC3FFFF55C3FF)) 
    \crc_reg[0]_i_6 
       (.I0(txB_dat[7]),
        .I1(txA_dat[7]),
        .I2(txA_dat[1]),
        .I3(\msk_reg_n_0_[1] ),
        .I4(\msk_reg_n_0_[0] ),
        .I5(txB_dat[1]),
        .O(\crc_reg[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[0]_i_7 
       (.I0(p_5_in),
        .I1(\crc_reg_reg_n_0_[30] ),
        .O(\crc_reg[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB37FBF73BF73B37F)) 
    \crc_reg[0]_i_8 
       (.I0(\crc_reg[0]_i_12_n_0 ),
        .I1(\cnt_reg_n_0_[1] ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\crc_reg[0]_i_7_n_0 ),
        .I4(p_37_in324_in),
        .I5(p_0_in323_in),
        .O(\crc_reg[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h1320102310231320)) 
    \crc_reg[0]_i_9 
       (.I0(\crc_reg[0]_i_13_n_0 ),
        .I1(\cnt_reg_n_0_[1] ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\crc_reg[0]_i_7_n_0 ),
        .I4(p_30_in495_in),
        .I5(p_0_in494_in),
        .O(\crc_reg[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAAEFAAEFAAEEAAAA)) 
    \crc_reg[10]_i_1 
       (.I0(\crc_reg[30]_i_3_n_0 ),
        .I1(\crc_reg_reg[10]_i_2_n_0 ),
        .I2(\crc_reg[23]_i_5_n_0 ),
        .I3(\crc_reg[10]_i_3_n_0 ),
        .I4(\cnt_reg_n_0_[1] ),
        .I5(\crc_reg[10]_i_4_n_0 ),
        .O(crc_reg[10]));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \crc_reg[10]_i_10 
       (.I0(txA_rdy_INST_0_i_20_n_0),
        .I1(\crc_reg[10]_i_18_n_0 ),
        .I2(\crc_reg[10]_i_15_n_0 ),
        .I3(p_7_in330_in),
        .I4(p_15_in336_in),
        .I5(\crc_reg[10]_i_12_n_0 ),
        .O(\crc_reg[10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h96696996FFFFFFFF)) 
    \crc_reg[10]_i_11 
       (.I0(\crc_reg[10]_i_15_n_0 ),
        .I1(\crc_reg[10]_i_19_n_0 ),
        .I2(p_7_in265_in),
        .I3(p_11_in267_in),
        .I4(\crc_reg[10]_i_12_n_0 ),
        .I5(txA_rdy_INST_0_i_13_n_0),
        .O(\crc_reg[10]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[10]_i_12 
       (.I0(p_1_in455_in),
        .I1(p_2_in11_in),
        .O(\crc_reg[10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00335A0000CC5A00)) 
    \crc_reg[10]_i_13 
       (.I0(txA_dat[2]),
        .I1(txB_dat[2]),
        .I2(txA_dat[5]),
        .I3(\msk_reg_n_0_[1] ),
        .I4(\msk_reg_n_0_[0] ),
        .I5(txB_dat[5]),
        .O(\crc_reg[10]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCA5FFFF33A5FF)) 
    \crc_reg[10]_i_14 
       (.I0(txB_dat[7]),
        .I1(txA_dat[7]),
        .I2(txB_dat[4]),
        .I3(\msk_reg_n_0_[0] ),
        .I4(\msk_reg_n_0_[1] ),
        .I5(txA_dat[4]),
        .O(\crc_reg[10]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \crc_reg[10]_i_15 
       (.I0(p_5_in6_in),
        .I1(p_4_in8_in),
        .I2(p_5_in),
        .O(\crc_reg[10]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \crc_reg[10]_i_16 
       (.I0(\crc_reg[10]_i_12_n_0 ),
        .I1(\crc_reg[10]_i_15_n_0 ),
        .I2(\crc_reg[10]_i_20_n_0 ),
        .I3(\crc_reg[28]_i_14_n_0 ),
        .I4(txA_rdy_INST_0_i_23_n_0),
        .I5(\gmii_txd[2]_i_4_n_0 ),
        .O(\crc_reg[10]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[10]_i_17 
       (.I0(p_1_in455_in),
        .I1(p_2_in11_in),
        .I2(p_5_in500_in),
        .I3(p_13_in505_in),
        .O(\crc_reg[10]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \crc_reg[10]_i_18 
       (.I0(p_37_in324_in),
        .I1(p_11_in332_in),
        .O(\crc_reg[10]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[10]_i_19 
       (.I0(p_37_in259_in),
        .I1(p_15_in271_in),
        .O(\crc_reg[10]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h035003A00C500CA0)) 
    \crc_reg[10]_i_20 
       (.I0(txA_dat[12]),
        .I1(txB_dat[12]),
        .I2(\msk_reg_n_0_[1] ),
        .I3(\msk_reg_n_0_[0] ),
        .I4(txA_dat[15]),
        .I5(txB_dat[15]),
        .O(\crc_reg[10]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h4444444F44444444)) 
    \crc_reg[10]_i_3 
       (.I0(p_1_in455_in),
        .I1(\crc_reg[10]_i_7_n_0 ),
        .I2(\crc_reg[10]_i_8_n_0 ),
        .I3(\crc_reg[10]_i_9_n_0 ),
        .I4(\crc_reg[10]_i_10_n_0 ),
        .I5(\crc_reg[10]_i_11_n_0 ),
        .O(\crc_reg[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \crc_reg[10]_i_4 
       (.I0(\crc_reg[10]_i_12_n_0 ),
        .I1(\crc_reg[10]_i_13_n_0 ),
        .I2(\crc_reg[10]_i_14_n_0 ),
        .I3(\crc_reg[10]_i_15_n_0 ),
        .I4(\crc_reg[29]_i_11_n_0 ),
        .I5(\crc_reg[10]_i_16_n_0 ),
        .O(\crc_reg[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[10]_i_5 
       (.I0(\crc_reg[15]_i_11_n_0 ),
        .I1(p_2_in194_in),
        .I2(\crc_reg[25]_i_7_n_0 ),
        .I3(p_0_in202_in),
        .I4(\crc_reg[10]_i_12_n_0 ),
        .I5(\crc_reg[10]_i_15_n_0 ),
        .O(\crc_reg[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[10]_i_6 
       (.I0(p_0_in137_in),
        .I1(\crc_reg[23]_i_14_n_0 ),
        .I2(\crc_reg[10]_i_15_n_0 ),
        .I3(p_2_in11_in),
        .I4(p_1_in455_in),
        .I5(\crc_reg[12]_i_14_n_0 ),
        .O(\crc_reg[10]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \crc_reg[10]_i_7 
       (.I0(state[1]),
        .I1(state[0]),
        .O(\crc_reg[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h96690000FFFFFFFF)) 
    \crc_reg[10]_i_8 
       (.I0(p_9_in),
        .I1(p_30_in495_in),
        .I2(\crc_reg[10]_i_15_n_0 ),
        .I3(\crc_reg[10]_i_17_n_0 ),
        .I4(\crc_reg[29]_i_11_n_0 ),
        .I5(\crc_reg[29]_i_13_n_0 ),
        .O(\crc_reg[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h2882822882282882)) 
    \crc_reg[10]_i_9 
       (.I0(txA_rdy_INST_0_i_23_n_0),
        .I1(p_37_in389_in),
        .I2(p_11_in397_in),
        .I3(\crc_reg[10]_i_15_n_0 ),
        .I4(\crc_reg[12]_i_22_n_0 ),
        .I5(\crc_reg[10]_i_12_n_0 ),
        .O(\crc_reg[10]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFF50FF50FFFFFF54)) 
    \crc_reg[11]_i_1 
       (.I0(\crc_reg[11]_i_2_n_0 ),
        .I1(\cnt_reg_n_0_[1] ),
        .I2(\crc_reg[11]_i_3_n_0 ),
        .I3(\crc_reg[11]_i_4_n_0 ),
        .I4(\crc_reg[23]_i_5_n_0 ),
        .I5(\crc_reg[11]_i_5_n_0 ),
        .O(crc_reg[11]));
  LUT6 #(
    .INIT(64'h69969669FFFFFFFF)) 
    \crc_reg[11]_i_10 
       (.I0(\crc_reg[11]_i_14_n_0 ),
        .I1(p_13_in399_in),
        .I2(\crc_reg[11]_i_20_n_0 ),
        .I3(\crc_reg[11]_i_21_n_0 ),
        .I4(\crc_reg[11]_i_8_n_0 ),
        .I5(txA_rdy_INST_0_i_23_n_0),
        .O(\crc_reg[11]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h2882822882282882)) 
    \crc_reg[11]_i_11 
       (.I0(txA_rdy_INST_0_i_13_n_0),
        .I1(\crc_reg[26]_i_15_n_0 ),
        .I2(\crc_reg[11]_i_14_n_0 ),
        .I3(p_5_in),
        .I4(p_4_in262_in),
        .I5(\crc_reg[11]_i_8_n_0 ),
        .O(\crc_reg[11]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \crc_reg[11]_i_12 
       (.I0(txA_rdy_INST_0_i_20_n_0),
        .I1(p_13_in334_in),
        .I2(p_11_in332_in),
        .I3(p_4_in327_in),
        .I4(\crc_reg[11]_i_22_n_0 ),
        .I5(\crc_reg[11]_i_8_n_0 ),
        .O(\crc_reg[11]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h69655955)) 
    \crc_reg[11]_i_13 
       (.I0(p_5_in),
        .I1(\msk_reg_n_0_[1] ),
        .I2(\msk_reg_n_0_[0] ),
        .I3(txA_dat[22]),
        .I4(txB_dat[22]),
        .O(\crc_reg[11]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[11]_i_14 
       (.I0(p_6_in),
        .I1(p_4_in8_in),
        .O(\crc_reg[11]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h64209BDF)) 
    \crc_reg[11]_i_15 
       (.I0(\msk_reg_n_0_[1] ),
        .I1(\msk_reg_n_0_[0] ),
        .I2(txA_dat[23]),
        .I3(txB_dat[23]),
        .I4(\crc_reg[26]_i_11_n_0 ),
        .O(\crc_reg[11]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[11]_i_16 
       (.I0(p_5_in),
        .I1(\crc_reg[23]_i_14_n_0 ),
        .I2(p_2_in132_in),
        .I3(p_6_in),
        .I4(p_4_in8_in),
        .I5(\crc_reg[5]_i_8_n_0 ),
        .O(\crc_reg[11]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hC7F7)) 
    \crc_reg[11]_i_17 
       (.I0(txA_dat[14]),
        .I1(\msk_reg_n_0_[1] ),
        .I2(\msk_reg_n_0_[0] ),
        .I3(txB_dat[14]),
        .O(\crc_reg[11]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[11]_i_18 
       (.I0(p_9_in),
        .I1(p_11_in503_in),
        .O(\crc_reg[11]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[11]_i_19 
       (.I0(p_5_in),
        .I1(p_2_in497_in),
        .O(\crc_reg[11]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \crc_reg[11]_i_2 
       (.I0(p_1_in457_in),
        .I1(state[0]),
        .I2(state[1]),
        .O(\crc_reg[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[11]_i_20 
       (.I0(p_11_in397_in),
        .I1(p_37_in389_in),
        .O(\crc_reg[11]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[11]_i_21 
       (.I0(p_5_in),
        .I1(p_4_in392_in),
        .O(\crc_reg[11]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[11]_i_22 
       (.I0(p_5_in),
        .I1(p_4_in8_in),
        .I2(p_6_in),
        .I3(p_37_in324_in),
        .O(\crc_reg[11]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0B080407)) 
    \crc_reg[11]_i_3 
       (.I0(\crc_reg[11]_i_6_n_0 ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\crc_reg[11]_i_7_n_0 ),
        .I4(\crc_reg[11]_i_8_n_0 ),
        .I5(state[0]),
        .O(\crc_reg[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEFAAAAAAAA)) 
    \crc_reg[11]_i_4 
       (.I0(\crc_reg[30]_i_3_n_0 ),
        .I1(\crc_reg[11]_i_9_n_0 ),
        .I2(\crc_reg[11]_i_10_n_0 ),
        .I3(\crc_reg[11]_i_11_n_0 ),
        .I4(\crc_reg[11]_i_12_n_0 ),
        .I5(\crc_reg[29]_i_13_n_0 ),
        .O(\crc_reg[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h55556996AAAA6996)) 
    \crc_reg[11]_i_5 
       (.I0(\crc_reg[11]_i_8_n_0 ),
        .I1(\crc_reg[11]_i_13_n_0 ),
        .I2(\crc_reg[11]_i_14_n_0 ),
        .I3(\crc_reg[11]_i_15_n_0 ),
        .I4(\cnt_reg_n_0_[0] ),
        .I5(\crc_reg[11]_i_16_n_0 ),
        .O(\crc_reg[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[11]_i_6 
       (.I0(\crc_reg[20]_i_8_n_0 ),
        .I1(p_5_in),
        .I2(\crc_reg[11]_i_17_n_0 ),
        .I3(\crc_reg[11]_i_14_n_0 ),
        .I4(p_11_in),
        .I5(p_37_in),
        .O(\crc_reg[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[11]_i_7 
       (.I0(\crc_reg[11]_i_14_n_0 ),
        .I1(p_4_in67_in),
        .I2(\crc_reg[29]_i_16_n_0 ),
        .I3(\crc_reg[20]_i_7_n_0 ),
        .I4(p_5_in),
        .I5(\crc_reg[22]_i_7_n_0 ),
        .O(\crc_reg[11]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[11]_i_8 
       (.I0(p_3_in),
        .I1(p_1_in457_in),
        .O(\crc_reg[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \crc_reg[11]_i_9 
       (.I0(\crc_reg[29]_i_11_n_0 ),
        .I1(\crc_reg[11]_i_14_n_0 ),
        .I2(\crc_reg[11]_i_18_n_0 ),
        .I3(\crc_reg[11]_i_19_n_0 ),
        .I4(p_30_in495_in),
        .I5(\crc_reg[11]_i_8_n_0 ),
        .O(\crc_reg[11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF5454FF54)) 
    \crc_reg[12]_i_1 
       (.I0(\crc_reg[12]_i_2_n_0 ),
        .I1(\crc_reg[12]_i_3_n_0 ),
        .I2(\crc_reg[12]_i_4_n_0 ),
        .I3(\crc_reg[12]_i_5_n_0 ),
        .I4(\crc_reg[12]_i_6_n_0 ),
        .I5(\crc_reg[30]_i_3_n_0 ),
        .O(crc_reg[12]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[12]_i_10 
       (.I0(\crc_reg[12]_i_15_n_0 ),
        .I1(\crc_reg[12]_i_14_n_0 ),
        .I2(\crc_reg[12]_i_9_n_0 ),
        .I3(\crc_reg[23]_i_14_n_0 ),
        .I4(\crc_reg[20]_i_12_n_0 ),
        .I5(\crc_reg[23]_i_13_n_0 ),
        .O(\crc_reg[12]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[12]_i_11 
       (.I0(p_2_in11_in),
        .I1(p_1_in459_in),
        .I2(\crc_reg[27]_i_12_n_0 ),
        .I3(\crc_reg[24]_i_13_n_0 ),
        .I4(\crc_reg[0]_i_10_n_0 ),
        .I5(\crc_reg[12]_i_9_n_0 ),
        .O(\crc_reg[12]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[12]_i_12 
       (.I0(p_2_in11_in),
        .I1(p_1_in459_in),
        .I2(\crc_reg[12]_i_9_n_0 ),
        .I3(\crc_reg[28]_i_14_n_0 ),
        .I4(\crc_reg[12]_i_20_n_0 ),
        .I5(\crc_reg[0]_i_5_n_0 ),
        .O(\crc_reg[12]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[12]_i_13 
       (.I0(\crc_reg[23]_i_13_n_0 ),
        .I1(\crc_reg[20]_i_12_n_0 ),
        .I2(\crc_reg[23]_i_14_n_0 ),
        .I3(\crc_reg[12]_i_21_n_0 ),
        .I4(p_5_in),
        .I5(\crc_reg_reg_n_0_[30] ),
        .O(\crc_reg[12]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCA5FFFF33A5FF)) 
    \crc_reg[12]_i_14 
       (.I0(txB_dat[26]),
        .I1(txA_dat[26]),
        .I2(txB_dat[29]),
        .I3(\msk_reg_n_0_[0] ),
        .I4(\msk_reg_n_0_[1] ),
        .I5(txA_dat[29]),
        .O(\crc_reg[12]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[12]_i_15 
       (.I0(p_2_in11_in),
        .I1(p_1_in459_in),
        .O(\crc_reg[12]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[12]_i_16 
       (.I0(\crc_reg[12]_i_15_n_0 ),
        .I1(\crc_reg[12]_i_9_n_0 ),
        .I2(\crc_reg[12]_i_22_n_0 ),
        .I3(\crc_reg[12]_i_23_n_0 ),
        .I4(p_37_in389_in),
        .I5(p_4_in392_in),
        .O(\crc_reg[12]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAEEAEAAEEAAEAEEA)) 
    \crc_reg[12]_i_17 
       (.I0(state[0]),
        .I1(\crc_reg[29]_i_11_n_0 ),
        .I2(\crc_reg[12]_i_9_n_0 ),
        .I3(\crc_reg[12]_i_24_n_0 ),
        .I4(\crc_reg[12]_i_25_n_0 ),
        .I5(\crc_reg[12]_i_15_n_0 ),
        .O(\crc_reg[12]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h7DD7D77DD77D7DD7)) 
    \crc_reg[12]_i_18 
       (.I0(txA_rdy_INST_0_i_13_n_0),
        .I1(\crc_reg[12]_i_9_n_0 ),
        .I2(\crc_reg[12]_i_26_n_0 ),
        .I3(p_15_in271_in),
        .I4(p_13_in269_in),
        .I5(\crc_reg[12]_i_15_n_0 ),
        .O(\crc_reg[12]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h4004044004404004)) 
    \crc_reg[12]_i_19 
       (.I0(\cnt_reg_n_0_[0] ),
        .I1(\cnt_reg_n_0_[1] ),
        .I2(\crc_reg[12]_i_27_n_0 ),
        .I3(\crc_reg[12]_i_9_n_0 ),
        .I4(p_1_in459_in),
        .I5(p_2_in11_in),
        .O(\crc_reg[12]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \crc_reg[12]_i_2 
       (.I0(p_1_in459_in),
        .I1(state[0]),
        .I2(state[1]),
        .O(\crc_reg[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAC3FFFF55C3FF)) 
    \crc_reg[12]_i_20 
       (.I0(txA_dat[14]),
        .I1(txB_dat[14]),
        .I2(txB_dat[11]),
        .I3(\msk_reg_n_0_[0] ),
        .I4(\msk_reg_n_0_[1] ),
        .I5(txA_dat[11]),
        .O(\crc_reg[12]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \crc_reg[12]_i_21 
       (.I0(p_6_in),
        .I1(p_3_in),
        .I2(p_5_in6_in),
        .O(\crc_reg[12]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[12]_i_22 
       (.I0(p_15_in401_in),
        .I1(p_7_in395_in),
        .O(\crc_reg[12]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[12]_i_23 
       (.I0(p_13_in399_in),
        .I1(p_0_in388_in),
        .O(\crc_reg[12]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[12]_i_24 
       (.I0(p_5_in500_in),
        .I1(p_0_in494_in),
        .I2(p_30_in495_in),
        .I3(p_2_in497_in),
        .O(\crc_reg[12]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[12]_i_25 
       (.I0(p_11_in503_in),
        .I1(p_13_in505_in),
        .O(\crc_reg[12]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[12]_i_26 
       (.I0(p_7_in265_in),
        .I1(p_4_in262_in),
        .I2(p_37_in259_in),
        .I3(p_0_in258_in),
        .O(\crc_reg[12]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[12]_i_27 
       (.I0(p_13_in334_in),
        .I1(p_15_in336_in),
        .I2(p_0_in323_in),
        .I3(p_4_in327_in),
        .I4(p_37_in324_in),
        .I5(p_7_in330_in),
        .O(\crc_reg[12]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hEBBEBEEBAAAAAAAA)) 
    \crc_reg[12]_i_3 
       (.I0(state[0]),
        .I1(\crc_reg[12]_i_7_n_0 ),
        .I2(\crc_reg[22]_i_7_n_0 ),
        .I3(\crc_reg[12]_i_8_n_0 ),
        .I4(\crc_reg[12]_i_9_n_0 ),
        .I5(\crc_reg[29]_i_11_n_0 ),
        .O(\crc_reg[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55330F00)) 
    \crc_reg[12]_i_4 
       (.I0(\crc_reg[12]_i_10_n_0 ),
        .I1(\crc_reg[12]_i_11_n_0 ),
        .I2(\crc_reg[12]_i_12_n_0 ),
        .I3(\cnt_reg_n_0_[0] ),
        .I4(\cnt_reg_n_0_[1] ),
        .O(\crc_reg[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF75757F757F7F757)) 
    \crc_reg[12]_i_5 
       (.I0(state[0]),
        .I1(\crc_reg[12]_i_11_n_0 ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\crc_reg[12]_i_13_n_0 ),
        .I4(\crc_reg[12]_i_14_n_0 ),
        .I5(\crc_reg[12]_i_15_n_0 ),
        .O(\crc_reg[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAEFAAAA)) 
    \crc_reg[12]_i_6 
       (.I0(state[1]),
        .I1(\crc_reg[12]_i_16_n_0 ),
        .I2(txA_rdy_INST_0_i_23_n_0),
        .I3(\crc_reg[12]_i_17_n_0 ),
        .I4(\crc_reg[12]_i_18_n_0 ),
        .I5(\crc_reg[12]_i_19_n_0 ),
        .O(\crc_reg[12]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hC7F7)) 
    \crc_reg[12]_i_7 
       (.I0(txA_dat[6]),
        .I1(\msk_reg_n_0_[1] ),
        .I2(\msk_reg_n_0_[0] ),
        .I3(txB_dat[6]),
        .O(\crc_reg[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[12]_i_8 
       (.I0(p_2_in11_in),
        .I1(p_1_in459_in),
        .I2(p_15_in76_in),
        .I3(p_7_in70_in),
        .I4(\crc_reg[20]_i_7_n_0 ),
        .I5(p_0_in64_in),
        .O(\crc_reg[12]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \crc_reg[12]_i_9 
       (.I0(\crc_reg_reg_n_0_[30] ),
        .I1(p_5_in),
        .I2(p_6_in),
        .I3(p_3_in),
        .I4(p_5_in6_in),
        .O(\crc_reg[12]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFF50FF50FFFFFF54)) 
    \crc_reg[13]_i_1 
       (.I0(\crc_reg[13]_i_2_n_0 ),
        .I1(\cnt_reg_n_0_[1] ),
        .I2(\crc_reg[13]_i_3_n_0 ),
        .I3(\crc_reg[13]_i_4_n_0 ),
        .I4(\crc_reg[23]_i_5_n_0 ),
        .I5(\crc_reg[13]_i_5_n_0 ),
        .O(crc_reg[13]));
  LUT6 #(
    .INIT(64'h69969669FFFFFFFF)) 
    \crc_reg[13]_i_10 
       (.I0(\crc_reg[13]_i_17_n_0 ),
        .I1(\crc_reg[13]_i_20_n_0 ),
        .I2(\crc_reg[13]_i_21_n_0 ),
        .I3(\crc_reg[13]_i_22_n_0 ),
        .I4(p_6_in),
        .I5(txA_rdy_INST_0_i_13_n_0),
        .O(\crc_reg[13]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \crc_reg[13]_i_11 
       (.I0(\crc_reg[29]_i_11_n_0 ),
        .I1(\crc_reg[13]_i_23_n_0 ),
        .I2(\crc_reg[13]_i_24_n_0 ),
        .I3(\crc_reg[13]_i_25_n_0 ),
        .I4(p_13_in505_in),
        .I5(\crc_reg[13]_i_17_n_0 ),
        .O(\crc_reg[13]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h2882822882282882)) 
    \crc_reg[13]_i_12 
       (.I0(txA_rdy_INST_0_i_23_n_0),
        .I1(\crc_reg[13]_i_20_n_0 ),
        .I2(p_7_in395_in),
        .I3(p_6_in),
        .I4(\crc_reg[13]_i_26_n_0 ),
        .I5(\crc_reg[13]_i_27_n_0 ),
        .O(\crc_reg[13]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[13]_i_13 
       (.I0(p_6_in),
        .I1(\crc_reg[13]_i_20_n_0 ),
        .I2(\crc_reg[25]_i_7_n_0 ),
        .I3(p_2_in197_in),
        .I4(\crc_reg[28]_i_13_n_0 ),
        .I5(\crc_reg[29]_i_15_n_0 ),
        .O(\crc_reg[13]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[13]_i_14 
       (.I0(\crc_reg[12]_i_14_n_0 ),
        .I1(p_0_in137_in),
        .I2(\data_reg[24]_i_1_n_0 ),
        .I3(\crc_reg[23]_i_13_n_0 ),
        .I4(p_6_in),
        .I5(\crc_reg[13]_i_20_n_0 ),
        .O(\crc_reg[13]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    \crc_reg[13]_i_15 
       (.I0(p_6_in),
        .I1(p_2_in11_in),
        .I2(p_0_in5_in),
        .I3(p_5_in6_in),
        .I4(p_4_in8_in),
        .O(\crc_reg[13]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAC3FFFF55C3FF)) 
    \crc_reg[13]_i_16 
       (.I0(txA_dat[2]),
        .I1(txB_dat[2]),
        .I2(txB_dat[5]),
        .I3(\msk_reg_n_0_[0] ),
        .I4(\msk_reg_n_0_[1] ),
        .I5(txA_dat[5]),
        .O(\crc_reg[13]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[13]_i_17 
       (.I0(p_1_in460_in),
        .I1(\crc_reg_reg_n_0_[30] ),
        .O(\crc_reg[13]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[13]_i_18 
       (.I0(p_2_in11_in),
        .I1(p_0_in5_in),
        .I2(p_5_in6_in),
        .I3(p_4_in8_in),
        .I4(p_4_in327_in),
        .I5(p_6_in),
        .O(\crc_reg[13]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[13]_i_19 
       (.I0(p_11_in332_in),
        .I1(p_7_in330_in),
        .O(\crc_reg[13]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \crc_reg[13]_i_2 
       (.I0(p_1_in460_in),
        .I1(state[0]),
        .I2(state[1]),
        .O(\crc_reg[13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[13]_i_20 
       (.I0(p_2_in11_in),
        .I1(p_0_in5_in),
        .I2(p_5_in6_in),
        .I3(p_4_in8_in),
        .O(\crc_reg[13]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[13]_i_21 
       (.I0(\data_reg_reg_n_0_[24] ),
        .I1(p_11_in267_in),
        .I2(p_7_in265_in),
        .I3(p_4_in262_in),
        .O(\crc_reg[13]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[13]_i_22 
       (.I0(p_0_in258_in),
        .I1(p_15_in271_in),
        .O(\crc_reg[13]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[13]_i_23 
       (.I0(p_2_in11_in),
        .I1(p_0_in5_in),
        .I2(p_5_in6_in),
        .I3(p_4_in8_in),
        .I4(p_2_in497_in),
        .I5(p_6_in),
        .O(\crc_reg[13]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[13]_i_24 
       (.I0(\data_reg_reg_n_0_[0] ),
        .I1(p_0_in494_in),
        .O(\crc_reg[13]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[13]_i_25 
       (.I0(p_5_in500_in),
        .I1(p_9_in),
        .O(\crc_reg[13]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \crc_reg[13]_i_26 
       (.I0(p_15_in401_in),
        .I1(p_0_in388_in),
        .I2(p_4_in392_in),
        .O(\crc_reg[13]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[13]_i_27 
       (.I0(p_11_in397_in),
        .I1(\data_reg_reg_n_0_[8] ),
        .I2(p_1_in460_in),
        .I3(\crc_reg_reg_n_0_[30] ),
        .O(\crc_reg[13]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hBAAAAABABBABABBB)) 
    \crc_reg[13]_i_3 
       (.I0(state[0]),
        .I1(\cnt_reg_n_0_[1] ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\crc_reg[13]_i_6_n_0 ),
        .I4(\crc_reg[13]_i_7_n_0 ),
        .I5(\crc_reg[13]_i_8_n_0 ),
        .O(\crc_reg[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEFAAAAAAAA)) 
    \crc_reg[13]_i_4 
       (.I0(\crc_reg[30]_i_3_n_0 ),
        .I1(\crc_reg[13]_i_9_n_0 ),
        .I2(\crc_reg[13]_i_10_n_0 ),
        .I3(\crc_reg[13]_i_11_n_0 ),
        .I4(\crc_reg[13]_i_12_n_0 ),
        .I5(\crc_reg[29]_i_13_n_0 ),
        .O(\crc_reg[13]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h66699969)) 
    \crc_reg[13]_i_5 
       (.I0(p_1_in460_in),
        .I1(\crc_reg_reg_n_0_[30] ),
        .I2(\crc_reg[13]_i_13_n_0 ),
        .I3(\cnt_reg_n_0_[0] ),
        .I4(\crc_reg[13]_i_14_n_0 ),
        .O(\crc_reg[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[13]_i_6 
       (.I0(p_11_in),
        .I1(\state[3]_i_22_n_0 ),
        .I2(\state[3]_i_21_n_0 ),
        .I3(\crc_reg_reg_n_0_[30] ),
        .I4(p_1_in460_in),
        .I5(\crc_reg[4]_i_7_n_0 ),
        .O(\crc_reg[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[13]_i_7 
       (.I0(p_2_in11_in),
        .I1(p_0_in5_in),
        .I2(p_5_in6_in),
        .I3(p_4_in8_in),
        .I4(\crc_reg[27]_i_21_n_0 ),
        .I5(p_6_in),
        .O(\crc_reg[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[13]_i_8 
       (.I0(\crc_reg[13]_i_15_n_0 ),
        .I1(p_0_in64_in),
        .I2(\crc_reg[29]_i_16_n_0 ),
        .I3(\crc_reg[13]_i_16_n_0 ),
        .I4(\crc_reg[27]_i_24_n_0 ),
        .I5(\crc_reg[13]_i_17_n_0 ),
        .O(\crc_reg[13]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \crc_reg[13]_i_9 
       (.I0(txA_rdy_INST_0_i_20_n_0),
        .I1(\crc_reg[13]_i_18_n_0 ),
        .I2(\crc_reg[14]_i_19_n_0 ),
        .I3(\crc_reg[13]_i_19_n_0 ),
        .I4(p_15_in336_in),
        .I5(\crc_reg[13]_i_17_n_0 ),
        .O(\crc_reg[13]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFF50FF50FFFFFF54)) 
    \crc_reg[14]_i_1 
       (.I0(\crc_reg[14]_i_2_n_0 ),
        .I1(\cnt_reg_n_0_[1] ),
        .I2(\crc_reg[14]_i_3_n_0 ),
        .I3(\crc_reg[14]_i_4_n_0 ),
        .I4(\crc_reg[23]_i_5_n_0 ),
        .I5(\crc_reg_reg[14]_i_5_n_0 ),
        .O(crc_reg[14]));
  LUT6 #(
    .INIT(64'h96696996FFFFFFFF)) 
    \crc_reg[14]_i_10 
       (.I0(p_13_in334_in),
        .I1(p_7_in330_in),
        .I2(\crc_reg[14]_i_19_n_0 ),
        .I3(\crc_reg[14]_i_20_n_0 ),
        .I4(\crc_reg[14]_i_16_n_0 ),
        .I5(txA_rdy_INST_0_i_20_n_0),
        .O(\crc_reg[14]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \crc_reg[14]_i_11 
       (.I0(\crc_reg[29]_i_11_n_0 ),
        .I1(p_4_in8_in),
        .I2(\crc_reg[18]_i_14_n_0 ),
        .I3(p_3_in),
        .I4(\crc_reg[14]_i_21_n_0 ),
        .I5(p_11_in503_in),
        .O(\crc_reg[14]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \crc_reg[14]_i_12 
       (.I0(txA_rdy_INST_0_i_23_n_0),
        .I1(\crc_reg[14]_i_17_n_0 ),
        .I2(\crc_reg[14]_i_22_n_0 ),
        .I3(\crc_reg[14]_i_16_n_0 ),
        .I4(\crc_reg[29]_i_21_n_0 ),
        .I5(p_7_in395_in),
        .O(\crc_reg[14]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[14]_i_13 
       (.I0(\crc_reg[4]_i_10_n_0 ),
        .I1(\crc_reg[14]_i_16_n_0 ),
        .I2(\data_reg[16]_i_1_n_0 ),
        .I3(\crc_reg[26]_i_11_n_0 ),
        .I4(\crc_reg[14]_i_7_n_0 ),
        .I5(\crc_reg[25]_i_7_n_0 ),
        .O(\crc_reg[14]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[14]_i_14 
       (.I0(\crc_reg[20]_i_12_n_0 ),
        .I1(\crc_reg[14]_i_16_n_0 ),
        .I2(\crc_reg[0]_i_11_n_0 ),
        .I3(\crc_reg[14]_i_23_n_0 ),
        .I4(\data_reg[24]_i_1_n_0 ),
        .I5(\crc_reg[14]_i_7_n_0 ),
        .O(\crc_reg[14]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCA5FFFF33A5FF)) 
    \crc_reg[14]_i_15 
       (.I0(txB_dat[13]),
        .I1(txA_dat[13]),
        .I2(txB_dat[11]),
        .I3(\msk_reg_n_0_[0] ),
        .I4(\msk_reg_n_0_[1] ),
        .I5(txA_dat[11]),
        .O(\crc_reg[14]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[14]_i_16 
       (.I0(p_0_in5_in),
        .I1(p_1_in462_in),
        .O(\crc_reg[14]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \crc_reg[14]_i_17 
       (.I0(p_5_in6_in),
        .I1(\crc_reg_reg_n_0_[30] ),
        .I2(p_4_in8_in),
        .O(\crc_reg[14]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[14]_i_18 
       (.I0(p_7_in265_in),
        .I1(p_0_in258_in),
        .I2(\data_reg_reg_n_0_[24] ),
        .I3(p_3_in),
        .O(\crc_reg[14]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[14]_i_19 
       (.I0(\data_reg_reg_n_0_[16] ),
        .I1(p_0_in323_in),
        .O(\crc_reg[14]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \crc_reg[14]_i_2 
       (.I0(p_1_in462_in),
        .I1(state[0]),
        .I2(state[1]),
        .O(\crc_reg[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    \crc_reg[14]_i_20 
       (.I0(p_5_in6_in),
        .I1(\crc_reg_reg_n_0_[30] ),
        .I2(p_4_in8_in),
        .I3(p_11_in332_in),
        .I4(p_3_in),
        .O(\crc_reg[14]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[14]_i_21 
       (.I0(p_0_in5_in),
        .I1(p_1_in462_in),
        .I2(p_5_in500_in),
        .I3(p_9_in),
        .I4(\data_reg_reg_n_0_[0] ),
        .I5(p_0_in494_in),
        .O(\crc_reg[14]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \crc_reg[14]_i_22 
       (.I0(p_13_in399_in),
        .I1(p_0_in388_in),
        .I2(p_3_in),
        .O(\crc_reg[14]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAC3FFFF55C3FF)) 
    \crc_reg[14]_i_23 
       (.I0(txA_dat[28]),
        .I1(txB_dat[28]),
        .I2(txB_dat[29]),
        .I3(\msk_reg_n_0_[0] ),
        .I4(\msk_reg_n_0_[1] ),
        .I5(txA_dat[29]),
        .O(\crc_reg[14]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAAEAEEA)) 
    \crc_reg[14]_i_3 
       (.I0(\crc_reg[14]_i_6_n_0 ),
        .I1(\crc_reg[29]_i_11_n_0 ),
        .I2(\crc_reg[20]_i_7_n_0 ),
        .I3(\crc_reg[14]_i_7_n_0 ),
        .I4(\crc_reg[14]_i_8_n_0 ),
        .I5(state[0]),
        .O(\crc_reg[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEFAAAAAAAA)) 
    \crc_reg[14]_i_4 
       (.I0(\crc_reg[30]_i_3_n_0 ),
        .I1(\crc_reg[14]_i_9_n_0 ),
        .I2(\crc_reg[14]_i_10_n_0 ),
        .I3(\crc_reg[14]_i_11_n_0 ),
        .I4(\crc_reg[14]_i_12_n_0 ),
        .I5(\crc_reg[29]_i_13_n_0 ),
        .O(\crc_reg[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2882822882282882)) 
    \crc_reg[14]_i_6 
       (.I0(txA_rdy_INST_0_i_23_n_0),
        .I1(\crc_reg[14]_i_7_n_0 ),
        .I2(\crc_reg[14]_i_15_n_0 ),
        .I3(\crc_reg[29]_i_18_n_0 ),
        .I4(\state[3]_i_21_n_0 ),
        .I5(\crc_reg[14]_i_16_n_0 ),
        .O(\crc_reg[14]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \crc_reg[14]_i_7 
       (.I0(\crc_reg_reg_n_0_[30] ),
        .I1(p_5_in6_in),
        .I2(p_4_in8_in),
        .I3(p_3_in),
        .O(\crc_reg[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[14]_i_8 
       (.I0(p_0_in5_in),
        .I1(p_1_in462_in),
        .I2(\state[3]_i_20_n_0 ),
        .I3(p_0_in64_in),
        .I4(p_7_in70_in),
        .I5(p_11_in72_in),
        .O(\crc_reg[14]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h2882822882282882)) 
    \crc_reg[14]_i_9 
       (.I0(txA_rdy_INST_0_i_13_n_0),
        .I1(\crc_reg[14]_i_17_n_0 ),
        .I2(\crc_reg[14]_i_18_n_0 ),
        .I3(p_11_in267_in),
        .I4(p_13_in269_in),
        .I5(\crc_reg[14]_i_16_n_0 ),
        .O(\crc_reg[14]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC5C505C5)) 
    \crc_reg[15]_i_1 
       (.I0(\crc_reg[15]_i_2_n_0 ),
        .I1(\crc_reg[15]_i_3_n_0 ),
        .I2(state[1]),
        .I3(state[0]),
        .I4(p_1_in463_in),
        .I5(\crc_reg[30]_i_3_n_0 ),
        .O(crc_reg[15]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \crc_reg[15]_i_10 
       (.I0(p_3_in),
        .I1(p_2_in11_in),
        .I2(p_4_in8_in),
        .O(\crc_reg[15]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hC7F7)) 
    \crc_reg[15]_i_11 
       (.I0(txA_dat[18]),
        .I1(\msk_reg_n_0_[1] ),
        .I2(\msk_reg_n_0_[0] ),
        .I3(txB_dat[18]),
        .O(\crc_reg[15]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[15]_i_12 
       (.I0(p_3_in),
        .I1(p_2_in11_in),
        .I2(p_0_in5_in),
        .I3(p_1_in463_in),
        .O(\crc_reg[15]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \crc_reg[15]_i_13 
       (.I0(p_1_in463_in),
        .I1(p_0_in5_in),
        .I2(p_13_in399_in),
        .O(\crc_reg[15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[15]_i_14 
       (.I0(p_3_in),
        .I1(p_2_in11_in),
        .I2(p_4_in8_in),
        .I3(\data_reg_reg_n_0_[8] ),
        .I4(p_11_in397_in),
        .I5(p_15_in401_in),
        .O(\crc_reg[15]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[15]_i_15 
       (.I0(p_11_in503_in),
        .I1(p_13_in505_in),
        .I2(p_1_in463_in),
        .I3(p_0_in5_in),
        .O(\crc_reg[15]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \crc_reg[15]_i_16 
       (.I0(\data_reg_reg_n_0_[0] ),
        .I1(p_9_in),
        .I2(p_3_in),
        .I3(p_2_in11_in),
        .I4(p_4_in8_in),
        .O(\crc_reg[15]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \crc_reg[15]_i_17 
       (.I0(p_15_in336_in),
        .I1(p_13_in334_in),
        .I2(p_1_in463_in),
        .I3(p_0_in5_in),
        .O(\crc_reg[15]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \crc_reg[15]_i_18 
       (.I0(\data_reg_reg_n_0_[16] ),
        .I1(p_11_in332_in),
        .I2(p_3_in),
        .I3(p_2_in11_in),
        .I4(p_4_in8_in),
        .O(\crc_reg[15]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \crc_reg[15]_i_19 
       (.I0(p_15_in271_in),
        .I1(p_13_in269_in),
        .I2(p_11_in267_in),
        .I3(p_4_in8_in),
        .O(\crc_reg[15]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    \crc_reg[15]_i_2 
       (.I0(\crc_reg[15]_i_4_n_0 ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\crc_reg[15]_i_5_n_0 ),
        .I3(state[0]),
        .I4(\crc_reg[15]_i_6_n_0 ),
        .I5(\crc_reg[15]_i_7_n_0 ),
        .O(\crc_reg[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \crc_reg[15]_i_20 
       (.I0(\data_reg_reg_n_0_[24] ),
        .I1(p_3_in),
        .I2(p_2_in11_in),
        .I3(p_0_in5_in),
        .I4(p_1_in463_in),
        .O(\crc_reg[15]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAC3FFFF55C3FF)) 
    \crc_reg[15]_i_21 
       (.I0(txA_dat[2]),
        .I1(txB_dat[2]),
        .I2(txB_dat[3]),
        .I3(\msk_reg_n_0_[0] ),
        .I4(\msk_reg_n_0_[1] ),
        .I5(txA_dat[3]),
        .O(\crc_reg[15]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[15]_i_22 
       (.I0(p_1_in463_in),
        .I1(p_0_in5_in),
        .O(\crc_reg[15]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCA5FFFF33A5FF)) 
    \crc_reg[15]_i_23 
       (.I0(txB_dat[0]),
        .I1(txA_dat[0]),
        .I2(txB_dat[4]),
        .I3(\msk_reg_n_0_[0] ),
        .I4(\msk_reg_n_0_[1] ),
        .I5(txA_dat[4]),
        .O(\crc_reg[15]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hF5F0F3F0F5FFF3F0)) 
    \crc_reg[15]_i_3 
       (.I0(\crc_reg[15]_i_4_n_0 ),
        .I1(\crc_reg[15]_i_5_n_0 ),
        .I2(\crc_reg[15]_i_8_n_0 ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(\cnt_reg_n_0_[0] ),
        .I5(\crc_reg[15]_i_9_n_0 ),
        .O(\crc_reg[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[15]_i_4 
       (.I0(\crc_reg[5]_i_9_n_0 ),
        .I1(\data_reg[24]_i_1_n_0 ),
        .I2(p_0_in5_in),
        .I3(p_1_in463_in),
        .I4(\crc_reg[15]_i_10_n_0 ),
        .I5(\crc_reg[5]_i_8_n_0 ),
        .O(\crc_reg[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \crc_reg[15]_i_5 
       (.I0(\crc_reg[26]_i_11_n_0 ),
        .I1(\data_reg[16]_i_1_n_0 ),
        .I2(p_4_in8_in),
        .I3(\crc_reg[15]_i_11_n_0 ),
        .I4(\crc_reg[15]_i_12_n_0 ),
        .O(\crc_reg[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6666FFFF0FF0)) 
    \crc_reg[15]_i_6 
       (.I0(\crc_reg[15]_i_13_n_0 ),
        .I1(\crc_reg[15]_i_14_n_0 ),
        .I2(\crc_reg[15]_i_15_n_0 ),
        .I3(\crc_reg[15]_i_16_n_0 ),
        .I4(\cnt_reg_n_0_[1] ),
        .I5(\cnt_reg_n_0_[0] ),
        .O(\crc_reg[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF00F000099990000)) 
    \crc_reg[15]_i_7 
       (.I0(\crc_reg[15]_i_17_n_0 ),
        .I1(\crc_reg[15]_i_18_n_0 ),
        .I2(\crc_reg[15]_i_19_n_0 ),
        .I3(\crc_reg[15]_i_20_n_0 ),
        .I4(\cnt_reg_n_0_[1] ),
        .I5(\cnt_reg_n_0_[0] ),
        .O(\crc_reg[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hEBBEBEEBAAAAAAAA)) 
    \crc_reg[15]_i_8 
       (.I0(state[0]),
        .I1(\crc_reg[15]_i_21_n_0 ),
        .I2(\crc_reg[15]_i_10_n_0 ),
        .I3(\crc_reg[15]_i_22_n_0 ),
        .I4(\crc_reg[15]_i_23_n_0 ),
        .I5(\crc_reg[29]_i_11_n_0 ),
        .O(\crc_reg[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[15]_i_9 
       (.I0(\crc_reg[15]_i_10_n_0 ),
        .I1(p_15_in),
        .I2(\crc_reg[20]_i_8_n_0 ),
        .I3(p_11_in),
        .I4(\state[3]_i_21_n_0 ),
        .I5(\crc_reg[15]_i_22_n_0 ),
        .O(\crc_reg[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFAF0FCF0FAFFFCF0)) 
    \crc_reg[16]_i_1 
       (.I0(p_1_in465_in),
        .I1(\crc_reg[16]_i_2_n_0 ),
        .I2(\crc_reg[16]_i_3_n_0 ),
        .I3(state[1]),
        .I4(state[0]),
        .I5(\crc_reg_reg[16]_i_4_n_0 ),
        .O(crc_reg[16]));
  LUT6 #(
    .INIT(64'h69969669FFFFFFFF)) 
    \crc_reg[16]_i_10 
       (.I0(p_13_in399_in),
        .I1(\crc_reg[16]_i_13_n_0 ),
        .I2(\crc_reg[16]_i_14_n_0 ),
        .I3(p_37_in389_in),
        .I4(p_15_in401_in),
        .I5(txA_rdy_INST_0_i_23_n_0),
        .O(\crc_reg[16]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \crc_reg[16]_i_11 
       (.I0(\crc_reg[29]_i_11_n_0 ),
        .I1(\crc_reg[16]_i_14_n_0 ),
        .I2(p_13_in505_in),
        .I3(p_11_in503_in),
        .I4(p_30_in495_in),
        .I5(\crc_reg[16]_i_13_n_0 ),
        .O(\crc_reg[16]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \crc_reg[16]_i_12 
       (.I0(txA_rdy_INST_0_i_13_n_0),
        .I1(\crc_reg[16]_i_14_n_0 ),
        .I2(p_15_in271_in),
        .I3(p_37_in259_in),
        .I4(\crc_reg[16]_i_13_n_0 ),
        .I5(p_13_in269_in),
        .O(\crc_reg[16]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[16]_i_13 
       (.I0(p_2_in11_in),
        .I1(p_1_in465_in),
        .O(\crc_reg[16]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[16]_i_14 
       (.I0(p_3_in),
        .I1(p_5_in),
        .O(\crc_reg[16]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h50305F30503F5F3F)) 
    \crc_reg[16]_i_2 
       (.I0(\crc_reg[16]_i_5_n_0 ),
        .I1(\crc_reg[16]_i_6_n_0 ),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\cnt_reg_n_0_[0] ),
        .I4(\crc_reg[16]_i_7_n_0 ),
        .I5(\crc_reg[16]_i_8_n_0 ),
        .O(\crc_reg[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEFAAAAAAAA)) 
    \crc_reg[16]_i_3 
       (.I0(\crc_reg[30]_i_3_n_0 ),
        .I1(\crc_reg[16]_i_9_n_0 ),
        .I2(\crc_reg[16]_i_10_n_0 ),
        .I3(\crc_reg[16]_i_11_n_0 ),
        .I4(\crc_reg[16]_i_12_n_0 ),
        .I5(\crc_reg[29]_i_13_n_0 ),
        .O(\crc_reg[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[16]_i_5 
       (.I0(p_3_in),
        .I1(p_5_in),
        .I2(\crc_reg[20]_i_12_n_0 ),
        .I3(\crc_reg[23]_i_14_n_0 ),
        .I4(\crc_reg[16]_i_13_n_0 ),
        .I5(\crc_reg[5]_i_9_n_0 ),
        .O(\crc_reg[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[16]_i_6 
       (.I0(\crc_reg[27]_i_12_n_0 ),
        .I1(p_5_in),
        .I2(p_3_in),
        .I3(p_1_in465_in),
        .I4(p_2_in11_in),
        .I5(p_2_in194_in),
        .O(\crc_reg[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[16]_i_7 
       (.I0(p_15_in),
        .I1(\crc_reg[20]_i_8_n_0 ),
        .I2(p_3_in),
        .I3(p_5_in),
        .I4(\crc_reg[16]_i_13_n_0 ),
        .I5(p_37_in),
        .O(\crc_reg[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[16]_i_8 
       (.I0(p_15_in76_in),
        .I1(\crc_reg[22]_i_7_n_0 ),
        .I2(\crc_reg[20]_i_7_n_0 ),
        .I3(\crc_reg[16]_i_13_n_0 ),
        .I4(p_3_in),
        .I5(p_5_in),
        .O(\crc_reg[16]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \crc_reg[16]_i_9 
       (.I0(txA_rdy_INST_0_i_20_n_0),
        .I1(\crc_reg[16]_i_14_n_0 ),
        .I2(p_13_in334_in),
        .I3(p_15_in336_in),
        .I4(p_37_in324_in),
        .I5(\crc_reg[16]_i_13_n_0 ),
        .O(\crc_reg[16]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFAF0FCF0FAFFFCF0)) 
    \crc_reg[17]_i_1 
       (.I0(p_1_in466_in),
        .I1(\crc_reg[17]_i_2_n_0 ),
        .I2(\crc_reg[17]_i_3_n_0 ),
        .I3(state[1]),
        .I4(state[0]),
        .I5(\crc_reg_reg[17]_i_4_n_0 ),
        .O(crc_reg[17]));
  LUT6 #(
    .INIT(64'h69969669FFFFFFFF)) 
    \crc_reg[17]_i_10 
       (.I0(p_0_in258_in),
        .I1(p_4_in262_in),
        .I2(p_15_in271_in),
        .I3(\crc_reg[17]_i_14_n_0 ),
        .I4(\crc_reg[17]_i_13_n_0 ),
        .I5(txA_rdy_INST_0_i_13_n_0),
        .O(\crc_reg[17]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \crc_reg[17]_i_11 
       (.I0(\crc_reg[29]_i_11_n_0 ),
        .I1(p_13_in505_in),
        .I2(\crc_reg[17]_i_13_n_0 ),
        .I3(p_0_in494_in),
        .I4(p_2_in497_in),
        .I5(\crc_reg[17]_i_14_n_0 ),
        .O(\crc_reg[17]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \crc_reg[17]_i_12 
       (.I0(txA_rdy_INST_0_i_23_n_0),
        .I1(p_4_in392_in),
        .I2(p_15_in401_in),
        .I3(p_0_in388_in),
        .I4(\crc_reg[17]_i_14_n_0 ),
        .I5(\crc_reg[17]_i_13_n_0 ),
        .O(\crc_reg[17]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[17]_i_13 
       (.I0(\crc_reg_reg_n_0_[30] ),
        .I1(p_1_in466_in),
        .O(\crc_reg[17]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[17]_i_14 
       (.I0(p_2_in11_in),
        .I1(p_6_in),
        .O(\crc_reg[17]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h50305F30503F5F3F)) 
    \crc_reg[17]_i_2 
       (.I0(\crc_reg[17]_i_5_n_0 ),
        .I1(\crc_reg[17]_i_6_n_0 ),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\cnt_reg_n_0_[0] ),
        .I4(\crc_reg[17]_i_7_n_0 ),
        .I5(\crc_reg[17]_i_8_n_0 ),
        .O(\crc_reg[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEFAAAAAAAA)) 
    \crc_reg[17]_i_3 
       (.I0(\crc_reg[30]_i_3_n_0 ),
        .I1(\crc_reg[17]_i_9_n_0 ),
        .I2(\crc_reg[17]_i_10_n_0 ),
        .I3(\crc_reg[17]_i_11_n_0 ),
        .I4(\crc_reg[17]_i_12_n_0 ),
        .I5(\crc_reg[29]_i_13_n_0 ),
        .O(\crc_reg[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[17]_i_5 
       (.I0(p_6_in),
        .I1(p_2_in11_in),
        .I2(\crc_reg[23]_i_13_n_0 ),
        .I3(\crc_reg_reg_n_0_[30] ),
        .I4(p_1_in466_in),
        .I5(\crc_reg[5]_i_9_n_0 ),
        .O(\crc_reg[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[17]_i_6 
       (.I0(p_6_in),
        .I1(p_2_in11_in),
        .I2(p_2_in197_in),
        .I3(\crc_reg_reg_n_0_[30] ),
        .I4(p_1_in466_in),
        .I5(\crc_reg[28]_i_13_n_0 ),
        .O(\crc_reg[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[17]_i_7 
       (.I0(p_1_in466_in),
        .I1(\crc_reg_reg_n_0_[30] ),
        .I2(\state[3]_i_22_n_0 ),
        .I3(\crc_reg[27]_i_21_n_0 ),
        .I4(p_6_in),
        .I5(p_2_in11_in),
        .O(\crc_reg[17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[17]_i_8 
       (.I0(p_4_in67_in),
        .I1(p_0_in64_in),
        .I2(p_15_in76_in),
        .I3(\crc_reg[17]_i_13_n_0 ),
        .I4(p_6_in),
        .I5(p_2_in11_in),
        .O(\crc_reg[17]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \crc_reg[17]_i_9 
       (.I0(txA_rdy_INST_0_i_20_n_0),
        .I1(p_15_in336_in),
        .I2(\crc_reg[17]_i_13_n_0 ),
        .I3(p_0_in323_in),
        .I4(p_4_in327_in),
        .I5(\crc_reg[17]_i_14_n_0 ),
        .O(\crc_reg[17]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hEECCEECFEEFFEECF)) 
    \crc_reg[18]_i_1 
       (.I0(\crc_reg[18]_i_2_n_0 ),
        .I1(\crc_reg[30]_i_3_n_0 ),
        .I2(\crc_reg[18]_i_3_n_0 ),
        .I3(state[1]),
        .I4(state[0]),
        .I5(\crc_reg[18]_i_4_n_0 ),
        .O(crc_reg[18]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[18]_i_10 
       (.I0(\data_reg_reg_n_0_[24] ),
        .I1(p_7_in265_in),
        .I2(\crc_reg[18]_i_14_n_0 ),
        .I3(p_0_in5_in),
        .I4(p_1_in468_in),
        .I5(p_0_in258_in),
        .O(\crc_reg[18]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00553C0000AA3C00)) 
    \crc_reg[18]_i_11 
       (.I0(txA_dat[24]),
        .I1(txB_dat[24]),
        .I2(txB_dat[25]),
        .I3(\msk_reg_n_0_[0] ),
        .I4(\msk_reg_n_0_[1] ),
        .I5(txA_dat[25]),
        .O(\crc_reg[18]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hC7F738083808C7F7)) 
    \crc_reg[18]_i_12 
       (.I0(txB_dat[29]),
        .I1(\msk_reg_n_0_[0] ),
        .I2(\msk_reg_n_0_[1] ),
        .I3(txA_dat[29]),
        .I4(p_1_in468_in),
        .I5(p_0_in5_in),
        .O(\crc_reg[18]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAC3FFFF55C3FF)) 
    \crc_reg[18]_i_13 
       (.I0(txA_dat[16]),
        .I1(txB_dat[16]),
        .I2(txB_dat[21]),
        .I3(\msk_reg_n_0_[0] ),
        .I4(\msk_reg_n_0_[1] ),
        .I5(txA_dat[21]),
        .O(\crc_reg[18]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[18]_i_14 
       (.I0(p_5_in6_in),
        .I1(\crc_reg_reg_n_0_[30] ),
        .O(\crc_reg[18]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h3808C7F7C7F73808)) 
    \crc_reg[18]_i_15 
       (.I0(txB_dat[17]),
        .I1(\msk_reg_n_0_[0] ),
        .I2(\msk_reg_n_0_[1] ),
        .I3(txA_dat[17]),
        .I4(p_1_in468_in),
        .I5(p_0_in5_in),
        .O(\crc_reg[18]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[18]_i_16 
       (.I0(p_0_in5_in),
        .I1(p_1_in468_in),
        .O(\crc_reg[18]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBB8B88)) 
    \crc_reg[18]_i_2 
       (.I0(p_1_in468_in),
        .I1(state[0]),
        .I2(\crc_reg[18]_i_4_n_0 ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(\crc_reg[18]_i_5_n_0 ),
        .I5(\crc_reg[18]_i_6_n_0 ),
        .O(\crc_reg[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFCAF0CA0FCA00CA)) 
    \crc_reg[18]_i_3 
       (.I0(\crc_reg[18]_i_7_n_0 ),
        .I1(\crc_reg[18]_i_8_n_0 ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(\crc_reg[18]_i_9_n_0 ),
        .I5(\crc_reg[18]_i_10_n_0 ),
        .O(\crc_reg[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9F90606F909F6F60)) 
    \crc_reg[18]_i_4 
       (.I0(\crc_reg[18]_i_11_n_0 ),
        .I1(\crc_reg[18]_i_12_n_0 ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\crc_reg[18]_i_13_n_0 ),
        .I4(\crc_reg[18]_i_14_n_0 ),
        .I5(\crc_reg[18]_i_15_n_0 ),
        .O(\crc_reg[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2882822882282882)) 
    \crc_reg[18]_i_5 
       (.I0(\crc_reg[29]_i_11_n_0 ),
        .I1(\state[3]_i_20_n_0 ),
        .I2(\crc_reg[18]_i_16_n_0 ),
        .I3(\crc_reg[18]_i_14_n_0 ),
        .I4(p_7_in70_in),
        .I5(p_0_in64_in),
        .O(\crc_reg[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h2882822882282882)) 
    \crc_reg[18]_i_6 
       (.I0(txA_rdy_INST_0_i_23_n_0),
        .I1(\crc_reg[4]_i_7_n_0 ),
        .I2(\crc_reg[18]_i_16_n_0 ),
        .I3(\crc_reg[18]_i_14_n_0 ),
        .I4(\state[3]_i_21_n_0 ),
        .I5(\state[3]_i_22_n_0 ),
        .O(\crc_reg[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[18]_i_7 
       (.I0(p_0_in5_in),
        .I1(p_1_in468_in),
        .I2(p_5_in500_in),
        .I3(p_0_in494_in),
        .I4(\data_reg_reg_n_0_[0] ),
        .I5(\crc_reg[18]_i_14_n_0 ),
        .O(\crc_reg[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[18]_i_8 
       (.I0(p_0_in5_in),
        .I1(p_1_in468_in),
        .I2(\data_reg_reg_n_0_[8] ),
        .I3(p_0_in388_in),
        .I4(p_7_in395_in),
        .I5(\crc_reg[18]_i_14_n_0 ),
        .O(\crc_reg[18]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[18]_i_9 
       (.I0(p_0_in323_in),
        .I1(\data_reg_reg_n_0_[16] ),
        .I2(p_0_in5_in),
        .I3(p_1_in468_in),
        .I4(\crc_reg[18]_i_14_n_0 ),
        .I5(p_7_in330_in),
        .O(\crc_reg[18]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF004747)) 
    \crc_reg[19]_i_1 
       (.I0(\crc_reg[19]_i_2_n_0 ),
        .I1(state[0]),
        .I2(\crc_reg[19]_i_3_n_0 ),
        .I3(\crc_reg[19]_i_4_n_0 ),
        .I4(state[1]),
        .I5(\crc_reg[30]_i_3_n_0 ),
        .O(crc_reg[19]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \crc_reg[19]_i_10 
       (.I0(p_1_in470_in),
        .I1(p_0_in5_in),
        .I2(p_9_in),
        .I3(\data_reg_reg_n_0_[0] ),
        .I4(p_4_in8_in),
        .O(\crc_reg[19]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h2882822882282882)) 
    \crc_reg[19]_i_11 
       (.I0(\crc_reg[29]_i_11_n_0 ),
        .I1(p_4_in8_in),
        .I2(p_11_in72_in),
        .I3(\state[3]_i_20_n_0 ),
        .I4(p_1_in470_in),
        .I5(p_0_in5_in),
        .O(\crc_reg[19]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h2882822882282882)) 
    \crc_reg[19]_i_12 
       (.I0(txA_rdy_INST_0_i_23_n_0),
        .I1(p_4_in8_in),
        .I2(p_11_in),
        .I3(\state[3]_i_21_n_0 ),
        .I4(p_1_in470_in),
        .I5(p_0_in5_in),
        .O(\crc_reg[19]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h909F9F906F60606F)) 
    \crc_reg[19]_i_2 
       (.I0(p_0_in137_in),
        .I1(\crc_reg[19]_i_5_n_0 ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\crc_reg[19]_i_6_n_0 ),
        .I4(p_0_in202_in),
        .I5(p_4_in8_in),
        .O(\crc_reg[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFC0AFCFA0C0A0)) 
    \crc_reg[19]_i_3 
       (.I0(\crc_reg[19]_i_7_n_0 ),
        .I1(\crc_reg[19]_i_8_n_0 ),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\cnt_reg_n_0_[0] ),
        .I4(\crc_reg[19]_i_9_n_0 ),
        .I5(\crc_reg[19]_i_10_n_0 ),
        .O(\crc_reg[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBB8B88)) 
    \crc_reg[19]_i_4 
       (.I0(p_1_in470_in),
        .I1(state[0]),
        .I2(\crc_reg[19]_i_2_n_0 ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(\crc_reg[19]_i_11_n_0 ),
        .I5(\crc_reg[19]_i_12_n_0 ),
        .O(\crc_reg[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9BDF642064209BDF)) 
    \crc_reg[19]_i_5 
       (.I0(\msk_reg_n_0_[1] ),
        .I1(\msk_reg_n_0_[0] ),
        .I2(txA_dat[24]),
        .I3(txB_dat[24]),
        .I4(p_1_in470_in),
        .I5(p_0_in5_in),
        .O(\crc_reg[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h64209BDF9BDF6420)) 
    \crc_reg[19]_i_6 
       (.I0(\msk_reg_n_0_[1] ),
        .I1(\msk_reg_n_0_[0] ),
        .I2(txA_dat[16]),
        .I3(txB_dat[16]),
        .I4(p_1_in470_in),
        .I5(p_0_in5_in),
        .O(\crc_reg[19]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \crc_reg[19]_i_7 
       (.I0(p_1_in470_in),
        .I1(p_0_in5_in),
        .I2(p_11_in332_in),
        .I3(\data_reg_reg_n_0_[16] ),
        .I4(p_4_in8_in),
        .O(\crc_reg[19]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    \crc_reg[19]_i_8 
       (.I0(p_11_in267_in),
        .I1(p_4_in8_in),
        .I2(p_0_in5_in),
        .I3(p_1_in470_in),
        .I4(\data_reg_reg_n_0_[24] ),
        .O(\crc_reg[19]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    \crc_reg[19]_i_9 
       (.I0(p_11_in397_in),
        .I1(p_4_in8_in),
        .I2(p_0_in5_in),
        .I3(p_1_in470_in),
        .I4(\data_reg_reg_n_0_[8] ),
        .O(\crc_reg[19]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFEAAABBFFFB)) 
    \crc_reg[1]_i_1 
       (.I0(\crc_reg[1]_i_2_n_0 ),
        .I1(state[1]),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(state[0]),
        .I4(\crc_reg[1]_i_3_n_0 ),
        .I5(\crc_reg[1]_i_4_n_0 ),
        .O(crc_reg[1]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[1]_i_10 
       (.I0(p_5_in),
        .I1(p_4_in327_in),
        .I2(p_0_in323_in),
        .I3(p_37_in324_in),
        .I4(\crc_reg[1]_i_8_n_0 ),
        .I5(\data_reg_reg_n_0_[16] ),
        .O(\crc_reg[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[1]_i_11 
       (.I0(p_5_in),
        .I1(p_2_in497_in),
        .I2(p_0_in494_in),
        .I3(p_30_in495_in),
        .I4(\crc_reg[1]_i_8_n_0 ),
        .I5(\data_reg_reg_n_0_[0] ),
        .O(\crc_reg[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[1]_i_12 
       (.I0(p_5_in),
        .I1(p_4_in392_in),
        .I2(p_0_in388_in),
        .I3(p_37_in389_in),
        .I4(\crc_reg[1]_i_8_n_0 ),
        .I5(\data_reg_reg_n_0_[8] ),
        .O(\crc_reg[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFAF8FAFAFAF8FAF8)) 
    \crc_reg[1]_i_2 
       (.I0(state[1]),
        .I1(\crc_reg[1]_i_5_n_0 ),
        .I2(\crc_reg[30]_i_3_n_0 ),
        .I3(state[0]),
        .I4(\crc_reg[1]_i_6_n_0 ),
        .I5(\crc_reg[29]_i_11_n_0 ),
        .O(\crc_reg[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9F90606F909F6F60)) 
    \crc_reg[1]_i_3 
       (.I0(\crc_reg[1]_i_7_n_0 ),
        .I1(\data_reg[24]_i_1_n_0 ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\crc_reg[23]_i_12_n_0 ),
        .I4(\crc_reg[1]_i_8_n_0 ),
        .I5(\data_reg[16]_i_1_n_0 ),
        .O(\crc_reg[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5533000F5533FF0F)) 
    \crc_reg[1]_i_4 
       (.I0(\crc_reg[1]_i_9_n_0 ),
        .I1(\crc_reg[1]_i_10_n_0 ),
        .I2(\crc_reg[1]_i_11_n_0 ),
        .I3(\cnt_reg_n_0_[0] ),
        .I4(\cnt_reg_n_0_[1] ),
        .I5(\crc_reg[1]_i_12_n_0 ),
        .O(\crc_reg[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2882822882282882)) 
    \crc_reg[1]_i_5 
       (.I0(txA_rdy_INST_0_i_23_n_0),
        .I1(\state[3]_i_21_n_0 ),
        .I2(\crc_reg[1]_i_8_n_0 ),
        .I3(\crc_reg[0]_i_5_n_0 ),
        .I4(\data_reg[14]_i_1_n_0 ),
        .I5(p_5_in),
        .O(\crc_reg[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[1]_i_6 
       (.I0(p_0_in64_in),
        .I1(p_4_in67_in),
        .I2(p_5_in),
        .I3(\crc_reg[22]_i_7_n_0 ),
        .I4(\crc_reg[1]_i_8_n_0 ),
        .I5(\state[3]_i_20_n_0 ),
        .O(\crc_reg[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hC7F738083808C7F7)) 
    \crc_reg[1]_i_7 
       (.I0(txA_dat[31]),
        .I1(\msk_reg_n_0_[1] ),
        .I2(\msk_reg_n_0_[0] ),
        .I3(txB_dat[31]),
        .I4(p_5_in),
        .I5(\crc_reg[23]_i_13_n_0 ),
        .O(\crc_reg[1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \crc_reg[1]_i_8 
       (.I0(\crc_reg_reg_n_0_[30] ),
        .I1(p_6_in),
        .I2(p_0_in5_in),
        .O(\crc_reg[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[1]_i_9 
       (.I0(p_5_in),
        .I1(p_4_in262_in),
        .I2(p_0_in258_in),
        .I3(p_37_in259_in),
        .I4(\crc_reg[1]_i_8_n_0 ),
        .I5(\data_reg_reg_n_0_[24] ),
        .O(\crc_reg[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFAF0FCF0FAFFFCF0)) 
    \crc_reg[20]_i_1 
       (.I0(p_1_in471_in),
        .I1(\crc_reg[20]_i_2_n_0 ),
        .I2(\crc_reg[20]_i_3_n_0 ),
        .I3(state[1]),
        .I4(state[0]),
        .I5(\crc_reg[20]_i_4_n_0 ),
        .O(crc_reg[20]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \crc_reg[20]_i_10 
       (.I0(p_13_in399_in),
        .I1(p_11_in503_in),
        .I2(p_13_in269_in),
        .I3(\cnt_reg_n_0_[0] ),
        .I4(\cnt_reg_n_0_[1] ),
        .I5(p_13_in334_in),
        .O(\crc_reg[20]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \crc_reg[20]_i_11 
       (.I0(txA_dat[19]),
        .I1(\msk_reg_n_0_[1] ),
        .I2(\msk_reg_n_0_[0] ),
        .I3(txB_dat[19]),
        .O(\crc_reg[20]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \crc_reg[20]_i_12 
       (.I0(txA_dat[27]),
        .I1(\msk_reg_n_0_[1] ),
        .I2(\msk_reg_n_0_[0] ),
        .I3(txB_dat[27]),
        .O(\crc_reg[20]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF084C084CFFFF)) 
    \crc_reg[20]_i_13 
       (.I0(\cnt_reg_n_0_[0] ),
        .I1(\cnt_reg_n_0_[1] ),
        .I2(p_13_in269_in),
        .I3(p_13_in334_in),
        .I4(p_3_in),
        .I5(p_1_in471_in),
        .O(\crc_reg[20]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h5FA05CA353AC50AF)) 
    \crc_reg[20]_i_2 
       (.I0(\crc_reg[20]_i_5_n_0 ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\crc_reg[20]_i_6_n_0 ),
        .I4(\crc_reg[20]_i_7_n_0 ),
        .I5(\crc_reg[20]_i_8_n_0 ),
        .O(\crc_reg[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBABBBBBAAAAAAAAA)) 
    \crc_reg[20]_i_3 
       (.I0(\crc_reg[30]_i_3_n_0 ),
        .I1(\crc_reg[20]_i_9_n_0 ),
        .I2(\crc_reg[20]_i_10_n_0 ),
        .I3(p_1_in471_in),
        .I4(p_3_in),
        .I5(\crc_reg[29]_i_13_n_0 ),
        .O(\crc_reg[20]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h99966696)) 
    \crc_reg[20]_i_4 
       (.I0(p_3_in),
        .I1(p_1_in471_in),
        .I2(\crc_reg[20]_i_11_n_0 ),
        .I3(\cnt_reg_n_0_[0] ),
        .I4(\crc_reg[20]_i_12_n_0 ),
        .O(\crc_reg[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4477744444447444)) 
    \crc_reg[20]_i_5 
       (.I0(\crc_reg[20]_i_12_n_0 ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(txB_dat[19]),
        .I3(\msk_reg_n_0_[0] ),
        .I4(\msk_reg_n_0_[1] ),
        .I5(txA_dat[19]),
        .O(\crc_reg[20]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[20]_i_6 
       (.I0(p_3_in),
        .I1(p_1_in471_in),
        .O(\crc_reg[20]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hC7F7)) 
    \crc_reg[20]_i_7 
       (.I0(txB_dat[3]),
        .I1(\msk_reg_n_0_[0] ),
        .I2(\msk_reg_n_0_[1] ),
        .I3(txA_dat[3]),
        .O(\crc_reg[20]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hC7F7)) 
    \crc_reg[20]_i_8 
       (.I0(txA_dat[11]),
        .I1(\msk_reg_n_0_[1] ),
        .I2(\msk_reg_n_0_[0] ),
        .I3(txB_dat[11]),
        .O(\crc_reg[20]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h0000FEDC)) 
    \crc_reg[20]_i_9 
       (.I0(\cnt_reg_n_0_[0] ),
        .I1(\cnt_reg_n_0_[1] ),
        .I2(p_11_in503_in),
        .I3(p_13_in399_in),
        .I4(\crc_reg[20]_i_13_n_0 ),
        .O(\crc_reg[20]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \crc_reg[21]_i_1 
       (.I0(state[1]),
        .I1(p_1_in472_in),
        .I2(state[0]),
        .I3(\crc_reg[21]_i_2_n_0 ),
        .I4(\crc_reg[21]_i_3_n_0 ),
        .O(crc_reg[21]));
  LUT6 #(
    .INIT(64'h9999333C9999CC3C)) 
    \crc_reg[21]_i_2 
       (.I0(\crc_reg[31]_i_5_n_0 ),
        .I1(\crc_reg[21]_i_4_n_0 ),
        .I2(p_15_in76_in),
        .I3(\cnt_reg_n_0_[0] ),
        .I4(\cnt_reg_n_0_[1] ),
        .I5(p_15_in),
        .O(\crc_reg[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000993C)) 
    \crc_reg[21]_i_3 
       (.I0(\crc_reg[31]_i_5_n_0 ),
        .I1(\crc_reg[21]_i_4_n_0 ),
        .I2(\crc_reg[31]_i_7_n_0 ),
        .I3(state[0]),
        .I4(state[1]),
        .I5(\crc_reg[30]_i_3_n_0 ),
        .O(\crc_reg[21]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[21]_i_4 
       (.I0(p_1_in472_in),
        .I1(p_2_in11_in),
        .O(\crc_reg[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFAF0FCF0FAFFFCF0)) 
    \crc_reg[22]_i_1 
       (.I0(p_1_in474_in),
        .I1(\crc_reg[22]_i_2_n_0 ),
        .I2(\crc_reg[22]_i_3_n_0 ),
        .I3(state[1]),
        .I4(state[0]),
        .I5(\crc_reg[22]_i_4_n_0 ),
        .O(crc_reg[22]));
  LUT6 #(
    .INIT(64'hFFFF30053005FFFF)) 
    \crc_reg[22]_i_10 
       (.I0(p_30_in495_in),
        .I1(p_37_in259_in),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(p_5_in),
        .I5(p_1_in474_in),
        .O(\crc_reg[22]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h8B74BB448877B847)) 
    \crc_reg[22]_i_2 
       (.I0(\crc_reg[22]_i_5_n_0 ),
        .I1(\cnt_reg_n_0_[1] ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\crc_reg[22]_i_6_n_0 ),
        .I4(p_37_in),
        .I5(\crc_reg[22]_i_7_n_0 ),
        .O(\crc_reg[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBABBBBBAAAAAAAAA)) 
    \crc_reg[22]_i_3 
       (.I0(\crc_reg[30]_i_3_n_0 ),
        .I1(\crc_reg[22]_i_8_n_0 ),
        .I2(\crc_reg[22]_i_9_n_0 ),
        .I3(p_5_in),
        .I4(p_1_in474_in),
        .I5(\crc_reg[29]_i_13_n_0 ),
        .O(\crc_reg[22]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h99696669)) 
    \crc_reg[22]_i_4 
       (.I0(p_1_in474_in),
        .I1(p_5_in),
        .I2(p_2_in194_in),
        .I3(\cnt_reg_n_0_[0] ),
        .I4(\crc_reg[23]_i_14_n_0 ),
        .O(\crc_reg[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB88BB8BBBB8BBBBB)) 
    \crc_reg[22]_i_5 
       (.I0(\crc_reg[23]_i_14_n_0 ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\msk_reg_n_0_[1] ),
        .I3(\msk_reg_n_0_[0] ),
        .I4(txA_dat[23]),
        .I5(txB_dat[23]),
        .O(\crc_reg[22]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[22]_i_6 
       (.I0(p_1_in474_in),
        .I1(p_5_in),
        .O(\crc_reg[22]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hC7F7)) 
    \crc_reg[22]_i_7 
       (.I0(txA_dat[7]),
        .I1(\msk_reg_n_0_[1] ),
        .I2(\msk_reg_n_0_[0] ),
        .I3(txB_dat[7]),
        .O(\crc_reg[22]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h0000FBD9)) 
    \crc_reg[22]_i_8 
       (.I0(\cnt_reg_n_0_[0] ),
        .I1(\cnt_reg_n_0_[1] ),
        .I2(p_37_in324_in),
        .I3(p_37_in389_in),
        .I4(\crc_reg[22]_i_10_n_0 ),
        .O(\crc_reg[22]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFCAF0CA0FCA00CA)) 
    \crc_reg[22]_i_9 
       (.I0(p_30_in495_in),
        .I1(p_37_in389_in),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(p_37_in324_in),
        .I5(p_37_in259_in),
        .O(\crc_reg[22]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFF50FF50FFFFFF54)) 
    \crc_reg[23]_i_1 
       (.I0(\crc_reg[23]_i_2_n_0 ),
        .I1(\cnt_reg_n_0_[1] ),
        .I2(\crc_reg[23]_i_3_n_0 ),
        .I3(\crc_reg[23]_i_4_n_0 ),
        .I4(\crc_reg[23]_i_5_n_0 ),
        .I5(\crc_reg[23]_i_6_n_0 ),
        .O(crc_reg[23]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h3CFF66FF)) 
    \crc_reg[23]_i_10 
       (.I0(\crc_reg[23]_i_15_n_0 ),
        .I1(\crc_reg[23]_i_8_n_0 ),
        .I2(\crc_reg[23]_i_16_n_0 ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(\cnt_reg_n_0_[0] ),
        .O(\crc_reg[23]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h009900C3)) 
    \crc_reg[23]_i_11 
       (.I0(\crc_reg[23]_i_17_n_0 ),
        .I1(\crc_reg[23]_i_8_n_0 ),
        .I2(\crc_reg[23]_i_18_n_0 ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(\cnt_reg_n_0_[0] ),
        .O(\crc_reg[23]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hF35F0CA00CA0F35F)) 
    \crc_reg[23]_i_12 
       (.I0(txB_dat[22]),
        .I1(txA_dat[22]),
        .I2(\msk_reg_n_0_[0] ),
        .I3(\msk_reg_n_0_[1] ),
        .I4(p_5_in),
        .I5(\crc_reg[0]_i_10_n_0 ),
        .O(\crc_reg[23]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAC3FFFF55C3FF)) 
    \crc_reg[23]_i_13 
       (.I0(txA_dat[30]),
        .I1(txB_dat[30]),
        .I2(txB_dat[25]),
        .I3(\msk_reg_n_0_[0] ),
        .I4(\msk_reg_n_0_[1] ),
        .I5(txA_dat[25]),
        .O(\crc_reg[23]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hC7F7)) 
    \crc_reg[23]_i_14 
       (.I0(txA_dat[31]),
        .I1(\msk_reg_n_0_[1] ),
        .I2(\msk_reg_n_0_[0] ),
        .I3(txB_dat[31]),
        .O(\crc_reg[23]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[23]_i_15 
       (.I0(p_37_in324_in),
        .I1(p_0_in323_in),
        .I2(p_4_in327_in),
        .I3(p_5_in),
        .O(\crc_reg[23]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[23]_i_16 
       (.I0(p_4_in262_in),
        .I1(p_37_in259_in),
        .I2(p_0_in258_in),
        .I3(p_5_in),
        .O(\crc_reg[23]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[23]_i_17 
       (.I0(p_37_in389_in),
        .I1(p_0_in388_in),
        .I2(p_4_in392_in),
        .I3(p_5_in),
        .O(\crc_reg[23]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[23]_i_18 
       (.I0(p_0_in494_in),
        .I1(p_30_in495_in),
        .I2(p_2_in497_in),
        .I3(p_5_in),
        .O(\crc_reg[23]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \crc_reg[23]_i_2 
       (.I0(p_1_in476_in),
        .I1(state[0]),
        .I2(state[1]),
        .O(\crc_reg[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAABABBABABBBBAAA)) 
    \crc_reg[23]_i_3 
       (.I0(state[0]),
        .I1(\cnt_reg_n_0_[1] ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\crc_reg[23]_i_7_n_0 ),
        .I4(\crc_reg[23]_i_8_n_0 ),
        .I5(\crc_reg[23]_i_9_n_0 ),
        .O(\crc_reg[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDDDFFDF)) 
    \crc_reg[23]_i_4 
       (.I0(state[2]),
        .I1(state[3]),
        .I2(\crc_reg[23]_i_10_n_0 ),
        .I3(\crc_reg[23]_i_11_n_0 ),
        .I4(state[1]),
        .I5(state[0]),
        .O(\crc_reg[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \crc_reg[23]_i_5 
       (.I0(state[0]),
        .I1(state[1]),
        .O(\crc_reg[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h56A6A656A65656A6)) 
    \crc_reg[23]_i_6 
       (.I0(\crc_reg[23]_i_8_n_0 ),
        .I1(\crc_reg[23]_i_12_n_0 ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\crc_reg[23]_i_13_n_0 ),
        .I4(p_5_in),
        .I5(\crc_reg[23]_i_14_n_0 ),
        .O(\crc_reg[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h5A955595A56AAA6A)) 
    \crc_reg[23]_i_7 
       (.I0(\crc_reg[0]_i_5_n_0 ),
        .I1(txB_dat[14]),
        .I2(\msk_reg_n_0_[0] ),
        .I3(\msk_reg_n_0_[1] ),
        .I4(txA_dat[14]),
        .I5(p_5_in),
        .O(\crc_reg[23]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \crc_reg[23]_i_8 
       (.I0(\crc_reg_reg_n_0_[30] ),
        .I1(p_1_in476_in),
        .I2(p_6_in),
        .O(\crc_reg[23]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[23]_i_9 
       (.I0(\crc_reg[22]_i_7_n_0 ),
        .I1(p_5_in),
        .I2(p_4_in67_in),
        .I3(p_0_in64_in),
        .O(\crc_reg[23]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hEECCEECFEEFFEECF)) 
    \crc_reg[24]_i_1 
       (.I0(\crc_reg[24]_i_2_n_0 ),
        .I1(\crc_reg[30]_i_3_n_0 ),
        .I2(\crc_reg[24]_i_3_n_0 ),
        .I3(state[1]),
        .I4(state[0]),
        .I5(\crc_reg[24]_i_4_n_0 ),
        .O(crc_reg[24]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[24]_i_10 
       (.I0(p_5_in6_in),
        .I1(p_1_in478_in),
        .I2(\data_reg_reg_n_0_[24] ),
        .I3(p_4_in262_in),
        .I4(p_7_in265_in),
        .I5(\crc_reg[24]_i_14_n_0 ),
        .O(\crc_reg[24]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFCAFFC5FF3AFF35F)) 
    \crc_reg[24]_i_11 
       (.I0(txA_dat[24]),
        .I1(txB_dat[24]),
        .I2(\msk_reg_n_0_[1] ),
        .I3(\msk_reg_n_0_[0] ),
        .I4(txA_dat[30]),
        .I5(txB_dat[30]),
        .O(\crc_reg[24]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hC7F738083808C7F7)) 
    \crc_reg[24]_i_12 
       (.I0(txB_dat[29]),
        .I1(\msk_reg_n_0_[0] ),
        .I2(\msk_reg_n_0_[1] ),
        .I3(txA_dat[29]),
        .I4(p_1_in478_in),
        .I5(p_5_in6_in),
        .O(\crc_reg[24]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAC3FFFF55C3FF)) 
    \crc_reg[24]_i_13 
       (.I0(txA_dat[22]),
        .I1(txB_dat[22]),
        .I2(txB_dat[21]),
        .I3(\msk_reg_n_0_[0] ),
        .I4(\msk_reg_n_0_[1] ),
        .I5(txA_dat[21]),
        .O(\crc_reg[24]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[24]_i_14 
       (.I0(p_6_in),
        .I1(p_0_in5_in),
        .O(\crc_reg[24]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9BDF642064209BDF)) 
    \crc_reg[24]_i_15 
       (.I0(\msk_reg_n_0_[1] ),
        .I1(\msk_reg_n_0_[0] ),
        .I2(txA_dat[16]),
        .I3(txB_dat[16]),
        .I4(p_1_in478_in),
        .I5(p_5_in6_in),
        .O(\crc_reg[24]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[24]_i_16 
       (.I0(p_5_in6_in),
        .I1(p_1_in478_in),
        .O(\crc_reg[24]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBB8B88)) 
    \crc_reg[24]_i_2 
       (.I0(p_1_in478_in),
        .I1(state[0]),
        .I2(\crc_reg[24]_i_4_n_0 ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(\crc_reg[24]_i_5_n_0 ),
        .I5(\crc_reg[24]_i_6_n_0 ),
        .O(\crc_reg[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFECEF2C23E0E3202)) 
    \crc_reg[24]_i_3 
       (.I0(\crc_reg[24]_i_7_n_0 ),
        .I1(\cnt_reg_n_0_[1] ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\crc_reg[24]_i_8_n_0 ),
        .I4(\crc_reg[24]_i_9_n_0 ),
        .I5(\crc_reg[24]_i_10_n_0 ),
        .O(\crc_reg[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h606F9F906F60909F)) 
    \crc_reg[24]_i_4 
       (.I0(\crc_reg[24]_i_11_n_0 ),
        .I1(\crc_reg[24]_i_12_n_0 ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\crc_reg[24]_i_13_n_0 ),
        .I4(\crc_reg[24]_i_14_n_0 ),
        .I5(\crc_reg[24]_i_15_n_0 ),
        .O(\crc_reg[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \crc_reg[24]_i_5 
       (.I0(txA_rdy_INST_0_i_23_n_0),
        .I1(\state[3]_i_21_n_0 ),
        .I2(p_5_in6_in),
        .I3(p_1_in478_in),
        .I4(\crc_reg[24]_i_14_n_0 ),
        .I5(\crc_reg[2]_i_12_n_0 ),
        .O(\crc_reg[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h2882822882282882)) 
    \crc_reg[24]_i_6 
       (.I0(\crc_reg[29]_i_11_n_0 ),
        .I1(\state[3]_i_20_n_0 ),
        .I2(\crc_reg[24]_i_16_n_0 ),
        .I3(\crc_reg[24]_i_14_n_0 ),
        .I4(p_7_in70_in),
        .I5(p_4_in67_in),
        .O(\crc_reg[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[24]_i_7 
       (.I0(\crc_reg[24]_i_16_n_0 ),
        .I1(p_5_in500_in),
        .I2(\data_reg_reg_n_0_[0] ),
        .I3(p_2_in497_in),
        .I4(p_0_in5_in),
        .I5(p_6_in),
        .O(\crc_reg[24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[24]_i_8 
       (.I0(p_1_in478_in),
        .I1(p_5_in6_in),
        .I2(p_7_in395_in),
        .I3(p_4_in392_in),
        .I4(\data_reg_reg_n_0_[8] ),
        .I5(\crc_reg[24]_i_14_n_0 ),
        .O(\crc_reg[24]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[24]_i_9 
       (.I0(p_4_in327_in),
        .I1(\data_reg_reg_n_0_[16] ),
        .I2(\crc_reg[24]_i_14_n_0 ),
        .I3(p_5_in6_in),
        .I4(p_1_in478_in),
        .I5(p_7_in330_in),
        .O(\crc_reg[24]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF004747)) 
    \crc_reg[25]_i_1 
       (.I0(\crc_reg[25]_i_2_n_0 ),
        .I1(state[0]),
        .I2(\crc_reg[25]_i_3_n_0 ),
        .I3(\crc_reg[25]_i_4_n_0 ),
        .I4(state[1]),
        .I5(\crc_reg[30]_i_3_n_0 ),
        .O(crc_reg[25]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \crc_reg[25]_i_10 
       (.I0(p_4_in8_in),
        .I1(p_1_in480_in),
        .I2(p_11_in397_in),
        .I3(p_7_in395_in),
        .I4(p_5_in6_in),
        .O(\crc_reg[25]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    \crc_reg[25]_i_11 
       (.I0(p_4_in8_in),
        .I1(p_1_in480_in),
        .I2(p_5_in6_in),
        .I3(p_5_in500_in),
        .I4(p_9_in),
        .O(\crc_reg[25]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h2882822882282882)) 
    \crc_reg[25]_i_12 
       (.I0(txA_rdy_INST_0_i_23_n_0),
        .I1(p_5_in6_in),
        .I2(p_11_in),
        .I3(\crc_reg[4]_i_7_n_0 ),
        .I4(p_1_in480_in),
        .I5(p_4_in8_in),
        .O(\crc_reg[25]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \crc_reg[25]_i_13 
       (.I0(\crc_reg[29]_i_11_n_0 ),
        .I1(p_5_in6_in),
        .I2(p_7_in70_in),
        .I3(p_11_in72_in),
        .I4(p_1_in480_in),
        .I5(p_4_in8_in),
        .O(\crc_reg[25]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9F90909F606F6F60)) 
    \crc_reg[25]_i_2 
       (.I0(\crc_reg[25]_i_5_n_0 ),
        .I1(p_0_in137_in),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\crc_reg[25]_i_6_n_0 ),
        .I4(\crc_reg[25]_i_7_n_0 ),
        .I5(p_5_in6_in),
        .O(\crc_reg[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFC0AFCFA0C0A0)) 
    \crc_reg[25]_i_3 
       (.I0(\crc_reg[25]_i_8_n_0 ),
        .I1(\crc_reg[25]_i_9_n_0 ),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\cnt_reg_n_0_[0] ),
        .I4(\crc_reg[25]_i_10_n_0 ),
        .I5(\crc_reg[25]_i_11_n_0 ),
        .O(\crc_reg[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBB8B88)) 
    \crc_reg[25]_i_4 
       (.I0(p_1_in480_in),
        .I1(state[0]),
        .I2(\crc_reg[25]_i_2_n_0 ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(\crc_reg[25]_i_12_n_0 ),
        .I5(\crc_reg[25]_i_13_n_0 ),
        .O(\crc_reg[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hC7F738083808C7F7)) 
    \crc_reg[25]_i_5 
       (.I0(txB_dat[29]),
        .I1(\msk_reg_n_0_[0] ),
        .I2(\msk_reg_n_0_[1] ),
        .I3(txA_dat[29]),
        .I4(p_1_in480_in),
        .I5(p_4_in8_in),
        .O(\crc_reg[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h64209BDF9BDF6420)) 
    \crc_reg[25]_i_6 
       (.I0(\msk_reg_n_0_[1] ),
        .I1(\msk_reg_n_0_[0] ),
        .I2(txA_dat[20]),
        .I3(txB_dat[20]),
        .I4(p_1_in480_in),
        .I5(p_4_in8_in),
        .O(\crc_reg[25]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hC7F7)) 
    \crc_reg[25]_i_7 
       (.I0(txA_dat[21]),
        .I1(\msk_reg_n_0_[1] ),
        .I2(\msk_reg_n_0_[0] ),
        .I3(txB_dat[21]),
        .O(\crc_reg[25]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    \crc_reg[25]_i_8 
       (.I0(p_1_in480_in),
        .I1(p_4_in8_in),
        .I2(p_5_in6_in),
        .I3(p_11_in332_in),
        .I4(p_7_in330_in),
        .O(\crc_reg[25]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \crc_reg[25]_i_9 
       (.I0(p_7_in265_in),
        .I1(p_5_in6_in),
        .I2(p_4_in8_in),
        .I3(p_1_in480_in),
        .I4(p_11_in267_in),
        .O(\crc_reg[25]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC5C505C5)) 
    \crc_reg[26]_i_1 
       (.I0(\crc_reg[26]_i_2_n_0 ),
        .I1(\crc_reg[26]_i_3_n_0 ),
        .I2(state[1]),
        .I3(state[0]),
        .I4(p_1_in482_in),
        .I5(\crc_reg[30]_i_3_n_0 ),
        .O(crc_reg[26]));
  LUT6 #(
    .INIT(64'hFFCCA5FFFF33A5FF)) 
    \crc_reg[26]_i_10 
       (.I0(txB_dat[31]),
        .I1(txA_dat[31]),
        .I2(txB_dat[25]),
        .I3(\msk_reg_n_0_[0] ),
        .I4(\msk_reg_n_0_[1] ),
        .I5(txA_dat[25]),
        .O(\crc_reg[26]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAC3FFFF55C3FF)) 
    \crc_reg[26]_i_11 
       (.I0(txA_dat[20]),
        .I1(txB_dat[20]),
        .I2(txB_dat[19]),
        .I3(\msk_reg_n_0_[0] ),
        .I4(\msk_reg_n_0_[1] ),
        .I5(txA_dat[19]),
        .O(\crc_reg[26]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \crc_reg[26]_i_12 
       (.I0(p_5_in),
        .I1(\crc_reg_reg_n_0_[30] ),
        .I2(p_4_in8_in),
        .O(\crc_reg[26]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[26]_i_13 
       (.I0(p_1_in482_in),
        .I1(p_3_in),
        .I2(p_37_in324_in),
        .I3(p_0_in323_in),
        .O(\crc_reg[26]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    \crc_reg[26]_i_14 
       (.I0(p_5_in),
        .I1(\crc_reg_reg_n_0_[30] ),
        .I2(p_4_in8_in),
        .I3(p_11_in332_in),
        .I4(p_13_in334_in),
        .O(\crc_reg[26]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \crc_reg[26]_i_15 
       (.I0(p_13_in269_in),
        .I1(p_11_in267_in),
        .I2(p_37_in259_in),
        .O(\crc_reg[26]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[26]_i_16 
       (.I0(p_3_in),
        .I1(p_1_in482_in),
        .I2(p_4_in8_in),
        .I3(p_5_in),
        .I4(\crc_reg_reg_n_0_[30] ),
        .I5(p_0_in258_in),
        .O(\crc_reg[26]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \crc_reg[26]_i_17 
       (.I0(p_0_in494_in),
        .I1(p_9_in),
        .I2(p_11_in503_in),
        .O(\crc_reg[26]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[26]_i_18 
       (.I0(p_5_in),
        .I1(\crc_reg_reg_n_0_[30] ),
        .I2(p_4_in8_in),
        .I3(p_3_in),
        .I4(p_1_in482_in),
        .I5(p_30_in495_in),
        .O(\crc_reg[26]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \crc_reg[26]_i_19 
       (.I0(p_13_in399_in),
        .I1(p_11_in397_in),
        .I2(p_0_in388_in),
        .O(\crc_reg[26]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    \crc_reg[26]_i_2 
       (.I0(\crc_reg[26]_i_4_n_0 ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\crc_reg[26]_i_5_n_0 ),
        .I3(state[0]),
        .I4(\crc_reg[26]_i_6_n_0 ),
        .I5(\crc_reg[26]_i_7_n_0 ),
        .O(\crc_reg[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[26]_i_20 
       (.I0(p_5_in),
        .I1(\crc_reg_reg_n_0_[30] ),
        .I2(p_4_in8_in),
        .I3(p_3_in),
        .I4(p_1_in482_in),
        .I5(p_37_in389_in),
        .O(\crc_reg[26]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hC7F738083808C7F7)) 
    \crc_reg[26]_i_21 
       (.I0(txB_dat[7]),
        .I1(\msk_reg_n_0_[0] ),
        .I2(\msk_reg_n_0_[1] ),
        .I3(txA_dat[7]),
        .I4(p_1_in482_in),
        .I5(p_3_in),
        .O(\crc_reg[26]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAC3FFFF55C3FF)) 
    \crc_reg[26]_i_22 
       (.I0(txA_dat[1]),
        .I1(txB_dat[1]),
        .I2(txB_dat[4]),
        .I3(\msk_reg_n_0_[0] ),
        .I4(\msk_reg_n_0_[1] ),
        .I5(txA_dat[4]),
        .O(\crc_reg[26]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hF5F0F3F0F5FFF3F0)) 
    \crc_reg[26]_i_3 
       (.I0(\crc_reg[26]_i_4_n_0 ),
        .I1(\crc_reg[26]_i_5_n_0 ),
        .I2(\crc_reg[26]_i_8_n_0 ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(\cnt_reg_n_0_[0] ),
        .I5(\crc_reg[26]_i_9_n_0 ),
        .O(\crc_reg[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[26]_i_4 
       (.I0(p_4_in8_in),
        .I1(\crc_reg[5]_i_8_n_0 ),
        .I2(\crc_reg[0]_i_7_n_0 ),
        .I3(\crc_reg[26]_i_10_n_0 ),
        .I4(p_3_in),
        .I5(p_1_in482_in),
        .O(\crc_reg[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[26]_i_5 
       (.I0(\crc_reg[26]_i_11_n_0 ),
        .I1(p_2_in194_in),
        .I2(\crc_reg[4]_i_10_n_0 ),
        .I3(p_1_in482_in),
        .I4(p_3_in),
        .I5(\crc_reg[26]_i_12_n_0 ),
        .O(\crc_reg[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0FF0FFFF6666FFFF)) 
    \crc_reg[26]_i_6 
       (.I0(\crc_reg[26]_i_13_n_0 ),
        .I1(\crc_reg[26]_i_14_n_0 ),
        .I2(\crc_reg[26]_i_15_n_0 ),
        .I3(\crc_reg[26]_i_16_n_0 ),
        .I4(\cnt_reg_n_0_[1] ),
        .I5(\cnt_reg_n_0_[0] ),
        .O(\crc_reg[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F00F9999)) 
    \crc_reg[26]_i_7 
       (.I0(\crc_reg[26]_i_17_n_0 ),
        .I1(\crc_reg[26]_i_18_n_0 ),
        .I2(\crc_reg[26]_i_19_n_0 ),
        .I3(\crc_reg[26]_i_20_n_0 ),
        .I4(\cnt_reg_n_0_[0] ),
        .I5(\cnt_reg_n_0_[1] ),
        .O(\crc_reg[26]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBEEBEBBEAAAAAAAA)) 
    \crc_reg[26]_i_8 
       (.I0(state[0]),
        .I1(\crc_reg[26]_i_21_n_0 ),
        .I2(\crc_reg[26]_i_22_n_0 ),
        .I3(\crc_reg[26]_i_12_n_0 ),
        .I4(\crc_reg[20]_i_7_n_0 ),
        .I5(\crc_reg[29]_i_11_n_0 ),
        .O(\crc_reg[26]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[26]_i_9 
       (.I0(\crc_reg[29]_i_18_n_0 ),
        .I1(p_37_in),
        .I2(\crc_reg[20]_i_8_n_0 ),
        .I3(p_1_in482_in),
        .I4(p_3_in),
        .I5(\crc_reg[26]_i_12_n_0 ),
        .O(\crc_reg[26]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC5C505C5)) 
    \crc_reg[27]_i_1 
       (.I0(\crc_reg[27]_i_2_n_0 ),
        .I1(\crc_reg[27]_i_3_n_0 ),
        .I2(state[1]),
        .I3(state[0]),
        .I4(p_1_in484_in),
        .I5(\crc_reg[30]_i_3_n_0 ),
        .O(crc_reg[27]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \crc_reg[27]_i_10 
       (.I0(p_6_in),
        .I1(p_0_in5_in),
        .I2(p_3_in),
        .O(\crc_reg[27]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[27]_i_11 
       (.I0(p_1_in484_in),
        .I1(p_2_in11_in),
        .O(\crc_reg[27]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00335A0000CC5A00)) 
    \crc_reg[27]_i_12 
       (.I0(txB_dat[19]),
        .I1(txA_dat[19]),
        .I2(txB_dat[18]),
        .I3(\msk_reg_n_0_[0] ),
        .I4(\msk_reg_n_0_[1] ),
        .I5(txA_dat[18]),
        .O(\crc_reg[27]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \crc_reg[27]_i_13 
       (.I0(p_1_in484_in),
        .I1(p_2_in11_in),
        .I2(p_13_in334_in),
        .I3(p_15_in336_in),
        .I4(\data_reg_reg_n_0_[16] ),
        .O(\crc_reg[27]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \crc_reg[27]_i_14 
       (.I0(p_4_in327_in),
        .I1(p_6_in),
        .I2(p_0_in5_in),
        .I3(p_3_in),
        .O(\crc_reg[27]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \crc_reg[27]_i_15 
       (.I0(p_1_in484_in),
        .I1(p_2_in11_in),
        .I2(p_13_in269_in),
        .I3(p_15_in271_in),
        .I4(\data_reg_reg_n_0_[24] ),
        .O(\crc_reg[27]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \crc_reg[27]_i_16 
       (.I0(p_3_in),
        .I1(p_6_in),
        .I2(p_4_in262_in),
        .I3(p_0_in5_in),
        .O(\crc_reg[27]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \crc_reg[27]_i_17 
       (.I0(p_1_in484_in),
        .I1(p_2_in11_in),
        .I2(p_13_in505_in),
        .I3(p_11_in503_in),
        .I4(\data_reg_reg_n_0_[0] ),
        .O(\crc_reg[27]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \crc_reg[27]_i_18 
       (.I0(p_6_in),
        .I1(p_0_in5_in),
        .I2(p_3_in),
        .I3(p_2_in497_in),
        .O(\crc_reg[27]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    \crc_reg[27]_i_19 
       (.I0(p_6_in),
        .I1(p_0_in5_in),
        .I2(p_3_in),
        .I3(p_13_in399_in),
        .I4(p_4_in392_in),
        .O(\crc_reg[27]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    \crc_reg[27]_i_2 
       (.I0(\crc_reg[27]_i_4_n_0 ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\crc_reg[27]_i_5_n_0 ),
        .I3(state[0]),
        .I4(\crc_reg[27]_i_6_n_0 ),
        .I5(\crc_reg[27]_i_7_n_0 ),
        .O(\crc_reg[27]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[27]_i_20 
       (.I0(p_1_in484_in),
        .I1(p_2_in11_in),
        .I2(p_15_in401_in),
        .I3(\data_reg_reg_n_0_[8] ),
        .O(\crc_reg[27]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAC3FFFF55C3FF)) 
    \crc_reg[27]_i_21 
       (.I0(txA_dat[10]),
        .I1(txB_dat[10]),
        .I2(txB_dat[14]),
        .I3(\msk_reg_n_0_[0] ),
        .I4(\msk_reg_n_0_[1] ),
        .I5(txA_dat[14]),
        .O(\crc_reg[27]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h3808C7F7C7F73808)) 
    \crc_reg[27]_i_22 
       (.I0(txA_dat[8]),
        .I1(\msk_reg_n_0_[1] ),
        .I2(\msk_reg_n_0_[0] ),
        .I3(txB_dat[8]),
        .I4(p_3_in),
        .I5(p_6_in),
        .O(\crc_reg[27]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h3808C7F7C7F73808)) 
    \crc_reg[27]_i_23 
       (.I0(txB_dat[11]),
        .I1(\msk_reg_n_0_[0] ),
        .I2(\msk_reg_n_0_[1] ),
        .I3(txA_dat[11]),
        .I4(p_1_in484_in),
        .I5(p_2_in11_in),
        .O(\crc_reg[27]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCA5FFFF33A5FF)) 
    \crc_reg[27]_i_24 
       (.I0(txB_dat[0]),
        .I1(txA_dat[0]),
        .I2(txB_dat[6]),
        .I3(\msk_reg_n_0_[0] ),
        .I4(\msk_reg_n_0_[1] ),
        .I5(txA_dat[6]),
        .O(\crc_reg[27]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hF5F3F0F0F5F3F0FF)) 
    \crc_reg[27]_i_3 
       (.I0(\crc_reg[27]_i_4_n_0 ),
        .I1(\crc_reg[27]_i_5_n_0 ),
        .I2(\crc_reg[27]_i_8_n_0 ),
        .I3(\cnt_reg_n_0_[0] ),
        .I4(\cnt_reg_n_0_[1] ),
        .I5(\crc_reg[27]_i_9_n_0 ),
        .O(\crc_reg[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[27]_i_4 
       (.I0(\crc_reg[27]_i_10_n_0 ),
        .I1(\data_reg[24]_i_1_n_0 ),
        .I2(\crc_reg[5]_i_9_n_0 ),
        .I3(\crc_reg[27]_i_11_n_0 ),
        .I4(\crc_reg[20]_i_12_n_0 ),
        .I5(p_2_in132_in),
        .O(\crc_reg[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[27]_i_5 
       (.I0(\crc_reg[27]_i_10_n_0 ),
        .I1(p_2_in197_in),
        .I2(\data_reg[16]_i_1_n_0 ),
        .I3(p_1_in484_in),
        .I4(p_2_in11_in),
        .I5(\crc_reg[27]_i_12_n_0 ),
        .O(\crc_reg[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0FF0FFFF6666FFFF)) 
    \crc_reg[27]_i_6 
       (.I0(\crc_reg[27]_i_13_n_0 ),
        .I1(\crc_reg[27]_i_14_n_0 ),
        .I2(\crc_reg[27]_i_15_n_0 ),
        .I3(\crc_reg[27]_i_16_n_0 ),
        .I4(\cnt_reg_n_0_[1] ),
        .I5(\cnt_reg_n_0_[0] ),
        .O(\crc_reg[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F00F9999)) 
    \crc_reg[27]_i_7 
       (.I0(\crc_reg[27]_i_17_n_0 ),
        .I1(\crc_reg[27]_i_18_n_0 ),
        .I2(\crc_reg[27]_i_19_n_0 ),
        .I3(\crc_reg[27]_i_20_n_0 ),
        .I4(\cnt_reg_n_0_[0] ),
        .I5(\cnt_reg_n_0_[1] ),
        .O(\crc_reg[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hEBBEBEEBAAAAAAAA)) 
    \crc_reg[27]_i_8 
       (.I0(state[0]),
        .I1(\crc_reg[27]_i_21_n_0 ),
        .I2(p_0_in5_in),
        .I3(\crc_reg[27]_i_22_n_0 ),
        .I4(\crc_reg[27]_i_23_n_0 ),
        .I5(txA_rdy_INST_0_i_23_n_0),
        .O(\crc_reg[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[27]_i_9 
       (.I0(p_15_in76_in),
        .I1(p_1_in484_in),
        .I2(p_2_in11_in),
        .I3(\crc_reg[27]_i_24_n_0 ),
        .I4(\crc_reg[27]_i_10_n_0 ),
        .I5(\crc_reg[20]_i_7_n_0 ),
        .O(\crc_reg[27]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFAF0FCF0FAFFFCF0)) 
    \crc_reg[28]_i_1 
       (.I0(p_1_in486_in),
        .I1(\crc_reg[28]_i_2_n_0 ),
        .I2(\crc_reg[28]_i_3_n_0 ),
        .I3(state[1]),
        .I4(state[0]),
        .I5(\crc_reg_reg[28]_i_4_n_0 ),
        .O(crc_reg[28]));
  LUT6 #(
    .INIT(64'h69969669FFFFFFFF)) 
    \crc_reg[28]_i_10 
       (.I0(p_0_in258_in),
        .I1(p_15_in271_in),
        .I2(\crc_reg[28]_i_15_n_0 ),
        .I3(p_7_in265_in),
        .I4(\crc_reg[28]_i_16_n_0 ),
        .I5(txA_rdy_INST_0_i_13_n_0),
        .O(\crc_reg[28]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \crc_reg[28]_i_11 
       (.I0(txA_rdy_INST_0_i_23_n_0),
        .I1(\crc_reg[28]_i_15_n_0 ),
        .I2(p_0_in388_in),
        .I3(p_7_in395_in),
        .I4(p_15_in401_in),
        .I5(\crc_reg[28]_i_16_n_0 ),
        .O(\crc_reg[28]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \crc_reg[28]_i_12 
       (.I0(\crc_reg[29]_i_11_n_0 ),
        .I1(\crc_reg[28]_i_15_n_0 ),
        .I2(\crc_reg[28]_i_16_n_0 ),
        .I3(p_13_in505_in),
        .I4(p_5_in500_in),
        .I5(p_0_in494_in),
        .O(\crc_reg[28]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00335A0000CC5A00)) 
    \crc_reg[28]_i_13 
       (.I0(txB_dat[18]),
        .I1(txA_dat[18]),
        .I2(txB_dat[17]),
        .I3(\msk_reg_n_0_[0] ),
        .I4(\msk_reg_n_0_[1] ),
        .I5(txA_dat[17]),
        .O(\crc_reg[28]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAC3FFFF55C3FF)) 
    \crc_reg[28]_i_14 
       (.I0(txA_dat[10]),
        .I1(txB_dat[10]),
        .I2(txB_dat[13]),
        .I3(\msk_reg_n_0_[0] ),
        .I4(\msk_reg_n_0_[1] ),
        .I5(txA_dat[13]),
        .O(\crc_reg[28]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[28]_i_15 
       (.I0(p_5_in6_in),
        .I1(p_2_in11_in),
        .O(\crc_reg[28]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[28]_i_16 
       (.I0(p_1_in486_in),
        .I1(\crc_reg_reg_n_0_[30] ),
        .O(\crc_reg[28]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h5300530F53F053FF)) 
    \crc_reg[28]_i_2 
       (.I0(\crc_reg[28]_i_5_n_0 ),
        .I1(\crc_reg[28]_i_6_n_0 ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(\crc_reg[28]_i_7_n_0 ),
        .I5(\crc_reg[28]_i_8_n_0 ),
        .O(\crc_reg[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEFAAAAAAAA)) 
    \crc_reg[28]_i_3 
       (.I0(\crc_reg[30]_i_3_n_0 ),
        .I1(\crc_reg[28]_i_9_n_0 ),
        .I2(\crc_reg[28]_i_10_n_0 ),
        .I3(\crc_reg[28]_i_11_n_0 ),
        .I4(\crc_reg[28]_i_12_n_0 ),
        .I5(\crc_reg[29]_i_13_n_0 ),
        .O(\crc_reg[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[28]_i_5 
       (.I0(\crc_reg[12]_i_14_n_0 ),
        .I1(p_5_in6_in),
        .I2(p_2_in11_in),
        .I3(p_1_in486_in),
        .I4(\crc_reg_reg_n_0_[30] ),
        .I5(\crc_reg[0]_i_11_n_0 ),
        .O(\crc_reg[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[28]_i_6 
       (.I0(\crc_reg_reg_n_0_[30] ),
        .I1(p_1_in486_in),
        .I2(\crc_reg[25]_i_7_n_0 ),
        .I3(p_2_in11_in),
        .I4(p_5_in6_in),
        .I5(\crc_reg[28]_i_13_n_0 ),
        .O(\crc_reg[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[28]_i_7 
       (.I0(\crc_reg[10]_i_13_n_0 ),
        .I1(p_5_in6_in),
        .I2(p_2_in11_in),
        .I3(p_1_in486_in),
        .I4(\crc_reg_reg_n_0_[30] ),
        .I5(p_0_in64_in),
        .O(\crc_reg[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[28]_i_8 
       (.I0(\crc_reg[28]_i_14_n_0 ),
        .I1(p_5_in6_in),
        .I2(p_2_in11_in),
        .I3(p_1_in486_in),
        .I4(\crc_reg_reg_n_0_[30] ),
        .I5(\state[3]_i_22_n_0 ),
        .O(\crc_reg[28]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \crc_reg[28]_i_9 
       (.I0(txA_rdy_INST_0_i_20_n_0),
        .I1(\crc_reg[28]_i_15_n_0 ),
        .I2(p_0_in323_in),
        .I3(\crc_reg[28]_i_16_n_0 ),
        .I4(p_7_in330_in),
        .I5(p_15_in336_in),
        .O(\crc_reg[28]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFAF0FCF0FAFFFCF0)) 
    \crc_reg[29]_i_1 
       (.I0(p_1_in488_in),
        .I1(\crc_reg[29]_i_2_n_0 ),
        .I2(\crc_reg[29]_i_3_n_0 ),
        .I3(state[1]),
        .I4(state[0]),
        .I5(\crc_reg_reg[29]_i_4_n_0 ),
        .O(crc_reg[29]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[29]_i_10 
       (.I0(p_9_in),
        .I1(p_0_in494_in),
        .I2(p_1_in488_in),
        .I3(p_0_in5_in),
        .I4(\crc_reg[29]_i_17_n_0 ),
        .I5(\data_reg_reg_n_0_[0] ),
        .O(\crc_reg[29]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \crc_reg[29]_i_11 
       (.I0(\cnt_reg_n_0_[1] ),
        .I1(\cnt_reg_n_0_[0] ),
        .O(\crc_reg[29]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h8C40804C804C8C40)) 
    \crc_reg[29]_i_12 
       (.I0(\crc_reg[29]_i_19_n_0 ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\crc_reg[29]_i_20_n_0 ),
        .I4(\crc_reg[29]_i_21_n_0 ),
        .I5(p_0_in388_in),
        .O(\crc_reg[29]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \crc_reg[29]_i_13 
       (.I0(state[1]),
        .I1(state[0]),
        .O(\crc_reg[29]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[29]_i_14 
       (.I0(p_0_in5_in),
        .I1(p_1_in488_in),
        .O(\crc_reg[29]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFCAFFC5FF3AFF35F)) 
    \crc_reg[29]_i_15 
       (.I0(txA_dat[20]),
        .I1(txB_dat[20]),
        .I2(\msk_reg_n_0_[1] ),
        .I3(\msk_reg_n_0_[0] ),
        .I4(txA_dat[16]),
        .I5(txB_dat[16]),
        .O(\crc_reg[29]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hC7F7)) 
    \crc_reg[29]_i_16 
       (.I0(txA_dat[4]),
        .I1(\msk_reg_n_0_[1] ),
        .I2(\msk_reg_n_0_[0] ),
        .I3(txB_dat[4]),
        .O(\crc_reg[29]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[29]_i_17 
       (.I0(\crc_reg_reg_n_0_[30] ),
        .I1(p_4_in8_in),
        .O(\crc_reg[29]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00335A0000CC5A00)) 
    \crc_reg[29]_i_18 
       (.I0(txA_dat[12]),
        .I1(txB_dat[12]),
        .I2(txA_dat[9]),
        .I3(\msk_reg_n_0_[1] ),
        .I4(\msk_reg_n_0_[0] ),
        .I5(txB_dat[9]),
        .O(\crc_reg[29]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \crc_reg[29]_i_19 
       (.I0(p_0_in258_in),
        .I1(\data_reg_reg_n_0_[24] ),
        .I2(p_11_in267_in),
        .O(\crc_reg[29]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h5300530F53F053FF)) 
    \crc_reg[29]_i_2 
       (.I0(\crc_reg[29]_i_5_n_0 ),
        .I1(\crc_reg[29]_i_6_n_0 ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(\crc_reg[29]_i_7_n_0 ),
        .I5(\crc_reg[29]_i_8_n_0 ),
        .O(\crc_reg[29]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[29]_i_20 
       (.I0(p_0_in5_in),
        .I1(p_1_in488_in),
        .I2(\crc_reg_reg_n_0_[30] ),
        .I3(p_4_in8_in),
        .O(\crc_reg[29]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[29]_i_21 
       (.I0(p_11_in397_in),
        .I1(\data_reg_reg_n_0_[8] ),
        .O(\crc_reg[29]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFEEAAAAAAAA)) 
    \crc_reg[29]_i_3 
       (.I0(\crc_reg[30]_i_3_n_0 ),
        .I1(\crc_reg[29]_i_9_n_0 ),
        .I2(\crc_reg[29]_i_10_n_0 ),
        .I3(\crc_reg[29]_i_11_n_0 ),
        .I4(\crc_reg[29]_i_12_n_0 ),
        .I5(\crc_reg[29]_i_13_n_0 ),
        .O(\crc_reg[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[29]_i_5 
       (.I0(\data_reg[24]_i_1_n_0 ),
        .I1(\crc_reg[0]_i_11_n_0 ),
        .I2(p_4_in8_in),
        .I3(\crc_reg_reg_n_0_[30] ),
        .I4(\crc_reg[29]_i_14_n_0 ),
        .I5(p_0_in137_in),
        .O(\crc_reg[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[29]_i_6 
       (.I0(p_0_in5_in),
        .I1(p_1_in488_in),
        .I2(\crc_reg[4]_i_10_n_0 ),
        .I3(\crc_reg_reg_n_0_[30] ),
        .I4(p_4_in8_in),
        .I5(\crc_reg[29]_i_15_n_0 ),
        .O(\crc_reg[29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[29]_i_7 
       (.I0(p_0_in5_in),
        .I1(p_1_in488_in),
        .I2(\state[3]_i_20_n_0 ),
        .I3(\crc_reg[29]_i_16_n_0 ),
        .I4(p_0_in64_in),
        .I5(\crc_reg[29]_i_17_n_0 ),
        .O(\crc_reg[29]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[29]_i_8 
       (.I0(p_4_in8_in),
        .I1(\crc_reg_reg_n_0_[30] ),
        .I2(p_1_in488_in),
        .I3(p_0_in5_in),
        .I4(\crc_reg[29]_i_18_n_0 ),
        .I5(\state[3]_i_21_n_0 ),
        .O(\crc_reg[29]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \crc_reg[29]_i_9 
       (.I0(txA_rdy_INST_0_i_20_n_0),
        .I1(\data_reg_reg_n_0_[16] ),
        .I2(\crc_reg[29]_i_14_n_0 ),
        .I3(\crc_reg[29]_i_17_n_0 ),
        .I4(p_0_in323_in),
        .I5(p_11_in332_in),
        .O(\crc_reg[29]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFE0FFA0FFFFFFA0)) 
    \crc_reg[2]_i_1 
       (.I0(state[0]),
        .I1(\cnt_reg_n_0_[1] ),
        .I2(\crc_reg[2]_i_2_n_0 ),
        .I3(\crc_reg[2]_i_3_n_0 ),
        .I4(state[1]),
        .I5(\crc_reg[2]_i_4_n_0 ),
        .O(crc_reg[2]));
  LUT6 #(
    .INIT(64'h69969669FFFFFFFF)) 
    \crc_reg[2]_i_10 
       (.I0(\crc_reg[2]_i_15_n_0 ),
        .I1(\crc_reg[22]_i_7_n_0 ),
        .I2(p_0_in64_in),
        .I3(\crc_reg[27]_i_24_n_0 ),
        .I4(\crc_reg[2]_i_6_n_0 ),
        .I5(\crc_reg[29]_i_11_n_0 ),
        .O(\crc_reg[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00335A0000CC5A00)) 
    \crc_reg[2]_i_11 
       (.I0(txA_dat[9]),
        .I1(txB_dat[9]),
        .I2(txA_dat[8]),
        .I3(\msk_reg_n_0_[1] ),
        .I4(\msk_reg_n_0_[0] ),
        .I5(txB_dat[8]),
        .O(\crc_reg[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAC3FFFF55C3FF)) 
    \crc_reg[2]_i_12 
       (.I0(txA_dat[14]),
        .I1(txB_dat[14]),
        .I2(txB_dat[13]),
        .I3(\msk_reg_n_0_[0] ),
        .I4(\msk_reg_n_0_[1] ),
        .I5(txA_dat[13]),
        .O(\crc_reg[2]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    \crc_reg[2]_i_13 
       (.I0(\data_reg_reg_n_0_[8] ),
        .I1(p_4_in392_in),
        .I2(p_7_in395_in),
        .I3(p_37_in389_in),
        .I4(p_0_in388_in),
        .O(\crc_reg[2]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \crc_reg[2]_i_14 
       (.I0(p_7_in330_in),
        .I1(p_4_in327_in),
        .I2(p_37_in324_in),
        .I3(p_0_in323_in),
        .I4(\data_reg_reg_n_0_[16] ),
        .O(\crc_reg[2]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hC7F7)) 
    \crc_reg[2]_i_15 
       (.I0(txA_dat[5]),
        .I1(\msk_reg_n_0_[1] ),
        .I2(\msk_reg_n_0_[0] ),
        .I3(txB_dat[5]),
        .O(\crc_reg[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h909F6F609F90606F)) 
    \crc_reg[2]_i_2 
       (.I0(\crc_reg[2]_i_5_n_0 ),
        .I1(\crc_reg[5]_i_7_n_0 ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\data_reg[16]_i_1_n_0 ),
        .I4(\crc_reg[2]_i_6_n_0 ),
        .I5(\crc_reg[2]_i_7_n_0 ),
        .O(\crc_reg[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBBBBBBBBFFBF)) 
    \crc_reg[2]_i_3 
       (.I0(state[3]),
        .I1(state[2]),
        .I2(\crc_reg[2]_i_8_n_0 ),
        .I3(\crc_reg[2]_i_9_n_0 ),
        .I4(state[1]),
        .I5(state[0]),
        .O(\crc_reg[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h82282882AAAAAAAA)) 
    \crc_reg[2]_i_4 
       (.I0(\crc_reg[2]_i_10_n_0 ),
        .I1(\crc_reg[2]_i_11_n_0 ),
        .I2(p_37_in),
        .I3(\crc_reg[2]_i_6_n_0 ),
        .I4(\crc_reg[2]_i_12_n_0 ),
        .I5(txA_rdy_INST_0_i_23_n_0),
        .O(\crc_reg[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hC7F7)) 
    \crc_reg[2]_i_5 
       (.I0(txA_dat[29]),
        .I1(\msk_reg_n_0_[1] ),
        .I2(\msk_reg_n_0_[0] ),
        .I3(txB_dat[29]),
        .O(\crc_reg[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    \crc_reg[2]_i_6 
       (.I0(\crc_reg_reg_n_0_[30] ),
        .I1(p_5_in),
        .I2(p_6_in),
        .I3(p_0_in5_in),
        .I4(p_5_in6_in),
        .O(\crc_reg[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h55A59955AA5A66AA)) 
    \crc_reg[2]_i_7 
       (.I0(\crc_reg[25]_i_7_n_0 ),
        .I1(txB_dat[22]),
        .I2(txA_dat[22]),
        .I3(\msk_reg_n_0_[0] ),
        .I4(\msk_reg_n_0_[1] ),
        .I5(\crc_reg[0]_i_10_n_0 ),
        .O(\crc_reg[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9FFF6F0F9F0F6FFF)) 
    \crc_reg[2]_i_8 
       (.I0(\crc_reg[12]_i_26_n_0 ),
        .I1(\data_reg_reg_n_0_[24] ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(\crc_reg[2]_i_6_n_0 ),
        .I5(\crc_reg[2]_i_13_n_0 ),
        .O(\crc_reg[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F00F6969)) 
    \crc_reg[2]_i_9 
       (.I0(p_5_in500_in),
        .I1(\crc_reg[5]_i_20_n_0 ),
        .I2(\crc_reg[2]_i_6_n_0 ),
        .I3(\crc_reg[2]_i_14_n_0 ),
        .I4(\cnt_reg_n_0_[1] ),
        .I5(\cnt_reg_n_0_[0] ),
        .O(\crc_reg[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFEFCFEFCFEFFFEFC)) 
    \crc_reg[30]_i_1 
       (.I0(\crc_reg[30]_i_2_n_0 ),
        .I1(\crc_reg[30]_i_3_n_0 ),
        .I2(\crc_reg[30]_i_4_n_0 ),
        .I3(state[1]),
        .I4(state[0]),
        .I5(\crc_reg[30]_i_5_n_0 ),
        .O(crc_reg[30]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[30]_i_10 
       (.I0(p_0_in5_in),
        .I1(p_1_in490_in),
        .O(\crc_reg[30]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hA56AAA6A)) 
    \crc_reg[30]_i_11 
       (.I0(p_3_in),
        .I1(txB_dat[19]),
        .I2(\msk_reg_n_0_[0] ),
        .I3(\msk_reg_n_0_[1] ),
        .I4(txA_dat[19]),
        .O(\crc_reg[30]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF9999F00FFFFF)) 
    \crc_reg[30]_i_12 
       (.I0(\data_reg_reg_n_0_[8] ),
        .I1(p_13_in399_in),
        .I2(p_13_in334_in),
        .I3(\data_reg_reg_n_0_[16] ),
        .I4(\cnt_reg_n_0_[1] ),
        .I5(\cnt_reg_n_0_[0] ),
        .O(\crc_reg[30]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[30]_i_13 
       (.I0(p_13_in269_in),
        .I1(\data_reg_reg_n_0_[24] ),
        .O(\crc_reg[30]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBB8B88)) 
    \crc_reg[30]_i_2 
       (.I0(p_1_in490_in),
        .I1(state[0]),
        .I2(\crc_reg[30]_i_5_n_0 ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(\crc_reg[30]_i_6_n_0 ),
        .I5(\crc_reg[30]_i_7_n_0 ),
        .O(\crc_reg[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \crc_reg[30]_i_3 
       (.I0(state[3]),
        .I1(state[2]),
        .O(\crc_reg[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h1001011001101001)) 
    \crc_reg[30]_i_4 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(p_0_in5_in),
        .I3(p_1_in490_in),
        .I4(p_3_in),
        .I5(\crc_reg[30]_i_8_n_0 ),
        .O(\crc_reg[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h609F6F906F90609F)) 
    \crc_reg[30]_i_5 
       (.I0(\data_reg[24]_i_1_n_0 ),
        .I1(\crc_reg[30]_i_9_n_0 ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\crc_reg[30]_i_10_n_0 ),
        .I4(\data_reg[16]_i_1_n_0 ),
        .I5(\crc_reg[30]_i_11_n_0 ),
        .O(\crc_reg[30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \crc_reg[30]_i_6 
       (.I0(\crc_reg[29]_i_11_n_0 ),
        .I1(p_3_in),
        .I2(\state[3]_i_20_n_0 ),
        .I3(\crc_reg[20]_i_7_n_0 ),
        .I4(p_1_in490_in),
        .I5(p_0_in5_in),
        .O(\crc_reg[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \crc_reg[30]_i_7 
       (.I0(txA_rdy_INST_0_i_23_n_0),
        .I1(p_3_in),
        .I2(\state[3]_i_21_n_0 ),
        .I3(\crc_reg[20]_i_8_n_0 ),
        .I4(p_1_in490_in),
        .I5(p_0_in5_in),
        .O(\crc_reg[30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h2A28282AAAA8A8AA)) 
    \crc_reg[30]_i_8 
       (.I0(\crc_reg[30]_i_12_n_0 ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\data_reg_reg_n_0_[0] ),
        .I4(p_11_in503_in),
        .I5(\crc_reg[30]_i_13_n_0 ),
        .O(\crc_reg[30]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hA56AAA6A)) 
    \crc_reg[30]_i_9 
       (.I0(p_3_in),
        .I1(txB_dat[27]),
        .I2(\msk_reg_n_0_[0] ),
        .I3(\msk_reg_n_0_[1] ),
        .I4(txA_dat[27]),
        .O(\crc_reg[30]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h0005F755)) 
    \crc_reg[31]_i_1 
       (.I0(state[0]),
        .I1(\cnt_reg_n_0_[1] ),
        .I2(state[1]),
        .I3(state[2]),
        .I4(state[3]),
        .O(\crc_reg[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \crc_reg[31]_i_2 
       (.I0(state[1]),
        .I1(p_1_in492_in),
        .I2(state[0]),
        .I3(\crc_reg[31]_i_3_n_0 ),
        .I4(\crc_reg[31]_i_4_n_0 ),
        .O(crc_reg[31]));
  LUT6 #(
    .INIT(64'hA05FA35CAC53AF50)) 
    \crc_reg[31]_i_3 
       (.I0(\crc_reg[31]_i_5_n_0 ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\crc_reg[31]_i_6_n_0 ),
        .I4(p_15_in76_in),
        .I5(p_15_in),
        .O(\crc_reg[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF080B0704)) 
    \crc_reg[31]_i_4 
       (.I0(\crc_reg[31]_i_5_n_0 ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\crc_reg[31]_i_7_n_0 ),
        .I4(\crc_reg[31]_i_6_n_0 ),
        .I5(\crc_reg[30]_i_3_n_0 ),
        .O(\crc_reg[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBB888BBBBBBB8BBB)) 
    \crc_reg[31]_i_5 
       (.I0(\crc_reg[5]_i_9_n_0 ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(txA_dat[18]),
        .I3(\msk_reg_n_0_[1] ),
        .I4(\msk_reg_n_0_[0] ),
        .I5(txB_dat[18]),
        .O(\crc_reg[31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[31]_i_6 
       (.I0(p_2_in11_in),
        .I1(p_1_in492_in),
        .O(\crc_reg[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \crc_reg[31]_i_7 
       (.I0(p_15_in336_in),
        .I1(p_15_in401_in),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(p_15_in271_in),
        .I5(p_13_in505_in),
        .O(\crc_reg[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8FCF0F8F8FCFF)) 
    \crc_reg[3]_i_1 
       (.I0(\cnt_reg_n_0_[1] ),
        .I1(\crc_reg_reg[3]_i_2_n_0 ),
        .I2(\crc_reg[3]_i_3_n_0 ),
        .I3(state[0]),
        .I4(state[1]),
        .I5(\crc_reg[3]_i_4_n_0 ),
        .O(crc_reg[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[3]_i_10 
       (.I0(\data_reg_reg_n_0_[24] ),
        .I1(p_7_in265_in),
        .I2(p_11_in267_in),
        .I3(\crc_reg[3]_i_13_n_0 ),
        .I4(p_0_in5_in),
        .I5(p_4_in262_in),
        .O(\crc_reg[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[3]_i_11 
       (.I0(\data_reg_reg_n_0_[8] ),
        .I1(p_4_in392_in),
        .I2(p_7_in395_in),
        .I3(\crc_reg[3]_i_13_n_0 ),
        .I4(p_0_in5_in),
        .I5(p_11_in397_in),
        .O(\crc_reg[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[3]_i_12 
       (.I0(p_11_in332_in),
        .I1(p_7_in330_in),
        .I2(\data_reg_reg_n_0_[16] ),
        .I3(\crc_reg[3]_i_13_n_0 ),
        .I4(p_0_in5_in),
        .I5(p_4_in327_in),
        .O(\crc_reg[3]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \crc_reg[3]_i_13 
       (.I0(p_5_in6_in),
        .I1(p_4_in8_in),
        .I2(p_6_in),
        .O(\crc_reg[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF00FFF2FF00)) 
    \crc_reg[3]_i_3 
       (.I0(txA_rdy_INST_0_i_23_n_0),
        .I1(\crc_reg[3]_i_7_n_0 ),
        .I2(\crc_reg[3]_i_8_n_0 ),
        .I3(\crc_reg[30]_i_3_n_0 ),
        .I4(state[1]),
        .I5(state[0]),
        .O(\crc_reg[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFFAC0FACF0AC00A)) 
    \crc_reg[3]_i_4 
       (.I0(\crc_reg[3]_i_9_n_0 ),
        .I1(\crc_reg[3]_i_10_n_0 ),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\cnt_reg_n_0_[0] ),
        .I4(\crc_reg[3]_i_11_n_0 ),
        .I5(\crc_reg[3]_i_12_n_0 ),
        .O(\crc_reg[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[3]_i_5 
       (.I0(p_0_in5_in),
        .I1(\crc_reg[11]_i_14_n_0 ),
        .I2(p_5_in6_in),
        .I3(p_2_in197_in),
        .I4(\crc_reg[29]_i_15_n_0 ),
        .I5(\crc_reg[25]_i_7_n_0 ),
        .O(\crc_reg[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[3]_i_6 
       (.I0(p_0_in5_in),
        .I1(\crc_reg[3]_i_13_n_0 ),
        .I2(\data_reg[24]_i_1_n_0 ),
        .I3(p_0_in137_in),
        .I4(\crc_reg[2]_i_5_n_0 ),
        .I5(p_2_in132_in),
        .O(\crc_reg[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[3]_i_7 
       (.I0(\state[3]_i_21_n_0 ),
        .I1(p_11_in),
        .I2(p_0_in5_in),
        .I3(\crc_reg[2]_i_12_n_0 ),
        .I4(p_5_in6_in),
        .I5(\crc_reg[11]_i_14_n_0 ),
        .O(\crc_reg[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h2882822882282882)) 
    \crc_reg[3]_i_8 
       (.I0(\crc_reg[29]_i_11_n_0 ),
        .I1(\crc_reg[27]_i_24_n_0 ),
        .I2(\crc_reg[29]_i_16_n_0 ),
        .I3(p_7_in70_in),
        .I4(p_0_in5_in),
        .I5(\crc_reg[3]_i_13_n_0 ),
        .O(\crc_reg[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[3]_i_9 
       (.I0(\crc_reg[3]_i_13_n_0 ),
        .I1(\data_reg_reg_n_0_[0] ),
        .I2(p_2_in497_in),
        .I3(p_0_in5_in),
        .I4(p_9_in),
        .I5(p_5_in500_in),
        .O(\crc_reg[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF50DF50D0)) 
    \crc_reg[4]_i_1 
       (.I0(\crc_reg[4]_i_2_n_0 ),
        .I1(\cnt_reg_n_0_[1] ),
        .I2(state[1]),
        .I3(\crc_reg[4]_i_3_n_0 ),
        .I4(state[0]),
        .I5(\crc_reg[4]_i_4_n_0 ),
        .O(crc_reg[4]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hC7F7)) 
    \crc_reg[4]_i_10 
       (.I0(txA_dat[17]),
        .I1(\msk_reg_n_0_[1] ),
        .I2(\msk_reg_n_0_[0] ),
        .I3(txB_dat[17]),
        .O(\crc_reg[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[4]_i_11 
       (.I0(\crc_reg[4]_i_6_n_0 ),
        .I1(p_7_in330_in),
        .I2(p_0_in323_in),
        .I3(p_13_in334_in),
        .I4(p_11_in332_in),
        .I5(p_37_in324_in),
        .O(\crc_reg[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h96696996FFFFFFFF)) 
    \crc_reg[4]_i_12 
       (.I0(p_9_in),
        .I1(p_11_in503_in),
        .I2(\crc_reg[4]_i_15_n_0 ),
        .I3(p_30_in495_in),
        .I4(\crc_reg[4]_i_6_n_0 ),
        .I5(\crc_reg[29]_i_11_n_0 ),
        .O(\crc_reg[4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hE01020D020D0E010)) 
    \crc_reg[4]_i_13 
       (.I0(\crc_reg[4]_i_16_n_0 ),
        .I1(\cnt_reg_n_0_[1] ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\crc_reg[4]_i_6_n_0 ),
        .I4(\crc_reg[4]_i_17_n_0 ),
        .I5(\crc_reg[26]_i_15_n_0 ),
        .O(\crc_reg[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAC3FFFF55C3FF)) 
    \crc_reg[4]_i_14 
       (.I0(txA_dat[5]),
        .I1(txB_dat[5]),
        .I2(txB_dat[4]),
        .I3(\msk_reg_n_0_[0] ),
        .I4(\msk_reg_n_0_[1] ),
        .I5(txA_dat[4]),
        .O(\crc_reg[4]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[4]_i_15 
       (.I0(p_0_in494_in),
        .I1(p_5_in500_in),
        .O(\crc_reg[4]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \crc_reg[4]_i_16 
       (.I0(p_13_in399_in),
        .I1(p_11_in397_in),
        .I2(p_37_in389_in),
        .I3(p_0_in388_in),
        .I4(p_7_in395_in),
        .O(\crc_reg[4]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[4]_i_17 
       (.I0(p_7_in265_in),
        .I1(p_0_in258_in),
        .O(\crc_reg[4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00000000D77D7DD7)) 
    \crc_reg[4]_i_2 
       (.I0(txA_rdy_INST_0_i_23_n_0),
        .I1(\crc_reg[4]_i_5_n_0 ),
        .I2(\crc_reg[4]_i_6_n_0 ),
        .I3(\crc_reg[4]_i_7_n_0 ),
        .I4(\crc_reg[20]_i_8_n_0 ),
        .I5(\crc_reg[4]_i_8_n_0 ),
        .O(\crc_reg[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8BB8B88BB88B8BB8)) 
    \crc_reg[4]_i_3 
       (.I0(\crc_reg[4]_i_9_n_0 ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\crc_reg[11]_i_15_n_0 ),
        .I3(\crc_reg[4]_i_6_n_0 ),
        .I4(\crc_reg[25]_i_7_n_0 ),
        .I5(\crc_reg[4]_i_10_n_0 ),
        .O(\crc_reg[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAEFFAAAAAAAA)) 
    \crc_reg[4]_i_4 
       (.I0(\crc_reg[30]_i_3_n_0 ),
        .I1(txA_rdy_INST_0_i_20_n_0),
        .I2(\crc_reg[4]_i_11_n_0 ),
        .I3(\crc_reg[4]_i_12_n_0 ),
        .I4(\crc_reg[4]_i_13_n_0 ),
        .I5(\crc_reg[29]_i_13_n_0 ),
        .O(\crc_reg[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6666996696966666)) 
    \crc_reg[4]_i_5 
       (.I0(p_37_in),
        .I1(\state[3]_i_22_n_0 ),
        .I2(txB_dat[12]),
        .I3(txA_dat[12]),
        .I4(\msk_reg_n_0_[0] ),
        .I5(\msk_reg_n_0_[1] ),
        .O(\crc_reg[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    \crc_reg[4]_i_6 
       (.I0(\crc_reg_reg_n_0_[30] ),
        .I1(p_5_in),
        .I2(p_5_in6_in),
        .I3(p_4_in8_in),
        .I4(p_3_in),
        .O(\crc_reg[4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hC7F7)) 
    \crc_reg[4]_i_7 
       (.I0(txA_dat[13]),
        .I1(\msk_reg_n_0_[1] ),
        .I2(\msk_reg_n_0_[0] ),
        .I3(txB_dat[13]),
        .O(\crc_reg[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAEEAEAAEEAAEAEEA)) 
    \crc_reg[4]_i_8 
       (.I0(state[0]),
        .I1(\crc_reg[29]_i_11_n_0 ),
        .I2(\crc_reg[4]_i_6_n_0 ),
        .I3(\crc_reg[4]_i_14_n_0 ),
        .I4(\crc_reg[20]_i_7_n_0 ),
        .I5(\crc_reg[0]_i_6_n_0 ),
        .O(\crc_reg[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[4]_i_9 
       (.I0(p_0_in137_in),
        .I1(\crc_reg[20]_i_12_n_0 ),
        .I2(\crc_reg[0]_i_11_n_0 ),
        .I3(\crc_reg[2]_i_5_n_0 ),
        .I4(\crc_reg[23]_i_14_n_0 ),
        .I5(\crc_reg[4]_i_6_n_0 ),
        .O(\crc_reg[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF50DF50D0)) 
    \crc_reg[5]_i_1 
       (.I0(\crc_reg[5]_i_2_n_0 ),
        .I1(\cnt_reg_n_0_[1] ),
        .I2(state[1]),
        .I3(\crc_reg[5]_i_3_n_0 ),
        .I4(state[0]),
        .I5(\crc_reg[5]_i_4_n_0 ),
        .O(crc_reg[5]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[5]_i_10 
       (.I0(p_2_in11_in),
        .I1(p_0_in5_in),
        .I2(p_3_in),
        .I3(p_6_in),
        .I4(p_4_in8_in),
        .I5(\crc_reg[0]_i_7_n_0 ),
        .O(\crc_reg[5]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \crc_reg[5]_i_11 
       (.I0(p_2_in197_in),
        .I1(\crc_reg[15]_i_11_n_0 ),
        .I2(\crc_reg[26]_i_11_n_0 ),
        .I3(\crc_reg[0]_i_10_n_0 ),
        .I4(\data_reg[16]_i_1_n_0 ),
        .O(\crc_reg[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h2882822882282882)) 
    \crc_reg[5]_i_12 
       (.I0(txA_rdy_INST_0_i_20_n_0),
        .I1(\crc_reg[6]_i_18_n_0 ),
        .I2(p_11_in332_in),
        .I3(\crc_reg[5]_i_18_n_0 ),
        .I4(\crc_reg[6]_i_15_n_0 ),
        .I5(\crc_reg[5]_i_16_n_0 ),
        .O(\crc_reg[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h96696996FFFFFFFF)) 
    \crc_reg[5]_i_13 
       (.I0(\crc_reg[0]_i_7_n_0 ),
        .I1(\crc_reg[11]_i_14_n_0 ),
        .I2(\crc_reg[6]_i_15_n_0 ),
        .I3(\crc_reg[5]_i_19_n_0 ),
        .I4(\data_reg_reg_n_0_[24] ),
        .I5(txA_rdy_INST_0_i_13_n_0),
        .O(\crc_reg[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h2882822882282882)) 
    \crc_reg[5]_i_14 
       (.I0(\crc_reg[29]_i_11_n_0 ),
        .I1(\crc_reg[12]_i_25_n_0 ),
        .I2(p_9_in),
        .I3(\crc_reg[5]_i_20_n_0 ),
        .I4(\crc_reg[6]_i_15_n_0 ),
        .I5(\crc_reg[5]_i_16_n_0 ),
        .O(\crc_reg[5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h2882822882282882)) 
    \crc_reg[5]_i_15 
       (.I0(txA_rdy_INST_0_i_23_n_0),
        .I1(\crc_reg[5]_i_21_n_0 ),
        .I2(\crc_reg[5]_i_22_n_0 ),
        .I3(\crc_reg[6]_i_15_n_0 ),
        .I4(\crc_reg[11]_i_14_n_0 ),
        .I5(\crc_reg[0]_i_7_n_0 ),
        .O(\crc_reg[5]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[5]_i_16 
       (.I0(\crc_reg_reg_n_0_[30] ),
        .I1(p_5_in),
        .I2(p_4_in8_in),
        .I3(p_6_in),
        .O(\crc_reg[5]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCA5FFFF33A5FF)) 
    \crc_reg[5]_i_17 
       (.I0(txA_dat[10]),
        .I1(txB_dat[10]),
        .I2(txA_dat[8]),
        .I3(\msk_reg_n_0_[1] ),
        .I4(\msk_reg_n_0_[0] ),
        .I5(txB_dat[8]),
        .O(\crc_reg[5]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[5]_i_18 
       (.I0(p_4_in327_in),
        .I1(p_37_in324_in),
        .I2(p_0_in323_in),
        .I3(\data_reg_reg_n_0_[16] ),
        .O(\crc_reg[5]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[5]_i_19 
       (.I0(p_37_in259_in),
        .I1(p_0_in258_in),
        .I2(p_15_in271_in),
        .I3(p_4_in262_in),
        .I4(p_13_in269_in),
        .I5(p_11_in267_in),
        .O(\crc_reg[5]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8FBFBF8)) 
    \crc_reg[5]_i_2 
       (.I0(\crc_reg[5]_i_5_n_0 ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\crc_reg[5]_i_6_n_0 ),
        .I4(p_15_in76_in),
        .I5(state[0]),
        .O(\crc_reg[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[5]_i_20 
       (.I0(\data_reg_reg_n_0_[0] ),
        .I1(p_0_in494_in),
        .I2(p_30_in495_in),
        .I3(p_2_in497_in),
        .O(\crc_reg[5]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[5]_i_21 
       (.I0(p_15_in401_in),
        .I1(\data_reg_reg_n_0_[8] ),
        .I2(p_0_in388_in),
        .I3(p_13_in399_in),
        .O(\crc_reg[5]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \crc_reg[5]_i_22 
       (.I0(p_37_in389_in),
        .I1(p_4_in392_in),
        .I2(p_11_in397_in),
        .O(\crc_reg[5]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h690096FF69FF9600)) 
    \crc_reg[5]_i_3 
       (.I0(\crc_reg[5]_i_7_n_0 ),
        .I1(\crc_reg[5]_i_8_n_0 ),
        .I2(\crc_reg[5]_i_9_n_0 ),
        .I3(\cnt_reg_n_0_[0] ),
        .I4(\crc_reg[5]_i_10_n_0 ),
        .I5(\crc_reg[5]_i_11_n_0 ),
        .O(\crc_reg[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEFAAAAAAAA)) 
    \crc_reg[5]_i_4 
       (.I0(\crc_reg[30]_i_3_n_0 ),
        .I1(\crc_reg[5]_i_12_n_0 ),
        .I2(\crc_reg[5]_i_13_n_0 ),
        .I3(\crc_reg[5]_i_14_n_0 ),
        .I4(\crc_reg[5]_i_15_n_0 ),
        .I5(\crc_reg[29]_i_13_n_0 ),
        .O(\crc_reg[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[5]_i_5 
       (.I0(\crc_reg[29]_i_18_n_0 ),
        .I1(\crc_reg[6]_i_15_n_0 ),
        .I2(\crc_reg[5]_i_16_n_0 ),
        .I3(\crc_reg[12]_i_20_n_0 ),
        .I4(\crc_reg[5]_i_17_n_0 ),
        .I5(p_37_in),
        .O(\crc_reg[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[5]_i_6 
       (.I0(\crc_reg[5]_i_16_n_0 ),
        .I1(\crc_reg[6]_i_15_n_0 ),
        .I2(\crc_reg[29]_i_16_n_0 ),
        .I3(\crc_reg[27]_i_24_n_0 ),
        .I4(\crc_reg[20]_i_7_n_0 ),
        .I5(\crc_reg[0]_i_6_n_0 ),
        .O(\crc_reg[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAA5A66AA55A59955)) 
    \crc_reg[5]_i_7 
       (.I0(\crc_reg[26]_i_10_n_0 ),
        .I1(txB_dat[30]),
        .I2(txA_dat[30]),
        .I3(\msk_reg_n_0_[0] ),
        .I4(\msk_reg_n_0_[1] ),
        .I5(\data_reg[24]_i_1_n_0 ),
        .O(\crc_reg[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAC3FFFF55C3FF)) 
    \crc_reg[5]_i_8 
       (.I0(txA_dat[28]),
        .I1(txB_dat[28]),
        .I2(txB_dat[27]),
        .I3(\msk_reg_n_0_[0] ),
        .I4(\msk_reg_n_0_[1] ),
        .I5(txA_dat[27]),
        .O(\crc_reg[5]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hC7F7)) 
    \crc_reg[5]_i_9 
       (.I0(txA_dat[26]),
        .I1(\msk_reg_n_0_[1] ),
        .I2(\msk_reg_n_0_[0] ),
        .I3(txB_dat[26]),
        .O(\crc_reg[5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFCFFFCFFFFFFFE)) 
    \crc_reg[6]_i_1 
       (.I0(\crc_reg[6]_i_2_n_0 ),
        .I1(\crc_reg[6]_i_3_n_0 ),
        .I2(\crc_reg[30]_i_3_n_0 ),
        .I3(\crc_reg[6]_i_4_n_0 ),
        .I4(\crc_reg[23]_i_5_n_0 ),
        .I5(\crc_reg_reg[6]_i_5_n_0 ),
        .O(crc_reg[6]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[6]_i_10 
       (.I0(p_4_in327_in),
        .I1(\crc_reg[6]_i_15_n_0 ),
        .I2(\crc_reg[6]_i_16_n_0 ),
        .I3(p_7_in330_in),
        .I4(\crc_reg[6]_i_18_n_0 ),
        .I5(\crc_reg[14]_i_19_n_0 ),
        .O(\crc_reg[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h96696996FFFFFFFF)) 
    \crc_reg[6]_i_11 
       (.I0(\crc_reg[6]_i_15_n_0 ),
        .I1(p_6_in),
        .I2(p_2_in497_in),
        .I3(\crc_reg[18]_i_14_n_0 ),
        .I4(\crc_reg[6]_i_19_n_0 ),
        .I5(\crc_reg[29]_i_11_n_0 ),
        .O(\crc_reg[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h2882822882282882)) 
    \crc_reg[6]_i_12 
       (.I0(txA_rdy_INST_0_i_23_n_0),
        .I1(\crc_reg[6]_i_16_n_0 ),
        .I2(\crc_reg[6]_i_20_n_0 ),
        .I3(\crc_reg[12]_i_22_n_0 ),
        .I4(p_4_in392_in),
        .I5(\data_reg_reg_n_0_[8] ),
        .O(\crc_reg[6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[6]_i_13 
       (.I0(\crc_reg[20]_i_11_n_0 ),
        .I1(\data_reg[16]_i_1_n_0 ),
        .I2(\crc_reg[24]_i_13_n_0 ),
        .I3(\crc_reg[28]_i_13_n_0 ),
        .I4(\crc_reg[6]_i_15_n_0 ),
        .I5(\crc_reg[6]_i_16_n_0 ),
        .O(\crc_reg[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[6]_i_14 
       (.I0(\crc_reg[20]_i_12_n_0 ),
        .I1(\crc_reg[23]_i_13_n_0 ),
        .I2(\crc_reg[12]_i_14_n_0 ),
        .I3(\crc_reg[6]_i_16_n_0 ),
        .I4(\crc_reg[6]_i_15_n_0 ),
        .I5(\data_reg[24]_i_1_n_0 ),
        .O(\crc_reg[6]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \crc_reg[6]_i_15 
       (.I0(p_3_in),
        .I1(p_0_in5_in),
        .I2(p_2_in11_in),
        .O(\crc_reg[6]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \crc_reg[6]_i_16 
       (.I0(\crc_reg_reg_n_0_[30] ),
        .I1(p_6_in),
        .I2(p_5_in6_in),
        .O(\crc_reg[6]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[6]_i_17 
       (.I0(\data_reg_reg_n_0_[24] ),
        .I1(p_7_in265_in),
        .I2(p_4_in262_in),
        .I3(p_13_in269_in),
        .O(\crc_reg[6]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[6]_i_18 
       (.I0(p_13_in334_in),
        .I1(p_15_in336_in),
        .O(\crc_reg[6]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \crc_reg[6]_i_19 
       (.I0(\data_reg_reg_n_0_[0] ),
        .I1(p_0_in494_in),
        .I2(p_13_in505_in),
        .I3(p_11_in503_in),
        .I4(p_5_in500_in),
        .O(\crc_reg[6]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \crc_reg[6]_i_2 
       (.I0(state[1]),
        .I1(\cnt_reg_n_0_[1] ),
        .O(\crc_reg[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \crc_reg[6]_i_20 
       (.I0(p_13_in399_in),
        .I1(p_0_in388_in),
        .I2(p_3_in),
        .I3(p_0_in5_in),
        .I4(p_2_in11_in),
        .O(\crc_reg[6]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hA88A8888AAAAAAAA)) 
    \crc_reg[6]_i_3 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(\crc_reg[6]_i_6_n_0 ),
        .I3(\crc_reg[6]_i_7_n_0 ),
        .I4(\crc_reg[29]_i_11_n_0 ),
        .I5(\crc_reg[6]_i_8_n_0 ),
        .O(\crc_reg[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA8A88AAAA)) 
    \crc_reg[6]_i_4 
       (.I0(\crc_reg[29]_i_13_n_0 ),
        .I1(\crc_reg[6]_i_9_n_0 ),
        .I2(\crc_reg[6]_i_10_n_0 ),
        .I3(txA_rdy_INST_0_i_20_n_0),
        .I4(\crc_reg[6]_i_11_n_0 ),
        .I5(\crc_reg[6]_i_12_n_0 ),
        .O(\crc_reg[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hC7F738083808C7F7)) 
    \crc_reg[6]_i_6 
       (.I0(txA_dat[5]),
        .I1(\msk_reg_n_0_[1] ),
        .I2(\msk_reg_n_0_[0] ),
        .I3(txB_dat[5]),
        .I4(p_15_in76_in),
        .I5(\crc_reg[27]_i_24_n_0 ),
        .O(\crc_reg[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[6]_i_7 
       (.I0(\crc_reg[20]_i_7_n_0 ),
        .I1(p_0_in64_in),
        .I2(\crc_reg[6]_i_15_n_0 ),
        .I3(\crc_reg_reg_n_0_[30] ),
        .I4(p_5_in6_in),
        .I5(p_6_in),
        .O(\crc_reg[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h69969669FFFFFFFF)) 
    \crc_reg[6]_i_8 
       (.I0(\crc_reg[12]_i_20_n_0 ),
        .I1(\crc_reg[2]_i_11_n_0 ),
        .I2(\crc_reg[6]_i_15_n_0 ),
        .I3(\crc_reg[28]_i_14_n_0 ),
        .I4(\crc_reg[6]_i_16_n_0 ),
        .I5(txA_rdy_INST_0_i_23_n_0),
        .O(\crc_reg[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \crc_reg[6]_i_9 
       (.I0(txA_rdy_INST_0_i_13_n_0),
        .I1(\crc_reg[6]_i_16_n_0 ),
        .I2(\crc_reg[6]_i_15_n_0 ),
        .I3(p_15_in271_in),
        .I4(p_0_in258_in),
        .I5(\crc_reg[6]_i_17_n_0 ),
        .O(\crc_reg[6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFCF0FCF0FEFFFEF0)) 
    \crc_reg[7]_i_1 
       (.I0(\cnt_reg_n_0_[1] ),
        .I1(\crc_reg[7]_i_2_n_0 ),
        .I2(\crc_reg[7]_i_3_n_0 ),
        .I3(state[1]),
        .I4(state[0]),
        .I5(\crc_reg_reg[7]_i_4_n_0 ),
        .O(crc_reg[7]));
  LUT6 #(
    .INIT(64'h9669699600000000)) 
    \crc_reg[7]_i_10 
       (.I0(\crc_reg[29]_i_21_n_0 ),
        .I1(\crc_reg[12]_i_22_n_0 ),
        .I2(\crc_reg[13]_i_20_n_0 ),
        .I3(p_37_in389_in),
        .I4(p_5_in),
        .I5(txA_rdy_INST_0_i_23_n_0),
        .O(\crc_reg[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[7]_i_11 
       (.I0(p_5_in),
        .I1(\crc_reg[25]_i_7_n_0 ),
        .I2(\crc_reg[13]_i_20_n_0 ),
        .I3(\crc_reg[15]_i_11_n_0 ),
        .I4(p_2_in194_in),
        .I5(\crc_reg[29]_i_15_n_0 ),
        .O(\crc_reg[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[7]_i_12 
       (.I0(\crc_reg[23]_i_14_n_0 ),
        .I1(\crc_reg[7]_i_13_n_0 ),
        .I2(\crc_reg[10]_i_15_n_0 ),
        .I3(p_0_in137_in),
        .I4(\crc_reg[12]_i_14_n_0 ),
        .I5(\data_reg[24]_i_1_n_0 ),
        .O(\crc_reg[7]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[7]_i_13 
       (.I0(p_0_in5_in),
        .I1(p_2_in11_in),
        .O(\crc_reg[7]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[7]_i_14 
       (.I0(p_11_in267_in),
        .I1(\data_reg_reg_n_0_[24] ),
        .O(\crc_reg[7]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \crc_reg[7]_i_15 
       (.I0(\data_reg_reg_n_0_[16] ),
        .I1(p_7_in330_in),
        .I2(p_11_in332_in),
        .O(\crc_reg[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[7]_i_16 
       (.I0(p_5_in6_in),
        .I1(p_4_in8_in),
        .I2(p_5_in),
        .I3(p_2_in11_in),
        .I4(p_0_in5_in),
        .I5(p_30_in495_in),
        .O(\crc_reg[7]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0131)) 
    \crc_reg[7]_i_2 
       (.I0(\crc_reg[7]_i_5_n_0 ),
        .I1(\cnt_reg_n_0_[1] ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\crc_reg[7]_i_6_n_0 ),
        .I4(state[0]),
        .O(\crc_reg[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEFAAAAAAAA)) 
    \crc_reg[7]_i_3 
       (.I0(\crc_reg[30]_i_3_n_0 ),
        .I1(\crc_reg[7]_i_7_n_0 ),
        .I2(\crc_reg[7]_i_8_n_0 ),
        .I3(\crc_reg[7]_i_9_n_0 ),
        .I4(\crc_reg[7]_i_10_n_0 ),
        .I5(\crc_reg[29]_i_13_n_0 ),
        .O(\crc_reg[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[7]_i_5 
       (.I0(\crc_reg[10]_i_13_n_0 ),
        .I1(\state[3]_i_20_n_0 ),
        .I2(\crc_reg[10]_i_15_n_0 ),
        .I3(\crc_reg[29]_i_16_n_0 ),
        .I4(\crc_reg[22]_i_7_n_0 ),
        .I5(\crc_reg[7]_i_13_n_0 ),
        .O(\crc_reg[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[7]_i_6 
       (.I0(\crc_reg[28]_i_14_n_0 ),
        .I1(\state[3]_i_21_n_0 ),
        .I2(p_0_in5_in),
        .I3(p_2_in11_in),
        .I4(\crc_reg[10]_i_20_n_0 ),
        .I5(\crc_reg[10]_i_15_n_0 ),
        .O(\crc_reg[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9669699600000000)) 
    \crc_reg[7]_i_7 
       (.I0(\crc_reg[7]_i_14_n_0 ),
        .I1(\crc_reg[10]_i_19_n_0 ),
        .I2(\crc_reg[13]_i_20_n_0 ),
        .I3(p_7_in265_in),
        .I4(p_5_in),
        .I5(txA_rdy_INST_0_i_13_n_0),
        .O(\crc_reg[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h96696996FFFFFFFF)) 
    \crc_reg[7]_i_8 
       (.I0(\crc_reg[7]_i_15_n_0 ),
        .I1(p_5_in),
        .I2(p_37_in324_in),
        .I3(p_15_in336_in),
        .I4(\crc_reg[13]_i_20_n_0 ),
        .I5(txA_rdy_INST_0_i_20_n_0),
        .O(\crc_reg[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h2882822882282882)) 
    \crc_reg[7]_i_9 
       (.I0(\crc_reg[29]_i_11_n_0 ),
        .I1(\crc_reg[7]_i_16_n_0 ),
        .I2(\data_reg_reg_n_0_[0] ),
        .I3(p_13_in505_in),
        .I4(p_5_in500_in),
        .I5(p_9_in),
        .O(\crc_reg[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFF50FF50FFFFFF54)) 
    \crc_reg[8]_i_1 
       (.I0(\crc_reg[8]_i_2_n_0 ),
        .I1(\cnt_reg_n_0_[1] ),
        .I2(\crc_reg[8]_i_3_n_0 ),
        .I3(\crc_reg[8]_i_4_n_0 ),
        .I4(\crc_reg[23]_i_5_n_0 ),
        .I5(\crc_reg[8]_i_5_n_0 ),
        .O(crc_reg[8]));
  LUT6 #(
    .INIT(64'h2882822882282882)) 
    \crc_reg[8]_i_10 
       (.I0(txA_rdy_INST_0_i_13_n_0),
        .I1(\crc_reg[8]_i_6_n_0 ),
        .I2(\crc_reg[26]_i_15_n_0 ),
        .I3(\crc_reg[11]_i_14_n_0 ),
        .I4(p_5_in),
        .I5(p_4_in262_in),
        .O(\crc_reg[8]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \crc_reg[8]_i_2 
       (.I0(\crc_reg_reg_n_0_[0] ),
        .I1(state[0]),
        .I2(state[1]),
        .O(\crc_reg[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFAAAEABABAEAAAF)) 
    \crc_reg[8]_i_3 
       (.I0(state[0]),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\crc_reg[8]_i_6_n_0 ),
        .I4(\crc_reg[11]_i_7_n_0 ),
        .I5(\crc_reg[11]_i_6_n_0 ),
        .O(\crc_reg[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEFAAAAAAAA)) 
    \crc_reg[8]_i_4 
       (.I0(\crc_reg[30]_i_3_n_0 ),
        .I1(\crc_reg[8]_i_7_n_0 ),
        .I2(\crc_reg[8]_i_8_n_0 ),
        .I3(\crc_reg[8]_i_9_n_0 ),
        .I4(\crc_reg[8]_i_10_n_0 ),
        .I5(\crc_reg[29]_i_13_n_0 ),
        .O(\crc_reg[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0069FF69FF960096)) 
    \crc_reg[8]_i_5 
       (.I0(\crc_reg[11]_i_13_n_0 ),
        .I1(\crc_reg[11]_i_14_n_0 ),
        .I2(\crc_reg[11]_i_15_n_0 ),
        .I3(\cnt_reg_n_0_[0] ),
        .I4(\crc_reg[11]_i_16_n_0 ),
        .I5(\crc_reg[8]_i_6_n_0 ),
        .O(\crc_reg[8]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[8]_i_6 
       (.I0(p_3_in),
        .I1(\crc_reg_reg_n_0_[0] ),
        .O(\crc_reg[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \crc_reg[8]_i_7 
       (.I0(\crc_reg[29]_i_11_n_0 ),
        .I1(\crc_reg[8]_i_6_n_0 ),
        .I2(\crc_reg[11]_i_14_n_0 ),
        .I3(\crc_reg[11]_i_18_n_0 ),
        .I4(\crc_reg[11]_i_19_n_0 ),
        .I5(p_30_in495_in),
        .O(\crc_reg[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h69969669FFFFFFFF)) 
    \crc_reg[8]_i_8 
       (.I0(\crc_reg[8]_i_6_n_0 ),
        .I1(\crc_reg[11]_i_14_n_0 ),
        .I2(p_13_in399_in),
        .I3(\crc_reg[11]_i_20_n_0 ),
        .I4(\crc_reg[11]_i_21_n_0 ),
        .I5(txA_rdy_INST_0_i_23_n_0),
        .O(\crc_reg[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \crc_reg[8]_i_9 
       (.I0(txA_rdy_INST_0_i_20_n_0),
        .I1(\crc_reg[8]_i_6_n_0 ),
        .I2(p_13_in334_in),
        .I3(p_11_in332_in),
        .I4(p_4_in327_in),
        .I5(\crc_reg[11]_i_22_n_0 ),
        .O(\crc_reg[8]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC5C505C5)) 
    \crc_reg[9]_i_1 
       (.I0(\crc_reg[9]_i_2_n_0 ),
        .I1(\crc_reg[9]_i_3_n_0 ),
        .I2(state[1]),
        .I3(state[0]),
        .I4(p_1_in453_in),
        .I5(\crc_reg[30]_i_3_n_0 ),
        .O(crc_reg[9]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    \crc_reg[9]_i_10 
       (.I0(p_6_in),
        .I1(p_3_in),
        .I2(p_5_in6_in),
        .I3(p_1_in453_in),
        .I4(p_2_in11_in),
        .O(\crc_reg[9]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[9]_i_11 
       (.I0(p_7_in330_in),
        .I1(p_13_in334_in),
        .I2(p_15_in336_in),
        .I3(p_4_in327_in),
        .O(\crc_reg[9]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[9]_i_12 
       (.I0(p_15_in271_in),
        .I1(p_13_in269_in),
        .I2(p_1_in453_in),
        .I3(p_2_in11_in),
        .O(\crc_reg[9]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \crc_reg[9]_i_13 
       (.I0(p_7_in265_in),
        .I1(p_4_in262_in),
        .I2(p_6_in),
        .I3(p_3_in),
        .I4(p_5_in6_in),
        .O(\crc_reg[9]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \crc_reg[9]_i_14 
       (.I0(p_2_in11_in),
        .I1(p_15_in401_in),
        .I2(p_1_in453_in),
        .O(\crc_reg[9]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[9]_i_15 
       (.I0(p_6_in),
        .I1(p_3_in),
        .I2(p_5_in6_in),
        .I3(p_4_in392_in),
        .I4(p_13_in399_in),
        .I5(p_7_in395_in),
        .O(\crc_reg[9]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[9]_i_16 
       (.I0(p_11_in503_in),
        .I1(p_13_in505_in),
        .I2(p_1_in453_in),
        .I3(p_2_in11_in),
        .O(\crc_reg[9]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \crc_reg[9]_i_17 
       (.I0(p_6_in),
        .I1(p_3_in),
        .I2(p_5_in6_in),
        .I3(p_5_in500_in),
        .I4(p_2_in497_in),
        .O(\crc_reg[9]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAC3FFFF55C3FF)) 
    \crc_reg[9]_i_18 
       (.I0(txA_dat[6]),
        .I1(txB_dat[6]),
        .I2(txB_dat[3]),
        .I3(\msk_reg_n_0_[0] ),
        .I4(\msk_reg_n_0_[1] ),
        .I5(txA_dat[3]),
        .O(\crc_reg[9]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[9]_i_19 
       (.I0(p_1_in453_in),
        .I1(p_2_in11_in),
        .O(\crc_reg[9]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    \crc_reg[9]_i_2 
       (.I0(\crc_reg[9]_i_4_n_0 ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\crc_reg[9]_i_5_n_0 ),
        .I3(state[0]),
        .I4(\crc_reg[9]_i_6_n_0 ),
        .I5(\crc_reg[9]_i_7_n_0 ),
        .O(\crc_reg[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF5F0F3F0F5FFF3F0)) 
    \crc_reg[9]_i_3 
       (.I0(\crc_reg[9]_i_4_n_0 ),
        .I1(\crc_reg[9]_i_5_n_0 ),
        .I2(\crc_reg[9]_i_8_n_0 ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(\cnt_reg_n_0_[0] ),
        .I5(\crc_reg[9]_i_9_n_0 ),
        .O(\crc_reg[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[9]_i_4 
       (.I0(p_2_in11_in),
        .I1(p_1_in453_in),
        .I2(\crc_reg[12]_i_14_n_0 ),
        .I3(\crc_reg[12]_i_21_n_0 ),
        .I4(\crc_reg[20]_i_12_n_0 ),
        .I5(p_2_in132_in),
        .O(\crc_reg[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[9]_i_5 
       (.I0(p_2_in11_in),
        .I1(p_1_in453_in),
        .I2(\crc_reg[27]_i_12_n_0 ),
        .I3(\crc_reg[12]_i_21_n_0 ),
        .I4(\crc_reg[25]_i_7_n_0 ),
        .I5(p_2_in197_in),
        .O(\crc_reg[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0FF0FFFF6666FFFF)) 
    \crc_reg[9]_i_6 
       (.I0(\crc_reg[9]_i_10_n_0 ),
        .I1(\crc_reg[9]_i_11_n_0 ),
        .I2(\crc_reg[9]_i_12_n_0 ),
        .I3(\crc_reg[9]_i_13_n_0 ),
        .I4(\cnt_reg_n_0_[1] ),
        .I5(\cnt_reg_n_0_[0] ),
        .O(\crc_reg[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000099990000F00F)) 
    \crc_reg[9]_i_7 
       (.I0(\crc_reg[9]_i_14_n_0 ),
        .I1(\crc_reg[9]_i_15_n_0 ),
        .I2(\crc_reg[9]_i_16_n_0 ),
        .I3(\crc_reg[9]_i_17_n_0 ),
        .I4(\cnt_reg_n_0_[1] ),
        .I5(\cnt_reg_n_0_[0] ),
        .O(\crc_reg[9]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hEBBEBEEBAAAAAAAA)) 
    \crc_reg[9]_i_8 
       (.I0(state[0]),
        .I1(\crc_reg[9]_i_18_n_0 ),
        .I2(\crc_reg[12]_i_21_n_0 ),
        .I3(\crc_reg[9]_i_19_n_0 ),
        .I4(\crc_reg[13]_i_16_n_0 ),
        .I5(\crc_reg[29]_i_11_n_0 ),
        .O(\crc_reg[9]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[9]_i_9 
       (.I0(p_1_in453_in),
        .I1(p_2_in11_in),
        .I2(\crc_reg[28]_i_14_n_0 ),
        .I3(\crc_reg[20]_i_8_n_0 ),
        .I4(\data_reg[14]_i_1_n_0 ),
        .I5(\crc_reg[12]_i_21_n_0 ),
        .O(\crc_reg[9]_i_9_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[0] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[0]),
        .PRE(tx_reset),
        .Q(\crc_reg_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[10] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[10]),
        .PRE(tx_reset),
        .Q(p_1_in468_in));
  MUXF7 \crc_reg_reg[10]_i_2 
       (.I0(\crc_reg[10]_i_5_n_0 ),
        .I1(\crc_reg[10]_i_6_n_0 ),
        .O(\crc_reg_reg[10]_i_2_n_0 ),
        .S(\cnt_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[11] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[11]),
        .PRE(tx_reset),
        .Q(p_1_in470_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[12] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[12]),
        .PRE(tx_reset),
        .Q(p_1_in471_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[13] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[13]),
        .PRE(tx_reset),
        .Q(p_1_in472_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[14] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[14]),
        .PRE(tx_reset),
        .Q(p_1_in474_in));
  MUXF7 \crc_reg_reg[14]_i_5 
       (.I0(\crc_reg[14]_i_13_n_0 ),
        .I1(\crc_reg[14]_i_14_n_0 ),
        .O(\crc_reg_reg[14]_i_5_n_0 ),
        .S(\cnt_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[15] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[15]),
        .PRE(tx_reset),
        .Q(p_1_in476_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[16] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[16]),
        .PRE(tx_reset),
        .Q(p_1_in478_in));
  MUXF7 \crc_reg_reg[16]_i_4 
       (.I0(\crc_reg[16]_i_6_n_0 ),
        .I1(\crc_reg[16]_i_5_n_0 ),
        .O(\crc_reg_reg[16]_i_4_n_0 ),
        .S(\cnt_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[17] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[17]),
        .PRE(tx_reset),
        .Q(p_1_in480_in));
  MUXF7 \crc_reg_reg[17]_i_4 
       (.I0(\crc_reg[17]_i_6_n_0 ),
        .I1(\crc_reg[17]_i_5_n_0 ),
        .O(\crc_reg_reg[17]_i_4_n_0 ),
        .S(\cnt_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[18] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[18]),
        .PRE(tx_reset),
        .Q(p_1_in482_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[19] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[19]),
        .PRE(tx_reset),
        .Q(p_1_in484_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[1] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[1]),
        .PRE(tx_reset),
        .Q(p_1_in453_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[20] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[20]),
        .PRE(tx_reset),
        .Q(p_1_in486_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[21] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[21]),
        .PRE(tx_reset),
        .Q(p_1_in488_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[22] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[22]),
        .PRE(tx_reset),
        .Q(p_1_in490_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[23] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[23]),
        .PRE(tx_reset),
        .Q(p_1_in492_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[24] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[24]),
        .PRE(tx_reset),
        .Q(p_5_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[25] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[25]),
        .PRE(tx_reset),
        .Q(p_6_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[26] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[26]),
        .PRE(tx_reset),
        .Q(p_5_in6_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[27] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[27]),
        .PRE(tx_reset),
        .Q(p_4_in8_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[28] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[28]),
        .PRE(tx_reset),
        .Q(p_3_in));
  MUXF7 \crc_reg_reg[28]_i_4 
       (.I0(\crc_reg[28]_i_6_n_0 ),
        .I1(\crc_reg[28]_i_5_n_0 ),
        .O(\crc_reg_reg[28]_i_4_n_0 ),
        .S(\cnt_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[29] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[29]),
        .PRE(tx_reset),
        .Q(p_2_in11_in));
  MUXF7 \crc_reg_reg[29]_i_4 
       (.I0(\crc_reg[29]_i_6_n_0 ),
        .I1(\crc_reg[29]_i_5_n_0 ),
        .O(\crc_reg_reg[29]_i_4_n_0 ),
        .S(\cnt_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[2] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[2]),
        .PRE(tx_reset),
        .Q(p_1_in455_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[30] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[30]),
        .PRE(tx_reset),
        .Q(\crc_reg_reg_n_0_[30] ));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[31] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[31]),
        .PRE(tx_reset),
        .Q(p_0_in5_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[3] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[3]),
        .PRE(tx_reset),
        .Q(p_1_in457_in));
  MUXF7 \crc_reg_reg[3]_i_2 
       (.I0(\crc_reg[3]_i_5_n_0 ),
        .I1(\crc_reg[3]_i_6_n_0 ),
        .O(\crc_reg_reg[3]_i_2_n_0 ),
        .S(\cnt_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[4] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[4]),
        .PRE(tx_reset),
        .Q(p_1_in459_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[5] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[5]),
        .PRE(tx_reset),
        .Q(p_1_in460_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[6] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[6]),
        .PRE(tx_reset),
        .Q(p_1_in462_in));
  MUXF7 \crc_reg_reg[6]_i_5 
       (.I0(\crc_reg[6]_i_13_n_0 ),
        .I1(\crc_reg[6]_i_14_n_0 ),
        .O(\crc_reg_reg[6]_i_5_n_0 ),
        .S(\cnt_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[7] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[7]),
        .PRE(tx_reset),
        .Q(p_1_in463_in));
  MUXF7 \crc_reg_reg[7]_i_4 
       (.I0(\crc_reg[7]_i_11_n_0 ),
        .I1(\crc_reg[7]_i_12_n_0 ),
        .O(\crc_reg_reg[7]_i_4_n_0 ),
        .S(\cnt_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[8] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[8]),
        .PRE(tx_reset),
        .Q(p_1_in465_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[9] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(crc_reg[9]),
        .PRE(tx_reset),
        .Q(p_1_in466_in));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h3808)) 
    \data_reg[0]_i_1 
       (.I0(txA_dat[0]),
        .I1(\msk_reg_n_0_[1] ),
        .I2(\msk_reg_n_0_[0] ),
        .I3(txB_dat[0]),
        .O(\data_reg[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0CA0)) 
    \data_reg[10]_i_1 
       (.I0(txB_dat[10]),
        .I1(txA_dat[10]),
        .I2(\msk_reg_n_0_[0] ),
        .I3(\msk_reg_n_0_[1] ),
        .O(p_15_in));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h3808)) 
    \data_reg[11]_i_1 
       (.I0(txA_dat[11]),
        .I1(\msk_reg_n_0_[1] ),
        .I2(\msk_reg_n_0_[0] ),
        .I3(txB_dat[11]),
        .O(p_13_in));
  LUT4 #(
    .INIT(16'h0CA0)) 
    \data_reg[12]_i_1 
       (.I0(txB_dat[12]),
        .I1(txA_dat[12]),
        .I2(\msk_reg_n_0_[0] ),
        .I3(\msk_reg_n_0_[1] ),
        .O(p_11_in));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h3808)) 
    \data_reg[13]_i_1 
       (.I0(txA_dat[13]),
        .I1(\msk_reg_n_0_[1] ),
        .I2(\msk_reg_n_0_[0] ),
        .I3(txB_dat[13]),
        .O(p_7_in));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h3808)) 
    \data_reg[14]_i_1 
       (.I0(txA_dat[14]),
        .I1(\msk_reg_n_0_[1] ),
        .I2(\msk_reg_n_0_[0] ),
        .I3(txB_dat[14]),
        .O(\data_reg[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0CA0)) 
    \data_reg[15]_i_1 
       (.I0(txB_dat[15]),
        .I1(txA_dat[15]),
        .I2(\msk_reg_n_0_[0] ),
        .I3(\msk_reg_n_0_[1] ),
        .O(p_37_in));
  LUT4 #(
    .INIT(16'h0CA0)) 
    \data_reg[16]_i_1 
       (.I0(txB_dat[16]),
        .I1(txA_dat[16]),
        .I2(\msk_reg_n_0_[0] ),
        .I3(\msk_reg_n_0_[1] ),
        .O(\data_reg[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h3808)) 
    \data_reg[17]_i_1 
       (.I0(txA_dat[17]),
        .I1(\msk_reg_n_0_[1] ),
        .I2(\msk_reg_n_0_[0] ),
        .I3(txB_dat[17]),
        .O(p_0_in193_in));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h3808)) 
    \data_reg[18]_i_1 
       (.I0(txA_dat[18]),
        .I1(\msk_reg_n_0_[1] ),
        .I2(\msk_reg_n_0_[0] ),
        .I3(txB_dat[18]),
        .O(p_0_in206_in));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h3808)) 
    \data_reg[19]_i_1 
       (.I0(txB_dat[19]),
        .I1(\msk_reg_n_0_[0] ),
        .I2(\msk_reg_n_0_[1] ),
        .I3(txA_dat[19]),
        .O(p_0_in204_in));
  LUT4 #(
    .INIT(16'h3808)) 
    \data_reg[1]_i_1 
       (.I0(txB_dat[1]),
        .I1(\msk_reg_n_0_[0] ),
        .I2(\msk_reg_n_0_[1] ),
        .I3(txA_dat[1]),
        .O(p_0_in64_in));
  LUT4 #(
    .INIT(16'h0CA0)) 
    \data_reg[20]_i_1 
       (.I0(txB_dat[20]),
        .I1(txA_dat[20]),
        .I2(\msk_reg_n_0_[0] ),
        .I3(\msk_reg_n_0_[1] ),
        .O(p_0_in202_in));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h3808)) 
    \data_reg[21]_i_1 
       (.I0(txA_dat[21]),
        .I1(\msk_reg_n_0_[1] ),
        .I2(\msk_reg_n_0_[0] ),
        .I3(txB_dat[21]),
        .O(p_0_in200_in));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h6420)) 
    \data_reg[22]_i_1 
       (.I0(\msk_reg_n_0_[1] ),
        .I1(\msk_reg_n_0_[0] ),
        .I2(txA_dat[22]),
        .I3(txB_dat[22]),
        .O(p_2_in197_in));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h6420)) 
    \data_reg[23]_i_1 
       (.I0(\msk_reg_n_0_[1] ),
        .I1(\msk_reg_n_0_[0] ),
        .I2(txA_dat[23]),
        .I3(txB_dat[23]),
        .O(p_2_in194_in));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h0CA0)) 
    \data_reg[24]_i_1 
       (.I0(txB_dat[24]),
        .I1(txA_dat[24]),
        .I2(\msk_reg_n_0_[0] ),
        .I3(\msk_reg_n_0_[1] ),
        .O(\data_reg[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h3808)) 
    \data_reg[25]_i_1 
       (.I0(txA_dat[25]),
        .I1(\msk_reg_n_0_[1] ),
        .I2(\msk_reg_n_0_[0] ),
        .I3(txB_dat[25]),
        .O(p_0_in128_in));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h3808)) 
    \data_reg[26]_i_1 
       (.I0(txA_dat[26]),
        .I1(\msk_reg_n_0_[1] ),
        .I2(\msk_reg_n_0_[0] ),
        .I3(txB_dat[26]),
        .O(p_0_in141_in));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h3808)) 
    \data_reg[27]_i_1 
       (.I0(txB_dat[27]),
        .I1(\msk_reg_n_0_[0] ),
        .I2(\msk_reg_n_0_[1] ),
        .I3(txA_dat[27]),
        .O(p_0_in139_in));
  LUT4 #(
    .INIT(16'h0CA0)) 
    \data_reg[28]_i_1 
       (.I0(txB_dat[28]),
        .I1(txA_dat[28]),
        .I2(\msk_reg_n_0_[0] ),
        .I3(\msk_reg_n_0_[1] ),
        .O(p_0_in137_in));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h3808)) 
    \data_reg[29]_i_1 
       (.I0(txA_dat[29]),
        .I1(\msk_reg_n_0_[1] ),
        .I2(\msk_reg_n_0_[0] ),
        .I3(txB_dat[29]),
        .O(p_0_in135_in));
  LUT4 #(
    .INIT(16'h3808)) 
    \data_reg[2]_i_1 
       (.I0(txB_dat[2]),
        .I1(\msk_reg_n_0_[0] ),
        .I2(\msk_reg_n_0_[1] ),
        .I3(txA_dat[2]),
        .O(p_15_in76_in));
  LUT4 #(
    .INIT(16'h0CA0)) 
    \data_reg[30]_i_1 
       (.I0(txB_dat[30]),
        .I1(txA_dat[30]),
        .I2(\msk_reg_n_0_[0] ),
        .I3(\msk_reg_n_0_[1] ),
        .O(p_2_in132_in));
  LUT6 #(
    .INIT(64'h000A0400000A0000)) 
    \data_reg[31]_i_1 
       (.I0(state[0]),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(state[3]),
        .I3(state[2]),
        .I4(state[1]),
        .I5(\cnt_reg_n_0_[1] ),
        .O(data_reg));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h3808)) 
    \data_reg[31]_i_2 
       (.I0(txA_dat[31]),
        .I1(\msk_reg_n_0_[1] ),
        .I2(\msk_reg_n_0_[0] ),
        .I3(txB_dat[31]),
        .O(p_2_in129_in));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h3808)) 
    \data_reg[3]_i_1 
       (.I0(txB_dat[3]),
        .I1(\msk_reg_n_0_[0] ),
        .I2(\msk_reg_n_0_[1] ),
        .I3(txA_dat[3]),
        .O(p_13_in74_in));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h3808)) 
    \data_reg[4]_i_1 
       (.I0(txA_dat[4]),
        .I1(\msk_reg_n_0_[1] ),
        .I2(\msk_reg_n_0_[0] ),
        .I3(txB_dat[4]),
        .O(p_11_in72_in));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h3808)) 
    \data_reg[5]_i_1 
       (.I0(txA_dat[5]),
        .I1(\msk_reg_n_0_[1] ),
        .I2(\msk_reg_n_0_[0] ),
        .I3(txB_dat[5]),
        .O(p_7_in70_in));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h3808)) 
    \data_reg[6]_i_1 
       (.I0(txA_dat[6]),
        .I1(\msk_reg_n_0_[1] ),
        .I2(\msk_reg_n_0_[0] ),
        .I3(txB_dat[6]),
        .O(p_4_in67_in));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h3808)) 
    \data_reg[7]_i_1 
       (.I0(txA_dat[7]),
        .I1(\msk_reg_n_0_[1] ),
        .I2(\msk_reg_n_0_[0] ),
        .I3(txB_dat[7]),
        .O(p_37_in65_in));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h3808)) 
    \data_reg[8]_i_1 
       (.I0(txB_dat[8]),
        .I1(\msk_reg_n_0_[0] ),
        .I2(\msk_reg_n_0_[1] ),
        .I3(txA_dat[8]),
        .O(\data_reg[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h3808)) 
    \data_reg[9]_i_1 
       (.I0(txB_dat[9]),
        .I1(\msk_reg_n_0_[0] ),
        .I2(\msk_reg_n_0_[1] ),
        .I3(txA_dat[9]),
        .O(p_0_in));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg_reg[0] 
       (.C(gtx_clk),
        .CE(data_reg),
        .CLR(tx_reset),
        .D(\data_reg[0]_i_1_n_0 ),
        .Q(\data_reg_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg_reg[10] 
       (.C(gtx_clk),
        .CE(data_reg),
        .CLR(tx_reset),
        .D(p_15_in),
        .Q(p_15_in401_in));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg_reg[11] 
       (.C(gtx_clk),
        .CE(data_reg),
        .CLR(tx_reset),
        .D(p_13_in),
        .Q(p_13_in399_in));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg_reg[12] 
       (.C(gtx_clk),
        .CE(data_reg),
        .CLR(tx_reset),
        .D(p_11_in),
        .Q(p_11_in397_in));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg_reg[13] 
       (.C(gtx_clk),
        .CE(data_reg),
        .CLR(tx_reset),
        .D(p_7_in),
        .Q(p_7_in395_in));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg_reg[14] 
       (.C(gtx_clk),
        .CE(data_reg),
        .CLR(tx_reset),
        .D(\data_reg[14]_i_1_n_0 ),
        .Q(p_4_in392_in));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg_reg[15] 
       (.C(gtx_clk),
        .CE(data_reg),
        .CLR(tx_reset),
        .D(p_37_in),
        .Q(p_37_in389_in));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg_reg[16] 
       (.C(gtx_clk),
        .CE(data_reg),
        .CLR(tx_reset),
        .D(\data_reg[16]_i_1_n_0 ),
        .Q(\data_reg_reg_n_0_[16] ));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg_reg[17] 
       (.C(gtx_clk),
        .CE(data_reg),
        .CLR(tx_reset),
        .D(p_0_in193_in),
        .Q(p_0_in323_in));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg_reg[18] 
       (.C(gtx_clk),
        .CE(data_reg),
        .CLR(tx_reset),
        .D(p_0_in206_in),
        .Q(p_15_in336_in));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg_reg[19] 
       (.C(gtx_clk),
        .CE(data_reg),
        .CLR(tx_reset),
        .D(p_0_in204_in),
        .Q(p_13_in334_in));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg_reg[1] 
       (.C(gtx_clk),
        .CE(data_reg),
        .CLR(tx_reset),
        .D(p_0_in64_in),
        .Q(p_0_in494_in));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg_reg[20] 
       (.C(gtx_clk),
        .CE(data_reg),
        .CLR(tx_reset),
        .D(p_0_in202_in),
        .Q(p_11_in332_in));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg_reg[21] 
       (.C(gtx_clk),
        .CE(data_reg),
        .CLR(tx_reset),
        .D(p_0_in200_in),
        .Q(p_7_in330_in));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg_reg[22] 
       (.C(gtx_clk),
        .CE(data_reg),
        .CLR(tx_reset),
        .D(p_2_in197_in),
        .Q(p_4_in327_in));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg_reg[23] 
       (.C(gtx_clk),
        .CE(data_reg),
        .CLR(tx_reset),
        .D(p_2_in194_in),
        .Q(p_37_in324_in));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg_reg[24] 
       (.C(gtx_clk),
        .CE(data_reg),
        .CLR(tx_reset),
        .D(\data_reg[24]_i_1_n_0 ),
        .Q(\data_reg_reg_n_0_[24] ));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg_reg[25] 
       (.C(gtx_clk),
        .CE(data_reg),
        .CLR(tx_reset),
        .D(p_0_in128_in),
        .Q(p_0_in258_in));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg_reg[26] 
       (.C(gtx_clk),
        .CE(data_reg),
        .CLR(tx_reset),
        .D(p_0_in141_in),
        .Q(p_15_in271_in));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg_reg[27] 
       (.C(gtx_clk),
        .CE(data_reg),
        .CLR(tx_reset),
        .D(p_0_in139_in),
        .Q(p_13_in269_in));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg_reg[28] 
       (.C(gtx_clk),
        .CE(data_reg),
        .CLR(tx_reset),
        .D(p_0_in137_in),
        .Q(p_11_in267_in));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg_reg[29] 
       (.C(gtx_clk),
        .CE(data_reg),
        .CLR(tx_reset),
        .D(p_0_in135_in),
        .Q(p_7_in265_in));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg_reg[2] 
       (.C(gtx_clk),
        .CE(data_reg),
        .CLR(tx_reset),
        .D(p_15_in76_in),
        .Q(p_13_in505_in));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg_reg[30] 
       (.C(gtx_clk),
        .CE(data_reg),
        .CLR(tx_reset),
        .D(p_2_in132_in),
        .Q(p_4_in262_in));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg_reg[31] 
       (.C(gtx_clk),
        .CE(data_reg),
        .CLR(tx_reset),
        .D(p_2_in129_in),
        .Q(p_37_in259_in));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg_reg[3] 
       (.C(gtx_clk),
        .CE(data_reg),
        .CLR(tx_reset),
        .D(p_13_in74_in),
        .Q(p_11_in503_in));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg_reg[4] 
       (.C(gtx_clk),
        .CE(data_reg),
        .CLR(tx_reset),
        .D(p_11_in72_in),
        .Q(p_9_in));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg_reg[5] 
       (.C(gtx_clk),
        .CE(data_reg),
        .CLR(tx_reset),
        .D(p_7_in70_in),
        .Q(p_5_in500_in));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg_reg[6] 
       (.C(gtx_clk),
        .CE(data_reg),
        .CLR(tx_reset),
        .D(p_4_in67_in),
        .Q(p_2_in497_in));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg_reg[7] 
       (.C(gtx_clk),
        .CE(data_reg),
        .CLR(tx_reset),
        .D(p_37_in65_in),
        .Q(p_30_in495_in));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg_reg[8] 
       (.C(gtx_clk),
        .CE(data_reg),
        .CLR(tx_reset),
        .D(\data_reg[8]_i_1_n_0 ),
        .Q(\data_reg_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg_reg[9] 
       (.C(gtx_clk),
        .CE(data_reg),
        .CLR(tx_reset),
        .D(p_0_in),
        .Q(p_0_in388_in));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \gmii_txd[0]_i_1 
       (.I0(\gmii_txd[0]_i_2_n_0 ),
        .I1(state[2]),
        .I2(gmii_txd[0]),
        .I3(\gmii_txd[6]_i_3_n_0 ),
        .O(\gmii_txd[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \gmii_txd[0]_i_2 
       (.I0(p_0_in5_in),
        .I1(state[0]),
        .I2(\gmii_txd[0]_i_3_n_0 ),
        .I3(state[1]),
        .I4(\gmii_txd[0]_i_4_n_0 ),
        .O(\gmii_txd[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCA00CA0FCAF0CAFF)) 
    \gmii_txd[0]_i_3 
       (.I0(\data_reg[16]_i_1_n_0 ),
        .I1(\data_reg[24]_i_1_n_0 ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(\state[3]_i_20_n_0 ),
        .I5(\state[3]_i_21_n_0 ),
        .O(\gmii_txd[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5404FFFF54040000)) 
    \gmii_txd[0]_i_4 
       (.I0(\cnt_reg_n_0_[1] ),
        .I1(\data_reg[16]_i_1_n_0 ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\data_reg[24]_i_1_n_0 ),
        .I4(state[0]),
        .I5(\gmii_txd[0]_i_5_n_0 ),
        .O(\gmii_txd[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFC0AFCFA0C0A0)) 
    \gmii_txd[0]_i_5 
       (.I0(\data_reg_reg_n_0_[16] ),
        .I1(\data_reg_reg_n_0_[24] ),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\cnt_reg_n_0_[0] ),
        .I4(\data_reg_reg_n_0_[8] ),
        .I5(\data_reg_reg_n_0_[0] ),
        .O(\gmii_txd[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h00F2)) 
    \gmii_txd[1]_i_1 
       (.I0(gmii_txd[1]),
        .I1(\gmii_txd[6]_i_3_n_0 ),
        .I2(state[2]),
        .I3(\gmii_txd[1]_i_2_n_0 ),
        .O(\gmii_txd[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000DFD5)) 
    \gmii_txd[1]_i_2 
       (.I0(state[1]),
        .I1(\crc_reg_reg_n_0_[30] ),
        .I2(state[0]),
        .I3(\gmii_txd[1]_i_3_n_0 ),
        .I4(\gmii_txd[1]_i_4_n_0 ),
        .I5(\gmii_txd[1]_i_5_n_0 ),
        .O(\gmii_txd[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAACCFF0FAACC000F)) 
    \gmii_txd[1]_i_3 
       (.I0(\crc_reg[0]_i_11_n_0 ),
        .I1(\crc_reg[4]_i_10_n_0 ),
        .I2(p_0_in64_in),
        .I3(\cnt_reg_n_0_[0] ),
        .I4(\cnt_reg_n_0_[1] ),
        .I5(\state[3]_i_22_n_0 ),
        .O(\gmii_txd[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h01FF)) 
    \gmii_txd[1]_i_4 
       (.I0(\gmii_txd[1]_i_6_n_0 ),
        .I1(state[1]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\gmii_txd[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000040000040404)) 
    \gmii_txd[1]_i_5 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\cnt_reg_n_0_[0] ),
        .I4(\crc_reg[0]_i_11_n_0 ),
        .I5(\crc_reg[4]_i_10_n_0 ),
        .O(\gmii_txd[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h3355000F3355FF0F)) 
    \gmii_txd[1]_i_6 
       (.I0(p_0_in323_in),
        .I1(p_0_in258_in),
        .I2(p_0_in494_in),
        .I3(\cnt_reg_n_0_[0] ),
        .I4(\cnt_reg_n_0_[1] ),
        .I5(p_0_in388_in),
        .O(\gmii_txd[1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h2F2F2F20)) 
    \gmii_txd[2]_i_1 
       (.I0(\gmii_txd[2]_i_2_n_0 ),
        .I1(\gmii_txd[2]_i_3_n_0 ),
        .I2(state[2]),
        .I3(gmii_txd[2]),
        .I4(\gmii_txd[6]_i_3_n_0 ),
        .O(\gmii_txd[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDDFFDDCFDDFCDDCC)) 
    \gmii_txd[2]_i_2 
       (.I0(\crc_reg[31]_i_5_n_0 ),
        .I1(\gmii_txd[2]_i_4_n_0 ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(p_15_in),
        .I5(p_15_in76_in),
        .O(\gmii_txd[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0E0F0EF00E000EF)) 
    \gmii_txd[2]_i_3 
       (.I0(\cnt_reg_n_0_[1] ),
        .I1(\crc_reg[31]_i_5_n_0 ),
        .I2(state[0]),
        .I3(state[1]),
        .I4(\crc_reg[31]_i_7_n_0 ),
        .I5(p_2_in11_in),
        .O(\gmii_txd[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \gmii_txd[2]_i_4 
       (.I0(state[0]),
        .I1(state[1]),
        .O(\gmii_txd[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \gmii_txd[3]_i_1 
       (.I0(\gmii_txd[3]_i_2_n_0 ),
        .I1(state[2]),
        .I2(gmii_txd[3]),
        .I3(\gmii_txd[6]_i_3_n_0 ),
        .O(\gmii_txd[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \gmii_txd[3]_i_2 
       (.I0(p_3_in),
        .I1(state[0]),
        .I2(\gmii_txd[3]_i_3_n_0 ),
        .I3(state[1]),
        .I4(\gmii_txd[3]_i_4_n_0 ),
        .O(\gmii_txd[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h50305F30503F5F3F)) 
    \gmii_txd[3]_i_3 
       (.I0(\crc_reg[20]_i_12_n_0 ),
        .I1(\crc_reg[20]_i_11_n_0 ),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\cnt_reg_n_0_[0] ),
        .I4(\crc_reg[20]_i_8_n_0 ),
        .I5(\crc_reg[20]_i_7_n_0 ),
        .O(\gmii_txd[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h001DFFFF001D0000)) 
    \gmii_txd[3]_i_4 
       (.I0(\crc_reg[20]_i_11_n_0 ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\crc_reg[20]_i_12_n_0 ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(state[0]),
        .I5(\crc_reg[20]_i_10_n_0 ),
        .O(\gmii_txd[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \gmii_txd[4]_i_1 
       (.I0(\gmii_txd[4]_i_2_n_0 ),
        .I1(state[2]),
        .I2(gmii_txd[4]),
        .I3(\gmii_txd[6]_i_3_n_0 ),
        .O(\gmii_txd[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \gmii_txd[4]_i_2 
       (.I0(p_4_in8_in),
        .I1(state[0]),
        .I2(\gmii_txd[4]_i_3_n_0 ),
        .I3(state[1]),
        .I4(\gmii_txd[4]_i_4_n_0 ),
        .O(\gmii_txd[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0CCFFAAF0CC00)) 
    \gmii_txd[4]_i_3 
       (.I0(p_0_in137_in),
        .I1(p_0_in202_in),
        .I2(p_11_in),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(\cnt_reg_n_0_[0] ),
        .I5(p_11_in72_in),
        .O(\gmii_txd[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \gmii_txd[4]_i_4 
       (.I0(p_0_in202_in),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(p_0_in137_in),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(state[0]),
        .I5(\gmii_txd[4]_i_5_n_0 ),
        .O(\gmii_txd[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \gmii_txd[4]_i_5 
       (.I0(p_11_in332_in),
        .I1(p_11_in267_in),
        .I2(p_9_in),
        .I3(\cnt_reg_n_0_[0] ),
        .I4(\cnt_reg_n_0_[1] ),
        .I5(p_11_in397_in),
        .O(\gmii_txd[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h00F2)) 
    \gmii_txd[5]_i_1 
       (.I0(gmii_txd[5]),
        .I1(\gmii_txd[6]_i_3_n_0 ),
        .I2(state[2]),
        .I3(\gmii_txd[5]_i_2_n_0 ),
        .O(\gmii_txd[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000DFD5)) 
    \gmii_txd[5]_i_2 
       (.I0(state[1]),
        .I1(p_5_in6_in),
        .I2(state[0]),
        .I3(\gmii_txd[5]_i_3_n_0 ),
        .I4(\gmii_txd[5]_i_4_n_0 ),
        .I5(\gmii_txd[5]_i_5_n_0 ),
        .O(\gmii_txd[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCAAFF0FCCAA000F)) 
    \gmii_txd[5]_i_3 
       (.I0(\crc_reg[25]_i_7_n_0 ),
        .I1(\crc_reg[2]_i_5_n_0 ),
        .I2(p_7_in70_in),
        .I3(\cnt_reg_n_0_[0] ),
        .I4(\cnt_reg_n_0_[1] ),
        .I5(\crc_reg[4]_i_7_n_0 ),
        .O(\gmii_txd[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000040000040404)) 
    \gmii_txd[5]_i_4 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\cnt_reg_n_0_[0] ),
        .I4(\crc_reg[2]_i_5_n_0 ),
        .I5(\crc_reg[25]_i_7_n_0 ),
        .O(\gmii_txd[5]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h01FF)) 
    \gmii_txd[5]_i_5 
       (.I0(\gmii_txd[5]_i_6_n_0 ),
        .I1(state[1]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\gmii_txd[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h3500350F35F035FF)) 
    \gmii_txd[5]_i_6 
       (.I0(p_7_in330_in),
        .I1(p_7_in265_in),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(p_5_in500_in),
        .I5(p_7_in395_in),
        .O(\gmii_txd[5]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \gmii_txd[6]_i_1 
       (.I0(\gmii_txd[6]_i_2_n_0 ),
        .I1(state[2]),
        .I2(gmii_txd[6]),
        .I3(\gmii_txd[6]_i_3_n_0 ),
        .O(\gmii_txd[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \gmii_txd[6]_i_2 
       (.I0(p_6_in),
        .I1(state[0]),
        .I2(\gmii_txd[6]_i_4_n_0 ),
        .I3(state[1]),
        .I4(\gmii_txd[6]_i_5_n_0 ),
        .O(\gmii_txd[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF011F011F011FF11)) 
    \gmii_txd[6]_i_3 
       (.I0(txA_rdy_INST_0_i_9_n_0),
        .I1(txA_rdy_INST_0_i_8_n_0),
        .I2(state[0]),
        .I3(state[1]),
        .I4(\gmii_txd[7]_i_7_n_0 ),
        .I5(\gmii_txd[6]_i_6_n_0 ),
        .O(\gmii_txd[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \gmii_txd[6]_i_4 
       (.I0(p_2_in197_in),
        .I1(p_2_in132_in),
        .I2(p_4_in67_in),
        .I3(\cnt_reg_n_0_[0] ),
        .I4(\cnt_reg_n_0_[1] ),
        .I5(\data_reg[14]_i_1_n_0 ),
        .O(\gmii_txd[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5404FFFF54040000)) 
    \gmii_txd[6]_i_5 
       (.I0(\cnt_reg_n_0_[1] ),
        .I1(p_2_in197_in),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(p_2_in132_in),
        .I4(state[0]),
        .I5(\gmii_txd[6]_i_7_n_0 ),
        .O(\gmii_txd[6]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \gmii_txd[6]_i_6 
       (.I0(\cnt_reg_n_0_[1] ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[2] ),
        .I3(\cnt_reg_n_0_[3] ),
        .O(\gmii_txd[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFCAF0CA0FCA00CA)) 
    \gmii_txd[6]_i_7 
       (.I0(p_2_in497_in),
        .I1(p_4_in392_in),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(p_4_in327_in),
        .I5(p_4_in262_in),
        .O(\gmii_txd[6]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h00FE)) 
    \gmii_txd[7]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[2]),
        .I3(state[3]),
        .O(\gmii_txd[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAEAAAAAFFEA)) 
    \gmii_txd[7]_i_2 
       (.I0(\gmii_txd[7]_i_3_n_0 ),
        .I1(gmii_txd[7]),
        .I2(\cnt[7]_i_3_n_0 ),
        .I3(state[1]),
        .I4(state[2]),
        .I5(\gmii_txd[7]_i_4_n_0 ),
        .O(\gmii_txd[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    \gmii_txd[7]_i_3 
       (.I0(state[2]),
        .I1(\gmii_txd[7]_i_5_n_0 ),
        .I2(state[1]),
        .I3(\gmii_txd[7]_i_6_n_0 ),
        .I4(state[0]),
        .I5(p_5_in),
        .O(\gmii_txd[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0010000055555555)) 
    \gmii_txd[7]_i_4 
       (.I0(state[0]),
        .I1(\gmii_txd[7]_i_7_n_0 ),
        .I2(\cnt_reg_n_0_[2] ),
        .I3(\cnt_reg_n_0_[3] ),
        .I4(txA_rdy_INST_0_i_20_n_0),
        .I5(gmii_txd[7]),
        .O(\gmii_txd[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFBAB0000FBABFFFF)) 
    \gmii_txd[7]_i_5 
       (.I0(\cnt_reg_n_0_[1] ),
        .I1(p_2_in194_in),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\crc_reg[23]_i_14_n_0 ),
        .I4(state[0]),
        .I5(\crc_reg[22]_i_9_n_0 ),
        .O(\gmii_txd[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF000F0FF55CC55CC)) 
    \gmii_txd[7]_i_6 
       (.I0(p_37_in),
        .I1(\crc_reg[22]_i_7_n_0 ),
        .I2(\crc_reg[23]_i_14_n_0 ),
        .I3(\cnt_reg_n_0_[0] ),
        .I4(p_2_in194_in),
        .I5(\cnt_reg_n_0_[1] ),
        .O(\gmii_txd[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gmii_txd[7]_i_7 
       (.I0(\cnt_reg_n_0_[5] ),
        .I1(\cnt_reg_n_0_[7] ),
        .I2(\cnt_reg_n_0_[6] ),
        .I3(\cnt_reg_n_0_[4] ),
        .O(\gmii_txd[7]_i_7_n_0 ));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gmii_txd_reg[0] 
       (.C(gtx_clk),
        .CE(\gmii_txd[7]_i_1_n_0 ),
        .CLR(tx_reset),
        .D(\gmii_txd[0]_i_1_n_0 ),
        .Q(gmii_txd[0]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gmii_txd_reg[1] 
       (.C(gtx_clk),
        .CE(\gmii_txd[7]_i_1_n_0 ),
        .CLR(tx_reset),
        .D(\gmii_txd[1]_i_1_n_0 ),
        .Q(gmii_txd[1]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gmii_txd_reg[2] 
       (.C(gtx_clk),
        .CE(\gmii_txd[7]_i_1_n_0 ),
        .CLR(tx_reset),
        .D(\gmii_txd[2]_i_1_n_0 ),
        .Q(gmii_txd[2]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gmii_txd_reg[3] 
       (.C(gtx_clk),
        .CE(\gmii_txd[7]_i_1_n_0 ),
        .CLR(tx_reset),
        .D(\gmii_txd[3]_i_1_n_0 ),
        .Q(gmii_txd[3]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gmii_txd_reg[4] 
       (.C(gtx_clk),
        .CE(\gmii_txd[7]_i_1_n_0 ),
        .CLR(tx_reset),
        .D(\gmii_txd[4]_i_1_n_0 ),
        .Q(gmii_txd[4]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gmii_txd_reg[5] 
       (.C(gtx_clk),
        .CE(\gmii_txd[7]_i_1_n_0 ),
        .CLR(tx_reset),
        .D(\gmii_txd[5]_i_1_n_0 ),
        .Q(gmii_txd[5]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gmii_txd_reg[6] 
       (.C(gtx_clk),
        .CE(\gmii_txd[7]_i_1_n_0 ),
        .CLR(tx_reset),
        .D(\gmii_txd[6]_i_1_n_0 ),
        .Q(gmii_txd[6]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gmii_txd_reg[7] 
       (.C(gtx_clk),
        .CE(\gmii_txd[7]_i_1_n_0 ),
        .CLR(tx_reset),
        .D(\gmii_txd[7]_i_2_n_0 ),
        .Q(gmii_txd[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF773F0000)) 
    gmii_txen_i_1
       (.I0(gmii_txen_i_2_n_0),
        .I1(state[2]),
        .I2(\state[3]_i_4_n_0 ),
        .I3(state[1]),
        .I4(txA_rdy_INST_0_i_2_n_0),
        .I5(gmii_txen_i_3_n_0),
        .O(gmii_txen_i_1_n_0));
  LUT6 #(
    .INIT(64'h4000404044444444)) 
    gmii_txen_i_2
       (.I0(\state[3]_i_7_n_0 ),
        .I1(\state[3]_i_9_n_0 ),
        .I2(\state[3]_i_8_n_0 ),
        .I3(reg_snoop),
        .I4(gmii_txen_i_4_n_0),
        .I5(txA_rdy_INST_0_i_15_n_0),
        .O(gmii_txen_i_2_n_0));
  LUT6 #(
    .INIT(64'h08FF00FF00440000)) 
    gmii_txen_i_3
       (.I0(\cnt[7]_i_3_n_0 ),
        .I1(txA_rdy_INST_0_i_25_n_0),
        .I2(txA_rdy_INST_0_i_24_n_0),
        .I3(state[3]),
        .I4(state[0]),
        .I5(gmii_txen),
        .O(gmii_txen_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_txen_i_4
       (.I0(txB_ctl[2]),
        .I1(\msk_reg_n_0_[0] ),
        .I2(\msk_reg_n_0_[1] ),
        .I3(txA_ctl[2]),
        .O(gmii_txen_i_4_n_0));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    gmii_txen_reg
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(tx_reset),
        .D(gmii_txen_i_1_n_0),
        .Q(gmii_txen));
  LUT6 #(
    .INIT(64'hFFFFFFFF773F0000)) 
    gmii_txer_i_1
       (.I0(gmii_txen_i_2_n_0),
        .I1(state[2]),
        .I2(\state[3]_i_4_n_0 ),
        .I3(state[1]),
        .I4(txA_rdy_INST_0_i_2_n_0),
        .I5(gmii_txer_i_2_n_0),
        .O(gmii_txer_i_1_n_0));
  LUT6 #(
    .INIT(64'h00AA002A80AA002A)) 
    gmii_txer_i_2
       (.I0(gmii_txer),
        .I1(state[0]),
        .I2(txA_rdy_INST_0_i_25_n_0),
        .I3(state[3]),
        .I4(\cnt[7]_i_3_n_0 ),
        .I5(txA_rdy_INST_0_i_24_n_0),
        .O(gmii_txer_i_2_n_0));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    gmii_txer_reg
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(tx_reset),
        .D(gmii_txer_i_1_n_0),
        .Q(gmii_txer));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \grt[0]_i_1 
       (.I0(grt_nxt[0]),
        .I1(state[2]),
        .I2(state[1]),
        .I3(state[0]),
        .I4(state[3]),
        .I5(grt[0]),
        .O(\grt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h040C040C0400040C)) 
    \grt[0]_i_2 
       (.I0(grt[1]),
        .I1(txB_vld),
        .I2(\msk_reg_n_0_[0] ),
        .I3(grt[0]),
        .I4(txA_vld),
        .I5(\msk_reg_n_0_[1] ),
        .O(grt_nxt[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \grt[1]_i_1 
       (.I0(grt_nxt[1]),
        .I1(state[2]),
        .I2(state[1]),
        .I3(state[0]),
        .I4(state[3]),
        .I5(grt[1]),
        .O(\grt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h040400040C0C0C0C)) 
    \grt[1]_i_2 
       (.I0(grt[1]),
        .I1(txA_vld),
        .I2(\msk_reg_n_0_[1] ),
        .I3(txB_vld),
        .I4(\msk_reg_n_0_[0] ),
        .I5(grt[0]),
        .O(grt_nxt[1]));
  FDCE #(
    .INIT(1'b0)) 
    \grt_reg[0] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(tx_reset),
        .D(\grt[0]_i_1_n_0 ),
        .Q(grt[0]));
  FDCE #(
    .INIT(1'b0)) 
    \grt_reg[1] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(tx_reset),
        .D(\grt[1]_i_1_n_0 ),
        .Q(grt[1]));
  LUT5 #(
    .INIT(32'h02FF0200)) 
    \msk[0]_i_1 
       (.I0(grt_nxt[0]),
        .I1(state[2]),
        .I2(state[1]),
        .I3(\msk[1]_i_2_n_0 ),
        .I4(\msk_reg_n_0_[0] ),
        .O(\msk[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h02AAFFFF02AA0000)) 
    \msk[1]_i_1 
       (.I0(grt_nxt[1]),
        .I1(state[1]),
        .I2(state[2]),
        .I3(state[3]),
        .I4(\msk[1]_i_2_n_0 ),
        .I5(\msk_reg_n_0_[1] ),
        .O(\msk[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF0700000033)) 
    \msk[1]_i_2 
       (.I0(\state[3]_i_18_n_0 ),
        .I1(state[0]),
        .I2(\cnt[7]_i_4_n_0 ),
        .I3(state[1]),
        .I4(state[2]),
        .I5(state[3]),
        .O(\msk[1]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \msk_reg[0] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(tx_reset),
        .D(\msk[0]_i_1_n_0 ),
        .Q(\msk_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \msk_reg[1] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(tx_reset),
        .D(\msk[1]_i_1_n_0 ),
        .Q(\msk_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFF800000008)) 
    reg_snoop_i_1
       (.I0(snoop),
        .I1(state[1]),
        .I2(state[2]),
        .I3(state[3]),
        .I4(state[0]),
        .I5(reg_snoop),
        .O(reg_snoop_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    reg_snoop_reg
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(tx_reset),
        .D(reg_snoop_i_1_n_0),
        .Q(reg_snoop));
  LUT6 #(
    .INIT(64'hFFFFFFFF11110100)) 
    \state[0]_i_1 
       (.I0(state[3]),
        .I1(\state[0]_i_2_n_0 ),
        .I2(\state[0]_i_3_n_0 ),
        .I3(\state[0]_i_4_n_0 ),
        .I4(\state[0]_i_5_n_0 ),
        .I5(\state[0]_i_6_n_0 ),
        .O(p_0_in__0[0]));
  LUT6 #(
    .INIT(64'h00000000CFCCAAAA)) 
    \state[0]_i_10 
       (.I0(txA_rdy_INST_0_i_16_n_0),
        .I1(state[0]),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(txA_rdy_INST_0_i_19_n_0),
        .I5(txA_rdy_INST_0_i_21_n_0),
        .O(\state[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h1111111100F00000)) 
    \state[0]_i_11 
       (.I0(txA_rdy_INST_0_i_19_n_0),
        .I1(reg_snoop),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(txA_rdy_INST_0_i_18_n_0),
        .I5(gmii_txen_i_4_n_0),
        .O(\state[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F000F05050303)) 
    \state[0]_i_2 
       (.I0(\state[0]_i_7_n_0 ),
        .I1(\cnt[7]_i_4_n_0 ),
        .I2(state[2]),
        .I3(\cnt[7]_i_3_n_0 ),
        .I4(state[1]),
        .I5(state[0]),
        .O(\state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \state[0]_i_3 
       (.I0(\state[3]_i_9_n_0 ),
        .I1(\state[0]_i_8_n_0 ),
        .I2(\state[0]_i_9_n_0 ),
        .I3(state[0]),
        .I4(\state[0]_i_10_n_0 ),
        .I5(\state[0]_i_11_n_0 ),
        .O(\state[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \state[0]_i_4 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\cnt_reg_n_0_[0] ),
        .O(\state[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h15041515FFFFFFFF)) 
    \state[0]_i_5 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(txA_rdy_INST_0_i_23_n_0),
        .I3(\state[3]_i_12_n_0 ),
        .I4(\state[3]_i_13_n_0 ),
        .I5(state[2]),
        .O(\state[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \state[0]_i_6 
       (.I0(\state[3]_i_18_n_0 ),
        .I1(state[0]),
        .I2(state[2]),
        .I3(state[3]),
        .I4(state[1]),
        .O(\state[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \state[0]_i_7 
       (.I0(\gmii_txd[7]_i_7_n_0 ),
        .I1(\cnt_reg_n_0_[1] ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\cnt_reg_n_0_[2] ),
        .I4(\cnt_reg_n_0_[3] ),
        .O(\state[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h5555444450004444)) 
    \state[0]_i_8 
       (.I0(\cnt[7]_i_16_n_0 ),
        .I1(txA_rdy_INST_0_i_21_n_0),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\cnt_reg_n_0_[0] ),
        .I4(txA_rdy_INST_0_i_19_n_0),
        .I5(gmii_txen_i_4_n_0),
        .O(\state[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF3808FFFF)) 
    \state[0]_i_9 
       (.I0(txA_ctl[3]),
        .I1(\msk_reg_n_0_[1] ),
        .I2(\msk_reg_n_0_[0] ),
        .I3(txB_ctl[3]),
        .I4(\crc_reg[29]_i_11_n_0 ),
        .I5(txA_rdy_INST_0_i_16_n_0),
        .O(\state[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEEE22E2)) 
    \state[1]_i_1 
       (.I0(\state[1]_i_2_n_0 ),
        .I1(state[2]),
        .I2(\state[1]_i_3_n_0 ),
        .I3(state[1]),
        .I4(\state[1]_i_4_n_0 ),
        .I5(state[3]),
        .O(p_0_in__0[1]));
  LUT4 #(
    .INIT(16'hF344)) 
    \state[1]_i_2 
       (.I0(\cnt[7]_i_3_n_0 ),
        .I1(state[0]),
        .I2(reg_snoop),
        .I3(state[1]),
        .O(\state[1]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \state[1]_i_3 
       (.I0(\cnt_reg_n_0_[1] ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(state[0]),
        .O(\state[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4444444400000C00)) 
    \state[1]_i_4 
       (.I0(txA_rdy_INST_0_i_13_n_0),
        .I1(state[1]),
        .I2(\state[3]_i_7_n_0 ),
        .I3(\state[3]_i_9_n_0 ),
        .I4(\state[1]_i_5_n_0 ),
        .I5(state[0]),
        .O(\state[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAA0808AA)) 
    \state[1]_i_5 
       (.I0(txA_rdy_INST_0_i_15_n_0),
        .I1(gmii_txen_i_4_n_0),
        .I2(reg_snoop),
        .I3(txA_rdy_INST_0_i_18_n_0),
        .I4(txA_rdy_INST_0_i_21_n_0),
        .O(\state[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000002020ECE8)) 
    \state[2]_i_1 
       (.I0(state[0]),
        .I1(state[2]),
        .I2(state[1]),
        .I3(\state[3]_i_4_n_0 ),
        .I4(\state[2]_i_2_n_0 ),
        .I5(state[3]),
        .O(p_0_in__0[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAA00008808)) 
    \state[2]_i_2 
       (.I0(\state[2]_i_3_n_0 ),
        .I1(\state[2]_i_4_n_0 ),
        .I2(reg_snoop),
        .I3(\cnt[7]_i_3_n_0 ),
        .I4(\state[2]_i_5_n_0 ),
        .I5(state[0]),
        .O(\state[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    \state[2]_i_3 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\cnt_reg_n_0_[0] ),
        .O(\state[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAEAEAEEFEEEFEF)) 
    \state[2]_i_4 
       (.I0(txA_rdy_INST_0_i_10_n_0),
        .I1(txA_rdy_INST_0_i_15_n_0),
        .I2(state[2]),
        .I3(\cnt_reg_n_0_[0] ),
        .I4(\cnt_reg_n_0_[1] ),
        .I5(txA_rdy_INST_0_i_21_n_0),
        .O(\state[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h101010FF10101010)) 
    \state[2]_i_5 
       (.I0(txA_rdy_INST_0_i_18_n_0),
        .I1(\state[2]_i_6_n_0 ),
        .I2(txA_rdy_INST_0_i_11_n_0),
        .I3(gmii_txen_i_4_n_0),
        .I4(\state[2]_i_7_n_0 ),
        .I5(\state[2]_i_8_n_0 ),
        .O(\state[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \state[2]_i_6 
       (.I0(state[2]),
        .I1(\cnt_reg_n_0_[1] ),
        .I2(\cnt_reg_n_0_[0] ),
        .O(\state[2]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \state[2]_i_7 
       (.I0(state[2]),
        .I1(\cnt_reg_n_0_[1] ),
        .I2(\cnt_reg_n_0_[0] ),
        .O(\state[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFF0005FFFF3305FF)) 
    \state[2]_i_8 
       (.I0(txA_ctl[0]),
        .I1(txB_ctl[0]),
        .I2(txA_ctl[3]),
        .I3(\msk_reg_n_0_[1] ),
        .I4(\msk_reg_n_0_[0] ),
        .I5(txB_ctl[3]),
        .O(\state[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00011111)) 
    \state[3]_i_1 
       (.I0(\state[3]_i_2_n_0 ),
        .I1(\state[3]_i_3_n_0 ),
        .I2(\state[3]_i_4_n_0 ),
        .I3(state[0]),
        .I4(\state[3]_i_5_n_0 ),
        .I5(\state[3]_i_6_n_0 ),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \state[3]_i_10 
       (.I0(state[0]),
        .I1(state[1]),
        .O(\state[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0044400000004000)) 
    \state[3]_i_11 
       (.I0(reg_snoop),
        .I1(gmii_txen_i_4_n_0),
        .I2(txA_ctl[1]),
        .I3(\msk_reg_n_0_[1] ),
        .I4(\msk_reg_n_0_[0] ),
        .I5(txB_ctl[1]),
        .O(\state[3]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE3FFE)) 
    \state[3]_i_12 
       (.I0(\cnt[7]_i_16_n_0 ),
        .I1(txA_rdy_INST_0_i_19_n_0),
        .I2(txA_rdy_INST_0_i_16_n_0),
        .I3(txA_rdy_INST_0_i_21_n_0),
        .I4(txA_rdy_INST_0_i_15_n_0),
        .O(\state[3]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hFFBFFFFF)) 
    \state[3]_i_13 
       (.I0(\gmii_txd[7]_i_7_n_0 ),
        .I1(\cnt_reg_n_0_[1] ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\cnt_reg_n_0_[2] ),
        .I4(\cnt_reg_n_0_[3] ),
        .O(\state[3]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[3]_i_14 
       (.I0(\crc_reg[20]_i_7_n_0 ),
        .I1(\crc_reg[4]_i_7_n_0 ),
        .I2(\state[3]_i_20_n_0 ),
        .I3(\crc_reg[22]_i_7_n_0 ),
        .O(\state[3]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \state[3]_i_15 
       (.I0(\crc_reg[20]_i_8_n_0 ),
        .I1(p_15_in),
        .I2(p_37_in),
        .I3(p_11_in),
        .O(\state[3]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[3]_i_16 
       (.I0(\state[3]_i_21_n_0 ),
        .I1(\state[3]_i_22_n_0 ),
        .I2(p_4_in67_in),
        .I3(p_0_in64_in),
        .O(\state[3]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[3]_i_17 
       (.I0(p_15_in76_in),
        .I1(\data_reg[14]_i_1_n_0 ),
        .I2(p_11_in72_in),
        .I3(p_7_in70_in),
        .O(\state[3]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    \state[3]_i_18 
       (.I0(txA_rdy_INST_0_i_16_n_0),
        .I1(\cnt[7]_i_16_n_0 ),
        .I2(txA_rdy_INST_0_i_19_n_0),
        .I3(txA_rdy_INST_0_i_21_n_0),
        .I4(txA_rdy_INST_0_i_24_n_0),
        .O(\state[3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020200020)) 
    \state[3]_i_19 
       (.I0(\cnt_reg_n_0_[3] ),
        .I1(\cnt_reg_n_0_[2] ),
        .I2(txA_rdy_INST_0_i_20_n_0),
        .I3(state[0]),
        .I4(state[1]),
        .I5(\gmii_txd[7]_i_7_n_0 ),
        .O(\state[3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000045000000)) 
    \state[3]_i_2 
       (.I0(\state[3]_i_7_n_0 ),
        .I1(\state[3]_i_8_n_0 ),
        .I2(txA_rdy_INST_0_i_15_n_0),
        .I3(\state[3]_i_9_n_0 ),
        .I4(\state[3]_i_10_n_0 ),
        .I5(\state[3]_i_11_n_0 ),
        .O(\state[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hC7F7)) 
    \state[3]_i_20 
       (.I0(txA_dat[0]),
        .I1(\msk_reg_n_0_[1] ),
        .I2(\msk_reg_n_0_[0] ),
        .I3(txB_dat[0]),
        .O(\state[3]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hC7F7)) 
    \state[3]_i_21 
       (.I0(txB_dat[8]),
        .I1(\msk_reg_n_0_[0] ),
        .I2(\msk_reg_n_0_[1] ),
        .I3(txA_dat[8]),
        .O(\state[3]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hC7F7)) 
    \state[3]_i_22 
       (.I0(txB_dat[9]),
        .I1(\msk_reg_n_0_[0] ),
        .I2(\msk_reg_n_0_[1] ),
        .I3(txA_dat[9]),
        .O(\state[3]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF00DF)) 
    \state[3]_i_3 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(\cnt[7]_i_3_n_0 ),
        .I3(state[2]),
        .I4(state[3]),
        .O(\state[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444444744)) 
    \state[3]_i_4 
       (.I0(\state[3]_i_12_n_0 ),
        .I1(\state[3]_i_13_n_0 ),
        .I2(\state[3]_i_14_n_0 ),
        .I3(\state[3]_i_15_n_0 ),
        .I4(\state[3]_i_16_n_0 ),
        .I5(\state[3]_i_17_n_0 ),
        .O(\state[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00F0F0F000700070)) 
    \state[3]_i_5 
       (.I0(\state[3]_i_13_n_0 ),
        .I1(state[3]),
        .I2(state[2]),
        .I3(state[1]),
        .I4(txA_rdy_INST_0_i_13_n_0),
        .I5(state[0]),
        .O(\state[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000B0000)) 
    \state[3]_i_6 
       (.I0(\state[3]_i_18_n_0 ),
        .I1(state[0]),
        .I2(\state[3]_i_19_n_0 ),
        .I3(state[2]),
        .I4(state[3]),
        .I5(state[1]),
        .O(\state[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0022200000002000)) 
    \state[3]_i_7 
       (.I0(txA_rdy_INST_0_i_16_n_0),
        .I1(txA_rdy_INST_0_i_21_n_0),
        .I2(txB_ctl[1]),
        .I3(\msk_reg_n_0_[0] ),
        .I4(\msk_reg_n_0_[1] ),
        .I5(txA_ctl[1]),
        .O(\state[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCA5FFFF33A5FF)) 
    \state[3]_i_8 
       (.I0(txA_ctl[1]),
        .I1(txB_ctl[1]),
        .I2(txA_ctl[2]),
        .I3(\msk_reg_n_0_[1] ),
        .I4(\msk_reg_n_0_[0] ),
        .I5(txB_ctl[2]),
        .O(\state[3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hFF1C)) 
    \state[3]_i_9 
       (.I0(txA_rdy_INST_0_i_18_n_0),
        .I1(gmii_txen_i_4_n_0),
        .I2(\cnt[7]_i_16_n_0 ),
        .I3(txA_rdy_INST_0_i_16_n_0),
        .O(\state[3]_i_9_n_0 ));
  (* FSM_ENCODED_STATES = "ST_READY:0000,ST_START:0001,ST_PRE:0010,ST_SFD:0011,ST_ADDR:0100,ST_HSR:0101,ST_PASS:0110,ST_CRC:0111,ST_IFG:1000,ST_SKIP:1001" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(tx_reset),
        .D(p_0_in__0[0]),
        .Q(state[0]));
  (* FSM_ENCODED_STATES = "ST_READY:0000,ST_START:0001,ST_PRE:0010,ST_SFD:0011,ST_ADDR:0100,ST_HSR:0101,ST_PASS:0110,ST_CRC:0111,ST_IFG:1000,ST_SKIP:1001" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(tx_reset),
        .D(p_0_in__0[1]),
        .Q(state[1]));
  (* FSM_ENCODED_STATES = "ST_READY:0000,ST_START:0001,ST_PRE:0010,ST_SFD:0011,ST_ADDR:0100,ST_HSR:0101,ST_PASS:0110,ST_CRC:0111,ST_IFG:1000,ST_SKIP:1001" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[2] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(tx_reset),
        .D(p_0_in__0[2]),
        .Q(state[2]));
  (* FSM_ENCODED_STATES = "ST_READY:0000,ST_START:0001,ST_PRE:0010,ST_SFD:0011,ST_ADDR:0100,ST_HSR:0101,ST_PASS:0110,ST_CRC:0111,ST_IFG:1000,ST_SKIP:1001" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[3] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(tx_reset),
        .D(p_0_in__0[3]),
        .Q(state[3]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h04)) 
    txA_rdy_INST_0
       (.I0(\msk_reg_n_0_[0] ),
        .I1(\msk_reg_n_0_[1] ),
        .I2(txA_rdy_INST_0_i_1_n_0),
        .O(txA_rdy));
  LUT6 #(
    .INIT(64'h000000000000555D)) 
    txA_rdy_INST_0_i_1
       (.I0(txA_rdy_INST_0_i_2_n_0),
        .I1(txA_rdy_INST_0_i_3_n_0),
        .I2(txA_rdy_INST_0_i_4_n_0),
        .I3(txA_rdy_INST_0_i_5_n_0),
        .I4(txA_rdy_INST_0_i_6_n_0),
        .I5(txA_rdy_INST_0_i_7_n_0),
        .O(txA_rdy_INST_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h00FFFA0000CCFA00)) 
    txA_rdy_INST_0_i_10
       (.I0(txA_ctl[1]),
        .I1(txB_ctl[1]),
        .I2(txA_ctl[0]),
        .I3(\msk_reg_n_0_[1] ),
        .I4(\msk_reg_n_0_[0] ),
        .I5(txB_ctl[0]),
        .O(txA_rdy_INST_0_i_10_n_0));
  LUT6 #(
    .INIT(64'hFF0005FFFF3305FF)) 
    txA_rdy_INST_0_i_11
       (.I0(txA_ctl[2]),
        .I1(txB_ctl[2]),
        .I2(txA_ctl[3]),
        .I3(\msk_reg_n_0_[1] ),
        .I4(\msk_reg_n_0_[0] ),
        .I5(txB_ctl[3]),
        .O(txA_rdy_INST_0_i_11_n_0));
  LUT6 #(
    .INIT(64'hFCFCAFFFFFFFAFFF)) 
    txA_rdy_INST_0_i_12
       (.I0(txA_ctl[2]),
        .I1(txB_ctl[2]),
        .I2(\msk_reg_n_0_[1] ),
        .I3(txA_ctl[3]),
        .I4(\msk_reg_n_0_[0] ),
        .I5(txB_ctl[3]),
        .O(txA_rdy_INST_0_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    txA_rdy_INST_0_i_13
       (.I0(\cnt_reg_n_0_[1] ),
        .I1(\cnt_reg_n_0_[0] ),
        .O(txA_rdy_INST_0_i_13_n_0));
  LUT6 #(
    .INIT(64'hF0F00F5FF3F30F5F)) 
    txA_rdy_INST_0_i_14
       (.I0(txA_ctl[1]),
        .I1(txB_ctl[1]),
        .I2(\msk_reg_n_0_[1] ),
        .I3(txA_ctl[2]),
        .I4(\msk_reg_n_0_[0] ),
        .I5(txB_ctl[2]),
        .O(txA_rdy_INST_0_i_14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h3808)) 
    txA_rdy_INST_0_i_15
       (.I0(txB_ctl[3]),
        .I1(\msk_reg_n_0_[0] ),
        .I2(\msk_reg_n_0_[1] ),
        .I3(txA_ctl[3]),
        .O(txA_rdy_INST_0_i_15_n_0));
  LUT4 #(
    .INIT(16'hC7F7)) 
    txA_rdy_INST_0_i_16
       (.I0(txB_ctl[0]),
        .I1(\msk_reg_n_0_[0] ),
        .I2(\msk_reg_n_0_[1] ),
        .I3(txA_ctl[0]),
        .O(txA_rdy_INST_0_i_16_n_0));
  LUT6 #(
    .INIT(64'h000000A00C0C00A0)) 
    txA_rdy_INST_0_i_17
       (.I0(txA_ctl[1]),
        .I1(txB_ctl[1]),
        .I2(\msk_reg_n_0_[1] ),
        .I3(txA_ctl[2]),
        .I4(\msk_reg_n_0_[0] ),
        .I5(txB_ctl[2]),
        .O(txA_rdy_INST_0_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h3808)) 
    txA_rdy_INST_0_i_18
       (.I0(txB_ctl[1]),
        .I1(\msk_reg_n_0_[0] ),
        .I2(\msk_reg_n_0_[1] ),
        .I3(txA_ctl[1]),
        .O(txA_rdy_INST_0_i_18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hC7F7)) 
    txA_rdy_INST_0_i_19
       (.I0(txB_ctl[1]),
        .I1(\msk_reg_n_0_[0] ),
        .I2(\msk_reg_n_0_[1] ),
        .I3(txA_ctl[1]),
        .O(txA_rdy_INST_0_i_19_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    txA_rdy_INST_0_i_2
       (.I0(state[0]),
        .I1(state[2]),
        .I2(state[3]),
        .O(txA_rdy_INST_0_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h4)) 
    txA_rdy_INST_0_i_20
       (.I0(\cnt_reg_n_0_[0] ),
        .I1(\cnt_reg_n_0_[1] ),
        .O(txA_rdy_INST_0_i_20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hC7F7)) 
    txA_rdy_INST_0_i_21
       (.I0(txB_ctl[2]),
        .I1(\msk_reg_n_0_[0] ),
        .I2(\msk_reg_n_0_[1] ),
        .I3(txA_ctl[2]),
        .O(txA_rdy_INST_0_i_21_n_0));
  LUT5 #(
    .INIT(32'h00000040)) 
    txA_rdy_INST_0_i_22
       (.I0(state[3]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(reg_snoop),
        .O(txA_rdy_INST_0_i_22_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h4)) 
    txA_rdy_INST_0_i_23
       (.I0(\cnt_reg_n_0_[1] ),
        .I1(\cnt_reg_n_0_[0] ),
        .O(txA_rdy_INST_0_i_23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hC7F7)) 
    txA_rdy_INST_0_i_24
       (.I0(txA_vld),
        .I1(\msk_reg_n_0_[1] ),
        .I2(\msk_reg_n_0_[0] ),
        .I3(txB_vld),
        .O(txA_rdy_INST_0_i_24_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    txA_rdy_INST_0_i_25
       (.I0(state[1]),
        .I1(state[2]),
        .O(txA_rdy_INST_0_i_25_n_0));
  LUT6 #(
    .INIT(64'hE0EEE0E0FFFFFFFF)) 
    txA_rdy_INST_0_i_3
       (.I0(txA_rdy_INST_0_i_8_n_0),
        .I1(txA_rdy_INST_0_i_9_n_0),
        .I2(txA_rdy_INST_0_i_10_n_0),
        .I3(txA_rdy_INST_0_i_11_n_0),
        .I4(txA_rdy_INST_0_i_12_n_0),
        .I5(txA_rdy_INST_0_i_13_n_0),
        .O(txA_rdy_INST_0_i_3_n_0));
  LUT6 #(
    .INIT(64'h000C000200000002)) 
    txA_rdy_INST_0_i_4
       (.I0(txA_rdy_INST_0_i_14_n_0),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(txA_rdy_INST_0_i_15_n_0),
        .I4(txA_rdy_INST_0_i_16_n_0),
        .I5(txA_rdy_INST_0_i_17_n_0),
        .O(txA_rdy_INST_0_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000006606)) 
    txA_rdy_INST_0_i_5
       (.I0(txA_rdy_INST_0_i_16_n_0),
        .I1(txA_rdy_INST_0_i_18_n_0),
        .I2(txA_rdy_INST_0_i_19_n_0),
        .I3(txA_rdy_INST_0_i_20_n_0),
        .I4(txA_rdy_INST_0_i_21_n_0),
        .I5(txA_rdy_INST_0_i_15_n_0),
        .O(txA_rdy_INST_0_i_5_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAEAAAAAA)) 
    txA_rdy_INST_0_i_6
       (.I0(txA_rdy_INST_0_i_22_n_0),
        .I1(\crc_reg[23]_i_5_n_0 ),
        .I2(\crc_reg[30]_i_3_n_0 ),
        .I3(txA_rdy_INST_0_i_23_n_0),
        .I4(txA_rdy_INST_0_i_11_n_0),
        .I5(txA_rdy_INST_0_i_10_n_0),
        .O(txA_rdy_INST_0_i_6_n_0));
  LUT6 #(
    .INIT(64'h00A8000000000000)) 
    txA_rdy_INST_0_i_7
       (.I0(state[0]),
        .I1(txA_rdy_INST_0_i_8_n_0),
        .I2(txA_rdy_INST_0_i_9_n_0),
        .I3(txA_rdy_INST_0_i_24_n_0),
        .I4(txA_rdy_INST_0_i_25_n_0),
        .I5(state[3]),
        .O(txA_rdy_INST_0_i_7_n_0));
  LUT6 #(
    .INIT(64'hF3F35FFFFFFF5FFF)) 
    txA_rdy_INST_0_i_8
       (.I0(txA_ctl[0]),
        .I1(txB_ctl[0]),
        .I2(\msk_reg_n_0_[1] ),
        .I3(txA_ctl[3]),
        .I4(\msk_reg_n_0_[0] ),
        .I5(txB_ctl[3]),
        .O(txA_rdy_INST_0_i_8_n_0));
  LUT6 #(
    .INIT(64'hFF335FFFFFFF5FFF)) 
    txA_rdy_INST_0_i_9
       (.I0(txA_ctl[1]),
        .I1(txB_ctl[1]),
        .I2(txA_ctl[2]),
        .I3(\msk_reg_n_0_[1] ),
        .I4(\msk_reg_n_0_[0] ),
        .I5(txB_ctl[2]),
        .O(txA_rdy_INST_0_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h04)) 
    txB_rdy_INST_0
       (.I0(\msk_reg_n_0_[1] ),
        .I1(\msk_reg_n_0_[0] ),
        .I2(txA_rdy_INST_0_i_1_n_0),
        .O(txB_rdy));
endmodule

module gig_eth_hsr_net
   (\BLK_REDBOX.net_mac_dst_vld_reg ,
    net_mac_dst_vld,
    \BLK_REDBOX.net_mac_src_vld_reg ,
    net_hsr_seq_vld_reg,
    net_hsr_seq_vld,
    net_forward_reg,
    net_upward_reg,
    \rxdv_sync_reg[2] ,
    \crc_err_sync_reg[2] ,
    net_drop_full_reg,
    net_drop_unknown_reg,
    net_drop_qr_reg,
    net_both_reg,
    net_drop_src_reg,
    net_drop_non_hsr_reg,
    D,
    net_hsr_seq_push_vld,
    \net_hsr_src_reg[47] ,
    net_hsr_src_push_vld,
    rd_en,
    \grt_reg[1] ,
    din,
    rxU_vld,
    \state_reg[2] ,
    rxF_vld,
    net_mac_src,
    net_mac_dst,
    net_hsr_src,
    net_hsr_src_vld,
    net_hsr_seq,
    net_hsr_seq_sel,
    curX_net_hsr_src,
    curX_net_hsr_seq,
    curX_net_hsr_src_vld,
    curX_net_hsr_seq_vld,
    curX_net_hsr_prior,
    rx_clk,
    gmiiA_gtxc,
    gmiiA_txd,
    gmiiA_txen,
    gmiiA_txer,
    netA_probe_txen,
    netA_probe_rxdv,
    net_mac_src_vld,
    Q,
    netA_hsr_seq_hit_vld_reg,
    \CNTA_FORWARD_reg[15] ,
    \CNTA_UPSTREAM_reg[15] ,
    \CNTA_RCV_PKT_reg[15] ,
    \CNTA_CRC_ERR_reg[15] ,
    \CNTA_DROP_FULL_reg[15] ,
    \CNTA_DROP_UNKNOWN_reg[15] ,
    \CNTA_DROP_NON_QR_reg[15] ,
    \CNTA_BOTH_reg[15] ,
    \CNTA_DROP_SRC_reg[15] ,
    \CNTA_DROP_NON_HSR_reg[15] ,
    full,
    u_rx_i_2__0_0,
    \push_dat_reg[0] ,
    net_hsr_seq_push,
    \push_dat_reg[0]_0 ,
    net_hsr_src_push,
    gtx_clk,
    AR,
    valid,
    \state_reg[1] ,
    dout,
    gmii_txen_i_3,
    \curX_net_hsr_seq_reg[0] ,
    rxU_full,
    rxF_full,
    UNCONN_IN,
    \reg_hsr_net_id_reg[2] ,
    reg_promiscuous_reg,
    reg_drop_non_hsr_reg,
    reg_hsr_qr_reg,
    reg_snoop_reg,
    net_mac_src_hit,
    net_mac_src_hit_vld,
    net_hsr_src_hit,
    net_hsr_src_hit_vld,
    net_hsr_seq_hit,
    net_hsr_seq_hit_vld,
    netA_hsr_src_push_done,
    netA_hsr_seq_push_done,
    hit_qr_cur_inferred_i_1,
    hit_qr_cur_inferred_i_5,
    hit_qr_cur_inferred_i_26,
    hit_qr_cur_inferred_i_26_0,
    curX_net_hsr_prior_reg,
    UNCONN_IN_0,
    gmiiA_rxc,
    gmiiA_rxd,
    gmiiA_rxdv,
    gmiiA_rxer,
    gmiiA_col,
    gmiiA_crs);
  output \BLK_REDBOX.net_mac_dst_vld_reg ;
  output net_mac_dst_vld;
  output \BLK_REDBOX.net_mac_src_vld_reg ;
  output net_hsr_seq_vld_reg;
  output net_hsr_seq_vld;
  output net_forward_reg;
  output net_upward_reg;
  output \rxdv_sync_reg[2] ;
  output \crc_err_sync_reg[2] ;
  output net_drop_full_reg;
  output net_drop_unknown_reg;
  output net_drop_qr_reg;
  output net_both_reg;
  output net_drop_src_reg;
  output net_drop_non_hsr_reg;
  output [15:0]D;
  output net_hsr_seq_push_vld;
  output [46:0]\net_hsr_src_reg[47] ;
  output net_hsr_src_push_vld;
  output rd_en;
  output \grt_reg[1] ;
  output [35:0]din;
  output rxU_vld;
  output [35:0]\state_reg[2] ;
  output rxF_vld;
  output [46:0]net_mac_src;
  output [46:0]net_mac_dst;
  output [46:0]net_hsr_src;
  output net_hsr_src_vld;
  output [15:0]net_hsr_seq;
  output [15:0]net_hsr_seq_sel;
  output [47:0]curX_net_hsr_src;
  output [15:0]curX_net_hsr_seq;
  output [5:0]curX_net_hsr_src_vld;
  output [1:0]curX_net_hsr_seq_vld;
  output curX_net_hsr_prior;
  output rx_clk;
  output gmiiA_gtxc;
  output [7:0]gmiiA_txd;
  output gmiiA_txen;
  output gmiiA_txer;
  output netA_probe_txen;
  output netA_probe_rxdv;
  input net_mac_src_vld;
  input [0:0]Q;
  input [0:0]netA_hsr_seq_hit_vld_reg;
  input \CNTA_FORWARD_reg[15] ;
  input \CNTA_UPSTREAM_reg[15] ;
  input \CNTA_RCV_PKT_reg[15] ;
  input \CNTA_CRC_ERR_reg[15] ;
  input \CNTA_DROP_FULL_reg[15] ;
  input \CNTA_DROP_UNKNOWN_reg[15] ;
  input \CNTA_DROP_NON_QR_reg[15] ;
  input \CNTA_BOTH_reg[15] ;
  input \CNTA_DROP_SRC_reg[15] ;
  input \CNTA_DROP_NON_HSR_reg[15] ;
  input full;
  input u_rx_i_2__0_0;
  input \push_dat_reg[0] ;
  input [15:0]net_hsr_seq_push;
  input \push_dat_reg[0]_0 ;
  input [46:0]net_hsr_src_push;
  input gtx_clk;
  input [0:0]AR;
  input valid;
  input \state_reg[1] ;
  input [35:0]dout;
  input [35:0]gmii_txen_i_3;
  input \curX_net_hsr_seq_reg[0] ;
  input rxU_full;
  input rxF_full;
  input [47:0]UNCONN_IN;
  input [2:0]\reg_hsr_net_id_reg[2] ;
  input [0:0]reg_promiscuous_reg;
  input [0:0]reg_drop_non_hsr_reg;
  input [0:0]reg_hsr_qr_reg;
  input [0:0]reg_snoop_reg;
  input net_mac_src_hit;
  input net_mac_src_hit_vld;
  input [15:0]net_hsr_src_hit;
  input net_hsr_src_hit_vld;
  input [15:0]net_hsr_seq_hit;
  input net_hsr_seq_hit_vld;
  input netA_hsr_src_push_done;
  input netA_hsr_seq_push_done;
  input [47:0]hit_qr_cur_inferred_i_1;
  input [15:0]hit_qr_cur_inferred_i_5;
  input [5:0]hit_qr_cur_inferred_i_26;
  input [1:0]hit_qr_cur_inferred_i_26_0;
  input curX_net_hsr_prior_reg;
  input UNCONN_IN_0;
  input gmiiA_rxc;
  input [7:0]gmiiA_rxd;
  input gmiiA_rxdv;
  input gmiiA_rxer;
  input gmiiA_col;
  input gmiiA_crs;

  wire [0:0]AR;
  wire \BLK_REDBOX.net_mac_dst_vld_reg ;
  wire \BLK_REDBOX.net_mac_src_vld_reg ;
  wire \CNTA_BOTH_reg[15] ;
  wire \CNTA_CRC_ERR_reg[15] ;
  wire \CNTA_DROP_FULL_reg[15] ;
  wire \CNTA_DROP_NON_HSR_reg[15] ;
  wire \CNTA_DROP_NON_QR_reg[15] ;
  wire \CNTA_DROP_SRC_reg[15] ;
  wire \CNTA_DROP_UNKNOWN_reg[15] ;
  wire \CNTA_FORWARD_reg[15] ;
  wire \CNTA_RCV_PKT_reg[15] ;
  wire \CNTA_UPSTREAM_reg[15] ;
  wire [15:0]D;
  wire [0:0]Q;
  wire [47:0]UNCONN_IN;
  wire UNCONN_IN_0;
  wire \crc_err_sync_reg[2] ;
  wire curX_net_hsr_prior;
  wire curX_net_hsr_prior_reg;
  wire [15:0]curX_net_hsr_seq;
  wire \curX_net_hsr_seq_reg[0] ;
  wire [1:0]curX_net_hsr_seq_vld;
  wire [47:0]curX_net_hsr_src;
  wire [5:0]curX_net_hsr_src_vld;
  wire [35:0]din;
  wire [35:0]dout;
  wire full;
  wire gmiiA_col;
  wire gmiiA_crs;
  wire gmiiA_gtxc;
  wire gmiiA_rxc;
  wire [7:0]gmiiA_rxd;
  wire gmiiA_rxdv;
  wire gmiiA_rxer;
  wire [7:0]gmiiA_txd;
  wire gmiiA_txen;
  wire gmiiA_txer;
  wire [7:0]gmii_rxd_int;
  wire gmii_rxdv_int;
  wire gmii_rxer_int;
  wire [7:0]gmii_txd_int;
  wire [35:0]gmii_txen_i_3;
  wire gmii_txen_int;
  wire gmii_txer_int;
  wire \grt_reg[1] ;
  wire gtx_clk;
  wire [47:0]hit_qr_cur_inferred_i_1;
  wire [5:0]hit_qr_cur_inferred_i_26;
  wire [1:0]hit_qr_cur_inferred_i_26_0;
  wire [15:0]hit_qr_cur_inferred_i_5;
  wire netA_both;
  wire netA_crc_err;
  wire netA_drop_full;
  wire netA_drop_non_hsr;
  wire netA_drop_qr;
  wire netA_drop_src;
  wire netA_drop_unknown;
  wire netA_forward;
  wire [0:0]netA_hsr_seq_hit_vld_reg;
  wire [15:0]netA_hsr_seq_push;
  wire netA_hsr_seq_push_done;
  wire [47:0]netA_hsr_src_push;
  wire netA_hsr_src_push_done;
  wire netA_mac_dst_hit_vld;
  wire netA_probe_rxdv;
  wire netA_probe_txen;
  wire netA_rcv_pkt;
  wire netA_upward;
  wire net_both_reg;
  wire net_drop_full_reg;
  wire net_drop_non_hsr_reg;
  wire net_drop_qr_reg;
  wire net_drop_src_reg;
  wire net_drop_unknown_reg;
  wire net_forward_reg;
  wire [15:0]net_hsr_seq;
  wire [15:0]net_hsr_seq_hit;
  wire net_hsr_seq_hit_vld;
  wire [15:0]net_hsr_seq_push;
  wire net_hsr_seq_push_vld;
  wire [15:0]net_hsr_seq_sel;
  wire net_hsr_seq_vld;
  wire net_hsr_seq_vld_reg;
  wire [46:0]net_hsr_src;
  wire [15:0]net_hsr_src_hit;
  wire net_hsr_src_hit_vld;
  wire [46:0]net_hsr_src_push;
  wire net_hsr_src_push_vld;
  wire [46:0]\net_hsr_src_reg[47] ;
  wire net_hsr_src_vld;
  wire [46:0]net_mac_dst;
  wire net_mac_dst_vld;
  wire [46:0]net_mac_src;
  wire net_mac_src_hit;
  wire net_mac_src_hit_vld;
  wire net_mac_src_vld;
  wire net_upward_reg;
  wire \push_dat_reg[0] ;
  wire \push_dat_reg[0]_0 ;
  wire rd_en;
  wire [0:0]reg_drop_non_hsr_reg;
  wire [2:0]\reg_hsr_net_id_reg[2] ;
  wire [0:0]reg_hsr_qr_reg;
  wire [0:0]reg_promiscuous_reg;
  wire [0:0]reg_snoop_reg;
  wire rxFA_rdy;
  wire rxF_full;
  wire rxF_vld;
  wire rxUA_rdy;
  wire rxU_full;
  wire rxU_vld;
  wire rx_clk;
  wire \rxdv_sync_reg[2] ;
  wire \state_reg[1] ;
  wire [35:0]\state_reg[2] ;
  wire u_rx_i_2__0_0;
  wire u_rx_n_130;
  wire u_rx_n_179;
  wire u_rx_n_261;
  wire u_rx_n_81;
  wire valid;
  wire NLW_u_gmii_duplex_status_UNCONNECTED;
  wire NLW_u_gmii_gmii_col_int_UNCONNECTED;
  wire NLW_u_gmii_gmii_crs_int_UNCONNECTED;
  wire NLW_u_gmii_link_status_UNCONNECTED;
  wire [1:0]NLW_u_gmii_clock_speed_UNCONNECTED;

  LUT2 #(
    .INIT(4'hE)) 
    \CNTA_BOTH[0]_i_1 
       (.I0(netA_both),
        .I1(\CNTA_BOTH_reg[15] ),
        .O(net_both_reg));
  LUT2 #(
    .INIT(4'hE)) 
    \CNTA_CRC_ERR[0]_i_1 
       (.I0(netA_crc_err),
        .I1(\CNTA_CRC_ERR_reg[15] ),
        .O(\crc_err_sync_reg[2] ));
  LUT2 #(
    .INIT(4'hE)) 
    \CNTA_DROP_FULL[0]_i_1 
       (.I0(netA_drop_full),
        .I1(\CNTA_DROP_FULL_reg[15] ),
        .O(net_drop_full_reg));
  LUT2 #(
    .INIT(4'hE)) 
    \CNTA_DROP_NON_HSR[0]_i_1 
       (.I0(netA_drop_non_hsr),
        .I1(\CNTA_DROP_NON_HSR_reg[15] ),
        .O(net_drop_non_hsr_reg));
  LUT2 #(
    .INIT(4'hE)) 
    \CNTA_DROP_NON_QR[0]_i_1 
       (.I0(netA_drop_qr),
        .I1(\CNTA_DROP_NON_QR_reg[15] ),
        .O(net_drop_qr_reg));
  LUT2 #(
    .INIT(4'hE)) 
    \CNTA_DROP_SRC[0]_i_1 
       (.I0(netA_drop_src),
        .I1(\CNTA_DROP_SRC_reg[15] ),
        .O(net_drop_src_reg));
  LUT2 #(
    .INIT(4'hE)) 
    \CNTA_DROP_UNKNOWN[0]_i_1 
       (.I0(netA_drop_unknown),
        .I1(\CNTA_DROP_UNKNOWN_reg[15] ),
        .O(net_drop_unknown_reg));
  LUT2 #(
    .INIT(4'hE)) 
    \CNTA_FORWARD[0]_i_1 
       (.I0(netA_forward),
        .I1(\CNTA_FORWARD_reg[15] ),
        .O(net_forward_reg));
  LUT2 #(
    .INIT(4'hE)) 
    \CNTA_RCV_PKT[0]_i_1 
       (.I0(netA_rcv_pkt),
        .I1(\CNTA_RCV_PKT_reg[15] ),
        .O(\rxdv_sync_reg[2] ));
  LUT2 #(
    .INIT(4'hE)) 
    \CNTA_UPSTREAM[0]_i_1 
       (.I0(netA_upward),
        .I1(\CNTA_UPSTREAM_reg[15] ),
        .O(net_upward_reg));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \grt[0]_i_2 
       (.I0(net_mac_dst_vld),
        .I1(net_mac_src_vld),
        .I2(\BLK_REDBOX.net_mac_src_vld_reg ),
        .O(\BLK_REDBOX.net_mac_dst_vld_reg ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h2)) 
    netA_hsr_seq_hit_vld_i_2
       (.I0(net_hsr_seq_vld),
        .I1(netA_hsr_seq_hit_vld_reg),
        .O(net_hsr_seq_vld_reg));
  FDRE #(
    .INIT(1'b0)) 
    probe_rxdv_reg
       (.C(gtx_clk),
        .CE(1'b1),
        .D(gmii_rxdv_int),
        .Q(netA_probe_rxdv),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    probe_txen_reg
       (.C(gtx_clk),
        .CE(1'b1),
        .D(gmii_txen_int),
        .Q(netA_probe_txen),
        .R(1'b0));
  (* FPGA_FAMILY = "64'b0101101001011001010011100101000100110111001100000011000000110000" *) 
  (* TXCLK_INV = "1'b0" *) 
  gig_eth_hsr_gmii__2 u_gmii
       (.clock_speed(NLW_u_gmii_clock_speed_UNCONNECTED[1:0]),
        .duplex_status(NLW_u_gmii_duplex_status_UNCONNECTED),
        .gmii_col(gmiiA_col),
        .gmii_col_int(NLW_u_gmii_gmii_col_int_UNCONNECTED),
        .gmii_crs(gmiiA_crs),
        .gmii_crs_int(NLW_u_gmii_gmii_crs_int_UNCONNECTED),
        .gmii_gtxc(gmiiA_gtxc),
        .gmii_rxc(gmiiA_rxc),
        .gmii_rxd(gmiiA_rxd),
        .gmii_rxd_int(gmii_rxd_int),
        .gmii_rxdv(gmiiA_rxdv),
        .gmii_rxdv_int(gmii_rxdv_int),
        .gmii_rxer(gmiiA_rxer),
        .gmii_rxer_int(gmii_rxer_int),
        .gmii_txd(gmiiA_txd),
        .gmii_txd_int(gmii_txd_int),
        .gmii_txen(gmiiA_txen),
        .gmii_txen_int(gmii_txen_int),
        .gmii_txer(gmiiA_txer),
        .gmii_txer_int(gmii_txer_int),
        .gtx_clk(gtx_clk),
        .link_status(NLW_u_gmii_link_status_UNCONNECTED),
        .rx_clk(rx_clk),
        .rx_reset(UNCONN_IN_0),
        .tx_reset(UNCONN_IN_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_seq/push_dat[0]_i_1 
       (.I0(netA_hsr_seq_push[0]),
        .I1(net_hsr_seq_push_vld),
        .I2(\push_dat_reg[0] ),
        .I3(net_hsr_seq_push[0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_seq/push_dat[10]_i_1 
       (.I0(netA_hsr_seq_push[10]),
        .I1(net_hsr_seq_push_vld),
        .I2(\push_dat_reg[0] ),
        .I3(net_hsr_seq_push[10]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_seq/push_dat[11]_i_1 
       (.I0(netA_hsr_seq_push[11]),
        .I1(net_hsr_seq_push_vld),
        .I2(\push_dat_reg[0] ),
        .I3(net_hsr_seq_push[11]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_seq/push_dat[12]_i_1 
       (.I0(netA_hsr_seq_push[12]),
        .I1(net_hsr_seq_push_vld),
        .I2(\push_dat_reg[0] ),
        .I3(net_hsr_seq_push[12]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_seq/push_dat[13]_i_1 
       (.I0(netA_hsr_seq_push[13]),
        .I1(net_hsr_seq_push_vld),
        .I2(\push_dat_reg[0] ),
        .I3(net_hsr_seq_push[13]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_seq/push_dat[14]_i_1 
       (.I0(netA_hsr_seq_push[14]),
        .I1(net_hsr_seq_push_vld),
        .I2(\push_dat_reg[0] ),
        .I3(net_hsr_seq_push[14]),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_seq/push_dat[15]_i_2 
       (.I0(netA_hsr_seq_push[15]),
        .I1(net_hsr_seq_push_vld),
        .I2(\push_dat_reg[0] ),
        .I3(net_hsr_seq_push[15]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_seq/push_dat[1]_i_1 
       (.I0(netA_hsr_seq_push[1]),
        .I1(net_hsr_seq_push_vld),
        .I2(\push_dat_reg[0] ),
        .I3(net_hsr_seq_push[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_seq/push_dat[2]_i_1 
       (.I0(netA_hsr_seq_push[2]),
        .I1(net_hsr_seq_push_vld),
        .I2(\push_dat_reg[0] ),
        .I3(net_hsr_seq_push[2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_seq/push_dat[3]_i_1 
       (.I0(netA_hsr_seq_push[3]),
        .I1(net_hsr_seq_push_vld),
        .I2(\push_dat_reg[0] ),
        .I3(net_hsr_seq_push[3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_seq/push_dat[4]_i_1 
       (.I0(netA_hsr_seq_push[4]),
        .I1(net_hsr_seq_push_vld),
        .I2(\push_dat_reg[0] ),
        .I3(net_hsr_seq_push[4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_seq/push_dat[5]_i_1 
       (.I0(netA_hsr_seq_push[5]),
        .I1(net_hsr_seq_push_vld),
        .I2(\push_dat_reg[0] ),
        .I3(net_hsr_seq_push[5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_seq/push_dat[6]_i_1 
       (.I0(netA_hsr_seq_push[6]),
        .I1(net_hsr_seq_push_vld),
        .I2(\push_dat_reg[0] ),
        .I3(net_hsr_seq_push[6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_seq/push_dat[7]_i_1 
       (.I0(netA_hsr_seq_push[7]),
        .I1(net_hsr_seq_push_vld),
        .I2(\push_dat_reg[0] ),
        .I3(net_hsr_seq_push[7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_seq/push_dat[8]_i_1 
       (.I0(netA_hsr_seq_push[8]),
        .I1(net_hsr_seq_push_vld),
        .I2(\push_dat_reg[0] ),
        .I3(net_hsr_seq_push[8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_seq/push_dat[9]_i_1 
       (.I0(netA_hsr_seq_push[9]),
        .I1(net_hsr_seq_push_vld),
        .I2(\push_dat_reg[0] ),
        .I3(net_hsr_seq_push[9]),
        .O(D[9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_src/push_dat[0]_i_1 
       (.I0(netA_hsr_src_push[0]),
        .I1(net_hsr_src_push_vld),
        .I2(\push_dat_reg[0]_0 ),
        .I3(net_hsr_src_push[0]),
        .O(\net_hsr_src_reg[47] [0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_src/push_dat[10]_i_1 
       (.I0(netA_hsr_src_push[10]),
        .I1(net_hsr_src_push_vld),
        .I2(\push_dat_reg[0]_0 ),
        .I3(net_hsr_src_push[10]),
        .O(\net_hsr_src_reg[47] [10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_src/push_dat[11]_i_1 
       (.I0(netA_hsr_src_push[11]),
        .I1(net_hsr_src_push_vld),
        .I2(\push_dat_reg[0]_0 ),
        .I3(net_hsr_src_push[11]),
        .O(\net_hsr_src_reg[47] [11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_src/push_dat[12]_i_1 
       (.I0(netA_hsr_src_push[12]),
        .I1(net_hsr_src_push_vld),
        .I2(\push_dat_reg[0]_0 ),
        .I3(net_hsr_src_push[12]),
        .O(\net_hsr_src_reg[47] [12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_src/push_dat[13]_i_1 
       (.I0(netA_hsr_src_push[13]),
        .I1(net_hsr_src_push_vld),
        .I2(\push_dat_reg[0]_0 ),
        .I3(net_hsr_src_push[13]),
        .O(\net_hsr_src_reg[47] [13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_src/push_dat[14]_i_1 
       (.I0(netA_hsr_src_push[14]),
        .I1(net_hsr_src_push_vld),
        .I2(\push_dat_reg[0]_0 ),
        .I3(net_hsr_src_push[14]),
        .O(\net_hsr_src_reg[47] [14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_src/push_dat[15]_i_1 
       (.I0(netA_hsr_src_push[15]),
        .I1(net_hsr_src_push_vld),
        .I2(\push_dat_reg[0]_0 ),
        .I3(net_hsr_src_push[15]),
        .O(\net_hsr_src_reg[47] [15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_src/push_dat[16]_i_1 
       (.I0(netA_hsr_src_push[16]),
        .I1(net_hsr_src_push_vld),
        .I2(\push_dat_reg[0]_0 ),
        .I3(net_hsr_src_push[16]),
        .O(\net_hsr_src_reg[47] [16]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_src/push_dat[17]_i_1 
       (.I0(netA_hsr_src_push[17]),
        .I1(net_hsr_src_push_vld),
        .I2(\push_dat_reg[0]_0 ),
        .I3(net_hsr_src_push[17]),
        .O(\net_hsr_src_reg[47] [17]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_src/push_dat[18]_i_1 
       (.I0(netA_hsr_src_push[18]),
        .I1(net_hsr_src_push_vld),
        .I2(\push_dat_reg[0]_0 ),
        .I3(net_hsr_src_push[18]),
        .O(\net_hsr_src_reg[47] [18]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_src/push_dat[19]_i_1 
       (.I0(netA_hsr_src_push[19]),
        .I1(net_hsr_src_push_vld),
        .I2(\push_dat_reg[0]_0 ),
        .I3(net_hsr_src_push[19]),
        .O(\net_hsr_src_reg[47] [19]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_src/push_dat[1]_i_1 
       (.I0(netA_hsr_src_push[1]),
        .I1(net_hsr_src_push_vld),
        .I2(\push_dat_reg[0]_0 ),
        .I3(net_hsr_src_push[1]),
        .O(\net_hsr_src_reg[47] [1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_src/push_dat[20]_i_1 
       (.I0(netA_hsr_src_push[20]),
        .I1(net_hsr_src_push_vld),
        .I2(\push_dat_reg[0]_0 ),
        .I3(net_hsr_src_push[20]),
        .O(\net_hsr_src_reg[47] [20]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_src/push_dat[21]_i_1 
       (.I0(netA_hsr_src_push[21]),
        .I1(net_hsr_src_push_vld),
        .I2(\push_dat_reg[0]_0 ),
        .I3(net_hsr_src_push[21]),
        .O(\net_hsr_src_reg[47] [21]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_src/push_dat[22]_i_1 
       (.I0(netA_hsr_src_push[22]),
        .I1(net_hsr_src_push_vld),
        .I2(\push_dat_reg[0]_0 ),
        .I3(net_hsr_src_push[22]),
        .O(\net_hsr_src_reg[47] [22]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_src/push_dat[23]_i_1 
       (.I0(netA_hsr_src_push[23]),
        .I1(net_hsr_src_push_vld),
        .I2(\push_dat_reg[0]_0 ),
        .I3(net_hsr_src_push[23]),
        .O(\net_hsr_src_reg[47] [23]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_src/push_dat[24]_i_1 
       (.I0(netA_hsr_src_push[24]),
        .I1(net_hsr_src_push_vld),
        .I2(\push_dat_reg[0]_0 ),
        .I3(net_hsr_src_push[24]),
        .O(\net_hsr_src_reg[47] [24]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_src/push_dat[25]_i_1 
       (.I0(netA_hsr_src_push[25]),
        .I1(net_hsr_src_push_vld),
        .I2(\push_dat_reg[0]_0 ),
        .I3(net_hsr_src_push[25]),
        .O(\net_hsr_src_reg[47] [25]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_src/push_dat[26]_i_1 
       (.I0(netA_hsr_src_push[26]),
        .I1(net_hsr_src_push_vld),
        .I2(\push_dat_reg[0]_0 ),
        .I3(net_hsr_src_push[26]),
        .O(\net_hsr_src_reg[47] [26]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_src/push_dat[27]_i_1 
       (.I0(netA_hsr_src_push[27]),
        .I1(net_hsr_src_push_vld),
        .I2(\push_dat_reg[0]_0 ),
        .I3(net_hsr_src_push[27]),
        .O(\net_hsr_src_reg[47] [27]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_src/push_dat[28]_i_1 
       (.I0(netA_hsr_src_push[28]),
        .I1(net_hsr_src_push_vld),
        .I2(\push_dat_reg[0]_0 ),
        .I3(net_hsr_src_push[28]),
        .O(\net_hsr_src_reg[47] [28]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_src/push_dat[29]_i_1 
       (.I0(netA_hsr_src_push[29]),
        .I1(net_hsr_src_push_vld),
        .I2(\push_dat_reg[0]_0 ),
        .I3(net_hsr_src_push[29]),
        .O(\net_hsr_src_reg[47] [29]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_src/push_dat[2]_i_1 
       (.I0(netA_hsr_src_push[2]),
        .I1(net_hsr_src_push_vld),
        .I2(\push_dat_reg[0]_0 ),
        .I3(net_hsr_src_push[2]),
        .O(\net_hsr_src_reg[47] [2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_src/push_dat[30]_i_1 
       (.I0(netA_hsr_src_push[30]),
        .I1(net_hsr_src_push_vld),
        .I2(\push_dat_reg[0]_0 ),
        .I3(net_hsr_src_push[30]),
        .O(\net_hsr_src_reg[47] [30]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_src/push_dat[31]_i_1 
       (.I0(netA_hsr_src_push[31]),
        .I1(net_hsr_src_push_vld),
        .I2(\push_dat_reg[0]_0 ),
        .I3(net_hsr_src_push[31]),
        .O(\net_hsr_src_reg[47] [31]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_src/push_dat[32]_i_1 
       (.I0(netA_hsr_src_push[32]),
        .I1(net_hsr_src_push_vld),
        .I2(\push_dat_reg[0]_0 ),
        .I3(net_hsr_src_push[32]),
        .O(\net_hsr_src_reg[47] [32]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_src/push_dat[33]_i_1 
       (.I0(netA_hsr_src_push[33]),
        .I1(net_hsr_src_push_vld),
        .I2(\push_dat_reg[0]_0 ),
        .I3(net_hsr_src_push[33]),
        .O(\net_hsr_src_reg[47] [33]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_src/push_dat[34]_i_1 
       (.I0(netA_hsr_src_push[34]),
        .I1(net_hsr_src_push_vld),
        .I2(\push_dat_reg[0]_0 ),
        .I3(net_hsr_src_push[34]),
        .O(\net_hsr_src_reg[47] [34]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_src/push_dat[35]_i_1 
       (.I0(netA_hsr_src_push[35]),
        .I1(net_hsr_src_push_vld),
        .I2(\push_dat_reg[0]_0 ),
        .I3(net_hsr_src_push[35]),
        .O(\net_hsr_src_reg[47] [35]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_src/push_dat[36]_i_1 
       (.I0(netA_hsr_src_push[36]),
        .I1(net_hsr_src_push_vld),
        .I2(\push_dat_reg[0]_0 ),
        .I3(net_hsr_src_push[36]),
        .O(\net_hsr_src_reg[47] [36]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_src/push_dat[37]_i_1 
       (.I0(netA_hsr_src_push[37]),
        .I1(net_hsr_src_push_vld),
        .I2(\push_dat_reg[0]_0 ),
        .I3(net_hsr_src_push[37]),
        .O(\net_hsr_src_reg[47] [37]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_src/push_dat[38]_i_1 
       (.I0(netA_hsr_src_push[38]),
        .I1(net_hsr_src_push_vld),
        .I2(\push_dat_reg[0]_0 ),
        .I3(net_hsr_src_push[38]),
        .O(\net_hsr_src_reg[47] [38]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_src/push_dat[39]_i_1 
       (.I0(netA_hsr_src_push[39]),
        .I1(net_hsr_src_push_vld),
        .I2(\push_dat_reg[0]_0 ),
        .I3(net_hsr_src_push[39]),
        .O(\net_hsr_src_reg[47] [39]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_src/push_dat[3]_i_1 
       (.I0(netA_hsr_src_push[3]),
        .I1(net_hsr_src_push_vld),
        .I2(\push_dat_reg[0]_0 ),
        .I3(net_hsr_src_push[3]),
        .O(\net_hsr_src_reg[47] [3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_src/push_dat[40]_i_1 
       (.I0(netA_hsr_src_push[41]),
        .I1(net_hsr_src_push_vld),
        .I2(\push_dat_reg[0]_0 ),
        .I3(net_hsr_src_push[40]),
        .O(\net_hsr_src_reg[47] [40]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_src/push_dat[41]_i_1 
       (.I0(netA_hsr_src_push[42]),
        .I1(net_hsr_src_push_vld),
        .I2(\push_dat_reg[0]_0 ),
        .I3(net_hsr_src_push[41]),
        .O(\net_hsr_src_reg[47] [41]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_src/push_dat[42]_i_1 
       (.I0(netA_hsr_src_push[43]),
        .I1(net_hsr_src_push_vld),
        .I2(\push_dat_reg[0]_0 ),
        .I3(net_hsr_src_push[42]),
        .O(\net_hsr_src_reg[47] [42]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_src/push_dat[43]_i_1 
       (.I0(netA_hsr_src_push[44]),
        .I1(net_hsr_src_push_vld),
        .I2(\push_dat_reg[0]_0 ),
        .I3(net_hsr_src_push[43]),
        .O(\net_hsr_src_reg[47] [43]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_src/push_dat[44]_i_1 
       (.I0(netA_hsr_src_push[45]),
        .I1(net_hsr_src_push_vld),
        .I2(\push_dat_reg[0]_0 ),
        .I3(net_hsr_src_push[44]),
        .O(\net_hsr_src_reg[47] [44]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_src/push_dat[45]_i_1 
       (.I0(netA_hsr_src_push[46]),
        .I1(net_hsr_src_push_vld),
        .I2(\push_dat_reg[0]_0 ),
        .I3(net_hsr_src_push[45]),
        .O(\net_hsr_src_reg[47] [45]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_src/push_dat[46]_i_2 
       (.I0(netA_hsr_src_push[47]),
        .I1(net_hsr_src_push_vld),
        .I2(\push_dat_reg[0]_0 ),
        .I3(net_hsr_src_push[46]),
        .O(\net_hsr_src_reg[47] [46]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_src/push_dat[4]_i_1 
       (.I0(netA_hsr_src_push[4]),
        .I1(net_hsr_src_push_vld),
        .I2(\push_dat_reg[0]_0 ),
        .I3(net_hsr_src_push[4]),
        .O(\net_hsr_src_reg[47] [4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_src/push_dat[5]_i_1 
       (.I0(netA_hsr_src_push[5]),
        .I1(net_hsr_src_push_vld),
        .I2(\push_dat_reg[0]_0 ),
        .I3(net_hsr_src_push[5]),
        .O(\net_hsr_src_reg[47] [5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_src/push_dat[6]_i_1 
       (.I0(netA_hsr_src_push[6]),
        .I1(net_hsr_src_push_vld),
        .I2(\push_dat_reg[0]_0 ),
        .I3(net_hsr_src_push[6]),
        .O(\net_hsr_src_reg[47] [6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_src/push_dat[7]_i_1 
       (.I0(netA_hsr_src_push[7]),
        .I1(net_hsr_src_push_vld),
        .I2(\push_dat_reg[0]_0 ),
        .I3(net_hsr_src_push[7]),
        .O(\net_hsr_src_reg[47] [7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_src/push_dat[8]_i_1 
       (.I0(netA_hsr_src_push[8]),
        .I1(net_hsr_src_push_vld),
        .I2(\push_dat_reg[0]_0 ),
        .I3(net_hsr_src_push[8]),
        .O(\net_hsr_src_reg[47] [8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \u_qr_src/push_dat[9]_i_1 
       (.I0(netA_hsr_src_push[9]),
        .I1(net_hsr_src_push_vld),
        .I2(\push_dat_reg[0]_0 ),
        .I3(net_hsr_src_push[9]),
        .O(\net_hsr_src_reg[47] [9]));
  (* DANH_OR_REDBOX = "REDBOX" *) 
  (* DAT_WIDTH = "4" *) 
  (* FIFO_DEPTH_DAT = "16" *) 
  (* NET_A_OR_B = "A" *) 
  (* NUM_ENTRIES_QR = "16" *) 
  (* STP_PUSH = "1" *) 
  (* STP_READY = "0" *) 
  (* STP_WAIT = "2" *) 
  (* ST_DROP = "7" *) 
  (* ST_ERROR = "6" *) 
  (* ST_FIRST = "4" *) 
  (* ST_HSR = "2" *) 
  (* ST_PASS = "5" *) 
  (* ST_READY = "0" *) 
  (* ST_SRC = "1" *) 
  (* ST_WAIT = "3" *) 
  gig_eth_hsr_net_rx u_rx
       (.clk(gtx_clk),
        .curX_net_hsr_prior(curX_net_hsr_prior),
        .curX_net_hsr_seq(curX_net_hsr_seq),
        .curX_net_hsr_seq_vld(curX_net_hsr_seq_vld),
        .curX_net_hsr_src(curX_net_hsr_src),
        .curX_net_hsr_src_vld(curX_net_hsr_src_vld),
        .curY_net_hsr_prior(curX_net_hsr_prior_reg),
        .curY_net_hsr_seq(hit_qr_cur_inferred_i_5),
        .curY_net_hsr_seq_vld(hit_qr_cur_inferred_i_26_0),
        .curY_net_hsr_src(hit_qr_cur_inferred_i_1),
        .curY_net_hsr_src_vld(hit_qr_cur_inferred_i_26),
        .drop_non_hsr(reg_drop_non_hsr_reg),
        .gmii_rxd(gmii_rxd_int),
        .gmii_rxdv(gmii_rxdv_int),
        .gmii_rxer(gmii_rxer_int),
        .hsr_net_id(\reg_hsr_net_id_reg[2] ),
        .hsr_qr(reg_hsr_qr_reg),
        .mac_dst_addr(UNCONN_IN),
        .mac_src_addr(UNCONN_IN),
        .net_both(netA_both),
        .net_crc_err(netA_crc_err),
        .net_drop_full(netA_drop_full),
        .net_drop_non_hsr(netA_drop_non_hsr),
        .net_drop_qr(netA_drop_qr),
        .net_drop_src(netA_drop_src),
        .net_drop_unknown(netA_drop_unknown),
        .net_forward(netA_forward),
        .net_hsr_seq(net_hsr_seq),
        .net_hsr_seq_hit(net_hsr_seq_hit),
        .net_hsr_seq_hit_vld(net_hsr_seq_hit_vld),
        .net_hsr_seq_push(netA_hsr_seq_push),
        .net_hsr_seq_push_done(netA_hsr_seq_push_done),
        .net_hsr_seq_push_vld(net_hsr_seq_push_vld),
        .net_hsr_seq_sel(net_hsr_seq_sel),
        .net_hsr_seq_vld(net_hsr_seq_vld),
        .net_hsr_src({net_hsr_src[46:40],u_rx_n_179,net_hsr_src[39:0]}),
        .net_hsr_src_hit(net_hsr_src_hit),
        .net_hsr_src_hit_vld(net_hsr_src_hit_vld),
        .net_hsr_src_push({netA_hsr_src_push[47:41],u_rx_n_261,netA_hsr_src_push[39:0]}),
        .net_hsr_src_push_done(netA_hsr_src_push_done),
        .net_hsr_src_push_vld(net_hsr_src_push_vld),
        .net_hsr_src_vld(net_hsr_src_vld),
        .net_mac_dst({net_mac_dst[46:40],u_rx_n_130,net_mac_dst[39:0]}),
        .net_mac_dst_hit(net_mac_src_hit),
        .net_mac_dst_hit_vld(netA_mac_dst_hit_vld),
        .net_mac_dst_vld(net_mac_dst_vld),
        .net_mac_src({net_mac_src[46:40],u_rx_n_81,net_mac_src[39:0]}),
        .net_mac_src_hit(net_mac_src_hit),
        .net_mac_src_hit_vld(net_mac_src_hit_vld),
        .net_mac_src_vld(\BLK_REDBOX.net_mac_src_vld_reg ),
        .net_rcv_pkt(netA_rcv_pkt),
        .net_upward(netA_upward),
        .promiscuous(reg_promiscuous_reg),
        .reset(\curX_net_hsr_seq_reg[0] ),
        .rxF_ctl(\state_reg[2] [35:32]),
        .rxF_dat(\state_reg[2] [31:0]),
        .rxF_full(rxF_full),
        .rxF_rdy(rxFA_rdy),
        .rxF_vld(rxF_vld),
        .rxU_ctl(din[35:32]),
        .rxU_dat(din[31:0]),
        .rxU_full(rxU_full),
        .rxU_rdy(rxUA_rdy),
        .rxU_vld(rxU_vld),
        .rx_clk(rx_clk),
        .snoop(reg_snoop_reg));
  LUT1 #(
    .INIT(2'h1)) 
    u_rx_i_1__0
       (.I0(full),
        .O(rxUA_rdy));
  LUT1 #(
    .INIT(2'h1)) 
    u_rx_i_2__0
       (.I0(u_rx_i_2__0_0),
        .O(rxFA_rdy));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h8)) 
    u_rx_i_4
       (.I0(net_mac_dst_vld),
        .I1(Q),
        .O(netA_mac_dst_hit_vld));
  gig_eth_hsr_net_tx u_tx
       (.AR(AR),
        .Q(gmii_txd_int),
        .dout(dout),
        .gmii_txen_i_3_0(gmii_txen_i_3),
        .gmii_txen_int(gmii_txen_int),
        .gmii_txer_int(gmii_txer_int),
        .\grt_reg[1]_0 (\grt_reg[1] ),
        .gtx_clk(gtx_clk),
        .rd_en(rd_en),
        .\state_reg[1]_0 (\state_reg[1] ),
        .valid(valid));
endmodule

(* ORIG_REF_NAME = "gig_eth_hsr_net" *) 
module gig_eth_hsr_net__parameterized0
   (net_forward_reg,
    net_upward_reg,
    \rxdv_sync_reg[2] ,
    \crc_err_sync_reg[2] ,
    net_drop_full_reg,
    net_drop_unknown_reg,
    net_drop_qr_reg,
    net_both_reg,
    net_drop_src_reg,
    net_drop_non_hsr_reg,
    rd_en,
    \grt_reg[1] ,
    din,
    rxU_vld,
    \state_reg[2] ,
    rxF_vld,
    net_mac_src,
    net_mac_src_vld,
    net_mac_dst,
    net_mac_dst_vld,
    net_hsr_src,
    net_hsr_src_vld,
    net_hsr_seq,
    net_hsr_seq_sel,
    net_hsr_seq_vld,
    net_hsr_src_push,
    net_hsr_src_push_vld,
    net_hsr_seq_push,
    net_hsr_seq_push_vld,
    curX_net_hsr_src,
    curX_net_hsr_seq,
    curX_net_hsr_src_vld,
    curX_net_hsr_seq_vld,
    curX_net_hsr_prior,
    rx_clk,
    gmiiB_gtxc,
    gmiiB_txd,
    gmiiB_txen,
    gmiiB_txer,
    netB_probe_txen,
    netB_probe_rxdv,
    \CNTB_FORWARD_reg[15] ,
    \CNTB_UPSTREAM_reg[15] ,
    \CNTB_RCV_PKT_reg[15] ,
    \CNTB_CRC_ERR_reg[15] ,
    \CNTB_DROP_FULL_reg[15] ,
    \CNTB_DROP_UNKNOWN_reg[15] ,
    \CNTB_DROP_NON_QR_reg[15] ,
    \CNTB_BOTH_reg[15] ,
    \CNTB_DROP_SRC_reg[15] ,
    \CNTB_DROP_NON_HSR_reg[15] ,
    full,
    u_rx_i_2__1_0,
    gtx_clk,
    AR,
    valid,
    \state_reg[1] ,
    dout,
    gmii_txen_i_3__0,
    rx_reset,
    rxU_full,
    rxF_full,
    Q,
    \reg_hsr_net_id_reg[2] ,
    reg_promiscuous_reg,
    reg_drop_non_hsr_reg,
    reg_hsr_qr_reg,
    reg_snoop_reg,
    net_mac_src_hit,
    net_mac_src_hit_vld,
    net_mac_dst_hit_vld,
    net_hsr_src_hit,
    net_hsr_src_hit_vld,
    net_hsr_seq_hit,
    net_hsr_seq_hit_vld,
    netB_hsr_src_push_done,
    netB_hsr_seq_push_done,
    curY_net_hsr_src,
    curY_net_hsr_seq,
    curY_net_hsr_src_vld,
    curY_net_hsr_seq_vld,
    curY_net_hsr_prior,
    UNCONN_IN,
    gmiiB_rxc,
    gmiiB_rxd,
    gmiiB_rxdv,
    gmiiB_rxer,
    gmiiB_col,
    gmiiB_crs);
  output net_forward_reg;
  output net_upward_reg;
  output \rxdv_sync_reg[2] ;
  output \crc_err_sync_reg[2] ;
  output net_drop_full_reg;
  output net_drop_unknown_reg;
  output net_drop_qr_reg;
  output net_both_reg;
  output net_drop_src_reg;
  output net_drop_non_hsr_reg;
  output rd_en;
  output \grt_reg[1] ;
  output [35:0]din;
  output rxU_vld;
  output [35:0]\state_reg[2] ;
  output rxF_vld;
  output [46:0]net_mac_src;
  output net_mac_src_vld;
  output [46:0]net_mac_dst;
  output net_mac_dst_vld;
  output [46:0]net_hsr_src;
  output net_hsr_src_vld;
  output [15:0]net_hsr_seq;
  output [15:0]net_hsr_seq_sel;
  output net_hsr_seq_vld;
  output [46:0]net_hsr_src_push;
  output net_hsr_src_push_vld;
  output [15:0]net_hsr_seq_push;
  output net_hsr_seq_push_vld;
  output [47:0]curX_net_hsr_src;
  output [15:0]curX_net_hsr_seq;
  output [5:0]curX_net_hsr_src_vld;
  output [1:0]curX_net_hsr_seq_vld;
  output curX_net_hsr_prior;
  output rx_clk;
  output gmiiB_gtxc;
  output [7:0]gmiiB_txd;
  output gmiiB_txen;
  output gmiiB_txer;
  output netB_probe_txen;
  output netB_probe_rxdv;
  input \CNTB_FORWARD_reg[15] ;
  input \CNTB_UPSTREAM_reg[15] ;
  input \CNTB_RCV_PKT_reg[15] ;
  input \CNTB_CRC_ERR_reg[15] ;
  input \CNTB_DROP_FULL_reg[15] ;
  input \CNTB_DROP_UNKNOWN_reg[15] ;
  input \CNTB_DROP_NON_QR_reg[15] ;
  input \CNTB_BOTH_reg[15] ;
  input \CNTB_DROP_SRC_reg[15] ;
  input \CNTB_DROP_NON_HSR_reg[15] ;
  input full;
  input u_rx_i_2__1_0;
  input gtx_clk;
  input [0:0]AR;
  input valid;
  input \state_reg[1] ;
  input [35:0]dout;
  input [35:0]gmii_txen_i_3__0;
  input rx_reset;
  input rxU_full;
  input rxF_full;
  input [47:0]Q;
  input [2:0]\reg_hsr_net_id_reg[2] ;
  input [0:0]reg_promiscuous_reg;
  input [0:0]reg_drop_non_hsr_reg;
  input [0:0]reg_hsr_qr_reg;
  input [0:0]reg_snoop_reg;
  input net_mac_src_hit;
  input net_mac_src_hit_vld;
  input net_mac_dst_hit_vld;
  input [15:0]net_hsr_src_hit;
  input net_hsr_src_hit_vld;
  input [15:0]net_hsr_seq_hit;
  input net_hsr_seq_hit_vld;
  input netB_hsr_src_push_done;
  input netB_hsr_seq_push_done;
  input [47:0]curY_net_hsr_src;
  input [15:0]curY_net_hsr_seq;
  input [5:0]curY_net_hsr_src_vld;
  input [1:0]curY_net_hsr_seq_vld;
  input curY_net_hsr_prior;
  input UNCONN_IN;
  input gmiiB_rxc;
  input [7:0]gmiiB_rxd;
  input gmiiB_rxdv;
  input gmiiB_rxer;
  input gmiiB_col;
  input gmiiB_crs;

  wire [0:0]AR;
  wire \CNTB_BOTH_reg[15] ;
  wire \CNTB_CRC_ERR_reg[15] ;
  wire \CNTB_DROP_FULL_reg[15] ;
  wire \CNTB_DROP_NON_HSR_reg[15] ;
  wire \CNTB_DROP_NON_QR_reg[15] ;
  wire \CNTB_DROP_SRC_reg[15] ;
  wire \CNTB_DROP_UNKNOWN_reg[15] ;
  wire \CNTB_FORWARD_reg[15] ;
  wire \CNTB_RCV_PKT_reg[15] ;
  wire \CNTB_UPSTREAM_reg[15] ;
  wire [47:0]Q;
  wire UNCONN_IN;
  wire \crc_err_sync_reg[2] ;
  wire curX_net_hsr_prior;
  wire [15:0]curX_net_hsr_seq;
  wire [1:0]curX_net_hsr_seq_vld;
  wire [47:0]curX_net_hsr_src;
  wire [5:0]curX_net_hsr_src_vld;
  wire curY_net_hsr_prior;
  wire [15:0]curY_net_hsr_seq;
  wire [1:0]curY_net_hsr_seq_vld;
  wire [47:0]curY_net_hsr_src;
  wire [5:0]curY_net_hsr_src_vld;
  wire [35:0]din;
  wire [35:0]dout;
  wire full;
  wire gmiiB_col;
  wire gmiiB_crs;
  wire gmiiB_gtxc;
  wire gmiiB_rxc;
  wire [7:0]gmiiB_rxd;
  wire gmiiB_rxdv;
  wire gmiiB_rxer;
  wire [7:0]gmiiB_txd;
  wire gmiiB_txen;
  wire gmiiB_txer;
  wire [7:0]gmii_rxd_int;
  wire gmii_rxdv_int;
  wire gmii_rxer_int;
  wire [7:0]gmii_txd_int;
  wire [35:0]gmii_txen_i_3__0;
  wire gmii_txen_int;
  wire gmii_txer_int;
  wire \grt_reg[1] ;
  wire gtx_clk;
  wire netB_both;
  wire netB_crc_err;
  wire netB_drop_full;
  wire netB_drop_non_hsr;
  wire netB_drop_qr;
  wire netB_drop_src;
  wire netB_drop_unknown;
  wire netB_forward;
  wire netB_hsr_seq_push_done;
  wire netB_hsr_src_push_done;
  wire netB_probe_rxdv;
  wire netB_probe_txen;
  wire netB_rcv_pkt;
  wire netB_upward;
  wire net_both_reg;
  wire net_drop_full_reg;
  wire net_drop_non_hsr_reg;
  wire net_drop_qr_reg;
  wire net_drop_src_reg;
  wire net_drop_unknown_reg;
  wire net_forward_reg;
  wire [15:0]net_hsr_seq;
  wire [15:0]net_hsr_seq_hit;
  wire net_hsr_seq_hit_vld;
  wire [15:0]net_hsr_seq_push;
  wire net_hsr_seq_push_vld;
  wire [15:0]net_hsr_seq_sel;
  wire net_hsr_seq_vld;
  wire [46:0]net_hsr_src;
  wire [15:0]net_hsr_src_hit;
  wire net_hsr_src_hit_vld;
  wire [46:0]net_hsr_src_push;
  wire net_hsr_src_push_vld;
  wire net_hsr_src_vld;
  wire [46:0]net_mac_dst;
  wire net_mac_dst_hit_vld;
  wire net_mac_dst_vld;
  wire [46:0]net_mac_src;
  wire net_mac_src_hit;
  wire net_mac_src_hit_vld;
  wire net_mac_src_vld;
  wire net_upward_reg;
  wire rd_en;
  wire [0:0]reg_drop_non_hsr_reg;
  wire [2:0]\reg_hsr_net_id_reg[2] ;
  wire [0:0]reg_hsr_qr_reg;
  wire [0:0]reg_promiscuous_reg;
  wire [0:0]reg_snoop_reg;
  wire rxFB_rdy;
  wire rxF_full;
  wire rxF_vld;
  wire rxUB_rdy;
  wire rxU_full;
  wire rxU_vld;
  wire rx_clk;
  wire rx_reset;
  wire \rxdv_sync_reg[2] ;
  wire \state_reg[1] ;
  wire [35:0]\state_reg[2] ;
  wire u_rx_i_2__1_0;
  wire u_rx_n_130;
  wire u_rx_n_179;
  wire u_rx_n_261;
  wire u_rx_n_81;
  wire valid;
  wire NLW_u_gmii_duplex_status_UNCONNECTED;
  wire NLW_u_gmii_gmii_col_int_UNCONNECTED;
  wire NLW_u_gmii_gmii_crs_int_UNCONNECTED;
  wire NLW_u_gmii_link_status_UNCONNECTED;
  wire [1:0]NLW_u_gmii_clock_speed_UNCONNECTED;

  LUT2 #(
    .INIT(4'hE)) 
    \CNTB_BOTH[0]_i_1 
       (.I0(netB_both),
        .I1(\CNTB_BOTH_reg[15] ),
        .O(net_both_reg));
  LUT2 #(
    .INIT(4'hE)) 
    \CNTB_CRC_ERR[0]_i_1 
       (.I0(netB_crc_err),
        .I1(\CNTB_CRC_ERR_reg[15] ),
        .O(\crc_err_sync_reg[2] ));
  LUT2 #(
    .INIT(4'hE)) 
    \CNTB_DROP_FULL[0]_i_1 
       (.I0(netB_drop_full),
        .I1(\CNTB_DROP_FULL_reg[15] ),
        .O(net_drop_full_reg));
  LUT2 #(
    .INIT(4'hE)) 
    \CNTB_DROP_NON_HSR[0]_i_1 
       (.I0(netB_drop_non_hsr),
        .I1(\CNTB_DROP_NON_HSR_reg[15] ),
        .O(net_drop_non_hsr_reg));
  LUT2 #(
    .INIT(4'hE)) 
    \CNTB_DROP_NON_QR[0]_i_1 
       (.I0(netB_drop_qr),
        .I1(\CNTB_DROP_NON_QR_reg[15] ),
        .O(net_drop_qr_reg));
  LUT2 #(
    .INIT(4'hE)) 
    \CNTB_DROP_SRC[0]_i_1 
       (.I0(netB_drop_src),
        .I1(\CNTB_DROP_SRC_reg[15] ),
        .O(net_drop_src_reg));
  LUT2 #(
    .INIT(4'hE)) 
    \CNTB_DROP_UNKNOWN[0]_i_1 
       (.I0(netB_drop_unknown),
        .I1(\CNTB_DROP_UNKNOWN_reg[15] ),
        .O(net_drop_unknown_reg));
  LUT2 #(
    .INIT(4'hE)) 
    \CNTB_FORWARD[0]_i_1 
       (.I0(netB_forward),
        .I1(\CNTB_FORWARD_reg[15] ),
        .O(net_forward_reg));
  LUT2 #(
    .INIT(4'hE)) 
    \CNTB_RCV_PKT[0]_i_1 
       (.I0(netB_rcv_pkt),
        .I1(\CNTB_RCV_PKT_reg[15] ),
        .O(\rxdv_sync_reg[2] ));
  LUT2 #(
    .INIT(4'hE)) 
    \CNTB_UPSTREAM[0]_i_1 
       (.I0(netB_upward),
        .I1(\CNTB_UPSTREAM_reg[15] ),
        .O(net_upward_reg));
  FDRE #(
    .INIT(1'b0)) 
    probe_rxdv_reg
       (.C(gtx_clk),
        .CE(1'b1),
        .D(gmii_rxdv_int),
        .Q(netB_probe_rxdv),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    probe_txen_reg
       (.C(gtx_clk),
        .CE(1'b1),
        .D(gmii_txen_int),
        .Q(netB_probe_txen),
        .R(1'b0));
  (* FPGA_FAMILY = "64'b0101101001011001010011100101000100110111001100000011000000110000" *) 
  (* TXCLK_INV = "1'b0" *) 
  gig_eth_hsr_gmii u_gmii
       (.clock_speed(NLW_u_gmii_clock_speed_UNCONNECTED[1:0]),
        .duplex_status(NLW_u_gmii_duplex_status_UNCONNECTED),
        .gmii_col(gmiiB_col),
        .gmii_col_int(NLW_u_gmii_gmii_col_int_UNCONNECTED),
        .gmii_crs(gmiiB_crs),
        .gmii_crs_int(NLW_u_gmii_gmii_crs_int_UNCONNECTED),
        .gmii_gtxc(gmiiB_gtxc),
        .gmii_rxc(gmiiB_rxc),
        .gmii_rxd(gmiiB_rxd),
        .gmii_rxd_int(gmii_rxd_int),
        .gmii_rxdv(gmiiB_rxdv),
        .gmii_rxdv_int(gmii_rxdv_int),
        .gmii_rxer(gmiiB_rxer),
        .gmii_rxer_int(gmii_rxer_int),
        .gmii_txd(gmiiB_txd),
        .gmii_txd_int(gmii_txd_int),
        .gmii_txen(gmiiB_txen),
        .gmii_txen_int(gmii_txen_int),
        .gmii_txer(gmiiB_txer),
        .gmii_txer_int(gmii_txer_int),
        .gtx_clk(gtx_clk),
        .link_status(NLW_u_gmii_link_status_UNCONNECTED),
        .rx_clk(rx_clk),
        .rx_reset(UNCONN_IN),
        .tx_reset(UNCONN_IN));
  (* DANH_OR_REDBOX = "REDBOX" *) 
  (* DAT_WIDTH = "4" *) 
  (* FIFO_DEPTH_DAT = "16" *) 
  (* NET_A_OR_B = "B" *) 
  (* NUM_ENTRIES_QR = "16" *) 
  (* STP_PUSH = "1" *) 
  (* STP_READY = "0" *) 
  (* STP_WAIT = "2" *) 
  (* ST_DROP = "7" *) 
  (* ST_ERROR = "6" *) 
  (* ST_FIRST = "4" *) 
  (* ST_HSR = "2" *) 
  (* ST_PASS = "5" *) 
  (* ST_READY = "0" *) 
  (* ST_SRC = "1" *) 
  (* ST_WAIT = "3" *) 
  gig_eth_hsr_net_rx__parameterized0 u_rx
       (.clk(gtx_clk),
        .curX_net_hsr_prior(curX_net_hsr_prior),
        .curX_net_hsr_seq(curX_net_hsr_seq),
        .curX_net_hsr_seq_vld(curX_net_hsr_seq_vld),
        .curX_net_hsr_src(curX_net_hsr_src),
        .curX_net_hsr_src_vld(curX_net_hsr_src_vld),
        .curY_net_hsr_prior(curY_net_hsr_prior),
        .curY_net_hsr_seq(curY_net_hsr_seq),
        .curY_net_hsr_seq_vld(curY_net_hsr_seq_vld),
        .curY_net_hsr_src(curY_net_hsr_src),
        .curY_net_hsr_src_vld(curY_net_hsr_src_vld),
        .drop_non_hsr(reg_drop_non_hsr_reg),
        .gmii_rxd(gmii_rxd_int),
        .gmii_rxdv(gmii_rxdv_int),
        .gmii_rxer(gmii_rxer_int),
        .hsr_net_id(\reg_hsr_net_id_reg[2] ),
        .hsr_qr(reg_hsr_qr_reg),
        .mac_dst_addr(Q),
        .mac_src_addr(Q),
        .net_both(netB_both),
        .net_crc_err(netB_crc_err),
        .net_drop_full(netB_drop_full),
        .net_drop_non_hsr(netB_drop_non_hsr),
        .net_drop_qr(netB_drop_qr),
        .net_drop_src(netB_drop_src),
        .net_drop_unknown(netB_drop_unknown),
        .net_forward(netB_forward),
        .net_hsr_seq(net_hsr_seq),
        .net_hsr_seq_hit(net_hsr_seq_hit),
        .net_hsr_seq_hit_vld(net_hsr_seq_hit_vld),
        .net_hsr_seq_push(net_hsr_seq_push),
        .net_hsr_seq_push_done(netB_hsr_seq_push_done),
        .net_hsr_seq_push_vld(net_hsr_seq_push_vld),
        .net_hsr_seq_sel(net_hsr_seq_sel),
        .net_hsr_seq_vld(net_hsr_seq_vld),
        .net_hsr_src({net_hsr_src[46:40],u_rx_n_179,net_hsr_src[39:0]}),
        .net_hsr_src_hit(net_hsr_src_hit),
        .net_hsr_src_hit_vld(net_hsr_src_hit_vld),
        .net_hsr_src_push({net_hsr_src_push[46:40],u_rx_n_261,net_hsr_src_push[39:0]}),
        .net_hsr_src_push_done(netB_hsr_src_push_done),
        .net_hsr_src_push_vld(net_hsr_src_push_vld),
        .net_hsr_src_vld(net_hsr_src_vld),
        .net_mac_dst({net_mac_dst[46:40],u_rx_n_130,net_mac_dst[39:0]}),
        .net_mac_dst_hit(net_mac_src_hit),
        .net_mac_dst_hit_vld(net_mac_dst_hit_vld),
        .net_mac_dst_vld(net_mac_dst_vld),
        .net_mac_src({net_mac_src[46:40],u_rx_n_81,net_mac_src[39:0]}),
        .net_mac_src_hit(net_mac_src_hit),
        .net_mac_src_hit_vld(net_mac_src_hit_vld),
        .net_mac_src_vld(net_mac_src_vld),
        .net_rcv_pkt(netB_rcv_pkt),
        .net_upward(netB_upward),
        .promiscuous(reg_promiscuous_reg),
        .reset(rx_reset),
        .rxF_ctl(\state_reg[2] [35:32]),
        .rxF_dat(\state_reg[2] [31:0]),
        .rxF_full(rxF_full),
        .rxF_rdy(rxFB_rdy),
        .rxF_vld(rxF_vld),
        .rxU_ctl(din[35:32]),
        .rxU_dat(din[31:0]),
        .rxU_full(rxU_full),
        .rxU_rdy(rxUB_rdy),
        .rxU_vld(rxU_vld),
        .rx_clk(rx_clk),
        .snoop(reg_snoop_reg));
  LUT1 #(
    .INIT(2'h1)) 
    u_rx_i_1__1
       (.I0(full),
        .O(rxUB_rdy));
  LUT1 #(
    .INIT(2'h1)) 
    u_rx_i_2__1
       (.I0(u_rx_i_2__1_0),
        .O(rxFB_rdy));
  gig_eth_hsr_net_tx__parameterized0 u_tx
       (.AR(AR),
        .Q(gmii_txd_int),
        .dout(dout),
        .gmii_txen_i_3__0_0(gmii_txen_i_3__0),
        .gmii_txen_int(gmii_txen_int),
        .gmii_txer_int(gmii_txer_int),
        .\grt_reg[1]_0 (\grt_reg[1] ),
        .gtx_clk(gtx_clk),
        .rd_en(rd_en),
        .\state_reg[1]_0 (\state_reg[1] ),
        .valid(valid));
endmodule

(* DANH_OR_REDBOX = "REDBOX" *) (* DAT_WIDTH = "4" *) (* FIFO_DEPTH_DAT = "16" *) 
(* NET_A_OR_B = "A" *) (* NUM_ENTRIES_QR = "16" *) (* STP_PUSH = "1" *) 
(* STP_READY = "0" *) (* STP_WAIT = "2" *) (* ST_DROP = "7" *) 
(* ST_ERROR = "6" *) (* ST_FIRST = "4" *) (* ST_HSR = "2" *) 
(* ST_PASS = "5" *) (* ST_READY = "0" *) (* ST_SRC = "1" *) 
(* ST_WAIT = "3" *) 
module gig_eth_hsr_net_rx
   (reset,
    clk,
    rx_clk,
    rxU_dat,
    rxU_ctl,
    rxU_vld,
    rxU_rdy,
    rxU_full,
    rxF_dat,
    rxF_ctl,
    rxF_vld,
    rxF_rdy,
    rxF_full,
    gmii_rxd,
    gmii_rxdv,
    gmii_rxer,
    mac_dst_addr,
    mac_src_addr,
    hsr_net_id,
    promiscuous,
    drop_non_hsr,
    hsr_qr,
    snoop,
    net_mac_src,
    net_mac_src_vld,
    net_mac_src_hit,
    net_mac_src_hit_vld,
    net_mac_dst,
    net_mac_dst_vld,
    net_mac_dst_hit,
    net_mac_dst_hit_vld,
    net_hsr_src,
    net_hsr_src_vld,
    net_hsr_src_hit,
    net_hsr_src_hit_vld,
    net_hsr_seq,
    net_hsr_seq_sel,
    net_hsr_seq_vld,
    net_hsr_seq_hit,
    net_hsr_seq_hit_vld,
    net_hsr_src_push,
    net_hsr_src_push_vld,
    net_hsr_src_push_done,
    net_hsr_seq_push,
    net_hsr_seq_push_vld,
    net_hsr_seq_push_done,
    curX_net_hsr_src,
    curX_net_hsr_seq,
    curX_net_hsr_src_vld,
    curX_net_hsr_seq_vld,
    curX_net_hsr_prior,
    curY_net_hsr_src,
    curY_net_hsr_seq,
    curY_net_hsr_src_vld,
    curY_net_hsr_seq_vld,
    curY_net_hsr_prior,
    net_rcv_pkt,
    net_crc_err,
    net_drop_unknown,
    net_drop_full,
    net_drop_src,
    net_drop_non_hsr,
    net_drop_qr,
    net_both,
    net_upward,
    net_forward);
  input reset;
  input clk;
  input rx_clk;
  output [31:0]rxU_dat;
  output [3:0]rxU_ctl;
  output rxU_vld;
  input rxU_rdy;
  (* mark_debug = "true" *) input rxU_full;
  output [31:0]rxF_dat;
  output [3:0]rxF_ctl;
  output rxF_vld;
  input rxF_rdy;
  (* mark_debug = "true" *) input rxF_full;
  input [7:0]gmii_rxd;
  input gmii_rxdv;
  input gmii_rxer;
  input [47:0]mac_dst_addr;
  input [47:0]mac_src_addr;
  input [2:0]hsr_net_id;
  input promiscuous;
  input drop_non_hsr;
  input hsr_qr;
  input snoop;
  output [47:0]net_mac_src;
  output net_mac_src_vld;
  input net_mac_src_hit;
  input net_mac_src_hit_vld;
  output [47:0]net_mac_dst;
  output net_mac_dst_vld;
  input net_mac_dst_hit;
  input net_mac_dst_hit_vld;
  (* mark_debug = "true" *) output [47:0]net_hsr_src;
  (* mark_debug = "true" *) output net_hsr_src_vld;
  (* mark_debug = "true" *) input [15:0]net_hsr_src_hit;
  (* mark_debug = "true" *) input net_hsr_src_hit_vld;
  (* mark_debug = "true" *) output [15:0]net_hsr_seq;
  (* mark_debug = "true" *) output [15:0]net_hsr_seq_sel;
  (* mark_debug = "true" *) output net_hsr_seq_vld;
  (* mark_debug = "true" *) input [15:0]net_hsr_seq_hit;
  (* mark_debug = "true" *) input net_hsr_seq_hit_vld;
  (* mark_debug = "true" *) output [47:0]net_hsr_src_push;
  (* mark_debug = "true" *) output net_hsr_src_push_vld;
  (* mark_debug = "true" *) input net_hsr_src_push_done;
  (* mark_debug = "true" *) output [15:0]net_hsr_seq_push;
  (* mark_debug = "true" *) output net_hsr_seq_push_vld;
  (* mark_debug = "true" *) input net_hsr_seq_push_done;
  (* mark_debug = "true" *) output [47:0]curX_net_hsr_src;
  (* mark_debug = "true" *) output [15:0]curX_net_hsr_seq;
  (* mark_debug = "true" *) output [5:0]curX_net_hsr_src_vld;
  (* mark_debug = "true" *) output [1:0]curX_net_hsr_seq_vld;
  (* mark_debug = "true" *) output curX_net_hsr_prior;
  (* mark_debug = "true" *) input [47:0]curY_net_hsr_src;
  (* mark_debug = "true" *) input [15:0]curY_net_hsr_seq;
  (* mark_debug = "true" *) input [5:0]curY_net_hsr_src_vld;
  (* mark_debug = "true" *) input [1:0]curY_net_hsr_seq_vld;
  (* mark_debug = "true" *) input curY_net_hsr_prior;
  output net_rcv_pkt;
  output net_crc_err;
  output net_drop_unknown;
  output net_drop_full;
  output net_drop_src;
  output net_drop_non_hsr;
  output net_drop_qr;
  output net_both;
  output net_upward;
  output net_forward;

  wire \BLK_DAT_16.dat_full_rdy ;
  wire \BLK_REDBOX.hit_dst_i_1_n_0 ;
  wire \BLK_REDBOX.hit_src_i_1_n_0 ;
  wire \BLK_REDBOX.hit_src_i_2_n_0 ;
  wire \BLK_REDBOX.net_mac_dst_vld_i_1_n_0 ;
  wire \BLK_REDBOX.net_mac_dst_vld_i_2_n_0 ;
  wire \BLK_REDBOX.net_mac_src_vld_i_1_n_0 ;
  wire \BLK_REDBOX.net_mac_src_vld_i_2_n_0 ;
  wire \BLK_REDBOX.net_mac_src_vld_i_3_n_0 ;
  wire \BLK_REDBOX.net_mac_src_vld_i_4_n_0 ;
  wire \BLK_REDBOX.net_mac_src_vld_i_5_n_0 ;
  wire \BLK_REDBOX.net_mac_src_vld_i_6_n_0 ;
  wire \BLK_REDBOX.net_mac_src_vld_i_7_n_0 ;
  wire \BLK_REDBOX.net_mac_src_vld_i_8_n_0 ;
  wire broadcast1;
  wire broadcast_i_10_n_0;
  wire broadcast_i_1_n_0;
  wire broadcast_i_2_n_0;
  wire broadcast_i_3_n_0;
  wire broadcast_i_4_n_0;
  wire broadcast_i_5_n_0;
  wire broadcast_i_6_n_0;
  wire broadcast_i_7_n_0;
  wire broadcast_i_8_n_0;
  wire broadcast_i_9_n_0;
  wire clk;
  wire crc_err;
  wire \crc_err_sync_reg_n_0_[0] ;
  wire \crc_err_sync_reg_n_0_[1] ;
  wire \crc_err_sync_reg_n_0_[3] ;
  (* MARK_DEBUG *) wire curX_net_hsr_prior;
  wire curX_net_hsr_prior_i_1_n_0;
  (* MARK_DEBUG *) wire [15:0]curX_net_hsr_seq;
  (* MARK_DEBUG *) wire [1:0]curX_net_hsr_seq_vld;
  wire \curX_net_hsr_seq_vld[0]_i_1_n_0 ;
  wire \curX_net_hsr_seq_vld[1]_i_1_n_0 ;
  (* MARK_DEBUG *) wire [47:0]curX_net_hsr_src;
  (* MARK_DEBUG *) wire [5:0]curX_net_hsr_src_vld;
  wire \curX_net_hsr_src_vld[0]_i_1_n_0 ;
  wire \curX_net_hsr_src_vld[1]_i_1_n_0 ;
  wire \curX_net_hsr_src_vld[2]_i_1_n_0 ;
  wire \curX_net_hsr_src_vld[3]_i_1_n_0 ;
  wire \curX_net_hsr_src_vld[4]_i_1_n_0 ;
  wire \curX_net_hsr_src_vld[5]_i_1_n_0 ;
  wire \curX_net_hsr_src_vld[5]_i_2_n_0 ;
  (* MARK_DEBUG *) wire curY_net_hsr_prior;
  (* MARK_DEBUG *) wire [15:0]curY_net_hsr_seq;
  (* MARK_DEBUG *) wire [1:0]curY_net_hsr_seq_vld;
  (* MARK_DEBUG *) wire [47:0]curY_net_hsr_src;
  (* MARK_DEBUG *) wire [5:0]curY_net_hsr_src_vld;
  wire dat_full;
  wire dat_full_rdy;
  (* MARK_DEBUG *) wire [4:0]dat_items;
  wire [4:1]dat_items_wr;
  wire [3:0]dat_rd_ctl;
  wire dat_rd_rdy;
  wire dat_rd_vld;
  (* MARK_DEBUG *) wire [4:0]dat_rooms;
  wire [3:0]dat_wr_ctl;
  wire [31:0]dat_wr_dat;
  wire dat_wr_rdy;
  wire dat_wr_vld;
  wire [15:0]data;
  wire drop_non_hsr;
  (* MARK_DEBUG *) wire [15:0]gmii_cnt;
  wire \gmii_cnt[0]_i_1_n_0 ;
  wire \gmii_cnt[10]_i_1_n_0 ;
  wire \gmii_cnt[11]_i_1_n_0 ;
  wire \gmii_cnt[12]_i_1_n_0 ;
  wire \gmii_cnt[13]_i_1_n_0 ;
  wire \gmii_cnt[14]_i_1_n_0 ;
  wire \gmii_cnt[15]_i_2_n_0 ;
  wire \gmii_cnt[1]_i_1_n_0 ;
  wire \gmii_cnt[2]_i_1_n_0 ;
  wire \gmii_cnt[3]_i_1_n_0 ;
  wire \gmii_cnt[4]_i_1_n_0 ;
  wire \gmii_cnt[4]_i_3_n_0 ;
  wire \gmii_cnt[5]_i_1_n_0 ;
  wire \gmii_cnt[6]_i_1_n_0 ;
  wire \gmii_cnt[7]_i_1_n_0 ;
  wire \gmii_cnt[8]_i_1_n_0 ;
  wire \gmii_cnt[9]_i_1_n_0 ;
  wire \gmii_cnt_reg[12]_i_2_n_0 ;
  wire \gmii_cnt_reg[12]_i_2_n_1 ;
  wire \gmii_cnt_reg[12]_i_2_n_2 ;
  wire \gmii_cnt_reg[12]_i_2_n_3 ;
  wire \gmii_cnt_reg[12]_i_2_n_4 ;
  wire \gmii_cnt_reg[12]_i_2_n_5 ;
  wire \gmii_cnt_reg[12]_i_2_n_6 ;
  wire \gmii_cnt_reg[12]_i_2_n_7 ;
  wire \gmii_cnt_reg[15]_i_3_n_2 ;
  wire \gmii_cnt_reg[15]_i_3_n_3 ;
  wire \gmii_cnt_reg[15]_i_3_n_5 ;
  wire \gmii_cnt_reg[15]_i_3_n_6 ;
  wire \gmii_cnt_reg[15]_i_3_n_7 ;
  wire \gmii_cnt_reg[4]_i_2_n_0 ;
  wire \gmii_cnt_reg[4]_i_2_n_1 ;
  wire \gmii_cnt_reg[4]_i_2_n_2 ;
  wire \gmii_cnt_reg[4]_i_2_n_3 ;
  wire \gmii_cnt_reg[4]_i_2_n_4 ;
  wire \gmii_cnt_reg[4]_i_2_n_5 ;
  wire \gmii_cnt_reg[4]_i_2_n_6 ;
  wire \gmii_cnt_reg[4]_i_2_n_7 ;
  wire \gmii_cnt_reg[8]_i_2_n_0 ;
  wire \gmii_cnt_reg[8]_i_2_n_1 ;
  wire \gmii_cnt_reg[8]_i_2_n_2 ;
  wire \gmii_cnt_reg[8]_i_2_n_3 ;
  wire \gmii_cnt_reg[8]_i_2_n_4 ;
  wire \gmii_cnt_reg[8]_i_2_n_5 ;
  wire \gmii_cnt_reg[8]_i_2_n_6 ;
  wire \gmii_cnt_reg[8]_i_2_n_7 ;
  wire [7:0]gmii_rxd;
  wire gmii_rxdv;
  wire gmii_rxer;
  (* MARK_DEBUG *) (* RTL_KEEP = "true" *) wire hit_broadcast;
  (* MARK_DEBUG *) (* RTL_KEEP = "true" *) wire hit_dst;
  (* MARK_DEBUG *) (* RTL_KEEP = "true" *) wire hit_hsr;
  (* MARK_DEBUG *) wire hit_net;
  (* MARK_DEBUG *) (* RTL_KEEP = "true" *) wire hit_qr;
  (* MARK_DEBUG *) (* RTL_KEEP = "true" *) wire hit_qr_cur;
  wire hit_qr_cur_inferred_i_10_n_0;
  wire hit_qr_cur_inferred_i_11_n_0;
  wire hit_qr_cur_inferred_i_12_n_0;
  wire hit_qr_cur_inferred_i_13_n_0;
  wire hit_qr_cur_inferred_i_14_n_0;
  wire hit_qr_cur_inferred_i_15_n_0;
  wire hit_qr_cur_inferred_i_16_n_0;
  wire hit_qr_cur_inferred_i_17_n_0;
  wire hit_qr_cur_inferred_i_18_n_0;
  wire hit_qr_cur_inferred_i_19_n_0;
  wire hit_qr_cur_inferred_i_20_n_0;
  wire hit_qr_cur_inferred_i_21_n_0;
  wire hit_qr_cur_inferred_i_22_n_0;
  wire hit_qr_cur_inferred_i_23_n_0;
  wire hit_qr_cur_inferred_i_24_n_0;
  wire hit_qr_cur_inferred_i_25_n_0;
  wire hit_qr_cur_inferred_i_26_n_0;
  wire hit_qr_cur_inferred_i_27_n_0;
  wire hit_qr_cur_inferred_i_28_n_0;
  wire hit_qr_cur_inferred_i_29_n_0;
  wire hit_qr_cur_inferred_i_2_n_0;
  wire hit_qr_cur_inferred_i_30_n_0;
  wire hit_qr_cur_inferred_i_31_n_0;
  wire hit_qr_cur_inferred_i_32_n_0;
  wire hit_qr_cur_inferred_i_33_n_0;
  wire hit_qr_cur_inferred_i_34_n_0;
  wire hit_qr_cur_inferred_i_35_n_0;
  wire hit_qr_cur_inferred_i_36_n_0;
  wire hit_qr_cur_inferred_i_37_n_0;
  wire hit_qr_cur_inferred_i_38_n_0;
  wire hit_qr_cur_inferred_i_39_n_0;
  wire hit_qr_cur_inferred_i_3_n_0;
  wire hit_qr_cur_inferred_i_40_n_0;
  wire hit_qr_cur_inferred_i_41_n_0;
  wire hit_qr_cur_inferred_i_42_n_0;
  wire hit_qr_cur_inferred_i_43_n_0;
  wire hit_qr_cur_inferred_i_44_n_0;
  wire hit_qr_cur_inferred_i_45_n_0;
  wire hit_qr_cur_inferred_i_46_n_0;
  wire hit_qr_cur_inferred_i_47_n_0;
  wire hit_qr_cur_inferred_i_48_n_0;
  wire hit_qr_cur_inferred_i_49_n_0;
  wire hit_qr_cur_inferred_i_4_n_0;
  wire hit_qr_cur_inferred_i_50_n_0;
  wire hit_qr_cur_inferred_i_51_n_0;
  wire hit_qr_cur_inferred_i_5_n_0;
  wire hit_qr_cur_inferred_i_6_n_0;
  wire hit_qr_cur_inferred_i_7_n_0;
  wire hit_qr_cur_inferred_i_8_n_0;
  wire hit_qr_cur_inferred_i_9_n_0;
  wire hit_qr_i_10_n_0;
  wire hit_qr_i_1_n_0;
  wire hit_qr_i_2_n_0;
  wire hit_qr_i_3_n_0;
  wire hit_qr_i_4_n_0;
  wire hit_qr_i_5_n_0;
  wire hit_qr_i_6_n_0;
  wire hit_qr_i_7_n_0;
  wire hit_qr_i_8_n_0;
  wire hit_qr_i_9_n_0;
  (* MARK_DEBUG *) (* RTL_KEEP = "true" *) wire hit_src;
  wire \hsr_hits[0]_i_1_n_0 ;
  wire \hsr_hits[0]_i_2_n_0 ;
  wire \hsr_hits[0]_i_3_n_0 ;
  wire \hsr_hits[1]_i_10_n_0 ;
  wire \hsr_hits[1]_i_11_n_0 ;
  wire \hsr_hits[1]_i_12_n_0 ;
  wire \hsr_hits[1]_i_1_n_0 ;
  wire \hsr_hits[1]_i_2_n_0 ;
  wire \hsr_hits[1]_i_3_n_0 ;
  wire \hsr_hits[1]_i_4_n_0 ;
  wire \hsr_hits[1]_i_5_n_0 ;
  wire \hsr_hits[1]_i_6_n_0 ;
  wire \hsr_hits[1]_i_7_n_0 ;
  wire \hsr_hits[1]_i_8_n_0 ;
  wire \hsr_hits[1]_i_9_n_0 ;
  wire \hsr_hits_reg_n_0_[0] ;
  wire \hsr_hits_reg_n_0_[1] ;
  wire [2:0]hsr_net_id;
  wire hsr_qr;
  wire net_both;
  wire net_both_i_1_n_0;
  wire net_both_i_2_n_0;
  wire net_both_i_3_n_0;
  wire net_both_i_4_n_0;
  wire net_both_i_5_n_0;
  wire net_both_i_6_n_0;
  wire net_crc_err;
  wire net_drop_full;
  wire net_drop_full_i_1_n_0;
  wire net_drop_full_i_2_n_0;
  wire net_drop_full_i_3_n_0;
  wire net_drop_full_i_4_n_0;
  wire net_drop_full_i_5_n_0;
  wire net_drop_non_hsr;
  wire net_drop_non_hsr_i_1_n_0;
  wire net_drop_non_hsr_i_2_n_0;
  wire net_drop_non_hsr_i_3_n_0;
  wire net_drop_non_hsr_i_4_n_0;
  wire net_drop_non_hsr_i_5_n_0;
  wire net_drop_non_hsr_i_6_n_0;
  wire net_drop_qr;
  wire net_drop_qr_i_1_n_0;
  wire net_drop_qr_i_2_n_0;
  wire net_drop_qr_i_3_n_0;
  wire net_drop_qr_i_4_n_0;
  wire net_drop_qr_i_5_n_0;
  wire net_drop_qr_i_6_n_0;
  wire net_drop_src;
  wire net_drop_src_i_1_n_0;
  wire net_drop_src_i_2_n_0;
  wire net_drop_src_i_3_n_0;
  wire net_drop_src_i_4_n_0;
  wire net_drop_src_i_5_n_0;
  wire net_drop_unknown;
  wire net_drop_unknown_i_10_n_0;
  wire net_drop_unknown_i_11_n_0;
  wire net_drop_unknown_i_1_n_0;
  wire net_drop_unknown_i_2_n_0;
  wire net_drop_unknown_i_3_n_0;
  wire net_drop_unknown_i_4_n_0;
  wire net_drop_unknown_i_5_n_0;
  wire net_drop_unknown_i_6_n_0;
  wire net_drop_unknown_i_7_n_0;
  wire net_drop_unknown_i_8_n_0;
  wire net_drop_unknown_i_9_n_0;
  wire net_forward;
  wire net_forward_i_1_n_0;
  wire net_forward_i_2_n_0;
  wire net_forward_i_3_n_0;
  wire net_hit_i_1_n_0;
  wire net_hit_i_2_n_0;
  wire net_hit_i_3_n_0;
  wire net_hit_i_4_n_0;
  wire \net_hsr_seq[15]_i_1_n_0 ;
  wire \net_hsr_seq[15]_i_2_n_0 ;
  (* MARK_DEBUG *) wire [15:0]net_hsr_seq_hit;
  (* MARK_DEBUG *) wire net_hsr_seq_hit_vld;
  (* MARK_DEBUG *) wire [15:0]net_hsr_seq_push;
  (* MARK_DEBUG *) wire net_hsr_seq_push_done;
  (* MARK_DEBUG *) wire net_hsr_seq_push_vld;
  wire net_hsr_seq_push_vld_i_1_n_0;
  (* MARK_DEBUG *) wire [15:0]net_hsr_seq_sel;
  wire \net_hsr_seq_sel[0]_i_1_n_0 ;
  wire \net_hsr_seq_sel[10]_i_1_n_0 ;
  wire \net_hsr_seq_sel[11]_i_1_n_0 ;
  wire \net_hsr_seq_sel[12]_i_1_n_0 ;
  wire \net_hsr_seq_sel[13]_i_1_n_0 ;
  wire \net_hsr_seq_sel[14]_i_1_n_0 ;
  wire \net_hsr_seq_sel[15]_i_1_n_0 ;
  wire \net_hsr_seq_sel[1]_i_1_n_0 ;
  wire \net_hsr_seq_sel[2]_i_1_n_0 ;
  wire \net_hsr_seq_sel[3]_i_1_n_0 ;
  wire \net_hsr_seq_sel[4]_i_1_n_0 ;
  wire \net_hsr_seq_sel[5]_i_1_n_0 ;
  wire \net_hsr_seq_sel[6]_i_1_n_0 ;
  wire \net_hsr_seq_sel[7]_i_1_n_0 ;
  wire \net_hsr_seq_sel[8]_i_1_n_0 ;
  wire \net_hsr_seq_sel[9]_i_1_n_0 ;
  (* MARK_DEBUG *) wire net_hsr_seq_vld;
  wire net_hsr_seq_vld_i_1_n_0;
  (* MARK_DEBUG *) wire [15:0]net_hsr_src_hit;
  (* MARK_DEBUG *) wire net_hsr_src_hit_vld;
  (* MARK_DEBUG *) wire [47:0]net_hsr_src_push;
  (* MARK_DEBUG *) wire net_hsr_src_push_done;
  (* MARK_DEBUG *) wire net_hsr_src_push_vld;
  wire net_hsr_src_push_vld_i_1_n_0;
  (* MARK_DEBUG *) wire net_hsr_src_vld;
  wire net_hsr_src_vld_i_1_n_0;
  wire net_hsr_src_vld_i_2_n_0;
  wire net_hsr_src_vld_i_3_n_0;
  wire [47:0]net_mac_dst;
  wire \net_mac_dst[15]_i_1_n_0 ;
  wire \net_mac_dst[15]_i_2_n_0 ;
  wire \net_mac_dst[15]_i_3_n_0 ;
  wire \net_mac_dst[15]_i_4_n_0 ;
  wire \net_mac_dst[47]_i_1_n_0 ;
  wire net_mac_dst_hit;
  wire net_mac_dst_hit_vld;
  wire net_mac_dst_vld;
  wire [47:0]net_mac_src;
  wire \net_mac_src[31]_i_1_n_0 ;
  wire \net_mac_src[31]_i_2_n_0 ;
  wire \net_mac_src[31]_i_3_n_0 ;
  wire \net_mac_src[31]_i_4_n_0 ;
  wire \net_mac_src[31]_i_5_n_0 ;
  wire \net_mac_src[47]_i_1_n_0 ;
  wire \net_mac_src[47]_i_2_n_0 ;
  wire \net_mac_src[47]_i_3_n_0 ;
  wire net_mac_src_hit;
  wire net_mac_src_hit_vld;
  wire net_mac_src_vld;
  wire net_rcv_pkt;
  wire net_upward;
  wire net_upward_i_1_n_0;
  wire net_upward_i_2_n_0;
  wire net_upward_i_3_n_0;
  wire [2:0]p_0_in__0;
  wire p_1_in89_in;
  wire p_1_in90_in;
  wire promiscuous;
  wire reg_both;
  wire reg_both_i_1_n_0;
  wire reg_both_reg_n_0;
  wire reg_drop_non_hsr;
  wire reg_forward;
  wire reg_forward_i_1_n_0;
  wire reg_forward_i_2_n_0;
  wire [2:0]reg_hsr_net_id;
  wire reg_hsr_qr;
  wire reg_promiscuous;
  (* MARK_DEBUG *) wire [3:0]reg_rxctl;
  (* MARK_DEBUG *) wire [31:0]reg_rxd;
  (* MARK_DEBUG *) wire reg_rxrdy;
  (* MARK_DEBUG *) wire reg_rxvld;
  wire reg_snoop_reg_n_0;
  wire reg_upward;
  wire reg_upward_i_1_n_0;
  wire reset;
  wire [3:0]rxF_ctl;
  wire [31:0]rxF_dat;
  (* MARK_DEBUG *) wire rxF_full;
  wire rxF_vld;
  wire [3:0]rxU_ctl;
  wire [31:0]rxU_dat;
  (* MARK_DEBUG *) wire rxU_full;
  wire rxU_vld;
  wire rx_clk;
  wire \rxdv_sync_reg_n_0_[0] ;
  wire \rxdv_sync_reg_n_0_[1] ;
  wire \rxdv_sync_reg_n_0_[3] ;
  wire snoop;
  (* MARK_DEBUG *) (* RTL_KEEP = "true" *) wire [2:0]state;
  wire \state[0]_i_2_n_0 ;
  wire \state[0]_i_3_n_0 ;
  wire \state[0]_i_4_n_0 ;
  wire \state[0]_i_5_n_0 ;
  wire \state[0]_i_6_n_0 ;
  wire \state[0]_i_7_n_0 ;
  wire \state[0]_i_8_n_0 ;
  wire \state[1]_i_10_n_0 ;
  wire \state[1]_i_11_n_0 ;
  wire \state[1]_i_2_n_0 ;
  wire \state[1]_i_3_n_0 ;
  wire \state[1]_i_4_n_0 ;
  wire \state[1]_i_5_n_0 ;
  wire \state[1]_i_6_n_0 ;
  wire \state[1]_i_7_n_0 ;
  wire \state[1]_i_8_n_0 ;
  wire \state[1]_i_9_n_0 ;
  wire \state[2]_i_10_n_0 ;
  wire \state[2]_i_11_n_0 ;
  wire \state[2]_i_12_n_0 ;
  wire \state[2]_i_13_n_0 ;
  wire \state[2]_i_2_n_0 ;
  wire \state[2]_i_3_n_0 ;
  wire \state[2]_i_4_n_0 ;
  wire \state[2]_i_5_n_0 ;
  wire \state[2]_i_6_n_0 ;
  wire \state[2]_i_7_n_0 ;
  wire \state[2]_i_8_n_0 ;
  wire \state[2]_i_9_n_0 ;
  (* MARK_DEBUG *) (* RTL_KEEP = "true" *) wire [1:0]state_push;
  wire \state_push[0]_i_1_n_0 ;
  wire \state_push[0]_i_2_n_0 ;
  wire \state_push[0]_i_3_n_0 ;
  wire \state_push[0]_i_4_n_0 ;
  wire \state_push[0]_i_5_n_0 ;
  wire \state_push[1]_i_1_n_0 ;
  wire [15:0]swap16_return;
  wire u_rx_if_i_1_n_0;
  wire \NLW_BLK_DAT_16.u_fifo_dat_empty_UNCONNECTED ;
  wire [3:2]\NLW_gmii_cnt_reg[15]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmii_cnt_reg[15]_i_3_O_UNCONNECTED ;
  wire NLW_u_fifo_almost_full_UNCONNECTED;
  wire NLW_u_fifo_empty_UNCONNECTED;
  wire [4:0]NLW_u_fifo_data_count_UNCONNECTED;
  wire NLW_u_rx_if_num_sta_UNCONNECTED;
  wire NLW_u_rx_if_num_vld_UNCONNECTED;
  wire [15:0]NLW_u_rx_if_num_UNCONNECTED;

  assign net_hsr_seq[15:0] = net_hsr_seq_push;
  assign net_hsr_src[47:0] = net_hsr_src_push;
  (* KEEP = "yes" *) 
  (* black_box_pad_pin = "rst,wr_clk,rd_clk,din[35:0],wr_en,rd_en,dout[35:0],full,almost_full,empty,valid,rd_data_count[4:0],wr_data_count[4:0]" *) 
  (* syn_black_box = "1" *) 
  (* x_core_info = "fifo_generator_v13_2_3,Vivado 2018.3" *) 
  gig_eth_hsr_fifo_async_36x16 \BLK_DAT_16.u_fifo_dat 
       (.almost_full(dat_full),
        .din({dat_wr_ctl,dat_wr_dat}),
        .dout({dat_rd_ctl,data,swap16_return[7:0],swap16_return[15:8]}),
        .empty(\NLW_BLK_DAT_16.u_fifo_dat_empty_UNCONNECTED ),
        .full(\BLK_DAT_16.dat_full_rdy ),
        .rd_clk(clk),
        .rd_data_count(dat_items),
        .rd_en(dat_rd_rdy),
        .rst(reset),
        .valid(dat_rd_vld),
        .wr_clk(rx_clk),
        .wr_data_count({dat_items_wr,dat_rooms[0]}),
        .wr_en(dat_wr_vld));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \BLK_DAT_16.u_fifo_dat_i_1 
       (.I0(dat_full_rdy),
        .O(dat_rd_rdy));
  LUT6 #(
    .INIT(64'h00000000EEEEEEE2)) 
    \BLK_REDBOX.hit_dst_i_1 
       (.I0(hit_dst),
        .I1(net_mac_dst_hit_vld),
        .I2(reg_snoop_reg_n_0),
        .I3(net_mac_dst_hit),
        .I4(reg_promiscuous),
        .I5(\BLK_REDBOX.hit_src_i_2_n_0 ),
        .O(\BLK_REDBOX.hit_dst_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDCE \BLK_REDBOX.hit_dst_reg 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BLK_REDBOX.hit_dst_i_1_n_0 ),
        .Q(hit_dst));
  LUT5 #(
    .INIT(32'h04045404)) 
    \BLK_REDBOX.hit_src_i_1 
       (.I0(\BLK_REDBOX.hit_src_i_2_n_0 ),
        .I1(hit_src),
        .I2(net_mac_src_hit_vld),
        .I3(net_mac_src_hit),
        .I4(reg_snoop_reg_n_0),
        .O(\BLK_REDBOX.hit_src_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \BLK_REDBOX.hit_src_i_2 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(state[0]),
        .O(\BLK_REDBOX.hit_src_i_2_n_0 ));
  (* KEEP = "yes" *) 
  FDCE \BLK_REDBOX.hit_src_reg 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BLK_REDBOX.hit_src_i_1_n_0 ),
        .Q(hit_src));
  LUT6 #(
    .INIT(64'h404040FF40404040)) 
    \BLK_REDBOX.net_mac_dst_vld_i_1 
       (.I0(gmii_cnt[3]),
        .I1(gmii_cnt[2]),
        .I2(\BLK_REDBOX.net_mac_dst_vld_i_2_n_0 ),
        .I3(\BLK_REDBOX.net_mac_src_vld_i_4_n_0 ),
        .I4(net_mac_dst_hit_vld),
        .I5(net_mac_dst_vld),
        .O(\BLK_REDBOX.net_mac_dst_vld_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \BLK_REDBOX.net_mac_dst_vld_i_2 
       (.I0(gmii_cnt[1]),
        .I1(gmii_cnt[0]),
        .I2(\BLK_REDBOX.net_mac_src_vld_i_6_n_0 ),
        .I3(\BLK_REDBOX.net_mac_src_vld_i_5_n_0 ),
        .I4(\net_mac_src[31]_i_2_n_0 ),
        .I5(gmii_cnt[4]),
        .O(\BLK_REDBOX.net_mac_dst_vld_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_REDBOX.net_mac_dst_vld_reg 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BLK_REDBOX.net_mac_dst_vld_i_1_n_0 ),
        .Q(net_mac_dst_vld));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \BLK_REDBOX.net_mac_src_vld_i_1 
       (.I0(\BLK_REDBOX.net_mac_src_vld_i_2_n_0 ),
        .I1(\BLK_REDBOX.net_mac_src_vld_i_3_n_0 ),
        .I2(\BLK_REDBOX.net_mac_src_vld_i_4_n_0 ),
        .I3(net_mac_src_hit_vld),
        .I4(net_mac_src_vld),
        .O(\BLK_REDBOX.net_mac_src_vld_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \BLK_REDBOX.net_mac_src_vld_i_2 
       (.I0(gmii_cnt[4]),
        .I1(\net_mac_src[31]_i_2_n_0 ),
        .I2(\BLK_REDBOX.net_mac_src_vld_i_5_n_0 ),
        .I3(\BLK_REDBOX.net_mac_src_vld_i_6_n_0 ),
        .I4(\BLK_REDBOX.net_mac_src_vld_i_7_n_0 ),
        .I5(\BLK_REDBOX.net_mac_src_vld_i_8_n_0 ),
        .O(\BLK_REDBOX.net_mac_src_vld_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00080000)) 
    \BLK_REDBOX.net_mac_src_vld_i_3 
       (.I0(\net_mac_src[31]_i_2_n_0 ),
        .I1(gmii_cnt[3]),
        .I2(gmii_cnt[2]),
        .I3(\net_mac_src[31]_i_3_n_0 ),
        .I4(\net_mac_src[47]_i_3_n_0 ),
        .O(\BLK_REDBOX.net_mac_src_vld_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h81)) 
    \BLK_REDBOX.net_mac_src_vld_i_4 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[2]),
        .O(\BLK_REDBOX.net_mac_src_vld_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \BLK_REDBOX.net_mac_src_vld_i_5 
       (.I0(broadcast_i_7_n_0),
        .I1(gmii_cnt[11]),
        .I2(gmii_cnt[12]),
        .I3(gmii_cnt[9]),
        .I4(gmii_cnt[10]),
        .O(\BLK_REDBOX.net_mac_src_vld_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \BLK_REDBOX.net_mac_src_vld_i_6 
       (.I0(gmii_cnt[15]),
        .I1(gmii_cnt[14]),
        .I2(gmii_cnt[13]),
        .O(\BLK_REDBOX.net_mac_src_vld_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \BLK_REDBOX.net_mac_src_vld_i_7 
       (.I0(gmii_cnt[0]),
        .I1(gmii_cnt[1]),
        .O(\BLK_REDBOX.net_mac_src_vld_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \BLK_REDBOX.net_mac_src_vld_i_8 
       (.I0(gmii_cnt[3]),
        .I1(gmii_cnt[2]),
        .O(\BLK_REDBOX.net_mac_src_vld_i_8_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_REDBOX.net_mac_src_vld_reg 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BLK_REDBOX.net_mac_src_vld_i_1_n_0 ),
        .Q(net_mac_src_vld));
  LUT6 #(
    .INIT(64'h2FFF2F2F20002020)) 
    broadcast_i_1
       (.I0(broadcast_i_2_n_0),
        .I1(broadcast_i_3_n_0),
        .I2(broadcast1),
        .I3(broadcast_i_4_n_0),
        .I4(broadcast_i_5_n_0),
        .I5(hit_broadcast),
        .O(broadcast_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    broadcast_i_10
       (.I0(gmii_cnt[6]),
        .I1(gmii_cnt[5]),
        .I2(gmii_cnt[7]),
        .I3(gmii_cnt[4]),
        .O(broadcast_i_10_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    broadcast_i_2
       (.I0(gmii_cnt[15]),
        .I1(gmii_cnt[1]),
        .I2(gmii_cnt[13]),
        .I3(gmii_cnt[14]),
        .I4(broadcast_i_6_n_0),
        .O(broadcast_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    broadcast_i_3
       (.I0(broadcast_i_7_n_0),
        .I1(gmii_cnt[3]),
        .I2(gmii_cnt[4]),
        .I3(swap16_return[8]),
        .I4(gmii_cnt[0]),
        .I5(gmii_cnt[2]),
        .O(broadcast_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    broadcast_i_4
       (.I0(broadcast_i_8_n_0),
        .I1(broadcast_i_9_n_0),
        .I2(\BLK_REDBOX.net_mac_src_vld_i_7_n_0 ),
        .I3(gmii_cnt[2]),
        .I4(gmii_cnt[3]),
        .I5(broadcast_i_10_n_0),
        .O(broadcast_i_4_n_0));
  LUT4 #(
    .INIT(16'hFE69)) 
    broadcast_i_5
       (.I0(dat_rd_ctl[1]),
        .I1(dat_rd_ctl[0]),
        .I2(dat_rd_ctl[2]),
        .I3(dat_rd_ctl[3]),
        .O(broadcast_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    broadcast_i_6
       (.I0(gmii_cnt[10]),
        .I1(gmii_cnt[9]),
        .I2(gmii_cnt[12]),
        .I3(gmii_cnt[11]),
        .O(broadcast_i_6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    broadcast_i_7
       (.I0(gmii_cnt[6]),
        .I1(gmii_cnt[5]),
        .I2(gmii_cnt[8]),
        .I3(gmii_cnt[7]),
        .O(broadcast_i_7_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    broadcast_i_8
       (.I0(gmii_cnt[15]),
        .I1(gmii_cnt[13]),
        .I2(gmii_cnt[14]),
        .I3(gmii_cnt[12]),
        .O(broadcast_i_8_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    broadcast_i_9
       (.I0(gmii_cnt[9]),
        .I1(gmii_cnt[8]),
        .I2(gmii_cnt[11]),
        .I3(gmii_cnt[10]),
        .O(broadcast_i_9_n_0));
  FDCE #(
    .INIT(1'b0)) 
    broadcast_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(broadcast_i_1_n_0),
        .Q(hit_broadcast));
  FDCE #(
    .INIT(1'b0)) 
    \crc_err_sync_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(crc_err),
        .Q(\crc_err_sync_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \crc_err_sync_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\crc_err_sync_reg_n_0_[0] ),
        .Q(\crc_err_sync_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \crc_err_sync_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\crc_err_sync_reg_n_0_[1] ),
        .Q(p_1_in89_in));
  FDCE #(
    .INIT(1'b0)) 
    \crc_err_sync_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(p_1_in89_in),
        .Q(\crc_err_sync_reg_n_0_[3] ));
  LUT6 #(
    .INIT(64'hAAAAAAA0AAAAAA30)) 
    curX_net_hsr_prior_i_1
       (.I0(curX_net_hsr_prior),
        .I1(curY_net_hsr_prior),
        .I2(state[0]),
        .I3(state[2]),
        .I4(state[1]),
        .I5(\net_mac_src[47]_i_2_n_0 ),
        .O(curX_net_hsr_prior_i_1_n_0));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    curX_net_hsr_prior_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(curX_net_hsr_prior_i_1_n_0),
        .Q(curX_net_hsr_prior));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_seq_reg[0] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[0]),
        .Q(curX_net_hsr_seq[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_seq_reg[10] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[10]),
        .Q(curX_net_hsr_seq[10]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_seq_reg[11] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[11]),
        .Q(curX_net_hsr_seq[11]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_seq_reg[12] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[12]),
        .Q(curX_net_hsr_seq[12]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_seq_reg[13] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[13]),
        .Q(curX_net_hsr_seq[13]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_seq_reg[14] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[14]),
        .Q(curX_net_hsr_seq[14]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_seq_reg[15] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[15]),
        .Q(curX_net_hsr_seq[15]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_seq_reg[1] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[1]),
        .Q(curX_net_hsr_seq[1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_seq_reg[2] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[2]),
        .Q(curX_net_hsr_seq[2]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_seq_reg[3] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[3]),
        .Q(curX_net_hsr_seq[3]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_seq_reg[4] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[4]),
        .Q(curX_net_hsr_seq[4]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_seq_reg[5] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[5]),
        .Q(curX_net_hsr_seq[5]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_seq_reg[6] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[6]),
        .Q(curX_net_hsr_seq[6]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_seq_reg[7] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[7]),
        .Q(curX_net_hsr_seq[7]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_seq_reg[8] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[8]),
        .Q(curX_net_hsr_seq[8]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_seq_reg[9] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[9]),
        .Q(curX_net_hsr_seq[9]));
  LUT5 #(
    .INIT(32'h0FFC0504)) 
    \curX_net_hsr_seq_vld[0]_i_1 
       (.I0(\net_hsr_seq[15]_i_2_n_0 ),
        .I1(state[0]),
        .I2(state[2]),
        .I3(state[1]),
        .I4(curX_net_hsr_seq_vld[0]),
        .O(\curX_net_hsr_seq_vld[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0BAB0BA0)) 
    \curX_net_hsr_seq_vld[1]_i_1 
       (.I0(curX_net_hsr_seq_vld[1]),
        .I1(\net_hsr_seq[15]_i_2_n_0 ),
        .I2(state[2]),
        .I3(state[1]),
        .I4(state[0]),
        .O(\curX_net_hsr_seq_vld[1]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_seq_vld_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\curX_net_hsr_seq_vld[0]_i_1_n_0 ),
        .Q(curX_net_hsr_seq_vld[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_seq_vld_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\curX_net_hsr_seq_vld[1]_i_1_n_0 ),
        .Q(curX_net_hsr_seq_vld[1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[0] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[8]),
        .Q(curX_net_hsr_src[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[10] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[2]),
        .Q(curX_net_hsr_src[10]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[11] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[3]),
        .Q(curX_net_hsr_src[11]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[12] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[4]),
        .Q(curX_net_hsr_src[12]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[13] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[5]),
        .Q(curX_net_hsr_src[13]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[14] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[6]),
        .Q(curX_net_hsr_src[14]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[15] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[7]),
        .Q(curX_net_hsr_src[15]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[16] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[0]),
        .Q(curX_net_hsr_src[16]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[17] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[1]),
        .Q(curX_net_hsr_src[17]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[18] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[2]),
        .Q(curX_net_hsr_src[18]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[19] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[3]),
        .Q(curX_net_hsr_src[19]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[1] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[9]),
        .Q(curX_net_hsr_src[1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[20] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[4]),
        .Q(curX_net_hsr_src[20]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[21] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[5]),
        .Q(curX_net_hsr_src[21]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[22] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[6]),
        .Q(curX_net_hsr_src[22]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[23] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[7]),
        .Q(curX_net_hsr_src[23]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[24] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[8]),
        .Q(curX_net_hsr_src[24]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[25] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[9]),
        .Q(curX_net_hsr_src[25]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[26] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[10]),
        .Q(curX_net_hsr_src[26]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[27] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[11]),
        .Q(curX_net_hsr_src[27]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[28] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[12]),
        .Q(curX_net_hsr_src[28]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[29] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[13]),
        .Q(curX_net_hsr_src[29]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[2] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[10]),
        .Q(curX_net_hsr_src[2]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[30] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[14]),
        .Q(curX_net_hsr_src[30]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[31] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[15]),
        .Q(curX_net_hsr_src[31]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[32] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[8]),
        .Q(curX_net_hsr_src[32]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[33] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[9]),
        .Q(curX_net_hsr_src[33]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[34] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[10]),
        .Q(curX_net_hsr_src[34]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[35] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[11]),
        .Q(curX_net_hsr_src[35]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[36] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[12]),
        .Q(curX_net_hsr_src[36]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[37] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[13]),
        .Q(curX_net_hsr_src[37]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[38] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[14]),
        .Q(curX_net_hsr_src[38]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[39] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[15]),
        .Q(curX_net_hsr_src[39]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[3] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[11]),
        .Q(curX_net_hsr_src[3]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[40] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[0]),
        .Q(curX_net_hsr_src[40]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[41] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[1]),
        .Q(curX_net_hsr_src[41]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[42] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[2]),
        .Q(curX_net_hsr_src[42]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[43] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[3]),
        .Q(curX_net_hsr_src[43]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[44] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[4]),
        .Q(curX_net_hsr_src[44]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[45] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[5]),
        .Q(curX_net_hsr_src[45]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[46] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[6]),
        .Q(curX_net_hsr_src[46]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[47] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[7]),
        .Q(curX_net_hsr_src[47]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[4] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[12]),
        .Q(curX_net_hsr_src[4]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[5] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[13]),
        .Q(curX_net_hsr_src[5]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[6] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[14]),
        .Q(curX_net_hsr_src[6]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[7] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[15]),
        .Q(curX_net_hsr_src[7]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[8] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[0]),
        .Q(curX_net_hsr_src[8]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[9] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[1]),
        .Q(curX_net_hsr_src[9]));
  LUT5 #(
    .INIT(32'hAFFEAAAA)) 
    \curX_net_hsr_src_vld[0]_i_1 
       (.I0(\net_mac_src[31]_i_1_n_0 ),
        .I1(state[0]),
        .I2(state[2]),
        .I3(state[1]),
        .I4(curX_net_hsr_src_vld[0]),
        .O(\curX_net_hsr_src_vld[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAFFEAAAA)) 
    \curX_net_hsr_src_vld[1]_i_1 
       (.I0(\net_mac_src[31]_i_1_n_0 ),
        .I1(state[0]),
        .I2(state[2]),
        .I3(state[1]),
        .I4(curX_net_hsr_src_vld[1]),
        .O(\curX_net_hsr_src_vld[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAFFEAAAA)) 
    \curX_net_hsr_src_vld[2]_i_1 
       (.I0(\net_mac_src[31]_i_1_n_0 ),
        .I1(state[0]),
        .I2(state[2]),
        .I3(state[1]),
        .I4(curX_net_hsr_src_vld[2]),
        .O(\curX_net_hsr_src_vld[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAFFEAAAA)) 
    \curX_net_hsr_src_vld[3]_i_1 
       (.I0(\net_mac_src[31]_i_1_n_0 ),
        .I1(state[0]),
        .I2(state[2]),
        .I3(state[1]),
        .I4(curX_net_hsr_src_vld[3]),
        .O(\curX_net_hsr_src_vld[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00FFFFF000000040)) 
    \curX_net_hsr_src_vld[4]_i_1 
       (.I0(\curX_net_hsr_src_vld[5]_i_2_n_0 ),
        .I1(dat_rd_vld),
        .I2(state[0]),
        .I3(state[2]),
        .I4(state[1]),
        .I5(curX_net_hsr_src_vld[4]),
        .O(\curX_net_hsr_src_vld[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00AAAAB000AAAAA0)) 
    \curX_net_hsr_src_vld[5]_i_1 
       (.I0(curX_net_hsr_src_vld[5]),
        .I1(\curX_net_hsr_src_vld[5]_i_2_n_0 ),
        .I2(state[0]),
        .I3(state[2]),
        .I4(state[1]),
        .I5(dat_rd_vld),
        .O(\curX_net_hsr_src_vld[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFBFF)) 
    \curX_net_hsr_src_vld[5]_i_2 
       (.I0(gmii_cnt[3]),
        .I1(gmii_cnt[2]),
        .I2(\net_mac_src[31]_i_3_n_0 ),
        .I3(\net_mac_src[47]_i_3_n_0 ),
        .O(\curX_net_hsr_src_vld[5]_i_2_n_0 ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_vld_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\curX_net_hsr_src_vld[0]_i_1_n_0 ),
        .Q(curX_net_hsr_src_vld[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_vld_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\curX_net_hsr_src_vld[1]_i_1_n_0 ),
        .Q(curX_net_hsr_src_vld[1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_vld_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\curX_net_hsr_src_vld[2]_i_1_n_0 ),
        .Q(curX_net_hsr_src_vld[2]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_vld_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\curX_net_hsr_src_vld[3]_i_1_n_0 ),
        .Q(curX_net_hsr_src_vld[3]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_vld_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\curX_net_hsr_src_vld[4]_i_1_n_0 ),
        .Q(curX_net_hsr_src_vld[4]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_vld_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\curX_net_hsr_src_vld[5]_i_1_n_0 ),
        .Q(curX_net_hsr_src_vld[5]));
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    dat_rooms_inferred_i_1
       (.I0(dat_items_wr[3]),
        .I1(dat_rooms[0]),
        .I2(dat_items_wr[1]),
        .I3(dat_items_wr[2]),
        .I4(dat_items_wr[4]),
        .O(dat_rooms[4]));
  LUT4 #(
    .INIT(16'h01FE)) 
    dat_rooms_inferred_i_2
       (.I0(dat_items_wr[2]),
        .I1(dat_items_wr[1]),
        .I2(dat_rooms[0]),
        .I3(dat_items_wr[3]),
        .O(dat_rooms[3]));
  LUT3 #(
    .INIT(8'h1E)) 
    dat_rooms_inferred_i_3
       (.I0(dat_rooms[0]),
        .I1(dat_items_wr[1]),
        .I2(dat_items_wr[2]),
        .O(dat_rooms[2]));
  LUT2 #(
    .INIT(4'h6)) 
    dat_rooms_inferred_i_4
       (.I0(dat_rooms[0]),
        .I1(dat_items_wr[1]),
        .O(dat_rooms[1]));
  LUT5 #(
    .INIT(32'h2AA82882)) 
    \gmii_cnt[0]_i_1 
       (.I0(gmii_cnt[0]),
        .I1(dat_rd_ctl[1]),
        .I2(dat_rd_ctl[0]),
        .I3(dat_rd_ctl[2]),
        .I4(dat_rd_ctl[3]),
        .O(\gmii_cnt[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2AA82882)) 
    \gmii_cnt[10]_i_1 
       (.I0(\gmii_cnt_reg[12]_i_2_n_6 ),
        .I1(dat_rd_ctl[1]),
        .I2(dat_rd_ctl[0]),
        .I3(dat_rd_ctl[2]),
        .I4(dat_rd_ctl[3]),
        .O(\gmii_cnt[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2AA82882)) 
    \gmii_cnt[11]_i_1 
       (.I0(\gmii_cnt_reg[12]_i_2_n_5 ),
        .I1(dat_rd_ctl[1]),
        .I2(dat_rd_ctl[0]),
        .I3(dat_rd_ctl[2]),
        .I4(dat_rd_ctl[3]),
        .O(\gmii_cnt[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2AA82882)) 
    \gmii_cnt[12]_i_1 
       (.I0(\gmii_cnt_reg[12]_i_2_n_4 ),
        .I1(dat_rd_ctl[1]),
        .I2(dat_rd_ctl[0]),
        .I3(dat_rd_ctl[2]),
        .I4(dat_rd_ctl[3]),
        .O(\gmii_cnt[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2AA82882)) 
    \gmii_cnt[13]_i_1 
       (.I0(\gmii_cnt_reg[15]_i_3_n_7 ),
        .I1(dat_rd_ctl[1]),
        .I2(dat_rd_ctl[0]),
        .I3(dat_rd_ctl[2]),
        .I4(dat_rd_ctl[3]),
        .O(\gmii_cnt[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2AA82882)) 
    \gmii_cnt[14]_i_1 
       (.I0(\gmii_cnt_reg[15]_i_3_n_6 ),
        .I1(dat_rd_ctl[1]),
        .I2(dat_rd_ctl[0]),
        .I3(dat_rd_ctl[2]),
        .I4(dat_rd_ctl[3]),
        .O(\gmii_cnt[14]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gmii_cnt[15]_i_1 
       (.I0(dat_rd_vld),
        .I1(dat_full_rdy),
        .O(broadcast1));
  LUT5 #(
    .INIT(32'h2AA82882)) 
    \gmii_cnt[15]_i_2 
       (.I0(\gmii_cnt_reg[15]_i_3_n_5 ),
        .I1(dat_rd_ctl[1]),
        .I2(dat_rd_ctl[0]),
        .I3(dat_rd_ctl[2]),
        .I4(dat_rd_ctl[3]),
        .O(\gmii_cnt[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h2AA82882)) 
    \gmii_cnt[1]_i_1 
       (.I0(\gmii_cnt_reg[4]_i_2_n_7 ),
        .I1(dat_rd_ctl[1]),
        .I2(dat_rd_ctl[0]),
        .I3(dat_rd_ctl[2]),
        .I4(dat_rd_ctl[3]),
        .O(\gmii_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'hFE698000)) 
    \gmii_cnt[2]_i_1 
       (.I0(dat_rd_ctl[1]),
        .I1(dat_rd_ctl[0]),
        .I2(dat_rd_ctl[2]),
        .I3(dat_rd_ctl[3]),
        .I4(\gmii_cnt_reg[4]_i_2_n_6 ),
        .O(\gmii_cnt[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2AA82882)) 
    \gmii_cnt[3]_i_1 
       (.I0(\gmii_cnt_reg[4]_i_2_n_5 ),
        .I1(dat_rd_ctl[1]),
        .I2(dat_rd_ctl[0]),
        .I3(dat_rd_ctl[2]),
        .I4(dat_rd_ctl[3]),
        .O(\gmii_cnt[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2AA82882)) 
    \gmii_cnt[4]_i_1 
       (.I0(\gmii_cnt_reg[4]_i_2_n_4 ),
        .I1(dat_rd_ctl[1]),
        .I2(dat_rd_ctl[0]),
        .I3(dat_rd_ctl[2]),
        .I4(dat_rd_ctl[3]),
        .O(\gmii_cnt[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmii_cnt[4]_i_3 
       (.I0(gmii_cnt[2]),
        .O(\gmii_cnt[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h2AA82882)) 
    \gmii_cnt[5]_i_1 
       (.I0(\gmii_cnt_reg[8]_i_2_n_7 ),
        .I1(dat_rd_ctl[1]),
        .I2(dat_rd_ctl[0]),
        .I3(dat_rd_ctl[2]),
        .I4(dat_rd_ctl[3]),
        .O(\gmii_cnt[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2AA82882)) 
    \gmii_cnt[6]_i_1 
       (.I0(\gmii_cnt_reg[8]_i_2_n_6 ),
        .I1(dat_rd_ctl[1]),
        .I2(dat_rd_ctl[0]),
        .I3(dat_rd_ctl[2]),
        .I4(dat_rd_ctl[3]),
        .O(\gmii_cnt[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2AA82882)) 
    \gmii_cnt[7]_i_1 
       (.I0(\gmii_cnt_reg[8]_i_2_n_5 ),
        .I1(dat_rd_ctl[1]),
        .I2(dat_rd_ctl[0]),
        .I3(dat_rd_ctl[2]),
        .I4(dat_rd_ctl[3]),
        .O(\gmii_cnt[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2AA82882)) 
    \gmii_cnt[8]_i_1 
       (.I0(\gmii_cnt_reg[8]_i_2_n_4 ),
        .I1(dat_rd_ctl[1]),
        .I2(dat_rd_ctl[0]),
        .I3(dat_rd_ctl[2]),
        .I4(dat_rd_ctl[3]),
        .O(\gmii_cnt[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2AA82882)) 
    \gmii_cnt[9]_i_1 
       (.I0(\gmii_cnt_reg[12]_i_2_n_7 ),
        .I1(dat_rd_ctl[1]),
        .I2(dat_rd_ctl[0]),
        .I3(dat_rd_ctl[2]),
        .I4(dat_rd_ctl[3]),
        .O(\gmii_cnt[9]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gmii_cnt_reg[0] 
       (.C(clk),
        .CE(broadcast1),
        .CLR(reset),
        .D(\gmii_cnt[0]_i_1_n_0 ),
        .Q(gmii_cnt[0]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gmii_cnt_reg[10] 
       (.C(clk),
        .CE(broadcast1),
        .CLR(reset),
        .D(\gmii_cnt[10]_i_1_n_0 ),
        .Q(gmii_cnt[10]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gmii_cnt_reg[11] 
       (.C(clk),
        .CE(broadcast1),
        .CLR(reset),
        .D(\gmii_cnt[11]_i_1_n_0 ),
        .Q(gmii_cnt[11]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gmii_cnt_reg[12] 
       (.C(clk),
        .CE(broadcast1),
        .CLR(reset),
        .D(\gmii_cnt[12]_i_1_n_0 ),
        .Q(gmii_cnt[12]));
  CARRY4 \gmii_cnt_reg[12]_i_2 
       (.CI(\gmii_cnt_reg[8]_i_2_n_0 ),
        .CO({\gmii_cnt_reg[12]_i_2_n_0 ,\gmii_cnt_reg[12]_i_2_n_1 ,\gmii_cnt_reg[12]_i_2_n_2 ,\gmii_cnt_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gmii_cnt_reg[12]_i_2_n_4 ,\gmii_cnt_reg[12]_i_2_n_5 ,\gmii_cnt_reg[12]_i_2_n_6 ,\gmii_cnt_reg[12]_i_2_n_7 }),
        .S(gmii_cnt[12:9]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gmii_cnt_reg[13] 
       (.C(clk),
        .CE(broadcast1),
        .CLR(reset),
        .D(\gmii_cnt[13]_i_1_n_0 ),
        .Q(gmii_cnt[13]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gmii_cnt_reg[14] 
       (.C(clk),
        .CE(broadcast1),
        .CLR(reset),
        .D(\gmii_cnt[14]_i_1_n_0 ),
        .Q(gmii_cnt[14]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gmii_cnt_reg[15] 
       (.C(clk),
        .CE(broadcast1),
        .CLR(reset),
        .D(\gmii_cnt[15]_i_2_n_0 ),
        .Q(gmii_cnt[15]));
  CARRY4 \gmii_cnt_reg[15]_i_3 
       (.CI(\gmii_cnt_reg[12]_i_2_n_0 ),
        .CO({\NLW_gmii_cnt_reg[15]_i_3_CO_UNCONNECTED [3:2],\gmii_cnt_reg[15]_i_3_n_2 ,\gmii_cnt_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gmii_cnt_reg[15]_i_3_O_UNCONNECTED [3],\gmii_cnt_reg[15]_i_3_n_5 ,\gmii_cnt_reg[15]_i_3_n_6 ,\gmii_cnt_reg[15]_i_3_n_7 }),
        .S({1'b0,gmii_cnt[15:13]}));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gmii_cnt_reg[1] 
       (.C(clk),
        .CE(broadcast1),
        .CLR(reset),
        .D(\gmii_cnt[1]_i_1_n_0 ),
        .Q(gmii_cnt[1]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gmii_cnt_reg[2] 
       (.C(clk),
        .CE(broadcast1),
        .CLR(reset),
        .D(\gmii_cnt[2]_i_1_n_0 ),
        .Q(gmii_cnt[2]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gmii_cnt_reg[3] 
       (.C(clk),
        .CE(broadcast1),
        .CLR(reset),
        .D(\gmii_cnt[3]_i_1_n_0 ),
        .Q(gmii_cnt[3]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gmii_cnt_reg[4] 
       (.C(clk),
        .CE(broadcast1),
        .CLR(reset),
        .D(\gmii_cnt[4]_i_1_n_0 ),
        .Q(gmii_cnt[4]));
  CARRY4 \gmii_cnt_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\gmii_cnt_reg[4]_i_2_n_0 ,\gmii_cnt_reg[4]_i_2_n_1 ,\gmii_cnt_reg[4]_i_2_n_2 ,\gmii_cnt_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,gmii_cnt[2],1'b0}),
        .O({\gmii_cnt_reg[4]_i_2_n_4 ,\gmii_cnt_reg[4]_i_2_n_5 ,\gmii_cnt_reg[4]_i_2_n_6 ,\gmii_cnt_reg[4]_i_2_n_7 }),
        .S({gmii_cnt[4:3],\gmii_cnt[4]_i_3_n_0 ,gmii_cnt[1]}));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gmii_cnt_reg[5] 
       (.C(clk),
        .CE(broadcast1),
        .CLR(reset),
        .D(\gmii_cnt[5]_i_1_n_0 ),
        .Q(gmii_cnt[5]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gmii_cnt_reg[6] 
       (.C(clk),
        .CE(broadcast1),
        .CLR(reset),
        .D(\gmii_cnt[6]_i_1_n_0 ),
        .Q(gmii_cnt[6]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gmii_cnt_reg[7] 
       (.C(clk),
        .CE(broadcast1),
        .CLR(reset),
        .D(\gmii_cnt[7]_i_1_n_0 ),
        .Q(gmii_cnt[7]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gmii_cnt_reg[8] 
       (.C(clk),
        .CE(broadcast1),
        .CLR(reset),
        .D(\gmii_cnt[8]_i_1_n_0 ),
        .Q(gmii_cnt[8]));
  CARRY4 \gmii_cnt_reg[8]_i_2 
       (.CI(\gmii_cnt_reg[4]_i_2_n_0 ),
        .CO({\gmii_cnt_reg[8]_i_2_n_0 ,\gmii_cnt_reg[8]_i_2_n_1 ,\gmii_cnt_reg[8]_i_2_n_2 ,\gmii_cnt_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gmii_cnt_reg[8]_i_2_n_4 ,\gmii_cnt_reg[8]_i_2_n_5 ,\gmii_cnt_reg[8]_i_2_n_6 ,\gmii_cnt_reg[8]_i_2_n_7 }),
        .S(gmii_cnt[8:5]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gmii_cnt_reg[9] 
       (.C(clk),
        .CE(broadcast1),
        .CLR(reset),
        .D(\gmii_cnt[9]_i_1_n_0 ),
        .Q(gmii_cnt[9]));
  LUT2 #(
    .INIT(4'h8)) 
    hit_hsr_inferred_i_1
       (.I0(\hsr_hits_reg_n_0_[0] ),
        .I1(\hsr_hits_reg_n_0_[1] ),
        .O(hit_hsr));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    hit_qr_cur_inferred_i_1
       (.I0(hit_qr_cur_inferred_i_2_n_0),
        .I1(hit_qr_cur_inferred_i_3_n_0),
        .I2(hit_qr_cur_inferred_i_4_n_0),
        .I3(hit_qr_cur_inferred_i_5_n_0),
        .I4(hit_qr_cur_inferred_i_6_n_0),
        .I5(hit_qr_cur_inferred_i_7_n_0),
        .O(hit_qr_cur));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    hit_qr_cur_inferred_i_10
       (.I0(curX_net_hsr_seq[2]),
        .I1(curY_net_hsr_seq[2]),
        .I2(curY_net_hsr_src[42]),
        .I3(curX_net_hsr_src[42]),
        .I4(hit_qr_cur_inferred_i_27_n_0),
        .I5(hit_qr_cur_inferred_i_28_n_0),
        .O(hit_qr_cur_inferred_i_10_n_0));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    hit_qr_cur_inferred_i_11
       (.I0(curX_net_hsr_src[4]),
        .I1(curY_net_hsr_src[4]),
        .I2(curX_net_hsr_seq[7]),
        .I3(curY_net_hsr_seq[7]),
        .I4(hit_qr_cur_inferred_i_29_n_0),
        .O(hit_qr_cur_inferred_i_11_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAFFBABA)) 
    hit_qr_cur_inferred_i_12
       (.I0(hit_qr_cur_inferred_i_30_n_0),
        .I1(curY_net_hsr_src[41]),
        .I2(curX_net_hsr_src[41]),
        .I3(curY_net_hsr_src[28]),
        .I4(curX_net_hsr_src[28]),
        .I5(hit_qr_cur_inferred_i_31_n_0),
        .O(hit_qr_cur_inferred_i_12_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAFFBABA)) 
    hit_qr_cur_inferred_i_13
       (.I0(hit_qr_cur_inferred_i_32_n_0),
        .I1(curX_net_hsr_seq[12]),
        .I2(curY_net_hsr_seq[12]),
        .I3(curX_net_hsr_src[46]),
        .I4(curY_net_hsr_src[46]),
        .I5(hit_qr_cur_inferred_i_33_n_0),
        .O(hit_qr_cur_inferred_i_13_n_0));
  LUT6 #(
    .INIT(64'hEFEEFFFFEFEEEFEE)) 
    hit_qr_cur_inferred_i_14
       (.I0(hit_qr_cur_inferred_i_34_n_0),
        .I1(hit_qr_cur_inferred_i_35_n_0),
        .I2(curX_net_hsr_src[8]),
        .I3(curY_net_hsr_src[8]),
        .I4(curX_net_hsr_src[18]),
        .I5(curY_net_hsr_src[18]),
        .O(hit_qr_cur_inferred_i_14_n_0));
  LUT6 #(
    .INIT(64'hEFEEFFFFEFEEEFEE)) 
    hit_qr_cur_inferred_i_15
       (.I0(hit_qr_cur_inferred_i_36_n_0),
        .I1(hit_qr_cur_inferred_i_37_n_0),
        .I2(curX_net_hsr_src[45]),
        .I3(curY_net_hsr_src[45]),
        .I4(curX_net_hsr_src[19]),
        .I5(curY_net_hsr_src[19]),
        .O(hit_qr_cur_inferred_i_15_n_0));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    hit_qr_cur_inferred_i_16
       (.I0(curY_net_hsr_src[44]),
        .I1(curX_net_hsr_src[44]),
        .I2(curY_net_hsr_src[34]),
        .I3(curX_net_hsr_src[34]),
        .I4(hit_qr_cur_inferred_i_38_n_0),
        .O(hit_qr_cur_inferred_i_16_n_0));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    hit_qr_cur_inferred_i_17
       (.I0(curY_net_hsr_seq[11]),
        .I1(curX_net_hsr_seq[11]),
        .I2(curY_net_hsr_src[41]),
        .I3(curX_net_hsr_src[41]),
        .I4(hit_qr_cur_inferred_i_39_n_0),
        .O(hit_qr_cur_inferred_i_17_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAFFBABA)) 
    hit_qr_cur_inferred_i_18
       (.I0(hit_qr_cur_inferred_i_40_n_0),
        .I1(curY_net_hsr_src[8]),
        .I2(curX_net_hsr_src[8]),
        .I3(curY_net_hsr_seq[5]),
        .I4(curX_net_hsr_seq[5]),
        .I5(hit_qr_cur_inferred_i_41_n_0),
        .O(hit_qr_cur_inferred_i_18_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAFFBABA)) 
    hit_qr_cur_inferred_i_19
       (.I0(hit_qr_cur_inferred_i_42_n_0),
        .I1(curY_net_hsr_src[25]),
        .I2(curX_net_hsr_src[25]),
        .I3(curX_net_hsr_seq[10]),
        .I4(curY_net_hsr_seq[10]),
        .I5(hit_qr_cur_inferred_i_43_n_0),
        .O(hit_qr_cur_inferred_i_19_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    hit_qr_cur_inferred_i_2
       (.I0(hit_qr_cur_inferred_i_8_n_0),
        .I1(hit_qr_cur_inferred_i_9_n_0),
        .I2(hit_qr_cur_inferred_i_10_n_0),
        .I3(hit_qr_cur_inferred_i_11_n_0),
        .I4(hit_qr_cur_inferred_i_12_n_0),
        .O(hit_qr_cur_inferred_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    hit_qr_cur_inferred_i_20
       (.I0(curY_net_hsr_src[28]),
        .I1(curX_net_hsr_src[28]),
        .I2(curX_net_hsr_src[44]),
        .I3(curY_net_hsr_src[44]),
        .I4(hit_qr_cur_inferred_i_44_n_0),
        .O(hit_qr_cur_inferred_i_20_n_0));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    hit_qr_cur_inferred_i_21
       (.I0(curX_net_hsr_src[10]),
        .I1(curY_net_hsr_src[10]),
        .I2(curX_net_hsr_seq[1]),
        .I3(curY_net_hsr_seq[1]),
        .I4(hit_qr_cur_inferred_i_45_n_0),
        .O(hit_qr_cur_inferred_i_21_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAFFBABA)) 
    hit_qr_cur_inferred_i_22
       (.I0(hit_qr_cur_inferred_i_46_n_0),
        .I1(curY_net_hsr_seq[15]),
        .I2(curX_net_hsr_seq[15]),
        .I3(curX_net_hsr_seq[14]),
        .I4(curY_net_hsr_seq[14]),
        .I5(hit_qr_cur_inferred_i_47_n_0),
        .O(hit_qr_cur_inferred_i_22_n_0));
  LUT6 #(
    .INIT(64'hEFEEFFFFEFEEEFEE)) 
    hit_qr_cur_inferred_i_23
       (.I0(hit_qr_cur_inferred_i_48_n_0),
        .I1(hit_qr_cur_inferred_i_49_n_0),
        .I2(curY_net_hsr_src[29]),
        .I3(curX_net_hsr_src[29]),
        .I4(curX_net_hsr_src[33]),
        .I5(curY_net_hsr_src[33]),
        .O(hit_qr_cur_inferred_i_23_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    hit_qr_cur_inferred_i_24
       (.I0(curY_net_hsr_src[39]),
        .I1(curX_net_hsr_src[39]),
        .I2(curY_net_hsr_src[37]),
        .I3(curX_net_hsr_src[37]),
        .O(hit_qr_cur_inferred_i_24_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    hit_qr_cur_inferred_i_25
       (.I0(curY_net_hsr_src[17]),
        .I1(curX_net_hsr_src[17]),
        .I2(curY_net_hsr_src[7]),
        .I3(curX_net_hsr_src[7]),
        .O(hit_qr_cur_inferred_i_25_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFFFF)) 
    hit_qr_cur_inferred_i_26
       (.I0(hit_qr_cur_inferred_i_50_n_0),
        .I1(curX_net_hsr_prior),
        .I2(reg_snoop_reg_n_0),
        .I3(curY_net_hsr_src_vld[2]),
        .I4(curY_net_hsr_seq_vld[0]),
        .I5(hit_qr_cur_inferred_i_51_n_0),
        .O(hit_qr_cur_inferred_i_26_n_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    hit_qr_cur_inferred_i_27
       (.I0(curX_net_hsr_src[26]),
        .I1(curY_net_hsr_src[26]),
        .I2(curX_net_hsr_seq[3]),
        .I3(curY_net_hsr_seq[3]),
        .O(hit_qr_cur_inferred_i_27_n_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    hit_qr_cur_inferred_i_28
       (.I0(curX_net_hsr_src[35]),
        .I1(curY_net_hsr_src[35]),
        .I2(curY_net_hsr_src[31]),
        .I3(curX_net_hsr_src[31]),
        .O(hit_qr_cur_inferred_i_28_n_0));
  LUT6 #(
    .INIT(64'h22F2FFFFFFFF22F2)) 
    hit_qr_cur_inferred_i_29
       (.I0(curX_net_hsr_src[11]),
        .I1(curY_net_hsr_src[11]),
        .I2(curX_net_hsr_seq[8]),
        .I3(curY_net_hsr_seq[8]),
        .I4(curX_net_hsr_src[5]),
        .I5(curY_net_hsr_src[5]),
        .O(hit_qr_cur_inferred_i_29_n_0));
  LUT5 #(
    .INIT(32'h00009099)) 
    hit_qr_cur_inferred_i_3
       (.I0(curX_net_hsr_src[43]),
        .I1(curY_net_hsr_src[43]),
        .I2(curX_net_hsr_src[29]),
        .I3(curY_net_hsr_src[29]),
        .I4(hit_qr_cur_inferred_i_13_n_0),
        .O(hit_qr_cur_inferred_i_3_n_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    hit_qr_cur_inferred_i_30
       (.I0(curX_net_hsr_src[11]),
        .I1(curY_net_hsr_src[11]),
        .I2(curY_net_hsr_seq[13]),
        .I3(curX_net_hsr_seq[13]),
        .O(hit_qr_cur_inferred_i_30_n_0));
  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    hit_qr_cur_inferred_i_31
       (.I0(curX_net_hsr_src[0]),
        .I1(curY_net_hsr_src[0]),
        .I2(curX_net_hsr_src[22]),
        .I3(curY_net_hsr_src[22]),
        .I4(curY_net_hsr_src[1]),
        .I5(curX_net_hsr_src[1]),
        .O(hit_qr_cur_inferred_i_31_n_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    hit_qr_cur_inferred_i_32
       (.I0(curX_net_hsr_src[31]),
        .I1(curY_net_hsr_src[31]),
        .I2(curY_net_hsr_src[33]),
        .I3(curX_net_hsr_src[33]),
        .O(hit_qr_cur_inferred_i_32_n_0));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    hit_qr_cur_inferred_i_33
       (.I0(curY_net_hsr_src[9]),
        .I1(curX_net_hsr_src[9]),
        .I2(curY_net_hsr_seq[8]),
        .I3(curX_net_hsr_seq[8]),
        .I4(curY_net_hsr_seq[5]),
        .I5(curX_net_hsr_seq[5]),
        .O(hit_qr_cur_inferred_i_33_n_0));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    hit_qr_cur_inferred_i_34
       (.I0(curY_net_hsr_src[12]),
        .I1(curX_net_hsr_src[12]),
        .I2(curX_net_hsr_seq[3]),
        .I3(curY_net_hsr_seq[3]),
        .I4(curY_net_hsr_seq[13]),
        .I5(curX_net_hsr_seq[13]),
        .O(hit_qr_cur_inferred_i_34_n_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    hit_qr_cur_inferred_i_35
       (.I0(curY_net_hsr_src[1]),
        .I1(curX_net_hsr_src[1]),
        .I2(curX_net_hsr_src[25]),
        .I3(curY_net_hsr_src[25]),
        .O(hit_qr_cur_inferred_i_35_n_0));
  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    hit_qr_cur_inferred_i_36
       (.I0(curX_net_hsr_seq[11]),
        .I1(curY_net_hsr_seq[11]),
        .I2(curX_net_hsr_src[36]),
        .I3(curY_net_hsr_src[36]),
        .I4(curY_net_hsr_seq[6]),
        .I5(curX_net_hsr_seq[6]),
        .O(hit_qr_cur_inferred_i_36_n_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    hit_qr_cur_inferred_i_37
       (.I0(curY_net_hsr_src[46]),
        .I1(curX_net_hsr_src[46]),
        .I2(curX_net_hsr_src[38]),
        .I3(curY_net_hsr_src[38]),
        .O(hit_qr_cur_inferred_i_37_n_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    hit_qr_cur_inferred_i_38
       (.I0(curY_net_hsr_seq[14]),
        .I1(curX_net_hsr_seq[14]),
        .I2(curY_net_hsr_src[26]),
        .I3(curX_net_hsr_src[26]),
        .O(hit_qr_cur_inferred_i_38_n_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    hit_qr_cur_inferred_i_39
       (.I0(curX_net_hsr_src[24]),
        .I1(curY_net_hsr_src[24]),
        .I2(curY_net_hsr_src[38]),
        .I3(curX_net_hsr_src[38]),
        .O(hit_qr_cur_inferred_i_39_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    hit_qr_cur_inferred_i_4
       (.I0(hit_qr_cur_inferred_i_14_n_0),
        .I1(hit_qr_cur_inferred_i_15_n_0),
        .I2(hit_qr_cur_inferred_i_16_n_0),
        .I3(hit_qr_cur_inferred_i_17_n_0),
        .I4(hit_qr_cur_inferred_i_18_n_0),
        .O(hit_qr_cur_inferred_i_4_n_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    hit_qr_cur_inferred_i_40
       (.I0(curY_net_hsr_seq[6]),
        .I1(curX_net_hsr_seq[6]),
        .I2(curY_net_hsr_src[27]),
        .I3(curX_net_hsr_src[27]),
        .O(hit_qr_cur_inferred_i_40_n_0));
  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    hit_qr_cur_inferred_i_41
       (.I0(curX_net_hsr_src[19]),
        .I1(curY_net_hsr_src[19]),
        .I2(curX_net_hsr_src[30]),
        .I3(curY_net_hsr_src[30]),
        .I4(curX_net_hsr_seq[10]),
        .I5(curY_net_hsr_seq[10]),
        .O(hit_qr_cur_inferred_i_41_n_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    hit_qr_cur_inferred_i_42
       (.I0(curX_net_hsr_src[0]),
        .I1(curY_net_hsr_src[0]),
        .I2(curY_net_hsr_src[45]),
        .I3(curX_net_hsr_src[45]),
        .O(hit_qr_cur_inferred_i_42_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    hit_qr_cur_inferred_i_43
       (.I0(curX_net_hsr_src[3]),
        .I1(curY_net_hsr_src[3]),
        .I2(curX_net_hsr_src[20]),
        .I3(curY_net_hsr_src[20]),
        .O(hit_qr_cur_inferred_i_43_n_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    hit_qr_cur_inferred_i_44
       (.I0(curX_net_hsr_seq[15]),
        .I1(curY_net_hsr_seq[15]),
        .I2(curX_net_hsr_src[10]),
        .I3(curY_net_hsr_src[10]),
        .O(hit_qr_cur_inferred_i_44_n_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    hit_qr_cur_inferred_i_45
       (.I0(curY_net_hsr_src[34]),
        .I1(curX_net_hsr_src[34]),
        .I2(curY_net_hsr_src[35]),
        .I3(curX_net_hsr_src[35]),
        .O(hit_qr_cur_inferred_i_45_n_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    hit_qr_cur_inferred_i_46
       (.I0(curX_net_hsr_seq[1]),
        .I1(curY_net_hsr_seq[1]),
        .I2(curY_net_hsr_seq[9]),
        .I3(curX_net_hsr_seq[9]),
        .O(hit_qr_cur_inferred_i_46_n_0));
  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    hit_qr_cur_inferred_i_47
       (.I0(curX_net_hsr_src[6]),
        .I1(curY_net_hsr_src[6]),
        .I2(curX_net_hsr_src[32]),
        .I3(curY_net_hsr_src[32]),
        .I4(curX_net_hsr_seq[12]),
        .I5(curY_net_hsr_seq[12]),
        .O(hit_qr_cur_inferred_i_47_n_0));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    hit_qr_cur_inferred_i_48
       (.I0(curY_net_hsr_src[13]),
        .I1(curX_net_hsr_src[13]),
        .I2(curY_net_hsr_src[6]),
        .I3(curX_net_hsr_src[6]),
        .I4(curY_net_hsr_src[16]),
        .I5(curX_net_hsr_src[16]),
        .O(hit_qr_cur_inferred_i_48_n_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    hit_qr_cur_inferred_i_49
       (.I0(curY_net_hsr_src[16]),
        .I1(curX_net_hsr_src[16]),
        .I2(curY_net_hsr_src[15]),
        .I3(curX_net_hsr_src[15]),
        .O(hit_qr_cur_inferred_i_49_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    hit_qr_cur_inferred_i_5
       (.I0(hit_qr_cur_inferred_i_19_n_0),
        .I1(hit_qr_cur_inferred_i_20_n_0),
        .I2(hit_qr_cur_inferred_i_21_n_0),
        .I3(hit_qr_cur_inferred_i_22_n_0),
        .I4(hit_qr_cur_inferred_i_23_n_0),
        .O(hit_qr_cur_inferred_i_5_n_0));
  LUT4 #(
    .INIT(16'h4FFF)) 
    hit_qr_cur_inferred_i_50
       (.I0(curX_net_hsr_src[27]),
        .I1(curY_net_hsr_src[27]),
        .I2(curY_net_hsr_src_vld[4]),
        .I3(curY_net_hsr_src_vld[1]),
        .O(hit_qr_cur_inferred_i_50_n_0));
  LUT6 #(
    .INIT(64'h6FFFFFFFFFFFFFFF)) 
    hit_qr_cur_inferred_i_51
       (.I0(curY_net_hsr_seq[0]),
        .I1(curX_net_hsr_seq[0]),
        .I2(curY_net_hsr_seq_vld[1]),
        .I3(curY_net_hsr_src_vld[0]),
        .I4(curY_net_hsr_src_vld[3]),
        .I5(curY_net_hsr_src_vld[5]),
        .O(hit_qr_cur_inferred_i_51_n_0));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    hit_qr_cur_inferred_i_6
       (.I0(curX_net_hsr_src[47]),
        .I1(curY_net_hsr_src[47]),
        .I2(curX_net_hsr_src[21]),
        .I3(curY_net_hsr_src[21]),
        .I4(hit_qr_cur_inferred_i_24_n_0),
        .O(hit_qr_cur_inferred_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    hit_qr_cur_inferred_i_7
       (.I0(hit_qr_cur_inferred_i_25_n_0),
        .I1(curY_net_hsr_src[14]),
        .I2(curX_net_hsr_src[14]),
        .I3(curY_net_hsr_src[23]),
        .I4(curX_net_hsr_src[23]),
        .I5(hit_qr_cur_inferred_i_26_n_0),
        .O(hit_qr_cur_inferred_i_7_n_0));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    hit_qr_cur_inferred_i_8
       (.I0(curY_net_hsr_seq[4]),
        .I1(curX_net_hsr_seq[4]),
        .I2(curY_net_hsr_src[15]),
        .I3(curX_net_hsr_src[15]),
        .I4(curX_net_hsr_src[24]),
        .I5(curY_net_hsr_src[24]),
        .O(hit_qr_cur_inferred_i_8_n_0));
  LUT6 #(
    .INIT(64'h22F2FFFFFFFF22F2)) 
    hit_qr_cur_inferred_i_9
       (.I0(curX_net_hsr_src[18]),
        .I1(curY_net_hsr_src[18]),
        .I2(curY_net_hsr_seq[9]),
        .I3(curX_net_hsr_seq[9]),
        .I4(curY_net_hsr_src[2]),
        .I5(curX_net_hsr_src[2]),
        .O(hit_qr_cur_inferred_i_9_n_0));
  LUT6 #(
    .INIT(64'hEF004000EFFF4000)) 
    hit_qr_i_1
       (.I0(hit_qr_i_2_n_0),
        .I1(hit_qr_i_3_n_0),
        .I2(net_hsr_seq_hit_vld),
        .I3(hit_qr_i_4_n_0),
        .I4(hit_qr),
        .I5(hit_qr_i_5_n_0),
        .O(hit_qr_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    hit_qr_i_10
       (.I0(net_hsr_seq_hit[12]),
        .I1(net_hsr_seq_hit[2]),
        .I2(net_hsr_seq_hit[15]),
        .I3(net_hsr_seq_hit[8]),
        .O(hit_qr_i_10_n_0));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    hit_qr_i_2
       (.I0(dat_rd_vld),
        .I1(gmii_cnt[2]),
        .I2(gmii_cnt[3]),
        .I3(gmii_cnt[4]),
        .I4(\BLK_REDBOX.net_mac_src_vld_i_5_n_0 ),
        .I5(hit_qr_i_6_n_0),
        .O(hit_qr_i_2_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
    hit_qr_i_3
       (.I0(hit_qr_i_7_n_0),
        .I1(hit_qr_i_8_n_0),
        .I2(hit_qr_i_9_n_0),
        .I3(hit_qr_i_10_n_0),
        .I4(reg_hsr_qr),
        .I5(reg_snoop_reg_n_0),
        .O(hit_qr_i_3_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    hit_qr_i_4
       (.I0(state[1]),
        .I1(state[0]),
        .I2(state[2]),
        .O(hit_qr_i_4_n_0));
  LUT3 #(
    .INIT(8'hC1)) 
    hit_qr_i_5
       (.I0(state[2]),
        .I1(state[0]),
        .I2(state[1]),
        .O(hit_qr_i_5_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    hit_qr_i_6
       (.I0(gmii_cnt[1]),
        .I1(gmii_cnt[0]),
        .I2(gmii_cnt[13]),
        .I3(gmii_cnt[14]),
        .I4(gmii_cnt[15]),
        .O(hit_qr_i_6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    hit_qr_i_7
       (.I0(net_hsr_seq_hit[7]),
        .I1(net_hsr_seq_hit[1]),
        .I2(net_hsr_seq_hit[10]),
        .I3(net_hsr_seq_hit[4]),
        .O(hit_qr_i_7_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    hit_qr_i_8
       (.I0(net_hsr_seq_hit[14]),
        .I1(net_hsr_seq_hit[5]),
        .I2(net_hsr_seq_hit[9]),
        .I3(net_hsr_seq_hit[3]),
        .O(hit_qr_i_8_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    hit_qr_i_9
       (.I0(net_hsr_seq_hit[13]),
        .I1(net_hsr_seq_hit[0]),
        .I2(net_hsr_seq_hit[11]),
        .I3(net_hsr_seq_hit[6]),
        .O(hit_qr_i_9_n_0));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    hit_qr_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(hit_qr_i_1_n_0),
        .Q(hit_qr));
  LUT4 #(
    .INIT(16'h2F20)) 
    \hsr_hits[0]_i_1 
       (.I0(\hsr_hits[0]_i_2_n_0 ),
        .I1(\hsr_hits[1]_i_3_n_0 ),
        .I2(\hsr_hits[1]_i_4_n_0 ),
        .I3(\hsr_hits_reg_n_0_[0] ),
        .O(\hsr_hits[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \hsr_hits[0]_i_2 
       (.I0(\hsr_hits[0]_i_3_n_0 ),
        .I1(swap16_return[11]),
        .I2(swap16_return[10]),
        .I3(swap16_return[9]),
        .I4(swap16_return[13]),
        .O(\hsr_hits[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \hsr_hits[0]_i_3 
       (.I0(swap16_return[12]),
        .I1(swap16_return[15]),
        .I2(swap16_return[8]),
        .I3(swap16_return[14]),
        .O(\hsr_hits[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \hsr_hits[1]_i_1 
       (.I0(\hsr_hits[1]_i_2_n_0 ),
        .I1(\hsr_hits[1]_i_3_n_0 ),
        .I2(\hsr_hits[1]_i_4_n_0 ),
        .I3(\hsr_hits_reg_n_0_[1] ),
        .O(\hsr_hits[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \hsr_hits[1]_i_10 
       (.I0(swap16_return[6]),
        .I1(swap16_return[7]),
        .I2(swap16_return[5]),
        .I3(swap16_return[1]),
        .I4(swap16_return[3]),
        .I5(swap16_return[2]),
        .O(\hsr_hits[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \hsr_hits[1]_i_11 
       (.I0(swap16_return[13]),
        .I1(swap16_return[9]),
        .I2(swap16_return[10]),
        .I3(swap16_return[11]),
        .I4(swap16_return[0]),
        .I5(swap16_return[4]),
        .O(\hsr_hits[1]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFDFF)) 
    \hsr_hits[1]_i_12 
       (.I0(gmii_cnt[2]),
        .I1(gmii_cnt[0]),
        .I2(gmii_cnt[1]),
        .I3(gmii_cnt[3]),
        .O(\hsr_hits[1]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \hsr_hits[1]_i_2 
       (.I0(swap16_return[2]),
        .I1(swap16_return[1]),
        .I2(swap16_return[3]),
        .I3(swap16_return[0]),
        .I4(\hsr_hits[1]_i_5_n_0 ),
        .O(\hsr_hits[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \hsr_hits[1]_i_3 
       (.I0(\hsr_hits[1]_i_6_n_0 ),
        .I1(\hsr_hits[1]_i_7_n_0 ),
        .I2(gmii_cnt[13]),
        .I3(gmii_cnt[14]),
        .I4(gmii_cnt[15]),
        .I5(\hsr_hits[1]_i_8_n_0 ),
        .O(\hsr_hits[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h00404444)) 
    \hsr_hits[1]_i_4 
       (.I0(dat_full_rdy),
        .I1(dat_rd_vld),
        .I2(\hsr_hits[1]_i_9_n_0 ),
        .I3(\hsr_hits[1]_i_6_n_0 ),
        .I4(broadcast_i_5_n_0),
        .O(\hsr_hits[1]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \hsr_hits[1]_i_5 
       (.I0(swap16_return[6]),
        .I1(swap16_return[7]),
        .I2(swap16_return[4]),
        .I3(swap16_return[5]),
        .O(\hsr_hits[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \hsr_hits[1]_i_6 
       (.I0(\hsr_hits[1]_i_10_n_0 ),
        .I1(\hsr_hits[1]_i_11_n_0 ),
        .I2(swap16_return[12]),
        .I3(swap16_return[15]),
        .I4(swap16_return[8]),
        .I5(swap16_return[14]),
        .O(\hsr_hits[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \hsr_hits[1]_i_7 
       (.I0(\hsr_hits[1]_i_12_n_0 ),
        .I1(gmii_cnt[7]),
        .I2(gmii_cnt[4]),
        .I3(gmii_cnt[13]),
        .I4(gmii_cnt[12]),
        .I5(gmii_cnt[6]),
        .O(\hsr_hits[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \hsr_hits[1]_i_8 
       (.I0(gmii_cnt[10]),
        .I1(gmii_cnt[9]),
        .I2(gmii_cnt[11]),
        .I3(gmii_cnt[14]),
        .I4(gmii_cnt[5]),
        .I5(gmii_cnt[8]),
        .O(\hsr_hits[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \hsr_hits[1]_i_9 
       (.I0(broadcast_i_8_n_0),
        .I1(broadcast_i_9_n_0),
        .I2(gmii_cnt[2]),
        .I3(\BLK_REDBOX.net_mac_src_vld_i_7_n_0 ),
        .I4(gmii_cnt[3]),
        .I5(broadcast_i_10_n_0),
        .O(\hsr_hits[1]_i_9_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \hsr_hits_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\hsr_hits[0]_i_1_n_0 ),
        .Q(\hsr_hits_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \hsr_hits_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\hsr_hits[1]_i_1_n_0 ),
        .Q(\hsr_hits_reg_n_0_[1] ));
  LUT4 #(
    .INIT(16'h8F80)) 
    net_both_i_1
       (.I0(reg_both_reg_n_0),
        .I1(state[2]),
        .I2(net_both_i_2_n_0),
        .I3(net_both),
        .O(net_both_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000F0000000DD55)) 
    net_both_i_2
       (.I0(state[2]),
        .I1(net_both_i_3_n_0),
        .I2(net_both_i_4_n_0),
        .I3(net_both_i_5_n_0),
        .I4(state[1]),
        .I5(state[0]),
        .O(net_both_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000007077)) 
    net_both_i_3
       (.I0(rxF_full),
        .I1(net_drop_unknown_i_10_n_0),
        .I2(net_both_i_6_n_0),
        .I3(rxU_full),
        .I4(hit_qr_cur),
        .I5(hit_qr),
        .O(net_both_i_3_n_0));
  LUT5 #(
    .INIT(32'h01160000)) 
    net_both_i_4
       (.I0(reg_rxctl[0]),
        .I1(reg_rxctl[1]),
        .I2(reg_rxctl[2]),
        .I3(reg_rxctl[3]),
        .I4(state[2]),
        .O(net_both_i_4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    net_both_i_5
       (.I0(reg_both_reg_n_0),
        .I1(reg_rxvld),
        .O(net_both_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h1)) 
    net_both_i_6
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .O(net_both_i_6_n_0));
  FDCE #(
    .INIT(1'b0)) 
    net_both_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(net_both_i_1_n_0),
        .Q(net_both));
  LUT2 #(
    .INIT(4'h2)) 
    net_crc_err_INST_0
       (.I0(p_1_in89_in),
        .I1(\crc_err_sync_reg_n_0_[3] ),
        .O(net_crc_err));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    net_drop_full_i_1
       (.I0(state[1]),
        .I1(state[2]),
        .I2(net_drop_full_i_2_n_0),
        .I3(net_drop_full_i_3_n_0),
        .I4(net_drop_full),
        .O(net_drop_full_i_1_n_0));
  LUT5 #(
    .INIT(32'h00075577)) 
    net_drop_full_i_2
       (.I0(rxU_full),
        .I1(reg_upward),
        .I2(reg_forward),
        .I3(reg_both_reg_n_0),
        .I4(rxF_full),
        .O(net_drop_full_i_2_n_0));
  LUT6 #(
    .INIT(64'hC0C0C4C4C7C3C7C3)) 
    net_drop_full_i_3
       (.I0(net_drop_full_i_4_n_0),
        .I1(state[2]),
        .I2(state[1]),
        .I3(net_drop_qr_i_2_n_0),
        .I4(net_drop_full_i_5_n_0),
        .I5(state[0]),
        .O(net_drop_full_i_3_n_0));
  LUT6 #(
    .INIT(64'h00135757FFFFFFFF)) 
    net_drop_full_i_4
       (.I0(rxF_full),
        .I1(reg_both_reg_n_0),
        .I2(reg_forward),
        .I3(reg_upward),
        .I4(rxU_full),
        .I5(reg_rxvld),
        .O(net_drop_full_i_4_n_0));
  LUT4 #(
    .INIT(16'h4116)) 
    net_drop_full_i_5
       (.I0(reg_rxctl[3]),
        .I1(reg_rxctl[2]),
        .I2(reg_rxctl[1]),
        .I3(reg_rxctl[0]),
        .O(net_drop_full_i_5_n_0));
  FDCE #(
    .INIT(1'b0)) 
    net_drop_full_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(net_drop_full_i_1_n_0),
        .Q(net_drop_full));
  LUT6 #(
    .INIT(64'h8F888F8F80888080)) 
    net_drop_non_hsr_i_1
       (.I0(net_drop_non_hsr_i_2_n_0),
        .I1(net_drop_non_hsr_i_3_n_0),
        .I2(\BLK_REDBOX.net_mac_src_vld_i_4_n_0 ),
        .I3(net_drop_non_hsr_i_4_n_0),
        .I4(\net_mac_dst[15]_i_2_n_0 ),
        .I5(net_drop_non_hsr),
        .O(net_drop_non_hsr_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    net_drop_non_hsr_i_2
       (.I0(reg_drop_non_hsr),
        .I1(hit_hsr),
        .O(net_drop_non_hsr_i_2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    net_drop_non_hsr_i_3
       (.I0(state[1]),
        .I1(state[2]),
        .O(net_drop_non_hsr_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    net_drop_non_hsr_i_4
       (.I0(net_drop_non_hsr_i_5_n_0),
        .I1(state[0]),
        .I2(state[2]),
        .I3(hit_hsr),
        .I4(reg_drop_non_hsr),
        .I5(net_drop_non_hsr_i_6_n_0),
        .O(net_drop_non_hsr_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    net_drop_non_hsr_i_5
       (.I0(dat_rd_ctl[2]),
        .I1(dat_rd_ctl[0]),
        .I2(dat_rd_ctl[1]),
        .I3(dat_rd_ctl[3]),
        .I4(hit_src),
        .I5(dat_rd_vld),
        .O(net_drop_non_hsr_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    net_drop_non_hsr_i_6
       (.I0(gmii_cnt[2]),
        .I1(gmii_cnt[0]),
        .I2(gmii_cnt[4]),
        .I3(gmii_cnt[3]),
        .O(net_drop_non_hsr_i_6_n_0));
  FDCE #(
    .INIT(1'b0)) 
    net_drop_non_hsr_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(net_drop_non_hsr_i_1_n_0),
        .Q(net_drop_non_hsr));
  LUT6 #(
    .INIT(64'h11543FFC11540000)) 
    net_drop_qr_i_1
       (.I0(net_drop_qr_i_2_n_0),
        .I1(state[2]),
        .I2(state[1]),
        .I3(state[0]),
        .I4(net_drop_qr_i_3_n_0),
        .I5(net_drop_qr),
        .O(net_drop_qr_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    net_drop_qr_i_2
       (.I0(hit_qr),
        .I1(hit_qr_cur),
        .O(net_drop_qr_i_2_n_0));
  LUT6 #(
    .INIT(64'hE00EE00EE00EEEEE)) 
    net_drop_qr_i_3
       (.I0(hit_qr_cur),
        .I1(hit_qr),
        .I2(state[0]),
        .I3(state[1]),
        .I4(reg_snoop_reg_n_0),
        .I5(net_drop_qr_i_4_n_0),
        .O(net_drop_qr_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    net_drop_qr_i_4
       (.I0(net_drop_non_hsr_i_5_n_0),
        .I1(net_drop_qr_i_5_n_0),
        .I2(net_drop_qr_i_6_n_0),
        .I3(\BLK_REDBOX.net_mac_src_vld_i_6_n_0 ),
        .I4(broadcast_i_7_n_0),
        .I5(broadcast_i_6_n_0),
        .O(net_drop_qr_i_4_n_0));
  LUT3 #(
    .INIT(8'hEF)) 
    net_drop_qr_i_5
       (.I0(gmii_cnt[1]),
        .I1(gmii_cnt[0]),
        .I2(gmii_cnt[2]),
        .O(net_drop_qr_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    net_drop_qr_i_6
       (.I0(state[0]),
        .I1(state[2]),
        .I2(gmii_cnt[4]),
        .I3(gmii_cnt[3]),
        .O(net_drop_qr_i_6_n_0));
  FDCE #(
    .INIT(1'b0)) 
    net_drop_qr_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(net_drop_qr_i_1_n_0),
        .Q(net_drop_qr));
  LUT6 #(
    .INIT(64'hA3B3B3B3A0808080)) 
    net_drop_src_i_1
       (.I0(net_drop_src_i_2_n_0),
        .I1(\BLK_REDBOX.net_mac_src_vld_i_4_n_0 ),
        .I2(hit_src),
        .I3(net_drop_src_i_3_n_0),
        .I4(net_drop_src_i_4_n_0),
        .I5(net_drop_src),
        .O(net_drop_src_i_1_n_0));
  LUT3 #(
    .INIT(8'h54)) 
    net_drop_src_i_2
       (.I0(state[2]),
        .I1(state[1]),
        .I2(state[0]),
        .O(net_drop_src_i_2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    net_drop_src_i_3
       (.I0(dat_rd_vld),
        .I1(state[2]),
        .O(net_drop_src_i_3_n_0));
  LUT5 #(
    .INIT(32'h0200FFFF)) 
    net_drop_src_i_4
       (.I0(broadcast_i_2_n_0),
        .I1(\state[2]_i_5_n_0 ),
        .I2(state[1]),
        .I3(net_drop_src_i_5_n_0),
        .I4(state[0]),
        .O(net_drop_src_i_4_n_0));
  LUT5 #(
    .INIT(32'h00100000)) 
    net_drop_src_i_5
       (.I0(broadcast_i_7_n_0),
        .I1(gmii_cnt[4]),
        .I2(gmii_cnt[3]),
        .I3(gmii_cnt[0]),
        .I4(gmii_cnt[2]),
        .O(net_drop_src_i_5_n_0));
  FDCE #(
    .INIT(1'b0)) 
    net_drop_src_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(net_drop_src_i_1_n_0),
        .Q(net_drop_src));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    net_drop_unknown_i_1
       (.I0(reg_rxvld),
        .I1(state[1]),
        .I2(state[2]),
        .I3(net_drop_unknown_i_2_n_0),
        .I4(net_drop_unknown_i_3_n_0),
        .I5(net_drop_unknown),
        .O(net_drop_unknown_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    net_drop_unknown_i_10
       (.I0(reg_forward),
        .I1(reg_both_reg_n_0),
        .O(net_drop_unknown_i_10_n_0));
  LUT4 #(
    .INIT(16'hFF7F)) 
    net_drop_unknown_i_11
       (.I0(reg_rxctl[0]),
        .I1(reg_rxctl[1]),
        .I2(reg_rxctl[2]),
        .I3(reg_rxctl[3]),
        .O(net_drop_unknown_i_11_n_0));
  LUT6 #(
    .INIT(64'hFDFDFDCD30303000)) 
    net_drop_unknown_i_2
       (.I0(net_drop_unknown_i_4_n_0),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\state[2]_i_5_n_0 ),
        .I4(hit_src),
        .I5(dat_rd_vld),
        .O(net_drop_unknown_i_2_n_0));
  LUT6 #(
    .INIT(64'hFF55FF10FFFFFF10)) 
    net_drop_unknown_i_3
       (.I0(net_drop_unknown_i_5_n_0),
        .I1(\BLK_REDBOX.net_mac_src_vld_i_5_n_0 ),
        .I2(net_drop_unknown_i_6_n_0),
        .I3(net_drop_unknown_i_7_n_0),
        .I4(\state[2]_i_5_n_0 ),
        .I5(net_drop_unknown_i_8_n_0),
        .O(net_drop_unknown_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    net_drop_unknown_i_4
       (.I0(broadcast_i_10_n_0),
        .I1(net_drop_unknown_i_9_n_0),
        .I2(\BLK_REDBOX.net_mac_src_vld_i_7_n_0 ),
        .I3(broadcast_i_9_n_0),
        .I4(broadcast_i_8_n_0),
        .I5(\state[1]_i_6_n_0 ),
        .O(net_drop_unknown_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF7FFFF)) 
    net_drop_unknown_i_5
       (.I0(state[0]),
        .I1(dat_rd_vld),
        .I2(hit_qr),
        .I3(hit_qr_cur),
        .I4(state[1]),
        .I5(state[2]),
        .O(net_drop_unknown_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    net_drop_unknown_i_6
       (.I0(gmii_cnt[15]),
        .I1(gmii_cnt[1]),
        .I2(\net_mac_src[31]_i_5_n_0 ),
        .I3(reg_upward),
        .I4(net_drop_unknown_i_10_n_0),
        .I5(\state[2]_i_11_n_0 ),
        .O(net_drop_unknown_i_6_n_0));
  LUT5 #(
    .INIT(32'hB0A00505)) 
    net_drop_unknown_i_7
       (.I0(state[1]),
        .I1(net_drop_unknown_i_11_n_0),
        .I2(state[0]),
        .I3(reg_rxvld),
        .I4(state[2]),
        .O(net_drop_unknown_i_7_n_0));
  LUT5 #(
    .INIT(32'hEEEAFFFF)) 
    net_drop_unknown_i_8
       (.I0(state[2]),
        .I1(state[1]),
        .I2(hit_src),
        .I3(state[0]),
        .I4(dat_rd_vld),
        .O(net_drop_unknown_i_8_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    net_drop_unknown_i_9
       (.I0(gmii_cnt[3]),
        .I1(gmii_cnt[2]),
        .O(net_drop_unknown_i_9_n_0));
  FDCE #(
    .INIT(1'b0)) 
    net_drop_unknown_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(net_drop_unknown_i_1_n_0),
        .Q(net_drop_unknown));
  LUT4 #(
    .INIT(16'h8F80)) 
    net_forward_i_1
       (.I0(reg_forward),
        .I1(state[2]),
        .I2(net_forward_i_2_n_0),
        .I3(net_forward),
        .O(net_forward_i_1_n_0));
  LUT6 #(
    .INIT(64'h000000F0000055DD)) 
    net_forward_i_2
       (.I0(state[2]),
        .I1(net_both_i_3_n_0),
        .I2(net_both_i_4_n_0),
        .I3(net_forward_i_3_n_0),
        .I4(state[1]),
        .I5(state[0]),
        .O(net_forward_i_2_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    net_forward_i_3
       (.I0(reg_forward),
        .I1(reg_rxvld),
        .O(net_forward_i_3_n_0));
  FDCE #(
    .INIT(1'b0)) 
    net_forward_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(net_forward_i_1_n_0),
        .Q(net_forward));
  LUT5 #(
    .INIT(32'h7F734040)) 
    net_hit_i_1
       (.I0(net_hit_i_2_n_0),
        .I1(\hsr_hits[1]_i_4_n_0 ),
        .I2(net_hit_i_3_n_0),
        .I3(broadcast_i_5_n_0),
        .I4(hit_net),
        .O(net_hit_i_1_n_0));
  LUT3 #(
    .INIT(8'hDF)) 
    net_hit_i_2
       (.I0(net_drop_src_i_5_n_0),
        .I1(net_hit_i_4_n_0),
        .I2(broadcast_i_2_n_0),
        .O(net_hit_i_2_n_0));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    net_hit_i_3
       (.I0(swap16_return[13]),
        .I1(swap16_return[9]),
        .I2(swap16_return[10]),
        .I3(swap16_return[11]),
        .I4(\hsr_hits[0]_i_3_n_0 ),
        .I5(\hsr_hits[1]_i_2_n_0 ),
        .O(net_hit_i_3_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    net_hit_i_4
       (.I0(reg_hsr_net_id[0]),
        .I1(data[5]),
        .I2(data[6]),
        .I3(reg_hsr_net_id[1]),
        .I4(data[7]),
        .I5(reg_hsr_net_id[2]),
        .O(net_hit_i_4_n_0));
  FDCE #(
    .INIT(1'b0)) 
    net_hit_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(net_hit_i_1_n_0),
        .Q(hit_net));
  LUT3 #(
    .INIT(8'h04)) 
    \net_hsr_seq[15]_i_1 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(\net_hsr_seq[15]_i_2_n_0 ),
        .O(\net_hsr_seq[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \net_hsr_seq[15]_i_2 
       (.I0(net_drop_non_hsr_i_5_n_0),
        .I1(\net_mac_src[47]_i_3_n_0 ),
        .I2(\state[2]_i_12_n_0 ),
        .I3(net_drop_non_hsr_i_6_n_0),
        .I4(state[0]),
        .O(\net_hsr_seq[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF3F2200003F22)) 
    net_hsr_seq_push_vld_i_1
       (.I0(\state_push[0]_i_2_n_0 ),
        .I1(state_push[0]),
        .I2(net_hsr_seq_push_done),
        .I3(net_hsr_seq_push_vld),
        .I4(state_push[1]),
        .I5(net_hsr_seq_push_vld),
        .O(net_hsr_seq_push_vld_i_1_n_0));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    net_hsr_seq_push_vld_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(net_hsr_seq_push_vld_i_1_n_0),
        .Q(net_hsr_seq_push_vld));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_reg[0] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[0]),
        .Q(net_hsr_seq_push[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_reg[10] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[10]),
        .Q(net_hsr_seq_push[10]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_reg[11] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[11]),
        .Q(net_hsr_seq_push[11]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_reg[12] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[12]),
        .Q(net_hsr_seq_push[12]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_reg[13] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[13]),
        .Q(net_hsr_seq_push[13]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_reg[14] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[14]),
        .Q(net_hsr_seq_push[14]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_reg[15] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[15]),
        .Q(net_hsr_seq_push[15]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_reg[1] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[1]),
        .Q(net_hsr_seq_push[1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_reg[2] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[2]),
        .Q(net_hsr_seq_push[2]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_reg[3] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[3]),
        .Q(net_hsr_seq_push[3]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_reg[4] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[4]),
        .Q(net_hsr_seq_push[4]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_reg[5] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[5]),
        .Q(net_hsr_seq_push[5]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_reg[6] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[6]),
        .Q(net_hsr_seq_push[6]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_reg[7] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[7]),
        .Q(net_hsr_seq_push[7]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_reg[8] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[8]),
        .Q(net_hsr_seq_push[8]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_reg[9] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[9]),
        .Q(net_hsr_seq_push[9]));
  LUT5 #(
    .INIT(32'hCFC4C0C4)) 
    \net_hsr_seq_sel[0]_i_1 
       (.I0(\BLK_REDBOX.net_mac_src_vld_i_4_n_0 ),
        .I1(net_hsr_seq_sel[0]),
        .I2(\BLK_REDBOX.net_mac_src_vld_i_2_n_0 ),
        .I3(net_hsr_src_hit_vld),
        .I4(net_hsr_src_hit[0]),
        .O(\net_hsr_seq_sel[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFC4C0C4)) 
    \net_hsr_seq_sel[10]_i_1 
       (.I0(\BLK_REDBOX.net_mac_src_vld_i_4_n_0 ),
        .I1(net_hsr_seq_sel[10]),
        .I2(\BLK_REDBOX.net_mac_src_vld_i_2_n_0 ),
        .I3(net_hsr_src_hit_vld),
        .I4(net_hsr_src_hit[10]),
        .O(\net_hsr_seq_sel[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFC4C0C4)) 
    \net_hsr_seq_sel[11]_i_1 
       (.I0(\BLK_REDBOX.net_mac_src_vld_i_4_n_0 ),
        .I1(net_hsr_seq_sel[11]),
        .I2(\BLK_REDBOX.net_mac_src_vld_i_2_n_0 ),
        .I3(net_hsr_src_hit_vld),
        .I4(net_hsr_src_hit[11]),
        .O(\net_hsr_seq_sel[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFC4C0C4)) 
    \net_hsr_seq_sel[12]_i_1 
       (.I0(\BLK_REDBOX.net_mac_src_vld_i_4_n_0 ),
        .I1(net_hsr_seq_sel[12]),
        .I2(\BLK_REDBOX.net_mac_src_vld_i_2_n_0 ),
        .I3(net_hsr_src_hit_vld),
        .I4(net_hsr_src_hit[12]),
        .O(\net_hsr_seq_sel[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFC4C0C4)) 
    \net_hsr_seq_sel[13]_i_1 
       (.I0(\BLK_REDBOX.net_mac_src_vld_i_4_n_0 ),
        .I1(net_hsr_seq_sel[13]),
        .I2(\BLK_REDBOX.net_mac_src_vld_i_2_n_0 ),
        .I3(net_hsr_src_hit_vld),
        .I4(net_hsr_src_hit[13]),
        .O(\net_hsr_seq_sel[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFC4C0C4)) 
    \net_hsr_seq_sel[14]_i_1 
       (.I0(\BLK_REDBOX.net_mac_src_vld_i_4_n_0 ),
        .I1(net_hsr_seq_sel[14]),
        .I2(\BLK_REDBOX.net_mac_src_vld_i_2_n_0 ),
        .I3(net_hsr_src_hit_vld),
        .I4(net_hsr_src_hit[14]),
        .O(\net_hsr_seq_sel[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFC4C0C4)) 
    \net_hsr_seq_sel[15]_i_1 
       (.I0(\BLK_REDBOX.net_mac_src_vld_i_4_n_0 ),
        .I1(net_hsr_seq_sel[15]),
        .I2(\BLK_REDBOX.net_mac_src_vld_i_2_n_0 ),
        .I3(net_hsr_src_hit_vld),
        .I4(net_hsr_src_hit[15]),
        .O(\net_hsr_seq_sel[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFC4C0C4)) 
    \net_hsr_seq_sel[1]_i_1 
       (.I0(\BLK_REDBOX.net_mac_src_vld_i_4_n_0 ),
        .I1(net_hsr_seq_sel[1]),
        .I2(\BLK_REDBOX.net_mac_src_vld_i_2_n_0 ),
        .I3(net_hsr_src_hit_vld),
        .I4(net_hsr_src_hit[1]),
        .O(\net_hsr_seq_sel[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFC4C0C4)) 
    \net_hsr_seq_sel[2]_i_1 
       (.I0(\BLK_REDBOX.net_mac_src_vld_i_4_n_0 ),
        .I1(net_hsr_seq_sel[2]),
        .I2(\BLK_REDBOX.net_mac_src_vld_i_2_n_0 ),
        .I3(net_hsr_src_hit_vld),
        .I4(net_hsr_src_hit[2]),
        .O(\net_hsr_seq_sel[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFC4C0C4)) 
    \net_hsr_seq_sel[3]_i_1 
       (.I0(\BLK_REDBOX.net_mac_src_vld_i_4_n_0 ),
        .I1(net_hsr_seq_sel[3]),
        .I2(\BLK_REDBOX.net_mac_src_vld_i_2_n_0 ),
        .I3(net_hsr_src_hit_vld),
        .I4(net_hsr_src_hit[3]),
        .O(\net_hsr_seq_sel[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFC4C0C4)) 
    \net_hsr_seq_sel[4]_i_1 
       (.I0(\BLK_REDBOX.net_mac_src_vld_i_4_n_0 ),
        .I1(net_hsr_seq_sel[4]),
        .I2(\BLK_REDBOX.net_mac_src_vld_i_2_n_0 ),
        .I3(net_hsr_src_hit_vld),
        .I4(net_hsr_src_hit[4]),
        .O(\net_hsr_seq_sel[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFC4C0C4)) 
    \net_hsr_seq_sel[5]_i_1 
       (.I0(\BLK_REDBOX.net_mac_src_vld_i_4_n_0 ),
        .I1(net_hsr_seq_sel[5]),
        .I2(\BLK_REDBOX.net_mac_src_vld_i_2_n_0 ),
        .I3(net_hsr_src_hit_vld),
        .I4(net_hsr_src_hit[5]),
        .O(\net_hsr_seq_sel[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFC4C0C4)) 
    \net_hsr_seq_sel[6]_i_1 
       (.I0(\BLK_REDBOX.net_mac_src_vld_i_4_n_0 ),
        .I1(net_hsr_seq_sel[6]),
        .I2(\BLK_REDBOX.net_mac_src_vld_i_2_n_0 ),
        .I3(net_hsr_src_hit_vld),
        .I4(net_hsr_src_hit[6]),
        .O(\net_hsr_seq_sel[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFC4C0C4)) 
    \net_hsr_seq_sel[7]_i_1 
       (.I0(\BLK_REDBOX.net_mac_src_vld_i_4_n_0 ),
        .I1(net_hsr_seq_sel[7]),
        .I2(\BLK_REDBOX.net_mac_src_vld_i_2_n_0 ),
        .I3(net_hsr_src_hit_vld),
        .I4(net_hsr_src_hit[7]),
        .O(\net_hsr_seq_sel[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFC4C0C4)) 
    \net_hsr_seq_sel[8]_i_1 
       (.I0(\BLK_REDBOX.net_mac_src_vld_i_4_n_0 ),
        .I1(net_hsr_seq_sel[8]),
        .I2(\BLK_REDBOX.net_mac_src_vld_i_2_n_0 ),
        .I3(net_hsr_src_hit_vld),
        .I4(net_hsr_src_hit[8]),
        .O(\net_hsr_seq_sel[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFC4C0C4)) 
    \net_hsr_seq_sel[9]_i_1 
       (.I0(\BLK_REDBOX.net_mac_src_vld_i_4_n_0 ),
        .I1(net_hsr_seq_sel[9]),
        .I2(\BLK_REDBOX.net_mac_src_vld_i_2_n_0 ),
        .I3(net_hsr_src_hit_vld),
        .I4(net_hsr_src_hit[9]),
        .O(\net_hsr_seq_sel[9]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_sel_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\net_hsr_seq_sel[0]_i_1_n_0 ),
        .Q(net_hsr_seq_sel[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_sel_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\net_hsr_seq_sel[10]_i_1_n_0 ),
        .Q(net_hsr_seq_sel[10]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_sel_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\net_hsr_seq_sel[11]_i_1_n_0 ),
        .Q(net_hsr_seq_sel[11]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_sel_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\net_hsr_seq_sel[12]_i_1_n_0 ),
        .Q(net_hsr_seq_sel[12]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_sel_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\net_hsr_seq_sel[13]_i_1_n_0 ),
        .Q(net_hsr_seq_sel[13]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_sel_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\net_hsr_seq_sel[14]_i_1_n_0 ),
        .Q(net_hsr_seq_sel[14]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_sel_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\net_hsr_seq_sel[15]_i_1_n_0 ),
        .Q(net_hsr_seq_sel[15]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_sel_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\net_hsr_seq_sel[1]_i_1_n_0 ),
        .Q(net_hsr_seq_sel[1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_sel_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\net_hsr_seq_sel[2]_i_1_n_0 ),
        .Q(net_hsr_seq_sel[2]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_sel_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\net_hsr_seq_sel[3]_i_1_n_0 ),
        .Q(net_hsr_seq_sel[3]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_sel_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\net_hsr_seq_sel[4]_i_1_n_0 ),
        .Q(net_hsr_seq_sel[4]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_sel_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\net_hsr_seq_sel[5]_i_1_n_0 ),
        .Q(net_hsr_seq_sel[5]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_sel_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\net_hsr_seq_sel[6]_i_1_n_0 ),
        .Q(net_hsr_seq_sel[6]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_sel_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\net_hsr_seq_sel[7]_i_1_n_0 ),
        .Q(net_hsr_seq_sel[7]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_sel_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\net_hsr_seq_sel[8]_i_1_n_0 ),
        .Q(net_hsr_seq_sel[8]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_sel_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\net_hsr_seq_sel[9]_i_1_n_0 ),
        .Q(net_hsr_seq_sel[9]));
  LUT6 #(
    .INIT(64'h0FFF0FB0000000A0)) 
    net_hsr_seq_vld_i_1
       (.I0(hit_qr_i_2_n_0),
        .I1(net_hsr_seq_hit_vld),
        .I2(state[1]),
        .I3(state[0]),
        .I4(state[2]),
        .I5(net_hsr_seq_vld),
        .O(net_hsr_seq_vld_i_1_n_0));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    net_hsr_seq_vld_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(net_hsr_seq_vld_i_1_n_0),
        .Q(net_hsr_seq_vld));
  LUT6 #(
    .INIT(64'hFFFF3F2200003F22)) 
    net_hsr_src_push_vld_i_1
       (.I0(\state_push[0]_i_2_n_0 ),
        .I1(state_push[0]),
        .I2(net_hsr_src_push_done),
        .I3(net_hsr_src_push_vld),
        .I4(state_push[1]),
        .I5(net_hsr_src_push_vld),
        .O(net_hsr_src_push_vld_i_1_n_0));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    net_hsr_src_push_vld_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(net_hsr_src_push_vld_i_1_n_0),
        .Q(net_hsr_src_push_vld));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[0] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[8]),
        .Q(net_hsr_src_push[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[10] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[2]),
        .Q(net_hsr_src_push[10]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[11] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[3]),
        .Q(net_hsr_src_push[11]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[12] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[4]),
        .Q(net_hsr_src_push[12]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[13] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[5]),
        .Q(net_hsr_src_push[13]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[14] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[6]),
        .Q(net_hsr_src_push[14]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[15] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[7]),
        .Q(net_hsr_src_push[15]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[16] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[0]),
        .Q(net_hsr_src_push[16]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[17] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[1]),
        .Q(net_hsr_src_push[17]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[18] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[2]),
        .Q(net_hsr_src_push[18]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[19] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[3]),
        .Q(net_hsr_src_push[19]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[1] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[9]),
        .Q(net_hsr_src_push[1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[20] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[4]),
        .Q(net_hsr_src_push[20]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[21] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[5]),
        .Q(net_hsr_src_push[21]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[22] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[6]),
        .Q(net_hsr_src_push[22]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[23] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[7]),
        .Q(net_hsr_src_push[23]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[24] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[8]),
        .Q(net_hsr_src_push[24]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[25] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[9]),
        .Q(net_hsr_src_push[25]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[26] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[10]),
        .Q(net_hsr_src_push[26]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[27] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[11]),
        .Q(net_hsr_src_push[27]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[28] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[12]),
        .Q(net_hsr_src_push[28]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[29] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[13]),
        .Q(net_hsr_src_push[29]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[2] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[10]),
        .Q(net_hsr_src_push[2]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[30] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[14]),
        .Q(net_hsr_src_push[30]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[31] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[15]),
        .Q(net_hsr_src_push[31]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[32] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[8]),
        .Q(net_hsr_src_push[32]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[33] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[9]),
        .Q(net_hsr_src_push[33]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[34] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[10]),
        .Q(net_hsr_src_push[34]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[35] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[11]),
        .Q(net_hsr_src_push[35]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[36] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[12]),
        .Q(net_hsr_src_push[36]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[37] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[13]),
        .Q(net_hsr_src_push[37]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[38] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[14]),
        .Q(net_hsr_src_push[38]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[39] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[15]),
        .Q(net_hsr_src_push[39]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[3] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[11]),
        .Q(net_hsr_src_push[3]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[40] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[0]),
        .Q(net_hsr_src_push[40]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[41] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[1]),
        .Q(net_hsr_src_push[41]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[42] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[2]),
        .Q(net_hsr_src_push[42]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[43] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[3]),
        .Q(net_hsr_src_push[43]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[44] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[4]),
        .Q(net_hsr_src_push[44]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[45] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[5]),
        .Q(net_hsr_src_push[45]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[46] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[6]),
        .Q(net_hsr_src_push[46]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[47] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[7]),
        .Q(net_hsr_src_push[47]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[4] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[12]),
        .Q(net_hsr_src_push[4]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[5] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[13]),
        .Q(net_hsr_src_push[5]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[6] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[14]),
        .Q(net_hsr_src_push[6]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[7] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[15]),
        .Q(net_hsr_src_push[7]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[8] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[0]),
        .Q(net_hsr_src_push[8]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[9] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[1]),
        .Q(net_hsr_src_push[9]));
  LUT3 #(
    .INIT(8'h0E)) 
    net_hsr_src_vld_i_1
       (.I0(\BLK_REDBOX.net_mac_src_vld_i_3_n_0 ),
        .I1(net_hsr_src_vld),
        .I2(net_hsr_src_vld_i_2_n_0),
        .O(net_hsr_src_vld_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFDFFFDFFFD0000)) 
    net_hsr_src_vld_i_2
       (.I0(\BLK_REDBOX.net_mac_src_vld_i_8_n_0 ),
        .I1(hit_qr_i_6_n_0),
        .I2(\BLK_REDBOX.net_mac_src_vld_i_5_n_0 ),
        .I3(net_hsr_src_vld_i_3_n_0),
        .I4(\BLK_REDBOX.net_mac_src_vld_i_4_n_0 ),
        .I5(net_hsr_src_hit_vld),
        .O(net_hsr_src_vld_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFBFFFF)) 
    net_hsr_src_vld_i_3
       (.I0(gmii_cnt[4]),
        .I1(dat_rd_vld),
        .I2(state[1]),
        .I3(state[2]),
        .I4(state[0]),
        .O(net_hsr_src_vld_i_3_n_0));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    net_hsr_src_vld_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(net_hsr_src_vld_i_1_n_0),
        .Q(net_hsr_src_vld));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \net_mac_dst[15]_i_1 
       (.I0(\net_mac_dst[15]_i_2_n_0 ),
        .I1(gmii_cnt[3]),
        .I2(gmii_cnt[4]),
        .I3(dat_rd_vld),
        .I4(\net_mac_dst[15]_i_3_n_0 ),
        .I5(\net_mac_dst[15]_i_4_n_0 ),
        .O(\net_mac_dst[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \net_mac_dst[15]_i_2 
       (.I0(broadcast_i_2_n_0),
        .I1(gmii_cnt[7]),
        .I2(gmii_cnt[8]),
        .I3(gmii_cnt[5]),
        .I4(gmii_cnt[6]),
        .O(\net_mac_dst[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \net_mac_dst[15]_i_3 
       (.I0(gmii_cnt[0]),
        .I1(gmii_cnt[2]),
        .O(\net_mac_dst[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \net_mac_dst[15]_i_4 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(state[0]),
        .O(\net_mac_dst[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \net_mac_dst[47]_i_1 
       (.I0(state[2]),
        .I1(dat_rd_vld),
        .I2(state[1]),
        .I3(state[0]),
        .O(\net_mac_dst[47]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[0] 
       (.C(clk),
        .CE(\net_mac_dst[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[0]),
        .Q(net_mac_dst[0]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[10] 
       (.C(clk),
        .CE(\net_mac_dst[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[10]),
        .Q(net_mac_dst[10]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[11] 
       (.C(clk),
        .CE(\net_mac_dst[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[11]),
        .Q(net_mac_dst[11]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[12] 
       (.C(clk),
        .CE(\net_mac_dst[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[12]),
        .Q(net_mac_dst[12]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[13] 
       (.C(clk),
        .CE(\net_mac_dst[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[13]),
        .Q(net_mac_dst[13]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[14] 
       (.C(clk),
        .CE(\net_mac_dst[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[14]),
        .Q(net_mac_dst[14]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[15] 
       (.C(clk),
        .CE(\net_mac_dst[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[15]),
        .Q(net_mac_dst[15]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[16] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[8]),
        .Q(net_mac_dst[16]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[17] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[9]),
        .Q(net_mac_dst[17]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[18] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[10]),
        .Q(net_mac_dst[18]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[19] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[11]),
        .Q(net_mac_dst[19]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[1] 
       (.C(clk),
        .CE(\net_mac_dst[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[1]),
        .Q(net_mac_dst[1]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[20] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[12]),
        .Q(net_mac_dst[20]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[21] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[13]),
        .Q(net_mac_dst[21]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[22] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[14]),
        .Q(net_mac_dst[22]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[23] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[15]),
        .Q(net_mac_dst[23]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[24] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[0]),
        .Q(net_mac_dst[24]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[25] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[1]),
        .Q(net_mac_dst[25]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[26] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[2]),
        .Q(net_mac_dst[26]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[27] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[3]),
        .Q(net_mac_dst[27]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[28] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[4]),
        .Q(net_mac_dst[28]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[29] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[5]),
        .Q(net_mac_dst[29]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[2] 
       (.C(clk),
        .CE(\net_mac_dst[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[2]),
        .Q(net_mac_dst[2]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[30] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[6]),
        .Q(net_mac_dst[30]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[31] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[7]),
        .Q(net_mac_dst[31]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[32] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[0]),
        .Q(net_mac_dst[32]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[33] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[1]),
        .Q(net_mac_dst[33]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[34] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[2]),
        .Q(net_mac_dst[34]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[35] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[3]),
        .Q(net_mac_dst[35]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[36] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[4]),
        .Q(net_mac_dst[36]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[37] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[5]),
        .Q(net_mac_dst[37]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[38] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[6]),
        .Q(net_mac_dst[38]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[39] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[7]),
        .Q(net_mac_dst[39]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[3] 
       (.C(clk),
        .CE(\net_mac_dst[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[3]),
        .Q(net_mac_dst[3]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[40] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[8]),
        .Q(net_mac_dst[40]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[41] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[9]),
        .Q(net_mac_dst[41]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[42] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[10]),
        .Q(net_mac_dst[42]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[43] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[11]),
        .Q(net_mac_dst[43]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[44] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[12]),
        .Q(net_mac_dst[44]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[45] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[13]),
        .Q(net_mac_dst[45]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[46] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[14]),
        .Q(net_mac_dst[46]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[47] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[15]),
        .Q(net_mac_dst[47]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[4] 
       (.C(clk),
        .CE(\net_mac_dst[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[4]),
        .Q(net_mac_dst[4]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[5] 
       (.C(clk),
        .CE(\net_mac_dst[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[5]),
        .Q(net_mac_dst[5]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[6] 
       (.C(clk),
        .CE(\net_mac_dst[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[6]),
        .Q(net_mac_dst[6]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[7] 
       (.C(clk),
        .CE(\net_mac_dst[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[7]),
        .Q(net_mac_dst[7]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[8] 
       (.C(clk),
        .CE(\net_mac_dst[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[8]),
        .Q(net_mac_dst[8]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[9] 
       (.C(clk),
        .CE(\net_mac_dst[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[9]),
        .Q(net_mac_dst[9]));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \net_mac_src[31]_i_1 
       (.I0(\net_mac_src[31]_i_2_n_0 ),
        .I1(\net_mac_src[31]_i_3_n_0 ),
        .I2(gmii_cnt[3]),
        .I3(gmii_cnt[2]),
        .I4(gmii_cnt[15]),
        .I5(\net_mac_src[31]_i_4_n_0 ),
        .O(\net_mac_src[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \net_mac_src[31]_i_2 
       (.I0(state[0]),
        .I1(state[2]),
        .I2(state[1]),
        .I3(dat_rd_vld),
        .O(\net_mac_src[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \net_mac_src[31]_i_3 
       (.I0(gmii_cnt[4]),
        .I1(gmii_cnt[7]),
        .I2(gmii_cnt[5]),
        .I3(gmii_cnt[6]),
        .I4(gmii_cnt[1]),
        .I5(gmii_cnt[0]),
        .O(\net_mac_src[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \net_mac_src[31]_i_4 
       (.I0(gmii_cnt[10]),
        .I1(gmii_cnt[11]),
        .I2(gmii_cnt[8]),
        .I3(gmii_cnt[9]),
        .I4(\net_mac_src[31]_i_5_n_0 ),
        .I5(gmii_cnt[12]),
        .O(\net_mac_src[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \net_mac_src[31]_i_5 
       (.I0(gmii_cnt[13]),
        .I1(gmii_cnt[14]),
        .O(\net_mac_src[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \net_mac_src[47]_i_1 
       (.I0(state[0]),
        .I1(state[2]),
        .I2(state[1]),
        .I3(\net_mac_src[47]_i_2_n_0 ),
        .O(\net_mac_src[47]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFDFFFFF)) 
    \net_mac_src[47]_i_2 
       (.I0(\net_mac_src[47]_i_3_n_0 ),
        .I1(\net_mac_src[31]_i_3_n_0 ),
        .I2(gmii_cnt[2]),
        .I3(gmii_cnt[3]),
        .I4(dat_rd_vld),
        .O(\net_mac_src[47]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \net_mac_src[47]_i_3 
       (.I0(broadcast_i_9_n_0),
        .I1(gmii_cnt[12]),
        .I2(gmii_cnt[14]),
        .I3(gmii_cnt[13]),
        .I4(gmii_cnt[15]),
        .O(\net_mac_src[47]_i_3_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[0] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[8]),
        .Q(net_mac_src[0]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[10] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[2]),
        .Q(net_mac_src[10]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[11] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[3]),
        .Q(net_mac_src[11]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[12] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[4]),
        .Q(net_mac_src[12]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[13] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[5]),
        .Q(net_mac_src[13]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[14] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[6]),
        .Q(net_mac_src[14]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[15] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[7]),
        .Q(net_mac_src[15]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[16] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[0]),
        .Q(net_mac_src[16]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[17] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[1]),
        .Q(net_mac_src[17]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[18] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[2]),
        .Q(net_mac_src[18]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[19] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[3]),
        .Q(net_mac_src[19]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[1] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[9]),
        .Q(net_mac_src[1]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[20] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[4]),
        .Q(net_mac_src[20]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[21] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[5]),
        .Q(net_mac_src[21]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[22] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[6]),
        .Q(net_mac_src[22]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[23] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[7]),
        .Q(net_mac_src[23]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[24] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[8]),
        .Q(net_mac_src[24]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[25] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[9]),
        .Q(net_mac_src[25]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[26] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[10]),
        .Q(net_mac_src[26]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[27] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[11]),
        .Q(net_mac_src[27]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[28] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[12]),
        .Q(net_mac_src[28]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[29] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[13]),
        .Q(net_mac_src[29]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[2] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[10]),
        .Q(net_mac_src[2]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[30] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[14]),
        .Q(net_mac_src[30]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[31] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[15]),
        .Q(net_mac_src[31]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[32] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[8]),
        .Q(net_mac_src[32]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[33] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[9]),
        .Q(net_mac_src[33]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[34] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[10]),
        .Q(net_mac_src[34]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[35] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[11]),
        .Q(net_mac_src[35]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[36] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[12]),
        .Q(net_mac_src[36]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[37] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[13]),
        .Q(net_mac_src[37]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[38] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[14]),
        .Q(net_mac_src[38]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[39] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[15]),
        .Q(net_mac_src[39]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[3] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[11]),
        .Q(net_mac_src[3]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[40] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[0]),
        .Q(net_mac_src[40]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[41] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[1]),
        .Q(net_mac_src[41]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[42] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[2]),
        .Q(net_mac_src[42]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[43] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[3]),
        .Q(net_mac_src[43]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[44] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[4]),
        .Q(net_mac_src[44]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[45] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[5]),
        .Q(net_mac_src[45]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[46] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[6]),
        .Q(net_mac_src[46]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[47] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[7]),
        .Q(net_mac_src[47]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[4] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[12]),
        .Q(net_mac_src[4]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[5] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[13]),
        .Q(net_mac_src[5]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[6] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[14]),
        .Q(net_mac_src[6]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[7] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[15]),
        .Q(net_mac_src[7]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[8] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[0]),
        .Q(net_mac_src[8]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[9] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[1]),
        .Q(net_mac_src[9]));
  LUT2 #(
    .INIT(4'h2)) 
    net_rcv_pkt_INST_0
       (.I0(p_1_in90_in),
        .I1(\rxdv_sync_reg_n_0_[3] ),
        .O(net_rcv_pkt));
  LUT4 #(
    .INIT(16'h8F80)) 
    net_upward_i_1
       (.I0(reg_upward),
        .I1(state[2]),
        .I2(net_upward_i_2_n_0),
        .I3(net_upward),
        .O(net_upward_i_1_n_0));
  LUT6 #(
    .INIT(64'h000000F0000055DD)) 
    net_upward_i_2
       (.I0(state[2]),
        .I1(net_both_i_3_n_0),
        .I2(net_both_i_4_n_0),
        .I3(net_upward_i_3_n_0),
        .I4(state[1]),
        .I5(state[0]),
        .O(net_upward_i_2_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    net_upward_i_3
       (.I0(reg_upward),
        .I1(reg_rxvld),
        .O(net_upward_i_3_n_0));
  FDCE #(
    .INIT(1'b0)) 
    net_upward_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(net_upward_i_1_n_0),
        .Q(net_upward));
  LUT6 #(
    .INIT(64'hCC80FFFFCC800000)) 
    reg_both_i_1
       (.I0(net_drop_qr_i_2_n_0),
        .I1(state[1]),
        .I2(hit_broadcast),
        .I3(reg_snoop_reg_n_0),
        .I4(reg_both),
        .I5(reg_both_reg_n_0),
        .O(reg_both_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    reg_both_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(reg_both_i_1_n_0),
        .Q(reg_both_reg_n_0));
  FDPE #(
    .INIT(1'b1)) 
    reg_drop_non_hsr_reg
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .D(drop_non_hsr),
        .PRE(reset),
        .Q(reg_drop_non_hsr));
  LUT6 #(
    .INIT(64'hAA02FFFFAA020000)) 
    reg_forward_i_1
       (.I0(reg_forward_i_2_n_0),
        .I1(hit_dst),
        .I2(hit_broadcast),
        .I3(reg_snoop_reg_n_0),
        .I4(reg_both),
        .I5(reg_forward),
        .O(reg_forward_i_1_n_0));
  LUT4 #(
    .INIT(16'hAA02)) 
    reg_forward_i_2
       (.I0(state[1]),
        .I1(hit_qr),
        .I2(hit_qr_cur),
        .I3(reg_snoop_reg_n_0),
        .O(reg_forward_i_2_n_0));
  LUT4 #(
    .INIT(16'h01FF)) 
    reg_forward_i_3
       (.I0(state[0]),
        .I1(state[2]),
        .I2(state[1]),
        .I3(net_drop_qr_i_4_n_0),
        .O(reg_both));
  FDCE #(
    .INIT(1'b0)) 
    reg_forward_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(reg_forward_i_1_n_0),
        .Q(reg_forward));
  FDCE #(
    .INIT(1'b0)) 
    \reg_hsr_net_id_reg[0] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(hsr_net_id[0]),
        .Q(reg_hsr_net_id[0]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_hsr_net_id_reg[1] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(hsr_net_id[1]),
        .Q(reg_hsr_net_id[1]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_hsr_net_id_reg[2] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(hsr_net_id[2]),
        .Q(reg_hsr_net_id[2]));
  FDPE #(
    .INIT(1'b1)) 
    reg_hsr_qr_reg
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .D(hsr_qr),
        .PRE(reset),
        .Q(reg_hsr_qr));
  FDCE #(
    .INIT(1'b0)) 
    reg_promiscuous_reg
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(promiscuous),
        .Q(reg_promiscuous));
  LUT2 #(
    .INIT(4'h8)) 
    reg_rxrdy_inferred_i_1
       (.I0(state[2]),
        .I1(state[0]),
        .O(reg_rxrdy));
  FDCE #(
    .INIT(1'b0)) 
    reg_snoop_reg
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(snoop),
        .Q(reg_snoop_reg_n_0));
  LUT6 #(
    .INIT(64'hAA08FFFFAA080000)) 
    reg_upward_i_1
       (.I0(reg_forward_i_2_n_0),
        .I1(hit_dst),
        .I2(hit_broadcast),
        .I3(reg_snoop_reg_n_0),
        .I4(reg_both),
        .I5(reg_upward),
        .O(reg_upward_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    reg_upward_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(reg_upward_i_1_n_0),
        .Q(reg_upward));
  LUT6 #(
    .INIT(64'h00A800A8A8000000)) 
    \rxF_ctl[0]_INST_0 
       (.I0(state[2]),
        .I1(reg_forward),
        .I2(reg_both_reg_n_0),
        .I3(state[0]),
        .I4(reg_rxctl[0]),
        .I5(state[1]),
        .O(rxF_ctl[0]));
  LUT6 #(
    .INIT(64'h00A800A8A8000000)) 
    \rxF_ctl[1]_INST_0 
       (.I0(state[2]),
        .I1(reg_forward),
        .I2(reg_both_reg_n_0),
        .I3(state[0]),
        .I4(reg_rxctl[1]),
        .I5(state[1]),
        .O(rxF_ctl[1]));
  LUT6 #(
    .INIT(64'h00A800A8A8000000)) 
    \rxF_ctl[2]_INST_0 
       (.I0(state[2]),
        .I1(reg_forward),
        .I2(reg_both_reg_n_0),
        .I3(state[0]),
        .I4(reg_rxctl[2]),
        .I5(state[1]),
        .O(rxF_ctl[2]));
  LUT6 #(
    .INIT(64'h00A800A8A8000000)) 
    \rxF_ctl[3]_INST_0 
       (.I0(state[2]),
        .I1(reg_forward),
        .I2(reg_both_reg_n_0),
        .I3(state[0]),
        .I4(reg_rxctl[3]),
        .I5(state[1]),
        .O(rxF_ctl[3]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[0]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[0]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[0]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[10]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[10]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[10]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[11]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[11]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[11]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[12]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[12]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[12]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[13]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[13]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[13]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[14]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[14]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[14]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[15]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[15]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[15]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[16]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[16]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[16]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[17]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[17]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[17]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[18]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[18]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[18]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[19]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[19]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[19]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[1]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[1]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[1]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[20]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[20]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[20]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[21]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[21]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[21]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[22]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[22]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[22]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[23]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[23]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[23]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[24]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[24]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[24]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[25]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[25]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[25]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[26]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[26]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[26]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[27]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[27]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[27]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[28]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[28]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[28]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[29]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[29]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[29]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[2]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[2]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[2]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[30]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[30]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[30]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[31]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[31]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[31]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[3]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[3]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[3]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[4]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[4]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[4]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[5]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[5]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[5]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[6]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[6]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[6]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[7]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[7]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[7]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[8]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[8]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[8]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[9]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[9]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[9]));
  LUT6 #(
    .INIT(64'h0000A8A8A8000000)) 
    rxF_vld_INST_0
       (.I0(state[2]),
        .I1(reg_forward),
        .I2(reg_both_reg_n_0),
        .I3(reg_rxvld),
        .I4(state[0]),
        .I5(state[1]),
        .O(rxF_vld));
  LUT6 #(
    .INIT(64'h5800580058000000)) 
    \rxU_ctl[0]_INST_0 
       (.I0(state[0]),
        .I1(reg_rxctl[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(reg_upward),
        .I5(reg_both_reg_n_0),
        .O(rxU_ctl[0]));
  LUT6 #(
    .INIT(64'h5800580058000000)) 
    \rxU_ctl[1]_INST_0 
       (.I0(state[0]),
        .I1(reg_rxctl[1]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(reg_upward),
        .I5(reg_both_reg_n_0),
        .O(rxU_ctl[1]));
  LUT6 #(
    .INIT(64'h5800580058000000)) 
    \rxU_ctl[2]_INST_0 
       (.I0(state[0]),
        .I1(reg_rxctl[2]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(reg_upward),
        .I5(reg_both_reg_n_0),
        .O(rxU_ctl[2]));
  LUT6 #(
    .INIT(64'h0000000088800000)) 
    \rxU_ctl[3]_INST_0 
       (.I0(reg_rxctl[3]),
        .I1(state[0]),
        .I2(reg_both_reg_n_0),
        .I3(reg_upward),
        .I4(state[2]),
        .I5(state[1]),
        .O(rxU_ctl[3]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[0]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[0]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[0]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[10]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[10]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[10]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[11]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[11]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[11]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[12]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[12]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[12]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[13]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[13]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[13]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[14]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[14]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[14]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[15]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[15]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[15]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[16]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[16]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[16]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[17]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[17]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[17]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[18]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[18]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[18]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[19]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[19]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[19]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[1]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[1]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[1]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[20]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[20]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[20]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[21]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[21]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[21]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[22]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[22]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[22]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[23]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[23]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[23]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[24]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[24]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[24]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[25]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[25]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[25]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[26]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[26]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[26]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[27]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[27]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[27]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[28]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[28]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[28]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[29]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[29]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[29]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[2]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[2]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[2]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[30]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[30]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[30]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[31]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[31]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[31]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[3]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[3]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[3]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[4]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[4]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[4]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[5]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[5]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[5]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[6]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[6]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[6]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[7]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[7]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[7]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[8]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[8]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[8]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[9]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[9]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[9]));
  LUT6 #(
    .INIT(64'h0000FC00A8000000)) 
    rxU_vld_INST_0
       (.I0(reg_rxvld),
        .I1(reg_both_reg_n_0),
        .I2(reg_upward),
        .I3(state[2]),
        .I4(state[0]),
        .I5(state[1]),
        .O(rxU_vld));
  FDCE #(
    .INIT(1'b0)) 
    \rxdv_sync_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(gmii_rxdv),
        .Q(\rxdv_sync_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \rxdv_sync_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\rxdv_sync_reg_n_0_[0] ),
        .Q(\rxdv_sync_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \rxdv_sync_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\rxdv_sync_reg_n_0_[1] ),
        .Q(p_1_in90_in));
  FDCE #(
    .INIT(1'b0)) 
    \rxdv_sync_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(p_1_in90_in),
        .Q(\rxdv_sync_reg_n_0_[3] ));
  LUT6 #(
    .INIT(64'hBA00FFFFBA00BA00)) 
    \state[0]_i_1 
       (.I0(\state[2]_i_5_n_0 ),
        .I1(\state[0]_i_2_n_0 ),
        .I2(\state[0]_i_3_n_0 ),
        .I3(\state[0]_i_4_n_0 ),
        .I4(\state[0]_i_5_n_0 ),
        .I5(\state[2]_i_2_n_0 ),
        .O(p_0_in__0[0]));
  LUT6 #(
    .INIT(64'h0000008088888888)) 
    \state[0]_i_2 
       (.I0(state[0]),
        .I1(dat_rd_vld),
        .I2(\hsr_hits[1]_i_9_n_0 ),
        .I3(state[1]),
        .I4(hit_src),
        .I5(\state[1]_i_7_n_0 ),
        .O(\state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFDFDFDFDFDFFFDFD)) 
    \state[0]_i_3 
       (.I0(state[1]),
        .I1(hit_src),
        .I2(state[0]),
        .I3(\state[0]_i_6_n_0 ),
        .I4(\state[0]_i_7_n_0 ),
        .I5(\state[0]_i_8_n_0 ),
        .O(\state[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \state[0]_i_4 
       (.I0(dat_rd_vld),
        .I1(state[0]),
        .I2(state[2]),
        .O(\state[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0040004000400141)) 
    \state[0]_i_5 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(reg_rxvld),
        .I3(net_drop_full_i_2_n_0),
        .I4(hit_qr_cur),
        .I5(hit_qr),
        .O(\state[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \state[0]_i_6 
       (.I0(\state[2]_i_12_n_0 ),
        .I1(gmii_cnt[15]),
        .I2(gmii_cnt[11]),
        .I3(gmii_cnt[10]),
        .I4(gmii_cnt[8]),
        .I5(gmii_cnt[9]),
        .O(\state[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \state[0]_i_7 
       (.I0(gmii_cnt[13]),
        .I1(gmii_cnt[14]),
        .I2(gmii_cnt[12]),
        .I3(gmii_cnt[0]),
        .I4(gmii_cnt[4]),
        .I5(gmii_cnt[3]),
        .O(\state[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \state[0]_i_8 
       (.I0(gmii_cnt[2]),
        .I1(hit_hsr),
        .I2(reg_drop_non_hsr),
        .O(\state[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00F2)) 
    \state[1]_i_1 
       (.I0(\state[1]_i_2_n_0 ),
        .I1(\state[1]_i_3_n_0 ),
        .I2(state[2]),
        .I3(\state[1]_i_4_n_0 ),
        .I4(state[1]),
        .I5(\state[1]_i_5_n_0 ),
        .O(p_0_in__0[1]));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \state[1]_i_10 
       (.I0(gmii_cnt[15]),
        .I1(gmii_cnt[7]),
        .I2(state[1]),
        .I3(gmii_cnt[1]),
        .O(\state[1]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[1]_i_11 
       (.I0(gmii_cnt[6]),
        .I1(gmii_cnt[5]),
        .I2(hit_qr_cur),
        .I3(hit_qr),
        .O(\state[1]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \state[1]_i_2 
       (.I0(dat_rd_vld),
        .I1(state[0]),
        .I2(broadcast_i_4_n_0),
        .I3(\state[1]_i_6_n_0 ),
        .O(\state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \state[1]_i_3 
       (.I0(\hsr_hits[1]_i_9_n_0 ),
        .I1(state[0]),
        .I2(dat_rd_ctl[2]),
        .I3(dat_rd_ctl[0]),
        .I4(dat_rd_ctl[1]),
        .I5(dat_rd_ctl[3]),
        .O(\state[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hD000D000D000D0D0)) 
    \state[1]_i_4 
       (.I0(reg_rxvld),
        .I1(net_drop_full_i_2_n_0),
        .I2(state[2]),
        .I3(state[0]),
        .I4(hit_qr_cur),
        .I5(hit_qr),
        .O(\state[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h888888888B888888)) 
    \state[1]_i_5 
       (.I0(\state[2]_i_8_n_0 ),
        .I1(state[2]),
        .I2(\state[2]_i_5_n_0 ),
        .I3(state[0]),
        .I4(dat_rd_vld),
        .I5(\state[1]_i_7_n_0 ),
        .O(\state[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \state[1]_i_6 
       (.I0(dat_rd_ctl[1]),
        .I1(dat_rd_ctl[0]),
        .I2(dat_rd_ctl[2]),
        .I3(dat_rd_ctl[3]),
        .O(\state[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    \state[1]_i_7 
       (.I0(\state[1]_i_8_n_0 ),
        .I1(broadcast_i_9_n_0),
        .I2(\state[2]_i_11_n_0 ),
        .I3(\state[1]_i_9_n_0 ),
        .I4(\state[1]_i_10_n_0 ),
        .I5(\state[1]_i_11_n_0 ),
        .O(\state[1]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \state[1]_i_8 
       (.I0(gmii_cnt[12]),
        .I1(gmii_cnt[14]),
        .I2(gmii_cnt[13]),
        .O(\state[1]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \state[1]_i_9 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_forward),
        .O(\state[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBABBBABBBBBBBA)) 
    \state[2]_i_1 
       (.I0(\state[2]_i_2_n_0 ),
        .I1(\state[2]_i_3_n_0 ),
        .I2(\state[2]_i_4_n_0 ),
        .I3(\state[2]_i_5_n_0 ),
        .I4(\state[2]_i_6_n_0 ),
        .I5(\state[2]_i_7_n_0 ),
        .O(p_0_in__0[2]));
  LUT6 #(
    .INIT(64'hFFFFFF0045454545)) 
    \state[2]_i_10 
       (.I0(state[2]),
        .I1(hit_hsr),
        .I2(reg_drop_non_hsr),
        .I3(reg_snoop_reg_n_0),
        .I4(net_drop_qr_i_2_n_0),
        .I5(gmii_cnt[2]),
        .O(\state[2]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFDFF)) 
    \state[2]_i_11 
       (.I0(gmii_cnt[4]),
        .I1(gmii_cnt[0]),
        .I2(gmii_cnt[2]),
        .I3(gmii_cnt[3]),
        .O(\state[2]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[2]_i_12 
       (.I0(gmii_cnt[1]),
        .I1(gmii_cnt[5]),
        .I2(gmii_cnt[6]),
        .I3(gmii_cnt[7]),
        .O(\state[2]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \state[2]_i_13 
       (.I0(gmii_cnt[14]),
        .I1(gmii_cnt[13]),
        .I2(gmii_cnt[1]),
        .I3(gmii_cnt[15]),
        .O(\state[2]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \state[2]_i_2 
       (.I0(state[2]),
        .I1(\state[2]_i_8_n_0 ),
        .O(\state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFABBFBFAFABAFAF)) 
    \state[2]_i_3 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(dat_rd_vld),
        .I3(net_drop_qr_i_2_n_0),
        .I4(state[0]),
        .I5(net_drop_unknown_i_4_n_0),
        .O(\state[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h54551055)) 
    \state[2]_i_4 
       (.I0(state[1]),
        .I1(\hsr_hits[1]_i_9_n_0 ),
        .I2(state[2]),
        .I3(state[0]),
        .I4(hit_src),
        .O(\state[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[2]_i_5 
       (.I0(dat_rd_ctl[1]),
        .I1(dat_rd_ctl[0]),
        .I2(dat_rd_ctl[2]),
        .I3(dat_rd_ctl[3]),
        .O(\state[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF2E)) 
    \state[2]_i_6 
       (.I0(state[2]),
        .I1(\state[2]_i_9_n_0 ),
        .I2(\state[2]_i_10_n_0 ),
        .I3(hit_src),
        .I4(state[0]),
        .O(\state[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h88808888FFFFFFFF)) 
    \state[2]_i_7 
       (.I0(state[0]),
        .I1(net_drop_qr_i_2_n_0),
        .I2(\state[2]_i_11_n_0 ),
        .I3(\state[2]_i_12_n_0 ),
        .I4(\net_mac_src[47]_i_3_n_0 ),
        .I5(state[1]),
        .O(\state[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0196000000000000)) 
    \state[2]_i_8 
       (.I0(reg_rxctl[0]),
        .I1(reg_rxctl[1]),
        .I2(reg_rxctl[2]),
        .I3(reg_rxctl[3]),
        .I4(state[0]),
        .I5(reg_rxvld),
        .O(\state[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \state[2]_i_9 
       (.I0(broadcast_i_6_n_0),
        .I1(\state[2]_i_13_n_0 ),
        .I2(gmii_cnt[3]),
        .I3(gmii_cnt[4]),
        .I4(gmii_cnt[0]),
        .I5(broadcast_i_7_n_0),
        .O(\state[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFC3FFFFF00AA0000)) 
    \state_push[0]_i_1 
       (.I0(\state_push[0]_i_2_n_0 ),
        .I1(net_hsr_seq_push_done),
        .I2(net_hsr_src_push_done),
        .I3(state_push[1]),
        .I4(\state_push[0]_i_3_n_0 ),
        .I5(state_push[0]),
        .O(\state_push[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \state_push[0]_i_2 
       (.I0(\state_push[0]_i_4_n_0 ),
        .I1(\state_push[0]_i_5_n_0 ),
        .I2(state[1]),
        .I3(state[0]),
        .I4(state[2]),
        .I5(net_hsr_seq_hit_vld),
        .O(\state_push[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \state_push[0]_i_3 
       (.I0(state_push[1]),
        .I1(state_push[0]),
        .O(\state_push[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \state_push[0]_i_4 
       (.I0(net_hsr_seq_hit[4]),
        .I1(net_hsr_seq_hit[10]),
        .I2(net_hsr_seq_hit[1]),
        .I3(net_hsr_seq_hit[7]),
        .I4(hit_qr_i_8_n_0),
        .O(\state_push[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \state_push[0]_i_5 
       (.I0(net_hsr_seq_hit[6]),
        .I1(net_hsr_seq_hit[11]),
        .I2(net_hsr_seq_hit[0]),
        .I3(net_hsr_seq_hit[13]),
        .I4(hit_qr_i_10_n_0),
        .O(\state_push[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFCFCFC00808080)) 
    \state_push[1]_i_1 
       (.I0(state_push[0]),
        .I1(net_hsr_src_push_done),
        .I2(net_hsr_seq_push_done),
        .I3(state_push[1]),
        .I4(state_push[0]),
        .I5(state_push[1]),
        .O(\state_push[1]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "STP_READY:00,STP_PUSH:01,STP_WAIT:10" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_push_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\state_push[0]_i_1_n_0 ),
        .Q(state_push[0]));
  (* FSM_ENCODED_STATES = "STP_READY:00,STP_PUSH:01,STP_WAIT:10" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_push_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\state_push[1]_i_1_n_0 ),
        .Q(state_push[1]));
  (* FSM_ENCODED_STATES = "ST_READY:000,ST_SRC:001,ST_HSR:010,ST_WAIT:011,ST_FIRST:100,ST_PASS:101,ST_ERROR:110,ST_DROP:111" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(p_0_in__0[0]),
        .Q(state[0]));
  (* FSM_ENCODED_STATES = "ST_READY:000,ST_SRC:001,ST_HSR:010,ST_WAIT:011,ST_FIRST:100,ST_PASS:101,ST_ERROR:110,ST_DROP:111" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(p_0_in__0[1]),
        .Q(state[1]));
  (* FSM_ENCODED_STATES = "ST_READY:000,ST_SRC:001,ST_HSR:010,ST_WAIT:011,ST_FIRST:100,ST_PASS:101,ST_ERROR:110,ST_DROP:111" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(p_0_in__0[2]),
        .Q(state[2]));
  (* KEEP = "yes" *) 
  (* black_box_pad_pin = "clk,rst,din[35:0],wr_en,rd_en,dout[35:0],full,almost_full,empty,valid,data_count[4:0]" *) 
  (* syn_black_box = "1" *) 
  (* x_core_info = "fifo_generator_v13_2_3,Vivado 2018.3" *) 
  gig_eth_hsr_fifo_sync_36x16 u_fifo
       (.almost_full(NLW_u_fifo_almost_full_UNCONNECTED),
        .clk(clk),
        .data_count(NLW_u_fifo_data_count_UNCONNECTED[4:0]),
        .din({dat_rd_ctl,data,swap16_return[7:0],swap16_return[15:8]}),
        .dout({reg_rxctl,reg_rxd}),
        .empty(NLW_u_fifo_empty_UNCONNECTED),
        .full(dat_full_rdy),
        .rd_en(reg_rxrdy),
        .rst(reset),
        .valid(reg_rxvld),
        .wr_en(dat_rd_vld));
  (* ST_BNUM = "5" *) 
  (* ST_CRC_CAL = "1" *) 
  (* ST_CRC_CHK = "2" *) 
  (* ST_CRC_DROP = "3" *) 
  (* ST_CRC_READY = "0" *) 
  (* ST_DATA = "2" *) 
  (* ST_DROP = "6" *) 
  (* ST_END = "3" *) 
  (* ST_ERROR = "4" *) 
  (* ST_FIRST = "1" *) 
  (* ST_READY = "0" *) 
  gig_eth_hsr_rx_if__2 u_rx_if
       (.crc_err(crc_err),
        .dat(dat_wr_dat),
        .dat_ctl(dat_wr_ctl),
        .dat_full(dat_full),
        .dat_rdy(dat_wr_rdy),
        .dat_vld(dat_wr_vld),
        .gmii_rxd(gmii_rxd),
        .gmii_rxdv(gmii_rxdv),
        .gmii_rxer(gmii_rxer),
        .num(NLW_u_rx_if_num_UNCONNECTED[15:0]),
        .num_full(1'b0),
        .num_rdy(1'b1),
        .num_sta(NLW_u_rx_if_num_sta_UNCONNECTED),
        .num_vld(NLW_u_rx_if_num_vld_UNCONNECTED),
        .reset_n(u_rx_if_i_1_n_0),
        .rx_clk(rx_clk));
  LUT1 #(
    .INIT(2'h1)) 
    u_rx_if_i_1
       (.I0(reset),
        .O(u_rx_if_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    u_rx_if_i_2
       (.I0(\BLK_DAT_16.dat_full_rdy ),
        .O(dat_wr_rdy));
endmodule

(* DANH_OR_REDBOX = "REDBOX" *) (* DAT_WIDTH = "4" *) (* FIFO_DEPTH_DAT = "16" *) 
(* NET_A_OR_B = "B" *) (* NUM_ENTRIES_QR = "16" *) (* ORIG_REF_NAME = "gig_eth_hsr_net_rx" *) 
(* STP_PUSH = "1" *) (* STP_READY = "0" *) (* STP_WAIT = "2" *) 
(* ST_DROP = "7" *) (* ST_ERROR = "6" *) (* ST_FIRST = "4" *) 
(* ST_HSR = "2" *) (* ST_PASS = "5" *) (* ST_READY = "0" *) 
(* ST_SRC = "1" *) (* ST_WAIT = "3" *) 
module gig_eth_hsr_net_rx__parameterized0
   (reset,
    clk,
    rx_clk,
    rxU_dat,
    rxU_ctl,
    rxU_vld,
    rxU_rdy,
    rxU_full,
    rxF_dat,
    rxF_ctl,
    rxF_vld,
    rxF_rdy,
    rxF_full,
    gmii_rxd,
    gmii_rxdv,
    gmii_rxer,
    mac_dst_addr,
    mac_src_addr,
    hsr_net_id,
    promiscuous,
    drop_non_hsr,
    hsr_qr,
    snoop,
    net_mac_src,
    net_mac_src_vld,
    net_mac_src_hit,
    net_mac_src_hit_vld,
    net_mac_dst,
    net_mac_dst_vld,
    net_mac_dst_hit,
    net_mac_dst_hit_vld,
    net_hsr_src,
    net_hsr_src_vld,
    net_hsr_src_hit,
    net_hsr_src_hit_vld,
    net_hsr_seq,
    net_hsr_seq_sel,
    net_hsr_seq_vld,
    net_hsr_seq_hit,
    net_hsr_seq_hit_vld,
    net_hsr_src_push,
    net_hsr_src_push_vld,
    net_hsr_src_push_done,
    net_hsr_seq_push,
    net_hsr_seq_push_vld,
    net_hsr_seq_push_done,
    curX_net_hsr_src,
    curX_net_hsr_seq,
    curX_net_hsr_src_vld,
    curX_net_hsr_seq_vld,
    curX_net_hsr_prior,
    curY_net_hsr_src,
    curY_net_hsr_seq,
    curY_net_hsr_src_vld,
    curY_net_hsr_seq_vld,
    curY_net_hsr_prior,
    net_rcv_pkt,
    net_crc_err,
    net_drop_unknown,
    net_drop_full,
    net_drop_src,
    net_drop_non_hsr,
    net_drop_qr,
    net_both,
    net_upward,
    net_forward);
  input reset;
  input clk;
  input rx_clk;
  output [31:0]rxU_dat;
  output [3:0]rxU_ctl;
  output rxU_vld;
  input rxU_rdy;
  (* mark_debug = "true" *) input rxU_full;
  output [31:0]rxF_dat;
  output [3:0]rxF_ctl;
  output rxF_vld;
  input rxF_rdy;
  (* mark_debug = "true" *) input rxF_full;
  input [7:0]gmii_rxd;
  input gmii_rxdv;
  input gmii_rxer;
  input [47:0]mac_dst_addr;
  input [47:0]mac_src_addr;
  input [2:0]hsr_net_id;
  input promiscuous;
  input drop_non_hsr;
  input hsr_qr;
  input snoop;
  output [47:0]net_mac_src;
  output net_mac_src_vld;
  input net_mac_src_hit;
  input net_mac_src_hit_vld;
  output [47:0]net_mac_dst;
  output net_mac_dst_vld;
  input net_mac_dst_hit;
  input net_mac_dst_hit_vld;
  (* mark_debug = "true" *) output [47:0]net_hsr_src;
  (* mark_debug = "true" *) output net_hsr_src_vld;
  (* mark_debug = "true" *) input [15:0]net_hsr_src_hit;
  (* mark_debug = "true" *) input net_hsr_src_hit_vld;
  (* mark_debug = "true" *) output [15:0]net_hsr_seq;
  (* mark_debug = "true" *) output [15:0]net_hsr_seq_sel;
  (* mark_debug = "true" *) output net_hsr_seq_vld;
  (* mark_debug = "true" *) input [15:0]net_hsr_seq_hit;
  (* mark_debug = "true" *) input net_hsr_seq_hit_vld;
  (* mark_debug = "true" *) output [47:0]net_hsr_src_push;
  (* mark_debug = "true" *) output net_hsr_src_push_vld;
  (* mark_debug = "true" *) input net_hsr_src_push_done;
  (* mark_debug = "true" *) output [15:0]net_hsr_seq_push;
  (* mark_debug = "true" *) output net_hsr_seq_push_vld;
  (* mark_debug = "true" *) input net_hsr_seq_push_done;
  (* mark_debug = "true" *) output [47:0]curX_net_hsr_src;
  (* mark_debug = "true" *) output [15:0]curX_net_hsr_seq;
  (* mark_debug = "true" *) output [5:0]curX_net_hsr_src_vld;
  (* mark_debug = "true" *) output [1:0]curX_net_hsr_seq_vld;
  (* mark_debug = "true" *) output curX_net_hsr_prior;
  (* mark_debug = "true" *) input [47:0]curY_net_hsr_src;
  (* mark_debug = "true" *) input [15:0]curY_net_hsr_seq;
  (* mark_debug = "true" *) input [5:0]curY_net_hsr_src_vld;
  (* mark_debug = "true" *) input [1:0]curY_net_hsr_seq_vld;
  (* mark_debug = "true" *) input curY_net_hsr_prior;
  output net_rcv_pkt;
  output net_crc_err;
  output net_drop_unknown;
  output net_drop_full;
  output net_drop_src;
  output net_drop_non_hsr;
  output net_drop_qr;
  output net_both;
  output net_upward;
  output net_forward;

  wire \BLK_DAT_16.dat_full_rdy ;
  wire \BLK_REDBOX.hit_dst_i_1_n_0 ;
  wire \BLK_REDBOX.hit_src_i_1_n_0 ;
  wire \BLK_REDBOX.hit_src_i_2_n_0 ;
  wire \BLK_REDBOX.net_mac_dst_vld_i_1_n_0 ;
  wire \BLK_REDBOX.net_mac_src_vld_i_1_n_0 ;
  wire \BLK_REDBOX.net_mac_src_vld_i_2_n_0 ;
  wire \BLK_REDBOX.net_mac_src_vld_i_3_n_0 ;
  wire \BLK_REDBOX.net_mac_src_vld_i_4_n_0 ;
  wire \BLK_REDBOX.net_mac_src_vld_i_5_n_0 ;
  wire \BLK_REDBOX.net_mac_src_vld_i_6_n_0 ;
  wire broadcast1;
  wire broadcast_i_1_n_0;
  wire broadcast_i_2_n_0;
  wire broadcast_i_3_n_0;
  wire broadcast_i_4_n_0;
  wire broadcast_i_5_n_0;
  wire broadcast_i_6_n_0;
  wire broadcast_i_7_n_0;
  wire clk;
  wire crc_err;
  wire \crc_err_sync_reg_n_0_[0] ;
  wire \crc_err_sync_reg_n_0_[1] ;
  wire \crc_err_sync_reg_n_0_[3] ;
  (* MARK_DEBUG *) wire curX_net_hsr_prior;
  wire curX_net_hsr_prior_i_1_n_0;
  (* MARK_DEBUG *) wire [15:0]curX_net_hsr_seq;
  (* MARK_DEBUG *) wire [1:0]curX_net_hsr_seq_vld;
  wire \curX_net_hsr_seq_vld[0]_i_1_n_0 ;
  wire \curX_net_hsr_seq_vld[1]_i_1_n_0 ;
  (* MARK_DEBUG *) wire [47:0]curX_net_hsr_src;
  (* MARK_DEBUG *) wire [5:0]curX_net_hsr_src_vld;
  wire \curX_net_hsr_src_vld[0]_i_1_n_0 ;
  wire \curX_net_hsr_src_vld[1]_i_1_n_0 ;
  wire \curX_net_hsr_src_vld[2]_i_1_n_0 ;
  wire \curX_net_hsr_src_vld[3]_i_1_n_0 ;
  wire \curX_net_hsr_src_vld[4]_i_1_n_0 ;
  wire \curX_net_hsr_src_vld[5]_i_1_n_0 ;
  wire \curX_net_hsr_src_vld[5]_i_2_n_0 ;
  (* MARK_DEBUG *) wire curY_net_hsr_prior;
  (* MARK_DEBUG *) wire [15:0]curY_net_hsr_seq;
  (* MARK_DEBUG *) wire [1:0]curY_net_hsr_seq_vld;
  (* MARK_DEBUG *) wire [47:0]curY_net_hsr_src;
  (* MARK_DEBUG *) wire [5:0]curY_net_hsr_src_vld;
  wire dat_full;
  wire dat_full_rdy;
  (* MARK_DEBUG *) wire [4:0]dat_items;
  wire [4:1]dat_items_wr;
  wire [3:0]dat_rd_ctl;
  wire dat_rd_rdy;
  wire dat_rd_vld;
  (* MARK_DEBUG *) wire [4:0]dat_rooms;
  wire [3:0]dat_wr_ctl;
  wire [31:0]dat_wr_dat;
  wire dat_wr_rdy;
  wire dat_wr_vld;
  wire [15:0]data;
  wire drop_non_hsr;
  (* MARK_DEBUG *) wire [15:0]gmii_cnt;
  wire \gmii_cnt[0]_i_1_n_0 ;
  wire \gmii_cnt[10]_i_1_n_0 ;
  wire \gmii_cnt[11]_i_1_n_0 ;
  wire \gmii_cnt[12]_i_1_n_0 ;
  wire \gmii_cnt[13]_i_1_n_0 ;
  wire \gmii_cnt[14]_i_1_n_0 ;
  wire \gmii_cnt[15]_i_2_n_0 ;
  wire \gmii_cnt[1]_i_1_n_0 ;
  wire \gmii_cnt[2]_i_1_n_0 ;
  wire \gmii_cnt[3]_i_1_n_0 ;
  wire \gmii_cnt[4]_i_1_n_0 ;
  wire \gmii_cnt[4]_i_3_n_0 ;
  wire \gmii_cnt[5]_i_1_n_0 ;
  wire \gmii_cnt[6]_i_1_n_0 ;
  wire \gmii_cnt[7]_i_1_n_0 ;
  wire \gmii_cnt[8]_i_1_n_0 ;
  wire \gmii_cnt[9]_i_1_n_0 ;
  wire \gmii_cnt_reg[12]_i_2_n_0 ;
  wire \gmii_cnt_reg[12]_i_2_n_1 ;
  wire \gmii_cnt_reg[12]_i_2_n_2 ;
  wire \gmii_cnt_reg[12]_i_2_n_3 ;
  wire \gmii_cnt_reg[12]_i_2_n_4 ;
  wire \gmii_cnt_reg[12]_i_2_n_5 ;
  wire \gmii_cnt_reg[12]_i_2_n_6 ;
  wire \gmii_cnt_reg[12]_i_2_n_7 ;
  wire \gmii_cnt_reg[15]_i_3_n_2 ;
  wire \gmii_cnt_reg[15]_i_3_n_3 ;
  wire \gmii_cnt_reg[15]_i_3_n_5 ;
  wire \gmii_cnt_reg[15]_i_3_n_6 ;
  wire \gmii_cnt_reg[15]_i_3_n_7 ;
  wire \gmii_cnt_reg[4]_i_2_n_0 ;
  wire \gmii_cnt_reg[4]_i_2_n_1 ;
  wire \gmii_cnt_reg[4]_i_2_n_2 ;
  wire \gmii_cnt_reg[4]_i_2_n_3 ;
  wire \gmii_cnt_reg[4]_i_2_n_4 ;
  wire \gmii_cnt_reg[4]_i_2_n_5 ;
  wire \gmii_cnt_reg[4]_i_2_n_6 ;
  wire \gmii_cnt_reg[4]_i_2_n_7 ;
  wire \gmii_cnt_reg[8]_i_2_n_0 ;
  wire \gmii_cnt_reg[8]_i_2_n_1 ;
  wire \gmii_cnt_reg[8]_i_2_n_2 ;
  wire \gmii_cnt_reg[8]_i_2_n_3 ;
  wire \gmii_cnt_reg[8]_i_2_n_4 ;
  wire \gmii_cnt_reg[8]_i_2_n_5 ;
  wire \gmii_cnt_reg[8]_i_2_n_6 ;
  wire \gmii_cnt_reg[8]_i_2_n_7 ;
  wire [7:0]gmii_rxd;
  wire gmii_rxdv;
  wire gmii_rxer;
  (* MARK_DEBUG *) (* RTL_KEEP = "true" *) wire hit_broadcast;
  (* MARK_DEBUG *) (* RTL_KEEP = "true" *) wire hit_dst;
  (* MARK_DEBUG *) (* RTL_KEEP = "true" *) wire hit_hsr;
  (* MARK_DEBUG *) wire hit_net;
  (* MARK_DEBUG *) (* RTL_KEEP = "true" *) wire hit_qr;
  (* MARK_DEBUG *) (* RTL_KEEP = "true" *) wire hit_qr_cur;
  wire hit_qr_cur_inferred_i_10_n_0;
  wire hit_qr_cur_inferred_i_11_n_0;
  wire hit_qr_cur_inferred_i_12_n_0;
  wire hit_qr_cur_inferred_i_13_n_0;
  wire hit_qr_cur_inferred_i_14_n_0;
  wire hit_qr_cur_inferred_i_15_n_0;
  wire hit_qr_cur_inferred_i_16_n_0;
  wire hit_qr_cur_inferred_i_17_n_0;
  wire hit_qr_cur_inferred_i_18_n_0;
  wire hit_qr_cur_inferred_i_19_n_0;
  wire hit_qr_cur_inferred_i_20_n_0;
  wire hit_qr_cur_inferred_i_21_n_0;
  wire hit_qr_cur_inferred_i_22_n_0;
  wire hit_qr_cur_inferred_i_23_n_0;
  wire hit_qr_cur_inferred_i_24_n_0;
  wire hit_qr_cur_inferred_i_25_n_0;
  wire hit_qr_cur_inferred_i_26_n_0;
  wire hit_qr_cur_inferred_i_27_n_0;
  wire hit_qr_cur_inferred_i_28_n_0;
  wire hit_qr_cur_inferred_i_29_n_0;
  wire hit_qr_cur_inferred_i_2_n_0;
  wire hit_qr_cur_inferred_i_30_n_0;
  wire hit_qr_cur_inferred_i_31_n_0;
  wire hit_qr_cur_inferred_i_32_n_0;
  wire hit_qr_cur_inferred_i_33_n_0;
  wire hit_qr_cur_inferred_i_34_n_0;
  wire hit_qr_cur_inferred_i_35_n_0;
  wire hit_qr_cur_inferred_i_36_n_0;
  wire hit_qr_cur_inferred_i_37_n_0;
  wire hit_qr_cur_inferred_i_38_n_0;
  wire hit_qr_cur_inferred_i_39_n_0;
  wire hit_qr_cur_inferred_i_3_n_0;
  wire hit_qr_cur_inferred_i_40_n_0;
  wire hit_qr_cur_inferred_i_41_n_0;
  wire hit_qr_cur_inferred_i_42_n_0;
  wire hit_qr_cur_inferred_i_43_n_0;
  wire hit_qr_cur_inferred_i_44_n_0;
  wire hit_qr_cur_inferred_i_45_n_0;
  wire hit_qr_cur_inferred_i_46_n_0;
  wire hit_qr_cur_inferred_i_47_n_0;
  wire hit_qr_cur_inferred_i_48_n_0;
  wire hit_qr_cur_inferred_i_49_n_0;
  wire hit_qr_cur_inferred_i_4_n_0;
  wire hit_qr_cur_inferred_i_50_n_0;
  wire hit_qr_cur_inferred_i_51_n_0;
  wire hit_qr_cur_inferred_i_5_n_0;
  wire hit_qr_cur_inferred_i_6_n_0;
  wire hit_qr_cur_inferred_i_7_n_0;
  wire hit_qr_cur_inferred_i_8_n_0;
  wire hit_qr_cur_inferred_i_9_n_0;
  wire hit_qr_i_10_n_0;
  wire hit_qr_i_1_n_0;
  wire hit_qr_i_2_n_0;
  wire hit_qr_i_3_n_0;
  wire hit_qr_i_4_n_0;
  wire hit_qr_i_5_n_0;
  wire hit_qr_i_6_n_0;
  wire hit_qr_i_7_n_0;
  wire hit_qr_i_8_n_0;
  wire hit_qr_i_9_n_0;
  (* MARK_DEBUG *) (* RTL_KEEP = "true" *) wire hit_src;
  wire \hsr_hits[0]_i_1_n_0 ;
  wire \hsr_hits[0]_i_2_n_0 ;
  wire \hsr_hits[0]_i_3_n_0 ;
  wire \hsr_hits[1]_i_10_n_0 ;
  wire \hsr_hits[1]_i_11_n_0 ;
  wire \hsr_hits[1]_i_12_n_0 ;
  wire \hsr_hits[1]_i_13_n_0 ;
  wire \hsr_hits[1]_i_1_n_0 ;
  wire \hsr_hits[1]_i_2_n_0 ;
  wire \hsr_hits[1]_i_3_n_0 ;
  wire \hsr_hits[1]_i_4_n_0 ;
  wire \hsr_hits[1]_i_5_n_0 ;
  wire \hsr_hits[1]_i_6_n_0 ;
  wire \hsr_hits[1]_i_7_n_0 ;
  wire \hsr_hits[1]_i_8_n_0 ;
  wire \hsr_hits[1]_i_9_n_0 ;
  wire \hsr_hits_reg_n_0_[0] ;
  wire \hsr_hits_reg_n_0_[1] ;
  wire [2:0]hsr_net_id;
  wire hsr_qr;
  wire net_both;
  wire net_both_i_1_n_0;
  wire net_both_i_2_n_0;
  wire net_both_i_3_n_0;
  wire net_both_i_4_n_0;
  wire net_both_i_5_n_0;
  wire net_both_i_6_n_0;
  wire net_crc_err;
  wire net_drop_full;
  wire net_drop_full_i_1_n_0;
  wire net_drop_full_i_2_n_0;
  wire net_drop_full_i_3_n_0;
  wire net_drop_full_i_4_n_0;
  wire net_drop_full_i_5_n_0;
  wire net_drop_non_hsr;
  wire net_drop_non_hsr_i_1_n_0;
  wire net_drop_non_hsr_i_2_n_0;
  wire net_drop_non_hsr_i_3_n_0;
  wire net_drop_non_hsr_i_4_n_0;
  wire net_drop_non_hsr_i_5_n_0;
  wire net_drop_non_hsr_i_6_n_0;
  wire net_drop_qr;
  wire net_drop_qr_i_1_n_0;
  wire net_drop_qr_i_2_n_0;
  wire net_drop_qr_i_3_n_0;
  wire net_drop_qr_i_4_n_0;
  wire net_drop_qr_i_5_n_0;
  wire net_drop_src;
  wire net_drop_src_i_1_n_0;
  wire net_drop_src_i_2_n_0;
  wire net_drop_src_i_3_n_0;
  wire net_drop_src_i_4_n_0;
  wire net_drop_src_i_5_n_0;
  wire net_drop_unknown;
  wire net_drop_unknown_i_10_n_0;
  wire net_drop_unknown_i_11_n_0;
  wire net_drop_unknown_i_12_n_0;
  wire net_drop_unknown_i_1_n_0;
  wire net_drop_unknown_i_2_n_0;
  wire net_drop_unknown_i_3_n_0;
  wire net_drop_unknown_i_4_n_0;
  wire net_drop_unknown_i_5_n_0;
  wire net_drop_unknown_i_6_n_0;
  wire net_drop_unknown_i_7_n_0;
  wire net_drop_unknown_i_8_n_0;
  wire net_drop_unknown_i_9_n_0;
  wire net_forward;
  wire net_forward_i_1_n_0;
  wire net_forward_i_2_n_0;
  wire net_forward_i_3_n_0;
  wire net_hit_i_1_n_0;
  wire net_hit_i_2_n_0;
  wire net_hit_i_3_n_0;
  wire net_hit_i_4_n_0;
  wire net_hit_i_5_n_0;
  wire net_hit_i_6_n_0;
  wire net_hit_i_7_n_0;
  wire \net_hsr_seq[15]_i_1_n_0 ;
  wire \net_hsr_seq[15]_i_2_n_0 ;
  wire \net_hsr_seq[15]_i_3_n_0 ;
  (* MARK_DEBUG *) wire [15:0]net_hsr_seq_hit;
  (* MARK_DEBUG *) wire net_hsr_seq_hit_vld;
  (* MARK_DEBUG *) wire [15:0]net_hsr_seq_push;
  (* MARK_DEBUG *) wire net_hsr_seq_push_done;
  (* MARK_DEBUG *) wire net_hsr_seq_push_vld;
  wire net_hsr_seq_push_vld_i_1_n_0;
  (* MARK_DEBUG *) wire [15:0]net_hsr_seq_sel;
  wire \net_hsr_seq_sel[0]_i_1_n_0 ;
  wire \net_hsr_seq_sel[10]_i_1_n_0 ;
  wire \net_hsr_seq_sel[11]_i_1_n_0 ;
  wire \net_hsr_seq_sel[12]_i_1_n_0 ;
  wire \net_hsr_seq_sel[13]_i_1_n_0 ;
  wire \net_hsr_seq_sel[14]_i_1_n_0 ;
  wire \net_hsr_seq_sel[15]_i_1_n_0 ;
  wire \net_hsr_seq_sel[1]_i_1_n_0 ;
  wire \net_hsr_seq_sel[2]_i_1_n_0 ;
  wire \net_hsr_seq_sel[3]_i_1_n_0 ;
  wire \net_hsr_seq_sel[4]_i_1_n_0 ;
  wire \net_hsr_seq_sel[5]_i_1_n_0 ;
  wire \net_hsr_seq_sel[6]_i_1_n_0 ;
  wire \net_hsr_seq_sel[7]_i_1_n_0 ;
  wire \net_hsr_seq_sel[8]_i_1_n_0 ;
  wire \net_hsr_seq_sel[9]_i_1_n_0 ;
  (* MARK_DEBUG *) wire net_hsr_seq_vld;
  wire net_hsr_seq_vld_i_1_n_0;
  (* MARK_DEBUG *) wire [15:0]net_hsr_src_hit;
  (* MARK_DEBUG *) wire net_hsr_src_hit_vld;
  (* MARK_DEBUG *) wire [47:0]net_hsr_src_push;
  (* MARK_DEBUG *) wire net_hsr_src_push_done;
  (* MARK_DEBUG *) wire net_hsr_src_push_vld;
  wire net_hsr_src_push_vld_i_1_n_0;
  (* MARK_DEBUG *) wire net_hsr_src_vld;
  wire net_hsr_src_vld_i_1_n_0;
  wire [47:0]net_mac_dst;
  wire \net_mac_dst[15]_i_1_n_0 ;
  wire \net_mac_dst[15]_i_2_n_0 ;
  wire \net_mac_dst[47]_i_1_n_0 ;
  wire net_mac_dst_hit;
  wire net_mac_dst_hit_vld;
  wire net_mac_dst_vld;
  wire [47:0]net_mac_src;
  wire \net_mac_src[31]_i_1_n_0 ;
  wire \net_mac_src[31]_i_2_n_0 ;
  wire \net_mac_src[31]_i_3_n_0 ;
  wire \net_mac_src[31]_i_4_n_0 ;
  wire \net_mac_src[31]_i_5_n_0 ;
  wire \net_mac_src[47]_i_1_n_0 ;
  wire \net_mac_src[47]_i_2_n_0 ;
  wire \net_mac_src[47]_i_3_n_0 ;
  wire \net_mac_src[47]_i_4_n_0 ;
  wire net_mac_src_hit;
  wire net_mac_src_hit_vld;
  wire net_mac_src_vld;
  wire net_rcv_pkt;
  wire net_upward;
  wire net_upward_i_1_n_0;
  wire net_upward_i_2_n_0;
  wire net_upward_i_3_n_0;
  wire [2:0]p_0_in__0;
  wire p_1_in91_in;
  wire p_1_in92_in;
  wire promiscuous;
  wire reg_both_i_1_n_0;
  wire reg_both_i_2_n_0;
  wire reg_both_reg_n_0;
  wire reg_drop_non_hsr;
  wire reg_forward;
  wire reg_forward_i_1_n_0;
  wire reg_forward_i_2_n_0;
  wire reg_forward_i_3_n_0;
  wire [2:0]reg_hsr_net_id;
  wire reg_hsr_qr;
  wire reg_promiscuous;
  (* MARK_DEBUG *) wire [3:0]reg_rxctl;
  (* MARK_DEBUG *) wire [31:0]reg_rxd;
  (* MARK_DEBUG *) wire reg_rxrdy;
  (* MARK_DEBUG *) wire reg_rxvld;
  wire reg_snoop_reg_n_0;
  wire reg_upward;
  wire reg_upward_i_1_n_0;
  wire reg_upward_i_2_n_0;
  wire reset;
  wire [3:0]rxF_ctl;
  wire [31:0]rxF_dat;
  (* MARK_DEBUG *) wire rxF_full;
  wire rxF_vld;
  wire [3:0]rxU_ctl;
  wire [31:0]rxU_dat;
  (* MARK_DEBUG *) wire rxU_full;
  wire rxU_vld;
  wire rx_clk;
  wire \rxdv_sync_reg_n_0_[0] ;
  wire \rxdv_sync_reg_n_0_[1] ;
  wire \rxdv_sync_reg_n_0_[3] ;
  wire snoop;
  (* MARK_DEBUG *) (* RTL_KEEP = "true" *) wire [2:0]state;
  wire \state[0]_i_2_n_0 ;
  wire \state[0]_i_3_n_0 ;
  wire \state[0]_i_4_n_0 ;
  wire \state[0]_i_5_n_0 ;
  wire \state[0]_i_6_n_0 ;
  wire \state[0]_i_7_n_0 ;
  wire \state[1]_i_2_n_0 ;
  wire \state[1]_i_3_n_0 ;
  wire \state[1]_i_4_n_0 ;
  wire \state[1]_i_5_n_0 ;
  wire \state[1]_i_6_n_0 ;
  wire \state[1]_i_7_n_0 ;
  wire \state[1]_i_8_n_0 ;
  wire \state[1]_i_9_n_0 ;
  wire \state[2]_i_10_n_0 ;
  wire \state[2]_i_11_n_0 ;
  wire \state[2]_i_12_n_0 ;
  wire \state[2]_i_2_n_0 ;
  wire \state[2]_i_3_n_0 ;
  wire \state[2]_i_4_n_0 ;
  wire \state[2]_i_5_n_0 ;
  wire \state[2]_i_6_n_0 ;
  wire \state[2]_i_7_n_0 ;
  wire \state[2]_i_8_n_0 ;
  wire \state[2]_i_9_n_0 ;
  (* MARK_DEBUG *) (* RTL_KEEP = "true" *) wire [1:0]state_push;
  wire \state_push[0]_i_1_n_0 ;
  wire \state_push[0]_i_2_n_0 ;
  wire \state_push[0]_i_3_n_0 ;
  wire \state_push[0]_i_4_n_0 ;
  wire \state_push[0]_i_5_n_0 ;
  wire \state_push[1]_i_1_n_0 ;
  wire [15:0]swap16_return;
  wire u_rx_if_i_1_n_0;
  wire \NLW_BLK_DAT_16.u_fifo_dat_empty_UNCONNECTED ;
  wire [3:2]\NLW_gmii_cnt_reg[15]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmii_cnt_reg[15]_i_3_O_UNCONNECTED ;
  wire NLW_u_fifo_almost_full_UNCONNECTED;
  wire NLW_u_fifo_empty_UNCONNECTED;
  wire [4:0]NLW_u_fifo_data_count_UNCONNECTED;
  wire NLW_u_rx_if_num_sta_UNCONNECTED;
  wire NLW_u_rx_if_num_vld_UNCONNECTED;
  wire [15:0]NLW_u_rx_if_num_UNCONNECTED;

  assign net_hsr_seq[15:0] = net_hsr_seq_push;
  assign net_hsr_src[47:0] = net_hsr_src_push;
  (* KEEP = "yes" *) 
  (* black_box_pad_pin = "rst,wr_clk,rd_clk,din[35:0],wr_en,rd_en,dout[35:0],full,almost_full,empty,valid,rd_data_count[4:0],wr_data_count[4:0]" *) 
  (* syn_black_box = "1" *) 
  (* x_core_info = "fifo_generator_v13_2_3,Vivado 2018.3" *) 
  gig_eth_hsr_fifo_async_36x16 \BLK_DAT_16.u_fifo_dat 
       (.almost_full(dat_full),
        .din({dat_wr_ctl,dat_wr_dat}),
        .dout({dat_rd_ctl,data,swap16_return[7:0],swap16_return[15:8]}),
        .empty(\NLW_BLK_DAT_16.u_fifo_dat_empty_UNCONNECTED ),
        .full(\BLK_DAT_16.dat_full_rdy ),
        .rd_clk(clk),
        .rd_data_count(dat_items),
        .rd_en(dat_rd_rdy),
        .rst(reset),
        .valid(dat_rd_vld),
        .wr_clk(rx_clk),
        .wr_data_count({dat_items_wr,dat_rooms[0]}),
        .wr_en(dat_wr_vld));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \BLK_DAT_16.u_fifo_dat_i_1 
       (.I0(dat_full_rdy),
        .O(dat_rd_rdy));
  LUT6 #(
    .INIT(64'h00000000EEEEEEE2)) 
    \BLK_REDBOX.hit_dst_i_1 
       (.I0(hit_dst),
        .I1(net_mac_dst_hit_vld),
        .I2(reg_snoop_reg_n_0),
        .I3(net_mac_dst_hit),
        .I4(reg_promiscuous),
        .I5(\BLK_REDBOX.hit_src_i_2_n_0 ),
        .O(\BLK_REDBOX.hit_dst_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDCE \BLK_REDBOX.hit_dst_reg 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BLK_REDBOX.hit_dst_i_1_n_0 ),
        .Q(hit_dst));
  LUT5 #(
    .INIT(32'h04045404)) 
    \BLK_REDBOX.hit_src_i_1 
       (.I0(\BLK_REDBOX.hit_src_i_2_n_0 ),
        .I1(hit_src),
        .I2(net_mac_src_hit_vld),
        .I3(net_mac_src_hit),
        .I4(reg_snoop_reg_n_0),
        .O(\BLK_REDBOX.hit_src_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \BLK_REDBOX.hit_src_i_2 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(state[0]),
        .O(\BLK_REDBOX.hit_src_i_2_n_0 ));
  (* KEEP = "yes" *) 
  FDCE \BLK_REDBOX.hit_src_reg 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BLK_REDBOX.hit_src_i_1_n_0 ),
        .Q(hit_src));
  LUT6 #(
    .INIT(64'h404040FF40404040)) 
    \BLK_REDBOX.net_mac_dst_vld_i_1 
       (.I0(gmii_cnt[3]),
        .I1(gmii_cnt[2]),
        .I2(\BLK_REDBOX.net_mac_src_vld_i_2_n_0 ),
        .I3(\BLK_REDBOX.net_mac_src_vld_i_5_n_0 ),
        .I4(net_mac_dst_hit_vld),
        .I5(net_mac_dst_vld),
        .O(\BLK_REDBOX.net_mac_dst_vld_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_REDBOX.net_mac_dst_vld_reg 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BLK_REDBOX.net_mac_dst_vld_i_1_n_0 ),
        .Q(net_mac_dst_vld));
  LUT6 #(
    .INIT(64'h2222222F22222220)) 
    \BLK_REDBOX.net_mac_src_vld_i_1 
       (.I0(\BLK_REDBOX.net_mac_src_vld_i_2_n_0 ),
        .I1(\BLK_REDBOX.net_mac_src_vld_i_3_n_0 ),
        .I2(\BLK_REDBOX.net_mac_src_vld_i_4_n_0 ),
        .I3(\BLK_REDBOX.net_mac_src_vld_i_5_n_0 ),
        .I4(net_mac_src_hit_vld),
        .I5(net_mac_src_vld),
        .O(\BLK_REDBOX.net_mac_src_vld_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000100)) 
    \BLK_REDBOX.net_mac_src_vld_i_2 
       (.I0(\BLK_REDBOX.net_mac_src_vld_i_6_n_0 ),
        .I1(gmii_cnt[0]),
        .I2(gmii_cnt[1]),
        .I3(\net_mac_src[31]_i_2_n_0 ),
        .I4(gmii_cnt[4]),
        .O(\BLK_REDBOX.net_mac_src_vld_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \BLK_REDBOX.net_mac_src_vld_i_3 
       (.I0(gmii_cnt[2]),
        .I1(gmii_cnt[3]),
        .O(\BLK_REDBOX.net_mac_src_vld_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \BLK_REDBOX.net_mac_src_vld_i_4 
       (.I0(\net_mac_src[31]_i_2_n_0 ),
        .I1(\net_mac_src[31]_i_3_n_0 ),
        .I2(\net_mac_src[47]_i_3_n_0 ),
        .I3(gmii_cnt[2]),
        .I4(gmii_cnt[3]),
        .O(\BLK_REDBOX.net_mac_src_vld_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h81)) 
    \BLK_REDBOX.net_mac_src_vld_i_5 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[2]),
        .O(\BLK_REDBOX.net_mac_src_vld_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \BLK_REDBOX.net_mac_src_vld_i_6 
       (.I0(net_hit_i_5_n_0),
        .I1(gmii_cnt[15]),
        .I2(gmii_cnt[14]),
        .I3(gmii_cnt[13]),
        .I4(net_hit_i_7_n_0),
        .O(\BLK_REDBOX.net_mac_src_vld_i_6_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \BLK_REDBOX.net_mac_src_vld_reg 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BLK_REDBOX.net_mac_src_vld_i_1_n_0 ),
        .Q(net_mac_src_vld));
  LUT6 #(
    .INIT(64'h2FFF2F2F20002020)) 
    broadcast_i_1
       (.I0(broadcast_i_2_n_0),
        .I1(\net_mac_dst[15]_i_2_n_0 ),
        .I2(broadcast1),
        .I3(broadcast_i_3_n_0),
        .I4(broadcast_i_4_n_0),
        .I5(hit_broadcast),
        .O(broadcast_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000010)) 
    broadcast_i_2
       (.I0(gmii_cnt[3]),
        .I1(gmii_cnt[4]),
        .I2(swap16_return[8]),
        .I3(gmii_cnt[0]),
        .I4(gmii_cnt[2]),
        .O(broadcast_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    broadcast_i_3
       (.I0(broadcast_i_5_n_0),
        .I1(broadcast_i_6_n_0),
        .I2(hit_qr_i_6_n_0),
        .I3(gmii_cnt[2]),
        .I4(gmii_cnt[3]),
        .I5(broadcast_i_7_n_0),
        .O(broadcast_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'hFE69)) 
    broadcast_i_4
       (.I0(dat_rd_ctl[1]),
        .I1(dat_rd_ctl[0]),
        .I2(dat_rd_ctl[2]),
        .I3(dat_rd_ctl[3]),
        .O(broadcast_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    broadcast_i_5
       (.I0(gmii_cnt[15]),
        .I1(gmii_cnt[13]),
        .I2(gmii_cnt[14]),
        .I3(gmii_cnt[12]),
        .O(broadcast_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    broadcast_i_6
       (.I0(gmii_cnt[9]),
        .I1(gmii_cnt[8]),
        .I2(gmii_cnt[11]),
        .I3(gmii_cnt[10]),
        .O(broadcast_i_6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    broadcast_i_7
       (.I0(gmii_cnt[6]),
        .I1(gmii_cnt[5]),
        .I2(gmii_cnt[7]),
        .I3(gmii_cnt[4]),
        .O(broadcast_i_7_n_0));
  FDCE #(
    .INIT(1'b0)) 
    broadcast_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(broadcast_i_1_n_0),
        .Q(hit_broadcast));
  FDCE #(
    .INIT(1'b0)) 
    \crc_err_sync_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(crc_err),
        .Q(\crc_err_sync_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \crc_err_sync_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\crc_err_sync_reg_n_0_[0] ),
        .Q(\crc_err_sync_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \crc_err_sync_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\crc_err_sync_reg_n_0_[1] ),
        .Q(p_1_in91_in));
  FDCE #(
    .INIT(1'b0)) 
    \crc_err_sync_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(p_1_in91_in),
        .Q(\crc_err_sync_reg_n_0_[3] ));
  LUT6 #(
    .INIT(64'hD1D1D1D1D1D1D100)) 
    curX_net_hsr_prior_i_1
       (.I0(curY_net_hsr_prior),
        .I1(\net_mac_src[47]_i_2_n_0 ),
        .I2(curX_net_hsr_prior),
        .I3(state[1]),
        .I4(state[2]),
        .I5(state[0]),
        .O(curX_net_hsr_prior_i_1_n_0));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    curX_net_hsr_prior_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(curX_net_hsr_prior_i_1_n_0),
        .Q(curX_net_hsr_prior));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_seq_reg[0] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[0]),
        .Q(curX_net_hsr_seq[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_seq_reg[10] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[10]),
        .Q(curX_net_hsr_seq[10]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_seq_reg[11] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[11]),
        .Q(curX_net_hsr_seq[11]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_seq_reg[12] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[12]),
        .Q(curX_net_hsr_seq[12]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_seq_reg[13] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[13]),
        .Q(curX_net_hsr_seq[13]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_seq_reg[14] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[14]),
        .Q(curX_net_hsr_seq[14]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_seq_reg[15] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[15]),
        .Q(curX_net_hsr_seq[15]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_seq_reg[1] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[1]),
        .Q(curX_net_hsr_seq[1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_seq_reg[2] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[2]),
        .Q(curX_net_hsr_seq[2]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_seq_reg[3] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[3]),
        .Q(curX_net_hsr_seq[3]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_seq_reg[4] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[4]),
        .Q(curX_net_hsr_seq[4]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_seq_reg[5] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[5]),
        .Q(curX_net_hsr_seq[5]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_seq_reg[6] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[6]),
        .Q(curX_net_hsr_seq[6]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_seq_reg[7] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[7]),
        .Q(curX_net_hsr_seq[7]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_seq_reg[8] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[8]),
        .Q(curX_net_hsr_seq[8]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_seq_reg[9] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[9]),
        .Q(curX_net_hsr_seq[9]));
  LUT5 #(
    .INIT(32'h0FFC0504)) 
    \curX_net_hsr_seq_vld[0]_i_1 
       (.I0(\net_hsr_seq[15]_i_2_n_0 ),
        .I1(state[0]),
        .I2(state[2]),
        .I3(state[1]),
        .I4(curX_net_hsr_seq_vld[0]),
        .O(\curX_net_hsr_seq_vld[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0BAB0BA0)) 
    \curX_net_hsr_seq_vld[1]_i_1 
       (.I0(curX_net_hsr_seq_vld[1]),
        .I1(\net_hsr_seq[15]_i_2_n_0 ),
        .I2(state[2]),
        .I3(state[1]),
        .I4(state[0]),
        .O(\curX_net_hsr_seq_vld[1]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_seq_vld_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\curX_net_hsr_seq_vld[0]_i_1_n_0 ),
        .Q(curX_net_hsr_seq_vld[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_seq_vld_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\curX_net_hsr_seq_vld[1]_i_1_n_0 ),
        .Q(curX_net_hsr_seq_vld[1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[0] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[8]),
        .Q(curX_net_hsr_src[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[10] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[2]),
        .Q(curX_net_hsr_src[10]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[11] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[3]),
        .Q(curX_net_hsr_src[11]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[12] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[4]),
        .Q(curX_net_hsr_src[12]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[13] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[5]),
        .Q(curX_net_hsr_src[13]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[14] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[6]),
        .Q(curX_net_hsr_src[14]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[15] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[7]),
        .Q(curX_net_hsr_src[15]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[16] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[0]),
        .Q(curX_net_hsr_src[16]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[17] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[1]),
        .Q(curX_net_hsr_src[17]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[18] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[2]),
        .Q(curX_net_hsr_src[18]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[19] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[3]),
        .Q(curX_net_hsr_src[19]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[1] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[9]),
        .Q(curX_net_hsr_src[1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[20] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[4]),
        .Q(curX_net_hsr_src[20]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[21] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[5]),
        .Q(curX_net_hsr_src[21]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[22] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[6]),
        .Q(curX_net_hsr_src[22]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[23] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[7]),
        .Q(curX_net_hsr_src[23]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[24] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[8]),
        .Q(curX_net_hsr_src[24]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[25] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[9]),
        .Q(curX_net_hsr_src[25]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[26] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[10]),
        .Q(curX_net_hsr_src[26]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[27] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[11]),
        .Q(curX_net_hsr_src[27]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[28] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[12]),
        .Q(curX_net_hsr_src[28]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[29] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[13]),
        .Q(curX_net_hsr_src[29]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[2] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[10]),
        .Q(curX_net_hsr_src[2]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[30] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[14]),
        .Q(curX_net_hsr_src[30]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[31] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[15]),
        .Q(curX_net_hsr_src[31]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[32] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[8]),
        .Q(curX_net_hsr_src[32]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[33] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[9]),
        .Q(curX_net_hsr_src[33]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[34] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[10]),
        .Q(curX_net_hsr_src[34]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[35] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[11]),
        .Q(curX_net_hsr_src[35]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[36] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[12]),
        .Q(curX_net_hsr_src[36]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[37] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[13]),
        .Q(curX_net_hsr_src[37]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[38] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[14]),
        .Q(curX_net_hsr_src[38]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[39] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[15]),
        .Q(curX_net_hsr_src[39]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[3] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[11]),
        .Q(curX_net_hsr_src[3]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[40] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[0]),
        .Q(curX_net_hsr_src[40]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[41] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[1]),
        .Q(curX_net_hsr_src[41]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[42] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[2]),
        .Q(curX_net_hsr_src[42]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[43] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[3]),
        .Q(curX_net_hsr_src[43]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[44] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[4]),
        .Q(curX_net_hsr_src[44]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[45] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[5]),
        .Q(curX_net_hsr_src[45]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[46] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[6]),
        .Q(curX_net_hsr_src[46]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[47] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[7]),
        .Q(curX_net_hsr_src[47]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[4] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[12]),
        .Q(curX_net_hsr_src[4]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[5] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[13]),
        .Q(curX_net_hsr_src[5]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[6] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[14]),
        .Q(curX_net_hsr_src[6]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[7] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[15]),
        .Q(curX_net_hsr_src[7]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[8] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[0]),
        .Q(curX_net_hsr_src[8]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_reg[9] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[1]),
        .Q(curX_net_hsr_src[9]));
  LUT5 #(
    .INIT(32'hAFFEAAAA)) 
    \curX_net_hsr_src_vld[0]_i_1 
       (.I0(\net_mac_src[31]_i_1_n_0 ),
        .I1(state[0]),
        .I2(state[2]),
        .I3(state[1]),
        .I4(curX_net_hsr_src_vld[0]),
        .O(\curX_net_hsr_src_vld[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAFFEAAAA)) 
    \curX_net_hsr_src_vld[1]_i_1 
       (.I0(\net_mac_src[31]_i_1_n_0 ),
        .I1(state[0]),
        .I2(state[2]),
        .I3(state[1]),
        .I4(curX_net_hsr_src_vld[1]),
        .O(\curX_net_hsr_src_vld[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAFFEAAAA)) 
    \curX_net_hsr_src_vld[2]_i_1 
       (.I0(\net_mac_src[31]_i_1_n_0 ),
        .I1(state[0]),
        .I2(state[2]),
        .I3(state[1]),
        .I4(curX_net_hsr_src_vld[2]),
        .O(\curX_net_hsr_src_vld[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAFFEAAAA)) 
    \curX_net_hsr_src_vld[3]_i_1 
       (.I0(\net_mac_src[31]_i_1_n_0 ),
        .I1(state[0]),
        .I2(state[2]),
        .I3(state[1]),
        .I4(curX_net_hsr_src_vld[3]),
        .O(\curX_net_hsr_src_vld[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00FFFFF000000040)) 
    \curX_net_hsr_src_vld[4]_i_1 
       (.I0(\curX_net_hsr_src_vld[5]_i_2_n_0 ),
        .I1(dat_rd_vld),
        .I2(state[0]),
        .I3(state[2]),
        .I4(state[1]),
        .I5(curX_net_hsr_src_vld[4]),
        .O(\curX_net_hsr_src_vld[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0AAB0AA00AAA0AA0)) 
    \curX_net_hsr_src_vld[5]_i_1 
       (.I0(curX_net_hsr_src_vld[5]),
        .I1(\curX_net_hsr_src_vld[5]_i_2_n_0 ),
        .I2(state[1]),
        .I3(state[2]),
        .I4(state[0]),
        .I5(dat_rd_vld),
        .O(\curX_net_hsr_src_vld[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFBFF)) 
    \curX_net_hsr_src_vld[5]_i_2 
       (.I0(gmii_cnt[3]),
        .I1(gmii_cnt[2]),
        .I2(\net_mac_src[31]_i_3_n_0 ),
        .I3(\net_mac_src[47]_i_3_n_0 ),
        .O(\curX_net_hsr_src_vld[5]_i_2_n_0 ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_vld_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\curX_net_hsr_src_vld[0]_i_1_n_0 ),
        .Q(curX_net_hsr_src_vld[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_vld_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\curX_net_hsr_src_vld[1]_i_1_n_0 ),
        .Q(curX_net_hsr_src_vld[1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_vld_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\curX_net_hsr_src_vld[2]_i_1_n_0 ),
        .Q(curX_net_hsr_src_vld[2]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_vld_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\curX_net_hsr_src_vld[3]_i_1_n_0 ),
        .Q(curX_net_hsr_src_vld[3]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_vld_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\curX_net_hsr_src_vld[4]_i_1_n_0 ),
        .Q(curX_net_hsr_src_vld[4]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \curX_net_hsr_src_vld_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\curX_net_hsr_src_vld[5]_i_1_n_0 ),
        .Q(curX_net_hsr_src_vld[5]));
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    dat_rooms_inferred_i_1
       (.I0(dat_items_wr[3]),
        .I1(dat_rooms[0]),
        .I2(dat_items_wr[1]),
        .I3(dat_items_wr[2]),
        .I4(dat_items_wr[4]),
        .O(dat_rooms[4]));
  LUT4 #(
    .INIT(16'h01FE)) 
    dat_rooms_inferred_i_2
       (.I0(dat_items_wr[2]),
        .I1(dat_items_wr[1]),
        .I2(dat_rooms[0]),
        .I3(dat_items_wr[3]),
        .O(dat_rooms[3]));
  LUT3 #(
    .INIT(8'h1E)) 
    dat_rooms_inferred_i_3
       (.I0(dat_rooms[0]),
        .I1(dat_items_wr[1]),
        .I2(dat_items_wr[2]),
        .O(dat_rooms[2]));
  LUT2 #(
    .INIT(4'h6)) 
    dat_rooms_inferred_i_4
       (.I0(dat_rooms[0]),
        .I1(dat_items_wr[1]),
        .O(dat_rooms[1]));
  LUT5 #(
    .INIT(32'h2AA82882)) 
    \gmii_cnt[0]_i_1 
       (.I0(gmii_cnt[0]),
        .I1(dat_rd_ctl[1]),
        .I2(dat_rd_ctl[0]),
        .I3(dat_rd_ctl[2]),
        .I4(dat_rd_ctl[3]),
        .O(\gmii_cnt[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2AA82882)) 
    \gmii_cnt[10]_i_1 
       (.I0(\gmii_cnt_reg[12]_i_2_n_6 ),
        .I1(dat_rd_ctl[1]),
        .I2(dat_rd_ctl[0]),
        .I3(dat_rd_ctl[2]),
        .I4(dat_rd_ctl[3]),
        .O(\gmii_cnt[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2AA82882)) 
    \gmii_cnt[11]_i_1 
       (.I0(\gmii_cnt_reg[12]_i_2_n_5 ),
        .I1(dat_rd_ctl[1]),
        .I2(dat_rd_ctl[0]),
        .I3(dat_rd_ctl[2]),
        .I4(dat_rd_ctl[3]),
        .O(\gmii_cnt[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2AA82882)) 
    \gmii_cnt[12]_i_1 
       (.I0(\gmii_cnt_reg[12]_i_2_n_4 ),
        .I1(dat_rd_ctl[1]),
        .I2(dat_rd_ctl[0]),
        .I3(dat_rd_ctl[2]),
        .I4(dat_rd_ctl[3]),
        .O(\gmii_cnt[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2AA82882)) 
    \gmii_cnt[13]_i_1 
       (.I0(\gmii_cnt_reg[15]_i_3_n_7 ),
        .I1(dat_rd_ctl[1]),
        .I2(dat_rd_ctl[0]),
        .I3(dat_rd_ctl[2]),
        .I4(dat_rd_ctl[3]),
        .O(\gmii_cnt[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2AA82882)) 
    \gmii_cnt[14]_i_1 
       (.I0(\gmii_cnt_reg[15]_i_3_n_6 ),
        .I1(dat_rd_ctl[1]),
        .I2(dat_rd_ctl[0]),
        .I3(dat_rd_ctl[2]),
        .I4(dat_rd_ctl[3]),
        .O(\gmii_cnt[14]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gmii_cnt[15]_i_1 
       (.I0(dat_rd_vld),
        .I1(dat_full_rdy),
        .O(broadcast1));
  LUT5 #(
    .INIT(32'h2AA82882)) 
    \gmii_cnt[15]_i_2 
       (.I0(\gmii_cnt_reg[15]_i_3_n_5 ),
        .I1(dat_rd_ctl[1]),
        .I2(dat_rd_ctl[0]),
        .I3(dat_rd_ctl[2]),
        .I4(dat_rd_ctl[3]),
        .O(\gmii_cnt[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h2AA82882)) 
    \gmii_cnt[1]_i_1 
       (.I0(\gmii_cnt_reg[4]_i_2_n_7 ),
        .I1(dat_rd_ctl[1]),
        .I2(dat_rd_ctl[0]),
        .I3(dat_rd_ctl[2]),
        .I4(dat_rd_ctl[3]),
        .O(\gmii_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'hFE698000)) 
    \gmii_cnt[2]_i_1 
       (.I0(dat_rd_ctl[1]),
        .I1(dat_rd_ctl[0]),
        .I2(dat_rd_ctl[2]),
        .I3(dat_rd_ctl[3]),
        .I4(\gmii_cnt_reg[4]_i_2_n_6 ),
        .O(\gmii_cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'h2AA82882)) 
    \gmii_cnt[3]_i_1 
       (.I0(\gmii_cnt_reg[4]_i_2_n_5 ),
        .I1(dat_rd_ctl[1]),
        .I2(dat_rd_ctl[0]),
        .I3(dat_rd_ctl[2]),
        .I4(dat_rd_ctl[3]),
        .O(\gmii_cnt[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2AA82882)) 
    \gmii_cnt[4]_i_1 
       (.I0(\gmii_cnt_reg[4]_i_2_n_4 ),
        .I1(dat_rd_ctl[1]),
        .I2(dat_rd_ctl[0]),
        .I3(dat_rd_ctl[2]),
        .I4(dat_rd_ctl[3]),
        .O(\gmii_cnt[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmii_cnt[4]_i_3 
       (.I0(gmii_cnt[2]),
        .O(\gmii_cnt[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'h2AA82882)) 
    \gmii_cnt[5]_i_1 
       (.I0(\gmii_cnt_reg[8]_i_2_n_7 ),
        .I1(dat_rd_ctl[1]),
        .I2(dat_rd_ctl[0]),
        .I3(dat_rd_ctl[2]),
        .I4(dat_rd_ctl[3]),
        .O(\gmii_cnt[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2AA82882)) 
    \gmii_cnt[6]_i_1 
       (.I0(\gmii_cnt_reg[8]_i_2_n_6 ),
        .I1(dat_rd_ctl[1]),
        .I2(dat_rd_ctl[0]),
        .I3(dat_rd_ctl[2]),
        .I4(dat_rd_ctl[3]),
        .O(\gmii_cnt[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2AA82882)) 
    \gmii_cnt[7]_i_1 
       (.I0(\gmii_cnt_reg[8]_i_2_n_5 ),
        .I1(dat_rd_ctl[1]),
        .I2(dat_rd_ctl[0]),
        .I3(dat_rd_ctl[2]),
        .I4(dat_rd_ctl[3]),
        .O(\gmii_cnt[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2AA82882)) 
    \gmii_cnt[8]_i_1 
       (.I0(\gmii_cnt_reg[8]_i_2_n_4 ),
        .I1(dat_rd_ctl[1]),
        .I2(dat_rd_ctl[0]),
        .I3(dat_rd_ctl[2]),
        .I4(dat_rd_ctl[3]),
        .O(\gmii_cnt[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2AA82882)) 
    \gmii_cnt[9]_i_1 
       (.I0(\gmii_cnt_reg[12]_i_2_n_7 ),
        .I1(dat_rd_ctl[1]),
        .I2(dat_rd_ctl[0]),
        .I3(dat_rd_ctl[2]),
        .I4(dat_rd_ctl[3]),
        .O(\gmii_cnt[9]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gmii_cnt_reg[0] 
       (.C(clk),
        .CE(broadcast1),
        .CLR(reset),
        .D(\gmii_cnt[0]_i_1_n_0 ),
        .Q(gmii_cnt[0]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gmii_cnt_reg[10] 
       (.C(clk),
        .CE(broadcast1),
        .CLR(reset),
        .D(\gmii_cnt[10]_i_1_n_0 ),
        .Q(gmii_cnt[10]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gmii_cnt_reg[11] 
       (.C(clk),
        .CE(broadcast1),
        .CLR(reset),
        .D(\gmii_cnt[11]_i_1_n_0 ),
        .Q(gmii_cnt[11]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gmii_cnt_reg[12] 
       (.C(clk),
        .CE(broadcast1),
        .CLR(reset),
        .D(\gmii_cnt[12]_i_1_n_0 ),
        .Q(gmii_cnt[12]));
  CARRY4 \gmii_cnt_reg[12]_i_2 
       (.CI(\gmii_cnt_reg[8]_i_2_n_0 ),
        .CO({\gmii_cnt_reg[12]_i_2_n_0 ,\gmii_cnt_reg[12]_i_2_n_1 ,\gmii_cnt_reg[12]_i_2_n_2 ,\gmii_cnt_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gmii_cnt_reg[12]_i_2_n_4 ,\gmii_cnt_reg[12]_i_2_n_5 ,\gmii_cnt_reg[12]_i_2_n_6 ,\gmii_cnt_reg[12]_i_2_n_7 }),
        .S(gmii_cnt[12:9]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gmii_cnt_reg[13] 
       (.C(clk),
        .CE(broadcast1),
        .CLR(reset),
        .D(\gmii_cnt[13]_i_1_n_0 ),
        .Q(gmii_cnt[13]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gmii_cnt_reg[14] 
       (.C(clk),
        .CE(broadcast1),
        .CLR(reset),
        .D(\gmii_cnt[14]_i_1_n_0 ),
        .Q(gmii_cnt[14]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gmii_cnt_reg[15] 
       (.C(clk),
        .CE(broadcast1),
        .CLR(reset),
        .D(\gmii_cnt[15]_i_2_n_0 ),
        .Q(gmii_cnt[15]));
  CARRY4 \gmii_cnt_reg[15]_i_3 
       (.CI(\gmii_cnt_reg[12]_i_2_n_0 ),
        .CO({\NLW_gmii_cnt_reg[15]_i_3_CO_UNCONNECTED [3:2],\gmii_cnt_reg[15]_i_3_n_2 ,\gmii_cnt_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gmii_cnt_reg[15]_i_3_O_UNCONNECTED [3],\gmii_cnt_reg[15]_i_3_n_5 ,\gmii_cnt_reg[15]_i_3_n_6 ,\gmii_cnt_reg[15]_i_3_n_7 }),
        .S({1'b0,gmii_cnt[15:13]}));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gmii_cnt_reg[1] 
       (.C(clk),
        .CE(broadcast1),
        .CLR(reset),
        .D(\gmii_cnt[1]_i_1_n_0 ),
        .Q(gmii_cnt[1]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gmii_cnt_reg[2] 
       (.C(clk),
        .CE(broadcast1),
        .CLR(reset),
        .D(\gmii_cnt[2]_i_1_n_0 ),
        .Q(gmii_cnt[2]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gmii_cnt_reg[3] 
       (.C(clk),
        .CE(broadcast1),
        .CLR(reset),
        .D(\gmii_cnt[3]_i_1_n_0 ),
        .Q(gmii_cnt[3]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gmii_cnt_reg[4] 
       (.C(clk),
        .CE(broadcast1),
        .CLR(reset),
        .D(\gmii_cnt[4]_i_1_n_0 ),
        .Q(gmii_cnt[4]));
  CARRY4 \gmii_cnt_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\gmii_cnt_reg[4]_i_2_n_0 ,\gmii_cnt_reg[4]_i_2_n_1 ,\gmii_cnt_reg[4]_i_2_n_2 ,\gmii_cnt_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,gmii_cnt[2],1'b0}),
        .O({\gmii_cnt_reg[4]_i_2_n_4 ,\gmii_cnt_reg[4]_i_2_n_5 ,\gmii_cnt_reg[4]_i_2_n_6 ,\gmii_cnt_reg[4]_i_2_n_7 }),
        .S({gmii_cnt[4:3],\gmii_cnt[4]_i_3_n_0 ,gmii_cnt[1]}));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gmii_cnt_reg[5] 
       (.C(clk),
        .CE(broadcast1),
        .CLR(reset),
        .D(\gmii_cnt[5]_i_1_n_0 ),
        .Q(gmii_cnt[5]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gmii_cnt_reg[6] 
       (.C(clk),
        .CE(broadcast1),
        .CLR(reset),
        .D(\gmii_cnt[6]_i_1_n_0 ),
        .Q(gmii_cnt[6]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gmii_cnt_reg[7] 
       (.C(clk),
        .CE(broadcast1),
        .CLR(reset),
        .D(\gmii_cnt[7]_i_1_n_0 ),
        .Q(gmii_cnt[7]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gmii_cnt_reg[8] 
       (.C(clk),
        .CE(broadcast1),
        .CLR(reset),
        .D(\gmii_cnt[8]_i_1_n_0 ),
        .Q(gmii_cnt[8]));
  CARRY4 \gmii_cnt_reg[8]_i_2 
       (.CI(\gmii_cnt_reg[4]_i_2_n_0 ),
        .CO({\gmii_cnt_reg[8]_i_2_n_0 ,\gmii_cnt_reg[8]_i_2_n_1 ,\gmii_cnt_reg[8]_i_2_n_2 ,\gmii_cnt_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gmii_cnt_reg[8]_i_2_n_4 ,\gmii_cnt_reg[8]_i_2_n_5 ,\gmii_cnt_reg[8]_i_2_n_6 ,\gmii_cnt_reg[8]_i_2_n_7 }),
        .S(gmii_cnt[8:5]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gmii_cnt_reg[9] 
       (.C(clk),
        .CE(broadcast1),
        .CLR(reset),
        .D(\gmii_cnt[9]_i_1_n_0 ),
        .Q(gmii_cnt[9]));
  LUT2 #(
    .INIT(4'h8)) 
    hit_hsr_inferred_i_1
       (.I0(\hsr_hits_reg_n_0_[0] ),
        .I1(\hsr_hits_reg_n_0_[1] ),
        .O(hit_hsr));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    hit_qr_cur_inferred_i_1
       (.I0(hit_qr_cur_inferred_i_2_n_0),
        .I1(hit_qr_cur_inferred_i_3_n_0),
        .I2(hit_qr_cur_inferred_i_4_n_0),
        .I3(hit_qr_cur_inferred_i_5_n_0),
        .I4(hit_qr_cur_inferred_i_6_n_0),
        .I5(hit_qr_cur_inferred_i_7_n_0),
        .O(hit_qr_cur));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAFFBABA)) 
    hit_qr_cur_inferred_i_10
       (.I0(hit_qr_cur_inferred_i_34_n_0),
        .I1(curX_net_hsr_src[19]),
        .I2(curY_net_hsr_src[19]),
        .I3(curY_net_hsr_src[18]),
        .I4(curX_net_hsr_src[18]),
        .I5(hit_qr_cur_inferred_i_35_n_0),
        .O(hit_qr_cur_inferred_i_10_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAFFBABA)) 
    hit_qr_cur_inferred_i_11
       (.I0(hit_qr_cur_inferred_i_36_n_0),
        .I1(curX_net_hsr_src[29]),
        .I2(curY_net_hsr_src[29]),
        .I3(curY_net_hsr_src[17]),
        .I4(curX_net_hsr_src[17]),
        .I5(hit_qr_cur_inferred_i_37_n_0),
        .O(hit_qr_cur_inferred_i_11_n_0));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    hit_qr_cur_inferred_i_12
       (.I0(curX_net_hsr_src[10]),
        .I1(curY_net_hsr_src[10]),
        .I2(curX_net_hsr_seq[10]),
        .I3(curY_net_hsr_seq[10]),
        .I4(hit_qr_cur_inferred_i_38_n_0),
        .O(hit_qr_cur_inferred_i_12_n_0));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    hit_qr_cur_inferred_i_13
       (.I0(curY_net_hsr_src[22]),
        .I1(curX_net_hsr_src[22]),
        .I2(curY_net_hsr_src[24]),
        .I3(curX_net_hsr_src[24]),
        .I4(hit_qr_cur_inferred_i_39_n_0),
        .O(hit_qr_cur_inferred_i_13_n_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    hit_qr_cur_inferred_i_14
       (.I0(curX_net_hsr_seq[9]),
        .I1(curY_net_hsr_seq[9]),
        .I2(curY_net_hsr_src[6]),
        .I3(curX_net_hsr_src[6]),
        .O(hit_qr_cur_inferred_i_14_n_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    hit_qr_cur_inferred_i_15
       (.I0(curY_net_hsr_seq[3]),
        .I1(curX_net_hsr_seq[3]),
        .I2(curX_net_hsr_src[45]),
        .I3(curY_net_hsr_src[45]),
        .O(hit_qr_cur_inferred_i_15_n_0));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    hit_qr_cur_inferred_i_16
       (.I0(curX_net_hsr_src[27]),
        .I1(curY_net_hsr_src[27]),
        .I2(curY_net_hsr_seq[8]),
        .I3(curX_net_hsr_seq[8]),
        .I4(hit_qr_cur_inferred_i_40_n_0),
        .O(hit_qr_cur_inferred_i_16_n_0));
  LUT6 #(
    .INIT(64'hEFEEFFFFEFEEEFEE)) 
    hit_qr_cur_inferred_i_17
       (.I0(hit_qr_cur_inferred_i_41_n_0),
        .I1(hit_qr_cur_inferred_i_42_n_0),
        .I2(curY_net_hsr_src[33]),
        .I3(curX_net_hsr_src[33]),
        .I4(curY_net_hsr_src[20]),
        .I5(curX_net_hsr_src[20]),
        .O(hit_qr_cur_inferred_i_17_n_0));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    hit_qr_cur_inferred_i_18
       (.I0(curY_net_hsr_src[13]),
        .I1(curX_net_hsr_src[13]),
        .I2(curX_net_hsr_seq[13]),
        .I3(curY_net_hsr_seq[13]),
        .I4(curX_net_hsr_src[30]),
        .I5(curY_net_hsr_src[30]),
        .O(hit_qr_cur_inferred_i_18_n_0));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    hit_qr_cur_inferred_i_19
       (.I0(curY_net_hsr_seq[15]),
        .I1(curX_net_hsr_seq[15]),
        .I2(curY_net_hsr_seq[2]),
        .I3(curX_net_hsr_seq[2]),
        .I4(curY_net_hsr_src[33]),
        .I5(curX_net_hsr_src[33]),
        .O(hit_qr_cur_inferred_i_19_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    hit_qr_cur_inferred_i_2
       (.I0(hit_qr_cur_inferred_i_8_n_0),
        .I1(hit_qr_cur_inferred_i_9_n_0),
        .I2(hit_qr_cur_inferred_i_10_n_0),
        .I3(hit_qr_cur_inferred_i_11_n_0),
        .I4(hit_qr_cur_inferred_i_12_n_0),
        .I5(hit_qr_cur_inferred_i_13_n_0),
        .O(hit_qr_cur_inferred_i_2_n_0));
  LUT6 #(
    .INIT(64'hEFEEFFFFEFEEEFEE)) 
    hit_qr_cur_inferred_i_20
       (.I0(hit_qr_cur_inferred_i_43_n_0),
        .I1(hit_qr_cur_inferred_i_44_n_0),
        .I2(curX_net_hsr_src[0]),
        .I3(curY_net_hsr_src[0]),
        .I4(curX_net_hsr_src[17]),
        .I5(curY_net_hsr_src[17]),
        .O(hit_qr_cur_inferred_i_20_n_0));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
    hit_qr_cur_inferred_i_21
       (.I0(hit_qr_cur_inferred_i_45_n_0),
        .I1(hit_qr_cur_inferred_i_46_n_0),
        .I2(hit_qr_cur_inferred_i_47_n_0),
        .I3(curY_net_hsr_src_vld[1]),
        .I4(curY_net_hsr_src_vld[3]),
        .I5(curY_net_hsr_seq_vld[0]),
        .O(hit_qr_cur_inferred_i_21_n_0));
  LUT6 #(
    .INIT(64'hEFEEFFFFEFEEEFEE)) 
    hit_qr_cur_inferred_i_22
       (.I0(hit_qr_cur_inferred_i_48_n_0),
        .I1(hit_qr_cur_inferred_i_49_n_0),
        .I2(curY_net_hsr_seq[2]),
        .I3(curX_net_hsr_seq[2]),
        .I4(curY_net_hsr_src[0]),
        .I5(curX_net_hsr_src[0]),
        .O(hit_qr_cur_inferred_i_22_n_0));
  LUT6 #(
    .INIT(64'h22F2FFFFFFFF22F2)) 
    hit_qr_cur_inferred_i_23
       (.I0(curY_net_hsr_src[12]),
        .I1(curX_net_hsr_src[12]),
        .I2(curY_net_hsr_src[6]),
        .I3(curX_net_hsr_src[6]),
        .I4(curY_net_hsr_seq[12]),
        .I5(curX_net_hsr_seq[12]),
        .O(hit_qr_cur_inferred_i_23_n_0));
  LUT6 #(
    .INIT(64'h22F2FFFFFFFF22F2)) 
    hit_qr_cur_inferred_i_24
       (.I0(curY_net_hsr_seq[10]),
        .I1(curX_net_hsr_seq[10]),
        .I2(curX_net_hsr_prior),
        .I3(curY_net_hsr_prior),
        .I4(curX_net_hsr_src[37]),
        .I5(curY_net_hsr_src[37]),
        .O(hit_qr_cur_inferred_i_24_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAFFBABA)) 
    hit_qr_cur_inferred_i_25
       (.I0(hit_qr_cur_inferred_i_50_n_0),
        .I1(curY_net_hsr_src[43]),
        .I2(curX_net_hsr_src[43]),
        .I3(curX_net_hsr_src[30]),
        .I4(curY_net_hsr_src[30]),
        .I5(hit_qr_cur_inferred_i_51_n_0),
        .O(hit_qr_cur_inferred_i_25_n_0));
  LUT6 #(
    .INIT(64'h22F2FFFFFFFF22F2)) 
    hit_qr_cur_inferred_i_26
       (.I0(curX_net_hsr_src[38]),
        .I1(curY_net_hsr_src[38]),
        .I2(curY_net_hsr_src[8]),
        .I3(curX_net_hsr_src[8]),
        .I4(curY_net_hsr_seq[4]),
        .I5(curX_net_hsr_seq[4]),
        .O(hit_qr_cur_inferred_i_26_n_0));
  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    hit_qr_cur_inferred_i_27
       (.I0(curY_net_hsr_src[32]),
        .I1(curX_net_hsr_src[32]),
        .I2(curX_net_hsr_src[7]),
        .I3(curY_net_hsr_src[7]),
        .I4(curY_net_hsr_seq[14]),
        .I5(curX_net_hsr_seq[14]),
        .O(hit_qr_cur_inferred_i_27_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    hit_qr_cur_inferred_i_28
       (.I0(curY_net_hsr_src[23]),
        .I1(curX_net_hsr_src[23]),
        .I2(curY_net_hsr_src[9]),
        .I3(curX_net_hsr_src[9]),
        .O(hit_qr_cur_inferred_i_28_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    hit_qr_cur_inferred_i_29
       (.I0(curY_net_hsr_src[15]),
        .I1(curX_net_hsr_src[15]),
        .I2(curY_net_hsr_seq[5]),
        .I3(curX_net_hsr_seq[5]),
        .O(hit_qr_cur_inferred_i_29_n_0));
  LUT5 #(
    .INIT(32'h0000D0DD)) 
    hit_qr_cur_inferred_i_3
       (.I0(curY_net_hsr_seq[3]),
        .I1(curX_net_hsr_seq[3]),
        .I2(curX_net_hsr_src[43]),
        .I3(curY_net_hsr_src[43]),
        .I4(hit_qr_cur_inferred_i_14_n_0),
        .O(hit_qr_cur_inferred_i_3_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    hit_qr_cur_inferred_i_30
       (.I0(curY_net_hsr_src[14]),
        .I1(curX_net_hsr_src[14]),
        .I2(curY_net_hsr_seq[0]),
        .I3(curX_net_hsr_seq[0]),
        .O(hit_qr_cur_inferred_i_30_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    hit_qr_cur_inferred_i_31
       (.I0(curY_net_hsr_src[21]),
        .I1(curX_net_hsr_src[21]),
        .I2(curY_net_hsr_src[35]),
        .I3(curX_net_hsr_src[35]),
        .O(hit_qr_cur_inferred_i_31_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    hit_qr_cur_inferred_i_32
       (.I0(curY_net_hsr_src[31]),
        .I1(curX_net_hsr_src[31]),
        .I2(curY_net_hsr_src[25]),
        .I3(curX_net_hsr_src[25]),
        .O(hit_qr_cur_inferred_i_32_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    hit_qr_cur_inferred_i_33
       (.I0(curY_net_hsr_seq[11]),
        .I1(curX_net_hsr_seq[11]),
        .I2(curY_net_hsr_src[5]),
        .I3(curX_net_hsr_src[5]),
        .O(hit_qr_cur_inferred_i_33_n_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    hit_qr_cur_inferred_i_34
       (.I0(curY_net_hsr_src[3]),
        .I1(curX_net_hsr_src[3]),
        .I2(curX_net_hsr_src[36]),
        .I3(curY_net_hsr_src[36]),
        .O(hit_qr_cur_inferred_i_34_n_0));
  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    hit_qr_cur_inferred_i_35
       (.I0(curX_net_hsr_src[47]),
        .I1(curY_net_hsr_src[47]),
        .I2(curX_net_hsr_src[26]),
        .I3(curY_net_hsr_src[26]),
        .I4(curY_net_hsr_src[11]),
        .I5(curX_net_hsr_src[11]),
        .O(hit_qr_cur_inferred_i_35_n_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    hit_qr_cur_inferred_i_36
       (.I0(curX_net_hsr_src[27]),
        .I1(curY_net_hsr_src[27]),
        .I2(curX_net_hsr_src[47]),
        .I3(curY_net_hsr_src[47]),
        .O(hit_qr_cur_inferred_i_36_n_0));
  LUT6 #(
    .INIT(64'h22F2FFFFFFFF22F2)) 
    hit_qr_cur_inferred_i_37
       (.I0(curY_net_hsr_src[10]),
        .I1(curX_net_hsr_src[10]),
        .I2(curX_net_hsr_src[29]),
        .I3(curY_net_hsr_src[29]),
        .I4(curY_net_hsr_seq[6]),
        .I5(curX_net_hsr_seq[6]),
        .O(hit_qr_cur_inferred_i_37_n_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    hit_qr_cur_inferred_i_38
       (.I0(curX_net_hsr_seq[7]),
        .I1(curY_net_hsr_seq[7]),
        .I2(curX_net_hsr_src[41]),
        .I3(curY_net_hsr_src[41]),
        .O(hit_qr_cur_inferred_i_38_n_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    hit_qr_cur_inferred_i_39
       (.I0(curY_net_hsr_src[41]),
        .I1(curX_net_hsr_src[41]),
        .I2(curX_net_hsr_src[44]),
        .I3(curY_net_hsr_src[44]),
        .O(hit_qr_cur_inferred_i_39_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAFFBABA)) 
    hit_qr_cur_inferred_i_4
       (.I0(hit_qr_cur_inferred_i_15_n_0),
        .I1(curY_net_hsr_seq[9]),
        .I2(curX_net_hsr_seq[9]),
        .I3(curY_net_hsr_seq[8]),
        .I4(curX_net_hsr_seq[8]),
        .I5(hit_qr_cur_inferred_i_16_n_0),
        .O(hit_qr_cur_inferred_i_4_n_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    hit_qr_cur_inferred_i_40
       (.I0(curY_net_hsr_seq[14]),
        .I1(curX_net_hsr_seq[14]),
        .I2(curY_net_hsr_src[11]),
        .I3(curX_net_hsr_src[11]),
        .O(hit_qr_cur_inferred_i_40_n_0));
  LUT6 #(
    .INIT(64'h22F2FFFFFFFF22F2)) 
    hit_qr_cur_inferred_i_41
       (.I0(curX_net_hsr_src[45]),
        .I1(curY_net_hsr_src[45]),
        .I2(curX_net_hsr_src[32]),
        .I3(curY_net_hsr_src[32]),
        .I4(curY_net_hsr_src[4]),
        .I5(curX_net_hsr_src[4]),
        .O(hit_qr_cur_inferred_i_41_n_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    hit_qr_cur_inferred_i_42
       (.I0(curY_net_hsr_src[8]),
        .I1(curX_net_hsr_src[8]),
        .I2(curY_net_hsr_src[12]),
        .I3(curX_net_hsr_src[12]),
        .O(hit_qr_cur_inferred_i_42_n_0));
  LUT6 #(
    .INIT(64'h22F2FFFFFFFF22F2)) 
    hit_qr_cur_inferred_i_43
       (.I0(curY_net_hsr_src[16]),
        .I1(curX_net_hsr_src[16]),
        .I2(curY_net_hsr_src[38]),
        .I3(curX_net_hsr_src[38]),
        .I4(curY_net_hsr_src[28]),
        .I5(curX_net_hsr_src[28]),
        .O(hit_qr_cur_inferred_i_43_n_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    hit_qr_cur_inferred_i_44
       (.I0(curX_net_hsr_src[1]),
        .I1(curY_net_hsr_src[1]),
        .I2(curY_net_hsr_src[44]),
        .I3(curX_net_hsr_src[44]),
        .O(hit_qr_cur_inferred_i_44_n_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    hit_qr_cur_inferred_i_45
       (.I0(curY_net_hsr_seq[7]),
        .I1(curX_net_hsr_seq[7]),
        .I2(curX_net_hsr_seq[13]),
        .I3(curY_net_hsr_seq[13]),
        .O(hit_qr_cur_inferred_i_45_n_0));
  LUT4 #(
    .INIT(16'h4FFF)) 
    hit_qr_cur_inferred_i_46
       (.I0(curY_net_hsr_src[2]),
        .I1(curX_net_hsr_src[2]),
        .I2(curY_net_hsr_src_vld[2]),
        .I3(curY_net_hsr_seq_vld[1]),
        .O(hit_qr_cur_inferred_i_46_n_0));
  LUT4 #(
    .INIT(16'hDFFF)) 
    hit_qr_cur_inferred_i_47
       (.I0(curY_net_hsr_src_vld[4]),
        .I1(reg_snoop_reg_n_0),
        .I2(curY_net_hsr_src_vld[5]),
        .I3(curY_net_hsr_src_vld[0]),
        .O(hit_qr_cur_inferred_i_47_n_0));
  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    hit_qr_cur_inferred_i_48
       (.I0(curX_net_hsr_src[22]),
        .I1(curY_net_hsr_src[22]),
        .I2(curY_net_hsr_src[42]),
        .I3(curX_net_hsr_src[42]),
        .I4(curX_net_hsr_src[16]),
        .I5(curY_net_hsr_src[16]),
        .O(hit_qr_cur_inferred_i_48_n_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    hit_qr_cur_inferred_i_49
       (.I0(curY_net_hsr_src[19]),
        .I1(curX_net_hsr_src[19]),
        .I2(curX_net_hsr_src[18]),
        .I3(curY_net_hsr_src[18]),
        .O(hit_qr_cur_inferred_i_49_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    hit_qr_cur_inferred_i_5
       (.I0(hit_qr_cur_inferred_i_17_n_0),
        .I1(hit_qr_cur_inferred_i_18_n_0),
        .I2(hit_qr_cur_inferred_i_19_n_0),
        .I3(hit_qr_cur_inferred_i_20_n_0),
        .I4(hit_qr_cur_inferred_i_21_n_0),
        .O(hit_qr_cur_inferred_i_5_n_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    hit_qr_cur_inferred_i_50
       (.I0(curY_net_hsr_src[24]),
        .I1(curX_net_hsr_src[24]),
        .I2(curX_net_hsr_src[2]),
        .I3(curY_net_hsr_src[2]),
        .O(hit_qr_cur_inferred_i_50_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    hit_qr_cur_inferred_i_51
       (.I0(curY_net_hsr_src[46]),
        .I1(curX_net_hsr_src[46]),
        .I2(curY_net_hsr_seq[1]),
        .I3(curX_net_hsr_seq[1]),
        .O(hit_qr_cur_inferred_i_51_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    hit_qr_cur_inferred_i_6
       (.I0(hit_qr_cur_inferred_i_22_n_0),
        .I1(hit_qr_cur_inferred_i_23_n_0),
        .I2(hit_qr_cur_inferred_i_24_n_0),
        .I3(hit_qr_cur_inferred_i_25_n_0),
        .I4(hit_qr_cur_inferred_i_26_n_0),
        .I5(hit_qr_cur_inferred_i_27_n_0),
        .O(hit_qr_cur_inferred_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    hit_qr_cur_inferred_i_7
       (.I0(hit_qr_cur_inferred_i_28_n_0),
        .I1(hit_qr_cur_inferred_i_29_n_0),
        .I2(hit_qr_cur_inferred_i_30_n_0),
        .I3(hit_qr_cur_inferred_i_31_n_0),
        .I4(hit_qr_cur_inferred_i_32_n_0),
        .I5(hit_qr_cur_inferred_i_33_n_0),
        .O(hit_qr_cur_inferred_i_7_n_0));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    hit_qr_cur_inferred_i_8
       (.I0(curY_net_hsr_src[39]),
        .I1(curX_net_hsr_src[39]),
        .I2(curX_net_hsr_src[36]),
        .I3(curY_net_hsr_src[36]),
        .I4(curY_net_hsr_src[3]),
        .I5(curX_net_hsr_src[3]),
        .O(hit_qr_cur_inferred_i_8_n_0));
  LUT6 #(
    .INIT(64'h22F2FFFFFFFF22F2)) 
    hit_qr_cur_inferred_i_9
       (.I0(curY_net_hsr_src[20]),
        .I1(curX_net_hsr_src[20]),
        .I2(curX_net_hsr_src[1]),
        .I3(curY_net_hsr_src[1]),
        .I4(curY_net_hsr_src[34]),
        .I5(curX_net_hsr_src[34]),
        .O(hit_qr_cur_inferred_i_9_n_0));
  LUT6 #(
    .INIT(64'hEF004000EFFF4000)) 
    hit_qr_i_1
       (.I0(hit_qr_i_2_n_0),
        .I1(hit_qr_i_3_n_0),
        .I2(net_hsr_seq_hit_vld),
        .I3(hit_qr_i_4_n_0),
        .I4(hit_qr),
        .I5(hit_qr_i_5_n_0),
        .O(hit_qr_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    hit_qr_i_10
       (.I0(net_hsr_seq_hit[12]),
        .I1(net_hsr_seq_hit[2]),
        .I2(net_hsr_seq_hit[15]),
        .I3(net_hsr_seq_hit[8]),
        .O(hit_qr_i_10_n_0));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    hit_qr_i_2
       (.I0(dat_rd_vld),
        .I1(gmii_cnt[2]),
        .I2(gmii_cnt[3]),
        .I3(gmii_cnt[4]),
        .I4(hit_qr_i_6_n_0),
        .I5(\BLK_REDBOX.net_mac_src_vld_i_6_n_0 ),
        .O(hit_qr_i_2_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
    hit_qr_i_3
       (.I0(hit_qr_i_7_n_0),
        .I1(hit_qr_i_8_n_0),
        .I2(hit_qr_i_9_n_0),
        .I3(hit_qr_i_10_n_0),
        .I4(reg_hsr_qr),
        .I5(reg_snoop_reg_n_0),
        .O(hit_qr_i_3_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    hit_qr_i_4
       (.I0(state[1]),
        .I1(state[0]),
        .I2(state[2]),
        .O(hit_qr_i_4_n_0));
  LUT3 #(
    .INIT(8'hC1)) 
    hit_qr_i_5
       (.I0(state[2]),
        .I1(state[0]),
        .I2(state[1]),
        .O(hit_qr_i_5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    hit_qr_i_6
       (.I0(gmii_cnt[0]),
        .I1(gmii_cnt[1]),
        .O(hit_qr_i_6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    hit_qr_i_7
       (.I0(net_hsr_seq_hit[7]),
        .I1(net_hsr_seq_hit[1]),
        .I2(net_hsr_seq_hit[10]),
        .I3(net_hsr_seq_hit[4]),
        .O(hit_qr_i_7_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    hit_qr_i_8
       (.I0(net_hsr_seq_hit[14]),
        .I1(net_hsr_seq_hit[5]),
        .I2(net_hsr_seq_hit[9]),
        .I3(net_hsr_seq_hit[3]),
        .O(hit_qr_i_8_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    hit_qr_i_9
       (.I0(net_hsr_seq_hit[13]),
        .I1(net_hsr_seq_hit[0]),
        .I2(net_hsr_seq_hit[11]),
        .I3(net_hsr_seq_hit[6]),
        .O(hit_qr_i_9_n_0));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    hit_qr_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(hit_qr_i_1_n_0),
        .Q(hit_qr));
  LUT4 #(
    .INIT(16'h2F20)) 
    \hsr_hits[0]_i_1 
       (.I0(\hsr_hits[0]_i_2_n_0 ),
        .I1(\hsr_hits[1]_i_3_n_0 ),
        .I2(\hsr_hits[1]_i_4_n_0 ),
        .I3(\hsr_hits_reg_n_0_[0] ),
        .O(\hsr_hits[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \hsr_hits[0]_i_2 
       (.I0(\hsr_hits[0]_i_3_n_0 ),
        .I1(swap16_return[11]),
        .I2(swap16_return[10]),
        .I3(swap16_return[9]),
        .I4(swap16_return[13]),
        .O(\hsr_hits[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \hsr_hits[0]_i_3 
       (.I0(swap16_return[12]),
        .I1(swap16_return[15]),
        .I2(swap16_return[8]),
        .I3(swap16_return[14]),
        .O(\hsr_hits[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \hsr_hits[1]_i_1 
       (.I0(\hsr_hits[1]_i_2_n_0 ),
        .I1(\hsr_hits[1]_i_3_n_0 ),
        .I2(\hsr_hits[1]_i_4_n_0 ),
        .I3(\hsr_hits_reg_n_0_[1] ),
        .O(\hsr_hits[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    \hsr_hits[1]_i_10 
       (.I0(broadcast_i_7_n_0),
        .I1(gmii_cnt[3]),
        .I2(hit_qr_i_6_n_0),
        .I3(gmii_cnt[2]),
        .I4(broadcast_i_5_n_0),
        .I5(broadcast_i_6_n_0),
        .O(\hsr_hits[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \hsr_hits[1]_i_11 
       (.I0(swap16_return[6]),
        .I1(swap16_return[7]),
        .I2(swap16_return[5]),
        .I3(swap16_return[1]),
        .I4(swap16_return[3]),
        .I5(swap16_return[2]),
        .O(\hsr_hits[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \hsr_hits[1]_i_12 
       (.I0(swap16_return[13]),
        .I1(swap16_return[9]),
        .I2(swap16_return[10]),
        .I3(swap16_return[11]),
        .I4(swap16_return[0]),
        .I5(swap16_return[4]),
        .O(\hsr_hits[1]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \hsr_hits[1]_i_13 
       (.I0(gmii_cnt[4]),
        .I1(gmii_cnt[3]),
        .O(\hsr_hits[1]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \hsr_hits[1]_i_2 
       (.I0(swap16_return[2]),
        .I1(swap16_return[1]),
        .I2(swap16_return[3]),
        .I3(swap16_return[0]),
        .I4(\hsr_hits[1]_i_5_n_0 ),
        .O(\hsr_hits[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \hsr_hits[1]_i_3 
       (.I0(\hsr_hits[1]_i_6_n_0 ),
        .I1(\hsr_hits[1]_i_7_n_0 ),
        .I2(gmii_cnt[15]),
        .I3(\hsr_hits[1]_i_8_n_0 ),
        .I4(net_drop_qr_i_5_n_0),
        .I5(\hsr_hits[1]_i_9_n_0 ),
        .O(\hsr_hits[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'h00044444)) 
    \hsr_hits[1]_i_4 
       (.I0(dat_full_rdy),
        .I1(dat_rd_vld),
        .I2(\hsr_hits[1]_i_10_n_0 ),
        .I3(\hsr_hits[1]_i_6_n_0 ),
        .I4(broadcast_i_4_n_0),
        .O(\hsr_hits[1]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \hsr_hits[1]_i_5 
       (.I0(swap16_return[6]),
        .I1(swap16_return[7]),
        .I2(swap16_return[4]),
        .I3(swap16_return[5]),
        .O(\hsr_hits[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \hsr_hits[1]_i_6 
       (.I0(\hsr_hits[1]_i_11_n_0 ),
        .I1(\hsr_hits[1]_i_12_n_0 ),
        .I2(swap16_return[12]),
        .I3(swap16_return[15]),
        .I4(swap16_return[8]),
        .I5(swap16_return[14]),
        .O(\hsr_hits[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \hsr_hits[1]_i_7 
       (.I0(gmii_cnt[5]),
        .I1(gmii_cnt[7]),
        .I2(gmii_cnt[6]),
        .I3(gmii_cnt[11]),
        .I4(gmii_cnt[14]),
        .I5(gmii_cnt[8]),
        .O(\hsr_hits[1]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \hsr_hits[1]_i_8 
       (.I0(gmii_cnt[13]),
        .I1(gmii_cnt[14]),
        .O(\hsr_hits[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF2)) 
    \hsr_hits[1]_i_9 
       (.I0(gmii_cnt[12]),
        .I1(gmii_cnt[13]),
        .I2(gmii_cnt[11]),
        .I3(gmii_cnt[9]),
        .I4(gmii_cnt[10]),
        .I5(\hsr_hits[1]_i_13_n_0 ),
        .O(\hsr_hits[1]_i_9_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \hsr_hits_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\hsr_hits[0]_i_1_n_0 ),
        .Q(\hsr_hits_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \hsr_hits_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\hsr_hits[1]_i_1_n_0 ),
        .Q(\hsr_hits_reg_n_0_[1] ));
  LUT4 #(
    .INIT(16'h8F80)) 
    net_both_i_1
       (.I0(reg_both_reg_n_0),
        .I1(state[2]),
        .I2(net_both_i_2_n_0),
        .I3(net_both),
        .O(net_both_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000F0000000DD55)) 
    net_both_i_2
       (.I0(state[2]),
        .I1(net_both_i_3_n_0),
        .I2(net_both_i_4_n_0),
        .I3(net_both_i_5_n_0),
        .I4(state[1]),
        .I5(state[0]),
        .O(net_both_i_2_n_0));
  LUT6 #(
    .INIT(64'h000000000000D0DD)) 
    net_both_i_3
       (.I0(rxF_full),
        .I1(net_drop_unknown_i_11_n_0),
        .I2(net_both_i_6_n_0),
        .I3(rxU_full),
        .I4(hit_qr_cur),
        .I5(hit_qr),
        .O(net_both_i_3_n_0));
  LUT5 #(
    .INIT(32'h01160000)) 
    net_both_i_4
       (.I0(reg_rxctl[0]),
        .I1(reg_rxctl[1]),
        .I2(reg_rxctl[2]),
        .I3(reg_rxctl[3]),
        .I4(state[2]),
        .O(net_both_i_4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    net_both_i_5
       (.I0(reg_both_reg_n_0),
        .I1(reg_rxvld),
        .O(net_both_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h1)) 
    net_both_i_6
       (.I0(reg_both_reg_n_0),
        .I1(reg_upward),
        .O(net_both_i_6_n_0));
  FDCE #(
    .INIT(1'b0)) 
    net_both_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(net_both_i_1_n_0),
        .Q(net_both));
  LUT2 #(
    .INIT(4'h2)) 
    net_crc_err_INST_0
       (.I0(p_1_in91_in),
        .I1(\crc_err_sync_reg_n_0_[3] ),
        .O(net_crc_err));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    net_drop_full_i_1
       (.I0(state[1]),
        .I1(state[2]),
        .I2(net_drop_full_i_2_n_0),
        .I3(net_drop_full_i_3_n_0),
        .I4(net_drop_full),
        .O(net_drop_full_i_1_n_0));
  LUT5 #(
    .INIT(32'h00075577)) 
    net_drop_full_i_2
       (.I0(rxU_full),
        .I1(reg_upward),
        .I2(reg_forward),
        .I3(reg_both_reg_n_0),
        .I4(rxF_full),
        .O(net_drop_full_i_2_n_0));
  LUT6 #(
    .INIT(64'hC0C0C4C4C7C3C7C3)) 
    net_drop_full_i_3
       (.I0(net_drop_full_i_4_n_0),
        .I1(state[2]),
        .I2(state[1]),
        .I3(net_drop_qr_i_3_n_0),
        .I4(net_drop_full_i_5_n_0),
        .I5(state[0]),
        .O(net_drop_full_i_3_n_0));
  LUT6 #(
    .INIT(64'h00135757FFFFFFFF)) 
    net_drop_full_i_4
       (.I0(rxF_full),
        .I1(reg_both_reg_n_0),
        .I2(reg_forward),
        .I3(reg_upward),
        .I4(rxU_full),
        .I5(reg_rxvld),
        .O(net_drop_full_i_4_n_0));
  LUT4 #(
    .INIT(16'h4116)) 
    net_drop_full_i_5
       (.I0(reg_rxctl[3]),
        .I1(reg_rxctl[2]),
        .I2(reg_rxctl[1]),
        .I3(reg_rxctl[0]),
        .O(net_drop_full_i_5_n_0));
  FDCE #(
    .INIT(1'b0)) 
    net_drop_full_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(net_drop_full_i_1_n_0),
        .Q(net_drop_full));
  LUT6 #(
    .INIT(64'hBBBBBBBA8888888A)) 
    net_drop_non_hsr_i_1
       (.I0(net_drop_non_hsr_i_2_n_0),
        .I1(\BLK_REDBOX.net_mac_src_vld_i_5_n_0 ),
        .I2(\net_mac_dst[15]_i_2_n_0 ),
        .I3(net_drop_non_hsr_i_3_n_0),
        .I4(net_drop_non_hsr_i_4_n_0),
        .I5(net_drop_non_hsr),
        .O(net_drop_non_hsr_i_1_n_0));
  LUT4 #(
    .INIT(16'h0400)) 
    net_drop_non_hsr_i_2
       (.I0(hit_hsr),
        .I1(reg_drop_non_hsr),
        .I2(state[2]),
        .I3(state[1]),
        .O(net_drop_non_hsr_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
    net_drop_non_hsr_i_3
       (.I0(gmii_cnt[3]),
        .I1(gmii_cnt[4]),
        .I2(gmii_cnt[0]),
        .I3(gmii_cnt[2]),
        .I4(net_drop_non_hsr_i_5_n_0),
        .I5(net_drop_non_hsr_i_6_n_0),
        .O(net_drop_non_hsr_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    net_drop_non_hsr_i_4
       (.I0(dat_rd_ctl[2]),
        .I1(dat_rd_ctl[0]),
        .I2(dat_rd_ctl[1]),
        .I3(dat_rd_ctl[3]),
        .I4(hit_src),
        .I5(dat_rd_vld),
        .O(net_drop_non_hsr_i_4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    net_drop_non_hsr_i_5
       (.I0(reg_drop_non_hsr),
        .I1(hit_hsr),
        .O(net_drop_non_hsr_i_5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    net_drop_non_hsr_i_6
       (.I0(state[2]),
        .I1(state[0]),
        .O(net_drop_non_hsr_i_6_n_0));
  FDCE #(
    .INIT(1'b0)) 
    net_drop_non_hsr_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(net_drop_non_hsr_i_1_n_0),
        .Q(net_drop_non_hsr));
  LUT6 #(
    .INIT(64'h5FFA5DFA0000513A)) 
    net_drop_qr_i_1
       (.I0(state[2]),
        .I1(net_drop_qr_i_2_n_0),
        .I2(state[1]),
        .I3(state[0]),
        .I4(net_drop_qr_i_3_n_0),
        .I5(net_drop_qr),
        .O(net_drop_qr_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    net_drop_qr_i_2
       (.I0(reg_snoop_reg_n_0),
        .I1(\BLK_REDBOX.net_mac_src_vld_i_6_n_0 ),
        .I2(net_drop_non_hsr_i_6_n_0),
        .I3(net_drop_qr_i_4_n_0),
        .I4(net_drop_qr_i_5_n_0),
        .I5(net_drop_non_hsr_i_4_n_0),
        .O(net_drop_qr_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    net_drop_qr_i_3
       (.I0(hit_qr),
        .I1(hit_qr_cur),
        .O(net_drop_qr_i_3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    net_drop_qr_i_4
       (.I0(gmii_cnt[3]),
        .I1(gmii_cnt[4]),
        .O(net_drop_qr_i_4_n_0));
  LUT3 #(
    .INIT(8'hEF)) 
    net_drop_qr_i_5
       (.I0(gmii_cnt[1]),
        .I1(gmii_cnt[0]),
        .I2(gmii_cnt[2]),
        .O(net_drop_qr_i_5_n_0));
  FDCE #(
    .INIT(1'b0)) 
    net_drop_qr_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(net_drop_qr_i_1_n_0),
        .Q(net_drop_qr));
  LUT6 #(
    .INIT(64'hA3B3B3B3A0808080)) 
    net_drop_src_i_1
       (.I0(net_drop_src_i_2_n_0),
        .I1(\BLK_REDBOX.net_mac_src_vld_i_5_n_0 ),
        .I2(hit_src),
        .I3(net_drop_src_i_3_n_0),
        .I4(net_drop_src_i_4_n_0),
        .I5(net_drop_src),
        .O(net_drop_src_i_1_n_0));
  LUT3 #(
    .INIT(8'h54)) 
    net_drop_src_i_2
       (.I0(state[2]),
        .I1(state[1]),
        .I2(state[0]),
        .O(net_drop_src_i_2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    net_drop_src_i_3
       (.I0(dat_rd_vld),
        .I1(state[2]),
        .O(net_drop_src_i_3_n_0));
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    net_drop_src_i_4
       (.I0(net_drop_src_i_5_n_0),
        .I1(\state[2]_i_5_n_0 ),
        .I2(state[1]),
        .I3(net_hit_i_3_n_0),
        .I4(state[0]),
        .O(net_drop_src_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    net_drop_src_i_5
       (.I0(net_hit_i_5_n_0),
        .I1(gmii_cnt[4]),
        .I2(gmii_cnt[3]),
        .I3(gmii_cnt[0]),
        .I4(gmii_cnt[2]),
        .O(net_drop_src_i_5_n_0));
  FDCE #(
    .INIT(1'b0)) 
    net_drop_src_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(net_drop_src_i_1_n_0),
        .Q(net_drop_src));
  LUT6 #(
    .INIT(64'hAAAAFFEFAAAA0020)) 
    net_drop_unknown_i_1
       (.I0(net_drop_unknown_i_2_n_0),
        .I1(net_drop_unknown_i_3_n_0),
        .I2(state[1]),
        .I3(state[2]),
        .I4(net_drop_unknown_i_4_n_0),
        .I5(net_drop_unknown),
        .O(net_drop_unknown_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    net_drop_unknown_i_10
       (.I0(gmii_cnt[3]),
        .I1(gmii_cnt[2]),
        .O(net_drop_unknown_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h1)) 
    net_drop_unknown_i_11
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .O(net_drop_unknown_i_11_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    net_drop_unknown_i_12
       (.I0(gmii_cnt[15]),
        .I1(gmii_cnt[14]),
        .I2(gmii_cnt[13]),
        .O(net_drop_unknown_i_12_n_0));
  LUT6 #(
    .INIT(64'h3333BBBB00008B88)) 
    net_drop_unknown_i_2
       (.I0(reg_rxvld),
        .I1(state[2]),
        .I2(net_drop_unknown_i_5_n_0),
        .I3(dat_rd_vld),
        .I4(state[1]),
        .I5(net_drop_unknown_i_6_n_0),
        .O(net_drop_unknown_i_2_n_0));
  LUT6 #(
    .INIT(64'h2FEF3FFF2FEFFFFF)) 
    net_drop_unknown_i_3
       (.I0(hit_src),
        .I1(state[0]),
        .I2(dat_rd_vld),
        .I3(net_drop_qr_i_3_n_0),
        .I4(\state[2]_i_5_n_0 ),
        .I5(net_drop_unknown_i_7_n_0),
        .O(net_drop_unknown_i_3_n_0));
  LUT6 #(
    .INIT(64'hCC00CC001133D133)) 
    net_drop_unknown_i_4
       (.I0(net_drop_unknown_i_8_n_0),
        .I1(state[2]),
        .I2(reg_rxvld),
        .I3(state[0]),
        .I4(net_drop_unknown_i_9_n_0),
        .I5(state[1]),
        .O(net_drop_unknown_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    net_drop_unknown_i_5
       (.I0(broadcast_i_7_n_0),
        .I1(net_drop_unknown_i_10_n_0),
        .I2(hit_qr_i_6_n_0),
        .I3(broadcast_i_6_n_0),
        .I4(broadcast_i_5_n_0),
        .I5(\state[1]_i_6_n_0 ),
        .O(net_drop_unknown_i_5_n_0));
  LUT5 #(
    .INIT(32'hAAAAFC00)) 
    net_drop_unknown_i_6
       (.I0(dat_rd_vld),
        .I1(hit_src),
        .I2(\state[2]_i_5_n_0 ),
        .I3(state[1]),
        .I4(state[0]),
        .O(net_drop_unknown_i_6_n_0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    net_drop_unknown_i_7
       (.I0(\state[1]_i_9_n_0 ),
        .I1(reg_upward),
        .I2(net_drop_unknown_i_11_n_0),
        .I3(net_hit_i_7_n_0),
        .I4(net_drop_unknown_i_12_n_0),
        .I5(net_hit_i_5_n_0),
        .O(net_drop_unknown_i_7_n_0));
  LUT5 #(
    .INIT(32'h55555557)) 
    net_drop_unknown_i_8
       (.I0(dat_rd_vld),
        .I1(dat_rd_ctl[3]),
        .I2(dat_rd_ctl[1]),
        .I3(dat_rd_ctl[0]),
        .I4(dat_rd_ctl[2]),
        .O(net_drop_unknown_i_8_n_0));
  LUT4 #(
    .INIT(16'hFF7F)) 
    net_drop_unknown_i_9
       (.I0(reg_rxctl[0]),
        .I1(reg_rxctl[1]),
        .I2(reg_rxctl[2]),
        .I3(reg_rxctl[3]),
        .O(net_drop_unknown_i_9_n_0));
  FDCE #(
    .INIT(1'b0)) 
    net_drop_unknown_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(net_drop_unknown_i_1_n_0),
        .Q(net_drop_unknown));
  LUT4 #(
    .INIT(16'h8F80)) 
    net_forward_i_1
       (.I0(reg_forward),
        .I1(state[2]),
        .I2(net_forward_i_2_n_0),
        .I3(net_forward),
        .O(net_forward_i_1_n_0));
  LUT6 #(
    .INIT(64'h000000F0000055DD)) 
    net_forward_i_2
       (.I0(state[2]),
        .I1(net_both_i_3_n_0),
        .I2(net_both_i_4_n_0),
        .I3(net_forward_i_3_n_0),
        .I4(state[1]),
        .I5(state[0]),
        .O(net_forward_i_2_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    net_forward_i_3
       (.I0(reg_forward),
        .I1(reg_rxvld),
        .O(net_forward_i_3_n_0));
  FDCE #(
    .INIT(1'b0)) 
    net_forward_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(net_forward_i_1_n_0),
        .Q(net_forward));
  LUT6 #(
    .INIT(64'h1FFF1F0F10001000)) 
    net_hit_i_1
       (.I0(net_hit_i_2_n_0),
        .I1(net_hit_i_3_n_0),
        .I2(\hsr_hits[1]_i_4_n_0 ),
        .I3(net_hit_i_4_n_0),
        .I4(broadcast_i_4_n_0),
        .I5(hit_net),
        .O(net_hit_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFDF)) 
    net_hit_i_2
       (.I0(gmii_cnt[2]),
        .I1(gmii_cnt[0]),
        .I2(gmii_cnt[3]),
        .I3(gmii_cnt[4]),
        .I4(net_hit_i_5_n_0),
        .I5(net_hit_i_6_n_0),
        .O(net_hit_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    net_hit_i_3
       (.I0(net_hit_i_7_n_0),
        .I1(gmii_cnt[15]),
        .I2(gmii_cnt[1]),
        .I3(gmii_cnt[13]),
        .I4(gmii_cnt[14]),
        .O(net_hit_i_3_n_0));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    net_hit_i_4
       (.I0(swap16_return[13]),
        .I1(swap16_return[9]),
        .I2(swap16_return[10]),
        .I3(swap16_return[11]),
        .I4(\hsr_hits[0]_i_3_n_0 ),
        .I5(\hsr_hits[1]_i_2_n_0 ),
        .O(net_hit_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    net_hit_i_5
       (.I0(gmii_cnt[6]),
        .I1(gmii_cnt[5]),
        .I2(gmii_cnt[8]),
        .I3(gmii_cnt[7]),
        .O(net_hit_i_5_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    net_hit_i_6
       (.I0(reg_hsr_net_id[0]),
        .I1(data[5]),
        .I2(data[7]),
        .I3(reg_hsr_net_id[2]),
        .I4(data[6]),
        .I5(reg_hsr_net_id[1]),
        .O(net_hit_i_6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    net_hit_i_7
       (.I0(gmii_cnt[11]),
        .I1(gmii_cnt[10]),
        .I2(gmii_cnt[12]),
        .I3(gmii_cnt[9]),
        .O(net_hit_i_7_n_0));
  FDCE #(
    .INIT(1'b0)) 
    net_hit_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(net_hit_i_1_n_0),
        .Q(hit_net));
  LUT3 #(
    .INIT(8'h04)) 
    \net_hsr_seq[15]_i_1 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(\net_hsr_seq[15]_i_2_n_0 ),
        .O(\net_hsr_seq[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \net_hsr_seq[15]_i_2 
       (.I0(net_drop_non_hsr_i_4_n_0),
        .I1(\net_mac_src[47]_i_3_n_0 ),
        .I2(\state[2]_i_11_n_0 ),
        .I3(state[0]),
        .I4(net_drop_qr_i_4_n_0),
        .I5(\net_hsr_seq[15]_i_3_n_0 ),
        .O(\net_hsr_seq[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \net_hsr_seq[15]_i_3 
       (.I0(gmii_cnt[0]),
        .I1(gmii_cnt[2]),
        .O(\net_hsr_seq[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF3F2200003F22)) 
    net_hsr_seq_push_vld_i_1
       (.I0(\state_push[0]_i_2_n_0 ),
        .I1(state_push[0]),
        .I2(net_hsr_seq_push_done),
        .I3(net_hsr_seq_push_vld),
        .I4(state_push[1]),
        .I5(net_hsr_seq_push_vld),
        .O(net_hsr_seq_push_vld_i_1_n_0));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    net_hsr_seq_push_vld_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(net_hsr_seq_push_vld_i_1_n_0),
        .Q(net_hsr_seq_push_vld));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_reg[0] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[0]),
        .Q(net_hsr_seq_push[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_reg[10] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[10]),
        .Q(net_hsr_seq_push[10]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_reg[11] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[11]),
        .Q(net_hsr_seq_push[11]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_reg[12] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[12]),
        .Q(net_hsr_seq_push[12]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_reg[13] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[13]),
        .Q(net_hsr_seq_push[13]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_reg[14] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[14]),
        .Q(net_hsr_seq_push[14]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_reg[15] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[15]),
        .Q(net_hsr_seq_push[15]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_reg[1] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[1]),
        .Q(net_hsr_seq_push[1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_reg[2] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[2]),
        .Q(net_hsr_seq_push[2]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_reg[3] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[3]),
        .Q(net_hsr_seq_push[3]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_reg[4] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[4]),
        .Q(net_hsr_seq_push[4]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_reg[5] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[5]),
        .Q(net_hsr_seq_push[5]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_reg[6] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[6]),
        .Q(net_hsr_seq_push[6]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_reg[7] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[7]),
        .Q(net_hsr_seq_push[7]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_reg[8] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[8]),
        .Q(net_hsr_seq_push[8]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_reg[9] 
       (.C(clk),
        .CE(\net_hsr_seq[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[9]),
        .Q(net_hsr_seq_push[9]));
  LUT5 #(
    .INIT(32'hCFC4C0C4)) 
    \net_hsr_seq_sel[0]_i_1 
       (.I0(\BLK_REDBOX.net_mac_src_vld_i_5_n_0 ),
        .I1(net_hsr_seq_sel[0]),
        .I2(\BLK_REDBOX.net_mac_src_vld_i_4_n_0 ),
        .I3(net_hsr_src_hit_vld),
        .I4(net_hsr_src_hit[0]),
        .O(\net_hsr_seq_sel[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFC4C0C4)) 
    \net_hsr_seq_sel[10]_i_1 
       (.I0(\BLK_REDBOX.net_mac_src_vld_i_5_n_0 ),
        .I1(net_hsr_seq_sel[10]),
        .I2(\BLK_REDBOX.net_mac_src_vld_i_4_n_0 ),
        .I3(net_hsr_src_hit_vld),
        .I4(net_hsr_src_hit[10]),
        .O(\net_hsr_seq_sel[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFC4C0C4)) 
    \net_hsr_seq_sel[11]_i_1 
       (.I0(\BLK_REDBOX.net_mac_src_vld_i_5_n_0 ),
        .I1(net_hsr_seq_sel[11]),
        .I2(\BLK_REDBOX.net_mac_src_vld_i_4_n_0 ),
        .I3(net_hsr_src_hit_vld),
        .I4(net_hsr_src_hit[11]),
        .O(\net_hsr_seq_sel[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFC4C0C4)) 
    \net_hsr_seq_sel[12]_i_1 
       (.I0(\BLK_REDBOX.net_mac_src_vld_i_5_n_0 ),
        .I1(net_hsr_seq_sel[12]),
        .I2(\BLK_REDBOX.net_mac_src_vld_i_4_n_0 ),
        .I3(net_hsr_src_hit_vld),
        .I4(net_hsr_src_hit[12]),
        .O(\net_hsr_seq_sel[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFC4C0C4)) 
    \net_hsr_seq_sel[13]_i_1 
       (.I0(\BLK_REDBOX.net_mac_src_vld_i_5_n_0 ),
        .I1(net_hsr_seq_sel[13]),
        .I2(\BLK_REDBOX.net_mac_src_vld_i_4_n_0 ),
        .I3(net_hsr_src_hit_vld),
        .I4(net_hsr_src_hit[13]),
        .O(\net_hsr_seq_sel[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFC4C0C4)) 
    \net_hsr_seq_sel[14]_i_1 
       (.I0(\BLK_REDBOX.net_mac_src_vld_i_5_n_0 ),
        .I1(net_hsr_seq_sel[14]),
        .I2(\BLK_REDBOX.net_mac_src_vld_i_4_n_0 ),
        .I3(net_hsr_src_hit_vld),
        .I4(net_hsr_src_hit[14]),
        .O(\net_hsr_seq_sel[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFC4C0C4)) 
    \net_hsr_seq_sel[15]_i_1 
       (.I0(\BLK_REDBOX.net_mac_src_vld_i_5_n_0 ),
        .I1(net_hsr_seq_sel[15]),
        .I2(\BLK_REDBOX.net_mac_src_vld_i_4_n_0 ),
        .I3(net_hsr_src_hit_vld),
        .I4(net_hsr_src_hit[15]),
        .O(\net_hsr_seq_sel[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFC4C0C4)) 
    \net_hsr_seq_sel[1]_i_1 
       (.I0(\BLK_REDBOX.net_mac_src_vld_i_5_n_0 ),
        .I1(net_hsr_seq_sel[1]),
        .I2(\BLK_REDBOX.net_mac_src_vld_i_4_n_0 ),
        .I3(net_hsr_src_hit_vld),
        .I4(net_hsr_src_hit[1]),
        .O(\net_hsr_seq_sel[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFC4C0C4)) 
    \net_hsr_seq_sel[2]_i_1 
       (.I0(\BLK_REDBOX.net_mac_src_vld_i_5_n_0 ),
        .I1(net_hsr_seq_sel[2]),
        .I2(\BLK_REDBOX.net_mac_src_vld_i_4_n_0 ),
        .I3(net_hsr_src_hit_vld),
        .I4(net_hsr_src_hit[2]),
        .O(\net_hsr_seq_sel[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFC4C0C4)) 
    \net_hsr_seq_sel[3]_i_1 
       (.I0(\BLK_REDBOX.net_mac_src_vld_i_5_n_0 ),
        .I1(net_hsr_seq_sel[3]),
        .I2(\BLK_REDBOX.net_mac_src_vld_i_4_n_0 ),
        .I3(net_hsr_src_hit_vld),
        .I4(net_hsr_src_hit[3]),
        .O(\net_hsr_seq_sel[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFC4C0C4)) 
    \net_hsr_seq_sel[4]_i_1 
       (.I0(\BLK_REDBOX.net_mac_src_vld_i_5_n_0 ),
        .I1(net_hsr_seq_sel[4]),
        .I2(\BLK_REDBOX.net_mac_src_vld_i_4_n_0 ),
        .I3(net_hsr_src_hit_vld),
        .I4(net_hsr_src_hit[4]),
        .O(\net_hsr_seq_sel[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFC4C0C4)) 
    \net_hsr_seq_sel[5]_i_1 
       (.I0(\BLK_REDBOX.net_mac_src_vld_i_5_n_0 ),
        .I1(net_hsr_seq_sel[5]),
        .I2(\BLK_REDBOX.net_mac_src_vld_i_4_n_0 ),
        .I3(net_hsr_src_hit_vld),
        .I4(net_hsr_src_hit[5]),
        .O(\net_hsr_seq_sel[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFC4C0C4)) 
    \net_hsr_seq_sel[6]_i_1 
       (.I0(\BLK_REDBOX.net_mac_src_vld_i_5_n_0 ),
        .I1(net_hsr_seq_sel[6]),
        .I2(\BLK_REDBOX.net_mac_src_vld_i_4_n_0 ),
        .I3(net_hsr_src_hit_vld),
        .I4(net_hsr_src_hit[6]),
        .O(\net_hsr_seq_sel[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFC4C0C4)) 
    \net_hsr_seq_sel[7]_i_1 
       (.I0(\BLK_REDBOX.net_mac_src_vld_i_5_n_0 ),
        .I1(net_hsr_seq_sel[7]),
        .I2(\BLK_REDBOX.net_mac_src_vld_i_4_n_0 ),
        .I3(net_hsr_src_hit_vld),
        .I4(net_hsr_src_hit[7]),
        .O(\net_hsr_seq_sel[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFC4C0C4)) 
    \net_hsr_seq_sel[8]_i_1 
       (.I0(\BLK_REDBOX.net_mac_src_vld_i_5_n_0 ),
        .I1(net_hsr_seq_sel[8]),
        .I2(\BLK_REDBOX.net_mac_src_vld_i_4_n_0 ),
        .I3(net_hsr_src_hit_vld),
        .I4(net_hsr_src_hit[8]),
        .O(\net_hsr_seq_sel[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFC4C0C4)) 
    \net_hsr_seq_sel[9]_i_1 
       (.I0(\BLK_REDBOX.net_mac_src_vld_i_5_n_0 ),
        .I1(net_hsr_seq_sel[9]),
        .I2(\BLK_REDBOX.net_mac_src_vld_i_4_n_0 ),
        .I3(net_hsr_src_hit_vld),
        .I4(net_hsr_src_hit[9]),
        .O(\net_hsr_seq_sel[9]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_sel_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\net_hsr_seq_sel[0]_i_1_n_0 ),
        .Q(net_hsr_seq_sel[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_sel_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\net_hsr_seq_sel[10]_i_1_n_0 ),
        .Q(net_hsr_seq_sel[10]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_sel_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\net_hsr_seq_sel[11]_i_1_n_0 ),
        .Q(net_hsr_seq_sel[11]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_sel_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\net_hsr_seq_sel[12]_i_1_n_0 ),
        .Q(net_hsr_seq_sel[12]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_sel_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\net_hsr_seq_sel[13]_i_1_n_0 ),
        .Q(net_hsr_seq_sel[13]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_sel_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\net_hsr_seq_sel[14]_i_1_n_0 ),
        .Q(net_hsr_seq_sel[14]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_sel_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\net_hsr_seq_sel[15]_i_1_n_0 ),
        .Q(net_hsr_seq_sel[15]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_sel_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\net_hsr_seq_sel[1]_i_1_n_0 ),
        .Q(net_hsr_seq_sel[1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_sel_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\net_hsr_seq_sel[2]_i_1_n_0 ),
        .Q(net_hsr_seq_sel[2]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_sel_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\net_hsr_seq_sel[3]_i_1_n_0 ),
        .Q(net_hsr_seq_sel[3]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_sel_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\net_hsr_seq_sel[4]_i_1_n_0 ),
        .Q(net_hsr_seq_sel[4]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_sel_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\net_hsr_seq_sel[5]_i_1_n_0 ),
        .Q(net_hsr_seq_sel[5]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_sel_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\net_hsr_seq_sel[6]_i_1_n_0 ),
        .Q(net_hsr_seq_sel[6]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_sel_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\net_hsr_seq_sel[7]_i_1_n_0 ),
        .Q(net_hsr_seq_sel[7]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_sel_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\net_hsr_seq_sel[8]_i_1_n_0 ),
        .Q(net_hsr_seq_sel[8]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_seq_sel_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\net_hsr_seq_sel[9]_i_1_n_0 ),
        .Q(net_hsr_seq_sel[9]));
  LUT6 #(
    .INIT(64'h0FFF0FB0000000A0)) 
    net_hsr_seq_vld_i_1
       (.I0(hit_qr_i_2_n_0),
        .I1(net_hsr_seq_hit_vld),
        .I2(state[1]),
        .I3(state[0]),
        .I4(state[2]),
        .I5(net_hsr_seq_vld),
        .O(net_hsr_seq_vld_i_1_n_0));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    net_hsr_seq_vld_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(net_hsr_seq_vld_i_1_n_0),
        .Q(net_hsr_seq_vld));
  LUT6 #(
    .INIT(64'hFFFF3F2200003F22)) 
    net_hsr_src_push_vld_i_1
       (.I0(\state_push[0]_i_2_n_0 ),
        .I1(state_push[0]),
        .I2(net_hsr_src_push_done),
        .I3(net_hsr_src_push_vld),
        .I4(state_push[1]),
        .I5(net_hsr_src_push_vld),
        .O(net_hsr_src_push_vld_i_1_n_0));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    net_hsr_src_push_vld_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(net_hsr_src_push_vld_i_1_n_0),
        .Q(net_hsr_src_push_vld));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[0] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[8]),
        .Q(net_hsr_src_push[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[10] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[2]),
        .Q(net_hsr_src_push[10]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[11] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[3]),
        .Q(net_hsr_src_push[11]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[12] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[4]),
        .Q(net_hsr_src_push[12]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[13] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[5]),
        .Q(net_hsr_src_push[13]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[14] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[6]),
        .Q(net_hsr_src_push[14]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[15] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[7]),
        .Q(net_hsr_src_push[15]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[16] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[0]),
        .Q(net_hsr_src_push[16]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[17] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[1]),
        .Q(net_hsr_src_push[17]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[18] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[2]),
        .Q(net_hsr_src_push[18]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[19] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[3]),
        .Q(net_hsr_src_push[19]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[1] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[9]),
        .Q(net_hsr_src_push[1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[20] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[4]),
        .Q(net_hsr_src_push[20]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[21] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[5]),
        .Q(net_hsr_src_push[21]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[22] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[6]),
        .Q(net_hsr_src_push[22]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[23] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[7]),
        .Q(net_hsr_src_push[23]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[24] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[8]),
        .Q(net_hsr_src_push[24]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[25] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[9]),
        .Q(net_hsr_src_push[25]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[26] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[10]),
        .Q(net_hsr_src_push[26]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[27] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[11]),
        .Q(net_hsr_src_push[27]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[28] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[12]),
        .Q(net_hsr_src_push[28]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[29] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[13]),
        .Q(net_hsr_src_push[29]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[2] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[10]),
        .Q(net_hsr_src_push[2]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[30] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[14]),
        .Q(net_hsr_src_push[30]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[31] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[15]),
        .Q(net_hsr_src_push[31]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[32] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[8]),
        .Q(net_hsr_src_push[32]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[33] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[9]),
        .Q(net_hsr_src_push[33]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[34] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[10]),
        .Q(net_hsr_src_push[34]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[35] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[11]),
        .Q(net_hsr_src_push[35]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[36] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[12]),
        .Q(net_hsr_src_push[36]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[37] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[13]),
        .Q(net_hsr_src_push[37]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[38] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[14]),
        .Q(net_hsr_src_push[38]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[39] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[15]),
        .Q(net_hsr_src_push[39]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[3] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[11]),
        .Q(net_hsr_src_push[3]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[40] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[0]),
        .Q(net_hsr_src_push[40]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[41] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[1]),
        .Q(net_hsr_src_push[41]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[42] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[2]),
        .Q(net_hsr_src_push[42]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[43] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[3]),
        .Q(net_hsr_src_push[43]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[44] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[4]),
        .Q(net_hsr_src_push[44]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[45] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[5]),
        .Q(net_hsr_src_push[45]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[46] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[6]),
        .Q(net_hsr_src_push[46]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[47] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[7]),
        .Q(net_hsr_src_push[47]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[4] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[12]),
        .Q(net_hsr_src_push[4]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[5] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[13]),
        .Q(net_hsr_src_push[5]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[6] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[14]),
        .Q(net_hsr_src_push[6]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[7] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[15]),
        .Q(net_hsr_src_push[7]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[8] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[0]),
        .Q(net_hsr_src_push[8]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \net_hsr_src_reg[9] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[1]),
        .Q(net_hsr_src_push[9]));
  LUT6 #(
    .INIT(64'hABBBBBBAAAAAAAAA)) 
    net_hsr_src_vld_i_1
       (.I0(\BLK_REDBOX.net_mac_src_vld_i_4_n_0 ),
        .I1(net_hsr_src_hit_vld),
        .I2(state[2]),
        .I3(state[1]),
        .I4(state[0]),
        .I5(net_hsr_src_vld),
        .O(net_hsr_src_vld_i_1_n_0));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    net_hsr_src_vld_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(net_hsr_src_vld_i_1_n_0),
        .Q(net_hsr_src_vld));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \net_mac_dst[15]_i_1 
       (.I0(gmii_cnt[3]),
        .I1(gmii_cnt[4]),
        .I2(gmii_cnt[2]),
        .I3(gmii_cnt[0]),
        .I4(\net_mac_src[31]_i_2_n_0 ),
        .I5(\net_mac_dst[15]_i_2_n_0 ),
        .O(\net_mac_dst[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \net_mac_dst[15]_i_2 
       (.I0(gmii_cnt[7]),
        .I1(gmii_cnt[8]),
        .I2(gmii_cnt[5]),
        .I3(gmii_cnt[6]),
        .I4(net_hit_i_3_n_0),
        .O(\net_mac_dst[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \net_mac_dst[47]_i_1 
       (.I0(state[2]),
        .I1(dat_rd_vld),
        .I2(state[1]),
        .I3(state[0]),
        .O(\net_mac_dst[47]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[0] 
       (.C(clk),
        .CE(\net_mac_dst[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[0]),
        .Q(net_mac_dst[0]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[10] 
       (.C(clk),
        .CE(\net_mac_dst[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[10]),
        .Q(net_mac_dst[10]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[11] 
       (.C(clk),
        .CE(\net_mac_dst[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[11]),
        .Q(net_mac_dst[11]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[12] 
       (.C(clk),
        .CE(\net_mac_dst[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[12]),
        .Q(net_mac_dst[12]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[13] 
       (.C(clk),
        .CE(\net_mac_dst[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[13]),
        .Q(net_mac_dst[13]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[14] 
       (.C(clk),
        .CE(\net_mac_dst[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[14]),
        .Q(net_mac_dst[14]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[15] 
       (.C(clk),
        .CE(\net_mac_dst[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[15]),
        .Q(net_mac_dst[15]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[16] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[8]),
        .Q(net_mac_dst[16]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[17] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[9]),
        .Q(net_mac_dst[17]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[18] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[10]),
        .Q(net_mac_dst[18]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[19] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[11]),
        .Q(net_mac_dst[19]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[1] 
       (.C(clk),
        .CE(\net_mac_dst[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[1]),
        .Q(net_mac_dst[1]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[20] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[12]),
        .Q(net_mac_dst[20]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[21] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[13]),
        .Q(net_mac_dst[21]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[22] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[14]),
        .Q(net_mac_dst[22]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[23] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[15]),
        .Q(net_mac_dst[23]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[24] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[0]),
        .Q(net_mac_dst[24]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[25] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[1]),
        .Q(net_mac_dst[25]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[26] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[2]),
        .Q(net_mac_dst[26]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[27] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[3]),
        .Q(net_mac_dst[27]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[28] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[4]),
        .Q(net_mac_dst[28]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[29] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[5]),
        .Q(net_mac_dst[29]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[2] 
       (.C(clk),
        .CE(\net_mac_dst[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[2]),
        .Q(net_mac_dst[2]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[30] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[6]),
        .Q(net_mac_dst[30]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[31] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[7]),
        .Q(net_mac_dst[31]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[32] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[0]),
        .Q(net_mac_dst[32]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[33] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[1]),
        .Q(net_mac_dst[33]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[34] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[2]),
        .Q(net_mac_dst[34]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[35] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[3]),
        .Q(net_mac_dst[35]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[36] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[4]),
        .Q(net_mac_dst[36]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[37] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[5]),
        .Q(net_mac_dst[37]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[38] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[6]),
        .Q(net_mac_dst[38]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[39] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[7]),
        .Q(net_mac_dst[39]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[3] 
       (.C(clk),
        .CE(\net_mac_dst[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[3]),
        .Q(net_mac_dst[3]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[40] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[8]),
        .Q(net_mac_dst[40]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[41] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[9]),
        .Q(net_mac_dst[41]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[42] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[10]),
        .Q(net_mac_dst[42]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[43] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[11]),
        .Q(net_mac_dst[43]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[44] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[12]),
        .Q(net_mac_dst[44]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[45] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[13]),
        .Q(net_mac_dst[45]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[46] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[14]),
        .Q(net_mac_dst[46]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[47] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[15]),
        .Q(net_mac_dst[47]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[4] 
       (.C(clk),
        .CE(\net_mac_dst[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[4]),
        .Q(net_mac_dst[4]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[5] 
       (.C(clk),
        .CE(\net_mac_dst[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[5]),
        .Q(net_mac_dst[5]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[6] 
       (.C(clk),
        .CE(\net_mac_dst[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[6]),
        .Q(net_mac_dst[6]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[7] 
       (.C(clk),
        .CE(\net_mac_dst[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[7]),
        .Q(net_mac_dst[7]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[8] 
       (.C(clk),
        .CE(\net_mac_dst[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[8]),
        .Q(net_mac_dst[8]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_dst_reg[9] 
       (.C(clk),
        .CE(\net_mac_dst[15]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[9]),
        .Q(net_mac_dst[9]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \net_mac_src[31]_i_1 
       (.I0(\net_mac_src[31]_i_2_n_0 ),
        .I1(\net_mac_src[31]_i_3_n_0 ),
        .I2(gmii_cnt[2]),
        .I3(gmii_cnt[3]),
        .I4(gmii_cnt[15]),
        .I5(\net_mac_src[31]_i_4_n_0 ),
        .O(\net_mac_src[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \net_mac_src[31]_i_2 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(state[0]),
        .I3(dat_rd_vld),
        .O(\net_mac_src[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \net_mac_src[31]_i_3 
       (.I0(gmii_cnt[1]),
        .I1(gmii_cnt[0]),
        .I2(gmii_cnt[4]),
        .I3(gmii_cnt[7]),
        .I4(gmii_cnt[5]),
        .I5(gmii_cnt[6]),
        .O(\net_mac_src[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \net_mac_src[31]_i_4 
       (.I0(\net_mac_src[31]_i_5_n_0 ),
        .I1(gmii_cnt[8]),
        .I2(gmii_cnt[9]),
        .I3(gmii_cnt[13]),
        .I4(gmii_cnt[14]),
        .I5(gmii_cnt[12]),
        .O(\net_mac_src[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \net_mac_src[31]_i_5 
       (.I0(gmii_cnt[10]),
        .I1(gmii_cnt[11]),
        .O(\net_mac_src[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \net_mac_src[47]_i_1 
       (.I0(state[0]),
        .I1(\net_mac_src[47]_i_2_n_0 ),
        .O(\net_mac_src[47]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFDFFFFFFFFFFFFF)) 
    \net_mac_src[47]_i_2 
       (.I0(\net_mac_src[47]_i_3_n_0 ),
        .I1(\net_mac_src[31]_i_3_n_0 ),
        .I2(gmii_cnt[2]),
        .I3(gmii_cnt[3]),
        .I4(\net_mac_src[47]_i_4_n_0 ),
        .I5(dat_rd_vld),
        .O(\net_mac_src[47]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \net_mac_src[47]_i_3 
       (.I0(broadcast_i_6_n_0),
        .I1(gmii_cnt[12]),
        .I2(gmii_cnt[14]),
        .I3(gmii_cnt[13]),
        .I4(gmii_cnt[15]),
        .O(\net_mac_src[47]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \net_mac_src[47]_i_4 
       (.I0(state[2]),
        .I1(state[1]),
        .O(\net_mac_src[47]_i_4_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[0] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[8]),
        .Q(net_mac_src[0]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[10] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[2]),
        .Q(net_mac_src[10]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[11] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[3]),
        .Q(net_mac_src[11]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[12] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[4]),
        .Q(net_mac_src[12]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[13] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[5]),
        .Q(net_mac_src[13]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[14] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[6]),
        .Q(net_mac_src[14]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[15] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[7]),
        .Q(net_mac_src[15]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[16] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[0]),
        .Q(net_mac_src[16]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[17] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[1]),
        .Q(net_mac_src[17]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[18] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[2]),
        .Q(net_mac_src[18]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[19] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[3]),
        .Q(net_mac_src[19]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[1] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[9]),
        .Q(net_mac_src[1]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[20] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[4]),
        .Q(net_mac_src[20]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[21] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[5]),
        .Q(net_mac_src[21]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[22] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[6]),
        .Q(net_mac_src[22]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[23] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[7]),
        .Q(net_mac_src[23]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[24] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[8]),
        .Q(net_mac_src[24]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[25] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[9]),
        .Q(net_mac_src[25]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[26] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[10]),
        .Q(net_mac_src[26]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[27] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[11]),
        .Q(net_mac_src[27]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[28] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[12]),
        .Q(net_mac_src[28]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[29] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[13]),
        .Q(net_mac_src[29]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[2] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[10]),
        .Q(net_mac_src[2]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[30] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[14]),
        .Q(net_mac_src[30]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[31] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(swap16_return[15]),
        .Q(net_mac_src[31]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[32] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[8]),
        .Q(net_mac_src[32]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[33] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[9]),
        .Q(net_mac_src[33]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[34] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[10]),
        .Q(net_mac_src[34]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[35] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[11]),
        .Q(net_mac_src[35]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[36] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[12]),
        .Q(net_mac_src[36]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[37] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[13]),
        .Q(net_mac_src[37]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[38] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[14]),
        .Q(net_mac_src[38]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[39] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[15]),
        .Q(net_mac_src[39]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[3] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[11]),
        .Q(net_mac_src[3]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[40] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[0]),
        .Q(net_mac_src[40]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[41] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[1]),
        .Q(net_mac_src[41]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[42] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[2]),
        .Q(net_mac_src[42]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[43] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[3]),
        .Q(net_mac_src[43]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[44] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[4]),
        .Q(net_mac_src[44]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[45] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[5]),
        .Q(net_mac_src[45]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[46] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[6]),
        .Q(net_mac_src[46]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[47] 
       (.C(clk),
        .CE(\net_mac_src[47]_i_1_n_0 ),
        .CLR(reset),
        .D(data[7]),
        .Q(net_mac_src[47]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[4] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[12]),
        .Q(net_mac_src[4]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[5] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[13]),
        .Q(net_mac_src[5]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[6] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[14]),
        .Q(net_mac_src[6]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[7] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[15]),
        .Q(net_mac_src[7]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[8] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[0]),
        .Q(net_mac_src[8]));
  FDCE #(
    .INIT(1'b0)) 
    \net_mac_src_reg[9] 
       (.C(clk),
        .CE(\net_mac_src[31]_i_1_n_0 ),
        .CLR(reset),
        .D(data[1]),
        .Q(net_mac_src[9]));
  LUT2 #(
    .INIT(4'h2)) 
    net_rcv_pkt_INST_0
       (.I0(p_1_in92_in),
        .I1(\rxdv_sync_reg_n_0_[3] ),
        .O(net_rcv_pkt));
  LUT4 #(
    .INIT(16'h8F80)) 
    net_upward_i_1
       (.I0(reg_upward),
        .I1(state[2]),
        .I2(net_upward_i_2_n_0),
        .I3(net_upward),
        .O(net_upward_i_1_n_0));
  LUT6 #(
    .INIT(64'h000000F0000055DD)) 
    net_upward_i_2
       (.I0(state[2]),
        .I1(net_both_i_3_n_0),
        .I2(net_both_i_4_n_0),
        .I3(net_upward_i_3_n_0),
        .I4(state[1]),
        .I5(state[0]),
        .O(net_upward_i_2_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    net_upward_i_3
       (.I0(reg_upward),
        .I1(reg_rxvld),
        .O(net_upward_i_3_n_0));
  FDCE #(
    .INIT(1'b0)) 
    net_upward_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(net_upward_i_1_n_0),
        .Q(net_upward));
  LUT6 #(
    .INIT(64'hA8FFA8A8A800A8A8)) 
    reg_both_i_1
       (.I0(reg_both_i_2_n_0),
        .I1(hit_broadcast),
        .I2(reg_snoop_reg_n_0),
        .I3(\BLK_REDBOX.hit_src_i_2_n_0 ),
        .I4(reg_forward_i_3_n_0),
        .I5(reg_both_reg_n_0),
        .O(reg_both_i_1_n_0));
  LUT4 #(
    .INIT(16'hAA02)) 
    reg_both_i_2
       (.I0(state[1]),
        .I1(hit_qr),
        .I2(hit_qr_cur),
        .I3(reg_snoop_reg_n_0),
        .O(reg_both_i_2_n_0));
  FDCE #(
    .INIT(1'b0)) 
    reg_both_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(reg_both_i_1_n_0),
        .Q(reg_both_reg_n_0));
  FDPE #(
    .INIT(1'b1)) 
    reg_drop_non_hsr_reg
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .D(drop_non_hsr),
        .PRE(reset),
        .Q(reg_drop_non_hsr));
  LUT6 #(
    .INIT(64'hFFFEAAAA0002AAAA)) 
    reg_forward_i_1
       (.I0(reg_forward_i_2_n_0),
        .I1(state[0]),
        .I2(state[2]),
        .I3(state[1]),
        .I4(reg_forward_i_3_n_0),
        .I5(reg_forward),
        .O(reg_forward_i_1_n_0));
  LUT6 #(
    .INIT(64'hF0F0F0F000000010)) 
    reg_forward_i_2
       (.I0(hit_qr_cur),
        .I1(hit_qr),
        .I2(state[1]),
        .I3(hit_dst),
        .I4(hit_broadcast),
        .I5(reg_snoop_reg_n_0),
        .O(reg_forward_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    reg_forward_i_3
       (.I0(net_drop_non_hsr_i_4_n_0),
        .I1(net_drop_qr_i_5_n_0),
        .I2(gmii_cnt[3]),
        .I3(gmii_cnt[4]),
        .I4(net_drop_non_hsr_i_6_n_0),
        .I5(\BLK_REDBOX.net_mac_src_vld_i_6_n_0 ),
        .O(reg_forward_i_3_n_0));
  FDCE #(
    .INIT(1'b0)) 
    reg_forward_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(reg_forward_i_1_n_0),
        .Q(reg_forward));
  FDCE #(
    .INIT(1'b0)) 
    \reg_hsr_net_id_reg[0] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(hsr_net_id[0]),
        .Q(reg_hsr_net_id[0]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_hsr_net_id_reg[1] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(hsr_net_id[1]),
        .Q(reg_hsr_net_id[1]));
  FDCE #(
    .INIT(1'b0)) 
    \reg_hsr_net_id_reg[2] 
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(hsr_net_id[2]),
        .Q(reg_hsr_net_id[2]));
  FDPE #(
    .INIT(1'b1)) 
    reg_hsr_qr_reg
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .D(hsr_qr),
        .PRE(reset),
        .Q(reg_hsr_qr));
  FDCE #(
    .INIT(1'b0)) 
    reg_promiscuous_reg
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(promiscuous),
        .Q(reg_promiscuous));
  LUT2 #(
    .INIT(4'h8)) 
    reg_rxrdy_inferred_i_1
       (.I0(state[2]),
        .I1(state[0]),
        .O(reg_rxrdy));
  FDCE #(
    .INIT(1'b0)) 
    reg_snoop_reg
       (.C(clk),
        .CE(\net_mac_dst[47]_i_1_n_0 ),
        .CLR(reset),
        .D(snoop),
        .Q(reg_snoop_reg_n_0));
  LUT6 #(
    .INIT(64'hFFFEAAAA0002AAAA)) 
    reg_upward_i_1
       (.I0(reg_upward_i_2_n_0),
        .I1(state[0]),
        .I2(state[2]),
        .I3(state[1]),
        .I4(reg_forward_i_3_n_0),
        .I5(reg_upward),
        .O(reg_upward_i_1_n_0));
  LUT6 #(
    .INIT(64'hF0F0F0F000001000)) 
    reg_upward_i_2
       (.I0(hit_qr_cur),
        .I1(hit_qr),
        .I2(state[1]),
        .I3(hit_dst),
        .I4(hit_broadcast),
        .I5(reg_snoop_reg_n_0),
        .O(reg_upward_i_2_n_0));
  FDCE #(
    .INIT(1'b0)) 
    reg_upward_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(reg_upward_i_1_n_0),
        .Q(reg_upward));
  LUT6 #(
    .INIT(64'h00A800A8A8000000)) 
    \rxF_ctl[0]_INST_0 
       (.I0(state[2]),
        .I1(reg_forward),
        .I2(reg_both_reg_n_0),
        .I3(state[0]),
        .I4(reg_rxctl[0]),
        .I5(state[1]),
        .O(rxF_ctl[0]));
  LUT6 #(
    .INIT(64'h00A800A8A8000000)) 
    \rxF_ctl[1]_INST_0 
       (.I0(state[2]),
        .I1(reg_forward),
        .I2(reg_both_reg_n_0),
        .I3(state[0]),
        .I4(reg_rxctl[1]),
        .I5(state[1]),
        .O(rxF_ctl[1]));
  LUT6 #(
    .INIT(64'h00A800A8A8000000)) 
    \rxF_ctl[2]_INST_0 
       (.I0(state[2]),
        .I1(reg_forward),
        .I2(reg_both_reg_n_0),
        .I3(state[0]),
        .I4(reg_rxctl[2]),
        .I5(state[1]),
        .O(rxF_ctl[2]));
  LUT6 #(
    .INIT(64'h00A800A8A8000000)) 
    \rxF_ctl[3]_INST_0 
       (.I0(state[2]),
        .I1(reg_forward),
        .I2(reg_both_reg_n_0),
        .I3(state[0]),
        .I4(reg_rxctl[3]),
        .I5(state[1]),
        .O(rxF_ctl[3]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[0]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[0]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[0]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[10]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[10]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[10]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[11]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[11]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[11]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[12]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[12]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[12]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[13]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[13]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[13]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[14]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[14]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[14]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[15]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[15]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[15]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[16]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[16]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[16]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[17]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[17]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[17]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[18]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[18]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[18]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[19]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[19]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[19]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[1]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[1]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[1]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[20]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[20]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[20]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[21]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[21]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[21]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[22]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[22]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[22]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[23]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[23]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[23]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[24]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[24]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[24]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[25]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[25]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[25]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[26]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[26]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[26]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[27]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[27]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[27]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[28]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[28]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[28]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[29]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[29]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[29]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[2]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[2]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[2]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[30]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[30]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[30]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[31]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[31]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[31]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[3]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[3]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[3]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[4]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[4]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[4]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[5]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[5]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[5]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[6]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[6]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[6]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[7]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[7]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[7]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[8]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[8]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[8]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxF_dat[9]_INST_0 
       (.I0(reg_both_reg_n_0),
        .I1(reg_forward),
        .I2(reg_rxd[9]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxF_dat[9]));
  LUT6 #(
    .INIT(64'h0000A8A8A8000000)) 
    rxF_vld_INST_0
       (.I0(state[2]),
        .I1(reg_forward),
        .I2(reg_both_reg_n_0),
        .I3(reg_rxvld),
        .I4(state[0]),
        .I5(state[1]),
        .O(rxF_vld));
  LUT6 #(
    .INIT(64'h5800580058000000)) 
    \rxU_ctl[0]_INST_0 
       (.I0(state[0]),
        .I1(reg_rxctl[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(reg_upward),
        .I5(reg_both_reg_n_0),
        .O(rxU_ctl[0]));
  LUT6 #(
    .INIT(64'h5800580058000000)) 
    \rxU_ctl[1]_INST_0 
       (.I0(state[0]),
        .I1(reg_rxctl[1]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(reg_upward),
        .I5(reg_both_reg_n_0),
        .O(rxU_ctl[1]));
  LUT6 #(
    .INIT(64'h5800580058000000)) 
    \rxU_ctl[2]_INST_0 
       (.I0(state[0]),
        .I1(reg_rxctl[2]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(reg_upward),
        .I5(reg_both_reg_n_0),
        .O(rxU_ctl[2]));
  LUT6 #(
    .INIT(64'h0000000088800000)) 
    \rxU_ctl[3]_INST_0 
       (.I0(reg_rxctl[3]),
        .I1(state[0]),
        .I2(reg_both_reg_n_0),
        .I3(reg_upward),
        .I4(state[2]),
        .I5(state[1]),
        .O(rxU_ctl[3]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[0]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[0]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[0]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[10]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[10]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[10]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[11]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[11]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[11]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[12]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[12]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[12]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[13]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[13]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[13]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[14]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[14]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[14]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[15]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[15]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[15]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[16]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[16]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[16]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[17]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[17]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[17]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[18]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[18]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[18]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[19]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[19]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[19]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[1]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[1]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[1]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[20]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[20]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[20]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[21]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[21]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[21]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[22]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[22]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[22]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[23]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[23]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[23]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[24]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[24]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[24]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[25]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[25]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[25]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[26]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[26]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[26]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[27]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[27]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[27]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[28]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[28]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[28]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[29]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[29]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[29]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[2]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[2]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[2]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[30]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[30]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[30]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[31]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[31]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[31]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[3]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[3]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[3]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[4]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[4]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[4]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[5]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[5]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[5]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[6]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[6]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[6]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[7]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[7]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[7]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[8]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[8]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[8]));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rxU_dat[9]_INST_0 
       (.I0(reg_upward),
        .I1(reg_both_reg_n_0),
        .I2(reg_rxd[9]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(rxU_dat[9]));
  LUT6 #(
    .INIT(64'h0000FC00A8000000)) 
    rxU_vld_INST_0
       (.I0(reg_rxvld),
        .I1(reg_both_reg_n_0),
        .I2(reg_upward),
        .I3(state[2]),
        .I4(state[0]),
        .I5(state[1]),
        .O(rxU_vld));
  FDCE #(
    .INIT(1'b0)) 
    \rxdv_sync_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(gmii_rxdv),
        .Q(\rxdv_sync_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \rxdv_sync_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\rxdv_sync_reg_n_0_[0] ),
        .Q(\rxdv_sync_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \rxdv_sync_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\rxdv_sync_reg_n_0_[1] ),
        .Q(p_1_in92_in));
  FDCE #(
    .INIT(1'b0)) 
    \rxdv_sync_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(p_1_in92_in),
        .Q(\rxdv_sync_reg_n_0_[3] ));
  LUT6 #(
    .INIT(64'h1110FFFF11101110)) 
    \state[0]_i_1 
       (.I0(\state[0]_i_2_n_0 ),
        .I1(\state[1]_i_4_n_0 ),
        .I2(\state[2]_i_5_n_0 ),
        .I3(\state[0]_i_3_n_0 ),
        .I4(\state[0]_i_4_n_0 ),
        .I5(\state[2]_i_2_n_0 ),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \state[0]_i_2 
       (.I0(state[2]),
        .I1(state[0]),
        .I2(dat_rd_vld),
        .O(\state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEEFFFFFFEE3F)) 
    \state[0]_i_3 
       (.I0(\state[0]_i_5_n_0 ),
        .I1(state[0]),
        .I2(dat_rd_vld),
        .I3(state[1]),
        .I4(hit_src),
        .I5(\hsr_hits[1]_i_10_n_0 ),
        .O(\state[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0040004000400141)) 
    \state[0]_i_4 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(reg_rxvld),
        .I3(net_drop_full_i_2_n_0),
        .I4(hit_qr_cur),
        .I5(hit_qr),
        .O(\state[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000BA00)) 
    \state[0]_i_5 
       (.I0(gmii_cnt[2]),
        .I1(hit_hsr),
        .I2(reg_drop_non_hsr),
        .I3(\state[0]_i_6_n_0 ),
        .I4(\state[0]_i_7_n_0 ),
        .I5(\state[2]_i_11_n_0 ),
        .O(\state[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \state[0]_i_6 
       (.I0(gmii_cnt[13]),
        .I1(gmii_cnt[14]),
        .I2(gmii_cnt[12]),
        .I3(gmii_cnt[0]),
        .I4(gmii_cnt[4]),
        .I5(gmii_cnt[3]),
        .O(\state[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \state[0]_i_7 
       (.I0(gmii_cnt[9]),
        .I1(gmii_cnt[8]),
        .I2(gmii_cnt[10]),
        .I3(gmii_cnt[11]),
        .I4(gmii_cnt[15]),
        .O(\state[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000000F2F3F300F2)) 
    \state[1]_i_1 
       (.I0(\state[1]_i_2_n_0 ),
        .I1(\state[1]_i_3_n_0 ),
        .I2(state[1]),
        .I3(\state[1]_i_4_n_0 ),
        .I4(state[2]),
        .I5(\state[1]_i_5_n_0 ),
        .O(p_0_in__0[1]));
  LUT6 #(
    .INIT(64'hF0007070F0F07070)) 
    \state[1]_i_2 
       (.I0(\state[1]_i_6_n_0 ),
        .I1(broadcast_i_3_n_0),
        .I2(dat_rd_vld),
        .I3(\state[2]_i_5_n_0 ),
        .I4(state[0]),
        .I5(\hsr_hits[1]_i_10_n_0 ),
        .O(\state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD000D000D000D0D0)) 
    \state[1]_i_3 
       (.I0(reg_rxvld),
        .I1(net_drop_full_i_2_n_0),
        .I2(state[2]),
        .I3(state[0]),
        .I4(hit_qr_cur),
        .I5(hit_qr),
        .O(\state[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \state[1]_i_4 
       (.I0(\state[1]_i_7_n_0 ),
        .I1(\state[1]_i_8_n_0 ),
        .I2(\net_mac_src[31]_i_4_n_0 ),
        .I3(\state[1]_i_9_n_0 ),
        .I4(\state[2]_i_5_n_0 ),
        .O(\state[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0196000000000000)) 
    \state[1]_i_5 
       (.I0(reg_rxctl[0]),
        .I1(reg_rxctl[1]),
        .I2(reg_rxctl[2]),
        .I3(reg_rxctl[3]),
        .I4(state[0]),
        .I5(reg_rxvld),
        .O(\state[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \state[1]_i_6 
       (.I0(dat_rd_ctl[1]),
        .I1(dat_rd_ctl[0]),
        .I2(dat_rd_ctl[2]),
        .I3(dat_rd_ctl[3]),
        .O(\state[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF01FFFFFFFF)) 
    \state[1]_i_7 
       (.I0(reg_forward),
        .I1(reg_both_reg_n_0),
        .I2(reg_upward),
        .I3(gmii_cnt[7]),
        .I4(gmii_cnt[15]),
        .I5(state[1]),
        .O(\state[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \state[1]_i_8 
       (.I0(hit_qr_cur),
        .I1(hit_qr),
        .I2(dat_rd_vld),
        .I3(state[0]),
        .I4(gmii_cnt[5]),
        .I5(gmii_cnt[6]),
        .O(\state[1]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    \state[1]_i_9 
       (.I0(gmii_cnt[1]),
        .I1(gmii_cnt[0]),
        .I2(gmii_cnt[4]),
        .I3(gmii_cnt[2]),
        .I4(gmii_cnt[3]),
        .O(\state[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBABBBABBBBBBBA)) 
    \state[2]_i_1 
       (.I0(\state[2]_i_2_n_0 ),
        .I1(\state[2]_i_3_n_0 ),
        .I2(\state[2]_i_4_n_0 ),
        .I3(\state[2]_i_5_n_0 ),
        .I4(\state[2]_i_6_n_0 ),
        .I5(\state[2]_i_7_n_0 ),
        .O(p_0_in__0[2]));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \state[2]_i_10 
       (.I0(gmii_cnt[3]),
        .I1(gmii_cnt[2]),
        .I2(gmii_cnt[4]),
        .I3(gmii_cnt[0]),
        .O(\state[2]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[2]_i_11 
       (.I0(gmii_cnt[1]),
        .I1(gmii_cnt[5]),
        .I2(gmii_cnt[7]),
        .I3(gmii_cnt[6]),
        .O(\state[2]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hFB)) 
    \state[2]_i_12 
       (.I0(gmii_cnt[3]),
        .I1(gmii_cnt[4]),
        .I2(gmii_cnt[0]),
        .O(\state[2]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \state[2]_i_2 
       (.I0(state[2]),
        .I1(\state[1]_i_5_n_0 ),
        .O(\state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBABABBFBBBFBB)) 
    \state[2]_i_3 
       (.I0(state[2]),
        .I1(dat_rd_vld),
        .I2(state[0]),
        .I3(net_drop_unknown_i_5_n_0),
        .I4(net_drop_qr_i_3_n_0),
        .I5(state[1]),
        .O(\state[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h54551055)) 
    \state[2]_i_4 
       (.I0(state[1]),
        .I1(\hsr_hits[1]_i_10_n_0 ),
        .I2(hit_src),
        .I3(state[0]),
        .I4(state[2]),
        .O(\state[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[2]_i_5 
       (.I0(dat_rd_ctl[1]),
        .I1(dat_rd_ctl[0]),
        .I2(dat_rd_ctl[2]),
        .I3(dat_rd_ctl[3]),
        .O(\state[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF2E)) 
    \state[2]_i_6 
       (.I0(state[2]),
        .I1(\state[2]_i_8_n_0 ),
        .I2(\state[2]_i_9_n_0 ),
        .I3(hit_src),
        .I4(state[0]),
        .O(\state[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFD000000FFFFFFFF)) 
    \state[2]_i_7 
       (.I0(\net_mac_src[47]_i_3_n_0 ),
        .I1(\state[2]_i_10_n_0 ),
        .I2(\state[2]_i_11_n_0 ),
        .I3(net_drop_qr_i_3_n_0),
        .I4(state[0]),
        .I5(state[1]),
        .O(\state[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[2]_i_8 
       (.I0(\state[2]_i_12_n_0 ),
        .I1(net_hit_i_5_n_0),
        .I2(\hsr_hits[1]_i_8_n_0 ),
        .I3(gmii_cnt[1]),
        .I4(gmii_cnt[15]),
        .I5(net_hit_i_7_n_0),
        .O(\state[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hEE0FEE00EE0FEE0F)) 
    \state[2]_i_9 
       (.I0(reg_snoop_reg_n_0),
        .I1(net_drop_qr_i_3_n_0),
        .I2(state[2]),
        .I3(gmii_cnt[2]),
        .I4(hit_hsr),
        .I5(reg_drop_non_hsr),
        .O(\state[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFC3FFFFF00AA0000)) 
    \state_push[0]_i_1 
       (.I0(\state_push[0]_i_2_n_0 ),
        .I1(net_hsr_seq_push_done),
        .I2(net_hsr_src_push_done),
        .I3(state_push[1]),
        .I4(\state_push[0]_i_3_n_0 ),
        .I5(state_push[0]),
        .O(\state_push[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \state_push[0]_i_2 
       (.I0(\state_push[0]_i_4_n_0 ),
        .I1(\state_push[0]_i_5_n_0 ),
        .I2(state[1]),
        .I3(state[0]),
        .I4(state[2]),
        .I5(net_hsr_seq_hit_vld),
        .O(\state_push[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \state_push[0]_i_3 
       (.I0(state_push[1]),
        .I1(state_push[0]),
        .O(\state_push[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \state_push[0]_i_4 
       (.I0(net_hsr_seq_hit[4]),
        .I1(net_hsr_seq_hit[10]),
        .I2(net_hsr_seq_hit[1]),
        .I3(net_hsr_seq_hit[7]),
        .I4(hit_qr_i_8_n_0),
        .O(\state_push[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \state_push[0]_i_5 
       (.I0(net_hsr_seq_hit[6]),
        .I1(net_hsr_seq_hit[11]),
        .I2(net_hsr_seq_hit[0]),
        .I3(net_hsr_seq_hit[13]),
        .I4(hit_qr_i_10_n_0),
        .O(\state_push[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFCFCFC00808080)) 
    \state_push[1]_i_1 
       (.I0(state_push[0]),
        .I1(net_hsr_src_push_done),
        .I2(net_hsr_seq_push_done),
        .I3(state_push[1]),
        .I4(state_push[0]),
        .I5(state_push[1]),
        .O(\state_push[1]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "STP_READY:00,STP_PUSH:01,STP_WAIT:10" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_push_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\state_push[0]_i_1_n_0 ),
        .Q(state_push[0]));
  (* FSM_ENCODED_STATES = "STP_READY:00,STP_PUSH:01,STP_WAIT:10" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_push_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\state_push[1]_i_1_n_0 ),
        .Q(state_push[1]));
  (* FSM_ENCODED_STATES = "ST_READY:000,ST_SRC:001,ST_HSR:010,ST_WAIT:011,ST_FIRST:100,ST_PASS:101,ST_ERROR:110,ST_DROP:111" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(p_0_in__0[0]),
        .Q(state[0]));
  (* FSM_ENCODED_STATES = "ST_READY:000,ST_SRC:001,ST_HSR:010,ST_WAIT:011,ST_FIRST:100,ST_PASS:101,ST_ERROR:110,ST_DROP:111" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(p_0_in__0[1]),
        .Q(state[1]));
  (* FSM_ENCODED_STATES = "ST_READY:000,ST_SRC:001,ST_HSR:010,ST_WAIT:011,ST_FIRST:100,ST_PASS:101,ST_ERROR:110,ST_DROP:111" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(p_0_in__0[2]),
        .Q(state[2]));
  (* KEEP = "yes" *) 
  (* black_box_pad_pin = "clk,rst,din[35:0],wr_en,rd_en,dout[35:0],full,almost_full,empty,valid,data_count[4:0]" *) 
  (* syn_black_box = "1" *) 
  (* x_core_info = "fifo_generator_v13_2_3,Vivado 2018.3" *) 
  gig_eth_hsr_fifo_sync_36x16 u_fifo
       (.almost_full(NLW_u_fifo_almost_full_UNCONNECTED),
        .clk(clk),
        .data_count(NLW_u_fifo_data_count_UNCONNECTED[4:0]),
        .din({dat_rd_ctl,data,swap16_return[7:0],swap16_return[15:8]}),
        .dout({reg_rxctl,reg_rxd}),
        .empty(NLW_u_fifo_empty_UNCONNECTED),
        .full(dat_full_rdy),
        .rd_en(reg_rxrdy),
        .rst(reset),
        .valid(reg_rxvld),
        .wr_en(dat_rd_vld));
  (* ST_BNUM = "5" *) 
  (* ST_CRC_CAL = "1" *) 
  (* ST_CRC_CHK = "2" *) 
  (* ST_CRC_DROP = "3" *) 
  (* ST_CRC_READY = "0" *) 
  (* ST_DATA = "2" *) 
  (* ST_DROP = "6" *) 
  (* ST_END = "3" *) 
  (* ST_ERROR = "4" *) 
  (* ST_FIRST = "1" *) 
  (* ST_READY = "0" *) 
  gig_eth_hsr_rx_if u_rx_if
       (.crc_err(crc_err),
        .dat(dat_wr_dat),
        .dat_ctl(dat_wr_ctl),
        .dat_full(dat_full),
        .dat_rdy(dat_wr_rdy),
        .dat_vld(dat_wr_vld),
        .gmii_rxd(gmii_rxd),
        .gmii_rxdv(gmii_rxdv),
        .gmii_rxer(gmii_rxer),
        .num(NLW_u_rx_if_num_UNCONNECTED[15:0]),
        .num_full(1'b0),
        .num_rdy(1'b1),
        .num_sta(NLW_u_rx_if_num_sta_UNCONNECTED),
        .num_vld(NLW_u_rx_if_num_vld_UNCONNECTED),
        .reset_n(u_rx_if_i_1_n_0),
        .rx_clk(rx_clk));
  LUT1 #(
    .INIT(2'h1)) 
    u_rx_if_i_1
       (.I0(reset),
        .O(u_rx_if_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    u_rx_if_i_2
       (.I0(\BLK_DAT_16.dat_full_rdy ),
        .O(dat_wr_rdy));
endmodule

module gig_eth_hsr_net_tx
   (Q,
    rd_en,
    \grt_reg[1]_0 ,
    gmii_txen_int,
    gmii_txer_int,
    gtx_clk,
    AR,
    valid,
    \state_reg[1]_0 ,
    dout,
    gmii_txen_i_3_0);
  output [7:0]Q;
  output rd_en;
  output \grt_reg[1]_0 ;
  output gmii_txen_int;
  output gmii_txer_int;
  input gtx_clk;
  input [0:0]AR;
  input valid;
  input \state_reg[1]_0 ;
  input [35:0]dout;
  input [35:0]gmii_txen_i_3_0;

  wire [0:0]AR;
  wire \HSR_FIFO_512.u_fifo_h2n_A_i_2_n_0 ;
  wire \HSR_FIFO_512.u_fifo_h2n_A_i_3_n_0 ;
  wire [7:0]Q;
  wire \cnt[0]_i_1_n_0 ;
  wire \cnt[0]_i_2_n_0 ;
  wire \cnt[0]_i_3_n_0 ;
  wire \cnt[0]_i_4_n_0 ;
  wire \cnt[1]_i_1_n_0 ;
  wire \cnt[1]_i_2_n_0 ;
  wire \cnt[1]_i_3_n_0 ;
  wire \cnt[1]_i_4_n_0 ;
  wire \cnt[1]_i_5_n_0 ;
  wire \cnt[2]_i_1_n_0 ;
  wire \cnt[2]_i_2_n_0 ;
  wire \cnt[3]_i_1_n_0 ;
  wire \cnt[4]_i_1_n_0 ;
  wire \cnt[5]_i_1_n_0 ;
  wire \cnt[5]_i_2_n_0 ;
  wire \cnt[6]_i_1_n_0 ;
  wire \cnt[7]_i_1_n_0 ;
  wire \cnt[7]_i_2_n_0 ;
  wire \cnt[7]_i_3_n_0 ;
  wire \cnt[7]_i_4_n_0 ;
  wire \cnt[7]_i_5_n_0 ;
  wire \cnt[7]_i_6_n_0 ;
  wire \cnt[7]_i_7_n_0 ;
  wire \cnt[7]_i_8_n_0 ;
  wire \cnt_reg_n_0_[0] ;
  wire \cnt_reg_n_0_[1] ;
  wire \cnt_reg_n_0_[2] ;
  wire \cnt_reg_n_0_[3] ;
  wire \cnt_reg_n_0_[4] ;
  wire \cnt_reg_n_0_[5] ;
  wire \cnt_reg_n_0_[6] ;
  wire \cnt_reg_n_0_[7] ;
  wire \crc_reg[0]_i_1_n_0 ;
  wire \crc_reg[0]_i_2_n_0 ;
  wire \crc_reg[0]_i_3_n_0 ;
  wire \crc_reg[10]_i_1_n_0 ;
  wire \crc_reg[10]_i_2_n_0 ;
  wire \crc_reg[10]_i_3_n_0 ;
  wire \crc_reg[10]_i_4_n_0 ;
  wire \crc_reg[10]_i_5_n_0 ;
  wire \crc_reg[10]_i_6_n_0 ;
  wire \crc_reg[10]_i_7_n_0 ;
  wire \crc_reg[10]_i_8_n_0 ;
  wire \crc_reg[11]_i_1_n_0 ;
  wire \crc_reg[11]_i_2_n_0 ;
  wire \crc_reg[11]_i_3_n_0 ;
  wire \crc_reg[11]_i_4_n_0 ;
  wire \crc_reg[11]_i_5_n_0 ;
  wire \crc_reg[11]_i_6_n_0 ;
  wire \crc_reg[11]_i_7_n_0 ;
  wire \crc_reg[11]_i_8_n_0 ;
  wire \crc_reg[12]_i_10_n_0 ;
  wire \crc_reg[12]_i_11_n_0 ;
  wire \crc_reg[12]_i_1_n_0 ;
  wire \crc_reg[12]_i_2_n_0 ;
  wire \crc_reg[12]_i_3_n_0 ;
  wire \crc_reg[12]_i_4_n_0 ;
  wire \crc_reg[12]_i_5_n_0 ;
  wire \crc_reg[12]_i_6_n_0 ;
  wire \crc_reg[12]_i_7_n_0 ;
  wire \crc_reg[12]_i_8_n_0 ;
  wire \crc_reg[12]_i_9_n_0 ;
  wire \crc_reg[13]_i_10_n_0 ;
  wire \crc_reg[13]_i_11_n_0 ;
  wire \crc_reg[13]_i_1_n_0 ;
  wire \crc_reg[13]_i_2_n_0 ;
  wire \crc_reg[13]_i_3_n_0 ;
  wire \crc_reg[13]_i_4_n_0 ;
  wire \crc_reg[13]_i_5_n_0 ;
  wire \crc_reg[13]_i_6_n_0 ;
  wire \crc_reg[13]_i_7_n_0 ;
  wire \crc_reg[13]_i_8_n_0 ;
  wire \crc_reg[13]_i_9_n_0 ;
  wire \crc_reg[14]_i_10_n_0 ;
  wire \crc_reg[14]_i_1_n_0 ;
  wire \crc_reg[14]_i_2_n_0 ;
  wire \crc_reg[14]_i_3_n_0 ;
  wire \crc_reg[14]_i_4_n_0 ;
  wire \crc_reg[14]_i_5_n_0 ;
  wire \crc_reg[14]_i_6_n_0 ;
  wire \crc_reg[14]_i_7_n_0 ;
  wire \crc_reg[14]_i_8_n_0 ;
  wire \crc_reg[14]_i_9_n_0 ;
  wire \crc_reg[15]_i_1_n_0 ;
  wire \crc_reg[15]_i_2_n_0 ;
  wire \crc_reg[15]_i_3_n_0 ;
  wire \crc_reg[15]_i_4_n_0 ;
  wire \crc_reg[15]_i_5_n_0 ;
  wire \crc_reg[15]_i_6_n_0 ;
  wire \crc_reg[15]_i_7_n_0 ;
  wire \crc_reg[15]_i_8_n_0 ;
  wire \crc_reg[16]_i_1_n_0 ;
  wire \crc_reg[16]_i_2_n_0 ;
  wire \crc_reg[16]_i_3_n_0 ;
  wire \crc_reg[16]_i_4_n_0 ;
  wire \crc_reg[16]_i_5_n_0 ;
  wire \crc_reg[16]_i_6_n_0 ;
  wire \crc_reg[16]_i_7_n_0 ;
  wire \crc_reg[16]_i_8_n_0 ;
  wire \crc_reg[17]_i_1_n_0 ;
  wire \crc_reg[17]_i_2_n_0 ;
  wire \crc_reg[17]_i_3_n_0 ;
  wire \crc_reg[17]_i_4_n_0 ;
  wire \crc_reg[17]_i_5_n_0 ;
  wire \crc_reg[17]_i_6_n_0 ;
  wire \crc_reg[17]_i_7_n_0 ;
  wire \crc_reg[18]_i_1_n_0 ;
  wire \crc_reg[18]_i_2_n_0 ;
  wire \crc_reg[18]_i_3_n_0 ;
  wire \crc_reg[18]_i_4_n_0 ;
  wire \crc_reg[18]_i_5_n_0 ;
  wire \crc_reg[18]_i_6_n_0 ;
  wire \crc_reg[18]_i_7_n_0 ;
  wire \crc_reg[19]_i_1_n_0 ;
  wire \crc_reg[19]_i_2_n_0 ;
  wire \crc_reg[19]_i_3_n_0 ;
  wire \crc_reg[19]_i_4_n_0 ;
  wire \crc_reg[19]_i_5_n_0 ;
  wire \crc_reg[19]_i_6_n_0 ;
  wire \crc_reg[1]_i_1_n_0 ;
  wire \crc_reg[1]_i_2_n_0 ;
  wire \crc_reg[1]_i_3_n_0 ;
  wire \crc_reg[1]_i_4_n_0 ;
  wire \crc_reg[1]_i_5_n_0 ;
  wire \crc_reg[1]_i_6_n_0 ;
  wire \crc_reg[20]_i_1_n_0 ;
  wire \crc_reg[20]_i_2_n_0 ;
  wire \crc_reg[21]_i_1_n_0 ;
  wire \crc_reg[22]_i_1_n_0 ;
  wire \crc_reg[22]_i_2_n_0 ;
  wire \crc_reg[23]_i_1_n_0 ;
  wire \crc_reg[23]_i_2_n_0 ;
  wire \crc_reg[23]_i_3_n_0 ;
  wire \crc_reg[23]_i_4_n_0 ;
  wire \crc_reg[23]_i_5_n_0 ;
  wire \crc_reg[23]_i_6_n_0 ;
  wire \crc_reg[24]_i_1_n_0 ;
  wire \crc_reg[24]_i_2_n_0 ;
  wire \crc_reg[24]_i_3_n_0 ;
  wire \crc_reg[24]_i_4_n_0 ;
  wire \crc_reg[24]_i_5_n_0 ;
  wire \crc_reg[24]_i_6_n_0 ;
  wire \crc_reg[25]_i_1_n_0 ;
  wire \crc_reg[25]_i_2_n_0 ;
  wire \crc_reg[25]_i_3_n_0 ;
  wire \crc_reg[25]_i_4_n_0 ;
  wire \crc_reg[25]_i_5_n_0 ;
  wire \crc_reg[25]_i_6_n_0 ;
  wire \crc_reg[26]_i_10_n_0 ;
  wire \crc_reg[26]_i_11_n_0 ;
  wire \crc_reg[26]_i_12_n_0 ;
  wire \crc_reg[26]_i_1_n_0 ;
  wire \crc_reg[26]_i_2_n_0 ;
  wire \crc_reg[26]_i_3_n_0 ;
  wire \crc_reg[26]_i_4_n_0 ;
  wire \crc_reg[26]_i_5_n_0 ;
  wire \crc_reg[26]_i_6_n_0 ;
  wire \crc_reg[26]_i_7_n_0 ;
  wire \crc_reg[26]_i_8_n_0 ;
  wire \crc_reg[26]_i_9_n_0 ;
  wire \crc_reg[27]_i_10_n_0 ;
  wire \crc_reg[27]_i_11_n_0 ;
  wire \crc_reg[27]_i_12_n_0 ;
  wire \crc_reg[27]_i_1_n_0 ;
  wire \crc_reg[27]_i_2_n_0 ;
  wire \crc_reg[27]_i_3_n_0 ;
  wire \crc_reg[27]_i_4_n_0 ;
  wire \crc_reg[27]_i_5_n_0 ;
  wire \crc_reg[27]_i_6_n_0 ;
  wire \crc_reg[27]_i_7_n_0 ;
  wire \crc_reg[27]_i_8_n_0 ;
  wire \crc_reg[27]_i_9_n_0 ;
  wire \crc_reg[28]_i_1_n_0 ;
  wire \crc_reg[28]_i_2_n_0 ;
  wire \crc_reg[28]_i_3_n_0 ;
  wire \crc_reg[28]_i_4_n_0 ;
  wire \crc_reg[28]_i_5_n_0 ;
  wire \crc_reg[28]_i_6_n_0 ;
  wire \crc_reg[28]_i_7_n_0 ;
  wire \crc_reg[28]_i_8_n_0 ;
  wire \crc_reg[28]_i_9_n_0 ;
  wire \crc_reg[29]_i_1_n_0 ;
  wire \crc_reg[29]_i_2_n_0 ;
  wire \crc_reg[29]_i_3_n_0 ;
  wire \crc_reg[29]_i_4_n_0 ;
  wire \crc_reg[29]_i_5_n_0 ;
  wire \crc_reg[29]_i_6_n_0 ;
  wire \crc_reg[29]_i_7_n_0 ;
  wire \crc_reg[29]_i_8_n_0 ;
  wire \crc_reg[29]_i_9_n_0 ;
  wire \crc_reg[2]_i_1_n_0 ;
  wire \crc_reg[2]_i_2_n_0 ;
  wire \crc_reg[2]_i_3_n_0 ;
  wire \crc_reg[2]_i_4_n_0 ;
  wire \crc_reg[2]_i_5_n_0 ;
  wire \crc_reg[2]_i_6_n_0 ;
  wire \crc_reg[30]_i_1_n_0 ;
  wire \crc_reg[30]_i_2_n_0 ;
  wire \crc_reg[30]_i_3_n_0 ;
  wire \crc_reg[30]_i_4_n_0 ;
  wire \crc_reg[30]_i_5_n_0 ;
  wire \crc_reg[30]_i_6_n_0 ;
  wire \crc_reg[31]_i_1_n_0 ;
  wire \crc_reg[31]_i_2_n_0 ;
  wire \crc_reg[31]_i_3_n_0 ;
  wire \crc_reg[3]_i_1_n_0 ;
  wire \crc_reg[3]_i_2_n_0 ;
  wire \crc_reg[3]_i_3_n_0 ;
  wire \crc_reg[3]_i_4_n_0 ;
  wire \crc_reg[3]_i_5_n_0 ;
  wire \crc_reg[3]_i_6_n_0 ;
  wire \crc_reg[3]_i_7_n_0 ;
  wire \crc_reg[4]_i_1_n_0 ;
  wire \crc_reg[4]_i_2_n_0 ;
  wire \crc_reg[4]_i_3_n_0 ;
  wire \crc_reg[4]_i_4_n_0 ;
  wire \crc_reg[4]_i_5_n_0 ;
  wire \crc_reg[4]_i_6_n_0 ;
  wire \crc_reg[4]_i_7_n_0 ;
  wire \crc_reg[5]_i_1_n_0 ;
  wire \crc_reg[5]_i_2_n_0 ;
  wire \crc_reg[5]_i_3_n_0 ;
  wire \crc_reg[5]_i_4_n_0 ;
  wire \crc_reg[5]_i_5_n_0 ;
  wire \crc_reg[5]_i_6_n_0 ;
  wire \crc_reg[5]_i_7_n_0 ;
  wire \crc_reg[5]_i_8_n_0 ;
  wire \crc_reg[6]_i_10_n_0 ;
  wire \crc_reg[6]_i_11_n_0 ;
  wire \crc_reg[6]_i_1_n_0 ;
  wire \crc_reg[6]_i_2_n_0 ;
  wire \crc_reg[6]_i_3_n_0 ;
  wire \crc_reg[6]_i_4_n_0 ;
  wire \crc_reg[6]_i_5_n_0 ;
  wire \crc_reg[6]_i_6_n_0 ;
  wire \crc_reg[6]_i_7_n_0 ;
  wire \crc_reg[6]_i_8_n_0 ;
  wire \crc_reg[6]_i_9_n_0 ;
  wire \crc_reg[7]_i_10_n_0 ;
  wire \crc_reg[7]_i_1_n_0 ;
  wire \crc_reg[7]_i_2_n_0 ;
  wire \crc_reg[7]_i_3_n_0 ;
  wire \crc_reg[7]_i_4_n_0 ;
  wire \crc_reg[7]_i_5_n_0 ;
  wire \crc_reg[7]_i_6_n_0 ;
  wire \crc_reg[7]_i_7_n_0 ;
  wire \crc_reg[7]_i_8_n_0 ;
  wire \crc_reg[7]_i_9_n_0 ;
  wire \crc_reg[8]_i_1_n_0 ;
  wire \crc_reg[8]_i_2_n_0 ;
  wire \crc_reg[8]_i_3_n_0 ;
  wire \crc_reg[9]_i_1_n_0 ;
  wire \crc_reg[9]_i_2_n_0 ;
  wire \crc_reg[9]_i_3_n_0 ;
  wire \crc_reg[9]_i_4_n_0 ;
  wire \crc_reg[9]_i_5_n_0 ;
  wire \crc_reg[9]_i_6_n_0 ;
  wire \crc_reg[9]_i_7_n_0 ;
  wire \crc_reg[9]_i_8_n_0 ;
  wire \crc_reg_reg_n_0_[0] ;
  wire \crc_reg_reg_n_0_[30] ;
  wire [35:0]dout;
  (* MARK_DEBUG *) wire [3:0]gmii_tx_ctl;
  (* MARK_DEBUG *) wire [31:0]gmii_tx_dat;
  (* MARK_DEBUG *) wire gmii_tx_vld;
  wire \gmii_txd[0]_i_1_n_0 ;
  wire \gmii_txd[0]_i_2_n_0 ;
  wire \gmii_txd[0]_i_3_n_0 ;
  wire \gmii_txd[1]_i_1_n_0 ;
  wire \gmii_txd[1]_i_2_n_0 ;
  wire \gmii_txd[2]_i_1_n_0 ;
  wire \gmii_txd[3]_i_1_n_0 ;
  wire \gmii_txd[4]_i_1_n_0 ;
  wire \gmii_txd[4]_i_2_n_0 ;
  wire \gmii_txd[4]_i_3_n_0 ;
  wire \gmii_txd[5]_i_1_n_0 ;
  wire \gmii_txd[5]_i_2_n_0 ;
  wire \gmii_txd[6]_i_1_n_0 ;
  wire \gmii_txd[6]_i_2_n_0 ;
  wire \gmii_txd[6]_i_3_n_0 ;
  wire \gmii_txd[7]_i_1_n_0 ;
  wire \gmii_txd[7]_i_2_n_0 ;
  wire gmii_txen_i_1_n_0;
  wire gmii_txen_i_2_n_0;
  wire [35:0]gmii_txen_i_3_0;
  wire gmii_txen_i_3_n_0;
  wire gmii_txen_int;
  wire gmii_txer_i_1_n_0;
  wire gmii_txer_int;
  (* MARK_DEBUG *) wire [1:0]grt;
  wire \grt[0]_i_1__0_n_0 ;
  wire \grt[1]_i_1__0_n_0 ;
  wire [1:0]grt_nxt;
  wire \grt_reg[1]_0 ;
  wire gtx_clk;
  wire \msk[0]_i_1_n_0 ;
  wire \msk[1]_i_1_n_0 ;
  wire \msk[1]_i_4_n_0 ;
  wire \msk_reg_n_0_[0] ;
  wire \msk_reg_n_0_[1] ;
  wire p_0_in5_in;
  wire [2:0]p_0_in__0;
  wire p_1_in194_in;
  wire p_1_in196_in;
  wire p_1_in198_in;
  wire p_1_in200_in;
  wire p_1_in201_in;
  wire p_1_in203_in;
  wire p_1_in204_in;
  wire p_1_in206_in;
  wire p_1_in207_in;
  wire p_1_in209_in;
  wire p_1_in211_in;
  wire p_1_in212_in;
  wire p_1_in213_in;
  wire p_1_in215_in;
  wire p_1_in217_in;
  wire p_1_in219_in;
  wire p_1_in221_in;
  wire p_1_in223_in;
  wire p_1_in225_in;
  wire p_1_in227_in;
  wire p_1_in229_in;
  wire p_1_in231_in;
  wire p_1_in233_in;
  wire p_2_in11_in;
  wire p_3_in;
  wire p_4_in8_in;
  wire p_5_in;
  wire p_5_in6_in;
  wire p_6_in;
  wire rd_en;
  (* MARK_DEBUG *) (* RTL_KEEP = "true" *) wire [2:0]state;
  wire \state[0]_i_2_n_0 ;
  wire \state[0]_i_3_n_0 ;
  wire \state[1]_i_2_n_0 ;
  wire \state[1]_i_3_n_0 ;
  wire \state[1]_i_4_n_0 ;
  wire \state[2]_i_2_n_0 ;
  wire \state[2]_i_3_n_0 ;
  wire \state[2]_i_4_n_0 ;
  wire \state[2]_i_5_n_0 ;
  wire \state[2]_i_6_n_0 ;
  wire \state[2]_i_7_n_0 ;
  wire \state[2]_i_8_n_0 ;
  wire \state[2]_i_9_n_0 ;
  wire \state_reg[1]_0 ;
  wire valid;

  LUT3 #(
    .INIT(8'h08)) 
    \HSR_FIFO_512.u_fifo_h2n_A_i_1 
       (.I0(\HSR_FIFO_512.u_fifo_h2n_A_i_2_n_0 ),
        .I1(grt[1]),
        .I2(grt[0]),
        .O(\grt_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h04C0040004000400)) 
    \HSR_FIFO_512.u_fifo_h2n_A_i_2 
       (.I0(\HSR_FIFO_512.u_fifo_h2n_A_i_3_n_0 ),
        .I1(state[1]),
        .I2(state[2]),
        .I3(state[0]),
        .I4(\cnt[7]_i_3_n_0 ),
        .I5(gmii_tx_vld),
        .O(\HSR_FIFO_512.u_fifo_h2n_A_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFBF55EFFBBD)) 
    \HSR_FIFO_512.u_fifo_h2n_A_i_3 
       (.I0(gmii_tx_ctl[0]),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(gmii_tx_ctl[1]),
        .I4(gmii_tx_ctl[2]),
        .I5(gmii_tx_ctl[3]),
        .O(\HSR_FIFO_512.u_fifo_h2n_A_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \HSR_FIFO_512.u_fifo_n2n_B_i_1 
       (.I0(\HSR_FIFO_512.u_fifo_h2n_A_i_2_n_0 ),
        .I1(grt[0]),
        .I2(grt[1]),
        .O(rd_en));
  LUT6 #(
    .INIT(64'h2233777723232222)) 
    \cnt[0]_i_1 
       (.I0(state[2]),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt[0]_i_2_n_0 ),
        .I3(\cnt[0]_i_3_n_0 ),
        .I4(state[1]),
        .I5(state[0]),
        .O(\cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \cnt[0]_i_2 
       (.I0(\cnt_reg_n_0_[3] ),
        .I1(\cnt_reg_n_0_[2] ),
        .I2(\cnt[5]_i_2_n_0 ),
        .I3(\cnt[0]_i_4_n_0 ),
        .I4(\cnt_reg_n_0_[4] ),
        .I5(\cnt_reg_n_0_[6] ),
        .O(\cnt[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00040100)) 
    \cnt[0]_i_3 
       (.I0(gmii_tx_ctl[1]),
        .I1(gmii_tx_ctl[2]),
        .I2(gmii_tx_ctl[3]),
        .I3(gmii_tx_ctl[0]),
        .I4(\cnt_reg_n_0_[1] ),
        .O(\cnt[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \cnt[0]_i_4 
       (.I0(\cnt_reg_n_0_[7] ),
        .I1(\cnt_reg_n_0_[5] ),
        .O(\cnt[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000620066666666)) 
    \cnt[1]_i_1 
       (.I0(\cnt_reg_n_0_[0] ),
        .I1(\cnt_reg_n_0_[1] ),
        .I2(\cnt[1]_i_2_n_0 ),
        .I3(\cnt[1]_i_3_n_0 ),
        .I4(\cnt[1]_i_4_n_0 ),
        .I5(\cnt[1]_i_5_n_0 ),
        .O(\cnt[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \cnt[1]_i_2 
       (.I0(gmii_tx_ctl[1]),
        .I1(gmii_tx_ctl[0]),
        .I2(gmii_tx_ctl[2]),
        .I3(gmii_tx_ctl[3]),
        .O(\cnt[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \cnt[1]_i_3 
       (.I0(state[1]),
        .I1(state[0]),
        .O(\cnt[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000100)) 
    \cnt[1]_i_4 
       (.I0(gmii_tx_ctl[1]),
        .I1(gmii_tx_ctl[3]),
        .I2(gmii_tx_ctl[2]),
        .I3(gmii_tx_ctl[0]),
        .I4(\cnt_reg_n_0_[1] ),
        .I5(\cnt_reg_n_0_[0] ),
        .O(\cnt[1]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h5551)) 
    \cnt[1]_i_5 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\cnt[0]_i_2_n_0 ),
        .O(\cnt[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000FF2AF02A0000)) 
    \cnt[2]_i_1 
       (.I0(state[1]),
        .I1(\cnt[2]_i_2_n_0 ),
        .I2(state[0]),
        .I3(state[2]),
        .I4(\cnt[5]_i_2_n_0 ),
        .I5(\cnt_reg_n_0_[2] ),
        .O(\cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000401000010)) 
    \cnt[2]_i_2 
       (.I0(gmii_tx_ctl[3]),
        .I1(gmii_tx_ctl[2]),
        .I2(gmii_tx_ctl[0]),
        .I3(gmii_tx_ctl[1]),
        .I4(\cnt_reg_n_0_[0] ),
        .I5(\cnt_reg_n_0_[1] ),
        .O(\cnt[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \cnt[3]_i_1 
       (.I0(\cnt[7]_i_6_n_0 ),
        .I1(\cnt_reg_n_0_[2] ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(\cnt_reg_n_0_[3] ),
        .O(\cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \cnt[4]_i_1 
       (.I0(\cnt[7]_i_6_n_0 ),
        .I1(\cnt_reg_n_0_[1] ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\cnt_reg_n_0_[2] ),
        .I4(\cnt_reg_n_0_[3] ),
        .I5(\cnt_reg_n_0_[4] ),
        .O(\cnt[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \cnt[5]_i_1 
       (.I0(\cnt[7]_i_6_n_0 ),
        .I1(\cnt_reg_n_0_[3] ),
        .I2(\cnt_reg_n_0_[2] ),
        .I3(\cnt[5]_i_2_n_0 ),
        .I4(\cnt_reg_n_0_[4] ),
        .I5(\cnt_reg_n_0_[5] ),
        .O(\cnt[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cnt[5]_i_2 
       (.I0(\cnt_reg_n_0_[0] ),
        .I1(\cnt_reg_n_0_[1] ),
        .O(\cnt[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \cnt[6]_i_1 
       (.I0(\cnt[7]_i_5_n_0 ),
        .I1(\cnt_reg_n_0_[6] ),
        .I2(\cnt[7]_i_6_n_0 ),
        .O(\cnt[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h55BF55BA)) 
    \cnt[7]_i_1 
       (.I0(state[2]),
        .I1(\cnt[7]_i_3_n_0 ),
        .I2(state[0]),
        .I3(state[1]),
        .I4(\cnt[7]_i_4_n_0 ),
        .O(\cnt[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h7800)) 
    \cnt[7]_i_2 
       (.I0(\cnt[7]_i_5_n_0 ),
        .I1(\cnt_reg_n_0_[6] ),
        .I2(\cnt_reg_n_0_[7] ),
        .I3(\cnt[7]_i_6_n_0 ),
        .O(\cnt[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \cnt[7]_i_3 
       (.I0(gmii_tx_ctl[1]),
        .I1(gmii_tx_ctl[0]),
        .I2(gmii_tx_ctl[2]),
        .I3(gmii_tx_ctl[3]),
        .O(\cnt[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h040455040C0CFF0C)) 
    \cnt[7]_i_4 
       (.I0(grt[1]),
        .I1(valid),
        .I2(\msk_reg_n_0_[0] ),
        .I3(\state_reg[1]_0 ),
        .I4(\msk_reg_n_0_[1] ),
        .I5(grt[0]),
        .O(\cnt[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \cnt[7]_i_5 
       (.I0(\cnt_reg_n_0_[5] ),
        .I1(\cnt_reg_n_0_[4] ),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\cnt_reg_n_0_[0] ),
        .I4(\cnt_reg_n_0_[2] ),
        .I5(\cnt_reg_n_0_[3] ),
        .O(\cnt[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5575000055755575)) 
    \cnt[7]_i_6 
       (.I0(\cnt[1]_i_5_n_0 ),
        .I1(\cnt[1]_i_4_n_0 ),
        .I2(\cnt[1]_i_3_n_0 ),
        .I3(\cnt[7]_i_7_n_0 ),
        .I4(\cnt[7]_i_8_n_0 ),
        .I5(\cnt[5]_i_2_n_0 ),
        .O(\cnt[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800020000)) 
    \cnt[7]_i_7 
       (.I0(\cnt_reg_n_0_[1] ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(gmii_tx_ctl[1]),
        .I3(gmii_tx_ctl[0]),
        .I4(gmii_tx_ctl[2]),
        .I5(gmii_tx_ctl[3]),
        .O(\cnt[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \cnt[7]_i_8 
       (.I0(state[0]),
        .I1(state[2]),
        .O(\cnt[7]_i_8_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[0] 
       (.C(gtx_clk),
        .CE(\cnt[7]_i_1_n_0 ),
        .CLR(AR),
        .D(\cnt[0]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[1] 
       (.C(gtx_clk),
        .CE(\cnt[7]_i_1_n_0 ),
        .CLR(AR),
        .D(\cnt[1]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[2] 
       (.C(gtx_clk),
        .CE(\cnt[7]_i_1_n_0 ),
        .CLR(AR),
        .D(\cnt[2]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[3] 
       (.C(gtx_clk),
        .CE(\cnt[7]_i_1_n_0 ),
        .CLR(AR),
        .D(\cnt[3]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[4] 
       (.C(gtx_clk),
        .CE(\cnt[7]_i_1_n_0 ),
        .CLR(AR),
        .D(\cnt[4]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[5] 
       (.C(gtx_clk),
        .CE(\cnt[7]_i_1_n_0 ),
        .CLR(AR),
        .D(\cnt[5]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[6] 
       (.C(gtx_clk),
        .CE(\cnt[7]_i_1_n_0 ),
        .CLR(AR),
        .D(\cnt[6]_i_1_n_0 ),
        .Q(\cnt_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[7] 
       (.C(gtx_clk),
        .CE(\cnt[7]_i_1_n_0 ),
        .CLR(AR),
        .D(\cnt[7]_i_2_n_0 ),
        .Q(\cnt_reg_n_0_[7] ));
  LUT3 #(
    .INIT(8'hEF)) 
    \crc_reg[0]_i_1 
       (.I0(\crc_reg[0]_i_2_n_0 ),
        .I1(\crc_reg[0]_i_3_n_0 ),
        .I2(state[1]),
        .O(\crc_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000900F900F60006)) 
    \crc_reg[0]_i_2 
       (.I0(gmii_tx_dat[1]),
        .I1(gmii_tx_dat[7]),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(\crc_reg[26]_i_8_n_0 ),
        .I5(\crc_reg[26]_i_7_n_0 ),
        .O(\crc_reg[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4C80408C408C4C80)) 
    \crc_reg[0]_i_3 
       (.I0(\crc_reg[12]_i_7_n_0 ),
        .I1(\cnt_reg_n_0_[1] ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\crc_reg[26]_i_7_n_0 ),
        .I4(gmii_tx_dat[23]),
        .I5(gmii_tx_dat[17]),
        .O(\crc_reg[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDD0DDD0DDD0DD)) 
    \crc_reg[10]_i_1 
       (.I0(state[2]),
        .I1(p_1_in196_in),
        .I2(\crc_reg[10]_i_2_n_0 ),
        .I3(state[1]),
        .I4(\crc_reg[27]_i_4_n_0 ),
        .I5(\crc_reg[10]_i_3_n_0 ),
        .O(\crc_reg[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAC00AC0F)) 
    \crc_reg[10]_i_2 
       (.I0(\crc_reg[10]_i_4_n_0 ),
        .I1(\crc_reg[10]_i_5_n_0 ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(\crc_reg[10]_i_6_n_0 ),
        .O(\crc_reg[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[10]_i_3 
       (.I0(\crc_reg[10]_i_7_n_0 ),
        .I1(gmii_tx_dat[13]),
        .I2(gmii_tx_dat[10]),
        .I3(gmii_tx_dat[12]),
        .I4(gmii_tx_dat[15]),
        .I5(\crc_reg[10]_i_8_n_0 ),
        .O(\crc_reg[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[10]_i_4 
       (.I0(p_1_in196_in),
        .I1(p_2_in11_in),
        .I2(\crc_reg[7]_i_7_n_0 ),
        .I3(gmii_tx_dat[31]),
        .I4(gmii_tx_dat[28]),
        .I5(\crc_reg[10]_i_8_n_0 ),
        .O(\crc_reg[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[10]_i_5 
       (.I0(\crc_reg[10]_i_7_n_0 ),
        .I1(gmii_tx_dat[21]),
        .I2(gmii_tx_dat[20]),
        .I3(gmii_tx_dat[18]),
        .I4(\crc_reg[10]_i_8_n_0 ),
        .I5(gmii_tx_dat[23]),
        .O(\crc_reg[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[10]_i_6 
       (.I0(\crc_reg[10]_i_7_n_0 ),
        .I1(gmii_tx_dat[2]),
        .I2(gmii_tx_dat[5]),
        .I3(gmii_tx_dat[4]),
        .I4(gmii_tx_dat[7]),
        .I5(\crc_reg[10]_i_8_n_0 ),
        .O(\crc_reg[10]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[10]_i_7 
       (.I0(p_2_in11_in),
        .I1(p_1_in196_in),
        .O(\crc_reg[10]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \crc_reg[10]_i_8 
       (.I0(p_4_in8_in),
        .I1(p_5_in6_in),
        .I2(p_5_in),
        .O(\crc_reg[10]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hDDD0DDDD)) 
    \crc_reg[11]_i_1 
       (.I0(state[2]),
        .I1(p_1_in198_in),
        .I2(\crc_reg[11]_i_2_n_0 ),
        .I3(\crc_reg[11]_i_3_n_0 ),
        .I4(state[1]),
        .O(\crc_reg[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3CC3000069690000)) 
    \crc_reg[11]_i_2 
       (.I0(\crc_reg[11]_i_4_n_0 ),
        .I1(p_1_in198_in),
        .I2(p_3_in),
        .I3(\crc_reg[11]_i_5_n_0 ),
        .I4(\cnt_reg_n_0_[1] ),
        .I5(\cnt_reg_n_0_[0] ),
        .O(\crc_reg[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000003CC36969)) 
    \crc_reg[11]_i_3 
       (.I0(\crc_reg[11]_i_6_n_0 ),
        .I1(p_1_in198_in),
        .I2(p_3_in),
        .I3(\crc_reg[11]_i_7_n_0 ),
        .I4(\cnt_reg_n_0_[0] ),
        .I5(\cnt_reg_n_0_[1] ),
        .O(\crc_reg[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[11]_i_4 
       (.I0(p_5_in),
        .I1(gmii_tx_dat[22]),
        .I2(gmii_tx_dat[23]),
        .I3(\crc_reg[11]_i_8_n_0 ),
        .I4(gmii_tx_dat[20]),
        .I5(gmii_tx_dat[19]),
        .O(\crc_reg[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[11]_i_5 
       (.I0(gmii_tx_dat[30]),
        .I1(p_5_in),
        .I2(gmii_tx_dat[31]),
        .I3(\crc_reg[11]_i_8_n_0 ),
        .I4(gmii_tx_dat[28]),
        .I5(gmii_tx_dat[27]),
        .O(\crc_reg[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[11]_i_6 
       (.I0(\crc_reg[11]_i_8_n_0 ),
        .I1(p_5_in),
        .I2(gmii_tx_dat[4]),
        .I3(gmii_tx_dat[3]),
        .I4(gmii_tx_dat[6]),
        .I5(gmii_tx_dat[7]),
        .O(\crc_reg[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[11]_i_7 
       (.I0(\crc_reg[11]_i_8_n_0 ),
        .I1(p_5_in),
        .I2(gmii_tx_dat[15]),
        .I3(gmii_tx_dat[14]),
        .I4(gmii_tx_dat[11]),
        .I5(gmii_tx_dat[12]),
        .O(\crc_reg[11]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[11]_i_8 
       (.I0(p_4_in8_in),
        .I1(p_6_in),
        .O(\crc_reg[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDD0DDDDDDDDDD)) 
    \crc_reg[12]_i_1 
       (.I0(state[2]),
        .I1(p_1_in200_in),
        .I2(\crc_reg[12]_i_2_n_0 ),
        .I3(state[1]),
        .I4(\crc_reg[12]_i_3_n_0 ),
        .I5(\crc_reg[12]_i_4_n_0 ),
        .O(\crc_reg[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[12]_i_10 
       (.I0(gmii_tx_dat[9]),
        .I1(gmii_tx_dat[11]),
        .I2(gmii_tx_dat[10]),
        .I3(gmii_tx_dat[13]),
        .I4(gmii_tx_dat[14]),
        .I5(\crc_reg[12]_i_5_n_0 ),
        .O(\crc_reg[12]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[12]_i_11 
       (.I0(\crc_reg[12]_i_5_n_0 ),
        .I1(gmii_tx_dat[5]),
        .I2(gmii_tx_dat[7]),
        .I3(gmii_tx_dat[2]),
        .I4(gmii_tx_dat[1]),
        .I5(\crc_reg[27]_i_12_n_0 ),
        .O(\crc_reg[12]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h6996966900000000)) 
    \crc_reg[12]_i_2 
       (.I0(\crc_reg[12]_i_5_n_0 ),
        .I1(\crc_reg[12]_i_6_n_0 ),
        .I2(\crc_reg[12]_i_7_n_0 ),
        .I3(p_2_in11_in),
        .I4(p_1_in200_in),
        .I5(\cnt[5]_i_2_n_0 ),
        .O(\crc_reg[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2882822882282882)) 
    \crc_reg[12]_i_3 
       (.I0(\crc_reg[6]_i_5_n_0 ),
        .I1(\crc_reg[12]_i_8_n_0 ),
        .I2(gmii_tx_dat[18]),
        .I3(gmii_tx_dat[21]),
        .I4(\crc_reg[12]_i_9_n_0 ),
        .I5(\crc_reg[12]_i_5_n_0 ),
        .O(\crc_reg[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF9696FFFF0FF0)) 
    \crc_reg[12]_i_4 
       (.I0(gmii_tx_dat[15]),
        .I1(\crc_reg[12]_i_10_n_0 ),
        .I2(\crc_reg[12]_i_8_n_0 ),
        .I3(\crc_reg[12]_i_11_n_0 ),
        .I4(\cnt_reg_n_0_[1] ),
        .I5(\cnt_reg_n_0_[0] ),
        .O(\crc_reg[12]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    \crc_reg[12]_i_5 
       (.I0(p_5_in),
        .I1(\crc_reg_reg_n_0_[30] ),
        .I2(p_6_in),
        .I3(p_5_in6_in),
        .I4(p_3_in),
        .O(\crc_reg[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[12]_i_6 
       (.I0(gmii_tx_dat[29]),
        .I1(gmii_tx_dat[26]),
        .I2(gmii_tx_dat[27]),
        .I3(gmii_tx_dat[30]),
        .O(\crc_reg[12]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[12]_i_7 
       (.I0(gmii_tx_dat[25]),
        .I1(gmii_tx_dat[31]),
        .O(\crc_reg[12]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[12]_i_8 
       (.I0(p_2_in11_in),
        .I1(p_1_in200_in),
        .O(\crc_reg[12]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[12]_i_9 
       (.I0(gmii_tx_dat[17]),
        .I1(gmii_tx_dat[19]),
        .I2(gmii_tx_dat[23]),
        .I3(gmii_tx_dat[22]),
        .O(\crc_reg[12]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hDDDDD0DD)) 
    \crc_reg[13]_i_1 
       (.I0(state[2]),
        .I1(p_1_in201_in),
        .I2(\crc_reg[13]_i_2_n_0 ),
        .I3(state[1]),
        .I4(\crc_reg[13]_i_3_n_0 ),
        .O(\crc_reg[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[13]_i_10 
       (.I0(gmii_tx_dat[5]),
        .I1(gmii_tx_dat[6]),
        .I2(\crc_reg_reg_n_0_[30] ),
        .I3(p_1_in201_in),
        .I4(gmii_tx_dat[0]),
        .I5(gmii_tx_dat[4]),
        .O(\crc_reg[13]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[13]_i_11 
       (.I0(gmii_tx_dat[8]),
        .I1(gmii_tx_dat[10]),
        .I2(\crc_reg_reg_n_0_[30] ),
        .I3(p_1_in201_in),
        .I4(gmii_tx_dat[9]),
        .I5(gmii_tx_dat[12]),
        .O(\crc_reg[13]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6900)) 
    \crc_reg[13]_i_2 
       (.I0(p_1_in201_in),
        .I1(\crc_reg_reg_n_0_[30] ),
        .I2(\crc_reg[13]_i_4_n_0 ),
        .I3(\crc_reg[6]_i_5_n_0 ),
        .I4(\crc_reg[13]_i_5_n_0 ),
        .I5(\crc_reg[13]_i_6_n_0 ),
        .O(\crc_reg[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2882822882282882)) 
    \crc_reg[13]_i_3 
       (.I0(\cnt[5]_i_2_n_0 ),
        .I1(gmii_tx_dat[26]),
        .I2(gmii_tx_dat[30]),
        .I3(p_6_in),
        .I4(\crc_reg[13]_i_7_n_0 ),
        .I5(\crc_reg[13]_i_8_n_0 ),
        .O(\crc_reg[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[13]_i_4 
       (.I0(\crc_reg[13]_i_9_n_0 ),
        .I1(gmii_tx_dat[16]),
        .I2(gmii_tx_dat[17]),
        .I3(gmii_tx_dat[22]),
        .I4(p_6_in),
        .I5(\crc_reg[13]_i_7_n_0 ),
        .O(\crc_reg[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2882822882282882)) 
    \crc_reg[13]_i_5 
       (.I0(\crc_reg[28]_i_4_n_0 ),
        .I1(p_6_in),
        .I2(gmii_tx_dat[1]),
        .I3(\crc_reg[13]_i_7_n_0 ),
        .I4(\crc_reg[13]_i_10_n_0 ),
        .I5(gmii_tx_dat[2]),
        .O(\crc_reg[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \crc_reg[13]_i_6 
       (.I0(\crc_reg[27]_i_4_n_0 ),
        .I1(\crc_reg[13]_i_11_n_0 ),
        .I2(p_6_in),
        .I3(gmii_tx_dat[14]),
        .I4(\crc_reg[13]_i_7_n_0 ),
        .I5(gmii_tx_dat[13]),
        .O(\crc_reg[13]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[13]_i_7 
       (.I0(p_5_in6_in),
        .I1(p_4_in8_in),
        .I2(p_0_in5_in),
        .I3(p_2_in11_in),
        .O(\crc_reg[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[13]_i_8 
       (.I0(gmii_tx_dat[24]),
        .I1(gmii_tx_dat[29]),
        .I2(\crc_reg_reg_n_0_[30] ),
        .I3(p_1_in201_in),
        .I4(gmii_tx_dat[28]),
        .I5(gmii_tx_dat[25]),
        .O(\crc_reg[13]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \crc_reg[13]_i_9 
       (.I0(gmii_tx_dat[21]),
        .I1(gmii_tx_dat[20]),
        .I2(gmii_tx_dat[18]),
        .O(\crc_reg[13]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDD0DDDDDDDDDD)) 
    \crc_reg[14]_i_1 
       (.I0(state[2]),
        .I1(p_1_in203_in),
        .I2(\crc_reg[14]_i_2_n_0 ),
        .I3(state[1]),
        .I4(\crc_reg[14]_i_3_n_0 ),
        .I5(\crc_reg[14]_i_4_n_0 ),
        .O(\crc_reg[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[14]_i_10 
       (.I0(\crc_reg_reg_n_0_[30] ),
        .I1(p_5_in6_in),
        .I2(p_4_in8_in),
        .I3(p_0_in5_in),
        .I4(p_1_in203_in),
        .I5(p_3_in),
        .O(\crc_reg[14]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h6969000000FF0000)) 
    \crc_reg[14]_i_2 
       (.I0(\crc_reg[14]_i_5_n_0 ),
        .I1(p_3_in),
        .I2(\crc_reg[14]_i_6_n_0 ),
        .I3(\crc_reg[14]_i_7_n_0 ),
        .I4(\cnt_reg_n_0_[1] ),
        .I5(\cnt_reg_n_0_[0] ),
        .O(\crc_reg[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9669699600000000)) 
    \crc_reg[14]_i_3 
       (.I0(p_1_in203_in),
        .I1(p_0_in5_in),
        .I2(gmii_tx_dat[5]),
        .I3(gmii_tx_dat[0]),
        .I4(\crc_reg[14]_i_8_n_0 ),
        .I5(\crc_reg[28]_i_4_n_0 ),
        .O(\crc_reg[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h96696996FFFFFFFF)) 
    \crc_reg[14]_i_4 
       (.I0(\crc_reg[14]_i_9_n_0 ),
        .I1(gmii_tx_dat[8]),
        .I2(gmii_tx_dat[11]),
        .I3(gmii_tx_dat[12]),
        .I4(gmii_tx_dat[13]),
        .I5(\crc_reg[27]_i_4_n_0 ),
        .O(\crc_reg[14]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \crc_reg[14]_i_5 
       (.I0(gmii_tx_dat[29]),
        .I1(gmii_tx_dat[27]),
        .I2(gmii_tx_dat[28]),
        .O(\crc_reg[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[14]_i_6 
       (.I0(\crc_reg[18]_i_7_n_0 ),
        .I1(p_4_in8_in),
        .I2(p_0_in5_in),
        .I3(p_1_in203_in),
        .I4(gmii_tx_dat[25]),
        .I5(gmii_tx_dat[24]),
        .O(\crc_reg[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[14]_i_7 
       (.I0(gmii_tx_dat[17]),
        .I1(gmii_tx_dat[19]),
        .I2(gmii_tx_dat[20]),
        .I3(gmii_tx_dat[16]),
        .I4(gmii_tx_dat[21]),
        .I5(\crc_reg[14]_i_10_n_0 ),
        .O(\crc_reg[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[14]_i_8 
       (.I0(\crc_reg[18]_i_7_n_0 ),
        .I1(p_4_in8_in),
        .I2(gmii_tx_dat[4]),
        .I3(gmii_tx_dat[1]),
        .I4(gmii_tx_dat[3]),
        .I5(p_3_in),
        .O(\crc_reg[14]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[14]_i_9 
       (.I0(\crc_reg[18]_i_7_n_0 ),
        .I1(p_4_in8_in),
        .I2(p_3_in),
        .I3(p_1_in203_in),
        .I4(p_0_in5_in),
        .I5(gmii_tx_dat[9]),
        .O(\crc_reg[14]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hD0DDDDDDD0DDD0DD)) 
    \crc_reg[15]_i_1 
       (.I0(state[2]),
        .I1(p_1_in204_in),
        .I2(\crc_reg[15]_i_2_n_0 ),
        .I3(state[1]),
        .I4(\crc_reg[15]_i_3_n_0 ),
        .I5(\crc_reg[27]_i_4_n_0 ),
        .O(\crc_reg[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h5C005C0F)) 
    \crc_reg[15]_i_2 
       (.I0(\crc_reg[15]_i_4_n_0 ),
        .I1(\crc_reg[15]_i_5_n_0 ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(\crc_reg[15]_i_6_n_0 ),
        .O(\crc_reg[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[15]_i_3 
       (.I0(gmii_tx_dat[8]),
        .I1(\crc_reg[27]_i_9_n_0 ),
        .I2(\crc_reg[15]_i_7_n_0 ),
        .I3(p_0_in5_in),
        .I4(p_1_in204_in),
        .I5(gmii_tx_dat[12]),
        .O(\crc_reg[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[15]_i_4 
       (.I0(\crc_reg[15]_i_8_n_0 ),
        .I1(gmii_tx_dat[28]),
        .I2(gmii_tx_dat[24]),
        .I3(\crc_reg[15]_i_7_n_0 ),
        .I4(gmii_tx_dat[26]),
        .I5(gmii_tx_dat[27]),
        .O(\crc_reg[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[15]_i_5 
       (.I0(gmii_tx_dat[19]),
        .I1(gmii_tx_dat[20]),
        .I2(gmii_tx_dat[18]),
        .I3(\crc_reg[15]_i_7_n_0 ),
        .I4(\crc_reg[15]_i_8_n_0 ),
        .I5(gmii_tx_dat[16]),
        .O(\crc_reg[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[15]_i_6 
       (.I0(gmii_tx_dat[2]),
        .I1(gmii_tx_dat[3]),
        .I2(\crc_reg[15]_i_7_n_0 ),
        .I3(p_0_in5_in),
        .I4(p_1_in204_in),
        .I5(\crc_reg[29]_i_8_n_0 ),
        .O(\crc_reg[15]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \crc_reg[15]_i_7 
       (.I0(p_3_in),
        .I1(p_4_in8_in),
        .I2(p_2_in11_in),
        .O(\crc_reg[15]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[15]_i_8 
       (.I0(p_0_in5_in),
        .I1(p_1_in204_in),
        .O(\crc_reg[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDD0DDD0DDD0DD)) 
    \crc_reg[16]_i_1 
       (.I0(state[2]),
        .I1(p_1_in206_in),
        .I2(\crc_reg[16]_i_2_n_0 ),
        .I3(state[1]),
        .I4(\crc_reg[27]_i_4_n_0 ),
        .I5(\crc_reg[16]_i_3_n_0 ),
        .O(\crc_reg[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h050CF50C)) 
    \crc_reg[16]_i_2 
       (.I0(\crc_reg[16]_i_4_n_0 ),
        .I1(\crc_reg[16]_i_5_n_0 ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(\crc_reg[16]_i_6_n_0 ),
        .O(\crc_reg[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[16]_i_3 
       (.I0(gmii_tx_dat[15]),
        .I1(p_3_in),
        .I2(p_5_in),
        .I3(\crc_reg[27]_i_9_n_0 ),
        .I4(p_1_in206_in),
        .I5(p_2_in11_in),
        .O(\crc_reg[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[16]_i_4 
       (.I0(gmii_tx_dat[18]),
        .I1(gmii_tx_dat[19]),
        .I2(p_3_in),
        .I3(p_5_in),
        .I4(\crc_reg[16]_i_7_n_0 ),
        .I5(gmii_tx_dat[23]),
        .O(\crc_reg[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[16]_i_5 
       (.I0(gmii_tx_dat[2]),
        .I1(gmii_tx_dat[7]),
        .I2(gmii_tx_dat[3]),
        .I3(\crc_reg[16]_i_8_n_0 ),
        .I4(p_2_in11_in),
        .I5(p_1_in206_in),
        .O(\crc_reg[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[16]_i_6 
       (.I0(gmii_tx_dat[26]),
        .I1(gmii_tx_dat[27]),
        .I2(p_3_in),
        .I3(p_5_in),
        .I4(\crc_reg[16]_i_7_n_0 ),
        .I5(gmii_tx_dat[31]),
        .O(\crc_reg[16]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[16]_i_7 
       (.I0(p_2_in11_in),
        .I1(p_1_in206_in),
        .O(\crc_reg[16]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[16]_i_8 
       (.I0(p_3_in),
        .I1(p_5_in),
        .O(\crc_reg[16]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hD0DDDDDDD0DDD0DD)) 
    \crc_reg[17]_i_1 
       (.I0(state[2]),
        .I1(p_1_in207_in),
        .I2(\crc_reg[17]_i_2_n_0 ),
        .I3(state[1]),
        .I4(\crc_reg[17]_i_3_n_0 ),
        .I5(\cnt[5]_i_2_n_0 ),
        .O(\crc_reg[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h04073437)) 
    \crc_reg[17]_i_2 
       (.I0(\crc_reg[17]_i_4_n_0 ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\crc_reg[17]_i_5_n_0 ),
        .I4(\crc_reg[17]_i_6_n_0 ),
        .O(\crc_reg[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[17]_i_3 
       (.I0(gmii_tx_dat[26]),
        .I1(gmii_tx_dat[30]),
        .I2(gmii_tx_dat[25]),
        .I3(\crc_reg[17]_i_7_n_0 ),
        .I4(p_2_in11_in),
        .I5(p_6_in),
        .O(\crc_reg[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[17]_i_4 
       (.I0(gmii_tx_dat[10]),
        .I1(gmii_tx_dat[14]),
        .I2(p_2_in11_in),
        .I3(p_6_in),
        .I4(\crc_reg[17]_i_7_n_0 ),
        .I5(gmii_tx_dat[9]),
        .O(\crc_reg[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[17]_i_5 
       (.I0(gmii_tx_dat[6]),
        .I1(gmii_tx_dat[1]),
        .I2(p_2_in11_in),
        .I3(p_6_in),
        .I4(\crc_reg[17]_i_7_n_0 ),
        .I5(gmii_tx_dat[2]),
        .O(\crc_reg[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[17]_i_6 
       (.I0(gmii_tx_dat[22]),
        .I1(gmii_tx_dat[17]),
        .I2(p_2_in11_in),
        .I3(p_6_in),
        .I4(\crc_reg[17]_i_7_n_0 ),
        .I5(gmii_tx_dat[18]),
        .O(\crc_reg[17]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[17]_i_7 
       (.I0(\crc_reg_reg_n_0_[30] ),
        .I1(p_1_in207_in),
        .O(\crc_reg[17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hD0DDDDDDD0DDD0DD)) 
    \crc_reg[18]_i_1 
       (.I0(state[2]),
        .I1(p_1_in209_in),
        .I2(\crc_reg[18]_i_2_n_0 ),
        .I3(state[1]),
        .I4(\crc_reg[18]_i_3_n_0 ),
        .I5(\cnt[5]_i_2_n_0 ),
        .O(\crc_reg[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h07370434)) 
    \crc_reg[18]_i_2 
       (.I0(\crc_reg[18]_i_4_n_0 ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\crc_reg[18]_i_5_n_0 ),
        .I4(\crc_reg[18]_i_6_n_0 ),
        .O(\crc_reg[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[18]_i_3 
       (.I0(gmii_tx_dat[29]),
        .I1(\crc_reg[18]_i_7_n_0 ),
        .I2(p_1_in209_in),
        .I3(p_0_in5_in),
        .I4(gmii_tx_dat[24]),
        .I5(gmii_tx_dat[25]),
        .O(\crc_reg[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[18]_i_4 
       (.I0(p_0_in5_in),
        .I1(p_1_in209_in),
        .I2(gmii_tx_dat[9]),
        .I3(gmii_tx_dat[13]),
        .I4(gmii_tx_dat[8]),
        .I5(\crc_reg[18]_i_7_n_0 ),
        .O(\crc_reg[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[18]_i_5 
       (.I0(p_0_in5_in),
        .I1(p_1_in209_in),
        .I2(gmii_tx_dat[21]),
        .I3(\crc_reg[18]_i_7_n_0 ),
        .I4(gmii_tx_dat[17]),
        .I5(gmii_tx_dat[16]),
        .O(\crc_reg[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[18]_i_6 
       (.I0(p_0_in5_in),
        .I1(p_1_in209_in),
        .I2(gmii_tx_dat[0]),
        .I3(\crc_reg[18]_i_7_n_0 ),
        .I4(gmii_tx_dat[5]),
        .I5(gmii_tx_dat[1]),
        .O(\crc_reg[18]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[18]_i_7 
       (.I0(\crc_reg_reg_n_0_[30] ),
        .I1(p_5_in6_in),
        .O(\crc_reg[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDD0DDDD)) 
    \crc_reg[19]_i_1 
       (.I0(state[2]),
        .I1(p_1_in211_in),
        .I2(\crc_reg[19]_i_2_n_0 ),
        .I3(\crc_reg[19]_i_3_n_0 ),
        .I4(state[1]),
        .I5(\crc_reg[19]_i_4_n_0 ),
        .O(\crc_reg[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \crc_reg[19]_i_2 
       (.I0(\crc_reg[28]_i_4_n_0 ),
        .I1(p_4_in8_in),
        .I2(p_1_in211_in),
        .I3(p_0_in5_in),
        .I4(gmii_tx_dat[0]),
        .I5(gmii_tx_dat[4]),
        .O(\crc_reg[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000066663CC30000)) 
    \crc_reg[19]_i_3 
       (.I0(\crc_reg[19]_i_5_n_0 ),
        .I1(\crc_reg[19]_i_6_n_0 ),
        .I2(gmii_tx_dat[16]),
        .I3(gmii_tx_dat[20]),
        .I4(\cnt_reg_n_0_[1] ),
        .I5(\cnt_reg_n_0_[0] ),
        .O(\crc_reg[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \crc_reg[19]_i_4 
       (.I0(\cnt[5]_i_2_n_0 ),
        .I1(gmii_tx_dat[28]),
        .I2(gmii_tx_dat[24]),
        .I3(p_4_in8_in),
        .I4(p_1_in211_in),
        .I5(p_0_in5_in),
        .O(\crc_reg[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \crc_reg[19]_i_5 
       (.I0(gmii_tx_dat[12]),
        .I1(gmii_tx_dat[8]),
        .O(\crc_reg[19]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \crc_reg[19]_i_6 
       (.I0(p_4_in8_in),
        .I1(p_1_in211_in),
        .I2(p_0_in5_in),
        .O(\crc_reg[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEBAAFFFFFFFF)) 
    \crc_reg[1]_i_1 
       (.I0(\crc_reg[1]_i_2_n_0 ),
        .I1(\crc_reg[1]_i_3_n_0 ),
        .I2(\crc_reg[1]_i_4_n_0 ),
        .I3(\crc_reg[28]_i_4_n_0 ),
        .I4(\crc_reg[1]_i_5_n_0 ),
        .I5(state[1]),
        .O(\crc_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9669699600000000)) 
    \crc_reg[1]_i_2 
       (.I0(p_6_in),
        .I1(p_0_in5_in),
        .I2(gmii_tx_dat[8]),
        .I3(\crc_reg_reg_n_0_[30] ),
        .I4(\crc_reg[23]_i_4_n_0 ),
        .I5(\crc_reg[27]_i_4_n_0 ),
        .O(\crc_reg[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[1]_i_3 
       (.I0(p_0_in5_in),
        .I1(p_6_in),
        .O(\crc_reg[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[1]_i_4 
       (.I0(p_5_in),
        .I1(gmii_tx_dat[6]),
        .I2(gmii_tx_dat[7]),
        .I3(gmii_tx_dat[1]),
        .I4(gmii_tx_dat[0]),
        .I5(\crc_reg_reg_n_0_[30] ),
        .O(\crc_reg[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF28828228)) 
    \crc_reg[1]_i_5 
       (.I0(\crc_reg[6]_i_5_n_0 ),
        .I1(\crc_reg[23]_i_3_n_0 ),
        .I2(\crc_reg_reg_n_0_[30] ),
        .I3(gmii_tx_dat[16]),
        .I4(\crc_reg[1]_i_3_n_0 ),
        .I5(\crc_reg[1]_i_6_n_0 ),
        .O(\crc_reg[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9669699600000000)) 
    \crc_reg[1]_i_6 
       (.I0(gmii_tx_dat[24]),
        .I1(\crc_reg_reg_n_0_[30] ),
        .I2(p_6_in),
        .I3(p_0_in5_in),
        .I4(\crc_reg[23]_i_5_n_0 ),
        .I5(\cnt[5]_i_2_n_0 ),
        .O(\crc_reg[1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h3C41FF55)) 
    \crc_reg[20]_i_1 
       (.I0(state[2]),
        .I1(\crc_reg[20]_i_2_n_0 ),
        .I2(p_3_in),
        .I3(p_1_in212_in),
        .I4(state[1]),
        .O(\crc_reg[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000F3355FF0F3355)) 
    \crc_reg[20]_i_2 
       (.I0(gmii_tx_dat[3]),
        .I1(gmii_tx_dat[11]),
        .I2(gmii_tx_dat[19]),
        .I3(\cnt_reg_n_0_[0] ),
        .I4(\cnt_reg_n_0_[1] ),
        .I5(gmii_tx_dat[27]),
        .O(\crc_reg[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h34C1F5F5)) 
    \crc_reg[21]_i_1 
       (.I0(state[2]),
        .I1(p_2_in11_in),
        .I2(p_1_in213_in),
        .I3(\crc_reg[31]_i_3_n_0 ),
        .I4(state[1]),
        .O(\crc_reg[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hC134F5F5)) 
    \crc_reg[22]_i_1 
       (.I0(state[2]),
        .I1(\crc_reg[22]_i_2_n_0 ),
        .I2(p_1_in215_in),
        .I3(p_5_in),
        .I4(state[1]),
        .O(\crc_reg[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \crc_reg[22]_i_2 
       (.I0(gmii_tx_dat[23]),
        .I1(gmii_tx_dat[31]),
        .I2(gmii_tx_dat[7]),
        .I3(\cnt_reg_n_0_[0] ),
        .I4(\cnt_reg_n_0_[1] ),
        .I5(gmii_tx_dat[15]),
        .O(\crc_reg[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC3143C41FF55FF55)) 
    \crc_reg[23]_i_1 
       (.I0(state[2]),
        .I1(\crc_reg[23]_i_2_n_0 ),
        .I2(\crc_reg_reg_n_0_[30] ),
        .I3(p_1_in217_in),
        .I4(p_6_in),
        .I5(state[1]),
        .O(\crc_reg[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0530F530053FF53F)) 
    \crc_reg[23]_i_2 
       (.I0(\crc_reg[23]_i_3_n_0 ),
        .I1(\crc_reg[23]_i_4_n_0 ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(\crc_reg[23]_i_5_n_0 ),
        .I5(\crc_reg[23]_i_6_n_0 ),
        .O(\crc_reg[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[23]_i_3 
       (.I0(gmii_tx_dat[23]),
        .I1(gmii_tx_dat[17]),
        .I2(gmii_tx_dat[22]),
        .I3(p_5_in),
        .O(\crc_reg[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[23]_i_4 
       (.I0(gmii_tx_dat[14]),
        .I1(gmii_tx_dat[15]),
        .I2(gmii_tx_dat[9]),
        .I3(p_5_in),
        .O(\crc_reg[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[23]_i_5 
       (.I0(gmii_tx_dat[31]),
        .I1(gmii_tx_dat[25]),
        .I2(p_5_in),
        .I3(gmii_tx_dat[30]),
        .O(\crc_reg[23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[23]_i_6 
       (.I0(gmii_tx_dat[1]),
        .I1(gmii_tx_dat[7]),
        .I2(gmii_tx_dat[6]),
        .I3(p_5_in),
        .O(\crc_reg[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hD0DDDDDDD0DDD0DD)) 
    \crc_reg[24]_i_1 
       (.I0(state[2]),
        .I1(p_1_in219_in),
        .I2(\crc_reg[24]_i_2_n_0 ),
        .I3(state[1]),
        .I4(\crc_reg[24]_i_3_n_0 ),
        .I5(\cnt[5]_i_2_n_0 ),
        .O(\crc_reg[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'h04340737)) 
    \crc_reg[24]_i_2 
       (.I0(\crc_reg[24]_i_4_n_0 ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\crc_reg[24]_i_5_n_0 ),
        .I4(\crc_reg[24]_i_6_n_0 ),
        .O(\crc_reg[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[24]_i_3 
       (.I0(p_1_in219_in),
        .I1(p_5_in6_in),
        .I2(\crc_reg[1]_i_3_n_0 ),
        .I3(gmii_tx_dat[24]),
        .I4(gmii_tx_dat[29]),
        .I5(gmii_tx_dat[30]),
        .O(\crc_reg[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[24]_i_4 
       (.I0(gmii_tx_dat[13]),
        .I1(gmii_tx_dat[14]),
        .I2(\crc_reg[1]_i_3_n_0 ),
        .I3(p_5_in6_in),
        .I4(p_1_in219_in),
        .I5(gmii_tx_dat[8]),
        .O(\crc_reg[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[24]_i_5 
       (.I0(gmii_tx_dat[22]),
        .I1(gmii_tx_dat[16]),
        .I2(\crc_reg[1]_i_3_n_0 ),
        .I3(p_5_in6_in),
        .I4(p_1_in219_in),
        .I5(gmii_tx_dat[21]),
        .O(\crc_reg[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[24]_i_6 
       (.I0(gmii_tx_dat[6]),
        .I1(gmii_tx_dat[5]),
        .I2(\crc_reg[1]_i_3_n_0 ),
        .I3(p_5_in6_in),
        .I4(p_1_in219_in),
        .I5(gmii_tx_dat[0]),
        .O(\crc_reg[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDD0DDDD)) 
    \crc_reg[25]_i_1 
       (.I0(state[2]),
        .I1(p_1_in221_in),
        .I2(\crc_reg[25]_i_2_n_0 ),
        .I3(\crc_reg[25]_i_3_n_0 ),
        .I4(state[1]),
        .I5(\crc_reg[25]_i_4_n_0 ),
        .O(\crc_reg[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6969000000FF0000)) 
    \crc_reg[25]_i_2 
       (.I0(\crc_reg[25]_i_5_n_0 ),
        .I1(gmii_tx_dat[29]),
        .I2(gmii_tx_dat[28]),
        .I3(\crc_reg[25]_i_6_n_0 ),
        .I4(\cnt_reg_n_0_[1] ),
        .I5(\cnt_reg_n_0_[0] ),
        .O(\crc_reg[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \crc_reg[25]_i_3 
       (.I0(\crc_reg[28]_i_4_n_0 ),
        .I1(gmii_tx_dat[4]),
        .I2(gmii_tx_dat[5]),
        .I3(p_5_in6_in),
        .I4(p_1_in221_in),
        .I5(p_4_in8_in),
        .O(\crc_reg[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \crc_reg[25]_i_4 
       (.I0(\crc_reg[27]_i_4_n_0 ),
        .I1(gmii_tx_dat[13]),
        .I2(gmii_tx_dat[12]),
        .I3(p_5_in6_in),
        .I4(p_1_in221_in),
        .I5(p_4_in8_in),
        .O(\crc_reg[25]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \crc_reg[25]_i_5 
       (.I0(p_5_in6_in),
        .I1(p_1_in221_in),
        .I2(p_4_in8_in),
        .O(\crc_reg[25]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \crc_reg[25]_i_6 
       (.I0(p_4_in8_in),
        .I1(p_1_in221_in),
        .I2(p_5_in6_in),
        .I3(gmii_tx_dat[21]),
        .I4(gmii_tx_dat[20]),
        .O(\crc_reg[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hD0DDDDDDD0DDD0DD)) 
    \crc_reg[26]_i_1 
       (.I0(state[2]),
        .I1(p_1_in223_in),
        .I2(\crc_reg[26]_i_2_n_0 ),
        .I3(state[1]),
        .I4(\crc_reg[26]_i_3_n_0 ),
        .I5(\crc_reg[27]_i_4_n_0 ),
        .O(\crc_reg[26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \crc_reg[26]_i_10 
       (.I0(gmii_tx_dat[25]),
        .I1(gmii_tx_dat[31]),
        .I2(gmii_tx_dat[28]),
        .O(\crc_reg[26]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \crc_reg[26]_i_11 
       (.I0(gmii_tx_dat[17]),
        .I1(gmii_tx_dat[19]),
        .I2(gmii_tx_dat[20]),
        .O(\crc_reg[26]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \crc_reg[26]_i_12 
       (.I0(gmii_tx_dat[4]),
        .I1(gmii_tx_dat[1]),
        .I2(gmii_tx_dat[3]),
        .O(\crc_reg[26]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h40704373)) 
    \crc_reg[26]_i_2 
       (.I0(\crc_reg[26]_i_4_n_0 ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\crc_reg[26]_i_5_n_0 ),
        .I4(\crc_reg[26]_i_6_n_0 ),
        .O(\crc_reg[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[26]_i_3 
       (.I0(\crc_reg[26]_i_7_n_0 ),
        .I1(p_4_in8_in),
        .I2(\crc_reg[26]_i_8_n_0 ),
        .I3(gmii_tx_dat[12]),
        .I4(\crc_reg[26]_i_9_n_0 ),
        .I5(gmii_tx_dat[11]),
        .O(\crc_reg[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[26]_i_4 
       (.I0(p_4_in8_in),
        .I1(gmii_tx_dat[27]),
        .I2(\crc_reg[26]_i_7_n_0 ),
        .I3(\crc_reg[26]_i_10_n_0 ),
        .I4(p_3_in),
        .I5(p_1_in223_in),
        .O(\crc_reg[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[26]_i_5 
       (.I0(p_4_in8_in),
        .I1(gmii_tx_dat[23]),
        .I2(\crc_reg[26]_i_7_n_0 ),
        .I3(\crc_reg[26]_i_11_n_0 ),
        .I4(p_3_in),
        .I5(p_1_in223_in),
        .O(\crc_reg[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[26]_i_6 
       (.I0(p_4_in8_in),
        .I1(gmii_tx_dat[7]),
        .I2(\crc_reg[26]_i_7_n_0 ),
        .I3(\crc_reg[26]_i_12_n_0 ),
        .I4(p_3_in),
        .I5(p_1_in223_in),
        .O(\crc_reg[26]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[26]_i_7 
       (.I0(\crc_reg_reg_n_0_[30] ),
        .I1(p_5_in),
        .O(\crc_reg[26]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[26]_i_8 
       (.I0(gmii_tx_dat[9]),
        .I1(gmii_tx_dat[15]),
        .O(\crc_reg[26]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[26]_i_9 
       (.I0(p_3_in),
        .I1(p_1_in223_in),
        .O(\crc_reg[26]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hD0DDDDDDD0DDD0DD)) 
    \crc_reg[27]_i_1 
       (.I0(state[2]),
        .I1(p_1_in225_in),
        .I2(\crc_reg[27]_i_2_n_0 ),
        .I3(state[1]),
        .I4(\crc_reg[27]_i_3_n_0 ),
        .I5(\crc_reg[27]_i_4_n_0 ),
        .O(\crc_reg[27]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \crc_reg[27]_i_10 
       (.I0(p_6_in),
        .I1(gmii_tx_dat[30]),
        .I2(gmii_tx_dat[26]),
        .O(\crc_reg[27]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[27]_i_11 
       (.I0(p_6_in),
        .I1(gmii_tx_dat[22]),
        .O(\crc_reg[27]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[27]_i_12 
       (.I0(gmii_tx_dat[3]),
        .I1(gmii_tx_dat[6]),
        .O(\crc_reg[27]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h40704373)) 
    \crc_reg[27]_i_2 
       (.I0(\crc_reg[27]_i_5_n_0 ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\crc_reg[27]_i_6_n_0 ),
        .I4(\crc_reg[27]_i_7_n_0 ),
        .O(\crc_reg[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[27]_i_3 
       (.I0(gmii_tx_dat[14]),
        .I1(gmii_tx_dat[8]),
        .I2(\crc_reg[27]_i_8_n_0 ),
        .I3(p_6_in),
        .I4(\crc_reg[27]_i_9_n_0 ),
        .I5(\crc_reg[30]_i_6_n_0 ),
        .O(\crc_reg[27]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \crc_reg[27]_i_4 
       (.I0(\cnt_reg_n_0_[0] ),
        .I1(\cnt_reg_n_0_[1] ),
        .O(\crc_reg[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[27]_i_5 
       (.I0(\crc_reg[27]_i_10_n_0 ),
        .I1(\crc_reg[30]_i_6_n_0 ),
        .I2(gmii_tx_dat[27]),
        .I3(p_1_in225_in),
        .I4(p_2_in11_in),
        .I5(gmii_tx_dat[24]),
        .O(\crc_reg[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[27]_i_6 
       (.I0(\crc_reg[27]_i_11_n_0 ),
        .I1(\crc_reg[30]_i_6_n_0 ),
        .I2(gmii_tx_dat[18]),
        .I3(\crc_reg[27]_i_8_n_0 ),
        .I4(gmii_tx_dat[19]),
        .I5(gmii_tx_dat[16]),
        .O(\crc_reg[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[27]_i_7 
       (.I0(gmii_tx_dat[0]),
        .I1(gmii_tx_dat[2]),
        .I2(\crc_reg[27]_i_8_n_0 ),
        .I3(p_6_in),
        .I4(\crc_reg[27]_i_12_n_0 ),
        .I5(\crc_reg[30]_i_6_n_0 ),
        .O(\crc_reg[27]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[27]_i_8 
       (.I0(p_2_in11_in),
        .I1(p_1_in225_in),
        .O(\crc_reg[27]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[27]_i_9 
       (.I0(gmii_tx_dat[10]),
        .I1(gmii_tx_dat[11]),
        .O(\crc_reg[27]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hD0DDDDDDD0DDD0DD)) 
    \crc_reg[28]_i_1 
       (.I0(state[2]),
        .I1(p_1_in227_in),
        .I2(\crc_reg[28]_i_2_n_0 ),
        .I3(state[1]),
        .I4(\crc_reg[28]_i_3_n_0 ),
        .I5(\crc_reg[28]_i_4_n_0 ),
        .O(\crc_reg[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \crc_reg[28]_i_2 
       (.I0(gmii_tx_dat[26]),
        .I1(gmii_tx_dat[29]),
        .I2(gmii_tx_dat[25]),
        .I3(\crc_reg[28]_i_5_n_0 ),
        .I4(\cnt[5]_i_2_n_0 ),
        .I5(\crc_reg[28]_i_6_n_0 ),
        .O(\crc_reg[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[28]_i_3 
       (.I0(\crc_reg_reg_n_0_[30] ),
        .I1(p_1_in227_in),
        .I2(gmii_tx_dat[2]),
        .I3(\crc_reg[28]_i_7_n_0 ),
        .I4(p_2_in11_in),
        .I5(p_5_in6_in),
        .O(\crc_reg[28]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \crc_reg[28]_i_4 
       (.I0(\cnt_reg_n_0_[0] ),
        .I1(\cnt_reg_n_0_[1] ),
        .O(\crc_reg[28]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[28]_i_5 
       (.I0(p_1_in227_in),
        .I1(\crc_reg_reg_n_0_[30] ),
        .I2(p_5_in6_in),
        .I3(p_2_in11_in),
        .O(\crc_reg[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00005555C33C0000)) 
    \crc_reg[28]_i_6 
       (.I0(\crc_reg[28]_i_8_n_0 ),
        .I1(\crc_reg[28]_i_5_n_0 ),
        .I2(\crc_reg[7]_i_9_n_0 ),
        .I3(gmii_tx_dat[9]),
        .I4(\cnt_reg_n_0_[0] ),
        .I5(\cnt_reg_n_0_[1] ),
        .O(\crc_reg[28]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[28]_i_7 
       (.I0(gmii_tx_dat[5]),
        .I1(gmii_tx_dat[1]),
        .O(\crc_reg[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[28]_i_8 
       (.I0(\crc_reg_reg_n_0_[30] ),
        .I1(p_1_in227_in),
        .I2(gmii_tx_dat[17]),
        .I3(\crc_reg[28]_i_9_n_0 ),
        .I4(p_2_in11_in),
        .I5(p_5_in6_in),
        .O(\crc_reg[28]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[28]_i_9 
       (.I0(gmii_tx_dat[18]),
        .I1(gmii_tx_dat[21]),
        .O(\crc_reg[28]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hD0DDDDDDD0DDD0DD)) 
    \crc_reg[29]_i_1 
       (.I0(state[2]),
        .I1(p_1_in229_in),
        .I2(\crc_reg[29]_i_2_n_0 ),
        .I3(state[1]),
        .I4(\crc_reg[29]_i_3_n_0 ),
        .I5(\cnt[5]_i_2_n_0 ),
        .O(\crc_reg[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h01310D3D)) 
    \crc_reg[29]_i_2 
       (.I0(\crc_reg[29]_i_4_n_0 ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\crc_reg[29]_i_5_n_0 ),
        .I4(\crc_reg[29]_i_6_n_0 ),
        .O(\crc_reg[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[29]_i_3 
       (.I0(gmii_tx_dat[24]),
        .I1(\crc_reg[29]_i_7_n_0 ),
        .I2(p_1_in229_in),
        .I3(p_0_in5_in),
        .I4(gmii_tx_dat[25]),
        .I5(gmii_tx_dat[28]),
        .O(\crc_reg[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[29]_i_4 
       (.I0(p_1_in229_in),
        .I1(p_0_in5_in),
        .I2(gmii_tx_dat[1]),
        .I3(\crc_reg[29]_i_8_n_0 ),
        .I4(\crc_reg_reg_n_0_[30] ),
        .I5(p_4_in8_in),
        .O(\crc_reg[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[29]_i_5 
       (.I0(p_0_in5_in),
        .I1(p_1_in229_in),
        .I2(gmii_tx_dat[20]),
        .I3(\crc_reg[29]_i_9_n_0 ),
        .I4(\crc_reg_reg_n_0_[30] ),
        .I5(p_4_in8_in),
        .O(\crc_reg[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[29]_i_6 
       (.I0(\crc_reg[29]_i_7_n_0 ),
        .I1(p_0_in5_in),
        .I2(p_1_in229_in),
        .I3(gmii_tx_dat[9]),
        .I4(gmii_tx_dat[12]),
        .I5(gmii_tx_dat[8]),
        .O(\crc_reg[29]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[29]_i_7 
       (.I0(p_4_in8_in),
        .I1(\crc_reg_reg_n_0_[30] ),
        .O(\crc_reg[29]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[29]_i_8 
       (.I0(gmii_tx_dat[0]),
        .I1(gmii_tx_dat[4]),
        .O(\crc_reg[29]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[29]_i_9 
       (.I0(gmii_tx_dat[17]),
        .I1(gmii_tx_dat[16]),
        .O(\crc_reg[29]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFF5F5F5F7F7F5F5)) 
    \crc_reg[2]_i_1 
       (.I0(state[1]),
        .I1(\crc_reg[2]_i_2_n_0 ),
        .I2(\crc_reg[2]_i_3_n_0 ),
        .I3(\crc_reg[2]_i_4_n_0 ),
        .I4(\cnt_reg_n_0_[0] ),
        .I5(\cnt_reg_n_0_[1] ),
        .O(\crc_reg[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[2]_i_2 
       (.I0(\crc_reg[2]_i_5_n_0 ),
        .I1(gmii_tx_dat[8]),
        .I2(gmii_tx_dat[15]),
        .I3(gmii_tx_dat[9]),
        .I4(gmii_tx_dat[13]),
        .I5(gmii_tx_dat[14]),
        .O(\crc_reg[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000003CC35555)) 
    \crc_reg[2]_i_3 
       (.I0(\crc_reg[2]_i_6_n_0 ),
        .I1(gmii_tx_dat[21]),
        .I2(\crc_reg[2]_i_5_n_0 ),
        .I3(\crc_reg[5]_i_3_n_0 ),
        .I4(\cnt_reg_n_0_[1] ),
        .I5(\cnt_reg_n_0_[0] ),
        .O(\crc_reg[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[2]_i_4 
       (.I0(\crc_reg[2]_i_5_n_0 ),
        .I1(gmii_tx_dat[31]),
        .I2(gmii_tx_dat[29]),
        .I3(gmii_tx_dat[30]),
        .I4(gmii_tx_dat[25]),
        .I5(gmii_tx_dat[24]),
        .O(\crc_reg[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    \crc_reg[2]_i_5 
       (.I0(p_5_in),
        .I1(\crc_reg_reg_n_0_[30] ),
        .I2(p_0_in5_in),
        .I3(p_6_in),
        .I4(p_5_in6_in),
        .O(\crc_reg[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[2]_i_6 
       (.I0(gmii_tx_dat[7]),
        .I1(gmii_tx_dat[1]),
        .I2(gmii_tx_dat[6]),
        .I3(gmii_tx_dat[5]),
        .I4(gmii_tx_dat[0]),
        .I5(\crc_reg[2]_i_5_n_0 ),
        .O(\crc_reg[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDD0DDDDDDDD)) 
    \crc_reg[30]_i_1 
       (.I0(state[2]),
        .I1(p_1_in231_in),
        .I2(\crc_reg[30]_i_2_n_0 ),
        .I3(\crc_reg[30]_i_3_n_0 ),
        .I4(\crc_reg[30]_i_4_n_0 ),
        .I5(\crc_reg[30]_i_5_n_0 ),
        .O(\crc_reg[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \crc_reg[30]_i_2 
       (.I0(\crc_reg[6]_i_5_n_0 ),
        .I1(gmii_tx_dat[19]),
        .I2(gmii_tx_dat[16]),
        .I3(p_1_in231_in),
        .I4(p_3_in),
        .I5(p_0_in5_in),
        .O(\crc_reg[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \crc_reg[30]_i_3 
       (.I0(\cnt[5]_i_2_n_0 ),
        .I1(gmii_tx_dat[24]),
        .I2(gmii_tx_dat[27]),
        .I3(p_1_in231_in),
        .I4(p_3_in),
        .I5(p_0_in5_in),
        .O(\crc_reg[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \crc_reg[30]_i_4 
       (.I0(\crc_reg[28]_i_4_n_0 ),
        .I1(gmii_tx_dat[0]),
        .I2(gmii_tx_dat[3]),
        .I3(p_1_in231_in),
        .I4(p_3_in),
        .I5(p_0_in5_in),
        .O(\crc_reg[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h82282882AAAAAAAA)) 
    \crc_reg[30]_i_5 
       (.I0(state[1]),
        .I1(\crc_reg[30]_i_6_n_0 ),
        .I2(p_1_in231_in),
        .I3(gmii_tx_dat[8]),
        .I4(gmii_tx_dat[11]),
        .I5(\crc_reg[27]_i_4_n_0 ),
        .O(\crc_reg[30]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[30]_i_6 
       (.I0(p_3_in),
        .I1(p_0_in5_in),
        .O(\crc_reg[30]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h43)) 
    \crc_reg[31]_i_1 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(state[0]),
        .O(\crc_reg[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h3C41FF55)) 
    \crc_reg[31]_i_2 
       (.I0(state[2]),
        .I1(\crc_reg[31]_i_3_n_0 ),
        .I2(p_2_in11_in),
        .I3(p_1_in233_in),
        .I4(state[1]),
        .O(\crc_reg[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3050305F3F503F5F)) 
    \crc_reg[31]_i_3 
       (.I0(gmii_tx_dat[10]),
        .I1(gmii_tx_dat[26]),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(gmii_tx_dat[2]),
        .I5(gmii_tx_dat[18]),
        .O(\crc_reg[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF5575)) 
    \crc_reg[3]_i_1 
       (.I0(state[1]),
        .I1(\cnt_reg_n_0_[1] ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\crc_reg[3]_i_2_n_0 ),
        .I4(\crc_reg[3]_i_3_n_0 ),
        .O(\crc_reg[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[3]_i_2 
       (.I0(\crc_reg[3]_i_4_n_0 ),
        .I1(p_6_in),
        .I2(gmii_tx_dat[14]),
        .I3(gmii_tx_dat[13]),
        .I4(gmii_tx_dat[12]),
        .I5(gmii_tx_dat[8]),
        .O(\crc_reg[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h707340438083B0B3)) 
    \crc_reg[3]_i_3 
       (.I0(\crc_reg[3]_i_5_n_0 ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\crc_reg[3]_i_6_n_0 ),
        .I4(\crc_reg[3]_i_7_n_0 ),
        .I5(\crc_reg[3]_i_4_n_0 ),
        .O(\crc_reg[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \crc_reg[3]_i_4 
       (.I0(p_5_in6_in),
        .I1(p_4_in8_in),
        .I2(p_0_in5_in),
        .O(\crc_reg[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \crc_reg[3]_i_5 
       (.I0(gmii_tx_dat[24]),
        .I1(gmii_tx_dat[28]),
        .I2(gmii_tx_dat[30]),
        .I3(gmii_tx_dat[29]),
        .I4(p_6_in),
        .O(\crc_reg[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[3]_i_6 
       (.I0(gmii_tx_dat[0]),
        .I1(gmii_tx_dat[4]),
        .I2(gmii_tx_dat[5]),
        .I3(\crc_reg[3]_i_4_n_0 ),
        .I4(p_6_in),
        .I5(gmii_tx_dat[6]),
        .O(\crc_reg[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \crc_reg[3]_i_7 
       (.I0(gmii_tx_dat[16]),
        .I1(gmii_tx_dat[21]),
        .I2(p_6_in),
        .I3(gmii_tx_dat[22]),
        .I4(gmii_tx_dat[20]),
        .O(\crc_reg[3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF5575)) 
    \crc_reg[4]_i_1 
       (.I0(state[1]),
        .I1(\cnt_reg_n_0_[1] ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\crc_reg[4]_i_2_n_0 ),
        .I4(\crc_reg[4]_i_3_n_0 ),
        .O(\crc_reg[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[4]_i_2 
       (.I0(\crc_reg[4]_i_4_n_0 ),
        .I1(gmii_tx_dat[15]),
        .I2(gmii_tx_dat[9]),
        .I3(gmii_tx_dat[12]),
        .I4(gmii_tx_dat[11]),
        .I5(gmii_tx_dat[13]),
        .O(\crc_reg[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB3B0404383807073)) 
    \crc_reg[4]_i_3 
       (.I0(\crc_reg[4]_i_5_n_0 ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\crc_reg[4]_i_6_n_0 ),
        .I4(\crc_reg[4]_i_4_n_0 ),
        .I5(\crc_reg[4]_i_7_n_0 ),
        .O(\crc_reg[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    \crc_reg[4]_i_4 
       (.I0(p_4_in8_in),
        .I1(p_5_in6_in),
        .I2(p_5_in),
        .I3(p_3_in),
        .I4(\crc_reg_reg_n_0_[30] ),
        .O(\crc_reg[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \crc_reg[4]_i_5 
       (.I0(gmii_tx_dat[31]),
        .I1(gmii_tx_dat[25]),
        .I2(gmii_tx_dat[28]),
        .I3(gmii_tx_dat[27]),
        .I4(gmii_tx_dat[29]),
        .O(\crc_reg[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \crc_reg[4]_i_6 
       (.I0(gmii_tx_dat[7]),
        .I1(gmii_tx_dat[4]),
        .I2(gmii_tx_dat[3]),
        .I3(gmii_tx_dat[1]),
        .I4(gmii_tx_dat[5]),
        .O(\crc_reg[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \crc_reg[4]_i_7 
       (.I0(gmii_tx_dat[20]),
        .I1(gmii_tx_dat[19]),
        .I2(gmii_tx_dat[17]),
        .I3(gmii_tx_dat[23]),
        .I4(gmii_tx_dat[21]),
        .O(\crc_reg[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF5DD5D55D)) 
    \crc_reg[5]_i_1 
       (.I0(state[1]),
        .I1(\crc_reg[6]_i_5_n_0 ),
        .I2(\crc_reg[5]_i_2_n_0 ),
        .I3(\crc_reg[5]_i_3_n_0 ),
        .I4(\crc_reg[5]_i_4_n_0 ),
        .I5(\crc_reg[5]_i_5_n_0 ),
        .O(\crc_reg[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[5]_i_2 
       (.I0(p_2_in11_in),
        .I1(p_0_in5_in),
        .I2(p_3_in),
        .I3(p_4_in8_in),
        .I4(p_6_in),
        .I5(\crc_reg[26]_i_7_n_0 ),
        .O(\crc_reg[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[5]_i_3 
       (.I0(gmii_tx_dat[16]),
        .I1(gmii_tx_dat[17]),
        .I2(gmii_tx_dat[23]),
        .I3(gmii_tx_dat[22]),
        .O(\crc_reg[5]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \crc_reg[5]_i_4 
       (.I0(gmii_tx_dat[19]),
        .I1(gmii_tx_dat[20]),
        .I2(gmii_tx_dat[18]),
        .O(\crc_reg[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0009F00900F9F0F9)) 
    \crc_reg[5]_i_5 
       (.I0(\crc_reg[5]_i_2_n_0 ),
        .I1(\crc_reg[5]_i_6_n_0 ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(\crc_reg[5]_i_7_n_0 ),
        .I5(\crc_reg[5]_i_8_n_0 ),
        .O(\crc_reg[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[5]_i_6 
       (.I0(gmii_tx_dat[3]),
        .I1(gmii_tx_dat[6]),
        .I2(gmii_tx_dat[1]),
        .I3(gmii_tx_dat[2]),
        .I4(gmii_tx_dat[7]),
        .I5(\crc_reg[29]_i_8_n_0 ),
        .O(\crc_reg[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[5]_i_7 
       (.I0(gmii_tx_dat[24]),
        .I1(\crc_reg[26]_i_10_n_0 ),
        .I2(gmii_tx_dat[30]),
        .I3(gmii_tx_dat[27]),
        .I4(gmii_tx_dat[26]),
        .I5(\crc_reg[5]_i_2_n_0 ),
        .O(\crc_reg[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[5]_i_8 
       (.I0(gmii_tx_dat[12]),
        .I1(\crc_reg[6]_i_10_n_0 ),
        .I2(gmii_tx_dat[9]),
        .I3(gmii_tx_dat[15]),
        .I4(gmii_tx_dat[8]),
        .I5(\crc_reg[5]_i_2_n_0 ),
        .O(\crc_reg[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF96690000)) 
    \crc_reg[6]_i_1 
       (.I0(\crc_reg[6]_i_2_n_0 ),
        .I1(\crc_reg[6]_i_3_n_0 ),
        .I2(gmii_tx_dat[22]),
        .I3(\crc_reg[6]_i_4_n_0 ),
        .I4(\crc_reg[6]_i_5_n_0 ),
        .I5(\crc_reg[6]_i_6_n_0 ),
        .O(\crc_reg[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \crc_reg[6]_i_10 
       (.I0(gmii_tx_dat[14]),
        .I1(gmii_tx_dat[11]),
        .I2(gmii_tx_dat[10]),
        .O(\crc_reg[6]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[6]_i_11 
       (.I0(gmii_tx_dat[25]),
        .I1(gmii_tx_dat[24]),
        .O(\crc_reg[6]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \crc_reg[6]_i_2 
       (.I0(gmii_tx_dat[16]),
        .I1(gmii_tx_dat[17]),
        .I2(gmii_tx_dat[18]),
        .I3(gmii_tx_dat[21]),
        .I4(gmii_tx_dat[19]),
        .O(\crc_reg[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \crc_reg[6]_i_3 
       (.I0(\crc_reg_reg_n_0_[30] ),
        .I1(p_6_in),
        .I2(p_5_in6_in),
        .O(\crc_reg[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \crc_reg[6]_i_4 
       (.I0(p_3_in),
        .I1(p_2_in11_in),
        .I2(p_0_in5_in),
        .O(\crc_reg[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \crc_reg[6]_i_5 
       (.I0(\cnt_reg_n_0_[0] ),
        .I1(\cnt_reg_n_0_[1] ),
        .O(\crc_reg[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F5F3FFF0F5F3F)) 
    \crc_reg[6]_i_6 
       (.I0(\crc_reg[6]_i_7_n_0 ),
        .I1(\crc_reg[6]_i_8_n_0 ),
        .I2(state[1]),
        .I3(\cnt_reg_n_0_[0] ),
        .I4(\cnt_reg_n_0_[1] ),
        .I5(\crc_reg[6]_i_9_n_0 ),
        .O(\crc_reg[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[6]_i_7 
       (.I0(gmii_tx_dat[9]),
        .I1(gmii_tx_dat[8]),
        .I2(gmii_tx_dat[13]),
        .I3(\crc_reg[6]_i_10_n_0 ),
        .I4(\crc_reg[6]_i_3_n_0 ),
        .I5(\crc_reg[6]_i_4_n_0 ),
        .O(\crc_reg[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[6]_i_8 
       (.I0(\crc_reg[7]_i_10_n_0 ),
        .I1(gmii_tx_dat[5]),
        .I2(gmii_tx_dat[1]),
        .I3(\crc_reg[27]_i_12_n_0 ),
        .I4(\crc_reg[6]_i_4_n_0 ),
        .I5(\crc_reg[6]_i_3_n_0 ),
        .O(\crc_reg[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[6]_i_9 
       (.I0(\crc_reg[6]_i_4_n_0 ),
        .I1(\crc_reg[7]_i_7_n_0 ),
        .I2(\crc_reg[6]_i_11_n_0 ),
        .I3(gmii_tx_dat[27]),
        .I4(gmii_tx_dat[30]),
        .I5(\crc_reg[6]_i_3_n_0 ),
        .O(\crc_reg[6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBAAAFFFBBAAAFAA)) 
    \crc_reg[7]_i_1 
       (.I0(\crc_reg[7]_i_2_n_0 ),
        .I1(\crc_reg[7]_i_3_n_0 ),
        .I2(\crc_reg[7]_i_4_n_0 ),
        .I3(\cnt_reg_n_0_[0] ),
        .I4(\cnt_reg_n_0_[1] ),
        .I5(\crc_reg[7]_i_5_n_0 ),
        .O(\crc_reg[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[7]_i_10 
       (.I0(gmii_tx_dat[0]),
        .I1(gmii_tx_dat[2]),
        .O(\crc_reg[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00009600FFFFFFFF)) 
    \crc_reg[7]_i_2 
       (.I0(\crc_reg[10]_i_8_n_0 ),
        .I1(gmii_tx_dat[23]),
        .I2(\crc_reg[7]_i_6_n_0 ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(\cnt_reg_n_0_[0] ),
        .I5(state[1]),
        .O(\crc_reg[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[7]_i_3 
       (.I0(\crc_reg[7]_i_7_n_0 ),
        .I1(gmii_tx_dat[24]),
        .I2(gmii_tx_dat[31]),
        .I3(gmii_tx_dat[28]),
        .I4(\crc_reg[7]_i_8_n_0 ),
        .I5(\crc_reg[10]_i_8_n_0 ),
        .O(\crc_reg[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[7]_i_4 
       (.I0(\crc_reg[7]_i_8_n_0 ),
        .I1(gmii_tx_dat[12]),
        .I2(gmii_tx_dat[15]),
        .I3(\crc_reg[10]_i_8_n_0 ),
        .I4(\crc_reg[7]_i_9_n_0 ),
        .I5(gmii_tx_dat[8]),
        .O(\crc_reg[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[7]_i_5 
       (.I0(gmii_tx_dat[4]),
        .I1(gmii_tx_dat[5]),
        .I2(\crc_reg[7]_i_10_n_0 ),
        .I3(gmii_tx_dat[7]),
        .I4(\crc_reg[7]_i_8_n_0 ),
        .I5(\crc_reg[10]_i_8_n_0 ),
        .O(\crc_reg[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[7]_i_6 
       (.I0(gmii_tx_dat[20]),
        .I1(gmii_tx_dat[18]),
        .I2(p_2_in11_in),
        .I3(p_0_in5_in),
        .I4(gmii_tx_dat[21]),
        .I5(gmii_tx_dat[16]),
        .O(\crc_reg[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[7]_i_7 
       (.I0(gmii_tx_dat[26]),
        .I1(gmii_tx_dat[29]),
        .O(\crc_reg[7]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[7]_i_8 
       (.I0(p_2_in11_in),
        .I1(p_0_in5_in),
        .O(\crc_reg[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[7]_i_9 
       (.I0(gmii_tx_dat[10]),
        .I1(gmii_tx_dat[13]),
        .O(\crc_reg[7]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hDDD0DDDD)) 
    \crc_reg[8]_i_1 
       (.I0(state[2]),
        .I1(\crc_reg_reg_n_0_[0] ),
        .I2(\crc_reg[8]_i_2_n_0 ),
        .I3(\crc_reg[8]_i_3_n_0 ),
        .I4(state[1]),
        .O(\crc_reg[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3CC300005AA50000)) 
    \crc_reg[8]_i_2 
       (.I0(\crc_reg[11]_i_4_n_0 ),
        .I1(\crc_reg[11]_i_5_n_0 ),
        .I2(\crc_reg_reg_n_0_[0] ),
        .I3(p_3_in),
        .I4(\cnt_reg_n_0_[1] ),
        .I5(\cnt_reg_n_0_[0] ),
        .O(\crc_reg[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000003CC35AA5)) 
    \crc_reg[8]_i_3 
       (.I0(\crc_reg[11]_i_6_n_0 ),
        .I1(\crc_reg[11]_i_7_n_0 ),
        .I2(\crc_reg_reg_n_0_[0] ),
        .I3(p_3_in),
        .I4(\cnt_reg_n_0_[0] ),
        .I5(\cnt_reg_n_0_[1] ),
        .O(\crc_reg[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDD0DDD0DDD0DD)) 
    \crc_reg[9]_i_1 
       (.I0(state[2]),
        .I1(p_1_in194_in),
        .I2(\crc_reg[9]_i_2_n_0 ),
        .I3(state[1]),
        .I4(\crc_reg[27]_i_4_n_0 ),
        .I5(\crc_reg[9]_i_3_n_0 ),
        .O(\crc_reg[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3CAA00003CAA00FF)) 
    \crc_reg[9]_i_2 
       (.I0(\crc_reg[9]_i_4_n_0 ),
        .I1(\crc_reg[9]_i_5_n_0 ),
        .I2(\crc_reg[9]_i_6_n_0 ),
        .I3(\cnt_reg_n_0_[0] ),
        .I4(\cnt_reg_n_0_[1] ),
        .I5(\crc_reg[9]_i_7_n_0 ),
        .O(\crc_reg[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[9]_i_3 
       (.I0(p_2_in11_in),
        .I1(p_1_in194_in),
        .I2(gmii_tx_dat[13]),
        .I3(\crc_reg[9]_i_6_n_0 ),
        .I4(gmii_tx_dat[14]),
        .I5(\crc_reg[27]_i_9_n_0 ),
        .O(\crc_reg[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[9]_i_4 
       (.I0(\crc_reg[9]_i_8_n_0 ),
        .I1(gmii_tx_dat[22]),
        .I2(gmii_tx_dat[19]),
        .I3(gmii_tx_dat[21]),
        .I4(gmii_tx_dat[18]),
        .I5(\crc_reg[9]_i_6_n_0 ),
        .O(\crc_reg[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[9]_i_5 
       (.I0(gmii_tx_dat[30]),
        .I1(gmii_tx_dat[27]),
        .I2(gmii_tx_dat[26]),
        .I3(gmii_tx_dat[29]),
        .I4(p_1_in194_in),
        .I5(p_2_in11_in),
        .O(\crc_reg[9]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \crc_reg[9]_i_6 
       (.I0(p_6_in),
        .I1(p_5_in6_in),
        .I2(p_3_in),
        .O(\crc_reg[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[9]_i_7 
       (.I0(p_2_in11_in),
        .I1(p_1_in194_in),
        .I2(gmii_tx_dat[2]),
        .I3(gmii_tx_dat[5]),
        .I4(\crc_reg[27]_i_12_n_0 ),
        .I5(\crc_reg[9]_i_6_n_0 ),
        .O(\crc_reg[9]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[9]_i_8 
       (.I0(p_2_in11_in),
        .I1(p_1_in194_in),
        .O(\crc_reg[9]_i_8_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[0] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(\crc_reg[0]_i_1_n_0 ),
        .PRE(AR),
        .Q(\crc_reg_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[10] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(\crc_reg[10]_i_1_n_0 ),
        .PRE(AR),
        .Q(p_1_in209_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[11] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(\crc_reg[11]_i_1_n_0 ),
        .PRE(AR),
        .Q(p_1_in211_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[12] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(\crc_reg[12]_i_1_n_0 ),
        .PRE(AR),
        .Q(p_1_in212_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[13] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(\crc_reg[13]_i_1_n_0 ),
        .PRE(AR),
        .Q(p_1_in213_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[14] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(\crc_reg[14]_i_1_n_0 ),
        .PRE(AR),
        .Q(p_1_in215_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[15] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(\crc_reg[15]_i_1_n_0 ),
        .PRE(AR),
        .Q(p_1_in217_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[16] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(\crc_reg[16]_i_1_n_0 ),
        .PRE(AR),
        .Q(p_1_in219_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[17] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(\crc_reg[17]_i_1_n_0 ),
        .PRE(AR),
        .Q(p_1_in221_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[18] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(\crc_reg[18]_i_1_n_0 ),
        .PRE(AR),
        .Q(p_1_in223_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[19] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(\crc_reg[19]_i_1_n_0 ),
        .PRE(AR),
        .Q(p_1_in225_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[1] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(\crc_reg[1]_i_1_n_0 ),
        .PRE(AR),
        .Q(p_1_in194_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[20] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(\crc_reg[20]_i_1_n_0 ),
        .PRE(AR),
        .Q(p_1_in227_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[21] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(\crc_reg[21]_i_1_n_0 ),
        .PRE(AR),
        .Q(p_1_in229_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[22] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(\crc_reg[22]_i_1_n_0 ),
        .PRE(AR),
        .Q(p_1_in231_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[23] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(\crc_reg[23]_i_1_n_0 ),
        .PRE(AR),
        .Q(p_1_in233_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[24] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(\crc_reg[24]_i_1_n_0 ),
        .PRE(AR),
        .Q(p_5_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[25] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(\crc_reg[25]_i_1_n_0 ),
        .PRE(AR),
        .Q(p_6_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[26] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(\crc_reg[26]_i_1_n_0 ),
        .PRE(AR),
        .Q(p_5_in6_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[27] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(\crc_reg[27]_i_1_n_0 ),
        .PRE(AR),
        .Q(p_4_in8_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[28] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(\crc_reg[28]_i_1_n_0 ),
        .PRE(AR),
        .Q(p_3_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[29] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(\crc_reg[29]_i_1_n_0 ),
        .PRE(AR),
        .Q(p_2_in11_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[2] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(\crc_reg[2]_i_1_n_0 ),
        .PRE(AR),
        .Q(p_1_in196_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[30] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(\crc_reg[30]_i_1_n_0 ),
        .PRE(AR),
        .Q(\crc_reg_reg_n_0_[30] ));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[31] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(\crc_reg[31]_i_2_n_0 ),
        .PRE(AR),
        .Q(p_0_in5_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[3] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(\crc_reg[3]_i_1_n_0 ),
        .PRE(AR),
        .Q(p_1_in198_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[4] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(\crc_reg[4]_i_1_n_0 ),
        .PRE(AR),
        .Q(p_1_in200_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[5] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(\crc_reg[5]_i_1_n_0 ),
        .PRE(AR),
        .Q(p_1_in201_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[6] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(\crc_reg[6]_i_1_n_0 ),
        .PRE(AR),
        .Q(p_1_in203_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[7] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(\crc_reg[7]_i_1_n_0 ),
        .PRE(AR),
        .Q(p_1_in204_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[8] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(\crc_reg[8]_i_1_n_0 ),
        .PRE(AR),
        .Q(p_1_in206_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[9] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1_n_0 ),
        .D(\crc_reg[9]_i_1_n_0 ),
        .PRE(AR),
        .Q(p_1_in207_in));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_ctl_inferred_i_1
       (.I0(dout[35]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3_0[35]),
        .O(gmii_tx_ctl[3]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_ctl_inferred_i_2
       (.I0(dout[34]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3_0[34]),
        .O(gmii_tx_ctl[2]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_ctl_inferred_i_3
       (.I0(dout[33]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3_0[33]),
        .O(gmii_tx_ctl[1]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_ctl_inferred_i_4
       (.I0(dout[32]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3_0[32]),
        .O(gmii_tx_ctl[0]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_1
       (.I0(dout[31]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3_0[31]),
        .O(gmii_tx_dat[31]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_10
       (.I0(dout[22]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3_0[22]),
        .O(gmii_tx_dat[22]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_11
       (.I0(dout[21]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3_0[21]),
        .O(gmii_tx_dat[21]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_12
       (.I0(dout[20]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3_0[20]),
        .O(gmii_tx_dat[20]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_13
       (.I0(dout[19]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3_0[19]),
        .O(gmii_tx_dat[19]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_14
       (.I0(dout[18]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3_0[18]),
        .O(gmii_tx_dat[18]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_15
       (.I0(dout[17]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3_0[17]),
        .O(gmii_tx_dat[17]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_16
       (.I0(dout[16]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3_0[16]),
        .O(gmii_tx_dat[16]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_17
       (.I0(dout[15]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3_0[15]),
        .O(gmii_tx_dat[15]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_18
       (.I0(dout[14]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3_0[14]),
        .O(gmii_tx_dat[14]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_19
       (.I0(dout[13]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3_0[13]),
        .O(gmii_tx_dat[13]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_2
       (.I0(dout[30]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3_0[30]),
        .O(gmii_tx_dat[30]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_20
       (.I0(dout[12]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3_0[12]),
        .O(gmii_tx_dat[12]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_21
       (.I0(dout[11]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3_0[11]),
        .O(gmii_tx_dat[11]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_22
       (.I0(dout[10]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3_0[10]),
        .O(gmii_tx_dat[10]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_23
       (.I0(dout[9]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3_0[9]),
        .O(gmii_tx_dat[9]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_24
       (.I0(dout[8]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3_0[8]),
        .O(gmii_tx_dat[8]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_25
       (.I0(dout[7]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3_0[7]),
        .O(gmii_tx_dat[7]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_26
       (.I0(dout[6]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3_0[6]),
        .O(gmii_tx_dat[6]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_27
       (.I0(dout[5]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3_0[5]),
        .O(gmii_tx_dat[5]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_28
       (.I0(dout[4]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3_0[4]),
        .O(gmii_tx_dat[4]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_29
       (.I0(dout[3]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3_0[3]),
        .O(gmii_tx_dat[3]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_3
       (.I0(dout[29]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3_0[29]),
        .O(gmii_tx_dat[29]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_30
       (.I0(dout[2]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3_0[2]),
        .O(gmii_tx_dat[2]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_31
       (.I0(dout[1]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3_0[1]),
        .O(gmii_tx_dat[1]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_32
       (.I0(dout[0]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3_0[0]),
        .O(gmii_tx_dat[0]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_4
       (.I0(dout[28]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3_0[28]),
        .O(gmii_tx_dat[28]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_5
       (.I0(dout[27]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3_0[27]),
        .O(gmii_tx_dat[27]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_6
       (.I0(dout[26]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3_0[26]),
        .O(gmii_tx_dat[26]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_7
       (.I0(dout[25]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3_0[25]),
        .O(gmii_tx_dat[25]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_8
       (.I0(dout[24]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3_0[24]),
        .O(gmii_tx_dat[24]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_9
       (.I0(dout[23]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3_0[23]),
        .O(gmii_tx_dat[23]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_vld_inferred_i_1
       (.I0(\state_reg[1]_0 ),
        .I1(grt[1]),
        .I2(grt[0]),
        .I3(valid),
        .O(gmii_tx_vld));
  LUT6 #(
    .INIT(64'h4444FF4FFF4FFF4F)) 
    \gmii_txd[0]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(\gmii_txd[0]_i_2_n_0 ),
        .I3(\gmii_txd[0]_i_3_n_0 ),
        .I4(p_0_in5_in),
        .I5(state[2]),
        .O(\gmii_txd[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \gmii_txd[0]_i_2 
       (.I0(state[1]),
        .I1(gmii_tx_dat[24]),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\cnt_reg_n_0_[0] ),
        .O(\gmii_txd[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \gmii_txd[0]_i_3 
       (.I0(gmii_tx_dat[16]),
        .I1(gmii_tx_dat[0]),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(gmii_tx_dat[8]),
        .O(\gmii_txd[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h4F444444)) 
    \gmii_txd[1]_i_1 
       (.I0(\crc_reg_reg_n_0_[30] ),
        .I1(state[2]),
        .I2(\gmii_txd[1]_i_2_n_0 ),
        .I3(state[1]),
        .I4(state[0]),
        .O(\gmii_txd[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0503F50305F3F5F3)) 
    \gmii_txd[1]_i_2 
       (.I0(gmii_tx_dat[17]),
        .I1(gmii_tx_dat[1]),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(gmii_tx_dat[25]),
        .I5(gmii_tx_dat[9]),
        .O(\gmii_txd[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h507F7F7F)) 
    \gmii_txd[2]_i_1 
       (.I0(state[0]),
        .I1(\crc_reg[31]_i_3_n_0 ),
        .I2(state[1]),
        .I3(p_2_in11_in),
        .I4(state[2]),
        .O(\gmii_txd[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \gmii_txd[3]_i_1 
       (.I0(\crc_reg[20]_i_2_n_0 ),
        .I1(state[1]),
        .I2(state[0]),
        .I3(p_3_in),
        .I4(state[2]),
        .O(\gmii_txd[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4444FF4FFF4FFF4F)) 
    \gmii_txd[4]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(\gmii_txd[4]_i_2_n_0 ),
        .I3(\gmii_txd[4]_i_3_n_0 ),
        .I4(p_4_in8_in),
        .I5(state[2]),
        .O(\gmii_txd[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \gmii_txd[4]_i_2 
       (.I0(state[1]),
        .I1(\cnt_reg_n_0_[1] ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(gmii_tx_dat[28]),
        .O(\gmii_txd[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \gmii_txd[4]_i_3 
       (.I0(gmii_tx_dat[20]),
        .I1(gmii_tx_dat[4]),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(gmii_tx_dat[12]),
        .O(\gmii_txd[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h4F444444)) 
    \gmii_txd[5]_i_1 
       (.I0(p_5_in6_in),
        .I1(state[2]),
        .I2(\gmii_txd[5]_i_2_n_0 ),
        .I3(state[1]),
        .I4(state[0]),
        .O(\gmii_txd[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h50035F0350F35FF3)) 
    \gmii_txd[5]_i_2 
       (.I0(gmii_tx_dat[29]),
        .I1(gmii_tx_dat[5]),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(gmii_tx_dat[21]),
        .I5(gmii_tx_dat[13]),
        .O(\gmii_txd[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4444FF4FFF4FFF4F)) 
    \gmii_txd[6]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(\gmii_txd[6]_i_2_n_0 ),
        .I3(\gmii_txd[6]_i_3_n_0 ),
        .I4(p_6_in),
        .I5(state[2]),
        .O(\gmii_txd[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \gmii_txd[6]_i_2 
       (.I0(state[1]),
        .I1(\cnt_reg_n_0_[1] ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(gmii_tx_dat[30]),
        .O(\gmii_txd[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \gmii_txd[6]_i_3 
       (.I0(gmii_tx_dat[14]),
        .I1(gmii_tx_dat[22]),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(gmii_tx_dat[6]),
        .O(\gmii_txd[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h51515A0A)) 
    \gmii_txd[7]_i_1 
       (.I0(state[2]),
        .I1(\cnt[7]_i_3_n_0 ),
        .I2(state[1]),
        .I3(\cnt[0]_i_2_n_0 ),
        .I4(state[0]),
        .O(\gmii_txd[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF200F2F2)) 
    \gmii_txd[7]_i_2 
       (.I0(state[2]),
        .I1(p_5_in),
        .I2(state[1]),
        .I3(\crc_reg[22]_i_2_n_0 ),
        .I4(state[0]),
        .O(\gmii_txd[7]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \gmii_txd_reg[0] 
       (.C(gtx_clk),
        .CE(\gmii_txd[7]_i_1_n_0 ),
        .CLR(AR),
        .D(\gmii_txd[0]_i_1_n_0 ),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gmii_txd_reg[1] 
       (.C(gtx_clk),
        .CE(\gmii_txd[7]_i_1_n_0 ),
        .CLR(AR),
        .D(\gmii_txd[1]_i_1_n_0 ),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gmii_txd_reg[2] 
       (.C(gtx_clk),
        .CE(\gmii_txd[7]_i_1_n_0 ),
        .CLR(AR),
        .D(\gmii_txd[2]_i_1_n_0 ),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gmii_txd_reg[3] 
       (.C(gtx_clk),
        .CE(\gmii_txd[7]_i_1_n_0 ),
        .CLR(AR),
        .D(\gmii_txd[3]_i_1_n_0 ),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gmii_txd_reg[4] 
       (.C(gtx_clk),
        .CE(\gmii_txd[7]_i_1_n_0 ),
        .CLR(AR),
        .D(\gmii_txd[4]_i_1_n_0 ),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gmii_txd_reg[5] 
       (.C(gtx_clk),
        .CE(\gmii_txd[7]_i_1_n_0 ),
        .CLR(AR),
        .D(\gmii_txd[5]_i_1_n_0 ),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gmii_txd_reg[6] 
       (.C(gtx_clk),
        .CE(\gmii_txd[7]_i_1_n_0 ),
        .CLR(AR),
        .D(\gmii_txd[6]_i_1_n_0 ),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gmii_txd_reg[7] 
       (.C(gtx_clk),
        .CE(\gmii_txd[7]_i_1_n_0 ),
        .CLR(AR),
        .D(\gmii_txd[7]_i_2_n_0 ),
        .Q(Q[7]));
  LUT3 #(
    .INIT(8'h74)) 
    gmii_txen_i_1
       (.I0(state[2]),
        .I1(gmii_txen_i_2_n_0),
        .I2(gmii_txen_int),
        .O(gmii_txen_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBF00AA00)) 
    gmii_txen_i_2
       (.I0(state[0]),
        .I1(\cnt[7]_i_3_n_0 ),
        .I2(gmii_tx_vld),
        .I3(state[2]),
        .I4(state[1]),
        .I5(gmii_txen_i_3_n_0),
        .O(gmii_txen_i_2_n_0));
  LUT6 #(
    .INIT(64'h7EE8800000000000)) 
    gmii_txen_i_3
       (.I0(gmii_tx_ctl[0]),
        .I1(gmii_tx_ctl[1]),
        .I2(gmii_tx_ctl[3]),
        .I3(gmii_tx_ctl[2]),
        .I4(state[1]),
        .I5(state[0]),
        .O(gmii_txen_i_3_n_0));
  FDCE #(
    .INIT(1'b0)) 
    gmii_txen_reg
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(gmii_txen_i_1_n_0),
        .Q(gmii_txen_int));
  LUT4 #(
    .INIT(16'h2F20)) 
    gmii_txer_i_1
       (.I0(state[1]),
        .I1(state[2]),
        .I2(gmii_txen_i_2_n_0),
        .I3(gmii_txer_int),
        .O(gmii_txer_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    gmii_txer_reg
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(gmii_txer_i_1_n_0),
        .Q(gmii_txer_int));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \grt[0]_i_1__0 
       (.I0(grt_nxt[0]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(grt[0]),
        .O(\grt[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \grt[1]_i_1__0 
       (.I0(grt_nxt[1]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(grt[1]),
        .O(\grt[1]_i_1__0_n_0 ));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \grt_reg[0] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\grt[0]_i_1__0_n_0 ),
        .Q(grt[0]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \grt_reg[1] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\grt[1]_i_1__0_n_0 ),
        .Q(grt[1]));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    \msk[0]_i_1 
       (.I0(grt_nxt[0]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\msk[1]_i_4_n_0 ),
        .I4(\msk_reg_n_0_[0] ),
        .O(\msk[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0045000000FF0000)) 
    \msk[0]_i_2 
       (.I0(grt[0]),
        .I1(\msk_reg_n_0_[1] ),
        .I2(\state_reg[1]_0 ),
        .I3(\msk_reg_n_0_[0] ),
        .I4(valid),
        .I5(grt[1]),
        .O(grt_nxt[0]));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    \msk[1]_i_1 
       (.I0(grt_nxt[1]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\msk[1]_i_4_n_0 ),
        .I4(\msk_reg_n_0_[1] ),
        .O(\msk[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000BFB0000)) 
    \msk[1]_i_3 
       (.I0(\msk_reg_n_0_[0] ),
        .I1(valid),
        .I2(grt[1]),
        .I3(grt[0]),
        .I4(\state_reg[1]_0 ),
        .I5(\msk_reg_n_0_[1] ),
        .O(grt_nxt[1]));
  LUT6 #(
    .INIT(64'hFF005500150000FF)) 
    \msk[1]_i_4 
       (.I0(\cnt[7]_i_4_n_0 ),
        .I1(gmii_tx_vld),
        .I2(\cnt[7]_i_3_n_0 ),
        .I3(state[2]),
        .I4(state[1]),
        .I5(state[0]),
        .O(\msk[1]_i_4_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \msk_reg[0] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\msk[0]_i_1_n_0 ),
        .Q(\msk_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \msk_reg[1] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\msk[1]_i_1_n_0 ),
        .Q(\msk_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'h0454FFFF04540000)) 
    \state[0]_i_1 
       (.I0(state[1]),
        .I1(\cnt[5]_i_2_n_0 ),
        .I2(state[0]),
        .I3(\state[2]_i_2_n_0 ),
        .I4(state[2]),
        .I5(\state[0]_i_2_n_0 ),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'hA0CFA0C0)) 
    \state[0]_i_2 
       (.I0(\state[0]_i_3_n_0 ),
        .I1(\cnt[0]_i_2_n_0 ),
        .I2(state[1]),
        .I3(state[0]),
        .I4(\cnt[7]_i_4_n_0 ),
        .O(\state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA000054001545F7)) 
    \state[0]_i_3 
       (.I0(gmii_tx_ctl[2]),
        .I1(\cnt_reg_n_0_[1] ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(gmii_tx_ctl[1]),
        .I4(gmii_tx_ctl[3]),
        .I5(gmii_tx_ctl[0]),
        .O(\state[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0F8F0F0000800000)) 
    \state[1]_i_1 
       (.I0(gmii_tx_vld),
        .I1(\cnt[7]_i_3_n_0 ),
        .I2(state[2]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(\state[1]_i_2_n_0 ),
        .O(p_0_in__0[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF1111EEEF)) 
    \state[1]_i_2 
       (.I0(gmii_tx_ctl[1]),
        .I1(gmii_tx_ctl[3]),
        .I2(gmii_tx_ctl[0]),
        .I3(gmii_tx_ctl[2]),
        .I4(\cnt_reg_n_0_[0] ),
        .I5(\state[1]_i_3_n_0 ),
        .O(\state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFEFFFFFFFFF8)) 
    \state[1]_i_3 
       (.I0(gmii_tx_ctl[1]),
        .I1(gmii_tx_ctl[0]),
        .I2(\state[1]_i_4_n_0 ),
        .I3(gmii_tx_ctl[3]),
        .I4(gmii_tx_ctl[2]),
        .I5(\cnt_reg_n_0_[1] ),
        .O(\state[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \state[1]_i_4 
       (.I0(state[1]),
        .I1(state[0]),
        .O(\state[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h1A3A10305A7A5070)) 
    \state[2]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[2]),
        .I3(\state[2]_i_2_n_0 ),
        .I4(\state[2]_i_3_n_0 ),
        .I5(\state[2]_i_4_n_0 ),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \state[2]_i_2 
       (.I0(\cnt_reg_n_0_[2] ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[7] ),
        .I3(\cnt_reg_n_0_[5] ),
        .I4(\state[2]_i_5_n_0 ),
        .O(\state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7373537333333333)) 
    \state[2]_i_3 
       (.I0(gmii_tx_ctl[0]),
        .I1(\state[2]_i_6_n_0 ),
        .I2(gmii_tx_ctl[2]),
        .I3(gmii_tx_ctl[3]),
        .I4(state[1]),
        .I5(gmii_tx_ctl[1]),
        .O(\state[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hD5555555)) 
    \state[2]_i_4 
       (.I0(gmii_tx_vld),
        .I1(gmii_tx_ctl[3]),
        .I2(gmii_tx_ctl[2]),
        .I3(gmii_tx_ctl[0]),
        .I4(gmii_tx_ctl[1]),
        .O(\state[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \state[2]_i_5 
       (.I0(\cnt_reg_n_0_[6] ),
        .I1(\cnt_reg_n_0_[4] ),
        .I2(\cnt_reg_n_0_[3] ),
        .I3(\cnt_reg_n_0_[1] ),
        .O(\state[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000081B781B3)) 
    \state[2]_i_6 
       (.I0(gmii_tx_ctl[2]),
        .I1(gmii_tx_ctl[3]),
        .I2(gmii_tx_ctl[1]),
        .I3(gmii_tx_ctl[0]),
        .I4(\state[2]_i_7_n_0 ),
        .I5(\state[2]_i_8_n_0 ),
        .O(\state[2]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h15)) 
    \state[2]_i_7 
       (.I0(state[2]),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[1] ),
        .O(\state[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00AEBA00)) 
    \state[2]_i_8 
       (.I0(state[2]),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(gmii_tx_ctl[2]),
        .I4(gmii_tx_ctl[1]),
        .I5(\state[2]_i_9_n_0 ),
        .O(\state[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h40404044FFFFFFFF)) 
    \state[2]_i_9 
       (.I0(gmii_tx_ctl[3]),
        .I1(gmii_tx_ctl[0]),
        .I2(state[2]),
        .I3(\cnt_reg_n_0_[0] ),
        .I4(\cnt_reg_n_0_[1] ),
        .I5(state[1]),
        .O(\state[2]_i_9_n_0 ));
  (* FSM_ENCODED_STATES = "ST_READY:000,ST_START:001,ST_PRE:010,ST_DATA:011,ST_CRC:100,ST_IFG:101,ST_SKIP:110" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(p_0_in__0[0]),
        .Q(state[0]));
  (* FSM_ENCODED_STATES = "ST_READY:000,ST_START:001,ST_PRE:010,ST_DATA:011,ST_CRC:100,ST_IFG:101,ST_SKIP:110" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(p_0_in__0[1]),
        .Q(state[1]));
  (* FSM_ENCODED_STATES = "ST_READY:000,ST_START:001,ST_PRE:010,ST_DATA:011,ST_CRC:100,ST_IFG:101,ST_SKIP:110" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[2] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(p_0_in__0[2]),
        .Q(state[2]));
endmodule

(* ORIG_REF_NAME = "gig_eth_hsr_net_tx" *) 
module gig_eth_hsr_net_tx__parameterized0
   (Q,
    rd_en,
    \grt_reg[1]_0 ,
    gmii_txen_int,
    gmii_txer_int,
    gtx_clk,
    AR,
    valid,
    \state_reg[1]_0 ,
    dout,
    gmii_txen_i_3__0_0);
  output [7:0]Q;
  output rd_en;
  output \grt_reg[1]_0 ;
  output gmii_txen_int;
  output gmii_txer_int;
  input gtx_clk;
  input [0:0]AR;
  input valid;
  input \state_reg[1]_0 ;
  input [35:0]dout;
  input [35:0]gmii_txen_i_3__0_0;

  wire [0:0]AR;
  wire \HSR_FIFO_512.u_fifo_h2n_B_i_2_n_0 ;
  wire \HSR_FIFO_512.u_fifo_h2n_B_i_3_n_0 ;
  wire [7:0]Q;
  wire \cnt[0]_i_1__0_n_0 ;
  wire \cnt[0]_i_2__0_n_0 ;
  wire \cnt[0]_i_3__0_n_0 ;
  wire \cnt[0]_i_4__0_n_0 ;
  wire \cnt[1]_i_1__0_n_0 ;
  wire \cnt[1]_i_2__0_n_0 ;
  wire \cnt[1]_i_3__0_n_0 ;
  wire \cnt[1]_i_4__0_n_0 ;
  wire \cnt[1]_i_5__0_n_0 ;
  wire \cnt[2]_i_1__0_n_0 ;
  wire \cnt[2]_i_2__0_n_0 ;
  wire \cnt[3]_i_1__0_n_0 ;
  wire \cnt[4]_i_1__0_n_0 ;
  wire \cnt[5]_i_1__0_n_0 ;
  wire \cnt[5]_i_2__0_n_0 ;
  wire \cnt[6]_i_1__0_n_0 ;
  wire \cnt[7]_i_1__0_n_0 ;
  wire \cnt[7]_i_2__0_n_0 ;
  wire \cnt[7]_i_3__0_n_0 ;
  wire \cnt[7]_i_4__0_n_0 ;
  wire \cnt[7]_i_5__0_n_0 ;
  wire \cnt[7]_i_6__0_n_0 ;
  wire \cnt[7]_i_7__0_n_0 ;
  wire \cnt[7]_i_8__0_n_0 ;
  wire \cnt_reg_n_0_[0] ;
  wire \cnt_reg_n_0_[1] ;
  wire \cnt_reg_n_0_[2] ;
  wire \cnt_reg_n_0_[3] ;
  wire \cnt_reg_n_0_[4] ;
  wire \cnt_reg_n_0_[5] ;
  wire \cnt_reg_n_0_[6] ;
  wire \cnt_reg_n_0_[7] ;
  wire \crc_reg[0]_i_1__0_n_0 ;
  wire \crc_reg[0]_i_2__0_n_0 ;
  wire \crc_reg[0]_i_3__0_n_0 ;
  wire \crc_reg[10]_i_1__0_n_0 ;
  wire \crc_reg[10]_i_2__0_n_0 ;
  wire \crc_reg[10]_i_3__0_n_0 ;
  wire \crc_reg[10]_i_4__0_n_0 ;
  wire \crc_reg[10]_i_5__0_n_0 ;
  wire \crc_reg[10]_i_6__0_n_0 ;
  wire \crc_reg[10]_i_7__0_n_0 ;
  wire \crc_reg[10]_i_8__0_n_0 ;
  wire \crc_reg[11]_i_1__0_n_0 ;
  wire \crc_reg[11]_i_2__0_n_0 ;
  wire \crc_reg[11]_i_3__0_n_0 ;
  wire \crc_reg[11]_i_4__0_n_0 ;
  wire \crc_reg[11]_i_5__0_n_0 ;
  wire \crc_reg[11]_i_6__0_n_0 ;
  wire \crc_reg[11]_i_7__0_n_0 ;
  wire \crc_reg[11]_i_8__0_n_0 ;
  wire \crc_reg[12]_i_10__0_n_0 ;
  wire \crc_reg[12]_i_11__0_n_0 ;
  wire \crc_reg[12]_i_1__0_n_0 ;
  wire \crc_reg[12]_i_2__0_n_0 ;
  wire \crc_reg[12]_i_3__0_n_0 ;
  wire \crc_reg[12]_i_4__0_n_0 ;
  wire \crc_reg[12]_i_5__0_n_0 ;
  wire \crc_reg[12]_i_6__0_n_0 ;
  wire \crc_reg[12]_i_7__0_n_0 ;
  wire \crc_reg[12]_i_8__0_n_0 ;
  wire \crc_reg[12]_i_9__0_n_0 ;
  wire \crc_reg[13]_i_10__0_n_0 ;
  wire \crc_reg[13]_i_11__0_n_0 ;
  wire \crc_reg[13]_i_1__0_n_0 ;
  wire \crc_reg[13]_i_2__0_n_0 ;
  wire \crc_reg[13]_i_3__0_n_0 ;
  wire \crc_reg[13]_i_4__0_n_0 ;
  wire \crc_reg[13]_i_5__0_n_0 ;
  wire \crc_reg[13]_i_6__0_n_0 ;
  wire \crc_reg[13]_i_7__0_n_0 ;
  wire \crc_reg[13]_i_8__0_n_0 ;
  wire \crc_reg[13]_i_9__0_n_0 ;
  wire \crc_reg[14]_i_10__0_n_0 ;
  wire \crc_reg[14]_i_1__0_n_0 ;
  wire \crc_reg[14]_i_2__0_n_0 ;
  wire \crc_reg[14]_i_3__0_n_0 ;
  wire \crc_reg[14]_i_4__0_n_0 ;
  wire \crc_reg[14]_i_5__0_n_0 ;
  wire \crc_reg[14]_i_6__0_n_0 ;
  wire \crc_reg[14]_i_7__0_n_0 ;
  wire \crc_reg[14]_i_8__0_n_0 ;
  wire \crc_reg[14]_i_9__0_n_0 ;
  wire \crc_reg[15]_i_1__0_n_0 ;
  wire \crc_reg[15]_i_2__0_n_0 ;
  wire \crc_reg[15]_i_3__0_n_0 ;
  wire \crc_reg[15]_i_4__0_n_0 ;
  wire \crc_reg[15]_i_5__0_n_0 ;
  wire \crc_reg[15]_i_6__0_n_0 ;
  wire \crc_reg[15]_i_7__0_n_0 ;
  wire \crc_reg[15]_i_8__0_n_0 ;
  wire \crc_reg[16]_i_1__0_n_0 ;
  wire \crc_reg[16]_i_2__0_n_0 ;
  wire \crc_reg[16]_i_3__0_n_0 ;
  wire \crc_reg[16]_i_4__0_n_0 ;
  wire \crc_reg[16]_i_5__0_n_0 ;
  wire \crc_reg[16]_i_6__0_n_0 ;
  wire \crc_reg[16]_i_7__0_n_0 ;
  wire \crc_reg[16]_i_8__0_n_0 ;
  wire \crc_reg[17]_i_1__0_n_0 ;
  wire \crc_reg[17]_i_2__0_n_0 ;
  wire \crc_reg[17]_i_3__0_n_0 ;
  wire \crc_reg[17]_i_4__0_n_0 ;
  wire \crc_reg[17]_i_5__0_n_0 ;
  wire \crc_reg[17]_i_6__0_n_0 ;
  wire \crc_reg[17]_i_7__0_n_0 ;
  wire \crc_reg[18]_i_1__0_n_0 ;
  wire \crc_reg[18]_i_2__0_n_0 ;
  wire \crc_reg[18]_i_3__0_n_0 ;
  wire \crc_reg[18]_i_4__0_n_0 ;
  wire \crc_reg[18]_i_5__0_n_0 ;
  wire \crc_reg[18]_i_6__0_n_0 ;
  wire \crc_reg[18]_i_7__0_n_0 ;
  wire \crc_reg[19]_i_1__0_n_0 ;
  wire \crc_reg[19]_i_2__0_n_0 ;
  wire \crc_reg[19]_i_3__0_n_0 ;
  wire \crc_reg[19]_i_4__0_n_0 ;
  wire \crc_reg[19]_i_5__0_n_0 ;
  wire \crc_reg[19]_i_6__0_n_0 ;
  wire \crc_reg[1]_i_1__0_n_0 ;
  wire \crc_reg[1]_i_2__0_n_0 ;
  wire \crc_reg[1]_i_3__0_n_0 ;
  wire \crc_reg[1]_i_4__0_n_0 ;
  wire \crc_reg[1]_i_5__0_n_0 ;
  wire \crc_reg[1]_i_6__0_n_0 ;
  wire \crc_reg[20]_i_1__0_n_0 ;
  wire \crc_reg[20]_i_2__0_n_0 ;
  wire \crc_reg[21]_i_1__0_n_0 ;
  wire \crc_reg[22]_i_1__0_n_0 ;
  wire \crc_reg[22]_i_2__0_n_0 ;
  wire \crc_reg[23]_i_1__0_n_0 ;
  wire \crc_reg[23]_i_2__0_n_0 ;
  wire \crc_reg[23]_i_3__0_n_0 ;
  wire \crc_reg[23]_i_4__0_n_0 ;
  wire \crc_reg[23]_i_5__0_n_0 ;
  wire \crc_reg[23]_i_6__0_n_0 ;
  wire \crc_reg[24]_i_1__0_n_0 ;
  wire \crc_reg[24]_i_2__0_n_0 ;
  wire \crc_reg[24]_i_3__0_n_0 ;
  wire \crc_reg[24]_i_4__0_n_0 ;
  wire \crc_reg[24]_i_5__0_n_0 ;
  wire \crc_reg[24]_i_6__0_n_0 ;
  wire \crc_reg[25]_i_1__0_n_0 ;
  wire \crc_reg[25]_i_2__0_n_0 ;
  wire \crc_reg[25]_i_3__0_n_0 ;
  wire \crc_reg[25]_i_4__0_n_0 ;
  wire \crc_reg[25]_i_5__0_n_0 ;
  wire \crc_reg[25]_i_6__0_n_0 ;
  wire \crc_reg[26]_i_10__0_n_0 ;
  wire \crc_reg[26]_i_11__0_n_0 ;
  wire \crc_reg[26]_i_12__0_n_0 ;
  wire \crc_reg[26]_i_1__0_n_0 ;
  wire \crc_reg[26]_i_2__0_n_0 ;
  wire \crc_reg[26]_i_3__0_n_0 ;
  wire \crc_reg[26]_i_4__0_n_0 ;
  wire \crc_reg[26]_i_5__0_n_0 ;
  wire \crc_reg[26]_i_6__0_n_0 ;
  wire \crc_reg[26]_i_7__0_n_0 ;
  wire \crc_reg[26]_i_8__0_n_0 ;
  wire \crc_reg[26]_i_9__0_n_0 ;
  wire \crc_reg[27]_i_10__0_n_0 ;
  wire \crc_reg[27]_i_11__0_n_0 ;
  wire \crc_reg[27]_i_12__0_n_0 ;
  wire \crc_reg[27]_i_1__0_n_0 ;
  wire \crc_reg[27]_i_2__0_n_0 ;
  wire \crc_reg[27]_i_3__0_n_0 ;
  wire \crc_reg[27]_i_4__0_n_0 ;
  wire \crc_reg[27]_i_5__0_n_0 ;
  wire \crc_reg[27]_i_6__0_n_0 ;
  wire \crc_reg[27]_i_7__0_n_0 ;
  wire \crc_reg[27]_i_8__0_n_0 ;
  wire \crc_reg[27]_i_9__0_n_0 ;
  wire \crc_reg[28]_i_1__0_n_0 ;
  wire \crc_reg[28]_i_2__0_n_0 ;
  wire \crc_reg[28]_i_3__0_n_0 ;
  wire \crc_reg[28]_i_4__0_n_0 ;
  wire \crc_reg[28]_i_5__0_n_0 ;
  wire \crc_reg[28]_i_6__0_n_0 ;
  wire \crc_reg[28]_i_7__0_n_0 ;
  wire \crc_reg[28]_i_8__0_n_0 ;
  wire \crc_reg[28]_i_9__0_n_0 ;
  wire \crc_reg[29]_i_1__0_n_0 ;
  wire \crc_reg[29]_i_2__0_n_0 ;
  wire \crc_reg[29]_i_3__0_n_0 ;
  wire \crc_reg[29]_i_4__0_n_0 ;
  wire \crc_reg[29]_i_5__0_n_0 ;
  wire \crc_reg[29]_i_6__0_n_0 ;
  wire \crc_reg[29]_i_7__0_n_0 ;
  wire \crc_reg[29]_i_8__0_n_0 ;
  wire \crc_reg[29]_i_9__0_n_0 ;
  wire \crc_reg[2]_i_1__0_n_0 ;
  wire \crc_reg[2]_i_2__0_n_0 ;
  wire \crc_reg[2]_i_3__0_n_0 ;
  wire \crc_reg[2]_i_4__0_n_0 ;
  wire \crc_reg[2]_i_5__0_n_0 ;
  wire \crc_reg[2]_i_6__0_n_0 ;
  wire \crc_reg[30]_i_1__0_n_0 ;
  wire \crc_reg[30]_i_2__0_n_0 ;
  wire \crc_reg[30]_i_3__0_n_0 ;
  wire \crc_reg[30]_i_4__0_n_0 ;
  wire \crc_reg[30]_i_5__0_n_0 ;
  wire \crc_reg[30]_i_6__0_n_0 ;
  wire \crc_reg[31]_i_1__0_n_0 ;
  wire \crc_reg[31]_i_2__0_n_0 ;
  wire \crc_reg[31]_i_3__0_n_0 ;
  wire \crc_reg[3]_i_1__0_n_0 ;
  wire \crc_reg[3]_i_2__0_n_0 ;
  wire \crc_reg[3]_i_3__0_n_0 ;
  wire \crc_reg[3]_i_4__0_n_0 ;
  wire \crc_reg[3]_i_5__0_n_0 ;
  wire \crc_reg[3]_i_6__0_n_0 ;
  wire \crc_reg[3]_i_7__0_n_0 ;
  wire \crc_reg[4]_i_1__0_n_0 ;
  wire \crc_reg[4]_i_2__0_n_0 ;
  wire \crc_reg[4]_i_3__0_n_0 ;
  wire \crc_reg[4]_i_4__0_n_0 ;
  wire \crc_reg[4]_i_5__0_n_0 ;
  wire \crc_reg[4]_i_6__0_n_0 ;
  wire \crc_reg[4]_i_7__0_n_0 ;
  wire \crc_reg[5]_i_1__0_n_0 ;
  wire \crc_reg[5]_i_2__0_n_0 ;
  wire \crc_reg[5]_i_3__0_n_0 ;
  wire \crc_reg[5]_i_4__0_n_0 ;
  wire \crc_reg[5]_i_5__0_n_0 ;
  wire \crc_reg[5]_i_6__0_n_0 ;
  wire \crc_reg[5]_i_7__0_n_0 ;
  wire \crc_reg[5]_i_8__0_n_0 ;
  wire \crc_reg[6]_i_10__0_n_0 ;
  wire \crc_reg[6]_i_11__0_n_0 ;
  wire \crc_reg[6]_i_1__0_n_0 ;
  wire \crc_reg[6]_i_2__0_n_0 ;
  wire \crc_reg[6]_i_3__0_n_0 ;
  wire \crc_reg[6]_i_4__0_n_0 ;
  wire \crc_reg[6]_i_5__0_n_0 ;
  wire \crc_reg[6]_i_6__0_n_0 ;
  wire \crc_reg[6]_i_7__0_n_0 ;
  wire \crc_reg[6]_i_8__0_n_0 ;
  wire \crc_reg[6]_i_9__0_n_0 ;
  wire \crc_reg[7]_i_10__0_n_0 ;
  wire \crc_reg[7]_i_1__0_n_0 ;
  wire \crc_reg[7]_i_2__0_n_0 ;
  wire \crc_reg[7]_i_3__0_n_0 ;
  wire \crc_reg[7]_i_4__0_n_0 ;
  wire \crc_reg[7]_i_5__0_n_0 ;
  wire \crc_reg[7]_i_6__0_n_0 ;
  wire \crc_reg[7]_i_7__0_n_0 ;
  wire \crc_reg[7]_i_8__0_n_0 ;
  wire \crc_reg[7]_i_9__0_n_0 ;
  wire \crc_reg[8]_i_1__0_n_0 ;
  wire \crc_reg[8]_i_2__0_n_0 ;
  wire \crc_reg[8]_i_3__0_n_0 ;
  wire \crc_reg[9]_i_1__0_n_0 ;
  wire \crc_reg[9]_i_2__0_n_0 ;
  wire \crc_reg[9]_i_3__0_n_0 ;
  wire \crc_reg[9]_i_4__0_n_0 ;
  wire \crc_reg[9]_i_5__0_n_0 ;
  wire \crc_reg[9]_i_6__0_n_0 ;
  wire \crc_reg[9]_i_7__0_n_0 ;
  wire \crc_reg[9]_i_8__0_n_0 ;
  wire \crc_reg_reg_n_0_[0] ;
  wire \crc_reg_reg_n_0_[30] ;
  wire [35:0]dout;
  (* MARK_DEBUG *) wire [3:0]gmii_tx_ctl;
  (* MARK_DEBUG *) wire [31:0]gmii_tx_dat;
  (* MARK_DEBUG *) wire gmii_tx_vld;
  wire \gmii_txd[0]_i_1__0_n_0 ;
  wire \gmii_txd[0]_i_2__0_n_0 ;
  wire \gmii_txd[0]_i_3__0_n_0 ;
  wire \gmii_txd[1]_i_1__0_n_0 ;
  wire \gmii_txd[1]_i_2__0_n_0 ;
  wire \gmii_txd[2]_i_1__0_n_0 ;
  wire \gmii_txd[3]_i_1__0_n_0 ;
  wire \gmii_txd[4]_i_1__0_n_0 ;
  wire \gmii_txd[4]_i_2__0_n_0 ;
  wire \gmii_txd[4]_i_3__0_n_0 ;
  wire \gmii_txd[5]_i_1__0_n_0 ;
  wire \gmii_txd[5]_i_2__0_n_0 ;
  wire \gmii_txd[6]_i_1__0_n_0 ;
  wire \gmii_txd[6]_i_2__0_n_0 ;
  wire \gmii_txd[6]_i_3__0_n_0 ;
  wire \gmii_txd[7]_i_1__0_n_0 ;
  wire \gmii_txd[7]_i_2__0_n_0 ;
  wire gmii_txen_i_1__0_n_0;
  wire gmii_txen_i_2__0_n_0;
  wire [35:0]gmii_txen_i_3__0_0;
  wire gmii_txen_i_3__0_n_0;
  wire gmii_txen_int;
  wire gmii_txer_i_1__0_n_0;
  wire gmii_txer_int;
  (* MARK_DEBUG *) wire [1:0]grt;
  wire \grt[0]_i_1__1_n_0 ;
  wire \grt[1]_i_1__1_n_0 ;
  wire [1:0]grt_nxt;
  wire \grt_reg[1]_0 ;
  wire gtx_clk;
  wire \msk[0]_i_1__0_n_0 ;
  wire \msk[1]_i_1__0_n_0 ;
  wire \msk[1]_i_3__0_n_0 ;
  wire \msk_reg_n_0_[0] ;
  wire \msk_reg_n_0_[1] ;
  wire p_0_in5_in;
  wire [2:0]p_0_in__0;
  wire p_1_in194_in;
  wire p_1_in196_in;
  wire p_1_in198_in;
  wire p_1_in200_in;
  wire p_1_in201_in;
  wire p_1_in203_in;
  wire p_1_in204_in;
  wire p_1_in206_in;
  wire p_1_in207_in;
  wire p_1_in209_in;
  wire p_1_in211_in;
  wire p_1_in212_in;
  wire p_1_in213_in;
  wire p_1_in215_in;
  wire p_1_in217_in;
  wire p_1_in219_in;
  wire p_1_in221_in;
  wire p_1_in223_in;
  wire p_1_in225_in;
  wire p_1_in227_in;
  wire p_1_in229_in;
  wire p_1_in231_in;
  wire p_1_in233_in;
  wire p_2_in11_in;
  wire p_3_in;
  wire p_4_in8_in;
  wire p_5_in;
  wire p_5_in6_in;
  wire p_6_in;
  wire rd_en;
  (* MARK_DEBUG *) (* RTL_KEEP = "true" *) wire [2:0]state;
  wire \state[0]_i_2__0_n_0 ;
  wire \state[0]_i_3__0_n_0 ;
  wire \state[1]_i_2__0_n_0 ;
  wire \state[1]_i_3__0_n_0 ;
  wire \state[1]_i_4__0_n_0 ;
  wire \state[2]_i_2__0_n_0 ;
  wire \state[2]_i_3__0_n_0 ;
  wire \state[2]_i_4__0_n_0 ;
  wire \state[2]_i_5__0_n_0 ;
  wire \state[2]_i_6__0_n_0 ;
  wire \state[2]_i_7__0_n_0 ;
  wire \state[2]_i_8__0_n_0 ;
  wire \state[2]_i_9__0_n_0 ;
  wire \state_reg[1]_0 ;
  wire valid;

  LUT3 #(
    .INIT(8'h08)) 
    \HSR_FIFO_512.u_fifo_h2n_B_i_1 
       (.I0(\HSR_FIFO_512.u_fifo_h2n_B_i_2_n_0 ),
        .I1(grt[1]),
        .I2(grt[0]),
        .O(\grt_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h04C0040004000400)) 
    \HSR_FIFO_512.u_fifo_h2n_B_i_2 
       (.I0(\HSR_FIFO_512.u_fifo_h2n_B_i_3_n_0 ),
        .I1(state[1]),
        .I2(state[2]),
        .I3(state[0]),
        .I4(\cnt[7]_i_3__0_n_0 ),
        .I5(gmii_tx_vld),
        .O(\HSR_FIFO_512.u_fifo_h2n_B_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFBF55EFFBBD)) 
    \HSR_FIFO_512.u_fifo_h2n_B_i_3 
       (.I0(gmii_tx_ctl[0]),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(gmii_tx_ctl[1]),
        .I4(gmii_tx_ctl[2]),
        .I5(gmii_tx_ctl[3]),
        .O(\HSR_FIFO_512.u_fifo_h2n_B_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \HSR_FIFO_512.u_fifo_n2n_A_i_1 
       (.I0(\HSR_FIFO_512.u_fifo_h2n_B_i_2_n_0 ),
        .I1(grt[0]),
        .I2(grt[1]),
        .O(rd_en));
  LUT6 #(
    .INIT(64'h2233777723232222)) 
    \cnt[0]_i_1__0 
       (.I0(state[2]),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt[0]_i_2__0_n_0 ),
        .I3(\cnt[0]_i_3__0_n_0 ),
        .I4(state[1]),
        .I5(state[0]),
        .O(\cnt[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \cnt[0]_i_2__0 
       (.I0(\cnt_reg_n_0_[3] ),
        .I1(\cnt_reg_n_0_[2] ),
        .I2(\cnt[5]_i_2__0_n_0 ),
        .I3(\cnt[0]_i_4__0_n_0 ),
        .I4(\cnt_reg_n_0_[4] ),
        .I5(\cnt_reg_n_0_[6] ),
        .O(\cnt[0]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h00040100)) 
    \cnt[0]_i_3__0 
       (.I0(gmii_tx_ctl[1]),
        .I1(gmii_tx_ctl[2]),
        .I2(gmii_tx_ctl[3]),
        .I3(gmii_tx_ctl[0]),
        .I4(\cnt_reg_n_0_[1] ),
        .O(\cnt[0]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \cnt[0]_i_4__0 
       (.I0(\cnt_reg_n_0_[7] ),
        .I1(\cnt_reg_n_0_[5] ),
        .O(\cnt[0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000620066666666)) 
    \cnt[1]_i_1__0 
       (.I0(\cnt_reg_n_0_[0] ),
        .I1(\cnt_reg_n_0_[1] ),
        .I2(\cnt[1]_i_2__0_n_0 ),
        .I3(\cnt[1]_i_3__0_n_0 ),
        .I4(\cnt[1]_i_4__0_n_0 ),
        .I5(\cnt[1]_i_5__0_n_0 ),
        .O(\cnt[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \cnt[1]_i_2__0 
       (.I0(gmii_tx_ctl[1]),
        .I1(gmii_tx_ctl[0]),
        .I2(gmii_tx_ctl[2]),
        .I3(gmii_tx_ctl[3]),
        .O(\cnt[1]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \cnt[1]_i_3__0 
       (.I0(state[1]),
        .I1(state[0]),
        .O(\cnt[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000100)) 
    \cnt[1]_i_4__0 
       (.I0(gmii_tx_ctl[1]),
        .I1(gmii_tx_ctl[3]),
        .I2(gmii_tx_ctl[2]),
        .I3(gmii_tx_ctl[0]),
        .I4(\cnt_reg_n_0_[1] ),
        .I5(\cnt_reg_n_0_[0] ),
        .O(\cnt[1]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h5551)) 
    \cnt[1]_i_5__0 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\cnt[0]_i_2__0_n_0 ),
        .O(\cnt[1]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000FF2AF02A0000)) 
    \cnt[2]_i_1__0 
       (.I0(state[1]),
        .I1(\cnt[2]_i_2__0_n_0 ),
        .I2(state[0]),
        .I3(state[2]),
        .I4(\cnt[5]_i_2__0_n_0 ),
        .I5(\cnt_reg_n_0_[2] ),
        .O(\cnt[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0002000401000010)) 
    \cnt[2]_i_2__0 
       (.I0(gmii_tx_ctl[3]),
        .I1(gmii_tx_ctl[2]),
        .I2(gmii_tx_ctl[0]),
        .I3(gmii_tx_ctl[1]),
        .I4(\cnt_reg_n_0_[0] ),
        .I5(\cnt_reg_n_0_[1] ),
        .O(\cnt[2]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \cnt[3]_i_1__0 
       (.I0(\cnt[7]_i_6__0_n_0 ),
        .I1(\cnt_reg_n_0_[2] ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(\cnt_reg_n_0_[3] ),
        .O(\cnt[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \cnt[4]_i_1__0 
       (.I0(\cnt[7]_i_6__0_n_0 ),
        .I1(\cnt_reg_n_0_[1] ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\cnt_reg_n_0_[2] ),
        .I4(\cnt_reg_n_0_[3] ),
        .I5(\cnt_reg_n_0_[4] ),
        .O(\cnt[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \cnt[5]_i_1__0 
       (.I0(\cnt[7]_i_6__0_n_0 ),
        .I1(\cnt_reg_n_0_[3] ),
        .I2(\cnt_reg_n_0_[2] ),
        .I3(\cnt[5]_i_2__0_n_0 ),
        .I4(\cnt_reg_n_0_[4] ),
        .I5(\cnt_reg_n_0_[5] ),
        .O(\cnt[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cnt[5]_i_2__0 
       (.I0(\cnt_reg_n_0_[0] ),
        .I1(\cnt_reg_n_0_[1] ),
        .O(\cnt[5]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \cnt[6]_i_1__0 
       (.I0(\cnt[7]_i_5__0_n_0 ),
        .I1(\cnt_reg_n_0_[6] ),
        .I2(\cnt[7]_i_6__0_n_0 ),
        .O(\cnt[6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h55BF55BA)) 
    \cnt[7]_i_1__0 
       (.I0(state[2]),
        .I1(\cnt[7]_i_3__0_n_0 ),
        .I2(state[0]),
        .I3(state[1]),
        .I4(\cnt[7]_i_4__0_n_0 ),
        .O(\cnt[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h7800)) 
    \cnt[7]_i_2__0 
       (.I0(\cnt[7]_i_5__0_n_0 ),
        .I1(\cnt_reg_n_0_[6] ),
        .I2(\cnt_reg_n_0_[7] ),
        .I3(\cnt[7]_i_6__0_n_0 ),
        .O(\cnt[7]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \cnt[7]_i_3__0 
       (.I0(gmii_tx_ctl[1]),
        .I1(gmii_tx_ctl[0]),
        .I2(gmii_tx_ctl[2]),
        .I3(gmii_tx_ctl[3]),
        .O(\cnt[7]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h040455040C0CFF0C)) 
    \cnt[7]_i_4__0 
       (.I0(grt[1]),
        .I1(valid),
        .I2(\msk_reg_n_0_[0] ),
        .I3(\state_reg[1]_0 ),
        .I4(\msk_reg_n_0_[1] ),
        .I5(grt[0]),
        .O(\cnt[7]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \cnt[7]_i_5__0 
       (.I0(\cnt_reg_n_0_[5] ),
        .I1(\cnt_reg_n_0_[4] ),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\cnt_reg_n_0_[0] ),
        .I4(\cnt_reg_n_0_[2] ),
        .I5(\cnt_reg_n_0_[3] ),
        .O(\cnt[7]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h5575000055755575)) 
    \cnt[7]_i_6__0 
       (.I0(\cnt[1]_i_5__0_n_0 ),
        .I1(\cnt[1]_i_4__0_n_0 ),
        .I2(\cnt[1]_i_3__0_n_0 ),
        .I3(\cnt[7]_i_7__0_n_0 ),
        .I4(\cnt[7]_i_8__0_n_0 ),
        .I5(\cnt[5]_i_2__0_n_0 ),
        .O(\cnt[7]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800020000)) 
    \cnt[7]_i_7__0 
       (.I0(\cnt_reg_n_0_[1] ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(gmii_tx_ctl[1]),
        .I3(gmii_tx_ctl[0]),
        .I4(gmii_tx_ctl[2]),
        .I5(gmii_tx_ctl[3]),
        .O(\cnt[7]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \cnt[7]_i_8__0 
       (.I0(state[0]),
        .I1(state[2]),
        .O(\cnt[7]_i_8__0_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[0] 
       (.C(gtx_clk),
        .CE(\cnt[7]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\cnt[0]_i_1__0_n_0 ),
        .Q(\cnt_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[1] 
       (.C(gtx_clk),
        .CE(\cnt[7]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\cnt[1]_i_1__0_n_0 ),
        .Q(\cnt_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[2] 
       (.C(gtx_clk),
        .CE(\cnt[7]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\cnt[2]_i_1__0_n_0 ),
        .Q(\cnt_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[3] 
       (.C(gtx_clk),
        .CE(\cnt[7]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\cnt[3]_i_1__0_n_0 ),
        .Q(\cnt_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[4] 
       (.C(gtx_clk),
        .CE(\cnt[7]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\cnt[4]_i_1__0_n_0 ),
        .Q(\cnt_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[5] 
       (.C(gtx_clk),
        .CE(\cnt[7]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\cnt[5]_i_1__0_n_0 ),
        .Q(\cnt_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[6] 
       (.C(gtx_clk),
        .CE(\cnt[7]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\cnt[6]_i_1__0_n_0 ),
        .Q(\cnt_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \cnt_reg[7] 
       (.C(gtx_clk),
        .CE(\cnt[7]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\cnt[7]_i_2__0_n_0 ),
        .Q(\cnt_reg_n_0_[7] ));
  LUT3 #(
    .INIT(8'hEF)) 
    \crc_reg[0]_i_1__0 
       (.I0(\crc_reg[0]_i_2__0_n_0 ),
        .I1(\crc_reg[0]_i_3__0_n_0 ),
        .I2(state[1]),
        .O(\crc_reg[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h000900F900F60006)) 
    \crc_reg[0]_i_2__0 
       (.I0(gmii_tx_dat[1]),
        .I1(gmii_tx_dat[7]),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(\crc_reg[26]_i_8__0_n_0 ),
        .I5(\crc_reg[26]_i_7__0_n_0 ),
        .O(\crc_reg[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h4C80408C408C4C80)) 
    \crc_reg[0]_i_3__0 
       (.I0(\crc_reg[12]_i_7__0_n_0 ),
        .I1(\cnt_reg_n_0_[1] ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\crc_reg[26]_i_7__0_n_0 ),
        .I4(gmii_tx_dat[23]),
        .I5(gmii_tx_dat[17]),
        .O(\crc_reg[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDD0DDD0DDD0DD)) 
    \crc_reg[10]_i_1__0 
       (.I0(state[2]),
        .I1(p_1_in196_in),
        .I2(\crc_reg[10]_i_2__0_n_0 ),
        .I3(state[1]),
        .I4(\crc_reg[27]_i_4__0_n_0 ),
        .I5(\crc_reg[10]_i_3__0_n_0 ),
        .O(\crc_reg[10]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAC00AC0F)) 
    \crc_reg[10]_i_2__0 
       (.I0(\crc_reg[10]_i_4__0_n_0 ),
        .I1(\crc_reg[10]_i_5__0_n_0 ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(\crc_reg[10]_i_6__0_n_0 ),
        .O(\crc_reg[10]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[10]_i_3__0 
       (.I0(\crc_reg[10]_i_7__0_n_0 ),
        .I1(gmii_tx_dat[13]),
        .I2(gmii_tx_dat[10]),
        .I3(gmii_tx_dat[12]),
        .I4(gmii_tx_dat[15]),
        .I5(\crc_reg[10]_i_8__0_n_0 ),
        .O(\crc_reg[10]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[10]_i_4__0 
       (.I0(p_1_in196_in),
        .I1(p_2_in11_in),
        .I2(\crc_reg[7]_i_7__0_n_0 ),
        .I3(gmii_tx_dat[31]),
        .I4(gmii_tx_dat[28]),
        .I5(\crc_reg[10]_i_8__0_n_0 ),
        .O(\crc_reg[10]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[10]_i_5__0 
       (.I0(\crc_reg[10]_i_7__0_n_0 ),
        .I1(gmii_tx_dat[21]),
        .I2(gmii_tx_dat[20]),
        .I3(gmii_tx_dat[18]),
        .I4(\crc_reg[10]_i_8__0_n_0 ),
        .I5(gmii_tx_dat[23]),
        .O(\crc_reg[10]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[10]_i_6__0 
       (.I0(\crc_reg[10]_i_7__0_n_0 ),
        .I1(gmii_tx_dat[2]),
        .I2(gmii_tx_dat[5]),
        .I3(gmii_tx_dat[4]),
        .I4(gmii_tx_dat[7]),
        .I5(\crc_reg[10]_i_8__0_n_0 ),
        .O(\crc_reg[10]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[10]_i_7__0 
       (.I0(p_2_in11_in),
        .I1(p_1_in196_in),
        .O(\crc_reg[10]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \crc_reg[10]_i_8__0 
       (.I0(p_4_in8_in),
        .I1(p_5_in6_in),
        .I2(p_5_in),
        .O(\crc_reg[10]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'hDDD0DDDD)) 
    \crc_reg[11]_i_1__0 
       (.I0(state[2]),
        .I1(p_1_in198_in),
        .I2(\crc_reg[11]_i_2__0_n_0 ),
        .I3(\crc_reg[11]_i_3__0_n_0 ),
        .I4(state[1]),
        .O(\crc_reg[11]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h3CC3000069690000)) 
    \crc_reg[11]_i_2__0 
       (.I0(\crc_reg[11]_i_4__0_n_0 ),
        .I1(p_1_in198_in),
        .I2(p_3_in),
        .I3(\crc_reg[11]_i_5__0_n_0 ),
        .I4(\cnt_reg_n_0_[1] ),
        .I5(\cnt_reg_n_0_[0] ),
        .O(\crc_reg[11]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000003CC36969)) 
    \crc_reg[11]_i_3__0 
       (.I0(\crc_reg[11]_i_6__0_n_0 ),
        .I1(p_1_in198_in),
        .I2(p_3_in),
        .I3(\crc_reg[11]_i_7__0_n_0 ),
        .I4(\cnt_reg_n_0_[0] ),
        .I5(\cnt_reg_n_0_[1] ),
        .O(\crc_reg[11]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[11]_i_4__0 
       (.I0(p_5_in),
        .I1(gmii_tx_dat[22]),
        .I2(gmii_tx_dat[23]),
        .I3(\crc_reg[11]_i_8__0_n_0 ),
        .I4(gmii_tx_dat[20]),
        .I5(gmii_tx_dat[19]),
        .O(\crc_reg[11]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[11]_i_5__0 
       (.I0(gmii_tx_dat[30]),
        .I1(p_5_in),
        .I2(gmii_tx_dat[31]),
        .I3(\crc_reg[11]_i_8__0_n_0 ),
        .I4(gmii_tx_dat[28]),
        .I5(gmii_tx_dat[27]),
        .O(\crc_reg[11]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[11]_i_6__0 
       (.I0(\crc_reg[11]_i_8__0_n_0 ),
        .I1(p_5_in),
        .I2(gmii_tx_dat[4]),
        .I3(gmii_tx_dat[3]),
        .I4(gmii_tx_dat[6]),
        .I5(gmii_tx_dat[7]),
        .O(\crc_reg[11]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[11]_i_7__0 
       (.I0(\crc_reg[11]_i_8__0_n_0 ),
        .I1(p_5_in),
        .I2(gmii_tx_dat[15]),
        .I3(gmii_tx_dat[14]),
        .I4(gmii_tx_dat[11]),
        .I5(gmii_tx_dat[12]),
        .O(\crc_reg[11]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[11]_i_8__0 
       (.I0(p_4_in8_in),
        .I1(p_6_in),
        .O(\crc_reg[11]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[12]_i_10__0 
       (.I0(gmii_tx_dat[9]),
        .I1(gmii_tx_dat[11]),
        .I2(gmii_tx_dat[10]),
        .I3(gmii_tx_dat[13]),
        .I4(gmii_tx_dat[14]),
        .I5(\crc_reg[12]_i_5__0_n_0 ),
        .O(\crc_reg[12]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[12]_i_11__0 
       (.I0(\crc_reg[12]_i_5__0_n_0 ),
        .I1(gmii_tx_dat[5]),
        .I2(gmii_tx_dat[7]),
        .I3(gmii_tx_dat[2]),
        .I4(gmii_tx_dat[1]),
        .I5(\crc_reg[27]_i_12__0_n_0 ),
        .O(\crc_reg[12]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDD0DDDDDDDDDD)) 
    \crc_reg[12]_i_1__0 
       (.I0(state[2]),
        .I1(p_1_in200_in),
        .I2(\crc_reg[12]_i_2__0_n_0 ),
        .I3(state[1]),
        .I4(\crc_reg[12]_i_3__0_n_0 ),
        .I5(\crc_reg[12]_i_4__0_n_0 ),
        .O(\crc_reg[12]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966900000000)) 
    \crc_reg[12]_i_2__0 
       (.I0(\crc_reg[12]_i_5__0_n_0 ),
        .I1(\crc_reg[12]_i_6__0_n_0 ),
        .I2(\crc_reg[12]_i_7__0_n_0 ),
        .I3(p_2_in11_in),
        .I4(p_1_in200_in),
        .I5(\cnt[5]_i_2__0_n_0 ),
        .O(\crc_reg[12]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h2882822882282882)) 
    \crc_reg[12]_i_3__0 
       (.I0(\crc_reg[6]_i_5__0_n_0 ),
        .I1(\crc_reg[12]_i_8__0_n_0 ),
        .I2(gmii_tx_dat[18]),
        .I3(gmii_tx_dat[21]),
        .I4(\crc_reg[12]_i_9__0_n_0 ),
        .I5(\crc_reg[12]_i_5__0_n_0 ),
        .O(\crc_reg[12]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF9696FFFF0FF0)) 
    \crc_reg[12]_i_4__0 
       (.I0(gmii_tx_dat[15]),
        .I1(\crc_reg[12]_i_10__0_n_0 ),
        .I2(\crc_reg[12]_i_8__0_n_0 ),
        .I3(\crc_reg[12]_i_11__0_n_0 ),
        .I4(\cnt_reg_n_0_[1] ),
        .I5(\cnt_reg_n_0_[0] ),
        .O(\crc_reg[12]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    \crc_reg[12]_i_5__0 
       (.I0(p_5_in),
        .I1(\crc_reg_reg_n_0_[30] ),
        .I2(p_6_in),
        .I3(p_5_in6_in),
        .I4(p_3_in),
        .O(\crc_reg[12]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[12]_i_6__0 
       (.I0(gmii_tx_dat[29]),
        .I1(gmii_tx_dat[26]),
        .I2(gmii_tx_dat[27]),
        .I3(gmii_tx_dat[30]),
        .O(\crc_reg[12]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[12]_i_7__0 
       (.I0(gmii_tx_dat[25]),
        .I1(gmii_tx_dat[31]),
        .O(\crc_reg[12]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[12]_i_8__0 
       (.I0(p_2_in11_in),
        .I1(p_1_in200_in),
        .O(\crc_reg[12]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[12]_i_9__0 
       (.I0(gmii_tx_dat[17]),
        .I1(gmii_tx_dat[19]),
        .I2(gmii_tx_dat[23]),
        .I3(gmii_tx_dat[22]),
        .O(\crc_reg[12]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[13]_i_10__0 
       (.I0(gmii_tx_dat[5]),
        .I1(gmii_tx_dat[6]),
        .I2(\crc_reg_reg_n_0_[30] ),
        .I3(p_1_in201_in),
        .I4(gmii_tx_dat[0]),
        .I5(gmii_tx_dat[4]),
        .O(\crc_reg[13]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[13]_i_11__0 
       (.I0(gmii_tx_dat[8]),
        .I1(gmii_tx_dat[10]),
        .I2(\crc_reg_reg_n_0_[30] ),
        .I3(p_1_in201_in),
        .I4(gmii_tx_dat[9]),
        .I5(gmii_tx_dat[12]),
        .O(\crc_reg[13]_i_11__0_n_0 ));
  LUT5 #(
    .INIT(32'hDDDDD0DD)) 
    \crc_reg[13]_i_1__0 
       (.I0(state[2]),
        .I1(p_1_in201_in),
        .I2(\crc_reg[13]_i_2__0_n_0 ),
        .I3(state[1]),
        .I4(\crc_reg[13]_i_3__0_n_0 ),
        .O(\crc_reg[13]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6900)) 
    \crc_reg[13]_i_2__0 
       (.I0(p_1_in201_in),
        .I1(\crc_reg_reg_n_0_[30] ),
        .I2(\crc_reg[13]_i_4__0_n_0 ),
        .I3(\crc_reg[6]_i_5__0_n_0 ),
        .I4(\crc_reg[13]_i_5__0_n_0 ),
        .I5(\crc_reg[13]_i_6__0_n_0 ),
        .O(\crc_reg[13]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h2882822882282882)) 
    \crc_reg[13]_i_3__0 
       (.I0(\cnt[5]_i_2__0_n_0 ),
        .I1(gmii_tx_dat[26]),
        .I2(gmii_tx_dat[30]),
        .I3(p_6_in),
        .I4(\crc_reg[13]_i_7__0_n_0 ),
        .I5(\crc_reg[13]_i_8__0_n_0 ),
        .O(\crc_reg[13]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[13]_i_4__0 
       (.I0(\crc_reg[13]_i_9__0_n_0 ),
        .I1(gmii_tx_dat[16]),
        .I2(gmii_tx_dat[17]),
        .I3(gmii_tx_dat[22]),
        .I4(p_6_in),
        .I5(\crc_reg[13]_i_7__0_n_0 ),
        .O(\crc_reg[13]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h2882822882282882)) 
    \crc_reg[13]_i_5__0 
       (.I0(\crc_reg[28]_i_4__0_n_0 ),
        .I1(p_6_in),
        .I2(gmii_tx_dat[1]),
        .I3(\crc_reg[13]_i_7__0_n_0 ),
        .I4(\crc_reg[13]_i_10__0_n_0 ),
        .I5(gmii_tx_dat[2]),
        .O(\crc_reg[13]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \crc_reg[13]_i_6__0 
       (.I0(\crc_reg[27]_i_4__0_n_0 ),
        .I1(\crc_reg[13]_i_11__0_n_0 ),
        .I2(p_6_in),
        .I3(gmii_tx_dat[14]),
        .I4(\crc_reg[13]_i_7__0_n_0 ),
        .I5(gmii_tx_dat[13]),
        .O(\crc_reg[13]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[13]_i_7__0 
       (.I0(p_5_in6_in),
        .I1(p_4_in8_in),
        .I2(p_0_in5_in),
        .I3(p_2_in11_in),
        .O(\crc_reg[13]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[13]_i_8__0 
       (.I0(gmii_tx_dat[24]),
        .I1(gmii_tx_dat[29]),
        .I2(\crc_reg_reg_n_0_[30] ),
        .I3(p_1_in201_in),
        .I4(gmii_tx_dat[28]),
        .I5(gmii_tx_dat[25]),
        .O(\crc_reg[13]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \crc_reg[13]_i_9__0 
       (.I0(gmii_tx_dat[21]),
        .I1(gmii_tx_dat[20]),
        .I2(gmii_tx_dat[18]),
        .O(\crc_reg[13]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[14]_i_10__0 
       (.I0(\crc_reg_reg_n_0_[30] ),
        .I1(p_5_in6_in),
        .I2(p_4_in8_in),
        .I3(p_0_in5_in),
        .I4(p_1_in203_in),
        .I5(p_3_in),
        .O(\crc_reg[14]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDD0DDDDDDDDDD)) 
    \crc_reg[14]_i_1__0 
       (.I0(state[2]),
        .I1(p_1_in203_in),
        .I2(\crc_reg[14]_i_2__0_n_0 ),
        .I3(state[1]),
        .I4(\crc_reg[14]_i_3__0_n_0 ),
        .I5(\crc_reg[14]_i_4__0_n_0 ),
        .O(\crc_reg[14]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6969000000FF0000)) 
    \crc_reg[14]_i_2__0 
       (.I0(\crc_reg[14]_i_5__0_n_0 ),
        .I1(p_3_in),
        .I2(\crc_reg[14]_i_6__0_n_0 ),
        .I3(\crc_reg[14]_i_7__0_n_0 ),
        .I4(\cnt_reg_n_0_[1] ),
        .I5(\cnt_reg_n_0_[0] ),
        .O(\crc_reg[14]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h9669699600000000)) 
    \crc_reg[14]_i_3__0 
       (.I0(p_1_in203_in),
        .I1(p_0_in5_in),
        .I2(gmii_tx_dat[5]),
        .I3(gmii_tx_dat[0]),
        .I4(\crc_reg[14]_i_8__0_n_0 ),
        .I5(\crc_reg[28]_i_4__0_n_0 ),
        .O(\crc_reg[14]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h96696996FFFFFFFF)) 
    \crc_reg[14]_i_4__0 
       (.I0(\crc_reg[14]_i_9__0_n_0 ),
        .I1(gmii_tx_dat[8]),
        .I2(gmii_tx_dat[11]),
        .I3(gmii_tx_dat[12]),
        .I4(gmii_tx_dat[13]),
        .I5(\crc_reg[27]_i_4__0_n_0 ),
        .O(\crc_reg[14]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \crc_reg[14]_i_5__0 
       (.I0(gmii_tx_dat[29]),
        .I1(gmii_tx_dat[27]),
        .I2(gmii_tx_dat[28]),
        .O(\crc_reg[14]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[14]_i_6__0 
       (.I0(\crc_reg[18]_i_7__0_n_0 ),
        .I1(p_4_in8_in),
        .I2(p_0_in5_in),
        .I3(p_1_in203_in),
        .I4(gmii_tx_dat[25]),
        .I5(gmii_tx_dat[24]),
        .O(\crc_reg[14]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[14]_i_7__0 
       (.I0(gmii_tx_dat[17]),
        .I1(gmii_tx_dat[19]),
        .I2(gmii_tx_dat[20]),
        .I3(gmii_tx_dat[16]),
        .I4(gmii_tx_dat[21]),
        .I5(\crc_reg[14]_i_10__0_n_0 ),
        .O(\crc_reg[14]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[14]_i_8__0 
       (.I0(\crc_reg[18]_i_7__0_n_0 ),
        .I1(p_4_in8_in),
        .I2(gmii_tx_dat[4]),
        .I3(gmii_tx_dat[1]),
        .I4(gmii_tx_dat[3]),
        .I5(p_3_in),
        .O(\crc_reg[14]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[14]_i_9__0 
       (.I0(\crc_reg[18]_i_7__0_n_0 ),
        .I1(p_4_in8_in),
        .I2(p_3_in),
        .I3(p_1_in203_in),
        .I4(p_0_in5_in),
        .I5(gmii_tx_dat[9]),
        .O(\crc_reg[14]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'hD0DDDDDDD0DDD0DD)) 
    \crc_reg[15]_i_1__0 
       (.I0(state[2]),
        .I1(p_1_in204_in),
        .I2(\crc_reg[15]_i_2__0_n_0 ),
        .I3(state[1]),
        .I4(\crc_reg[15]_i_3__0_n_0 ),
        .I5(\crc_reg[27]_i_4__0_n_0 ),
        .O(\crc_reg[15]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h5C005C0F)) 
    \crc_reg[15]_i_2__0 
       (.I0(\crc_reg[15]_i_4__0_n_0 ),
        .I1(\crc_reg[15]_i_5__0_n_0 ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(\crc_reg[15]_i_6__0_n_0 ),
        .O(\crc_reg[15]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[15]_i_3__0 
       (.I0(gmii_tx_dat[8]),
        .I1(\crc_reg[27]_i_9__0_n_0 ),
        .I2(\crc_reg[15]_i_7__0_n_0 ),
        .I3(p_0_in5_in),
        .I4(p_1_in204_in),
        .I5(gmii_tx_dat[12]),
        .O(\crc_reg[15]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[15]_i_4__0 
       (.I0(\crc_reg[15]_i_8__0_n_0 ),
        .I1(gmii_tx_dat[28]),
        .I2(gmii_tx_dat[24]),
        .I3(\crc_reg[15]_i_7__0_n_0 ),
        .I4(gmii_tx_dat[26]),
        .I5(gmii_tx_dat[27]),
        .O(\crc_reg[15]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[15]_i_5__0 
       (.I0(gmii_tx_dat[19]),
        .I1(gmii_tx_dat[20]),
        .I2(gmii_tx_dat[18]),
        .I3(\crc_reg[15]_i_7__0_n_0 ),
        .I4(\crc_reg[15]_i_8__0_n_0 ),
        .I5(gmii_tx_dat[16]),
        .O(\crc_reg[15]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[15]_i_6__0 
       (.I0(gmii_tx_dat[2]),
        .I1(gmii_tx_dat[3]),
        .I2(\crc_reg[15]_i_7__0_n_0 ),
        .I3(p_0_in5_in),
        .I4(p_1_in204_in),
        .I5(\crc_reg[29]_i_8__0_n_0 ),
        .O(\crc_reg[15]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \crc_reg[15]_i_7__0 
       (.I0(p_3_in),
        .I1(p_4_in8_in),
        .I2(p_2_in11_in),
        .O(\crc_reg[15]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[15]_i_8__0 
       (.I0(p_0_in5_in),
        .I1(p_1_in204_in),
        .O(\crc_reg[15]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDD0DDD0DDD0DD)) 
    \crc_reg[16]_i_1__0 
       (.I0(state[2]),
        .I1(p_1_in206_in),
        .I2(\crc_reg[16]_i_2__0_n_0 ),
        .I3(state[1]),
        .I4(\crc_reg[27]_i_4__0_n_0 ),
        .I5(\crc_reg[16]_i_3__0_n_0 ),
        .O(\crc_reg[16]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h050CF50C)) 
    \crc_reg[16]_i_2__0 
       (.I0(\crc_reg[16]_i_4__0_n_0 ),
        .I1(\crc_reg[16]_i_5__0_n_0 ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(\crc_reg[16]_i_6__0_n_0 ),
        .O(\crc_reg[16]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[16]_i_3__0 
       (.I0(gmii_tx_dat[15]),
        .I1(p_3_in),
        .I2(p_5_in),
        .I3(\crc_reg[27]_i_9__0_n_0 ),
        .I4(p_1_in206_in),
        .I5(p_2_in11_in),
        .O(\crc_reg[16]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[16]_i_4__0 
       (.I0(gmii_tx_dat[18]),
        .I1(gmii_tx_dat[19]),
        .I2(p_3_in),
        .I3(p_5_in),
        .I4(\crc_reg[16]_i_7__0_n_0 ),
        .I5(gmii_tx_dat[23]),
        .O(\crc_reg[16]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[16]_i_5__0 
       (.I0(gmii_tx_dat[2]),
        .I1(gmii_tx_dat[7]),
        .I2(gmii_tx_dat[3]),
        .I3(\crc_reg[16]_i_8__0_n_0 ),
        .I4(p_2_in11_in),
        .I5(p_1_in206_in),
        .O(\crc_reg[16]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[16]_i_6__0 
       (.I0(gmii_tx_dat[26]),
        .I1(gmii_tx_dat[27]),
        .I2(p_3_in),
        .I3(p_5_in),
        .I4(\crc_reg[16]_i_7__0_n_0 ),
        .I5(gmii_tx_dat[31]),
        .O(\crc_reg[16]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[16]_i_7__0 
       (.I0(p_2_in11_in),
        .I1(p_1_in206_in),
        .O(\crc_reg[16]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[16]_i_8__0 
       (.I0(p_3_in),
        .I1(p_5_in),
        .O(\crc_reg[16]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hD0DDDDDDD0DDD0DD)) 
    \crc_reg[17]_i_1__0 
       (.I0(state[2]),
        .I1(p_1_in207_in),
        .I2(\crc_reg[17]_i_2__0_n_0 ),
        .I3(state[1]),
        .I4(\crc_reg[17]_i_3__0_n_0 ),
        .I5(\cnt[5]_i_2__0_n_0 ),
        .O(\crc_reg[17]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h04073437)) 
    \crc_reg[17]_i_2__0 
       (.I0(\crc_reg[17]_i_4__0_n_0 ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\crc_reg[17]_i_5__0_n_0 ),
        .I4(\crc_reg[17]_i_6__0_n_0 ),
        .O(\crc_reg[17]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[17]_i_3__0 
       (.I0(gmii_tx_dat[26]),
        .I1(gmii_tx_dat[30]),
        .I2(gmii_tx_dat[25]),
        .I3(\crc_reg[17]_i_7__0_n_0 ),
        .I4(p_2_in11_in),
        .I5(p_6_in),
        .O(\crc_reg[17]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[17]_i_4__0 
       (.I0(gmii_tx_dat[10]),
        .I1(gmii_tx_dat[14]),
        .I2(p_2_in11_in),
        .I3(p_6_in),
        .I4(\crc_reg[17]_i_7__0_n_0 ),
        .I5(gmii_tx_dat[9]),
        .O(\crc_reg[17]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[17]_i_5__0 
       (.I0(gmii_tx_dat[6]),
        .I1(gmii_tx_dat[1]),
        .I2(p_2_in11_in),
        .I3(p_6_in),
        .I4(\crc_reg[17]_i_7__0_n_0 ),
        .I5(gmii_tx_dat[2]),
        .O(\crc_reg[17]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[17]_i_6__0 
       (.I0(gmii_tx_dat[22]),
        .I1(gmii_tx_dat[17]),
        .I2(p_2_in11_in),
        .I3(p_6_in),
        .I4(\crc_reg[17]_i_7__0_n_0 ),
        .I5(gmii_tx_dat[18]),
        .O(\crc_reg[17]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[17]_i_7__0 
       (.I0(\crc_reg_reg_n_0_[30] ),
        .I1(p_1_in207_in),
        .O(\crc_reg[17]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hD0DDDDDDD0DDD0DD)) 
    \crc_reg[18]_i_1__0 
       (.I0(state[2]),
        .I1(p_1_in209_in),
        .I2(\crc_reg[18]_i_2__0_n_0 ),
        .I3(state[1]),
        .I4(\crc_reg[18]_i_3__0_n_0 ),
        .I5(\cnt[5]_i_2__0_n_0 ),
        .O(\crc_reg[18]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'h07370434)) 
    \crc_reg[18]_i_2__0 
       (.I0(\crc_reg[18]_i_4__0_n_0 ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\crc_reg[18]_i_5__0_n_0 ),
        .I4(\crc_reg[18]_i_6__0_n_0 ),
        .O(\crc_reg[18]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[18]_i_3__0 
       (.I0(gmii_tx_dat[29]),
        .I1(\crc_reg[18]_i_7__0_n_0 ),
        .I2(p_1_in209_in),
        .I3(p_0_in5_in),
        .I4(gmii_tx_dat[24]),
        .I5(gmii_tx_dat[25]),
        .O(\crc_reg[18]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[18]_i_4__0 
       (.I0(p_0_in5_in),
        .I1(p_1_in209_in),
        .I2(gmii_tx_dat[9]),
        .I3(gmii_tx_dat[13]),
        .I4(gmii_tx_dat[8]),
        .I5(\crc_reg[18]_i_7__0_n_0 ),
        .O(\crc_reg[18]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[18]_i_5__0 
       (.I0(p_0_in5_in),
        .I1(p_1_in209_in),
        .I2(gmii_tx_dat[21]),
        .I3(\crc_reg[18]_i_7__0_n_0 ),
        .I4(gmii_tx_dat[17]),
        .I5(gmii_tx_dat[16]),
        .O(\crc_reg[18]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[18]_i_6__0 
       (.I0(p_0_in5_in),
        .I1(p_1_in209_in),
        .I2(gmii_tx_dat[0]),
        .I3(\crc_reg[18]_i_7__0_n_0 ),
        .I4(gmii_tx_dat[5]),
        .I5(gmii_tx_dat[1]),
        .O(\crc_reg[18]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[18]_i_7__0 
       (.I0(\crc_reg_reg_n_0_[30] ),
        .I1(p_5_in6_in),
        .O(\crc_reg[18]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDD0DDDD)) 
    \crc_reg[19]_i_1__0 
       (.I0(state[2]),
        .I1(p_1_in211_in),
        .I2(\crc_reg[19]_i_2__0_n_0 ),
        .I3(\crc_reg[19]_i_3__0_n_0 ),
        .I4(state[1]),
        .I5(\crc_reg[19]_i_4__0_n_0 ),
        .O(\crc_reg[19]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \crc_reg[19]_i_2__0 
       (.I0(\crc_reg[28]_i_4__0_n_0 ),
        .I1(p_4_in8_in),
        .I2(p_1_in211_in),
        .I3(p_0_in5_in),
        .I4(gmii_tx_dat[0]),
        .I5(gmii_tx_dat[4]),
        .O(\crc_reg[19]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h000066663CC30000)) 
    \crc_reg[19]_i_3__0 
       (.I0(\crc_reg[19]_i_5__0_n_0 ),
        .I1(\crc_reg[19]_i_6__0_n_0 ),
        .I2(gmii_tx_dat[16]),
        .I3(gmii_tx_dat[20]),
        .I4(\cnt_reg_n_0_[1] ),
        .I5(\cnt_reg_n_0_[0] ),
        .O(\crc_reg[19]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \crc_reg[19]_i_4__0 
       (.I0(\cnt[5]_i_2__0_n_0 ),
        .I1(gmii_tx_dat[28]),
        .I2(gmii_tx_dat[24]),
        .I3(p_4_in8_in),
        .I4(p_1_in211_in),
        .I5(p_0_in5_in),
        .O(\crc_reg[19]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \crc_reg[19]_i_5__0 
       (.I0(gmii_tx_dat[12]),
        .I1(gmii_tx_dat[8]),
        .O(\crc_reg[19]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \crc_reg[19]_i_6__0 
       (.I0(p_4_in8_in),
        .I1(p_1_in211_in),
        .I2(p_0_in5_in),
        .O(\crc_reg[19]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEBAAFFFFFFFF)) 
    \crc_reg[1]_i_1__0 
       (.I0(\crc_reg[1]_i_2__0_n_0 ),
        .I1(\crc_reg[1]_i_3__0_n_0 ),
        .I2(\crc_reg[1]_i_4__0_n_0 ),
        .I3(\crc_reg[28]_i_4__0_n_0 ),
        .I4(\crc_reg[1]_i_5__0_n_0 ),
        .I5(state[1]),
        .O(\crc_reg[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h9669699600000000)) 
    \crc_reg[1]_i_2__0 
       (.I0(p_6_in),
        .I1(p_0_in5_in),
        .I2(gmii_tx_dat[8]),
        .I3(\crc_reg_reg_n_0_[30] ),
        .I4(\crc_reg[23]_i_4__0_n_0 ),
        .I5(\crc_reg[27]_i_4__0_n_0 ),
        .O(\crc_reg[1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[1]_i_3__0 
       (.I0(p_0_in5_in),
        .I1(p_6_in),
        .O(\crc_reg[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[1]_i_4__0 
       (.I0(p_5_in),
        .I1(gmii_tx_dat[6]),
        .I2(gmii_tx_dat[7]),
        .I3(gmii_tx_dat[1]),
        .I4(gmii_tx_dat[0]),
        .I5(\crc_reg_reg_n_0_[30] ),
        .O(\crc_reg[1]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF28828228)) 
    \crc_reg[1]_i_5__0 
       (.I0(\crc_reg[6]_i_5__0_n_0 ),
        .I1(\crc_reg[23]_i_3__0_n_0 ),
        .I2(\crc_reg_reg_n_0_[30] ),
        .I3(gmii_tx_dat[16]),
        .I4(\crc_reg[1]_i_3__0_n_0 ),
        .I5(\crc_reg[1]_i_6__0_n_0 ),
        .O(\crc_reg[1]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h9669699600000000)) 
    \crc_reg[1]_i_6__0 
       (.I0(gmii_tx_dat[24]),
        .I1(\crc_reg_reg_n_0_[30] ),
        .I2(p_6_in),
        .I3(p_0_in5_in),
        .I4(\crc_reg[23]_i_5__0_n_0 ),
        .I5(\cnt[5]_i_2__0_n_0 ),
        .O(\crc_reg[1]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h3C41FF55)) 
    \crc_reg[20]_i_1__0 
       (.I0(state[2]),
        .I1(\crc_reg[20]_i_2__0_n_0 ),
        .I2(p_3_in),
        .I3(p_1_in212_in),
        .I4(state[1]),
        .O(\crc_reg[20]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h000F3355FF0F3355)) 
    \crc_reg[20]_i_2__0 
       (.I0(gmii_tx_dat[3]),
        .I1(gmii_tx_dat[11]),
        .I2(gmii_tx_dat[19]),
        .I3(\cnt_reg_n_0_[0] ),
        .I4(\cnt_reg_n_0_[1] ),
        .I5(gmii_tx_dat[27]),
        .O(\crc_reg[20]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h34C1F5F5)) 
    \crc_reg[21]_i_1__0 
       (.I0(state[2]),
        .I1(p_2_in11_in),
        .I2(p_1_in213_in),
        .I3(\crc_reg[31]_i_3__0_n_0 ),
        .I4(state[1]),
        .O(\crc_reg[21]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hC134F5F5)) 
    \crc_reg[22]_i_1__0 
       (.I0(state[2]),
        .I1(\crc_reg[22]_i_2__0_n_0 ),
        .I2(p_1_in215_in),
        .I3(p_5_in),
        .I4(state[1]),
        .O(\crc_reg[22]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \crc_reg[22]_i_2__0 
       (.I0(gmii_tx_dat[23]),
        .I1(gmii_tx_dat[31]),
        .I2(gmii_tx_dat[7]),
        .I3(\cnt_reg_n_0_[0] ),
        .I4(\cnt_reg_n_0_[1] ),
        .I5(gmii_tx_dat[15]),
        .O(\crc_reg[22]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hC3143C41FF55FF55)) 
    \crc_reg[23]_i_1__0 
       (.I0(state[2]),
        .I1(\crc_reg[23]_i_2__0_n_0 ),
        .I2(\crc_reg_reg_n_0_[30] ),
        .I3(p_1_in217_in),
        .I4(p_6_in),
        .I5(state[1]),
        .O(\crc_reg[23]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0530F530053FF53F)) 
    \crc_reg[23]_i_2__0 
       (.I0(\crc_reg[23]_i_3__0_n_0 ),
        .I1(\crc_reg[23]_i_4__0_n_0 ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(\crc_reg[23]_i_5__0_n_0 ),
        .I5(\crc_reg[23]_i_6__0_n_0 ),
        .O(\crc_reg[23]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[23]_i_3__0 
       (.I0(gmii_tx_dat[23]),
        .I1(gmii_tx_dat[17]),
        .I2(gmii_tx_dat[22]),
        .I3(p_5_in),
        .O(\crc_reg[23]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[23]_i_4__0 
       (.I0(gmii_tx_dat[14]),
        .I1(gmii_tx_dat[15]),
        .I2(gmii_tx_dat[9]),
        .I3(p_5_in),
        .O(\crc_reg[23]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[23]_i_5__0 
       (.I0(gmii_tx_dat[31]),
        .I1(gmii_tx_dat[25]),
        .I2(p_5_in),
        .I3(gmii_tx_dat[30]),
        .O(\crc_reg[23]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[23]_i_6__0 
       (.I0(gmii_tx_dat[1]),
        .I1(gmii_tx_dat[7]),
        .I2(gmii_tx_dat[6]),
        .I3(p_5_in),
        .O(\crc_reg[23]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hD0DDDDDDD0DDD0DD)) 
    \crc_reg[24]_i_1__0 
       (.I0(state[2]),
        .I1(p_1_in219_in),
        .I2(\crc_reg[24]_i_2__0_n_0 ),
        .I3(state[1]),
        .I4(\crc_reg[24]_i_3__0_n_0 ),
        .I5(\cnt[5]_i_2__0_n_0 ),
        .O(\crc_reg[24]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'h04340737)) 
    \crc_reg[24]_i_2__0 
       (.I0(\crc_reg[24]_i_4__0_n_0 ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\crc_reg[24]_i_5__0_n_0 ),
        .I4(\crc_reg[24]_i_6__0_n_0 ),
        .O(\crc_reg[24]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[24]_i_3__0 
       (.I0(p_1_in219_in),
        .I1(p_5_in6_in),
        .I2(\crc_reg[1]_i_3__0_n_0 ),
        .I3(gmii_tx_dat[24]),
        .I4(gmii_tx_dat[29]),
        .I5(gmii_tx_dat[30]),
        .O(\crc_reg[24]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[24]_i_4__0 
       (.I0(gmii_tx_dat[13]),
        .I1(gmii_tx_dat[14]),
        .I2(\crc_reg[1]_i_3__0_n_0 ),
        .I3(p_5_in6_in),
        .I4(p_1_in219_in),
        .I5(gmii_tx_dat[8]),
        .O(\crc_reg[24]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[24]_i_5__0 
       (.I0(gmii_tx_dat[22]),
        .I1(gmii_tx_dat[16]),
        .I2(\crc_reg[1]_i_3__0_n_0 ),
        .I3(p_5_in6_in),
        .I4(p_1_in219_in),
        .I5(gmii_tx_dat[21]),
        .O(\crc_reg[24]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[24]_i_6__0 
       (.I0(gmii_tx_dat[6]),
        .I1(gmii_tx_dat[5]),
        .I2(\crc_reg[1]_i_3__0_n_0 ),
        .I3(p_5_in6_in),
        .I4(p_1_in219_in),
        .I5(gmii_tx_dat[0]),
        .O(\crc_reg[24]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDD0DDDD)) 
    \crc_reg[25]_i_1__0 
       (.I0(state[2]),
        .I1(p_1_in221_in),
        .I2(\crc_reg[25]_i_2__0_n_0 ),
        .I3(\crc_reg[25]_i_3__0_n_0 ),
        .I4(state[1]),
        .I5(\crc_reg[25]_i_4__0_n_0 ),
        .O(\crc_reg[25]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6969000000FF0000)) 
    \crc_reg[25]_i_2__0 
       (.I0(\crc_reg[25]_i_5__0_n_0 ),
        .I1(gmii_tx_dat[29]),
        .I2(gmii_tx_dat[28]),
        .I3(\crc_reg[25]_i_6__0_n_0 ),
        .I4(\cnt_reg_n_0_[1] ),
        .I5(\cnt_reg_n_0_[0] ),
        .O(\crc_reg[25]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \crc_reg[25]_i_3__0 
       (.I0(\crc_reg[28]_i_4__0_n_0 ),
        .I1(gmii_tx_dat[4]),
        .I2(gmii_tx_dat[5]),
        .I3(p_5_in6_in),
        .I4(p_1_in221_in),
        .I5(p_4_in8_in),
        .O(\crc_reg[25]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \crc_reg[25]_i_4__0 
       (.I0(\crc_reg[27]_i_4__0_n_0 ),
        .I1(gmii_tx_dat[13]),
        .I2(gmii_tx_dat[12]),
        .I3(p_5_in6_in),
        .I4(p_1_in221_in),
        .I5(p_4_in8_in),
        .O(\crc_reg[25]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \crc_reg[25]_i_5__0 
       (.I0(p_5_in6_in),
        .I1(p_1_in221_in),
        .I2(p_4_in8_in),
        .O(\crc_reg[25]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \crc_reg[25]_i_6__0 
       (.I0(p_4_in8_in),
        .I1(p_1_in221_in),
        .I2(p_5_in6_in),
        .I3(gmii_tx_dat[21]),
        .I4(gmii_tx_dat[20]),
        .O(\crc_reg[25]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \crc_reg[26]_i_10__0 
       (.I0(gmii_tx_dat[25]),
        .I1(gmii_tx_dat[31]),
        .I2(gmii_tx_dat[28]),
        .O(\crc_reg[26]_i_10__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \crc_reg[26]_i_11__0 
       (.I0(gmii_tx_dat[17]),
        .I1(gmii_tx_dat[19]),
        .I2(gmii_tx_dat[20]),
        .O(\crc_reg[26]_i_11__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \crc_reg[26]_i_12__0 
       (.I0(gmii_tx_dat[4]),
        .I1(gmii_tx_dat[1]),
        .I2(gmii_tx_dat[3]),
        .O(\crc_reg[26]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'hD0DDDDDDD0DDD0DD)) 
    \crc_reg[26]_i_1__0 
       (.I0(state[2]),
        .I1(p_1_in223_in),
        .I2(\crc_reg[26]_i_2__0_n_0 ),
        .I3(state[1]),
        .I4(\crc_reg[26]_i_3__0_n_0 ),
        .I5(\crc_reg[27]_i_4__0_n_0 ),
        .O(\crc_reg[26]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h40704373)) 
    \crc_reg[26]_i_2__0 
       (.I0(\crc_reg[26]_i_4__0_n_0 ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\crc_reg[26]_i_5__0_n_0 ),
        .I4(\crc_reg[26]_i_6__0_n_0 ),
        .O(\crc_reg[26]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[26]_i_3__0 
       (.I0(\crc_reg[26]_i_7__0_n_0 ),
        .I1(p_4_in8_in),
        .I2(\crc_reg[26]_i_8__0_n_0 ),
        .I3(gmii_tx_dat[12]),
        .I4(\crc_reg[26]_i_9__0_n_0 ),
        .I5(gmii_tx_dat[11]),
        .O(\crc_reg[26]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[26]_i_4__0 
       (.I0(p_4_in8_in),
        .I1(gmii_tx_dat[27]),
        .I2(\crc_reg[26]_i_7__0_n_0 ),
        .I3(\crc_reg[26]_i_10__0_n_0 ),
        .I4(p_3_in),
        .I5(p_1_in223_in),
        .O(\crc_reg[26]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[26]_i_5__0 
       (.I0(p_4_in8_in),
        .I1(gmii_tx_dat[23]),
        .I2(\crc_reg[26]_i_7__0_n_0 ),
        .I3(\crc_reg[26]_i_11__0_n_0 ),
        .I4(p_3_in),
        .I5(p_1_in223_in),
        .O(\crc_reg[26]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[26]_i_6__0 
       (.I0(p_4_in8_in),
        .I1(gmii_tx_dat[7]),
        .I2(\crc_reg[26]_i_7__0_n_0 ),
        .I3(\crc_reg[26]_i_12__0_n_0 ),
        .I4(p_3_in),
        .I5(p_1_in223_in),
        .O(\crc_reg[26]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[26]_i_7__0 
       (.I0(p_5_in),
        .I1(\crc_reg_reg_n_0_[30] ),
        .O(\crc_reg[26]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[26]_i_8__0 
       (.I0(gmii_tx_dat[9]),
        .I1(gmii_tx_dat[15]),
        .O(\crc_reg[26]_i_8__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[26]_i_9__0 
       (.I0(p_3_in),
        .I1(p_1_in223_in),
        .O(\crc_reg[26]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \crc_reg[27]_i_10__0 
       (.I0(p_6_in),
        .I1(gmii_tx_dat[30]),
        .I2(gmii_tx_dat[26]),
        .O(\crc_reg[27]_i_10__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[27]_i_11__0 
       (.I0(p_6_in),
        .I1(gmii_tx_dat[22]),
        .O(\crc_reg[27]_i_11__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[27]_i_12__0 
       (.I0(gmii_tx_dat[3]),
        .I1(gmii_tx_dat[6]),
        .O(\crc_reg[27]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'hD0DDDDDDD0DDD0DD)) 
    \crc_reg[27]_i_1__0 
       (.I0(state[2]),
        .I1(p_1_in225_in),
        .I2(\crc_reg[27]_i_2__0_n_0 ),
        .I3(state[1]),
        .I4(\crc_reg[27]_i_3__0_n_0 ),
        .I5(\crc_reg[27]_i_4__0_n_0 ),
        .O(\crc_reg[27]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'h40704373)) 
    \crc_reg[27]_i_2__0 
       (.I0(\crc_reg[27]_i_5__0_n_0 ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\crc_reg[27]_i_6__0_n_0 ),
        .I4(\crc_reg[27]_i_7__0_n_0 ),
        .O(\crc_reg[27]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[27]_i_3__0 
       (.I0(gmii_tx_dat[14]),
        .I1(gmii_tx_dat[8]),
        .I2(\crc_reg[27]_i_8__0_n_0 ),
        .I3(p_6_in),
        .I4(\crc_reg[27]_i_9__0_n_0 ),
        .I5(\crc_reg[30]_i_6__0_n_0 ),
        .O(\crc_reg[27]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \crc_reg[27]_i_4__0 
       (.I0(\cnt_reg_n_0_[0] ),
        .I1(\cnt_reg_n_0_[1] ),
        .O(\crc_reg[27]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[27]_i_5__0 
       (.I0(\crc_reg[27]_i_10__0_n_0 ),
        .I1(\crc_reg[30]_i_6__0_n_0 ),
        .I2(gmii_tx_dat[27]),
        .I3(p_1_in225_in),
        .I4(p_2_in11_in),
        .I5(gmii_tx_dat[24]),
        .O(\crc_reg[27]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[27]_i_6__0 
       (.I0(\crc_reg[27]_i_11__0_n_0 ),
        .I1(\crc_reg[30]_i_6__0_n_0 ),
        .I2(gmii_tx_dat[18]),
        .I3(\crc_reg[27]_i_8__0_n_0 ),
        .I4(gmii_tx_dat[19]),
        .I5(gmii_tx_dat[16]),
        .O(\crc_reg[27]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[27]_i_7__0 
       (.I0(gmii_tx_dat[0]),
        .I1(gmii_tx_dat[2]),
        .I2(\crc_reg[27]_i_8__0_n_0 ),
        .I3(p_6_in),
        .I4(\crc_reg[27]_i_12__0_n_0 ),
        .I5(\crc_reg[30]_i_6__0_n_0 ),
        .O(\crc_reg[27]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[27]_i_8__0 
       (.I0(p_2_in11_in),
        .I1(p_1_in225_in),
        .O(\crc_reg[27]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[27]_i_9__0 
       (.I0(gmii_tx_dat[10]),
        .I1(gmii_tx_dat[11]),
        .O(\crc_reg[27]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'hD0DDDDDDD0DDD0DD)) 
    \crc_reg[28]_i_1__0 
       (.I0(state[2]),
        .I1(p_1_in227_in),
        .I2(\crc_reg[28]_i_2__0_n_0 ),
        .I3(state[1]),
        .I4(\crc_reg[28]_i_3__0_n_0 ),
        .I5(\crc_reg[28]_i_4__0_n_0 ),
        .O(\crc_reg[28]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \crc_reg[28]_i_2__0 
       (.I0(gmii_tx_dat[26]),
        .I1(gmii_tx_dat[29]),
        .I2(gmii_tx_dat[25]),
        .I3(\crc_reg[28]_i_5__0_n_0 ),
        .I4(\cnt[5]_i_2__0_n_0 ),
        .I5(\crc_reg[28]_i_6__0_n_0 ),
        .O(\crc_reg[28]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[28]_i_3__0 
       (.I0(\crc_reg_reg_n_0_[30] ),
        .I1(p_1_in227_in),
        .I2(gmii_tx_dat[2]),
        .I3(\crc_reg[28]_i_7__0_n_0 ),
        .I4(p_2_in11_in),
        .I5(p_5_in6_in),
        .O(\crc_reg[28]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \crc_reg[28]_i_4__0 
       (.I0(\cnt_reg_n_0_[0] ),
        .I1(\cnt_reg_n_0_[1] ),
        .O(\crc_reg[28]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[28]_i_5__0 
       (.I0(p_1_in227_in),
        .I1(\crc_reg_reg_n_0_[30] ),
        .I2(p_5_in6_in),
        .I3(p_2_in11_in),
        .O(\crc_reg[28]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h00005555C33C0000)) 
    \crc_reg[28]_i_6__0 
       (.I0(\crc_reg[28]_i_8__0_n_0 ),
        .I1(\crc_reg[28]_i_5__0_n_0 ),
        .I2(\crc_reg[7]_i_9__0_n_0 ),
        .I3(gmii_tx_dat[9]),
        .I4(\cnt_reg_n_0_[0] ),
        .I5(\cnt_reg_n_0_[1] ),
        .O(\crc_reg[28]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[28]_i_7__0 
       (.I0(gmii_tx_dat[5]),
        .I1(gmii_tx_dat[1]),
        .O(\crc_reg[28]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[28]_i_8__0 
       (.I0(\crc_reg_reg_n_0_[30] ),
        .I1(p_1_in227_in),
        .I2(gmii_tx_dat[17]),
        .I3(\crc_reg[28]_i_9__0_n_0 ),
        .I4(p_2_in11_in),
        .I5(p_5_in6_in),
        .O(\crc_reg[28]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[28]_i_9__0 
       (.I0(gmii_tx_dat[18]),
        .I1(gmii_tx_dat[21]),
        .O(\crc_reg[28]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'hD0DDDDDDD0DDD0DD)) 
    \crc_reg[29]_i_1__0 
       (.I0(state[2]),
        .I1(p_1_in229_in),
        .I2(\crc_reg[29]_i_2__0_n_0 ),
        .I3(state[1]),
        .I4(\crc_reg[29]_i_3__0_n_0 ),
        .I5(\cnt[5]_i_2__0_n_0 ),
        .O(\crc_reg[29]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h01310D3D)) 
    \crc_reg[29]_i_2__0 
       (.I0(\crc_reg[29]_i_4__0_n_0 ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\crc_reg[29]_i_5__0_n_0 ),
        .I4(\crc_reg[29]_i_6__0_n_0 ),
        .O(\crc_reg[29]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[29]_i_3__0 
       (.I0(gmii_tx_dat[24]),
        .I1(\crc_reg[29]_i_7__0_n_0 ),
        .I2(p_1_in229_in),
        .I3(p_0_in5_in),
        .I4(gmii_tx_dat[25]),
        .I5(gmii_tx_dat[28]),
        .O(\crc_reg[29]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[29]_i_4__0 
       (.I0(p_1_in229_in),
        .I1(p_0_in5_in),
        .I2(gmii_tx_dat[1]),
        .I3(\crc_reg[29]_i_8__0_n_0 ),
        .I4(\crc_reg_reg_n_0_[30] ),
        .I5(p_4_in8_in),
        .O(\crc_reg[29]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[29]_i_5__0 
       (.I0(p_0_in5_in),
        .I1(p_1_in229_in),
        .I2(gmii_tx_dat[20]),
        .I3(\crc_reg[29]_i_9__0_n_0 ),
        .I4(\crc_reg_reg_n_0_[30] ),
        .I5(p_4_in8_in),
        .O(\crc_reg[29]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[29]_i_6__0 
       (.I0(\crc_reg[29]_i_7__0_n_0 ),
        .I1(p_0_in5_in),
        .I2(p_1_in229_in),
        .I3(gmii_tx_dat[9]),
        .I4(gmii_tx_dat[12]),
        .I5(gmii_tx_dat[8]),
        .O(\crc_reg[29]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[29]_i_7__0 
       (.I0(p_4_in8_in),
        .I1(\crc_reg_reg_n_0_[30] ),
        .O(\crc_reg[29]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[29]_i_8__0 
       (.I0(gmii_tx_dat[0]),
        .I1(gmii_tx_dat[4]),
        .O(\crc_reg[29]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[29]_i_9__0 
       (.I0(gmii_tx_dat[17]),
        .I1(gmii_tx_dat[16]),
        .O(\crc_reg[29]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFF5F5F5F7F7F5F5)) 
    \crc_reg[2]_i_1__0 
       (.I0(state[1]),
        .I1(\crc_reg[2]_i_2__0_n_0 ),
        .I2(\crc_reg[2]_i_3__0_n_0 ),
        .I3(\crc_reg[2]_i_4__0_n_0 ),
        .I4(\cnt_reg_n_0_[0] ),
        .I5(\cnt_reg_n_0_[1] ),
        .O(\crc_reg[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[2]_i_2__0 
       (.I0(\crc_reg[2]_i_5__0_n_0 ),
        .I1(gmii_tx_dat[8]),
        .I2(gmii_tx_dat[15]),
        .I3(gmii_tx_dat[9]),
        .I4(gmii_tx_dat[13]),
        .I5(gmii_tx_dat[14]),
        .O(\crc_reg[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000003CC35555)) 
    \crc_reg[2]_i_3__0 
       (.I0(\crc_reg[2]_i_6__0_n_0 ),
        .I1(gmii_tx_dat[21]),
        .I2(\crc_reg[2]_i_5__0_n_0 ),
        .I3(\crc_reg[5]_i_3__0_n_0 ),
        .I4(\cnt_reg_n_0_[1] ),
        .I5(\cnt_reg_n_0_[0] ),
        .O(\crc_reg[2]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[2]_i_4__0 
       (.I0(\crc_reg[2]_i_5__0_n_0 ),
        .I1(gmii_tx_dat[31]),
        .I2(gmii_tx_dat[29]),
        .I3(gmii_tx_dat[30]),
        .I4(gmii_tx_dat[25]),
        .I5(gmii_tx_dat[24]),
        .O(\crc_reg[2]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    \crc_reg[2]_i_5__0 
       (.I0(p_5_in),
        .I1(\crc_reg_reg_n_0_[30] ),
        .I2(p_0_in5_in),
        .I3(p_6_in),
        .I4(p_5_in6_in),
        .O(\crc_reg[2]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[2]_i_6__0 
       (.I0(gmii_tx_dat[7]),
        .I1(gmii_tx_dat[1]),
        .I2(gmii_tx_dat[6]),
        .I3(gmii_tx_dat[5]),
        .I4(gmii_tx_dat[0]),
        .I5(\crc_reg[2]_i_5__0_n_0 ),
        .O(\crc_reg[2]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDD0DDDDDDDD)) 
    \crc_reg[30]_i_1__0 
       (.I0(state[2]),
        .I1(p_1_in231_in),
        .I2(\crc_reg[30]_i_2__0_n_0 ),
        .I3(\crc_reg[30]_i_3__0_n_0 ),
        .I4(\crc_reg[30]_i_4__0_n_0 ),
        .I5(\crc_reg[30]_i_5__0_n_0 ),
        .O(\crc_reg[30]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \crc_reg[30]_i_2__0 
       (.I0(\crc_reg[6]_i_5__0_n_0 ),
        .I1(gmii_tx_dat[19]),
        .I2(gmii_tx_dat[16]),
        .I3(p_1_in231_in),
        .I4(p_3_in),
        .I5(p_0_in5_in),
        .O(\crc_reg[30]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \crc_reg[30]_i_3__0 
       (.I0(\cnt[5]_i_2__0_n_0 ),
        .I1(gmii_tx_dat[24]),
        .I2(gmii_tx_dat[27]),
        .I3(p_1_in231_in),
        .I4(p_3_in),
        .I5(p_0_in5_in),
        .O(\crc_reg[30]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \crc_reg[30]_i_4__0 
       (.I0(\crc_reg[28]_i_4__0_n_0 ),
        .I1(gmii_tx_dat[0]),
        .I2(gmii_tx_dat[3]),
        .I3(p_1_in231_in),
        .I4(p_3_in),
        .I5(p_0_in5_in),
        .O(\crc_reg[30]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h82282882AAAAAAAA)) 
    \crc_reg[30]_i_5__0 
       (.I0(state[1]),
        .I1(\crc_reg[30]_i_6__0_n_0 ),
        .I2(p_1_in231_in),
        .I3(gmii_tx_dat[8]),
        .I4(gmii_tx_dat[11]),
        .I5(\crc_reg[27]_i_4__0_n_0 ),
        .O(\crc_reg[30]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[30]_i_6__0 
       (.I0(p_3_in),
        .I1(p_0_in5_in),
        .O(\crc_reg[30]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'h43)) 
    \crc_reg[31]_i_1__0 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(state[0]),
        .O(\crc_reg[31]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h3C41FF55)) 
    \crc_reg[31]_i_2__0 
       (.I0(state[2]),
        .I1(\crc_reg[31]_i_3__0_n_0 ),
        .I2(p_2_in11_in),
        .I3(p_1_in233_in),
        .I4(state[1]),
        .O(\crc_reg[31]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h3050305F3F503F5F)) 
    \crc_reg[31]_i_3__0 
       (.I0(gmii_tx_dat[10]),
        .I1(gmii_tx_dat[26]),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(gmii_tx_dat[2]),
        .I5(gmii_tx_dat[18]),
        .O(\crc_reg[31]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF5575)) 
    \crc_reg[3]_i_1__0 
       (.I0(state[1]),
        .I1(\cnt_reg_n_0_[1] ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\crc_reg[3]_i_2__0_n_0 ),
        .I4(\crc_reg[3]_i_3__0_n_0 ),
        .O(\crc_reg[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[3]_i_2__0 
       (.I0(\crc_reg[3]_i_4__0_n_0 ),
        .I1(p_6_in),
        .I2(gmii_tx_dat[14]),
        .I3(gmii_tx_dat[13]),
        .I4(gmii_tx_dat[12]),
        .I5(gmii_tx_dat[8]),
        .O(\crc_reg[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h707340438083B0B3)) 
    \crc_reg[3]_i_3__0 
       (.I0(\crc_reg[3]_i_5__0_n_0 ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\crc_reg[3]_i_6__0_n_0 ),
        .I4(\crc_reg[3]_i_7__0_n_0 ),
        .I5(\crc_reg[3]_i_4__0_n_0 ),
        .O(\crc_reg[3]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \crc_reg[3]_i_4__0 
       (.I0(p_5_in6_in),
        .I1(p_4_in8_in),
        .I2(p_0_in5_in),
        .O(\crc_reg[3]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \crc_reg[3]_i_5__0 
       (.I0(gmii_tx_dat[24]),
        .I1(gmii_tx_dat[28]),
        .I2(gmii_tx_dat[30]),
        .I3(gmii_tx_dat[29]),
        .I4(p_6_in),
        .O(\crc_reg[3]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[3]_i_6__0 
       (.I0(gmii_tx_dat[0]),
        .I1(gmii_tx_dat[4]),
        .I2(gmii_tx_dat[5]),
        .I3(\crc_reg[3]_i_4__0_n_0 ),
        .I4(p_6_in),
        .I5(gmii_tx_dat[6]),
        .O(\crc_reg[3]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \crc_reg[3]_i_7__0 
       (.I0(gmii_tx_dat[16]),
        .I1(gmii_tx_dat[21]),
        .I2(p_6_in),
        .I3(gmii_tx_dat[22]),
        .I4(gmii_tx_dat[20]),
        .O(\crc_reg[3]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF5575)) 
    \crc_reg[4]_i_1__0 
       (.I0(state[1]),
        .I1(\cnt_reg_n_0_[1] ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\crc_reg[4]_i_2__0_n_0 ),
        .I4(\crc_reg[4]_i_3__0_n_0 ),
        .O(\crc_reg[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[4]_i_2__0 
       (.I0(\crc_reg[4]_i_4__0_n_0 ),
        .I1(gmii_tx_dat[15]),
        .I2(gmii_tx_dat[9]),
        .I3(gmii_tx_dat[12]),
        .I4(gmii_tx_dat[11]),
        .I5(gmii_tx_dat[13]),
        .O(\crc_reg[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hB3B0404383807073)) 
    \crc_reg[4]_i_3__0 
       (.I0(\crc_reg[4]_i_5__0_n_0 ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\crc_reg[4]_i_6__0_n_0 ),
        .I4(\crc_reg[4]_i_4__0_n_0 ),
        .I5(\crc_reg[4]_i_7__0_n_0 ),
        .O(\crc_reg[4]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    \crc_reg[4]_i_4__0 
       (.I0(p_4_in8_in),
        .I1(p_5_in6_in),
        .I2(p_5_in),
        .I3(p_3_in),
        .I4(\crc_reg_reg_n_0_[30] ),
        .O(\crc_reg[4]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \crc_reg[4]_i_5__0 
       (.I0(gmii_tx_dat[31]),
        .I1(gmii_tx_dat[25]),
        .I2(gmii_tx_dat[28]),
        .I3(gmii_tx_dat[27]),
        .I4(gmii_tx_dat[29]),
        .O(\crc_reg[4]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \crc_reg[4]_i_6__0 
       (.I0(gmii_tx_dat[7]),
        .I1(gmii_tx_dat[4]),
        .I2(gmii_tx_dat[3]),
        .I3(gmii_tx_dat[1]),
        .I4(gmii_tx_dat[5]),
        .O(\crc_reg[4]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \crc_reg[4]_i_7__0 
       (.I0(gmii_tx_dat[20]),
        .I1(gmii_tx_dat[19]),
        .I2(gmii_tx_dat[17]),
        .I3(gmii_tx_dat[23]),
        .I4(gmii_tx_dat[21]),
        .O(\crc_reg[4]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF5DD5D55D)) 
    \crc_reg[5]_i_1__0 
       (.I0(state[1]),
        .I1(\crc_reg[6]_i_5__0_n_0 ),
        .I2(\crc_reg[5]_i_2__0_n_0 ),
        .I3(\crc_reg[5]_i_3__0_n_0 ),
        .I4(\crc_reg[5]_i_4__0_n_0 ),
        .I5(\crc_reg[5]_i_5__0_n_0 ),
        .O(\crc_reg[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[5]_i_2__0 
       (.I0(p_2_in11_in),
        .I1(p_0_in5_in),
        .I2(p_3_in),
        .I3(p_4_in8_in),
        .I4(p_6_in),
        .I5(\crc_reg[26]_i_7__0_n_0 ),
        .O(\crc_reg[5]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[5]_i_3__0 
       (.I0(gmii_tx_dat[16]),
        .I1(gmii_tx_dat[17]),
        .I2(gmii_tx_dat[23]),
        .I3(gmii_tx_dat[22]),
        .O(\crc_reg[5]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \crc_reg[5]_i_4__0 
       (.I0(gmii_tx_dat[19]),
        .I1(gmii_tx_dat[20]),
        .I2(gmii_tx_dat[18]),
        .O(\crc_reg[5]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h0009F00900F9F0F9)) 
    \crc_reg[5]_i_5__0 
       (.I0(\crc_reg[5]_i_2__0_n_0 ),
        .I1(\crc_reg[5]_i_6__0_n_0 ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(\crc_reg[5]_i_7__0_n_0 ),
        .I5(\crc_reg[5]_i_8__0_n_0 ),
        .O(\crc_reg[5]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[5]_i_6__0 
       (.I0(gmii_tx_dat[3]),
        .I1(gmii_tx_dat[6]),
        .I2(gmii_tx_dat[1]),
        .I3(gmii_tx_dat[2]),
        .I4(gmii_tx_dat[7]),
        .I5(\crc_reg[29]_i_8__0_n_0 ),
        .O(\crc_reg[5]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[5]_i_7__0 
       (.I0(gmii_tx_dat[24]),
        .I1(\crc_reg[26]_i_10__0_n_0 ),
        .I2(gmii_tx_dat[30]),
        .I3(gmii_tx_dat[27]),
        .I4(gmii_tx_dat[26]),
        .I5(\crc_reg[5]_i_2__0_n_0 ),
        .O(\crc_reg[5]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[5]_i_8__0 
       (.I0(gmii_tx_dat[12]),
        .I1(\crc_reg[6]_i_10__0_n_0 ),
        .I2(gmii_tx_dat[9]),
        .I3(gmii_tx_dat[15]),
        .I4(gmii_tx_dat[8]),
        .I5(\crc_reg[5]_i_2__0_n_0 ),
        .O(\crc_reg[5]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \crc_reg[6]_i_10__0 
       (.I0(gmii_tx_dat[14]),
        .I1(gmii_tx_dat[11]),
        .I2(gmii_tx_dat[10]),
        .O(\crc_reg[6]_i_10__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[6]_i_11__0 
       (.I0(gmii_tx_dat[25]),
        .I1(gmii_tx_dat[24]),
        .O(\crc_reg[6]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF96690000)) 
    \crc_reg[6]_i_1__0 
       (.I0(\crc_reg[6]_i_2__0_n_0 ),
        .I1(\crc_reg[6]_i_3__0_n_0 ),
        .I2(gmii_tx_dat[22]),
        .I3(\crc_reg[6]_i_4__0_n_0 ),
        .I4(\crc_reg[6]_i_5__0_n_0 ),
        .I5(\crc_reg[6]_i_6__0_n_0 ),
        .O(\crc_reg[6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \crc_reg[6]_i_2__0 
       (.I0(gmii_tx_dat[16]),
        .I1(gmii_tx_dat[17]),
        .I2(gmii_tx_dat[18]),
        .I3(gmii_tx_dat[21]),
        .I4(gmii_tx_dat[19]),
        .O(\crc_reg[6]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \crc_reg[6]_i_3__0 
       (.I0(\crc_reg_reg_n_0_[30] ),
        .I1(p_6_in),
        .I2(p_5_in6_in),
        .O(\crc_reg[6]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \crc_reg[6]_i_4__0 
       (.I0(p_3_in),
        .I1(p_2_in11_in),
        .I2(p_0_in5_in),
        .O(\crc_reg[6]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \crc_reg[6]_i_5__0 
       (.I0(\cnt_reg_n_0_[0] ),
        .I1(\cnt_reg_n_0_[1] ),
        .O(\crc_reg[6]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F5F3FFF0F5F3F)) 
    \crc_reg[6]_i_6__0 
       (.I0(\crc_reg[6]_i_7__0_n_0 ),
        .I1(\crc_reg[6]_i_8__0_n_0 ),
        .I2(state[1]),
        .I3(\cnt_reg_n_0_[0] ),
        .I4(\cnt_reg_n_0_[1] ),
        .I5(\crc_reg[6]_i_9__0_n_0 ),
        .O(\crc_reg[6]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[6]_i_7__0 
       (.I0(gmii_tx_dat[9]),
        .I1(gmii_tx_dat[8]),
        .I2(gmii_tx_dat[13]),
        .I3(\crc_reg[6]_i_10__0_n_0 ),
        .I4(\crc_reg[6]_i_3__0_n_0 ),
        .I5(\crc_reg[6]_i_4__0_n_0 ),
        .O(\crc_reg[6]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[6]_i_8__0 
       (.I0(\crc_reg[7]_i_10__0_n_0 ),
        .I1(gmii_tx_dat[5]),
        .I2(gmii_tx_dat[1]),
        .I3(\crc_reg[27]_i_12__0_n_0 ),
        .I4(\crc_reg[6]_i_4__0_n_0 ),
        .I5(\crc_reg[6]_i_3__0_n_0 ),
        .O(\crc_reg[6]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[6]_i_9__0 
       (.I0(\crc_reg[6]_i_4__0_n_0 ),
        .I1(\crc_reg[7]_i_7__0_n_0 ),
        .I2(\crc_reg[6]_i_11__0_n_0 ),
        .I3(gmii_tx_dat[27]),
        .I4(gmii_tx_dat[30]),
        .I5(\crc_reg[6]_i_3__0_n_0 ),
        .O(\crc_reg[6]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[7]_i_10__0 
       (.I0(gmii_tx_dat[0]),
        .I1(gmii_tx_dat[2]),
        .O(\crc_reg[7]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBAAAFFFBBAAAFAA)) 
    \crc_reg[7]_i_1__0 
       (.I0(\crc_reg[7]_i_2__0_n_0 ),
        .I1(\crc_reg[7]_i_3__0_n_0 ),
        .I2(\crc_reg[7]_i_4__0_n_0 ),
        .I3(\cnt_reg_n_0_[0] ),
        .I4(\cnt_reg_n_0_[1] ),
        .I5(\crc_reg[7]_i_5__0_n_0 ),
        .O(\crc_reg[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00009600FFFFFFFF)) 
    \crc_reg[7]_i_2__0 
       (.I0(\crc_reg[10]_i_8__0_n_0 ),
        .I1(gmii_tx_dat[23]),
        .I2(\crc_reg[7]_i_6__0_n_0 ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(\cnt_reg_n_0_[0] ),
        .I5(state[1]),
        .O(\crc_reg[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[7]_i_3__0 
       (.I0(\crc_reg[7]_i_7__0_n_0 ),
        .I1(gmii_tx_dat[24]),
        .I2(gmii_tx_dat[31]),
        .I3(gmii_tx_dat[28]),
        .I4(\crc_reg[7]_i_8__0_n_0 ),
        .I5(\crc_reg[10]_i_8__0_n_0 ),
        .O(\crc_reg[7]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[7]_i_4__0 
       (.I0(\crc_reg[7]_i_8__0_n_0 ),
        .I1(gmii_tx_dat[12]),
        .I2(gmii_tx_dat[15]),
        .I3(\crc_reg[10]_i_8__0_n_0 ),
        .I4(\crc_reg[7]_i_9__0_n_0 ),
        .I5(gmii_tx_dat[8]),
        .O(\crc_reg[7]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[7]_i_5__0 
       (.I0(gmii_tx_dat[4]),
        .I1(gmii_tx_dat[5]),
        .I2(\crc_reg[7]_i_10__0_n_0 ),
        .I3(gmii_tx_dat[7]),
        .I4(\crc_reg[7]_i_8__0_n_0 ),
        .I5(\crc_reg[10]_i_8__0_n_0 ),
        .O(\crc_reg[7]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[7]_i_6__0 
       (.I0(gmii_tx_dat[20]),
        .I1(gmii_tx_dat[18]),
        .I2(p_2_in11_in),
        .I3(p_0_in5_in),
        .I4(gmii_tx_dat[21]),
        .I5(gmii_tx_dat[16]),
        .O(\crc_reg[7]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[7]_i_7__0 
       (.I0(gmii_tx_dat[26]),
        .I1(gmii_tx_dat[29]),
        .O(\crc_reg[7]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[7]_i_8__0 
       (.I0(p_2_in11_in),
        .I1(p_0_in5_in),
        .O(\crc_reg[7]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[7]_i_9__0 
       (.I0(gmii_tx_dat[10]),
        .I1(gmii_tx_dat[13]),
        .O(\crc_reg[7]_i_9__0_n_0 ));
  LUT5 #(
    .INIT(32'hDDD0DDDD)) 
    \crc_reg[8]_i_1__0 
       (.I0(state[2]),
        .I1(\crc_reg_reg_n_0_[0] ),
        .I2(\crc_reg[8]_i_2__0_n_0 ),
        .I3(\crc_reg[8]_i_3__0_n_0 ),
        .I4(state[1]),
        .O(\crc_reg[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h3CC300005AA50000)) 
    \crc_reg[8]_i_2__0 
       (.I0(\crc_reg[11]_i_4__0_n_0 ),
        .I1(\crc_reg[11]_i_5__0_n_0 ),
        .I2(\crc_reg_reg_n_0_[0] ),
        .I3(p_3_in),
        .I4(\cnt_reg_n_0_[1] ),
        .I5(\cnt_reg_n_0_[0] ),
        .O(\crc_reg[8]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000003CC35AA5)) 
    \crc_reg[8]_i_3__0 
       (.I0(\crc_reg[11]_i_6__0_n_0 ),
        .I1(\crc_reg[11]_i_7__0_n_0 ),
        .I2(\crc_reg_reg_n_0_[0] ),
        .I3(p_3_in),
        .I4(\cnt_reg_n_0_[0] ),
        .I5(\cnt_reg_n_0_[1] ),
        .O(\crc_reg[8]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDD0DDD0DDD0DD)) 
    \crc_reg[9]_i_1__0 
       (.I0(state[2]),
        .I1(p_1_in194_in),
        .I2(\crc_reg[9]_i_2__0_n_0 ),
        .I3(state[1]),
        .I4(\crc_reg[27]_i_4__0_n_0 ),
        .I5(\crc_reg[9]_i_3__0_n_0 ),
        .O(\crc_reg[9]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h3CAA00003CAA00FF)) 
    \crc_reg[9]_i_2__0 
       (.I0(\crc_reg[9]_i_4__0_n_0 ),
        .I1(\crc_reg[9]_i_5__0_n_0 ),
        .I2(\crc_reg[9]_i_6__0_n_0 ),
        .I3(\cnt_reg_n_0_[0] ),
        .I4(\cnt_reg_n_0_[1] ),
        .I5(\crc_reg[9]_i_7__0_n_0 ),
        .O(\crc_reg[9]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[9]_i_3__0 
       (.I0(p_2_in11_in),
        .I1(p_1_in194_in),
        .I2(gmii_tx_dat[13]),
        .I3(\crc_reg[9]_i_6__0_n_0 ),
        .I4(gmii_tx_dat[14]),
        .I5(\crc_reg[27]_i_9__0_n_0 ),
        .O(\crc_reg[9]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[9]_i_4__0 
       (.I0(\crc_reg[9]_i_8__0_n_0 ),
        .I1(gmii_tx_dat[22]),
        .I2(gmii_tx_dat[19]),
        .I3(gmii_tx_dat[21]),
        .I4(gmii_tx_dat[18]),
        .I5(\crc_reg[9]_i_6__0_n_0 ),
        .O(\crc_reg[9]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[9]_i_5__0 
       (.I0(gmii_tx_dat[30]),
        .I1(gmii_tx_dat[27]),
        .I2(gmii_tx_dat[26]),
        .I3(gmii_tx_dat[29]),
        .I4(p_1_in194_in),
        .I5(p_2_in11_in),
        .O(\crc_reg[9]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \crc_reg[9]_i_6__0 
       (.I0(p_3_in),
        .I1(p_5_in6_in),
        .I2(p_6_in),
        .O(\crc_reg[9]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \crc_reg[9]_i_7__0 
       (.I0(p_2_in11_in),
        .I1(p_1_in194_in),
        .I2(gmii_tx_dat[2]),
        .I3(gmii_tx_dat[5]),
        .I4(\crc_reg[27]_i_12__0_n_0 ),
        .I5(\crc_reg[9]_i_6__0_n_0 ),
        .O(\crc_reg[9]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[9]_i_8__0 
       (.I0(p_2_in11_in),
        .I1(p_1_in194_in),
        .O(\crc_reg[9]_i_8__0_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[0] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1__0_n_0 ),
        .D(\crc_reg[0]_i_1__0_n_0 ),
        .PRE(AR),
        .Q(\crc_reg_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[10] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1__0_n_0 ),
        .D(\crc_reg[10]_i_1__0_n_0 ),
        .PRE(AR),
        .Q(p_1_in209_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[11] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1__0_n_0 ),
        .D(\crc_reg[11]_i_1__0_n_0 ),
        .PRE(AR),
        .Q(p_1_in211_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[12] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1__0_n_0 ),
        .D(\crc_reg[12]_i_1__0_n_0 ),
        .PRE(AR),
        .Q(p_1_in212_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[13] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1__0_n_0 ),
        .D(\crc_reg[13]_i_1__0_n_0 ),
        .PRE(AR),
        .Q(p_1_in213_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[14] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1__0_n_0 ),
        .D(\crc_reg[14]_i_1__0_n_0 ),
        .PRE(AR),
        .Q(p_1_in215_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[15] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1__0_n_0 ),
        .D(\crc_reg[15]_i_1__0_n_0 ),
        .PRE(AR),
        .Q(p_1_in217_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[16] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1__0_n_0 ),
        .D(\crc_reg[16]_i_1__0_n_0 ),
        .PRE(AR),
        .Q(p_1_in219_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[17] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1__0_n_0 ),
        .D(\crc_reg[17]_i_1__0_n_0 ),
        .PRE(AR),
        .Q(p_1_in221_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[18] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1__0_n_0 ),
        .D(\crc_reg[18]_i_1__0_n_0 ),
        .PRE(AR),
        .Q(p_1_in223_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[19] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1__0_n_0 ),
        .D(\crc_reg[19]_i_1__0_n_0 ),
        .PRE(AR),
        .Q(p_1_in225_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[1] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1__0_n_0 ),
        .D(\crc_reg[1]_i_1__0_n_0 ),
        .PRE(AR),
        .Q(p_1_in194_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[20] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1__0_n_0 ),
        .D(\crc_reg[20]_i_1__0_n_0 ),
        .PRE(AR),
        .Q(p_1_in227_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[21] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1__0_n_0 ),
        .D(\crc_reg[21]_i_1__0_n_0 ),
        .PRE(AR),
        .Q(p_1_in229_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[22] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1__0_n_0 ),
        .D(\crc_reg[22]_i_1__0_n_0 ),
        .PRE(AR),
        .Q(p_1_in231_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[23] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1__0_n_0 ),
        .D(\crc_reg[23]_i_1__0_n_0 ),
        .PRE(AR),
        .Q(p_1_in233_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[24] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1__0_n_0 ),
        .D(\crc_reg[24]_i_1__0_n_0 ),
        .PRE(AR),
        .Q(p_5_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[25] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1__0_n_0 ),
        .D(\crc_reg[25]_i_1__0_n_0 ),
        .PRE(AR),
        .Q(p_6_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[26] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1__0_n_0 ),
        .D(\crc_reg[26]_i_1__0_n_0 ),
        .PRE(AR),
        .Q(p_5_in6_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[27] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1__0_n_0 ),
        .D(\crc_reg[27]_i_1__0_n_0 ),
        .PRE(AR),
        .Q(p_4_in8_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[28] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1__0_n_0 ),
        .D(\crc_reg[28]_i_1__0_n_0 ),
        .PRE(AR),
        .Q(p_3_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[29] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1__0_n_0 ),
        .D(\crc_reg[29]_i_1__0_n_0 ),
        .PRE(AR),
        .Q(p_2_in11_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[2] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1__0_n_0 ),
        .D(\crc_reg[2]_i_1__0_n_0 ),
        .PRE(AR),
        .Q(p_1_in196_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[30] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1__0_n_0 ),
        .D(\crc_reg[30]_i_1__0_n_0 ),
        .PRE(AR),
        .Q(\crc_reg_reg_n_0_[30] ));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[31] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1__0_n_0 ),
        .D(\crc_reg[31]_i_2__0_n_0 ),
        .PRE(AR),
        .Q(p_0_in5_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[3] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1__0_n_0 ),
        .D(\crc_reg[3]_i_1__0_n_0 ),
        .PRE(AR),
        .Q(p_1_in198_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[4] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1__0_n_0 ),
        .D(\crc_reg[4]_i_1__0_n_0 ),
        .PRE(AR),
        .Q(p_1_in200_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[5] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1__0_n_0 ),
        .D(\crc_reg[5]_i_1__0_n_0 ),
        .PRE(AR),
        .Q(p_1_in201_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[6] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1__0_n_0 ),
        .D(\crc_reg[6]_i_1__0_n_0 ),
        .PRE(AR),
        .Q(p_1_in203_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[7] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1__0_n_0 ),
        .D(\crc_reg[7]_i_1__0_n_0 ),
        .PRE(AR),
        .Q(p_1_in204_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[8] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1__0_n_0 ),
        .D(\crc_reg[8]_i_1__0_n_0 ),
        .PRE(AR),
        .Q(p_1_in206_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[9] 
       (.C(gtx_clk),
        .CE(\crc_reg[31]_i_1__0_n_0 ),
        .D(\crc_reg[9]_i_1__0_n_0 ),
        .PRE(AR),
        .Q(p_1_in207_in));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_ctl_inferred_i_1__0
       (.I0(dout[35]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3__0_0[35]),
        .O(gmii_tx_ctl[3]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_ctl_inferred_i_2__0
       (.I0(dout[34]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3__0_0[34]),
        .O(gmii_tx_ctl[2]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_ctl_inferred_i_3__0
       (.I0(dout[33]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3__0_0[33]),
        .O(gmii_tx_ctl[1]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_ctl_inferred_i_4__0
       (.I0(dout[32]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3__0_0[32]),
        .O(gmii_tx_ctl[0]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_10__0
       (.I0(dout[22]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3__0_0[22]),
        .O(gmii_tx_dat[22]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_11__0
       (.I0(dout[21]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3__0_0[21]),
        .O(gmii_tx_dat[21]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_12__0
       (.I0(dout[20]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3__0_0[20]),
        .O(gmii_tx_dat[20]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_13__0
       (.I0(dout[19]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3__0_0[19]),
        .O(gmii_tx_dat[19]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_14__0
       (.I0(dout[18]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3__0_0[18]),
        .O(gmii_tx_dat[18]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_15__0
       (.I0(dout[17]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3__0_0[17]),
        .O(gmii_tx_dat[17]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_16__0
       (.I0(dout[16]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3__0_0[16]),
        .O(gmii_tx_dat[16]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_17__0
       (.I0(dout[15]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3__0_0[15]),
        .O(gmii_tx_dat[15]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_18__0
       (.I0(dout[14]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3__0_0[14]),
        .O(gmii_tx_dat[14]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_19__0
       (.I0(dout[13]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3__0_0[13]),
        .O(gmii_tx_dat[13]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_1__0
       (.I0(dout[31]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3__0_0[31]),
        .O(gmii_tx_dat[31]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_20__0
       (.I0(dout[12]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3__0_0[12]),
        .O(gmii_tx_dat[12]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_21__0
       (.I0(dout[11]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3__0_0[11]),
        .O(gmii_tx_dat[11]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_22__0
       (.I0(dout[10]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3__0_0[10]),
        .O(gmii_tx_dat[10]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_23__0
       (.I0(dout[9]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3__0_0[9]),
        .O(gmii_tx_dat[9]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_24__0
       (.I0(dout[8]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3__0_0[8]),
        .O(gmii_tx_dat[8]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_25__0
       (.I0(dout[7]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3__0_0[7]),
        .O(gmii_tx_dat[7]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_26__0
       (.I0(dout[6]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3__0_0[6]),
        .O(gmii_tx_dat[6]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_27__0
       (.I0(dout[5]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3__0_0[5]),
        .O(gmii_tx_dat[5]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_28__0
       (.I0(dout[4]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3__0_0[4]),
        .O(gmii_tx_dat[4]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_29__0
       (.I0(dout[3]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3__0_0[3]),
        .O(gmii_tx_dat[3]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_2__0
       (.I0(dout[30]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3__0_0[30]),
        .O(gmii_tx_dat[30]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_30__0
       (.I0(dout[2]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3__0_0[2]),
        .O(gmii_tx_dat[2]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_31__0
       (.I0(dout[1]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3__0_0[1]),
        .O(gmii_tx_dat[1]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_32__0
       (.I0(dout[0]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3__0_0[0]),
        .O(gmii_tx_dat[0]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_3__0
       (.I0(dout[29]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3__0_0[29]),
        .O(gmii_tx_dat[29]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_4__0
       (.I0(dout[28]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3__0_0[28]),
        .O(gmii_tx_dat[28]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_5__0
       (.I0(dout[27]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3__0_0[27]),
        .O(gmii_tx_dat[27]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_6__0
       (.I0(dout[26]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3__0_0[26]),
        .O(gmii_tx_dat[26]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_7__0
       (.I0(dout[25]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3__0_0[25]),
        .O(gmii_tx_dat[25]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_8__0
       (.I0(dout[24]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3__0_0[24]),
        .O(gmii_tx_dat[24]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_dat_inferred_i_9__0
       (.I0(dout[23]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(gmii_txen_i_3__0_0[23]),
        .O(gmii_tx_dat[23]));
  LUT4 #(
    .INIT(16'h3808)) 
    gmii_tx_vld_inferred_i_1__0
       (.I0(\state_reg[1]_0 ),
        .I1(grt[1]),
        .I2(grt[0]),
        .I3(valid),
        .O(gmii_tx_vld));
  LUT6 #(
    .INIT(64'h4444FF4FFF4FFF4F)) 
    \gmii_txd[0]_i_1__0 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(\gmii_txd[0]_i_2__0_n_0 ),
        .I3(\gmii_txd[0]_i_3__0_n_0 ),
        .I4(p_0_in5_in),
        .I5(state[2]),
        .O(\gmii_txd[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \gmii_txd[0]_i_2__0 
       (.I0(state[1]),
        .I1(gmii_tx_dat[24]),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(\cnt_reg_n_0_[0] ),
        .O(\gmii_txd[0]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \gmii_txd[0]_i_3__0 
       (.I0(gmii_tx_dat[16]),
        .I1(gmii_tx_dat[0]),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(gmii_tx_dat[8]),
        .O(\gmii_txd[0]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h4F444444)) 
    \gmii_txd[1]_i_1__0 
       (.I0(\crc_reg_reg_n_0_[30] ),
        .I1(state[2]),
        .I2(\gmii_txd[1]_i_2__0_n_0 ),
        .I3(state[1]),
        .I4(state[0]),
        .O(\gmii_txd[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0503F50305F3F5F3)) 
    \gmii_txd[1]_i_2__0 
       (.I0(gmii_tx_dat[17]),
        .I1(gmii_tx_dat[1]),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(gmii_tx_dat[25]),
        .I5(gmii_tx_dat[9]),
        .O(\gmii_txd[1]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h507F7F7F)) 
    \gmii_txd[2]_i_1__0 
       (.I0(state[0]),
        .I1(\crc_reg[31]_i_3__0_n_0 ),
        .I2(state[1]),
        .I3(p_2_in11_in),
        .I4(state[2]),
        .O(\gmii_txd[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \gmii_txd[3]_i_1__0 
       (.I0(\crc_reg[20]_i_2__0_n_0 ),
        .I1(state[1]),
        .I2(state[0]),
        .I3(p_3_in),
        .I4(state[2]),
        .O(\gmii_txd[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h4444FF4FFF4FFF4F)) 
    \gmii_txd[4]_i_1__0 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(\gmii_txd[4]_i_2__0_n_0 ),
        .I3(\gmii_txd[4]_i_3__0_n_0 ),
        .I4(p_4_in8_in),
        .I5(state[2]),
        .O(\gmii_txd[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \gmii_txd[4]_i_2__0 
       (.I0(state[1]),
        .I1(\cnt_reg_n_0_[1] ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(gmii_tx_dat[28]),
        .O(\gmii_txd[4]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \gmii_txd[4]_i_3__0 
       (.I0(gmii_tx_dat[20]),
        .I1(gmii_tx_dat[4]),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(gmii_tx_dat[12]),
        .O(\gmii_txd[4]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h4F444444)) 
    \gmii_txd[5]_i_1__0 
       (.I0(p_5_in6_in),
        .I1(state[2]),
        .I2(\gmii_txd[5]_i_2__0_n_0 ),
        .I3(state[1]),
        .I4(state[0]),
        .O(\gmii_txd[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h50035F0350F35FF3)) 
    \gmii_txd[5]_i_2__0 
       (.I0(gmii_tx_dat[29]),
        .I1(gmii_tx_dat[5]),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(gmii_tx_dat[21]),
        .I5(gmii_tx_dat[13]),
        .O(\gmii_txd[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h4444FF4FFF4FFF4F)) 
    \gmii_txd[6]_i_1__0 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(\gmii_txd[6]_i_2__0_n_0 ),
        .I3(\gmii_txd[6]_i_3__0_n_0 ),
        .I4(p_6_in),
        .I5(state[2]),
        .O(\gmii_txd[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \gmii_txd[6]_i_2__0 
       (.I0(state[1]),
        .I1(\cnt_reg_n_0_[1] ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(gmii_tx_dat[30]),
        .O(\gmii_txd[6]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \gmii_txd[6]_i_3__0 
       (.I0(gmii_tx_dat[14]),
        .I1(gmii_tx_dat[22]),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(\cnt_reg_n_0_[1] ),
        .I4(gmii_tx_dat[6]),
        .O(\gmii_txd[6]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h51515A0A)) 
    \gmii_txd[7]_i_1__0 
       (.I0(state[2]),
        .I1(\cnt[7]_i_3__0_n_0 ),
        .I2(state[1]),
        .I3(\cnt[0]_i_2__0_n_0 ),
        .I4(state[0]),
        .O(\gmii_txd[7]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hF200F2F2)) 
    \gmii_txd[7]_i_2__0 
       (.I0(state[2]),
        .I1(p_5_in),
        .I2(state[1]),
        .I3(\crc_reg[22]_i_2__0_n_0 ),
        .I4(state[0]),
        .O(\gmii_txd[7]_i_2__0_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \gmii_txd_reg[0] 
       (.C(gtx_clk),
        .CE(\gmii_txd[7]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\gmii_txd[0]_i_1__0_n_0 ),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gmii_txd_reg[1] 
       (.C(gtx_clk),
        .CE(\gmii_txd[7]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\gmii_txd[1]_i_1__0_n_0 ),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gmii_txd_reg[2] 
       (.C(gtx_clk),
        .CE(\gmii_txd[7]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\gmii_txd[2]_i_1__0_n_0 ),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gmii_txd_reg[3] 
       (.C(gtx_clk),
        .CE(\gmii_txd[7]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\gmii_txd[3]_i_1__0_n_0 ),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gmii_txd_reg[4] 
       (.C(gtx_clk),
        .CE(\gmii_txd[7]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\gmii_txd[4]_i_1__0_n_0 ),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gmii_txd_reg[5] 
       (.C(gtx_clk),
        .CE(\gmii_txd[7]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\gmii_txd[5]_i_1__0_n_0 ),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gmii_txd_reg[6] 
       (.C(gtx_clk),
        .CE(\gmii_txd[7]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\gmii_txd[6]_i_1__0_n_0 ),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gmii_txd_reg[7] 
       (.C(gtx_clk),
        .CE(\gmii_txd[7]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\gmii_txd[7]_i_2__0_n_0 ),
        .Q(Q[7]));
  LUT3 #(
    .INIT(8'h74)) 
    gmii_txen_i_1__0
       (.I0(state[2]),
        .I1(gmii_txen_i_2__0_n_0),
        .I2(gmii_txen_int),
        .O(gmii_txen_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBF00AA00)) 
    gmii_txen_i_2__0
       (.I0(state[0]),
        .I1(\cnt[7]_i_3__0_n_0 ),
        .I2(gmii_tx_vld),
        .I3(state[2]),
        .I4(state[1]),
        .I5(gmii_txen_i_3__0_n_0),
        .O(gmii_txen_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h7EE8800000000000)) 
    gmii_txen_i_3__0
       (.I0(gmii_tx_ctl[0]),
        .I1(gmii_tx_ctl[1]),
        .I2(gmii_tx_ctl[3]),
        .I3(gmii_tx_ctl[2]),
        .I4(state[1]),
        .I5(state[0]),
        .O(gmii_txen_i_3__0_n_0));
  FDCE #(
    .INIT(1'b0)) 
    gmii_txen_reg
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(gmii_txen_i_1__0_n_0),
        .Q(gmii_txen_int));
  LUT4 #(
    .INIT(16'h2F20)) 
    gmii_txer_i_1__0
       (.I0(state[1]),
        .I1(state[2]),
        .I2(gmii_txen_i_2__0_n_0),
        .I3(gmii_txer_int),
        .O(gmii_txer_i_1__0_n_0));
  FDCE #(
    .INIT(1'b0)) 
    gmii_txer_reg
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(gmii_txer_i_1__0_n_0),
        .Q(gmii_txer_int));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \grt[0]_i_1__1 
       (.I0(grt_nxt[0]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(grt[0]),
        .O(\grt[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \grt[1]_i_1__1 
       (.I0(grt_nxt[1]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(grt[1]),
        .O(\grt[1]_i_1__1_n_0 ));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \grt_reg[0] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\grt[0]_i_1__1_n_0 ),
        .Q(grt[0]));
  (* KEEP = "yes" *) 
  (* mark_debug = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \grt_reg[1] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\grt[1]_i_1__1_n_0 ),
        .Q(grt[1]));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    \msk[0]_i_1__0 
       (.I0(grt_nxt[0]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\msk[1]_i_3__0_n_0 ),
        .I4(\msk_reg_n_0_[0] ),
        .O(\msk[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0045000000FF0000)) 
    \msk[0]_i_2__0 
       (.I0(grt[0]),
        .I1(\msk_reg_n_0_[1] ),
        .I2(\state_reg[1]_0 ),
        .I3(\msk_reg_n_0_[0] ),
        .I4(valid),
        .I5(grt[1]),
        .O(grt_nxt[0]));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    \msk[1]_i_1__0 
       (.I0(grt_nxt[1]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\msk[1]_i_3__0_n_0 ),
        .I4(\msk_reg_n_0_[1] ),
        .O(\msk[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000000BFB0000)) 
    \msk[1]_i_2__0 
       (.I0(\msk_reg_n_0_[0] ),
        .I1(valid),
        .I2(grt[1]),
        .I3(grt[0]),
        .I4(\state_reg[1]_0 ),
        .I5(\msk_reg_n_0_[1] ),
        .O(grt_nxt[1]));
  LUT6 #(
    .INIT(64'hFF005500150000FF)) 
    \msk[1]_i_3__0 
       (.I0(\cnt[7]_i_4__0_n_0 ),
        .I1(gmii_tx_vld),
        .I2(\cnt[7]_i_3__0_n_0 ),
        .I3(state[2]),
        .I4(state[1]),
        .I5(state[0]),
        .O(\msk[1]_i_3__0_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \msk_reg[0] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\msk[0]_i_1__0_n_0 ),
        .Q(\msk_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \msk_reg[1] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\msk[1]_i_1__0_n_0 ),
        .Q(\msk_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'h0454FFFF04540000)) 
    \state[0]_i_1__0 
       (.I0(state[1]),
        .I1(\cnt[5]_i_2__0_n_0 ),
        .I2(state[0]),
        .I3(\state[2]_i_2__0_n_0 ),
        .I4(state[2]),
        .I5(\state[0]_i_2__0_n_0 ),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'hA0CFA0C0)) 
    \state[0]_i_2__0 
       (.I0(\state[0]_i_3__0_n_0 ),
        .I1(\cnt[0]_i_2__0_n_0 ),
        .I2(state[1]),
        .I3(state[0]),
        .I4(\cnt[7]_i_4__0_n_0 ),
        .O(\state[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAA000054001545F7)) 
    \state[0]_i_3__0 
       (.I0(gmii_tx_ctl[2]),
        .I1(\cnt_reg_n_0_[1] ),
        .I2(\cnt_reg_n_0_[0] ),
        .I3(gmii_tx_ctl[1]),
        .I4(gmii_tx_ctl[3]),
        .I5(gmii_tx_ctl[0]),
        .O(\state[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0F8F0F0000800000)) 
    \state[1]_i_1__0 
       (.I0(gmii_tx_vld),
        .I1(\cnt[7]_i_3__0_n_0 ),
        .I2(state[2]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(\state[1]_i_2__0_n_0 ),
        .O(p_0_in__0[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF1111EEEF)) 
    \state[1]_i_2__0 
       (.I0(gmii_tx_ctl[1]),
        .I1(gmii_tx_ctl[3]),
        .I2(gmii_tx_ctl[0]),
        .I3(gmii_tx_ctl[2]),
        .I4(\cnt_reg_n_0_[0] ),
        .I5(\state[1]_i_3__0_n_0 ),
        .O(\state[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFEFFFFFFFFF8)) 
    \state[1]_i_3__0 
       (.I0(gmii_tx_ctl[1]),
        .I1(gmii_tx_ctl[0]),
        .I2(\state[1]_i_4__0_n_0 ),
        .I3(gmii_tx_ctl[3]),
        .I4(gmii_tx_ctl[2]),
        .I5(\cnt_reg_n_0_[1] ),
        .O(\state[1]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \state[1]_i_4__0 
       (.I0(state[1]),
        .I1(state[0]),
        .O(\state[1]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h1A3A10305A7A5070)) 
    \state[2]_i_1__0 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[2]),
        .I3(\state[2]_i_2__0_n_0 ),
        .I4(\state[2]_i_3__0_n_0 ),
        .I5(\state[2]_i_4__0_n_0 ),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \state[2]_i_2__0 
       (.I0(\cnt_reg_n_0_[2] ),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[7] ),
        .I3(\cnt_reg_n_0_[5] ),
        .I4(\state[2]_i_5__0_n_0 ),
        .O(\state[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h7373537333333333)) 
    \state[2]_i_3__0 
       (.I0(gmii_tx_ctl[0]),
        .I1(\state[2]_i_6__0_n_0 ),
        .I2(gmii_tx_ctl[2]),
        .I3(gmii_tx_ctl[3]),
        .I4(state[1]),
        .I5(gmii_tx_ctl[1]),
        .O(\state[2]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hD5555555)) 
    \state[2]_i_4__0 
       (.I0(gmii_tx_vld),
        .I1(gmii_tx_ctl[3]),
        .I2(gmii_tx_ctl[2]),
        .I3(gmii_tx_ctl[0]),
        .I4(gmii_tx_ctl[1]),
        .O(\state[2]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \state[2]_i_5__0 
       (.I0(\cnt_reg_n_0_[6] ),
        .I1(\cnt_reg_n_0_[4] ),
        .I2(\cnt_reg_n_0_[3] ),
        .I3(\cnt_reg_n_0_[1] ),
        .O(\state[2]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000081B781B3)) 
    \state[2]_i_6__0 
       (.I0(gmii_tx_ctl[2]),
        .I1(gmii_tx_ctl[3]),
        .I2(gmii_tx_ctl[1]),
        .I3(gmii_tx_ctl[0]),
        .I4(\state[2]_i_7__0_n_0 ),
        .I5(\state[2]_i_8__0_n_0 ),
        .O(\state[2]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'h15)) 
    \state[2]_i_7__0 
       (.I0(state[2]),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[1] ),
        .O(\state[2]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00AEBA00)) 
    \state[2]_i_8__0 
       (.I0(state[2]),
        .I1(\cnt_reg_n_0_[0] ),
        .I2(\cnt_reg_n_0_[1] ),
        .I3(gmii_tx_ctl[2]),
        .I4(gmii_tx_ctl[1]),
        .I5(\state[2]_i_9__0_n_0 ),
        .O(\state[2]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h40404044FFFFFFFF)) 
    \state[2]_i_9__0 
       (.I0(gmii_tx_ctl[3]),
        .I1(gmii_tx_ctl[0]),
        .I2(state[2]),
        .I3(\cnt_reg_n_0_[0] ),
        .I4(\cnt_reg_n_0_[1] ),
        .I5(state[1]),
        .O(\state[2]_i_9__0_n_0 ));
  (* FSM_ENCODED_STATES = "ST_READY:000,ST_START:001,ST_PRE:010,ST_DATA:011,ST_CRC:100,ST_IFG:101,ST_SKIP:110" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(p_0_in__0[0]),
        .Q(state[0]));
  (* FSM_ENCODED_STATES = "ST_READY:000,ST_START:001,ST_PRE:010,ST_DATA:011,ST_CRC:100,ST_IFG:101,ST_SKIP:110" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(p_0_in__0[1]),
        .Q(state[1]));
  (* FSM_ENCODED_STATES = "ST_READY:000,ST_START:001,ST_PRE:010,ST_DATA:011,ST_CRC:100,ST_IFG:101,ST_SKIP:110" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[2] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(p_0_in__0[2]),
        .Q(state[2]));
endmodule

module gig_eth_hsr_phy_reset
   (phy_resetA_n,
    rst_resetA_n,
    drive_resetA_n,
    phy_readyA,
    D,
    gtx_clk,
    XREADY_reg_0,
    csr_RESET_A_DRIVE);
  output phy_resetA_n;
  output rst_resetA_n;
  output drive_resetA_n;
  output phy_readyA;
  output [0:0]D;
  input gtx_clk;
  input XREADY_reg_0;
  input csr_RESET_A_DRIVE;

  wire [0:0]D;
  wire DRIVE_READY_i_1__0_n_0;
  wire DRIVE_RESET_N_i_1__0_n_0;
  wire XREADY_i_1__0_n_0;
  wire XREADY_reg_0;
  wire XRESET_N_i_1__0_n_0;
  wire csr_RESET_A_DRIVE;
  wire drive_readyA;
  wire drive_resetA_n;
  wire gtx_clk;
  wire p_0_in;
  wire [1:0]p_0_in__0;
  wire phy_readyA;
  wire phy_resetA_n;
  wire reset_cnt0_carry__0_n_0;
  wire reset_cnt0_carry__0_n_1;
  wire reset_cnt0_carry__0_n_2;
  wire reset_cnt0_carry__0_n_3;
  wire reset_cnt0_carry__0_n_4;
  wire reset_cnt0_carry__0_n_5;
  wire reset_cnt0_carry__0_n_6;
  wire reset_cnt0_carry__0_n_7;
  wire reset_cnt0_carry__1_n_0;
  wire reset_cnt0_carry__1_n_1;
  wire reset_cnt0_carry__1_n_2;
  wire reset_cnt0_carry__1_n_3;
  wire reset_cnt0_carry__1_n_4;
  wire reset_cnt0_carry__1_n_5;
  wire reset_cnt0_carry__1_n_6;
  wire reset_cnt0_carry__1_n_7;
  wire reset_cnt0_carry__2_n_0;
  wire reset_cnt0_carry__2_n_1;
  wire reset_cnt0_carry__2_n_2;
  wire reset_cnt0_carry__2_n_3;
  wire reset_cnt0_carry__2_n_4;
  wire reset_cnt0_carry__2_n_5;
  wire reset_cnt0_carry__2_n_6;
  wire reset_cnt0_carry__2_n_7;
  wire reset_cnt0_carry__3_n_0;
  wire reset_cnt0_carry__3_n_1;
  wire reset_cnt0_carry__3_n_2;
  wire reset_cnt0_carry__3_n_3;
  wire reset_cnt0_carry__3_n_4;
  wire reset_cnt0_carry__3_n_5;
  wire reset_cnt0_carry__3_n_6;
  wire reset_cnt0_carry__3_n_7;
  wire reset_cnt0_carry__4_n_7;
  wire reset_cnt0_carry_n_0;
  wire reset_cnt0_carry_n_1;
  wire reset_cnt0_carry_n_2;
  wire reset_cnt0_carry_n_3;
  wire reset_cnt0_carry_n_4;
  wire reset_cnt0_carry_n_5;
  wire reset_cnt0_carry_n_6;
  wire reset_cnt0_carry_n_7;
  wire \reset_cnt[0]_i_1_n_0 ;
  wire \reset_cnt[10]_i_1_n_0 ;
  wire \reset_cnt[11]_i_1_n_0 ;
  wire \reset_cnt[12]_i_1_n_0 ;
  wire \reset_cnt[13]_i_1_n_0 ;
  wire \reset_cnt[14]_i_1_n_0 ;
  wire \reset_cnt[15]_i_1_n_0 ;
  wire \reset_cnt[16]_i_1_n_0 ;
  wire \reset_cnt[17]_i_1_n_0 ;
  wire \reset_cnt[18]_i_1_n_0 ;
  wire \reset_cnt[19]_i_1_n_0 ;
  wire \reset_cnt[1]_i_1_n_0 ;
  wire \reset_cnt[20]_i_1_n_0 ;
  wire \reset_cnt[21]_i_1_n_0 ;
  wire \reset_cnt[2]_i_1_n_0 ;
  wire \reset_cnt[3]_i_1_n_0 ;
  wire \reset_cnt[4]_i_1_n_0 ;
  wire \reset_cnt[5]_i_1_n_0 ;
  wire \reset_cnt[6]_i_1_n_0 ;
  wire \reset_cnt[7]_i_1_n_0 ;
  wire \reset_cnt[8]_i_1_n_0 ;
  wire \reset_cnt[9]_i_1_n_0 ;
  wire reset_cnt_n_0;
  wire \reset_cnt_reg_n_0_[0] ;
  wire \reset_cnt_reg_n_0_[10] ;
  wire \reset_cnt_reg_n_0_[11] ;
  wire \reset_cnt_reg_n_0_[12] ;
  wire \reset_cnt_reg_n_0_[13] ;
  wire \reset_cnt_reg_n_0_[14] ;
  wire \reset_cnt_reg_n_0_[15] ;
  wire \reset_cnt_reg_n_0_[16] ;
  wire \reset_cnt_reg_n_0_[17] ;
  wire \reset_cnt_reg_n_0_[18] ;
  wire \reset_cnt_reg_n_0_[19] ;
  wire \reset_cnt_reg_n_0_[1] ;
  wire \reset_cnt_reg_n_0_[20] ;
  wire \reset_cnt_reg_n_0_[2] ;
  wire \reset_cnt_reg_n_0_[3] ;
  wire \reset_cnt_reg_n_0_[4] ;
  wire \reset_cnt_reg_n_0_[5] ;
  wire \reset_cnt_reg_n_0_[6] ;
  wire \reset_cnt_reg_n_0_[7] ;
  wire \reset_cnt_reg_n_0_[8] ;
  wire \reset_cnt_reg_n_0_[9] ;
  wire rst_resetA_n;
  (* RTL_KEEP = "true" *) wire [1:0]state;
  wire [3:0]NLW_reset_cnt0_carry__4_CO_UNCONNECTED;
  wire [3:1]NLW_reset_cnt0_carry__4_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFFCFCC88)) 
    DRIVE_READY_i_1__0
       (.I0(\reset_cnt_reg_n_0_[20] ),
        .I1(state[1]),
        .I2(csr_RESET_A_DRIVE),
        .I3(state[0]),
        .I4(drive_readyA),
        .O(DRIVE_READY_i_1__0_n_0));
  FDPE #(
    .INIT(1'b0)) 
    DRIVE_READY_reg
       (.C(gtx_clk),
        .CE(1'b1),
        .D(DRIVE_READY_i_1__0_n_0),
        .PRE(XREADY_reg_0),
        .Q(drive_readyA));
  LUT5 #(
    .INIT(32'hFFCFCC88)) 
    DRIVE_RESET_N_i_1__0
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(csr_RESET_A_DRIVE),
        .I3(state[1]),
        .I4(drive_resetA_n),
        .O(DRIVE_RESET_N_i_1__0_n_0));
  FDPE #(
    .INIT(1'b1)) 
    DRIVE_RESET_N_reg
       (.C(gtx_clk),
        .CE(1'b1),
        .D(DRIVE_RESET_N_i_1__0_n_0),
        .PRE(XREADY_reg_0),
        .Q(drive_resetA_n));
  LUT5 #(
    .INIT(32'hFFFFCCB8)) 
    XREADY_i_1__0
       (.I0(\reset_cnt_reg_n_0_[20] ),
        .I1(state[1]),
        .I2(csr_RESET_A_DRIVE),
        .I3(state[0]),
        .I4(D),
        .O(XREADY_i_1__0_n_0));
  FDCE #(
    .INIT(1'b0)) 
    XREADY_reg
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(XREADY_reg_0),
        .D(XREADY_i_1__0_n_0),
        .Q(D));
  LUT5 #(
    .INIT(32'hFFFFCCB8)) 
    XRESET_N_i_1__0
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(csr_RESET_A_DRIVE),
        .I3(state[1]),
        .I4(rst_resetA_n),
        .O(XRESET_N_i_1__0_n_0));
  FDCE #(
    .INIT(1'b1)) 
    XRESET_N_reg
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(XREADY_reg_0),
        .D(XRESET_N_i_1__0_n_0),
        .Q(rst_resetA_n));
  LUT2 #(
    .INIT(4'h8)) 
    phy_readyA_INST_0
       (.I0(D),
        .I1(drive_readyA),
        .O(phy_readyA));
  LUT2 #(
    .INIT(4'h8)) 
    phy_resetA_n_INST_0
       (.I0(rst_resetA_n),
        .I1(drive_resetA_n),
        .O(phy_resetA_n));
  LUT3 #(
    .INIT(8'h3E)) 
    reset_cnt
       (.I0(csr_RESET_A_DRIVE),
        .I1(state[1]),
        .I2(state[0]),
        .O(reset_cnt_n_0));
  CARRY4 reset_cnt0_carry
       (.CI(1'b0),
        .CO({reset_cnt0_carry_n_0,reset_cnt0_carry_n_1,reset_cnt0_carry_n_2,reset_cnt0_carry_n_3}),
        .CYINIT(\reset_cnt_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({reset_cnt0_carry_n_4,reset_cnt0_carry_n_5,reset_cnt0_carry_n_6,reset_cnt0_carry_n_7}),
        .S({\reset_cnt_reg_n_0_[4] ,\reset_cnt_reg_n_0_[3] ,\reset_cnt_reg_n_0_[2] ,\reset_cnt_reg_n_0_[1] }));
  CARRY4 reset_cnt0_carry__0
       (.CI(reset_cnt0_carry_n_0),
        .CO({reset_cnt0_carry__0_n_0,reset_cnt0_carry__0_n_1,reset_cnt0_carry__0_n_2,reset_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({reset_cnt0_carry__0_n_4,reset_cnt0_carry__0_n_5,reset_cnt0_carry__0_n_6,reset_cnt0_carry__0_n_7}),
        .S({\reset_cnt_reg_n_0_[8] ,\reset_cnt_reg_n_0_[7] ,\reset_cnt_reg_n_0_[6] ,\reset_cnt_reg_n_0_[5] }));
  CARRY4 reset_cnt0_carry__1
       (.CI(reset_cnt0_carry__0_n_0),
        .CO({reset_cnt0_carry__1_n_0,reset_cnt0_carry__1_n_1,reset_cnt0_carry__1_n_2,reset_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({reset_cnt0_carry__1_n_4,reset_cnt0_carry__1_n_5,reset_cnt0_carry__1_n_6,reset_cnt0_carry__1_n_7}),
        .S({\reset_cnt_reg_n_0_[12] ,\reset_cnt_reg_n_0_[11] ,\reset_cnt_reg_n_0_[10] ,\reset_cnt_reg_n_0_[9] }));
  CARRY4 reset_cnt0_carry__2
       (.CI(reset_cnt0_carry__1_n_0),
        .CO({reset_cnt0_carry__2_n_0,reset_cnt0_carry__2_n_1,reset_cnt0_carry__2_n_2,reset_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({reset_cnt0_carry__2_n_4,reset_cnt0_carry__2_n_5,reset_cnt0_carry__2_n_6,reset_cnt0_carry__2_n_7}),
        .S({\reset_cnt_reg_n_0_[16] ,\reset_cnt_reg_n_0_[15] ,\reset_cnt_reg_n_0_[14] ,\reset_cnt_reg_n_0_[13] }));
  CARRY4 reset_cnt0_carry__3
       (.CI(reset_cnt0_carry__2_n_0),
        .CO({reset_cnt0_carry__3_n_0,reset_cnt0_carry__3_n_1,reset_cnt0_carry__3_n_2,reset_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({reset_cnt0_carry__3_n_4,reset_cnt0_carry__3_n_5,reset_cnt0_carry__3_n_6,reset_cnt0_carry__3_n_7}),
        .S({\reset_cnt_reg_n_0_[20] ,\reset_cnt_reg_n_0_[19] ,\reset_cnt_reg_n_0_[18] ,\reset_cnt_reg_n_0_[17] }));
  CARRY4 reset_cnt0_carry__4
       (.CI(reset_cnt0_carry__3_n_0),
        .CO(NLW_reset_cnt0_carry__4_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_reset_cnt0_carry__4_O_UNCONNECTED[3:1],reset_cnt0_carry__4_n_7}),
        .S({1'b0,1'b0,1'b0,p_0_in}));
  LUT4 #(
    .INIT(16'h0F04)) 
    \reset_cnt[0]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(\reset_cnt_reg_n_0_[0] ),
        .I3(state[1]),
        .O(\reset_cnt[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[10]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry__1_n_6),
        .I3(state[1]),
        .O(\reset_cnt[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[11]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry__1_n_5),
        .I3(state[1]),
        .O(\reset_cnt[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[12]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry__1_n_4),
        .I3(state[1]),
        .O(\reset_cnt[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[13]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry__2_n_7),
        .I3(state[1]),
        .O(\reset_cnt[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[14]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry__2_n_6),
        .I3(state[1]),
        .O(\reset_cnt[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[15]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry__2_n_5),
        .I3(state[1]),
        .O(\reset_cnt[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[16]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry__2_n_4),
        .I3(state[1]),
        .O(\reset_cnt[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[17]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry__3_n_7),
        .I3(state[1]),
        .O(\reset_cnt[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[18]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry__3_n_6),
        .I3(state[1]),
        .O(\reset_cnt[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[19]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry__3_n_5),
        .I3(state[1]),
        .O(\reset_cnt[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[1]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry_n_7),
        .I3(state[1]),
        .O(\reset_cnt[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[20]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry__3_n_4),
        .I3(state[1]),
        .O(\reset_cnt[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[21]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry__4_n_7),
        .I3(state[1]),
        .O(\reset_cnt[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[2]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry_n_6),
        .I3(state[1]),
        .O(\reset_cnt[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[3]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry_n_5),
        .I3(state[1]),
        .O(\reset_cnt[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[4]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry_n_4),
        .I3(state[1]),
        .O(\reset_cnt[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[5]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry__0_n_7),
        .I3(state[1]),
        .O(\reset_cnt[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[6]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry__0_n_6),
        .I3(state[1]),
        .O(\reset_cnt[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[7]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry__0_n_5),
        .I3(state[1]),
        .O(\reset_cnt[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[8]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry__0_n_4),
        .I3(state[1]),
        .O(\reset_cnt[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[9]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry__1_n_7),
        .I3(state[1]),
        .O(\reset_cnt[9]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[0] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(XREADY_reg_0),
        .D(\reset_cnt[0]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[10] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(XREADY_reg_0),
        .D(\reset_cnt[10]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[11] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(XREADY_reg_0),
        .D(\reset_cnt[11]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[12] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(XREADY_reg_0),
        .D(\reset_cnt[12]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[13] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(XREADY_reg_0),
        .D(\reset_cnt[13]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[14] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(XREADY_reg_0),
        .D(\reset_cnt[14]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[15] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(XREADY_reg_0),
        .D(\reset_cnt[15]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[16] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(XREADY_reg_0),
        .D(\reset_cnt[16]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[16] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[17] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(XREADY_reg_0),
        .D(\reset_cnt[17]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[17] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[18] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(XREADY_reg_0),
        .D(\reset_cnt[18]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[18] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[19] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(XREADY_reg_0),
        .D(\reset_cnt[19]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[19] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[1] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(XREADY_reg_0),
        .D(\reset_cnt[1]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[20] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(XREADY_reg_0),
        .D(\reset_cnt[20]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[20] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[21] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(XREADY_reg_0),
        .D(\reset_cnt[21]_i_1_n_0 ),
        .Q(p_0_in));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[2] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(XREADY_reg_0),
        .D(\reset_cnt[2]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[3] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(XREADY_reg_0),
        .D(\reset_cnt[3]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[4] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(XREADY_reg_0),
        .D(\reset_cnt[4]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[5] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(XREADY_reg_0),
        .D(\reset_cnt[5]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[6] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(XREADY_reg_0),
        .D(\reset_cnt[6]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[7] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(XREADY_reg_0),
        .D(\reset_cnt[7]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[8] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(XREADY_reg_0),
        .D(\reset_cnt[8]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[9] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(XREADY_reg_0),
        .D(\reset_cnt[9]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[9] ));
  LUT4 #(
    .INIT(16'h0704)) 
    \state[0]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(state[1]),
        .I3(csr_RESET_A_DRIVE),
        .O(p_0_in__0[0]));
  LUT4 #(
    .INIT(16'h0388)) 
    \state[1]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(\reset_cnt_reg_n_0_[20] ),
        .I3(state[1]),
        .O(p_0_in__0[1]));
  (* FSM_ENCODED_STATES = "ST_IDLE:00,ST_RESET:01,ST_POST:10" *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .PRE(XREADY_reg_0),
        .Q(state[0]));
  (* FSM_ENCODED_STATES = "ST_IDLE:00,ST_RESET:01,ST_POST:10" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(XREADY_reg_0),
        .D(p_0_in__0[1]),
        .Q(state[1]));
endmodule

(* ORIG_REF_NAME = "gig_eth_hsr_phy_reset" *) 
module gig_eth_hsr_phy_reset_0
   (phy_resetB_n,
    rst_resetB_n,
    drive_resetB_n,
    phy_readyB,
    D,
    drive_readyB,
    reset_n_0,
    reset_n,
    gtx_clk,
    csr_RESET_B_DRIVE);
  output phy_resetB_n;
  output rst_resetB_n;
  output drive_resetB_n;
  output phy_readyB;
  output [0:0]D;
  output drive_readyB;
  output reset_n_0;
  input reset_n;
  input gtx_clk;
  input csr_RESET_B_DRIVE;

  wire [0:0]D;
  wire DRIVE_READY_i_1__1_n_0;
  wire DRIVE_RESET_N_i_1__1_n_0;
  wire XREADY_i_1__1_n_0;
  wire XRESET_N_i_1__1_n_0;
  wire csr_RESET_B_DRIVE;
  wire drive_readyB;
  wire drive_resetB_n;
  wire gtx_clk;
  wire p_0_in;
  wire [1:0]p_0_in__0;
  wire phy_readyB;
  wire phy_resetB_n;
  wire reset_cnt0_carry__0_n_0;
  wire reset_cnt0_carry__0_n_1;
  wire reset_cnt0_carry__0_n_2;
  wire reset_cnt0_carry__0_n_3;
  wire reset_cnt0_carry__0_n_4;
  wire reset_cnt0_carry__0_n_5;
  wire reset_cnt0_carry__0_n_6;
  wire reset_cnt0_carry__0_n_7;
  wire reset_cnt0_carry__1_n_0;
  wire reset_cnt0_carry__1_n_1;
  wire reset_cnt0_carry__1_n_2;
  wire reset_cnt0_carry__1_n_3;
  wire reset_cnt0_carry__1_n_4;
  wire reset_cnt0_carry__1_n_5;
  wire reset_cnt0_carry__1_n_6;
  wire reset_cnt0_carry__1_n_7;
  wire reset_cnt0_carry__2_n_0;
  wire reset_cnt0_carry__2_n_1;
  wire reset_cnt0_carry__2_n_2;
  wire reset_cnt0_carry__2_n_3;
  wire reset_cnt0_carry__2_n_4;
  wire reset_cnt0_carry__2_n_5;
  wire reset_cnt0_carry__2_n_6;
  wire reset_cnt0_carry__2_n_7;
  wire reset_cnt0_carry__3_n_0;
  wire reset_cnt0_carry__3_n_1;
  wire reset_cnt0_carry__3_n_2;
  wire reset_cnt0_carry__3_n_3;
  wire reset_cnt0_carry__3_n_4;
  wire reset_cnt0_carry__3_n_5;
  wire reset_cnt0_carry__3_n_6;
  wire reset_cnt0_carry__3_n_7;
  wire reset_cnt0_carry__4_n_7;
  wire reset_cnt0_carry_n_0;
  wire reset_cnt0_carry_n_1;
  wire reset_cnt0_carry_n_2;
  wire reset_cnt0_carry_n_3;
  wire reset_cnt0_carry_n_4;
  wire reset_cnt0_carry_n_5;
  wire reset_cnt0_carry_n_6;
  wire reset_cnt0_carry_n_7;
  wire \reset_cnt[0]_i_1_n_0 ;
  wire \reset_cnt[10]_i_1_n_0 ;
  wire \reset_cnt[11]_i_1_n_0 ;
  wire \reset_cnt[12]_i_1_n_0 ;
  wire \reset_cnt[13]_i_1_n_0 ;
  wire \reset_cnt[14]_i_1_n_0 ;
  wire \reset_cnt[15]_i_1_n_0 ;
  wire \reset_cnt[16]_i_1_n_0 ;
  wire \reset_cnt[17]_i_1_n_0 ;
  wire \reset_cnt[18]_i_1_n_0 ;
  wire \reset_cnt[19]_i_1_n_0 ;
  wire \reset_cnt[1]_i_1_n_0 ;
  wire \reset_cnt[20]_i_1_n_0 ;
  wire \reset_cnt[21]_i_1_n_0 ;
  wire \reset_cnt[2]_i_1_n_0 ;
  wire \reset_cnt[3]_i_1_n_0 ;
  wire \reset_cnt[4]_i_1_n_0 ;
  wire \reset_cnt[5]_i_1_n_0 ;
  wire \reset_cnt[6]_i_1_n_0 ;
  wire \reset_cnt[7]_i_1_n_0 ;
  wire \reset_cnt[8]_i_1_n_0 ;
  wire \reset_cnt[9]_i_1_n_0 ;
  wire reset_cnt_n_0;
  wire \reset_cnt_reg_n_0_[0] ;
  wire \reset_cnt_reg_n_0_[10] ;
  wire \reset_cnt_reg_n_0_[11] ;
  wire \reset_cnt_reg_n_0_[12] ;
  wire \reset_cnt_reg_n_0_[13] ;
  wire \reset_cnt_reg_n_0_[14] ;
  wire \reset_cnt_reg_n_0_[15] ;
  wire \reset_cnt_reg_n_0_[16] ;
  wire \reset_cnt_reg_n_0_[17] ;
  wire \reset_cnt_reg_n_0_[18] ;
  wire \reset_cnt_reg_n_0_[19] ;
  wire \reset_cnt_reg_n_0_[1] ;
  wire \reset_cnt_reg_n_0_[20] ;
  wire \reset_cnt_reg_n_0_[2] ;
  wire \reset_cnt_reg_n_0_[3] ;
  wire \reset_cnt_reg_n_0_[4] ;
  wire \reset_cnt_reg_n_0_[5] ;
  wire \reset_cnt_reg_n_0_[6] ;
  wire \reset_cnt_reg_n_0_[7] ;
  wire \reset_cnt_reg_n_0_[8] ;
  wire \reset_cnt_reg_n_0_[9] ;
  wire reset_n;
  wire reset_n_0;
  wire rst_resetB_n;
  (* RTL_KEEP = "true" *) wire [1:0]state;
  wire [3:0]NLW_reset_cnt0_carry__4_CO_UNCONNECTED;
  wire [3:1]NLW_reset_cnt0_carry__4_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFFCFCC88)) 
    DRIVE_READY_i_1__1
       (.I0(\reset_cnt_reg_n_0_[20] ),
        .I1(state[1]),
        .I2(csr_RESET_B_DRIVE),
        .I3(state[0]),
        .I4(drive_readyB),
        .O(DRIVE_READY_i_1__1_n_0));
  FDPE #(
    .INIT(1'b0)) 
    DRIVE_READY_reg
       (.C(gtx_clk),
        .CE(1'b1),
        .D(DRIVE_READY_i_1__1_n_0),
        .PRE(reset_n_0),
        .Q(drive_readyB));
  LUT5 #(
    .INIT(32'hFFCFCC88)) 
    DRIVE_RESET_N_i_1__1
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(csr_RESET_B_DRIVE),
        .I3(state[1]),
        .I4(drive_resetB_n),
        .O(DRIVE_RESET_N_i_1__1_n_0));
  FDPE #(
    .INIT(1'b1)) 
    DRIVE_RESET_N_reg
       (.C(gtx_clk),
        .CE(1'b1),
        .D(DRIVE_RESET_N_i_1__1_n_0),
        .PRE(reset_n_0),
        .Q(drive_resetB_n));
  LUT5 #(
    .INIT(32'hFFFFCCB8)) 
    XREADY_i_1__1
       (.I0(\reset_cnt_reg_n_0_[20] ),
        .I1(state[1]),
        .I2(csr_RESET_B_DRIVE),
        .I3(state[0]),
        .I4(D),
        .O(XREADY_i_1__1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    XREADY_reg
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(reset_n_0),
        .D(XREADY_i_1__1_n_0),
        .Q(D));
  LUT5 #(
    .INIT(32'hFFFFCCB8)) 
    XRESET_N_i_1__1
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(csr_RESET_B_DRIVE),
        .I3(state[1]),
        .I4(rst_resetB_n),
        .O(XRESET_N_i_1__1_n_0));
  FDCE #(
    .INIT(1'b1)) 
    XRESET_N_reg
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(reset_n_0),
        .D(XRESET_N_i_1__1_n_0),
        .Q(rst_resetB_n));
  LUT2 #(
    .INIT(4'h8)) 
    phy_readyB_INST_0
       (.I0(D),
        .I1(drive_readyB),
        .O(phy_readyB));
  LUT2 #(
    .INIT(4'h8)) 
    phy_resetB_n_INST_0
       (.I0(rst_resetB_n),
        .I1(drive_resetB_n),
        .O(phy_resetB_n));
  LUT3 #(
    .INIT(8'h3E)) 
    reset_cnt
       (.I0(csr_RESET_B_DRIVE),
        .I1(state[1]),
        .I2(state[0]),
        .O(reset_cnt_n_0));
  CARRY4 reset_cnt0_carry
       (.CI(1'b0),
        .CO({reset_cnt0_carry_n_0,reset_cnt0_carry_n_1,reset_cnt0_carry_n_2,reset_cnt0_carry_n_3}),
        .CYINIT(\reset_cnt_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({reset_cnt0_carry_n_4,reset_cnt0_carry_n_5,reset_cnt0_carry_n_6,reset_cnt0_carry_n_7}),
        .S({\reset_cnt_reg_n_0_[4] ,\reset_cnt_reg_n_0_[3] ,\reset_cnt_reg_n_0_[2] ,\reset_cnt_reg_n_0_[1] }));
  CARRY4 reset_cnt0_carry__0
       (.CI(reset_cnt0_carry_n_0),
        .CO({reset_cnt0_carry__0_n_0,reset_cnt0_carry__0_n_1,reset_cnt0_carry__0_n_2,reset_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({reset_cnt0_carry__0_n_4,reset_cnt0_carry__0_n_5,reset_cnt0_carry__0_n_6,reset_cnt0_carry__0_n_7}),
        .S({\reset_cnt_reg_n_0_[8] ,\reset_cnt_reg_n_0_[7] ,\reset_cnt_reg_n_0_[6] ,\reset_cnt_reg_n_0_[5] }));
  CARRY4 reset_cnt0_carry__1
       (.CI(reset_cnt0_carry__0_n_0),
        .CO({reset_cnt0_carry__1_n_0,reset_cnt0_carry__1_n_1,reset_cnt0_carry__1_n_2,reset_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({reset_cnt0_carry__1_n_4,reset_cnt0_carry__1_n_5,reset_cnt0_carry__1_n_6,reset_cnt0_carry__1_n_7}),
        .S({\reset_cnt_reg_n_0_[12] ,\reset_cnt_reg_n_0_[11] ,\reset_cnt_reg_n_0_[10] ,\reset_cnt_reg_n_0_[9] }));
  CARRY4 reset_cnt0_carry__2
       (.CI(reset_cnt0_carry__1_n_0),
        .CO({reset_cnt0_carry__2_n_0,reset_cnt0_carry__2_n_1,reset_cnt0_carry__2_n_2,reset_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({reset_cnt0_carry__2_n_4,reset_cnt0_carry__2_n_5,reset_cnt0_carry__2_n_6,reset_cnt0_carry__2_n_7}),
        .S({\reset_cnt_reg_n_0_[16] ,\reset_cnt_reg_n_0_[15] ,\reset_cnt_reg_n_0_[14] ,\reset_cnt_reg_n_0_[13] }));
  CARRY4 reset_cnt0_carry__3
       (.CI(reset_cnt0_carry__2_n_0),
        .CO({reset_cnt0_carry__3_n_0,reset_cnt0_carry__3_n_1,reset_cnt0_carry__3_n_2,reset_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({reset_cnt0_carry__3_n_4,reset_cnt0_carry__3_n_5,reset_cnt0_carry__3_n_6,reset_cnt0_carry__3_n_7}),
        .S({\reset_cnt_reg_n_0_[20] ,\reset_cnt_reg_n_0_[19] ,\reset_cnt_reg_n_0_[18] ,\reset_cnt_reg_n_0_[17] }));
  CARRY4 reset_cnt0_carry__4
       (.CI(reset_cnt0_carry__3_n_0),
        .CO(NLW_reset_cnt0_carry__4_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_reset_cnt0_carry__4_O_UNCONNECTED[3:1],reset_cnt0_carry__4_n_7}),
        .S({1'b0,1'b0,1'b0,p_0_in}));
  LUT4 #(
    .INIT(16'h0F04)) 
    \reset_cnt[0]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(\reset_cnt_reg_n_0_[0] ),
        .I3(state[1]),
        .O(\reset_cnt[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[10]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry__1_n_6),
        .I3(state[1]),
        .O(\reset_cnt[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[11]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry__1_n_5),
        .I3(state[1]),
        .O(\reset_cnt[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[12]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry__1_n_4),
        .I3(state[1]),
        .O(\reset_cnt[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[13]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry__2_n_7),
        .I3(state[1]),
        .O(\reset_cnt[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[14]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry__2_n_6),
        .I3(state[1]),
        .O(\reset_cnt[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[15]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry__2_n_5),
        .I3(state[1]),
        .O(\reset_cnt[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[16]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry__2_n_4),
        .I3(state[1]),
        .O(\reset_cnt[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[17]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry__3_n_7),
        .I3(state[1]),
        .O(\reset_cnt[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[18]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry__3_n_6),
        .I3(state[1]),
        .O(\reset_cnt[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[19]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry__3_n_5),
        .I3(state[1]),
        .O(\reset_cnt[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[1]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry_n_7),
        .I3(state[1]),
        .O(\reset_cnt[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[20]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry__3_n_4),
        .I3(state[1]),
        .O(\reset_cnt[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[21]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry__4_n_7),
        .I3(state[1]),
        .O(\reset_cnt[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[2]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry_n_6),
        .I3(state[1]),
        .O(\reset_cnt[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[3]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry_n_5),
        .I3(state[1]),
        .O(\reset_cnt[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[4]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry_n_4),
        .I3(state[1]),
        .O(\reset_cnt[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[5]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry__0_n_7),
        .I3(state[1]),
        .O(\reset_cnt[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[6]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry__0_n_6),
        .I3(state[1]),
        .O(\reset_cnt[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[7]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry__0_n_5),
        .I3(state[1]),
        .O(\reset_cnt[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[8]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry__0_n_4),
        .I3(state[1]),
        .O(\reset_cnt[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[9]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry__1_n_7),
        .I3(state[1]),
        .O(\reset_cnt[9]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[0] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(reset_n_0),
        .D(\reset_cnt[0]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[10] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(reset_n_0),
        .D(\reset_cnt[10]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[11] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(reset_n_0),
        .D(\reset_cnt[11]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[12] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(reset_n_0),
        .D(\reset_cnt[12]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[13] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(reset_n_0),
        .D(\reset_cnt[13]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[14] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(reset_n_0),
        .D(\reset_cnt[14]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[15] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(reset_n_0),
        .D(\reset_cnt[15]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[16] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(reset_n_0),
        .D(\reset_cnt[16]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[16] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[17] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(reset_n_0),
        .D(\reset_cnt[17]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[17] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[18] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(reset_n_0),
        .D(\reset_cnt[18]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[18] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[19] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(reset_n_0),
        .D(\reset_cnt[19]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[19] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[1] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(reset_n_0),
        .D(\reset_cnt[1]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[20] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(reset_n_0),
        .D(\reset_cnt[20]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[20] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[21] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(reset_n_0),
        .D(\reset_cnt[21]_i_1_n_0 ),
        .Q(p_0_in));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[2] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(reset_n_0),
        .D(\reset_cnt[2]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[3] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(reset_n_0),
        .D(\reset_cnt[3]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[4] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(reset_n_0),
        .D(\reset_cnt[4]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[5] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(reset_n_0),
        .D(\reset_cnt[5]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[6] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(reset_n_0),
        .D(\reset_cnt[6]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[7] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(reset_n_0),
        .D(\reset_cnt[7]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[8] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(reset_n_0),
        .D(\reset_cnt[8]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[9] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(reset_n_0),
        .D(\reset_cnt[9]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[9] ));
  LUT4 #(
    .INIT(16'h0704)) 
    \state[0]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(state[1]),
        .I3(csr_RESET_B_DRIVE),
        .O(p_0_in__0[0]));
  LUT4 #(
    .INIT(16'h0388)) 
    \state[1]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(\reset_cnt_reg_n_0_[20] ),
        .I3(state[1]),
        .O(p_0_in__0[1]));
  (* FSM_ENCODED_STATES = "ST_IDLE:00,ST_RESET:01,ST_POST:10" *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .PRE(reset_n_0),
        .Q(state[0]));
  (* FSM_ENCODED_STATES = "ST_IDLE:00,ST_RESET:01,ST_POST:10" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(reset_n_0),
        .D(p_0_in__0[1]),
        .Q(state[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \sync[10]_i_1 
       (.I0(reset_n),
        .O(reset_n_0));
endmodule

(* ORIG_REF_NAME = "gig_eth_hsr_phy_reset" *) 
module gig_eth_hsr_phy_reset_1
   (phy_resetU_n,
    rst_resetU_n,
    drive_resetU_n,
    phy_readyU,
    D,
    drive_readyU,
    gtx_clk,
    XRESET_N_reg_0,
    csr_RESET_U_DRIVE);
  output phy_resetU_n;
  output rst_resetU_n;
  output drive_resetU_n;
  output phy_readyU;
  output [0:0]D;
  output drive_readyU;
  input gtx_clk;
  input XRESET_N_reg_0;
  input csr_RESET_U_DRIVE;

  wire [0:0]D;
  wire DRIVE_READY_i_1_n_0;
  wire DRIVE_RESET_N_i_1_n_0;
  wire XREADY_i_1_n_0;
  wire XRESET_N_i_1_n_0;
  wire XRESET_N_reg_0;
  wire csr_RESET_U_DRIVE;
  wire drive_readyU;
  wire drive_resetU_n;
  wire gtx_clk;
  wire p_0_in;
  wire [1:0]p_0_in__0;
  wire phy_readyU;
  wire phy_resetU_n;
  wire reset_cnt0_carry__0_n_0;
  wire reset_cnt0_carry__0_n_1;
  wire reset_cnt0_carry__0_n_2;
  wire reset_cnt0_carry__0_n_3;
  wire reset_cnt0_carry__0_n_4;
  wire reset_cnt0_carry__0_n_5;
  wire reset_cnt0_carry__0_n_6;
  wire reset_cnt0_carry__0_n_7;
  wire reset_cnt0_carry__1_n_0;
  wire reset_cnt0_carry__1_n_1;
  wire reset_cnt0_carry__1_n_2;
  wire reset_cnt0_carry__1_n_3;
  wire reset_cnt0_carry__1_n_4;
  wire reset_cnt0_carry__1_n_5;
  wire reset_cnt0_carry__1_n_6;
  wire reset_cnt0_carry__1_n_7;
  wire reset_cnt0_carry__2_n_0;
  wire reset_cnt0_carry__2_n_1;
  wire reset_cnt0_carry__2_n_2;
  wire reset_cnt0_carry__2_n_3;
  wire reset_cnt0_carry__2_n_4;
  wire reset_cnt0_carry__2_n_5;
  wire reset_cnt0_carry__2_n_6;
  wire reset_cnt0_carry__2_n_7;
  wire reset_cnt0_carry__3_n_0;
  wire reset_cnt0_carry__3_n_1;
  wire reset_cnt0_carry__3_n_2;
  wire reset_cnt0_carry__3_n_3;
  wire reset_cnt0_carry__3_n_4;
  wire reset_cnt0_carry__3_n_5;
  wire reset_cnt0_carry__3_n_6;
  wire reset_cnt0_carry__3_n_7;
  wire reset_cnt0_carry__4_n_7;
  wire reset_cnt0_carry_n_0;
  wire reset_cnt0_carry_n_1;
  wire reset_cnt0_carry_n_2;
  wire reset_cnt0_carry_n_3;
  wire reset_cnt0_carry_n_4;
  wire reset_cnt0_carry_n_5;
  wire reset_cnt0_carry_n_6;
  wire reset_cnt0_carry_n_7;
  wire \reset_cnt[0]_i_1_n_0 ;
  wire \reset_cnt[10]_i_1_n_0 ;
  wire \reset_cnt[11]_i_1_n_0 ;
  wire \reset_cnt[12]_i_1_n_0 ;
  wire \reset_cnt[13]_i_1_n_0 ;
  wire \reset_cnt[14]_i_1_n_0 ;
  wire \reset_cnt[15]_i_1_n_0 ;
  wire \reset_cnt[16]_i_1_n_0 ;
  wire \reset_cnt[17]_i_1_n_0 ;
  wire \reset_cnt[18]_i_1_n_0 ;
  wire \reset_cnt[19]_i_1_n_0 ;
  wire \reset_cnt[1]_i_1_n_0 ;
  wire \reset_cnt[20]_i_1_n_0 ;
  wire \reset_cnt[21]_i_1_n_0 ;
  wire \reset_cnt[2]_i_1_n_0 ;
  wire \reset_cnt[3]_i_1_n_0 ;
  wire \reset_cnt[4]_i_1_n_0 ;
  wire \reset_cnt[5]_i_1_n_0 ;
  wire \reset_cnt[6]_i_1_n_0 ;
  wire \reset_cnt[7]_i_1_n_0 ;
  wire \reset_cnt[8]_i_1_n_0 ;
  wire \reset_cnt[9]_i_1_n_0 ;
  wire reset_cnt_n_0;
  wire \reset_cnt_reg_n_0_[0] ;
  wire \reset_cnt_reg_n_0_[10] ;
  wire \reset_cnt_reg_n_0_[11] ;
  wire \reset_cnt_reg_n_0_[12] ;
  wire \reset_cnt_reg_n_0_[13] ;
  wire \reset_cnt_reg_n_0_[14] ;
  wire \reset_cnt_reg_n_0_[15] ;
  wire \reset_cnt_reg_n_0_[16] ;
  wire \reset_cnt_reg_n_0_[17] ;
  wire \reset_cnt_reg_n_0_[18] ;
  wire \reset_cnt_reg_n_0_[19] ;
  wire \reset_cnt_reg_n_0_[1] ;
  wire \reset_cnt_reg_n_0_[20] ;
  wire \reset_cnt_reg_n_0_[2] ;
  wire \reset_cnt_reg_n_0_[3] ;
  wire \reset_cnt_reg_n_0_[4] ;
  wire \reset_cnt_reg_n_0_[5] ;
  wire \reset_cnt_reg_n_0_[6] ;
  wire \reset_cnt_reg_n_0_[7] ;
  wire \reset_cnt_reg_n_0_[8] ;
  wire \reset_cnt_reg_n_0_[9] ;
  wire rst_resetU_n;
  (* RTL_KEEP = "true" *) wire [1:0]state;
  wire [3:0]NLW_reset_cnt0_carry__4_CO_UNCONNECTED;
  wire [3:1]NLW_reset_cnt0_carry__4_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFFCFCC88)) 
    DRIVE_READY_i_1
       (.I0(\reset_cnt_reg_n_0_[20] ),
        .I1(state[1]),
        .I2(csr_RESET_U_DRIVE),
        .I3(state[0]),
        .I4(drive_readyU),
        .O(DRIVE_READY_i_1_n_0));
  FDPE #(
    .INIT(1'b0)) 
    DRIVE_READY_reg
       (.C(gtx_clk),
        .CE(1'b1),
        .D(DRIVE_READY_i_1_n_0),
        .PRE(XRESET_N_reg_0),
        .Q(drive_readyU));
  LUT5 #(
    .INIT(32'hFFCFCC88)) 
    DRIVE_RESET_N_i_1
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(csr_RESET_U_DRIVE),
        .I3(state[1]),
        .I4(drive_resetU_n),
        .O(DRIVE_RESET_N_i_1_n_0));
  FDPE #(
    .INIT(1'b1)) 
    DRIVE_RESET_N_reg
       (.C(gtx_clk),
        .CE(1'b1),
        .D(DRIVE_RESET_N_i_1_n_0),
        .PRE(XRESET_N_reg_0),
        .Q(drive_resetU_n));
  LUT5 #(
    .INIT(32'hFFFFCCB8)) 
    XREADY_i_1
       (.I0(\reset_cnt_reg_n_0_[20] ),
        .I1(state[1]),
        .I2(csr_RESET_U_DRIVE),
        .I3(state[0]),
        .I4(D),
        .O(XREADY_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    XREADY_reg
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(XRESET_N_reg_0),
        .D(XREADY_i_1_n_0),
        .Q(D));
  LUT5 #(
    .INIT(32'hFFFFCCB8)) 
    XRESET_N_i_1
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(csr_RESET_U_DRIVE),
        .I3(state[1]),
        .I4(rst_resetU_n),
        .O(XRESET_N_i_1_n_0));
  FDCE #(
    .INIT(1'b1)) 
    XRESET_N_reg
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(XRESET_N_reg_0),
        .D(XRESET_N_i_1_n_0),
        .Q(rst_resetU_n));
  LUT2 #(
    .INIT(4'h8)) 
    phy_readyU_INST_0
       (.I0(D),
        .I1(drive_readyU),
        .O(phy_readyU));
  LUT2 #(
    .INIT(4'h8)) 
    phy_resetU_n_INST_0
       (.I0(rst_resetU_n),
        .I1(drive_resetU_n),
        .O(phy_resetU_n));
  LUT3 #(
    .INIT(8'h3E)) 
    reset_cnt
       (.I0(csr_RESET_U_DRIVE),
        .I1(state[1]),
        .I2(state[0]),
        .O(reset_cnt_n_0));
  CARRY4 reset_cnt0_carry
       (.CI(1'b0),
        .CO({reset_cnt0_carry_n_0,reset_cnt0_carry_n_1,reset_cnt0_carry_n_2,reset_cnt0_carry_n_3}),
        .CYINIT(\reset_cnt_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({reset_cnt0_carry_n_4,reset_cnt0_carry_n_5,reset_cnt0_carry_n_6,reset_cnt0_carry_n_7}),
        .S({\reset_cnt_reg_n_0_[4] ,\reset_cnt_reg_n_0_[3] ,\reset_cnt_reg_n_0_[2] ,\reset_cnt_reg_n_0_[1] }));
  CARRY4 reset_cnt0_carry__0
       (.CI(reset_cnt0_carry_n_0),
        .CO({reset_cnt0_carry__0_n_0,reset_cnt0_carry__0_n_1,reset_cnt0_carry__0_n_2,reset_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({reset_cnt0_carry__0_n_4,reset_cnt0_carry__0_n_5,reset_cnt0_carry__0_n_6,reset_cnt0_carry__0_n_7}),
        .S({\reset_cnt_reg_n_0_[8] ,\reset_cnt_reg_n_0_[7] ,\reset_cnt_reg_n_0_[6] ,\reset_cnt_reg_n_0_[5] }));
  CARRY4 reset_cnt0_carry__1
       (.CI(reset_cnt0_carry__0_n_0),
        .CO({reset_cnt0_carry__1_n_0,reset_cnt0_carry__1_n_1,reset_cnt0_carry__1_n_2,reset_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({reset_cnt0_carry__1_n_4,reset_cnt0_carry__1_n_5,reset_cnt0_carry__1_n_6,reset_cnt0_carry__1_n_7}),
        .S({\reset_cnt_reg_n_0_[12] ,\reset_cnt_reg_n_0_[11] ,\reset_cnt_reg_n_0_[10] ,\reset_cnt_reg_n_0_[9] }));
  CARRY4 reset_cnt0_carry__2
       (.CI(reset_cnt0_carry__1_n_0),
        .CO({reset_cnt0_carry__2_n_0,reset_cnt0_carry__2_n_1,reset_cnt0_carry__2_n_2,reset_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({reset_cnt0_carry__2_n_4,reset_cnt0_carry__2_n_5,reset_cnt0_carry__2_n_6,reset_cnt0_carry__2_n_7}),
        .S({\reset_cnt_reg_n_0_[16] ,\reset_cnt_reg_n_0_[15] ,\reset_cnt_reg_n_0_[14] ,\reset_cnt_reg_n_0_[13] }));
  CARRY4 reset_cnt0_carry__3
       (.CI(reset_cnt0_carry__2_n_0),
        .CO({reset_cnt0_carry__3_n_0,reset_cnt0_carry__3_n_1,reset_cnt0_carry__3_n_2,reset_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({reset_cnt0_carry__3_n_4,reset_cnt0_carry__3_n_5,reset_cnt0_carry__3_n_6,reset_cnt0_carry__3_n_7}),
        .S({\reset_cnt_reg_n_0_[20] ,\reset_cnt_reg_n_0_[19] ,\reset_cnt_reg_n_0_[18] ,\reset_cnt_reg_n_0_[17] }));
  CARRY4 reset_cnt0_carry__4
       (.CI(reset_cnt0_carry__3_n_0),
        .CO(NLW_reset_cnt0_carry__4_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_reset_cnt0_carry__4_O_UNCONNECTED[3:1],reset_cnt0_carry__4_n_7}),
        .S({1'b0,1'b0,1'b0,p_0_in}));
  LUT4 #(
    .INIT(16'h0F04)) 
    \reset_cnt[0]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(\reset_cnt_reg_n_0_[0] ),
        .I3(state[1]),
        .O(\reset_cnt[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[10]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry__1_n_6),
        .I3(state[1]),
        .O(\reset_cnt[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[11]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry__1_n_5),
        .I3(state[1]),
        .O(\reset_cnt[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[12]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry__1_n_4),
        .I3(state[1]),
        .O(\reset_cnt[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[13]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry__2_n_7),
        .I3(state[1]),
        .O(\reset_cnt[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[14]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry__2_n_6),
        .I3(state[1]),
        .O(\reset_cnt[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[15]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry__2_n_5),
        .I3(state[1]),
        .O(\reset_cnt[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[16]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry__2_n_4),
        .I3(state[1]),
        .O(\reset_cnt[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[17]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry__3_n_7),
        .I3(state[1]),
        .O(\reset_cnt[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[18]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry__3_n_6),
        .I3(state[1]),
        .O(\reset_cnt[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[19]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry__3_n_5),
        .I3(state[1]),
        .O(\reset_cnt[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[1]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry_n_7),
        .I3(state[1]),
        .O(\reset_cnt[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[20]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry__3_n_4),
        .I3(state[1]),
        .O(\reset_cnt[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[21]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry__4_n_7),
        .I3(state[1]),
        .O(\reset_cnt[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[2]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry_n_6),
        .I3(state[1]),
        .O(\reset_cnt[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[3]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry_n_5),
        .I3(state[1]),
        .O(\reset_cnt[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[4]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry_n_4),
        .I3(state[1]),
        .O(\reset_cnt[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[5]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry__0_n_7),
        .I3(state[1]),
        .O(\reset_cnt[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[6]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry__0_n_6),
        .I3(state[1]),
        .O(\reset_cnt[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[7]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry__0_n_5),
        .I3(state[1]),
        .O(\reset_cnt[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[8]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry__0_n_4),
        .I3(state[1]),
        .O(\reset_cnt[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF040)) 
    \reset_cnt[9]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(reset_cnt0_carry__1_n_7),
        .I3(state[1]),
        .O(\reset_cnt[9]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[0] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(XRESET_N_reg_0),
        .D(\reset_cnt[0]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[10] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(XRESET_N_reg_0),
        .D(\reset_cnt[10]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[11] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(XRESET_N_reg_0),
        .D(\reset_cnt[11]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[12] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(XRESET_N_reg_0),
        .D(\reset_cnt[12]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[13] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(XRESET_N_reg_0),
        .D(\reset_cnt[13]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[14] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(XRESET_N_reg_0),
        .D(\reset_cnt[14]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[15] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(XRESET_N_reg_0),
        .D(\reset_cnt[15]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[16] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(XRESET_N_reg_0),
        .D(\reset_cnt[16]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[16] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[17] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(XRESET_N_reg_0),
        .D(\reset_cnt[17]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[17] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[18] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(XRESET_N_reg_0),
        .D(\reset_cnt[18]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[18] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[19] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(XRESET_N_reg_0),
        .D(\reset_cnt[19]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[19] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[1] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(XRESET_N_reg_0),
        .D(\reset_cnt[1]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[20] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(XRESET_N_reg_0),
        .D(\reset_cnt[20]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[20] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[21] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(XRESET_N_reg_0),
        .D(\reset_cnt[21]_i_1_n_0 ),
        .Q(p_0_in));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[2] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(XRESET_N_reg_0),
        .D(\reset_cnt[2]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[3] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(XRESET_N_reg_0),
        .D(\reset_cnt[3]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[4] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(XRESET_N_reg_0),
        .D(\reset_cnt[4]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[5] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(XRESET_N_reg_0),
        .D(\reset_cnt[5]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[6] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(XRESET_N_reg_0),
        .D(\reset_cnt[6]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[7] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(XRESET_N_reg_0),
        .D(\reset_cnt[7]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[8] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(XRESET_N_reg_0),
        .D(\reset_cnt[8]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[9] 
       (.C(gtx_clk),
        .CE(reset_cnt_n_0),
        .CLR(XRESET_N_reg_0),
        .D(\reset_cnt[9]_i_1_n_0 ),
        .Q(\reset_cnt_reg_n_0_[9] ));
  LUT4 #(
    .INIT(16'h0704)) 
    \state[0]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(state[1]),
        .I3(csr_RESET_U_DRIVE),
        .O(p_0_in__0[0]));
  LUT4 #(
    .INIT(16'h0388)) 
    \state[1]_i_1 
       (.I0(p_0_in),
        .I1(state[0]),
        .I2(\reset_cnt_reg_n_0_[20] ),
        .I3(state[1]),
        .O(p_0_in__0[1]));
  (* FSM_ENCODED_STATES = "ST_IDLE:00,ST_RESET:01,ST_POST:10" *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .PRE(XRESET_N_reg_0),
        .Q(state[0]));
  (* FSM_ENCODED_STATES = "ST_IDLE:00,ST_RESET:01,ST_POST:10" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(XRESET_N_reg_0),
        .D(p_0_in__0[1]),
        .Q(state[1]));
endmodule

(* CONF_DROP_NON_HSR = "1'b1" *) (* CONF_HSR_NET_ID = "3'b000" *) (* CONF_HSR_PATH_ID0 = "A" *) 
(* CONF_HSR_QR = "1'b1" *) (* CONF_MAC_ADDR = "48'b000000100001001000110100010101100111100000000000" *) (* CONF_PROMISCUOUS = "1'b0" *) 
(* CONF_SNOOP = "1'b0" *) (* DANH_OR_REDBOX = "REDBOX" *) (* FPGA_FAMILY = "64'b0101101001011001010011100101000100110111001100000011000000110000" *) 
(* HOST_RX_FIFO_DEPTH_DAT = "512" *) (* HOST_RX_FIFO_DEPTH_NUM = "16" *) (* HSR_FIFO_DEPTH = "512" *) 
(* HSR_RTL_VERSION = "538447873" *) (* NET_RX_FIFO_DEPTH_DAT = "16" *) (* NUM_ENTRIES_PROXY = "16" *) 
(* NUM_ENTRIES_QR = "16" *) (* TXCLK_INV = "1'b0" *) 
(* NotValidForBitStream *)
module gig_eth_hsr_redbox
   (reset_n,
    gtx_clk,
    board_id,
    hsr_ready,
    phy_resetU_n,
    phy_resetA_n,
    phy_resetB_n,
    phy_readyU,
    phy_readyA,
    phy_readyB,
    gmiiU_gtxc,
    gmiiU_txd,
    gmiiU_txen,
    gmiiU_txer,
    gmiiU_rxc,
    gmiiU_rxd,
    gmiiU_rxdv,
    gmiiU_rxer,
    gmiiU_col,
    gmiiU_crs,
    gmiiA_gtxc,
    gmiiA_txd,
    gmiiA_txen,
    gmiiA_txer,
    gmiiA_rxc,
    gmiiA_rxd,
    gmiiA_rxdv,
    gmiiA_rxer,
    gmiiA_col,
    gmiiA_crs,
    gmiiB_gtxc,
    gmiiB_txd,
    gmiiB_txen,
    gmiiB_txer,
    gmiiB_rxc,
    gmiiB_rxd,
    gmiiB_rxdv,
    gmiiB_rxer,
    gmiiB_col,
    gmiiB_crs,
    PRESETn,
    PCLK,
    PSEL,
    PENABLE,
    PADDR,
    PWRITE,
    PWDATA,
    PRDATA,
    host_probe_txen,
    host_probe_rxdv,
    netA_probe_txen,
    netA_probe_rxdv,
    netB_probe_txen,
    netB_probe_rxdv);
  input reset_n;
  input gtx_clk;
  input [7:0]board_id;
  output hsr_ready;
  output phy_resetU_n;
  output phy_resetA_n;
  output phy_resetB_n;
  output phy_readyU;
  output phy_readyA;
  output phy_readyB;
  output gmiiU_gtxc;
  output [7:0]gmiiU_txd;
  output gmiiU_txen;
  output gmiiU_txer;
  input gmiiU_rxc;
  input [7:0]gmiiU_rxd;
  input gmiiU_rxdv;
  input gmiiU_rxer;
  input gmiiU_col;
  input gmiiU_crs;
  output gmiiA_gtxc;
  output [7:0]gmiiA_txd;
  output gmiiA_txen;
  output gmiiA_txer;
  input gmiiA_rxc;
  input [7:0]gmiiA_rxd;
  input gmiiA_rxdv;
  input gmiiA_rxer;
  input gmiiA_col;
  input gmiiA_crs;
  output gmiiB_gtxc;
  output [7:0]gmiiB_txd;
  output gmiiB_txen;
  output gmiiB_txer;
  input gmiiB_rxc;
  input [7:0]gmiiB_rxd;
  input gmiiB_rxdv;
  input gmiiB_rxer;
  input gmiiB_col;
  input gmiiB_crs;
  input PRESETn;
  input PCLK;
  input PSEL;
  input PENABLE;
  input [31:0]PADDR;
  input PWRITE;
  input [31:0]PWDATA;
  output [31:0]PRDATA;
  output host_probe_txen;
  output host_probe_rxdv;
  output netA_probe_txen;
  output netA_probe_rxdv;
  output netB_probe_txen;
  output netB_probe_rxdv;

  wire [31:0]PADDR;
  wire PCLK;
  wire PENABLE;
  wire [31:0]PRDATA;
  wire PRESETn;
  wire PSEL;
  wire [31:0]PWDATA;
  wire PWRITE;
  wire [7:0]board_id;
  wire gmiiA_col;
  wire gmiiA_crs;
  wire gmiiA_gtxc;
  (* IBUF_LOW_PWR *) wire gmiiA_rxc;
  wire [7:0]gmiiA_rxd;
  wire gmiiA_rxdv;
  wire gmiiA_rxer;
  wire [7:0]gmiiA_txd;
  wire gmiiA_txen;
  wire gmiiA_txer;
  wire gmiiB_col;
  wire gmiiB_crs;
  wire gmiiB_gtxc;
  (* IBUF_LOW_PWR *) wire gmiiB_rxc;
  wire [7:0]gmiiB_rxd;
  wire gmiiB_rxdv;
  wire gmiiB_rxer;
  wire [7:0]gmiiB_txd;
  wire gmiiB_txen;
  wire gmiiB_txer;
  wire gmiiU_col;
  wire gmiiU_crs;
  wire gmiiU_gtxc;
  (* IBUF_LOW_PWR *) wire gmiiU_rxc;
  wire [7:0]gmiiU_rxd;
  wire gmiiU_rxdv;
  wire gmiiU_rxer;
  wire [7:0]gmiiU_txd;
  wire gmiiU_txen;
  wire gmiiU_txer;
  wire gtx_clk;
  wire host_probe_rxdv;
  wire host_probe_txen;
  wire hsr_ready;
  wire netA_probe_rxdv;
  wire netA_probe_txen;
  wire netB_probe_rxdv;
  wire netB_probe_txen;
  wire phy_readyA;
  wire phy_readyB;
  wire phy_readyU;
  wire phy_resetA_n;
  wire phy_resetB_n;
  wire phy_resetU_n;
  wire reset_n;

  gig_eth_hsr u_gig_eth_hsr
       (.PADDR(PADDR[7:0]),
        .PCLK(PCLK),
        .PENABLE(PENABLE),
        .PRDATA(PRDATA),
        .PRESETn(PRESETn),
        .PSEL(PSEL),
        .PWDATA(PWDATA),
        .PWRITE(PWRITE),
        .board_id(board_id),
        .gmiiA_col(gmiiA_col),
        .gmiiA_crs(gmiiA_crs),
        .gmiiA_gtxc(gmiiA_gtxc),
        .gmiiA_rxc(gmiiA_rxc),
        .gmiiA_rxd(gmiiA_rxd),
        .gmiiA_rxdv(gmiiA_rxdv),
        .gmiiA_rxer(gmiiA_rxer),
        .gmiiA_txd(gmiiA_txd),
        .gmiiA_txen(gmiiA_txen),
        .gmiiA_txer(gmiiA_txer),
        .gmiiB_col(gmiiB_col),
        .gmiiB_crs(gmiiB_crs),
        .gmiiB_gtxc(gmiiB_gtxc),
        .gmiiB_rxc(gmiiB_rxc),
        .gmiiB_rxd(gmiiB_rxd),
        .gmiiB_rxdv(gmiiB_rxdv),
        .gmiiB_rxer(gmiiB_rxer),
        .gmiiB_txd(gmiiB_txd),
        .gmiiB_txen(gmiiB_txen),
        .gmiiB_txer(gmiiB_txer),
        .gmiiU_col(gmiiU_col),
        .gmiiU_crs(gmiiU_crs),
        .gmiiU_gtxc(gmiiU_gtxc),
        .gmiiU_rxc(gmiiU_rxc),
        .gmiiU_rxd(gmiiU_rxd),
        .gmiiU_rxdv(gmiiU_rxdv),
        .gmiiU_rxer(gmiiU_rxer),
        .gmiiU_txd(gmiiU_txd),
        .gmiiU_txen(gmiiU_txen),
        .gmiiU_txer(gmiiU_txer),
        .gtx_clk(gtx_clk),
        .host_probe_rxdv(host_probe_rxdv),
        .host_probe_txen(host_probe_txen),
        .hsr_ready(hsr_ready),
        .netA_probe_rxdv(netA_probe_rxdv),
        .netA_probe_txen(netA_probe_txen),
        .netB_probe_rxdv(netB_probe_rxdv),
        .netB_probe_txen(netB_probe_txen),
        .phy_readyA(phy_readyA),
        .phy_readyB(phy_readyB),
        .phy_readyU(phy_readyU),
        .phy_resetA_n(phy_resetA_n),
        .phy_resetB_n(phy_resetB_n),
        .phy_resetU_n(phy_resetU_n),
        .reset_n(reset_n));
endmodule

module gig_eth_hsr_reset
   (AR,
    \sync_reg[10] ,
    \sync_reg[10]_0 ,
    \sync_reg[10]_1 ,
    \sync_reg[10]_2 ,
    \sync_reg[10]_3 ,
    \sync_reg[10]_4 ,
    \sync_reg[10]_5 ,
    \sync_reg[10]_6 ,
    \sync_reg[10]_7 ,
    \sync_reg[10]_8 ,
    rx_reset,
    \sync_reg[10]_9 ,
    \sync_reg[10]_10 ,
    \sync_reg[10]_11 ,
    \sync_reg[10]_12 ,
    \sync_reg[10]_13 ,
    \sync_reg[10]_14 ,
    state,
    state_0,
    \HSR_FIFO_512.u_fifo_n2h_A0 ,
    drive_resetU_n,
    drive_readyU,
    rst_resetU_n,
    rst_readyU,
    drive_resetA_n,
    rst_resetA_n,
    drive_resetB_n,
    drive_readyB,
    rst_resetB_n,
    rst_readyB,
    hsr_ready,
    phy_resetU_n,
    phy_resetA_n,
    phy_resetB_n,
    phy_readyU,
    phy_readyA,
    phy_readyB,
    \state_reg[0] ,
    \state_reg[0]_0 ,
    gtx_clk,
    csr_RESET_U_DRIVE,
    csr_RESET_A_DRIVE,
    csr_RESET_B_DRIVE,
    CLK,
    \sync_reg[10]_15 ,
    \sync_reg[10]_16 ,
    reset_n);
  output [0:0]AR;
  output \sync_reg[10] ;
  output \sync_reg[10]_0 ;
  output \sync_reg[10]_1 ;
  output \sync_reg[10]_2 ;
  output \sync_reg[10]_3 ;
  output \sync_reg[10]_4 ;
  output \sync_reg[10]_5 ;
  output \sync_reg[10]_6 ;
  output \sync_reg[10]_7 ;
  output \sync_reg[10]_8 ;
  output rx_reset;
  output \sync_reg[10]_9 ;
  output \sync_reg[10]_10 ;
  output \sync_reg[10]_11 ;
  output \sync_reg[10]_12 ;
  output \sync_reg[10]_13 ;
  output \sync_reg[10]_14 ;
  output state;
  output state_0;
  output \HSR_FIFO_512.u_fifo_n2h_A0 ;
  output drive_resetU_n;
  output drive_readyU;
  output rst_resetU_n;
  output rst_readyU;
  output drive_resetA_n;
  output rst_resetA_n;
  output drive_resetB_n;
  output drive_readyB;
  output rst_resetB_n;
  output rst_readyB;
  output hsr_ready;
  output phy_resetU_n;
  output phy_resetA_n;
  output phy_resetB_n;
  output phy_readyU;
  output phy_readyA;
  output phy_readyB;
  input \state_reg[0] ;
  input \state_reg[0]_0 ;
  input gtx_clk;
  input csr_RESET_U_DRIVE;
  input csr_RESET_A_DRIVE;
  input csr_RESET_B_DRIVE;
  input CLK;
  input \sync_reg[10]_15 ;
  input \sync_reg[10]_16 ;
  input reset_n;

  wire [0:0]AR;
  wire CLK;
  wire \HSR_FIFO_512.u_fifo_n2h_A0 ;
  wire RESETn_sync;
  wire csr_RESET_A_DRIVE;
  wire csr_RESET_B_DRIVE;
  wire csr_RESET_U_DRIVE;
  wire drive_readyB;
  wire drive_readyU;
  wire drive_resetA_n;
  wire drive_resetB_n;
  wire drive_resetU_n;
  wire gtx_clk;
  wire hsr_ready;
  wire phy_readyA;
  wire phy_readyB;
  wire phy_readyU;
  wire phy_resetA_n;
  wire phy_resetB_n;
  wire phy_resetU_n;
  wire resetA_n;
  wire resetB_n;
  wire resetU_n;
  wire reset_n;
  wire rst_readyA;
  wire rst_readyB;
  wire rst_readyU;
  wire rst_resetA_n;
  wire rst_resetB_n;
  wire rst_resetU_n;
  wire rx_reset;
  wire state;
  wire state_0;
  wire \state_reg[0] ;
  wire \state_reg[0]_0 ;
  wire \sync_reg[10] ;
  wire \sync_reg[10]_0 ;
  wire \sync_reg[10]_1 ;
  wire \sync_reg[10]_10 ;
  wire \sync_reg[10]_11 ;
  wire \sync_reg[10]_12 ;
  wire \sync_reg[10]_13 ;
  wire \sync_reg[10]_14 ;
  wire \sync_reg[10]_15 ;
  wire \sync_reg[10]_16 ;
  wire \sync_reg[10]_2 ;
  wire \sync_reg[10]_3 ;
  wire \sync_reg[10]_4 ;
  wire \sync_reg[10]_5 ;
  wire \sync_reg[10]_6 ;
  wire \sync_reg[10]_7 ;
  wire \sync_reg[10]_8 ;
  wire \sync_reg[10]_9 ;

  LUT3 #(
    .INIT(8'h80)) 
    reset_out_n
       (.I0(resetU_n),
        .I1(resetA_n),
        .I2(resetB_n),
        .O(RESETn_sync));
  gig_eth_hsr_sync u_hsr_ready
       (.D(RESETn_sync),
        .gtx_clk(gtx_clk),
        .hsr_ready(hsr_ready),
        .\sync_reg[10]_0 (\HSR_FIFO_512.u_fifo_n2h_A0 ));
  gig_eth_hsr_phy_reset u_phy_resetA
       (.D(rst_readyA),
        .XREADY_reg_0(\HSR_FIFO_512.u_fifo_n2h_A0 ),
        .csr_RESET_A_DRIVE(csr_RESET_A_DRIVE),
        .drive_resetA_n(drive_resetA_n),
        .gtx_clk(gtx_clk),
        .phy_readyA(phy_readyA),
        .phy_resetA_n(phy_resetA_n),
        .rst_resetA_n(rst_resetA_n));
  gig_eth_hsr_phy_reset_0 u_phy_resetB
       (.D(rst_readyB),
        .csr_RESET_B_DRIVE(csr_RESET_B_DRIVE),
        .drive_readyB(drive_readyB),
        .drive_resetB_n(drive_resetB_n),
        .gtx_clk(gtx_clk),
        .phy_readyB(phy_readyB),
        .phy_resetB_n(phy_resetB_n),
        .reset_n(reset_n),
        .reset_n_0(\HSR_FIFO_512.u_fifo_n2h_A0 ),
        .rst_resetB_n(rst_resetB_n));
  gig_eth_hsr_phy_reset_1 u_phy_resetU
       (.D(rst_readyU),
        .XRESET_N_reg_0(\HSR_FIFO_512.u_fifo_n2h_A0 ),
        .csr_RESET_U_DRIVE(csr_RESET_U_DRIVE),
        .drive_readyU(drive_readyU),
        .drive_resetU_n(drive_resetU_n),
        .gtx_clk(gtx_clk),
        .phy_readyU(phy_readyU),
        .phy_resetU_n(phy_resetU_n),
        .rst_resetU_n(rst_resetU_n));
  gig_eth_hsr_sync_2 u_resetA
       (.D(rst_readyA),
        .Q(resetA_n),
        .\sync_reg[10]_0 (\sync_reg[10]_15 ),
        .\sync_reg[10]_1 (\HSR_FIFO_512.u_fifo_n2h_A0 ));
  gig_eth_hsr_sync_3 u_resetB
       (.AR(AR),
        .Q(resetB_n),
        .gmii_txen_reg(resetA_n),
        .gmii_txen_reg_0(resetU_n),
        .rst_readyB(rst_readyB),
        .rx_reset(rx_reset),
        .state(state),
        .state_0(state_0),
        .\state_reg[0] (\state_reg[0] ),
        .\state_reg[0]_0 (\state_reg[0]_0 ),
        .\sync_reg[0]_0 (\HSR_FIFO_512.u_fifo_n2h_A0 ),
        .\sync_reg[10]_0 (\sync_reg[10] ),
        .\sync_reg[10]_1 (\sync_reg[10]_0 ),
        .\sync_reg[10]_10 (\sync_reg[10]_9 ),
        .\sync_reg[10]_11 (\sync_reg[10]_10 ),
        .\sync_reg[10]_12 (\sync_reg[10]_11 ),
        .\sync_reg[10]_13 (\sync_reg[10]_12 ),
        .\sync_reg[10]_14 (\sync_reg[10]_13 ),
        .\sync_reg[10]_15 (\sync_reg[10]_14 ),
        .\sync_reg[10]_16 (\sync_reg[10]_16 ),
        .\sync_reg[10]_2 (\sync_reg[10]_1 ),
        .\sync_reg[10]_3 (\sync_reg[10]_2 ),
        .\sync_reg[10]_4 (\sync_reg[10]_3 ),
        .\sync_reg[10]_5 (\sync_reg[10]_4 ),
        .\sync_reg[10]_6 (\sync_reg[10]_5 ),
        .\sync_reg[10]_7 (\sync_reg[10]_6 ),
        .\sync_reg[10]_8 (\sync_reg[10]_7 ),
        .\sync_reg[10]_9 (\sync_reg[10]_8 ));
  gig_eth_hsr_sync_4 u_resetU
       (.CLK(CLK),
        .Q(resetU_n),
        .rst_readyU(rst_readyU),
        .\sync_reg[0]_0 (\HSR_FIFO_512.u_fifo_n2h_A0 ));
endmodule

(* ST_BNUM = "5" *) (* ST_CRC_CAL = "1" *) (* ST_CRC_CHK = "2" *) 
(* ST_CRC_DROP = "3" *) (* ST_CRC_READY = "0" *) (* ST_DATA = "2" *) 
(* ST_DROP = "6" *) (* ST_END = "3" *) (* ST_ERROR = "4" *) 
(* ST_FIRST = "1" *) (* ST_READY = "0" *) 
module gig_eth_hsr_rx_if
   (reset_n,
    rx_clk,
    dat,
    dat_ctl,
    dat_vld,
    dat_rdy,
    dat_full,
    num,
    num_sta,
    num_vld,
    num_rdy,
    num_full,
    gmii_rxd,
    gmii_rxdv,
    gmii_rxer,
    crc_err);
  input reset_n;
  input rx_clk;
  output [31:0]dat;
  output [3:0]dat_ctl;
  output dat_vld;
  input dat_rdy;
  input dat_full;
  output [15:0]num;
  output num_sta;
  output num_vld;
  input num_rdy;
  input num_full;
  input [7:0]gmii_rxd;
  input gmii_rxdv;
  input gmii_rxer;
  output crc_err;

  (* RTL_KEEP = "true" *) wire crc_chk_err;
  wire crc_chk_err_inferred_i_2_n_0;
  wire crc_chk_err_inferred_i_3_n_0;
  wire crc_chk_err_inferred_i_4_n_0;
  wire crc_chk_err_inferred_i_5_n_0;
  wire crc_chk_err_inferred_i_6_n_0;
  wire crc_chk_err_inferred_i_7_n_0;
  wire crc_chk_err_inferred_i_8_n_0;
  wire crc_chk_err_inferred_i_9_n_0;
  (* RTL_KEEP = "true" *) wire crc_chk_vld;
  wire crc_err;
  wire \crc_reg[0]_i_1_n_0 ;
  wire \crc_reg[10]_i_1_n_0 ;
  wire \crc_reg[10]_i_2_n_0 ;
  wire \crc_reg[11]_i_1_n_0 ;
  wire \crc_reg[11]_i_2_n_0 ;
  wire \crc_reg[12]_i_1_n_0 ;
  wire \crc_reg[12]_i_2_n_0 ;
  wire \crc_reg[13]_i_1_n_0 ;
  wire \crc_reg[13]_i_2_n_0 ;
  wire \crc_reg[14]_i_1_n_0 ;
  wire \crc_reg[14]_i_2_n_0 ;
  wire \crc_reg[14]_i_3_n_0 ;
  wire \crc_reg[15]_i_1_n_0 ;
  wire \crc_reg[16]_i_1_n_0 ;
  wire \crc_reg[16]_i_2_n_0 ;
  wire \crc_reg[17]_i_1_n_0 ;
  wire \crc_reg[17]_i_2_n_0 ;
  wire \crc_reg[18]_i_1_n_0 ;
  wire \crc_reg[19]_i_1_n_0 ;
  wire \crc_reg[19]_i_2_n_0 ;
  wire \crc_reg[1]_i_1_n_0 ;
  wire \crc_reg[20]_i_1_n_0 ;
  wire \crc_reg[21]_i_1_n_0 ;
  wire \crc_reg[22]_i_1_n_0 ;
  wire \crc_reg[23]_i_1_n_0 ;
  wire \crc_reg[24]_i_1_n_0 ;
  wire \crc_reg[24]_i_2_n_0 ;
  wire \crc_reg[25]_i_1_n_0 ;
  wire \crc_reg[26]_i_1_n_0 ;
  wire \crc_reg[26]_i_2_n_0 ;
  wire \crc_reg[26]_i_3_n_0 ;
  wire \crc_reg[27]_i_1_n_0 ;
  wire \crc_reg[27]_i_2_n_0 ;
  wire \crc_reg[27]_i_3_n_0 ;
  wire \crc_reg[28]_i_1_n_0 ;
  wire \crc_reg[28]_i_2_n_0 ;
  wire \crc_reg[28]_i_3_n_0 ;
  wire \crc_reg[28]_i_4_n_0 ;
  wire \crc_reg[29]_i_1_n_0 ;
  wire \crc_reg[29]_i_2_n_0 ;
  wire \crc_reg[2]_i_1_n_0 ;
  wire \crc_reg[2]_i_2_n_0 ;
  wire \crc_reg[30]_i_1_n_0 ;
  wire \crc_reg[30]_i_2_n_0 ;
  wire \crc_reg[31]_i_1_n_0 ;
  wire \crc_reg[3]_i_1_n_0 ;
  wire \crc_reg[4]_i_1_n_0 ;
  wire \crc_reg[4]_i_2_n_0 ;
  wire \crc_reg[5]_i_1_n_0 ;
  wire \crc_reg[6]_i_1_n_0 ;
  wire \crc_reg[7]_i_1_n_0 ;
  wire \crc_reg[7]_i_2_n_0 ;
  wire \crc_reg[8]_i_1_n_0 ;
  wire \crc_reg[9]_i_1_n_0 ;
  wire \crc_reg_reg_n_0_[0] ;
  wire \crc_reg_reg_n_0_[23] ;
  wire \crc_reg_reg_n_0_[24] ;
  wire \crc_reg_reg_n_0_[25] ;
  wire \crc_reg_reg_n_0_[26] ;
  wire \crc_reg_reg_n_0_[30] ;
  wire \crc_reg_reg_n_0_[31] ;
  wire [31:0]dat;
  wire \dat[15]_i_1_n_0 ;
  wire \dat[23]_i_1_n_0 ;
  wire \dat[31]_i_1_n_0 ;
  wire \dat[31]_i_2_n_0 ;
  wire \dat[7]_i_1_n_0 ;
  wire [3:0]dat_ctl;
  wire \dat_ctl[0]_i_1_n_0 ;
  wire \dat_ctl[1]_i_1_n_0 ;
  wire \dat_ctl[2]_i_1_n_0 ;
  wire \dat_ctl[2]_i_2_n_0 ;
  wire \dat_ctl[3]_i_1_n_0 ;
  wire \dat_ctl[3]_i_2_n_0 ;
  wire \dat_ctl[3]_i_3_n_0 ;
  wire dat_full;
  wire dat_rdy;
  wire dat_vld;
  wire dat_vld_i_1_n_0;
  wire dat_vld_i_2_n_0;
  wire dat_vld_i_3_n_0;
  wire dat_vld_i_4_n_0;
  wire dat_vld_i_5_n_0;
  wire [7:0]gmii_rxd;
  wire gmii_rxdv;
  wire gmii_rxer;
  wire [15:0]num;
  wire \num[0]_i_1_n_0 ;
  wire \num[10]_i_1_n_0 ;
  wire \num[11]_i_1_n_0 ;
  wire \num[12]_i_1_n_0 ;
  wire \num[13]_i_1_n_0 ;
  wire \num[14]_i_1_n_0 ;
  wire \num[15]_i_1_n_0 ;
  wire \num[15]_i_2_n_0 ;
  wire \num[1]_i_1_n_0 ;
  wire \num[2]_i_1_n_0 ;
  wire \num[3]_i_1_n_0 ;
  wire \num[4]_i_1_n_0 ;
  wire \num[5]_i_1_n_0 ;
  wire \num[6]_i_1_n_0 ;
  wire \num[7]_i_1_n_0 ;
  wire \num[8]_i_1_n_0 ;
  wire \num[9]_i_1_n_0 ;
  wire num_full;
  wire \num_reg[12]_i_2_n_0 ;
  wire \num_reg[12]_i_2_n_1 ;
  wire \num_reg[12]_i_2_n_2 ;
  wire \num_reg[12]_i_2_n_3 ;
  wire \num_reg[12]_i_2_n_4 ;
  wire \num_reg[12]_i_2_n_5 ;
  wire \num_reg[12]_i_2_n_6 ;
  wire \num_reg[12]_i_2_n_7 ;
  wire \num_reg[15]_i_3_n_2 ;
  wire \num_reg[15]_i_3_n_3 ;
  wire \num_reg[15]_i_3_n_5 ;
  wire \num_reg[15]_i_3_n_6 ;
  wire \num_reg[15]_i_3_n_7 ;
  wire \num_reg[4]_i_2_n_0 ;
  wire \num_reg[4]_i_2_n_1 ;
  wire \num_reg[4]_i_2_n_2 ;
  wire \num_reg[4]_i_2_n_3 ;
  wire \num_reg[4]_i_2_n_4 ;
  wire \num_reg[4]_i_2_n_5 ;
  wire \num_reg[4]_i_2_n_6 ;
  wire \num_reg[4]_i_2_n_7 ;
  wire \num_reg[8]_i_2_n_0 ;
  wire \num_reg[8]_i_2_n_1 ;
  wire \num_reg[8]_i_2_n_2 ;
  wire \num_reg[8]_i_2_n_3 ;
  wire \num_reg[8]_i_2_n_4 ;
  wire \num_reg[8]_i_2_n_5 ;
  wire \num_reg[8]_i_2_n_6 ;
  wire \num_reg[8]_i_2_n_7 ;
  wire num_sta;
  wire num_sta_i_1_n_0;
  wire num_sta_i_2_n_0;
  wire num_sta_i_3_n_0;
  wire num_sta_i_4_n_0;
  wire num_sta_i_5_n_0;
  wire num_sta_i_6_n_0;
  wire num_sta_i_7_n_0;
  wire num_sta_i_8_n_0;
  wire num_vld;
  wire num_vld_i_1_n_0;
  wire [2:0]p_0_in__0;
  wire [1:0]p_0_in__1;
  wire p_10_in;
  wire p_12_in;
  wire p_14_in;
  wire p_16_in;
  wire p_17_in;
  wire p_18_in;
  wire p_19_in;
  wire p_20_in;
  wire p_21_in;
  wire p_22_in;
  wire p_23_in;
  wire p_24_in;
  wire p_25_in;
  wire p_26_in;
  wire p_27_in;
  wire p_28_in;
  wire p_29_in;
  wire p_30_in;
  wire p_31_in;
  wire p_32_in;
  wire p_33_in;
  wire p_34_in;
  wire p_35_in;
  wire p_36_in;
  wire p_37_in;
  wire [7:0]p_4_in;
  wire reset_n;
  wire rx_clk;
  wire \rxd2_reg[0]_srl3_rxdv2_reg_c_6_n_0 ;
  wire \rxd2_reg[1]_srl3_rxdv2_reg_c_6_n_0 ;
  wire \rxd2_reg[2]_srl3_rxdv2_reg_c_6_n_0 ;
  wire \rxd2_reg[3]_srl3_rxdv2_reg_c_6_n_0 ;
  wire \rxd2_reg[4]_srl3_rxdv2_reg_c_6_n_0 ;
  wire \rxd2_reg[5]_srl3_rxdv2_reg_c_6_n_0 ;
  wire \rxd2_reg[6]_srl3_rxdv2_reg_c_6_n_0 ;
  wire \rxd2_reg[7]_srl3_rxdv2_reg_c_6_n_0 ;
  wire \rxd3_reg[0]_rxdv3_reg_c_7_n_0 ;
  wire \rxd3_reg[1]_rxdv3_reg_c_7_n_0 ;
  wire \rxd3_reg[2]_rxdv3_reg_c_7_n_0 ;
  wire \rxd3_reg[3]_rxdv3_reg_c_7_n_0 ;
  wire \rxd3_reg[4]_rxdv3_reg_c_7_n_0 ;
  wire \rxd3_reg[5]_rxdv3_reg_c_7_n_0 ;
  wire \rxd3_reg[6]_rxdv3_reg_c_7_n_0 ;
  wire \rxd3_reg[7]_rxdv3_reg_c_7_n_0 ;
  wire rxd3_reg_gate__0_n_0;
  wire rxd3_reg_gate__1_n_0;
  wire rxd3_reg_gate__2_n_0;
  wire rxd3_reg_gate__3_n_0;
  wire rxd3_reg_gate__4_n_0;
  wire rxd3_reg_gate__5_n_0;
  wire rxd3_reg_gate__6_n_0;
  wire rxd3_reg_gate_n_0;
  wire rxdv0_reg_c_4_n_0;
  wire rxdv1_reg_c_5_n_0;
  wire rxdv2_reg_c_6_n_0;
  wire rxdv2_reg_srl3_rxdv2_reg_c_6_n_0;
  wire rxdv3_reg_c_7_n_0;
  wire rxdv3_reg_gate_n_0;
  wire rxdv3_reg_rxdv3_reg_c_7_n_0;
  wire rxdv4;
  wire rxer2_reg_srl3_rxdv2_reg_c_6_n_0;
  wire rxer3_reg_gate_n_0;
  wire rxer3_reg_rxdv3_reg_c_7_n_0;
  wire rxer4;
  (* RTL_KEEP = "true" *) wire [2:0]state;
  wire \state[0]_i_2_n_0 ;
  wire \state[0]_i_3_n_0 ;
  wire \state[0]_i_4_n_0 ;
  wire \state[1]_i_2_n_0 ;
  wire \state[1]_i_3_n_0 ;
  wire \state[2]_i_10_n_0 ;
  wire \state[2]_i_11_n_0 ;
  wire \state[2]_i_12_n_0 ;
  wire \state[2]_i_2_n_0 ;
  wire \state[2]_i_3_n_0 ;
  wire \state[2]_i_4_n_0 ;
  wire \state[2]_i_5_n_0 ;
  wire \state[2]_i_6_n_0 ;
  wire \state[2]_i_7_n_0 ;
  wire \state[2]_i_8_n_0 ;
  wire \state[2]_i_9_n_0 ;
  (* RTL_KEEP = "true" *) wire [1:0]state_crc;
  wire \state_crc[0]_i_2_n_0 ;
  wire \state_crc[1]_i_2_n_0 ;
  wire \state_crc[1]_i_3_n_0 ;
  wire [3:2]\NLW_num_reg[15]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_num_reg[15]_i_3_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hFFFE)) 
    crc_chk_err_inferred_i_1
       (.I0(crc_chk_err_inferred_i_2_n_0),
        .I1(crc_chk_err_inferred_i_3_n_0),
        .I2(crc_chk_err_inferred_i_4_n_0),
        .I3(crc_chk_err_inferred_i_5_n_0),
        .O(crc_chk_err));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    crc_chk_err_inferred_i_2
       (.I0(p_19_in),
        .I1(p_25_in),
        .I2(\crc_reg_reg_n_0_[0] ),
        .I3(p_33_in),
        .I4(crc_chk_err_inferred_i_6_n_0),
        .O(crc_chk_err_inferred_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    crc_chk_err_inferred_i_3
       (.I0(\crc_reg_reg_n_0_[31] ),
        .I1(p_21_in),
        .I2(\crc_reg_reg_n_0_[30] ),
        .I3(p_23_in),
        .I4(crc_chk_err_inferred_i_7_n_0),
        .O(crc_chk_err_inferred_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    crc_chk_err_inferred_i_4
       (.I0(p_10_in),
        .I1(p_12_in),
        .I2(p_32_in),
        .I3(p_34_in),
        .I4(crc_chk_err_inferred_i_8_n_0),
        .O(crc_chk_err_inferred_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    crc_chk_err_inferred_i_5
       (.I0(\crc_reg_reg_n_0_[24] ),
        .I1(\crc_reg_reg_n_0_[25] ),
        .I2(p_31_in),
        .I3(p_30_in),
        .I4(crc_chk_err_inferred_i_9_n_0),
        .O(crc_chk_err_inferred_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    crc_chk_err_inferred_i_6
       (.I0(p_16_in),
        .I1(\crc_reg_reg_n_0_[26] ),
        .I2(p_27_in),
        .I3(p_18_in),
        .O(crc_chk_err_inferred_i_6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    crc_chk_err_inferred_i_7
       (.I0(\crc_reg_reg_n_0_[23] ),
        .I1(p_22_in),
        .I2(p_37_in),
        .I3(p_36_in),
        .O(crc_chk_err_inferred_i_7_n_0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    crc_chk_err_inferred_i_8
       (.I0(p_26_in),
        .I1(p_24_in),
        .I2(p_29_in),
        .I3(p_14_in),
        .O(crc_chk_err_inferred_i_8_n_0));
  LUT4 #(
    .INIT(16'hFFFD)) 
    crc_chk_err_inferred_i_9
       (.I0(p_20_in),
        .I1(p_28_in),
        .I2(p_35_in),
        .I3(p_17_in),
        .O(crc_chk_err_inferred_i_9_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    crc_chk_vld_inferred_i_1
       (.I0(gmii_rxdv),
        .I1(state_crc[0]),
        .I2(state_crc[1]),
        .O(crc_chk_vld));
  FDCE #(
    .INIT(1'b0)) 
    crc_err_reg
       (.C(rx_clk),
        .CE(crc_chk_vld),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(crc_chk_err),
        .Q(crc_err));
  LUT6 #(
    .INIT(64'hDFFDFDDFFDDFDFFD)) 
    \crc_reg[0]_i_1 
       (.I0(state_crc[0]),
        .I1(state_crc[1]),
        .I2(gmii_rxd[7]),
        .I3(\crc_reg_reg_n_0_[24] ),
        .I4(gmii_rxd[1]),
        .I5(\crc_reg_reg_n_0_[30] ),
        .O(\crc_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[10]_i_1 
       (.I0(p_17_in),
        .I1(\crc_reg[10]_i_2_n_0 ),
        .I2(\crc_reg[19]_i_2_n_0 ),
        .I3(\crc_reg[28]_i_4_n_0 ),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[10]_i_2 
       (.I0(p_14_in),
        .I1(gmii_rxd[2]),
        .I2(\crc_reg_reg_n_0_[24] ),
        .I3(gmii_rxd[7]),
        .O(\crc_reg[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[11]_i_1 
       (.I0(\crc_reg[11]_i_2_n_0 ),
        .I1(gmii_rxd[6]),
        .I2(\crc_reg_reg_n_0_[25] ),
        .I3(p_18_in),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[11]_i_2 
       (.I0(\crc_reg_reg_n_0_[24] ),
        .I1(gmii_rxd[7]),
        .I2(p_10_in),
        .I3(gmii_rxd[4]),
        .I4(gmii_rxd[3]),
        .I5(p_12_in),
        .O(\crc_reg[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[12]_i_1 
       (.I0(\crc_reg[28]_i_4_n_0 ),
        .I1(\crc_reg[26]_i_3_n_0 ),
        .I2(p_19_in),
        .I3(\crc_reg[12]_i_2_n_0 ),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[12]_i_2 
       (.I0(gmii_rxd[6]),
        .I1(\crc_reg_reg_n_0_[25] ),
        .I2(\crc_reg[28]_i_3_n_0 ),
        .I3(\crc_reg[28]_i_2_n_0 ),
        .I4(gmii_rxd[3]),
        .I5(p_12_in),
        .O(\crc_reg[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[13]_i_1 
       (.I0(\crc_reg[28]_i_2_n_0 ),
        .I1(\crc_reg[19]_i_2_n_0 ),
        .I2(p_20_in),
        .I3(\crc_reg[13]_i_2_n_0 ),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \crc_reg[13]_i_2 
       (.I0(\crc_reg[24]_i_2_n_0 ),
        .I1(\crc_reg_reg_n_0_[31] ),
        .I2(gmii_rxd[0]),
        .I3(gmii_rxd[2]),
        .I4(p_14_in),
        .O(\crc_reg[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[14]_i_1 
       (.I0(\crc_reg[19]_i_2_n_0 ),
        .I1(p_21_in),
        .I2(\crc_reg[14]_i_2_n_0 ),
        .I3(\crc_reg[14]_i_3_n_0 ),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[14]_i_2 
       (.I0(p_12_in),
        .I1(gmii_rxd[3]),
        .I2(\crc_reg_reg_n_0_[30] ),
        .I3(gmii_rxd[1]),
        .O(\crc_reg[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[14]_i_3 
       (.I0(gmii_rxd[0]),
        .I1(\crc_reg_reg_n_0_[31] ),
        .I2(gmii_rxd[5]),
        .I3(\crc_reg_reg_n_0_[26] ),
        .O(\crc_reg[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[15]_i_1 
       (.I0(p_22_in),
        .I1(\crc_reg[28]_i_3_n_0 ),
        .I2(\crc_reg[30]_i_2_n_0 ),
        .I3(\crc_reg[26]_i_2_n_0 ),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[16]_i_1 
       (.I0(\crc_reg[26]_i_3_n_0 ),
        .I1(\crc_reg[28]_i_3_n_0 ),
        .I2(\crc_reg[16]_i_2_n_0 ),
        .I3(p_23_in),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[16]_i_2 
       (.I0(p_12_in),
        .I1(gmii_rxd[3]),
        .O(\crc_reg[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[17]_i_1 
       (.I0(\crc_reg[17]_i_2_n_0 ),
        .I1(gmii_rxd[1]),
        .I2(\crc_reg_reg_n_0_[30] ),
        .I3(p_24_in),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[17]_i_2 
       (.I0(p_14_in),
        .I1(gmii_rxd[2]),
        .I2(\crc_reg_reg_n_0_[25] ),
        .I3(gmii_rxd[6]),
        .O(\crc_reg[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[18]_i_1 
       (.I0(\crc_reg[28]_i_4_n_0 ),
        .I1(\crc_reg[30]_i_2_n_0 ),
        .I2(\crc_reg[28]_i_2_n_0 ),
        .I3(p_25_in),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[19]_i_1 
       (.I0(p_26_in),
        .I1(\crc_reg[19]_i_2_n_0 ),
        .I2(\crc_reg_reg_n_0_[31] ),
        .I3(gmii_rxd[0]),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[19]_i_2 
       (.I0(gmii_rxd[4]),
        .I1(p_10_in),
        .O(\crc_reg[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDFFDFDDFFDDFDFFD)) 
    \crc_reg[1]_i_1 
       (.I0(state_crc[0]),
        .I1(state_crc[1]),
        .I2(\crc_reg_reg_n_0_[25] ),
        .I3(gmii_rxd[6]),
        .I4(\crc_reg[26]_i_3_n_0 ),
        .I5(\crc_reg[29]_i_2_n_0 ),
        .O(\crc_reg[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF96FFFF)) 
    \crc_reg[20]_i_1 
       (.I0(p_27_in),
        .I1(p_12_in),
        .I2(gmii_rxd[3]),
        .I3(state_crc[1]),
        .I4(state_crc[0]),
        .O(\crc_reg[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF96FFFF)) 
    \crc_reg[21]_i_1 
       (.I0(p_28_in),
        .I1(p_14_in),
        .I2(gmii_rxd[2]),
        .I3(state_crc[1]),
        .I4(state_crc[0]),
        .O(\crc_reg[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF96FFFF)) 
    \crc_reg[22]_i_1 
       (.I0(p_29_in),
        .I1(\crc_reg_reg_n_0_[24] ),
        .I2(gmii_rxd[7]),
        .I3(state_crc[1]),
        .I4(state_crc[0]),
        .O(\crc_reg[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[23]_i_1 
       (.I0(\crc_reg[26]_i_3_n_0 ),
        .I1(\crc_reg[27]_i_2_n_0 ),
        .I2(\crc_reg[28]_i_2_n_0 ),
        .I3(p_30_in),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[24]_i_1 
       (.I0(\crc_reg[24]_i_2_n_0 ),
        .I1(\crc_reg_reg_n_0_[31] ),
        .I2(gmii_rxd[0]),
        .I3(p_31_in),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[24]_i_2 
       (.I0(gmii_rxd[5]),
        .I1(\crc_reg_reg_n_0_[26] ),
        .I2(\crc_reg_reg_n_0_[25] ),
        .I3(gmii_rxd[6]),
        .O(\crc_reg[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[25]_i_1 
       (.I0(p_32_in),
        .I1(\crc_reg[28]_i_4_n_0 ),
        .I2(p_10_in),
        .I3(gmii_rxd[4]),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[26]_i_1 
       (.I0(p_33_in),
        .I1(\crc_reg[26]_i_2_n_0 ),
        .I2(\crc_reg[28]_i_2_n_0 ),
        .I3(\crc_reg[26]_i_3_n_0 ),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[26]_i_2 
       (.I0(p_12_in),
        .I1(gmii_rxd[3]),
        .I2(gmii_rxd[4]),
        .I3(p_10_in),
        .O(\crc_reg[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[26]_i_3 
       (.I0(gmii_rxd[7]),
        .I1(\crc_reg_reg_n_0_[24] ),
        .O(\crc_reg[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[27]_i_1 
       (.I0(p_34_in),
        .I1(\crc_reg[30]_i_2_n_0 ),
        .I2(\crc_reg[27]_i_2_n_0 ),
        .I3(\crc_reg[27]_i_3_n_0 ),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[27]_i_2 
       (.I0(\crc_reg_reg_n_0_[25] ),
        .I1(gmii_rxd[6]),
        .O(\crc_reg[27]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[27]_i_3 
       (.I0(p_14_in),
        .I1(gmii_rxd[2]),
        .I2(p_12_in),
        .I3(gmii_rxd[3]),
        .O(\crc_reg[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[28]_i_1 
       (.I0(\crc_reg[28]_i_2_n_0 ),
        .I1(\crc_reg[28]_i_3_n_0 ),
        .I2(\crc_reg[28]_i_4_n_0 ),
        .I3(p_35_in),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[28]_i_2 
       (.I0(\crc_reg_reg_n_0_[30] ),
        .I1(gmii_rxd[1]),
        .O(\crc_reg[28]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[28]_i_3 
       (.I0(p_14_in),
        .I1(gmii_rxd[2]),
        .O(\crc_reg[28]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[28]_i_4 
       (.I0(\crc_reg_reg_n_0_[26] ),
        .I1(gmii_rxd[5]),
        .O(\crc_reg[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[29]_i_1 
       (.I0(\crc_reg[29]_i_2_n_0 ),
        .I1(p_10_in),
        .I2(gmii_rxd[4]),
        .I3(p_36_in),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[29]_i_2 
       (.I0(gmii_rxd[0]),
        .I1(\crc_reg_reg_n_0_[31] ),
        .I2(\crc_reg_reg_n_0_[30] ),
        .I3(gmii_rxd[1]),
        .O(\crc_reg[29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF96FFFF)) 
    \crc_reg[2]_i_1 
       (.I0(gmii_rxd[5]),
        .I1(\crc_reg_reg_n_0_[26] ),
        .I2(\crc_reg[2]_i_2_n_0 ),
        .I3(state_crc[1]),
        .I4(state_crc[0]),
        .O(\crc_reg[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[2]_i_2 
       (.I0(\crc_reg[28]_i_2_n_0 ),
        .I1(\crc_reg_reg_n_0_[31] ),
        .I2(gmii_rxd[0]),
        .I3(\crc_reg[26]_i_3_n_0 ),
        .I4(gmii_rxd[6]),
        .I5(\crc_reg_reg_n_0_[25] ),
        .O(\crc_reg[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[30]_i_1 
       (.I0(p_37_in),
        .I1(gmii_rxd[3]),
        .I2(p_12_in),
        .I3(\crc_reg[30]_i_2_n_0 ),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[30]_i_2 
       (.I0(gmii_rxd[0]),
        .I1(\crc_reg_reg_n_0_[31] ),
        .O(\crc_reg[30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF96FFFF)) 
    \crc_reg[31]_i_1 
       (.I0(\crc_reg_reg_n_0_[23] ),
        .I1(p_14_in),
        .I2(gmii_rxd[2]),
        .I3(state_crc[1]),
        .I4(state_crc[0]),
        .O(\crc_reg[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[3]_i_1 
       (.I0(\crc_reg[24]_i_2_n_0 ),
        .I1(\crc_reg[19]_i_2_n_0 ),
        .I2(\crc_reg_reg_n_0_[31] ),
        .I3(gmii_rxd[0]),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF96FFFF)) 
    \crc_reg[4]_i_1 
       (.I0(gmii_rxd[5]),
        .I1(\crc_reg_reg_n_0_[26] ),
        .I2(\crc_reg[4]_i_2_n_0 ),
        .I3(state_crc[1]),
        .I4(state_crc[0]),
        .O(\crc_reg[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[4]_i_2 
       (.I0(gmii_rxd[7]),
        .I1(\crc_reg_reg_n_0_[24] ),
        .I2(\crc_reg[28]_i_2_n_0 ),
        .I3(\crc_reg[19]_i_2_n_0 ),
        .I4(gmii_rxd[3]),
        .I5(p_12_in),
        .O(\crc_reg[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[5]_i_1 
       (.I0(\crc_reg[11]_i_2_n_0 ),
        .I1(\crc_reg[17]_i_2_n_0 ),
        .I2(\crc_reg[30]_i_2_n_0 ),
        .I3(\crc_reg[28]_i_2_n_0 ),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[6]_i_1 
       (.I0(\crc_reg[28]_i_2_n_0 ),
        .I1(gmii_rxd[3]),
        .I2(p_12_in),
        .I3(\crc_reg[13]_i_2_n_0 ),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[7]_i_1 
       (.I0(\crc_reg[28]_i_4_n_0 ),
        .I1(\crc_reg[19]_i_2_n_0 ),
        .I2(\crc_reg[26]_i_3_n_0 ),
        .I3(\crc_reg[7]_i_2_n_0 ),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[7]_i_2 
       (.I0(\crc_reg_reg_n_0_[31] ),
        .I1(gmii_rxd[0]),
        .I2(gmii_rxd[2]),
        .I3(p_14_in),
        .O(\crc_reg[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[8]_i_1 
       (.I0(\crc_reg[11]_i_2_n_0 ),
        .I1(gmii_rxd[6]),
        .I2(\crc_reg_reg_n_0_[25] ),
        .I3(\crc_reg_reg_n_0_[0] ),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[9]_i_1 
       (.I0(p_16_in),
        .I1(\crc_reg[24]_i_2_n_0 ),
        .I2(\crc_reg[28]_i_3_n_0 ),
        .I3(\crc_reg[16]_i_2_n_0 ),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[9]_i_1_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[0] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[0]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(\crc_reg_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[10] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[10]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_25_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[11] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[11]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_26_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[12] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[12]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_27_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[13] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[13]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_28_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[14] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[14]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_29_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[15] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[15]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_30_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[16] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[16]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_31_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[17] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[17]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_32_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[18] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[18]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_33_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[19] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[19]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_34_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[1] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[1]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_16_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[20] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[20]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_35_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[21] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[21]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_36_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[22] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[22]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_37_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[23] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[23]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(\crc_reg_reg_n_0_[23] ));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[24] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[24]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(\crc_reg_reg_n_0_[24] ));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[25] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[25]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(\crc_reg_reg_n_0_[25] ));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[26] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[26]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(\crc_reg_reg_n_0_[26] ));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[27] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[27]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_10_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[28] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[28]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_12_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[29] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[29]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_14_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[2] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[2]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_17_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[30] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[30]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(\crc_reg_reg_n_0_[30] ));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[31] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[31]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(\crc_reg_reg_n_0_[31] ));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[3] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[3]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_18_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[4] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[4]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_19_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[5] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[5]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_20_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[6] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[6]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_21_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[7] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[7]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_22_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[8] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[8]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_23_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[9] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[9]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_24_in));
  LUT5 #(
    .INIT(32'h00060000)) 
    \dat[15]_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(state[2]),
        .I3(num[1]),
        .I4(num[0]),
        .O(\dat[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00060000)) 
    \dat[23]_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(state[2]),
        .I3(num[0]),
        .I4(num[1]),
        .O(\dat[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h06000000)) 
    \dat[31]_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(state[2]),
        .I3(num[1]),
        .I4(num[0]),
        .O(\dat[31]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dat[31]_i_2 
       (.I0(reset_n),
        .O(\dat[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000006)) 
    \dat[7]_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(state[2]),
        .I3(num[1]),
        .I4(num[0]),
        .O(\dat[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h22220002AAAAAAAA)) 
    \dat_ctl[0]_i_1 
       (.I0(\dat_ctl[3]_i_3_n_0 ),
        .I1(gmii_rxdv),
        .I2(num[0]),
        .I3(num[1]),
        .I4(crc_chk_err),
        .I5(\dat_ctl[2]_i_2_n_0 ),
        .O(\dat_ctl[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h22220020AAAAAAAA)) 
    \dat_ctl[1]_i_1 
       (.I0(\dat_ctl[3]_i_3_n_0 ),
        .I1(gmii_rxdv),
        .I2(num[0]),
        .I3(num[1]),
        .I4(crc_chk_err),
        .I5(\dat_ctl[2]_i_2_n_0 ),
        .O(\dat_ctl[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h22220020AAAAAAAA)) 
    \dat_ctl[2]_i_1 
       (.I0(\dat_ctl[3]_i_3_n_0 ),
        .I1(gmii_rxdv),
        .I2(num[1]),
        .I3(num[0]),
        .I4(crc_chk_err),
        .I5(\dat_ctl[2]_i_2_n_0 ),
        .O(\dat_ctl[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2A22)) 
    \dat_ctl[2]_i_2 
       (.I0(state[1]),
        .I1(gmii_rxdv),
        .I2(gmii_rxer),
        .I3(rxdv4),
        .O(\dat_ctl[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h222A222222222222)) 
    \dat_ctl[3]_i_1 
       (.I0(\num[15]_i_1_n_0 ),
        .I1(state[0]),
        .I2(gmii_rxer),
        .I3(rxer4),
        .I4(rxdv4),
        .I5(gmii_rxdv),
        .O(\dat_ctl[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h02000000AAAAAAAA)) 
    \dat_ctl[3]_i_2 
       (.I0(\dat_ctl[3]_i_3_n_0 ),
        .I1(crc_chk_err),
        .I2(gmii_rxdv),
        .I3(num[1]),
        .I4(num[0]),
        .I5(state[1]),
        .O(\dat_ctl[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h57)) 
    \dat_ctl[3]_i_3 
       (.I0(state[0]),
        .I1(gmii_rxer),
        .I2(rxer4),
        .O(\dat_ctl[3]_i_3_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \dat_ctl_reg[0] 
       (.C(rx_clk),
        .CE(\dat_ctl[3]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\dat_ctl[0]_i_1_n_0 ),
        .Q(dat_ctl[0]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_ctl_reg[1] 
       (.C(rx_clk),
        .CE(\dat_ctl[3]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\dat_ctl[1]_i_1_n_0 ),
        .Q(dat_ctl[1]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_ctl_reg[2] 
       (.C(rx_clk),
        .CE(\dat_ctl[3]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\dat_ctl[2]_i_1_n_0 ),
        .Q(dat_ctl[2]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_ctl_reg[3] 
       (.C(rx_clk),
        .CE(\dat_ctl[3]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\dat_ctl[3]_i_2_n_0 ),
        .Q(dat_ctl[3]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[0] 
       (.C(rx_clk),
        .CE(\dat[7]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[0]),
        .Q(dat[0]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[10] 
       (.C(rx_clk),
        .CE(\dat[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[2]),
        .Q(dat[10]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[11] 
       (.C(rx_clk),
        .CE(\dat[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[3]),
        .Q(dat[11]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[12] 
       (.C(rx_clk),
        .CE(\dat[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[4]),
        .Q(dat[12]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[13] 
       (.C(rx_clk),
        .CE(\dat[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[5]),
        .Q(dat[13]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[14] 
       (.C(rx_clk),
        .CE(\dat[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[6]),
        .Q(dat[14]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[15] 
       (.C(rx_clk),
        .CE(\dat[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[7]),
        .Q(dat[15]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[16] 
       (.C(rx_clk),
        .CE(\dat[23]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[0]),
        .Q(dat[16]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[17] 
       (.C(rx_clk),
        .CE(\dat[23]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[1]),
        .Q(dat[17]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[18] 
       (.C(rx_clk),
        .CE(\dat[23]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[2]),
        .Q(dat[18]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[19] 
       (.C(rx_clk),
        .CE(\dat[23]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[3]),
        .Q(dat[19]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[1] 
       (.C(rx_clk),
        .CE(\dat[7]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[1]),
        .Q(dat[1]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[20] 
       (.C(rx_clk),
        .CE(\dat[23]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[4]),
        .Q(dat[20]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[21] 
       (.C(rx_clk),
        .CE(\dat[23]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[5]),
        .Q(dat[21]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[22] 
       (.C(rx_clk),
        .CE(\dat[23]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[6]),
        .Q(dat[22]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[23] 
       (.C(rx_clk),
        .CE(\dat[23]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[7]),
        .Q(dat[23]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[24] 
       (.C(rx_clk),
        .CE(\dat[31]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[0]),
        .Q(dat[24]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[25] 
       (.C(rx_clk),
        .CE(\dat[31]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[1]),
        .Q(dat[25]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[26] 
       (.C(rx_clk),
        .CE(\dat[31]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[2]),
        .Q(dat[26]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[27] 
       (.C(rx_clk),
        .CE(\dat[31]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[3]),
        .Q(dat[27]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[28] 
       (.C(rx_clk),
        .CE(\dat[31]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[4]),
        .Q(dat[28]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[29] 
       (.C(rx_clk),
        .CE(\dat[31]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[5]),
        .Q(dat[29]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[2] 
       (.C(rx_clk),
        .CE(\dat[7]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[2]),
        .Q(dat[2]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[30] 
       (.C(rx_clk),
        .CE(\dat[31]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[6]),
        .Q(dat[30]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[31] 
       (.C(rx_clk),
        .CE(\dat[31]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[7]),
        .Q(dat[31]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[3] 
       (.C(rx_clk),
        .CE(\dat[7]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[3]),
        .Q(dat[3]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[4] 
       (.C(rx_clk),
        .CE(\dat[7]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[4]),
        .Q(dat[4]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[5] 
       (.C(rx_clk),
        .CE(\dat[7]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[5]),
        .Q(dat[5]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[6] 
       (.C(rx_clk),
        .CE(\dat[7]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[6]),
        .Q(dat[6]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[7] 
       (.C(rx_clk),
        .CE(\dat[7]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[7]),
        .Q(dat[7]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[8] 
       (.C(rx_clk),
        .CE(\dat[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[0]),
        .Q(dat[8]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[9] 
       (.C(rx_clk),
        .CE(\dat[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[1]),
        .Q(dat[9]));
  LUT6 #(
    .INIT(64'hEEFEEBEB22022828)) 
    dat_vld_i_1
       (.I0(dat_vld_i_2_n_0),
        .I1(state[2]),
        .I2(state[0]),
        .I3(dat_rdy),
        .I4(state[1]),
        .I5(dat_vld),
        .O(dat_vld_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000010100FF0000)) 
    dat_vld_i_2
       (.I0(dat_vld_i_3_n_0),
        .I1(dat_vld_i_4_n_0),
        .I2(dat_full),
        .I3(dat_vld_i_5_n_0),
        .I4(state[1]),
        .I5(state[0]),
        .O(dat_vld_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    dat_vld_i_3
       (.I0(gmii_rxer),
        .I1(rxer4),
        .I2(rxdv4),
        .I3(gmii_rxdv),
        .O(dat_vld_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h7)) 
    dat_vld_i_4
       (.I0(num[1]),
        .I1(num[0]),
        .O(dat_vld_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'h00007000)) 
    dat_vld_i_5
       (.I0(num[1]),
        .I1(num[0]),
        .I2(gmii_rxdv),
        .I3(rxdv4),
        .I4(gmii_rxer),
        .O(dat_vld_i_5_n_0));
  FDCE #(
    .INIT(1'b0)) 
    dat_vld_reg
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(dat_vld_i_1_n_0),
        .Q(dat_vld));
  LUT3 #(
    .INIT(8'h54)) 
    \num[0]_i_1 
       (.I0(num[0]),
        .I1(state[0]),
        .I2(state[1]),
        .O(\num[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \num[10]_i_1 
       (.I0(\num_reg[12]_i_2_n_6 ),
        .I1(state[0]),
        .I2(state[1]),
        .O(\num[10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \num[11]_i_1 
       (.I0(\num_reg[12]_i_2_n_5 ),
        .I1(state[0]),
        .I2(state[1]),
        .O(\num[11]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \num[12]_i_1 
       (.I0(\num_reg[12]_i_2_n_4 ),
        .I1(state[0]),
        .I2(state[1]),
        .O(\num[12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \num[13]_i_1 
       (.I0(\num_reg[15]_i_3_n_7 ),
        .I1(state[0]),
        .I2(state[1]),
        .O(\num[13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \num[14]_i_1 
       (.I0(\num_reg[15]_i_3_n_6 ),
        .I1(state[0]),
        .I2(state[1]),
        .O(\num[14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h15)) 
    \num[15]_i_1 
       (.I0(state[2]),
        .I1(state[0]),
        .I2(state[1]),
        .O(\num[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \num[15]_i_2 
       (.I0(\num_reg[15]_i_3_n_5 ),
        .I1(state[0]),
        .I2(state[1]),
        .O(\num[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \num[1]_i_1 
       (.I0(\num_reg[4]_i_2_n_7 ),
        .I1(state[0]),
        .I2(state[1]),
        .O(\num[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \num[2]_i_1 
       (.I0(\num_reg[4]_i_2_n_6 ),
        .I1(state[0]),
        .I2(state[1]),
        .O(\num[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \num[3]_i_1 
       (.I0(\num_reg[4]_i_2_n_5 ),
        .I1(state[0]),
        .I2(state[1]),
        .O(\num[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \num[4]_i_1 
       (.I0(\num_reg[4]_i_2_n_4 ),
        .I1(state[0]),
        .I2(state[1]),
        .O(\num[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \num[5]_i_1 
       (.I0(\num_reg[8]_i_2_n_7 ),
        .I1(state[0]),
        .I2(state[1]),
        .O(\num[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \num[6]_i_1 
       (.I0(\num_reg[8]_i_2_n_6 ),
        .I1(state[0]),
        .I2(state[1]),
        .O(\num[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \num[7]_i_1 
       (.I0(\num_reg[8]_i_2_n_5 ),
        .I1(state[0]),
        .I2(state[1]),
        .O(\num[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \num[8]_i_1 
       (.I0(\num_reg[8]_i_2_n_4 ),
        .I1(state[0]),
        .I2(state[1]),
        .O(\num[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \num[9]_i_1 
       (.I0(\num_reg[12]_i_2_n_7 ),
        .I1(state[0]),
        .I2(state[1]),
        .O(\num[9]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg[0] 
       (.C(rx_clk),
        .CE(\num[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\num[0]_i_1_n_0 ),
        .Q(num[0]));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg[10] 
       (.C(rx_clk),
        .CE(\num[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\num[10]_i_1_n_0 ),
        .Q(num[10]));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg[11] 
       (.C(rx_clk),
        .CE(\num[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\num[11]_i_1_n_0 ),
        .Q(num[11]));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg[12] 
       (.C(rx_clk),
        .CE(\num[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\num[12]_i_1_n_0 ),
        .Q(num[12]));
  CARRY4 \num_reg[12]_i_2 
       (.CI(\num_reg[8]_i_2_n_0 ),
        .CO({\num_reg[12]_i_2_n_0 ,\num_reg[12]_i_2_n_1 ,\num_reg[12]_i_2_n_2 ,\num_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\num_reg[12]_i_2_n_4 ,\num_reg[12]_i_2_n_5 ,\num_reg[12]_i_2_n_6 ,\num_reg[12]_i_2_n_7 }),
        .S(num[12:9]));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg[13] 
       (.C(rx_clk),
        .CE(\num[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\num[13]_i_1_n_0 ),
        .Q(num[13]));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg[14] 
       (.C(rx_clk),
        .CE(\num[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\num[14]_i_1_n_0 ),
        .Q(num[14]));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg[15] 
       (.C(rx_clk),
        .CE(\num[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\num[15]_i_2_n_0 ),
        .Q(num[15]));
  CARRY4 \num_reg[15]_i_3 
       (.CI(\num_reg[12]_i_2_n_0 ),
        .CO({\NLW_num_reg[15]_i_3_CO_UNCONNECTED [3:2],\num_reg[15]_i_3_n_2 ,\num_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_num_reg[15]_i_3_O_UNCONNECTED [3],\num_reg[15]_i_3_n_5 ,\num_reg[15]_i_3_n_6 ,\num_reg[15]_i_3_n_7 }),
        .S({1'b0,num[15:13]}));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg[1] 
       (.C(rx_clk),
        .CE(\num[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\num[1]_i_1_n_0 ),
        .Q(num[1]));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg[2] 
       (.C(rx_clk),
        .CE(\num[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\num[2]_i_1_n_0 ),
        .Q(num[2]));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg[3] 
       (.C(rx_clk),
        .CE(\num[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\num[3]_i_1_n_0 ),
        .Q(num[3]));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg[4] 
       (.C(rx_clk),
        .CE(\num[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\num[4]_i_1_n_0 ),
        .Q(num[4]));
  CARRY4 \num_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\num_reg[4]_i_2_n_0 ,\num_reg[4]_i_2_n_1 ,\num_reg[4]_i_2_n_2 ,\num_reg[4]_i_2_n_3 }),
        .CYINIT(num[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\num_reg[4]_i_2_n_4 ,\num_reg[4]_i_2_n_5 ,\num_reg[4]_i_2_n_6 ,\num_reg[4]_i_2_n_7 }),
        .S(num[4:1]));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg[5] 
       (.C(rx_clk),
        .CE(\num[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\num[5]_i_1_n_0 ),
        .Q(num[5]));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg[6] 
       (.C(rx_clk),
        .CE(\num[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\num[6]_i_1_n_0 ),
        .Q(num[6]));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg[7] 
       (.C(rx_clk),
        .CE(\num[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\num[7]_i_1_n_0 ),
        .Q(num[7]));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg[8] 
       (.C(rx_clk),
        .CE(\num[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\num[8]_i_1_n_0 ),
        .Q(num[8]));
  CARRY4 \num_reg[8]_i_2 
       (.CI(\num_reg[4]_i_2_n_0 ),
        .CO({\num_reg[8]_i_2_n_0 ,\num_reg[8]_i_2_n_1 ,\num_reg[8]_i_2_n_2 ,\num_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\num_reg[8]_i_2_n_4 ,\num_reg[8]_i_2_n_5 ,\num_reg[8]_i_2_n_6 ,\num_reg[8]_i_2_n_7 }),
        .S(num[8:5]));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg[9] 
       (.C(rx_clk),
        .CE(\num[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\num[9]_i_1_n_0 ),
        .Q(num[9]));
  LUT6 #(
    .INIT(64'hFAAFFEFF0AA00200)) 
    num_sta_i_1
       (.I0(num_sta_i_2_n_0),
        .I1(num_sta_i_3_n_0),
        .I2(state[1]),
        .I3(state[2]),
        .I4(state[0]),
        .I5(num_sta),
        .O(num_sta_i_1_n_0));
  LUT4 #(
    .INIT(16'h002A)) 
    num_sta_i_2
       (.I0(num_sta_i_4_n_0),
        .I1(dat_full),
        .I2(dat_rdy),
        .I3(state[2]),
        .O(num_sta_i_2_n_0));
  LUT4 #(
    .INIT(16'h0004)) 
    num_sta_i_3
       (.I0(num_sta_i_5_n_0),
        .I1(num_sta_i_6_n_0),
        .I2(num_sta_i_7_n_0),
        .I3(num_sta_i_8_n_0),
        .O(num_sta_i_3_n_0));
  LUT4 #(
    .INIT(16'hDFFF)) 
    num_sta_i_4
       (.I0(dat_ctl[2]),
        .I1(dat_ctl[3]),
        .I2(dat_ctl[0]),
        .I3(dat_ctl[1]),
        .O(num_sta_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    num_sta_i_5
       (.I0(num[4]),
        .I1(num[6]),
        .I2(num[8]),
        .I3(num[10]),
        .O(num_sta_i_5_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    num_sta_i_6
       (.I0(num[2]),
        .I1(num[0]),
        .I2(num[3]),
        .I3(num[13]),
        .O(num_sta_i_6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    num_sta_i_7
       (.I0(num[9]),
        .I1(num[15]),
        .I2(num[5]),
        .I3(num[11]),
        .O(num_sta_i_7_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    num_sta_i_8
       (.I0(num[7]),
        .I1(num[12]),
        .I2(num[14]),
        .I3(num[1]),
        .O(num_sta_i_8_n_0));
  FDCE #(
    .INIT(1'b0)) 
    num_sta_reg
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(num_sta_i_1_n_0),
        .Q(num_sta));
  LUT6 #(
    .INIT(64'hCFFFCFFF08000830)) 
    num_vld_i_1
       (.I0(dat_rdy),
        .I1(state[1]),
        .I2(state[2]),
        .I3(state[0]),
        .I4(num_sta_i_3_n_0),
        .I5(num_vld),
        .O(num_vld_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    num_vld_reg
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(num_vld_i_1_n_0),
        .Q(num_vld));
  (* srl_bus_name = "\u_gig_eth_hsr/u_net_B/u_rx /u_rx_if/\rxd2_reg " *) 
  (* srl_name = "\u_gig_eth_hsr/u_net_B/u_rx /u_rx_if/\rxd2_reg[0]_srl3_rxdv2_reg_c_6 " *) 
  SRL16E \rxd2_reg[0]_srl3_rxdv2_reg_c_6 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(gmii_rxd[0]),
        .Q(\rxd2_reg[0]_srl3_rxdv2_reg_c_6_n_0 ));
  (* srl_bus_name = "\u_gig_eth_hsr/u_net_B/u_rx /u_rx_if/\rxd2_reg " *) 
  (* srl_name = "\u_gig_eth_hsr/u_net_B/u_rx /u_rx_if/\rxd2_reg[1]_srl3_rxdv2_reg_c_6 " *) 
  SRL16E \rxd2_reg[1]_srl3_rxdv2_reg_c_6 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(gmii_rxd[1]),
        .Q(\rxd2_reg[1]_srl3_rxdv2_reg_c_6_n_0 ));
  (* srl_bus_name = "\u_gig_eth_hsr/u_net_B/u_rx /u_rx_if/\rxd2_reg " *) 
  (* srl_name = "\u_gig_eth_hsr/u_net_B/u_rx /u_rx_if/\rxd2_reg[2]_srl3_rxdv2_reg_c_6 " *) 
  SRL16E \rxd2_reg[2]_srl3_rxdv2_reg_c_6 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(gmii_rxd[2]),
        .Q(\rxd2_reg[2]_srl3_rxdv2_reg_c_6_n_0 ));
  (* srl_bus_name = "\u_gig_eth_hsr/u_net_B/u_rx /u_rx_if/\rxd2_reg " *) 
  (* srl_name = "\u_gig_eth_hsr/u_net_B/u_rx /u_rx_if/\rxd2_reg[3]_srl3_rxdv2_reg_c_6 " *) 
  SRL16E \rxd2_reg[3]_srl3_rxdv2_reg_c_6 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(gmii_rxd[3]),
        .Q(\rxd2_reg[3]_srl3_rxdv2_reg_c_6_n_0 ));
  (* srl_bus_name = "\u_gig_eth_hsr/u_net_B/u_rx /u_rx_if/\rxd2_reg " *) 
  (* srl_name = "\u_gig_eth_hsr/u_net_B/u_rx /u_rx_if/\rxd2_reg[4]_srl3_rxdv2_reg_c_6 " *) 
  SRL16E \rxd2_reg[4]_srl3_rxdv2_reg_c_6 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(gmii_rxd[4]),
        .Q(\rxd2_reg[4]_srl3_rxdv2_reg_c_6_n_0 ));
  (* srl_bus_name = "\u_gig_eth_hsr/u_net_B/u_rx /u_rx_if/\rxd2_reg " *) 
  (* srl_name = "\u_gig_eth_hsr/u_net_B/u_rx /u_rx_if/\rxd2_reg[5]_srl3_rxdv2_reg_c_6 " *) 
  SRL16E \rxd2_reg[5]_srl3_rxdv2_reg_c_6 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(gmii_rxd[5]),
        .Q(\rxd2_reg[5]_srl3_rxdv2_reg_c_6_n_0 ));
  (* srl_bus_name = "\u_gig_eth_hsr/u_net_B/u_rx /u_rx_if/\rxd2_reg " *) 
  (* srl_name = "\u_gig_eth_hsr/u_net_B/u_rx /u_rx_if/\rxd2_reg[6]_srl3_rxdv2_reg_c_6 " *) 
  SRL16E \rxd2_reg[6]_srl3_rxdv2_reg_c_6 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(gmii_rxd[6]),
        .Q(\rxd2_reg[6]_srl3_rxdv2_reg_c_6_n_0 ));
  (* srl_bus_name = "\u_gig_eth_hsr/u_net_B/u_rx /u_rx_if/\rxd2_reg " *) 
  (* srl_name = "\u_gig_eth_hsr/u_net_B/u_rx /u_rx_if/\rxd2_reg[7]_srl3_rxdv2_reg_c_6 " *) 
  SRL16E \rxd2_reg[7]_srl3_rxdv2_reg_c_6 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(gmii_rxd[7]),
        .Q(\rxd2_reg[7]_srl3_rxdv2_reg_c_6_n_0 ));
  FDRE \rxd3_reg[0]_rxdv3_reg_c_7 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rxd2_reg[0]_srl3_rxdv2_reg_c_6_n_0 ),
        .Q(\rxd3_reg[0]_rxdv3_reg_c_7_n_0 ),
        .R(1'b0));
  FDRE \rxd3_reg[1]_rxdv3_reg_c_7 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rxd2_reg[1]_srl3_rxdv2_reg_c_6_n_0 ),
        .Q(\rxd3_reg[1]_rxdv3_reg_c_7_n_0 ),
        .R(1'b0));
  FDRE \rxd3_reg[2]_rxdv3_reg_c_7 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rxd2_reg[2]_srl3_rxdv2_reg_c_6_n_0 ),
        .Q(\rxd3_reg[2]_rxdv3_reg_c_7_n_0 ),
        .R(1'b0));
  FDRE \rxd3_reg[3]_rxdv3_reg_c_7 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rxd2_reg[3]_srl3_rxdv2_reg_c_6_n_0 ),
        .Q(\rxd3_reg[3]_rxdv3_reg_c_7_n_0 ),
        .R(1'b0));
  FDRE \rxd3_reg[4]_rxdv3_reg_c_7 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rxd2_reg[4]_srl3_rxdv2_reg_c_6_n_0 ),
        .Q(\rxd3_reg[4]_rxdv3_reg_c_7_n_0 ),
        .R(1'b0));
  FDRE \rxd3_reg[5]_rxdv3_reg_c_7 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rxd2_reg[5]_srl3_rxdv2_reg_c_6_n_0 ),
        .Q(\rxd3_reg[5]_rxdv3_reg_c_7_n_0 ),
        .R(1'b0));
  FDRE \rxd3_reg[6]_rxdv3_reg_c_7 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rxd2_reg[6]_srl3_rxdv2_reg_c_6_n_0 ),
        .Q(\rxd3_reg[6]_rxdv3_reg_c_7_n_0 ),
        .R(1'b0));
  FDRE \rxd3_reg[7]_rxdv3_reg_c_7 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rxd2_reg[7]_srl3_rxdv2_reg_c_6_n_0 ),
        .Q(\rxd3_reg[7]_rxdv3_reg_c_7_n_0 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    rxd3_reg_gate
       (.I0(\rxd3_reg[7]_rxdv3_reg_c_7_n_0 ),
        .I1(rxdv3_reg_c_7_n_0),
        .O(rxd3_reg_gate_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    rxd3_reg_gate__0
       (.I0(\rxd3_reg[6]_rxdv3_reg_c_7_n_0 ),
        .I1(rxdv3_reg_c_7_n_0),
        .O(rxd3_reg_gate__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    rxd3_reg_gate__1
       (.I0(\rxd3_reg[5]_rxdv3_reg_c_7_n_0 ),
        .I1(rxdv3_reg_c_7_n_0),
        .O(rxd3_reg_gate__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    rxd3_reg_gate__2
       (.I0(\rxd3_reg[4]_rxdv3_reg_c_7_n_0 ),
        .I1(rxdv3_reg_c_7_n_0),
        .O(rxd3_reg_gate__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    rxd3_reg_gate__3
       (.I0(\rxd3_reg[3]_rxdv3_reg_c_7_n_0 ),
        .I1(rxdv3_reg_c_7_n_0),
        .O(rxd3_reg_gate__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    rxd3_reg_gate__4
       (.I0(\rxd3_reg[2]_rxdv3_reg_c_7_n_0 ),
        .I1(rxdv3_reg_c_7_n_0),
        .O(rxd3_reg_gate__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    rxd3_reg_gate__5
       (.I0(\rxd3_reg[1]_rxdv3_reg_c_7_n_0 ),
        .I1(rxdv3_reg_c_7_n_0),
        .O(rxd3_reg_gate__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    rxd3_reg_gate__6
       (.I0(\rxd3_reg[0]_rxdv3_reg_c_7_n_0 ),
        .I1(rxdv3_reg_c_7_n_0),
        .O(rxd3_reg_gate__6_n_0));
  FDCE \rxd4_reg[0] 
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(rxd3_reg_gate__6_n_0),
        .Q(p_4_in[0]));
  FDCE \rxd4_reg[1] 
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(rxd3_reg_gate__5_n_0),
        .Q(p_4_in[1]));
  FDCE \rxd4_reg[2] 
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(rxd3_reg_gate__4_n_0),
        .Q(p_4_in[2]));
  FDCE \rxd4_reg[3] 
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(rxd3_reg_gate__3_n_0),
        .Q(p_4_in[3]));
  FDCE \rxd4_reg[4] 
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(rxd3_reg_gate__2_n_0),
        .Q(p_4_in[4]));
  FDCE \rxd4_reg[5] 
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(rxd3_reg_gate__1_n_0),
        .Q(p_4_in[5]));
  FDCE \rxd4_reg[6] 
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(rxd3_reg_gate__0_n_0),
        .Q(p_4_in[6]));
  FDCE \rxd4_reg[7] 
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(rxd3_reg_gate_n_0),
        .Q(p_4_in[7]));
  FDCE rxdv0_reg_c_4
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(1'b1),
        .Q(rxdv0_reg_c_4_n_0));
  FDCE rxdv1_reg_c_5
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(rxdv0_reg_c_4_n_0),
        .Q(rxdv1_reg_c_5_n_0));
  FDCE rxdv2_reg_c_6
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(rxdv1_reg_c_5_n_0),
        .Q(rxdv2_reg_c_6_n_0));
  (* srl_name = "\u_gig_eth_hsr/u_net_B/u_rx /u_rx_if/rxdv2_reg_srl3_rxdv2_reg_c_6" *) 
  SRL16E rxdv2_reg_srl3_rxdv2_reg_c_6
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(gmii_rxdv),
        .Q(rxdv2_reg_srl3_rxdv2_reg_c_6_n_0));
  FDCE rxdv3_reg_c_7
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(rxdv2_reg_c_6_n_0),
        .Q(rxdv3_reg_c_7_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    rxdv3_reg_gate
       (.I0(rxdv3_reg_rxdv3_reg_c_7_n_0),
        .I1(rxdv3_reg_c_7_n_0),
        .O(rxdv3_reg_gate_n_0));
  FDRE rxdv3_reg_rxdv3_reg_c_7
       (.C(rx_clk),
        .CE(1'b1),
        .D(rxdv2_reg_srl3_rxdv2_reg_c_6_n_0),
        .Q(rxdv3_reg_rxdv3_reg_c_7_n_0),
        .R(1'b0));
  FDCE rxdv4_reg
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(rxdv3_reg_gate_n_0),
        .Q(rxdv4));
  (* srl_name = "\u_gig_eth_hsr/u_net_B/u_rx /u_rx_if/rxer2_reg_srl3_rxdv2_reg_c_6" *) 
  SRL16E rxer2_reg_srl3_rxdv2_reg_c_6
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(gmii_rxer),
        .Q(rxer2_reg_srl3_rxdv2_reg_c_6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    rxer3_reg_gate
       (.I0(rxer3_reg_rxdv3_reg_c_7_n_0),
        .I1(rxdv3_reg_c_7_n_0),
        .O(rxer3_reg_gate_n_0));
  FDRE rxer3_reg_rxdv3_reg_c_7
       (.C(rx_clk),
        .CE(1'b1),
        .D(rxer2_reg_srl3_rxdv2_reg_c_6_n_0),
        .Q(rxer3_reg_rxdv3_reg_c_7_n_0),
        .R(1'b0));
  FDCE rxer4_reg
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(rxer3_reg_gate_n_0),
        .Q(rxer4));
  LUT6 #(
    .INIT(64'h3303337733030044)) 
    \state[0]_i_1 
       (.I0(num_sta_i_3_n_0),
        .I1(state[2]),
        .I2(gmii_rxdv),
        .I3(state[0]),
        .I4(state[1]),
        .I5(\state[0]_i_2_n_0 ),
        .O(p_0_in__0[0]));
  LUT6 #(
    .INIT(64'h00000000FF040004)) 
    \state[0]_i_2 
       (.I0(\state[2]_i_8_n_0 ),
        .I1(\state[0]_i_3_n_0 ),
        .I2(\state[0]_i_4_n_0 ),
        .I3(state[0]),
        .I4(dat_vld_i_4_n_0),
        .I5(dat_vld_i_3_n_0),
        .O(\state[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \state[0]_i_3 
       (.I0(p_4_in[4]),
        .I1(p_4_in[3]),
        .I2(p_4_in[5]),
        .O(\state[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \state[0]_i_4 
       (.I0(p_4_in[7]),
        .I1(num_full),
        .I2(dat_full),
        .O(\state[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8BBBBB8BB)) 
    \state[1]_i_1 
       (.I0(\state[1]_i_2_n_0 ),
        .I1(state[2]),
        .I2(\state[2]_i_4_n_0 ),
        .I3(\state[2]_i_2_n_0 ),
        .I4(\state[1]_i_3_n_0 ),
        .I5(state[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \state[1]_i_2 
       (.I0(state[1]),
        .I1(rxdv4),
        .I2(state[0]),
        .O(\state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA8AAAAAAAAAAAAAA)) 
    \state[1]_i_3 
       (.I0(state[0]),
        .I1(gmii_rxer),
        .I2(rxer4),
        .I3(rxdv4),
        .I4(gmii_rxdv),
        .I5(dat_vld_i_4_n_0),
        .O(\state[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF000D0D)) 
    \state[2]_i_1 
       (.I0(\state[2]_i_2_n_0 ),
        .I1(\state[2]_i_3_n_0 ),
        .I2(\state[2]_i_4_n_0 ),
        .I3(\state[2]_i_5_n_0 ),
        .I4(state[2]),
        .I5(\state[2]_i_6_n_0 ),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \state[2]_i_10 
       (.I0(dat_full),
        .I1(num[0]),
        .I2(num[1]),
        .O(\state[2]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \state[2]_i_11 
       (.I0(gmii_rxdv),
        .I1(rxdv4),
        .O(\state[2]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'h00007F00)) 
    \state[2]_i_12 
       (.I0(dat_full),
        .I1(num[0]),
        .I2(num[1]),
        .I3(rxdv4),
        .I4(gmii_rxer),
        .O(\state[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000100)) 
    \state[2]_i_2 
       (.I0(\state[2]_i_7_n_0 ),
        .I1(p_4_in[5]),
        .I2(p_4_in[3]),
        .I3(p_4_in[4]),
        .I4(\state[2]_i_8_n_0 ),
        .I5(\state[2]_i_9_n_0 ),
        .O(\state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDDDDF000)) 
    \state[2]_i_3 
       (.I0(\state[2]_i_10_n_0 ),
        .I1(dat_vld_i_3_n_0),
        .I2(\state[2]_i_11_n_0 ),
        .I3(state[2]),
        .I4(state[0]),
        .I5(state[1]),
        .O(\state[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h4444C0CC)) 
    \state[2]_i_4 
       (.I0(dat_rdy),
        .I1(state[1]),
        .I2(\state[2]_i_12_n_0 ),
        .I3(gmii_rxdv),
        .I4(state[0]),
        .O(\state[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055555545)) 
    \state[2]_i_5 
       (.I0(state[1]),
        .I1(num_sta_i_5_n_0),
        .I2(num_sta_i_6_n_0),
        .I3(num_sta_i_7_n_0),
        .I4(num_sta_i_8_n_0),
        .I5(state[0]),
        .O(\state[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \state[2]_i_6 
       (.I0(state[1]),
        .I1(rxdv4),
        .I2(state[2]),
        .I3(state[0]),
        .O(\state[2]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'hFEFEFEEE)) 
    \state[2]_i_7 
       (.I0(gmii_rxer),
        .I1(rxer4),
        .I2(p_4_in[7]),
        .I3(num_full),
        .I4(dat_full),
        .O(\state[2]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \state[2]_i_8 
       (.I0(p_4_in[6]),
        .I1(p_4_in[2]),
        .I2(p_4_in[0]),
        .I3(p_4_in[1]),
        .O(\state[2]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \state[2]_i_9 
       (.I0(rxdv4),
        .I1(gmii_rxdv),
        .I2(state[0]),
        .O(\state[2]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hF3000A00)) 
    \state_crc[0]_i_1 
       (.I0(\state_crc[0]_i_2_n_0 ),
        .I1(gmii_rxer),
        .I2(state_crc[1]),
        .I3(gmii_rxdv),
        .I4(state_crc[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    \state_crc[0]_i_2 
       (.I0(gmii_rxdv),
        .I1(\state_crc[1]_i_3_n_0 ),
        .I2(gmii_rxd[5]),
        .I3(gmii_rxd[7]),
        .I4(gmii_rxer),
        .O(\state_crc[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'hC03A)) 
    \state_crc[1]_i_1 
       (.I0(\state_crc[1]_i_2_n_0 ),
        .I1(gmii_rxdv),
        .I2(state_crc[0]),
        .I3(state_crc[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \state_crc[1]_i_2 
       (.I0(gmii_rxdv),
        .I1(\state_crc[1]_i_3_n_0 ),
        .I2(gmii_rxd[5]),
        .I3(gmii_rxer),
        .O(\state_crc[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \state_crc[1]_i_3 
       (.I0(gmii_rxd[4]),
        .I1(gmii_rxd[2]),
        .I2(gmii_rxd[0]),
        .I3(gmii_rxd[6]),
        .I4(gmii_rxd[3]),
        .I5(gmii_rxd[1]),
        .O(\state_crc[1]_i_3_n_0 ));
  (* FSM_ENCODED_STATES = "ST_CRC_READY:00,ST_CRC_CAL:01,ST_CRC_CHK:10,ST_CRC_DROP:11" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_crc_reg[0] 
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_0_in__1[0]),
        .Q(state_crc[0]));
  (* FSM_ENCODED_STATES = "ST_CRC_READY:00,ST_CRC_CAL:01,ST_CRC_CHK:10,ST_CRC_DROP:11" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_crc_reg[1] 
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_0_in__1[1]),
        .Q(state_crc[1]));
  (* FSM_ENCODED_STATES = "ST_READY:000,ST_FIRST:001,ST_DATA:010,ST_END:011,ST_ERROR:100,ST_BNUM:101,ST_DROP:110" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_0_in__0[0]),
        .Q(state[0]));
  (* FSM_ENCODED_STATES = "ST_READY:000,ST_FIRST:001,ST_DATA:010,ST_END:011,ST_ERROR:100,ST_BNUM:101,ST_DROP:110" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_0_in__0[1]),
        .Q(state[1]));
  (* FSM_ENCODED_STATES = "ST_READY:000,ST_FIRST:001,ST_DATA:010,ST_END:011,ST_ERROR:100,ST_BNUM:101,ST_DROP:110" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[2] 
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_0_in__0[2]),
        .Q(state[2]));
endmodule

(* ORIG_REF_NAME = "gig_eth_hsr_rx_if" *) (* ST_BNUM = "5" *) (* ST_CRC_CAL = "1" *) 
(* ST_CRC_CHK = "2" *) (* ST_CRC_DROP = "3" *) (* ST_CRC_READY = "0" *) 
(* ST_DATA = "2" *) (* ST_DROP = "6" *) (* ST_END = "3" *) 
(* ST_ERROR = "4" *) (* ST_FIRST = "1" *) (* ST_READY = "0" *) 
module gig_eth_hsr_rx_if__1
   (reset_n,
    rx_clk,
    dat,
    dat_ctl,
    dat_vld,
    dat_rdy,
    dat_full,
    num,
    num_sta,
    num_vld,
    num_rdy,
    num_full,
    gmii_rxd,
    gmii_rxdv,
    gmii_rxer,
    crc_err);
  input reset_n;
  input rx_clk;
  output [31:0]dat;
  output [3:0]dat_ctl;
  output dat_vld;
  input dat_rdy;
  input dat_full;
  output [15:0]num;
  output num_sta;
  output num_vld;
  input num_rdy;
  input num_full;
  input [7:0]gmii_rxd;
  input gmii_rxdv;
  input gmii_rxer;
  output crc_err;

  (* RTL_KEEP = "true" *) wire crc_chk_err;
  wire crc_chk_err_inferred_i_2_n_0;
  wire crc_chk_err_inferred_i_3_n_0;
  wire crc_chk_err_inferred_i_4_n_0;
  wire crc_chk_err_inferred_i_5_n_0;
  wire crc_chk_err_inferred_i_6_n_0;
  wire crc_chk_err_inferred_i_7_n_0;
  wire crc_chk_err_inferred_i_8_n_0;
  wire crc_chk_err_inferred_i_9_n_0;
  (* RTL_KEEP = "true" *) wire crc_chk_vld;
  wire crc_err;
  wire \crc_reg[0]_i_1_n_0 ;
  wire \crc_reg[10]_i_1_n_0 ;
  wire \crc_reg[10]_i_2_n_0 ;
  wire \crc_reg[11]_i_1_n_0 ;
  wire \crc_reg[11]_i_2_n_0 ;
  wire \crc_reg[12]_i_1_n_0 ;
  wire \crc_reg[12]_i_2_n_0 ;
  wire \crc_reg[13]_i_1_n_0 ;
  wire \crc_reg[13]_i_2_n_0 ;
  wire \crc_reg[14]_i_1_n_0 ;
  wire \crc_reg[14]_i_2_n_0 ;
  wire \crc_reg[14]_i_3_n_0 ;
  wire \crc_reg[15]_i_1_n_0 ;
  wire \crc_reg[16]_i_1_n_0 ;
  wire \crc_reg[16]_i_2_n_0 ;
  wire \crc_reg[17]_i_1_n_0 ;
  wire \crc_reg[17]_i_2_n_0 ;
  wire \crc_reg[18]_i_1_n_0 ;
  wire \crc_reg[19]_i_1_n_0 ;
  wire \crc_reg[19]_i_2_n_0 ;
  wire \crc_reg[1]_i_1_n_0 ;
  wire \crc_reg[20]_i_1_n_0 ;
  wire \crc_reg[21]_i_1_n_0 ;
  wire \crc_reg[22]_i_1_n_0 ;
  wire \crc_reg[23]_i_1_n_0 ;
  wire \crc_reg[24]_i_1_n_0 ;
  wire \crc_reg[24]_i_2_n_0 ;
  wire \crc_reg[25]_i_1_n_0 ;
  wire \crc_reg[26]_i_1_n_0 ;
  wire \crc_reg[26]_i_2_n_0 ;
  wire \crc_reg[26]_i_3_n_0 ;
  wire \crc_reg[27]_i_1_n_0 ;
  wire \crc_reg[27]_i_2_n_0 ;
  wire \crc_reg[27]_i_3_n_0 ;
  wire \crc_reg[28]_i_1_n_0 ;
  wire \crc_reg[28]_i_2_n_0 ;
  wire \crc_reg[28]_i_3_n_0 ;
  wire \crc_reg[28]_i_4_n_0 ;
  wire \crc_reg[29]_i_1_n_0 ;
  wire \crc_reg[29]_i_2_n_0 ;
  wire \crc_reg[2]_i_1_n_0 ;
  wire \crc_reg[2]_i_2_n_0 ;
  wire \crc_reg[30]_i_1_n_0 ;
  wire \crc_reg[30]_i_2_n_0 ;
  wire \crc_reg[31]_i_1_n_0 ;
  wire \crc_reg[3]_i_1_n_0 ;
  wire \crc_reg[4]_i_1_n_0 ;
  wire \crc_reg[4]_i_2_n_0 ;
  wire \crc_reg[5]_i_1_n_0 ;
  wire \crc_reg[6]_i_1_n_0 ;
  wire \crc_reg[7]_i_1_n_0 ;
  wire \crc_reg[7]_i_2_n_0 ;
  wire \crc_reg[8]_i_1_n_0 ;
  wire \crc_reg[9]_i_1_n_0 ;
  wire \crc_reg_reg_n_0_[0] ;
  wire \crc_reg_reg_n_0_[23] ;
  wire \crc_reg_reg_n_0_[24] ;
  wire \crc_reg_reg_n_0_[25] ;
  wire \crc_reg_reg_n_0_[26] ;
  wire \crc_reg_reg_n_0_[30] ;
  wire \crc_reg_reg_n_0_[31] ;
  wire [31:0]dat;
  wire \dat[15]_i_1_n_0 ;
  wire \dat[23]_i_1_n_0 ;
  wire \dat[31]_i_1_n_0 ;
  wire \dat[31]_i_2_n_0 ;
  wire \dat[7]_i_1_n_0 ;
  wire [3:0]dat_ctl;
  wire \dat_ctl[0]_i_1_n_0 ;
  wire \dat_ctl[1]_i_1_n_0 ;
  wire \dat_ctl[2]_i_1_n_0 ;
  wire \dat_ctl[2]_i_2_n_0 ;
  wire \dat_ctl[3]_i_1_n_0 ;
  wire \dat_ctl[3]_i_2_n_0 ;
  wire \dat_ctl[3]_i_3_n_0 ;
  wire dat_full;
  wire dat_rdy;
  wire dat_vld;
  wire dat_vld_i_1_n_0;
  wire dat_vld_i_2_n_0;
  wire dat_vld_i_3_n_0;
  wire dat_vld_i_4_n_0;
  wire dat_vld_i_5_n_0;
  wire [7:0]gmii_rxd;
  wire gmii_rxdv;
  wire gmii_rxer;
  wire [15:0]num;
  wire \num[0]_i_1_n_0 ;
  wire \num[10]_i_1_n_0 ;
  wire \num[11]_i_1_n_0 ;
  wire \num[12]_i_1_n_0 ;
  wire \num[13]_i_1_n_0 ;
  wire \num[14]_i_1_n_0 ;
  wire \num[15]_i_1_n_0 ;
  wire \num[15]_i_2_n_0 ;
  wire \num[1]_i_1_n_0 ;
  wire \num[2]_i_1_n_0 ;
  wire \num[3]_i_1_n_0 ;
  wire \num[4]_i_1_n_0 ;
  wire \num[5]_i_1_n_0 ;
  wire \num[6]_i_1_n_0 ;
  wire \num[7]_i_1_n_0 ;
  wire \num[8]_i_1_n_0 ;
  wire \num[9]_i_1_n_0 ;
  wire num_full;
  wire \num_reg[12]_i_2_n_0 ;
  wire \num_reg[12]_i_2_n_1 ;
  wire \num_reg[12]_i_2_n_2 ;
  wire \num_reg[12]_i_2_n_3 ;
  wire \num_reg[12]_i_2_n_4 ;
  wire \num_reg[12]_i_2_n_5 ;
  wire \num_reg[12]_i_2_n_6 ;
  wire \num_reg[12]_i_2_n_7 ;
  wire \num_reg[15]_i_3_n_2 ;
  wire \num_reg[15]_i_3_n_3 ;
  wire \num_reg[15]_i_3_n_5 ;
  wire \num_reg[15]_i_3_n_6 ;
  wire \num_reg[15]_i_3_n_7 ;
  wire \num_reg[4]_i_2_n_0 ;
  wire \num_reg[4]_i_2_n_1 ;
  wire \num_reg[4]_i_2_n_2 ;
  wire \num_reg[4]_i_2_n_3 ;
  wire \num_reg[4]_i_2_n_4 ;
  wire \num_reg[4]_i_2_n_5 ;
  wire \num_reg[4]_i_2_n_6 ;
  wire \num_reg[4]_i_2_n_7 ;
  wire \num_reg[8]_i_2_n_0 ;
  wire \num_reg[8]_i_2_n_1 ;
  wire \num_reg[8]_i_2_n_2 ;
  wire \num_reg[8]_i_2_n_3 ;
  wire \num_reg[8]_i_2_n_4 ;
  wire \num_reg[8]_i_2_n_5 ;
  wire \num_reg[8]_i_2_n_6 ;
  wire \num_reg[8]_i_2_n_7 ;
  wire num_sta;
  wire num_sta_i_1_n_0;
  wire num_sta_i_2_n_0;
  wire num_sta_i_3_n_0;
  wire num_sta_i_4_n_0;
  wire num_sta_i_5_n_0;
  wire num_sta_i_6_n_0;
  wire num_sta_i_7_n_0;
  wire num_sta_i_8_n_0;
  wire num_vld;
  wire num_vld_i_1_n_0;
  wire [2:0]p_0_in__0;
  wire [1:0]p_0_in__1;
  wire p_10_in;
  wire p_12_in;
  wire p_14_in;
  wire p_16_in;
  wire p_17_in;
  wire p_18_in;
  wire p_19_in;
  wire p_20_in;
  wire p_21_in;
  wire p_22_in;
  wire p_23_in;
  wire p_24_in;
  wire p_25_in;
  wire p_26_in;
  wire p_27_in;
  wire p_28_in;
  wire p_29_in;
  wire p_30_in;
  wire p_31_in;
  wire p_32_in;
  wire p_33_in;
  wire p_34_in;
  wire p_35_in;
  wire p_36_in;
  wire p_37_in;
  wire [7:0]p_4_in;
  wire reset_n;
  wire rx_clk;
  wire \rxd2_reg[0]_srl3_rxdv2_reg_c_n_0 ;
  wire \rxd2_reg[1]_srl3_rxdv2_reg_c_n_0 ;
  wire \rxd2_reg[2]_srl3_rxdv2_reg_c_n_0 ;
  wire \rxd2_reg[3]_srl3_rxdv2_reg_c_n_0 ;
  wire \rxd2_reg[4]_srl3_rxdv2_reg_c_n_0 ;
  wire \rxd2_reg[5]_srl3_rxdv2_reg_c_n_0 ;
  wire \rxd2_reg[6]_srl3_rxdv2_reg_c_n_0 ;
  wire \rxd2_reg[7]_srl3_rxdv2_reg_c_n_0 ;
  wire \rxd3_reg[0]_rxdv3_reg_c_n_0 ;
  wire \rxd3_reg[1]_rxdv3_reg_c_n_0 ;
  wire \rxd3_reg[2]_rxdv3_reg_c_n_0 ;
  wire \rxd3_reg[3]_rxdv3_reg_c_n_0 ;
  wire \rxd3_reg[4]_rxdv3_reg_c_n_0 ;
  wire \rxd3_reg[5]_rxdv3_reg_c_n_0 ;
  wire \rxd3_reg[6]_rxdv3_reg_c_n_0 ;
  wire \rxd3_reg[7]_rxdv3_reg_c_n_0 ;
  wire rxd3_reg_gate__0_n_0;
  wire rxd3_reg_gate__1_n_0;
  wire rxd3_reg_gate__2_n_0;
  wire rxd3_reg_gate__3_n_0;
  wire rxd3_reg_gate__4_n_0;
  wire rxd3_reg_gate__5_n_0;
  wire rxd3_reg_gate__6_n_0;
  wire rxd3_reg_gate_n_0;
  wire rxdv0_reg_c_n_0;
  wire rxdv1_reg_c_n_0;
  wire rxdv2_reg_c_n_0;
  wire rxdv2_reg_srl3_rxdv2_reg_c_n_0;
  wire rxdv3_reg_c_n_0;
  wire rxdv3_reg_gate_n_0;
  wire rxdv3_reg_rxdv3_reg_c_n_0;
  wire rxdv4;
  wire rxer2_reg_srl3_rxdv2_reg_c_n_0;
  wire rxer3_reg_gate_n_0;
  wire rxer3_reg_rxdv3_reg_c_n_0;
  wire rxer4;
  (* RTL_KEEP = "true" *) wire [2:0]state;
  wire \state[0]_i_2_n_0 ;
  wire \state[0]_i_3_n_0 ;
  wire \state[0]_i_4_n_0 ;
  wire \state[1]_i_2_n_0 ;
  wire \state[1]_i_3_n_0 ;
  wire \state[2]_i_10_n_0 ;
  wire \state[2]_i_11_n_0 ;
  wire \state[2]_i_12_n_0 ;
  wire \state[2]_i_2_n_0 ;
  wire \state[2]_i_3_n_0 ;
  wire \state[2]_i_4_n_0 ;
  wire \state[2]_i_5_n_0 ;
  wire \state[2]_i_6_n_0 ;
  wire \state[2]_i_7_n_0 ;
  wire \state[2]_i_8_n_0 ;
  wire \state[2]_i_9_n_0 ;
  (* RTL_KEEP = "true" *) wire [1:0]state_crc;
  wire \state_crc[0]_i_2_n_0 ;
  wire \state_crc[1]_i_2_n_0 ;
  wire \state_crc[1]_i_3_n_0 ;
  wire [3:2]\NLW_num_reg[15]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_num_reg[15]_i_3_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hFFFE)) 
    crc_chk_err_inferred_i_1
       (.I0(crc_chk_err_inferred_i_2_n_0),
        .I1(crc_chk_err_inferred_i_3_n_0),
        .I2(crc_chk_err_inferred_i_4_n_0),
        .I3(crc_chk_err_inferred_i_5_n_0),
        .O(crc_chk_err));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    crc_chk_err_inferred_i_2
       (.I0(p_19_in),
        .I1(p_25_in),
        .I2(\crc_reg_reg_n_0_[0] ),
        .I3(p_33_in),
        .I4(crc_chk_err_inferred_i_6_n_0),
        .O(crc_chk_err_inferred_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    crc_chk_err_inferred_i_3
       (.I0(\crc_reg_reg_n_0_[31] ),
        .I1(p_21_in),
        .I2(\crc_reg_reg_n_0_[30] ),
        .I3(p_23_in),
        .I4(crc_chk_err_inferred_i_7_n_0),
        .O(crc_chk_err_inferred_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    crc_chk_err_inferred_i_4
       (.I0(p_10_in),
        .I1(p_12_in),
        .I2(p_32_in),
        .I3(p_34_in),
        .I4(crc_chk_err_inferred_i_8_n_0),
        .O(crc_chk_err_inferred_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    crc_chk_err_inferred_i_5
       (.I0(\crc_reg_reg_n_0_[24] ),
        .I1(\crc_reg_reg_n_0_[25] ),
        .I2(p_31_in),
        .I3(p_30_in),
        .I4(crc_chk_err_inferred_i_9_n_0),
        .O(crc_chk_err_inferred_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    crc_chk_err_inferred_i_6
       (.I0(p_16_in),
        .I1(\crc_reg_reg_n_0_[26] ),
        .I2(p_27_in),
        .I3(p_18_in),
        .O(crc_chk_err_inferred_i_6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    crc_chk_err_inferred_i_7
       (.I0(\crc_reg_reg_n_0_[23] ),
        .I1(p_22_in),
        .I2(p_37_in),
        .I3(p_36_in),
        .O(crc_chk_err_inferred_i_7_n_0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    crc_chk_err_inferred_i_8
       (.I0(p_26_in),
        .I1(p_24_in),
        .I2(p_29_in),
        .I3(p_14_in),
        .O(crc_chk_err_inferred_i_8_n_0));
  LUT4 #(
    .INIT(16'hFFFD)) 
    crc_chk_err_inferred_i_9
       (.I0(p_20_in),
        .I1(p_28_in),
        .I2(p_35_in),
        .I3(p_17_in),
        .O(crc_chk_err_inferred_i_9_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    crc_chk_vld_inferred_i_1
       (.I0(gmii_rxdv),
        .I1(state_crc[0]),
        .I2(state_crc[1]),
        .O(crc_chk_vld));
  FDCE #(
    .INIT(1'b0)) 
    crc_err_reg
       (.C(rx_clk),
        .CE(crc_chk_vld),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(crc_chk_err),
        .Q(crc_err));
  LUT6 #(
    .INIT(64'hDFFDFDDFFDDFDFFD)) 
    \crc_reg[0]_i_1 
       (.I0(state_crc[0]),
        .I1(state_crc[1]),
        .I2(gmii_rxd[7]),
        .I3(\crc_reg_reg_n_0_[24] ),
        .I4(gmii_rxd[1]),
        .I5(\crc_reg_reg_n_0_[30] ),
        .O(\crc_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[10]_i_1 
       (.I0(p_17_in),
        .I1(\crc_reg[10]_i_2_n_0 ),
        .I2(\crc_reg[19]_i_2_n_0 ),
        .I3(\crc_reg[28]_i_4_n_0 ),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[10]_i_2 
       (.I0(p_14_in),
        .I1(gmii_rxd[2]),
        .I2(\crc_reg_reg_n_0_[24] ),
        .I3(gmii_rxd[7]),
        .O(\crc_reg[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[11]_i_1 
       (.I0(\crc_reg[11]_i_2_n_0 ),
        .I1(gmii_rxd[6]),
        .I2(\crc_reg_reg_n_0_[25] ),
        .I3(p_18_in),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[11]_i_2 
       (.I0(\crc_reg_reg_n_0_[24] ),
        .I1(gmii_rxd[7]),
        .I2(p_10_in),
        .I3(gmii_rxd[4]),
        .I4(gmii_rxd[3]),
        .I5(p_12_in),
        .O(\crc_reg[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[12]_i_1 
       (.I0(\crc_reg[28]_i_4_n_0 ),
        .I1(\crc_reg[26]_i_3_n_0 ),
        .I2(p_19_in),
        .I3(\crc_reg[12]_i_2_n_0 ),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[12]_i_2 
       (.I0(gmii_rxd[6]),
        .I1(\crc_reg_reg_n_0_[25] ),
        .I2(\crc_reg[28]_i_3_n_0 ),
        .I3(\crc_reg[28]_i_2_n_0 ),
        .I4(gmii_rxd[3]),
        .I5(p_12_in),
        .O(\crc_reg[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[13]_i_1 
       (.I0(\crc_reg[28]_i_2_n_0 ),
        .I1(\crc_reg[19]_i_2_n_0 ),
        .I2(p_20_in),
        .I3(\crc_reg[13]_i_2_n_0 ),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \crc_reg[13]_i_2 
       (.I0(\crc_reg[24]_i_2_n_0 ),
        .I1(\crc_reg_reg_n_0_[31] ),
        .I2(gmii_rxd[0]),
        .I3(gmii_rxd[2]),
        .I4(p_14_in),
        .O(\crc_reg[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[14]_i_1 
       (.I0(\crc_reg[19]_i_2_n_0 ),
        .I1(p_21_in),
        .I2(\crc_reg[14]_i_2_n_0 ),
        .I3(\crc_reg[14]_i_3_n_0 ),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[14]_i_2 
       (.I0(p_12_in),
        .I1(gmii_rxd[3]),
        .I2(\crc_reg_reg_n_0_[30] ),
        .I3(gmii_rxd[1]),
        .O(\crc_reg[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[14]_i_3 
       (.I0(gmii_rxd[0]),
        .I1(\crc_reg_reg_n_0_[31] ),
        .I2(gmii_rxd[5]),
        .I3(\crc_reg_reg_n_0_[26] ),
        .O(\crc_reg[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[15]_i_1 
       (.I0(p_22_in),
        .I1(\crc_reg[28]_i_3_n_0 ),
        .I2(\crc_reg[30]_i_2_n_0 ),
        .I3(\crc_reg[26]_i_2_n_0 ),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[16]_i_1 
       (.I0(\crc_reg[26]_i_3_n_0 ),
        .I1(\crc_reg[28]_i_3_n_0 ),
        .I2(\crc_reg[16]_i_2_n_0 ),
        .I3(p_23_in),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[16]_i_2 
       (.I0(p_12_in),
        .I1(gmii_rxd[3]),
        .O(\crc_reg[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[17]_i_1 
       (.I0(\crc_reg[17]_i_2_n_0 ),
        .I1(gmii_rxd[1]),
        .I2(\crc_reg_reg_n_0_[30] ),
        .I3(p_24_in),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[17]_i_2 
       (.I0(p_14_in),
        .I1(gmii_rxd[2]),
        .I2(\crc_reg_reg_n_0_[25] ),
        .I3(gmii_rxd[6]),
        .O(\crc_reg[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[18]_i_1 
       (.I0(\crc_reg[28]_i_4_n_0 ),
        .I1(\crc_reg[30]_i_2_n_0 ),
        .I2(\crc_reg[28]_i_2_n_0 ),
        .I3(p_25_in),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[19]_i_1 
       (.I0(p_26_in),
        .I1(\crc_reg[19]_i_2_n_0 ),
        .I2(\crc_reg_reg_n_0_[31] ),
        .I3(gmii_rxd[0]),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[19]_i_2 
       (.I0(gmii_rxd[4]),
        .I1(p_10_in),
        .O(\crc_reg[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDFFDFDDFFDDFDFFD)) 
    \crc_reg[1]_i_1 
       (.I0(state_crc[0]),
        .I1(state_crc[1]),
        .I2(\crc_reg_reg_n_0_[25] ),
        .I3(gmii_rxd[6]),
        .I4(\crc_reg[26]_i_3_n_0 ),
        .I5(\crc_reg[29]_i_2_n_0 ),
        .O(\crc_reg[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF96FFFF)) 
    \crc_reg[20]_i_1 
       (.I0(p_27_in),
        .I1(p_12_in),
        .I2(gmii_rxd[3]),
        .I3(state_crc[1]),
        .I4(state_crc[0]),
        .O(\crc_reg[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF96FFFF)) 
    \crc_reg[21]_i_1 
       (.I0(p_28_in),
        .I1(p_14_in),
        .I2(gmii_rxd[2]),
        .I3(state_crc[1]),
        .I4(state_crc[0]),
        .O(\crc_reg[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF96FFFF)) 
    \crc_reg[22]_i_1 
       (.I0(p_29_in),
        .I1(\crc_reg_reg_n_0_[24] ),
        .I2(gmii_rxd[7]),
        .I3(state_crc[1]),
        .I4(state_crc[0]),
        .O(\crc_reg[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[23]_i_1 
       (.I0(\crc_reg[26]_i_3_n_0 ),
        .I1(\crc_reg[27]_i_2_n_0 ),
        .I2(\crc_reg[28]_i_2_n_0 ),
        .I3(p_30_in),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[24]_i_1 
       (.I0(\crc_reg[24]_i_2_n_0 ),
        .I1(\crc_reg_reg_n_0_[31] ),
        .I2(gmii_rxd[0]),
        .I3(p_31_in),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[24]_i_2 
       (.I0(gmii_rxd[5]),
        .I1(\crc_reg_reg_n_0_[26] ),
        .I2(\crc_reg_reg_n_0_[25] ),
        .I3(gmii_rxd[6]),
        .O(\crc_reg[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[25]_i_1 
       (.I0(p_32_in),
        .I1(\crc_reg[28]_i_4_n_0 ),
        .I2(p_10_in),
        .I3(gmii_rxd[4]),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[26]_i_1 
       (.I0(p_33_in),
        .I1(\crc_reg[26]_i_2_n_0 ),
        .I2(\crc_reg[28]_i_2_n_0 ),
        .I3(\crc_reg[26]_i_3_n_0 ),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[26]_i_2 
       (.I0(p_12_in),
        .I1(gmii_rxd[3]),
        .I2(gmii_rxd[4]),
        .I3(p_10_in),
        .O(\crc_reg[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[26]_i_3 
       (.I0(gmii_rxd[7]),
        .I1(\crc_reg_reg_n_0_[24] ),
        .O(\crc_reg[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[27]_i_1 
       (.I0(p_34_in),
        .I1(\crc_reg[30]_i_2_n_0 ),
        .I2(\crc_reg[27]_i_2_n_0 ),
        .I3(\crc_reg[27]_i_3_n_0 ),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[27]_i_2 
       (.I0(\crc_reg_reg_n_0_[25] ),
        .I1(gmii_rxd[6]),
        .O(\crc_reg[27]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[27]_i_3 
       (.I0(p_14_in),
        .I1(gmii_rxd[2]),
        .I2(p_12_in),
        .I3(gmii_rxd[3]),
        .O(\crc_reg[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[28]_i_1 
       (.I0(\crc_reg[28]_i_2_n_0 ),
        .I1(\crc_reg[28]_i_3_n_0 ),
        .I2(\crc_reg[28]_i_4_n_0 ),
        .I3(p_35_in),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[28]_i_2 
       (.I0(\crc_reg_reg_n_0_[30] ),
        .I1(gmii_rxd[1]),
        .O(\crc_reg[28]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[28]_i_3 
       (.I0(p_14_in),
        .I1(gmii_rxd[2]),
        .O(\crc_reg[28]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[28]_i_4 
       (.I0(\crc_reg_reg_n_0_[26] ),
        .I1(gmii_rxd[5]),
        .O(\crc_reg[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[29]_i_1 
       (.I0(\crc_reg[29]_i_2_n_0 ),
        .I1(p_10_in),
        .I2(gmii_rxd[4]),
        .I3(p_36_in),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[29]_i_2 
       (.I0(gmii_rxd[0]),
        .I1(\crc_reg_reg_n_0_[31] ),
        .I2(\crc_reg_reg_n_0_[30] ),
        .I3(gmii_rxd[1]),
        .O(\crc_reg[29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF96FFFF)) 
    \crc_reg[2]_i_1 
       (.I0(gmii_rxd[5]),
        .I1(\crc_reg_reg_n_0_[26] ),
        .I2(\crc_reg[2]_i_2_n_0 ),
        .I3(state_crc[1]),
        .I4(state_crc[0]),
        .O(\crc_reg[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[2]_i_2 
       (.I0(\crc_reg[28]_i_2_n_0 ),
        .I1(\crc_reg_reg_n_0_[31] ),
        .I2(gmii_rxd[0]),
        .I3(\crc_reg[26]_i_3_n_0 ),
        .I4(gmii_rxd[6]),
        .I5(\crc_reg_reg_n_0_[25] ),
        .O(\crc_reg[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[30]_i_1 
       (.I0(p_37_in),
        .I1(gmii_rxd[3]),
        .I2(p_12_in),
        .I3(\crc_reg[30]_i_2_n_0 ),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[30]_i_2 
       (.I0(gmii_rxd[0]),
        .I1(\crc_reg_reg_n_0_[31] ),
        .O(\crc_reg[30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF96FFFF)) 
    \crc_reg[31]_i_1 
       (.I0(\crc_reg_reg_n_0_[23] ),
        .I1(p_14_in),
        .I2(gmii_rxd[2]),
        .I3(state_crc[1]),
        .I4(state_crc[0]),
        .O(\crc_reg[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[3]_i_1 
       (.I0(\crc_reg[24]_i_2_n_0 ),
        .I1(\crc_reg[19]_i_2_n_0 ),
        .I2(\crc_reg_reg_n_0_[31] ),
        .I3(gmii_rxd[0]),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF96FFFF)) 
    \crc_reg[4]_i_1 
       (.I0(gmii_rxd[5]),
        .I1(\crc_reg_reg_n_0_[26] ),
        .I2(\crc_reg[4]_i_2_n_0 ),
        .I3(state_crc[1]),
        .I4(state_crc[0]),
        .O(\crc_reg[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[4]_i_2 
       (.I0(gmii_rxd[7]),
        .I1(\crc_reg_reg_n_0_[24] ),
        .I2(\crc_reg[28]_i_2_n_0 ),
        .I3(\crc_reg[19]_i_2_n_0 ),
        .I4(gmii_rxd[3]),
        .I5(p_12_in),
        .O(\crc_reg[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[5]_i_1 
       (.I0(\crc_reg[11]_i_2_n_0 ),
        .I1(\crc_reg[17]_i_2_n_0 ),
        .I2(\crc_reg[30]_i_2_n_0 ),
        .I3(\crc_reg[28]_i_2_n_0 ),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[6]_i_1 
       (.I0(\crc_reg[28]_i_2_n_0 ),
        .I1(gmii_rxd[3]),
        .I2(p_12_in),
        .I3(\crc_reg[13]_i_2_n_0 ),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[7]_i_1 
       (.I0(\crc_reg[28]_i_4_n_0 ),
        .I1(\crc_reg[19]_i_2_n_0 ),
        .I2(\crc_reg[26]_i_3_n_0 ),
        .I3(\crc_reg[7]_i_2_n_0 ),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[7]_i_2 
       (.I0(\crc_reg_reg_n_0_[31] ),
        .I1(gmii_rxd[0]),
        .I2(gmii_rxd[2]),
        .I3(p_14_in),
        .O(\crc_reg[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[8]_i_1 
       (.I0(\crc_reg[11]_i_2_n_0 ),
        .I1(gmii_rxd[6]),
        .I2(\crc_reg_reg_n_0_[25] ),
        .I3(\crc_reg_reg_n_0_[0] ),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[9]_i_1 
       (.I0(p_16_in),
        .I1(\crc_reg[24]_i_2_n_0 ),
        .I2(\crc_reg[28]_i_3_n_0 ),
        .I3(\crc_reg[16]_i_2_n_0 ),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[9]_i_1_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[0] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[0]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(\crc_reg_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[10] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[10]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_25_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[11] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[11]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_26_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[12] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[12]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_27_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[13] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[13]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_28_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[14] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[14]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_29_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[15] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[15]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_30_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[16] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[16]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_31_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[17] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[17]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_32_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[18] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[18]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_33_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[19] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[19]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_34_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[1] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[1]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_16_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[20] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[20]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_35_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[21] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[21]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_36_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[22] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[22]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_37_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[23] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[23]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(\crc_reg_reg_n_0_[23] ));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[24] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[24]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(\crc_reg_reg_n_0_[24] ));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[25] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[25]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(\crc_reg_reg_n_0_[25] ));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[26] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[26]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(\crc_reg_reg_n_0_[26] ));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[27] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[27]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_10_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[28] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[28]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_12_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[29] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[29]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_14_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[2] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[2]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_17_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[30] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[30]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(\crc_reg_reg_n_0_[30] ));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[31] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[31]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(\crc_reg_reg_n_0_[31] ));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[3] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[3]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_18_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[4] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[4]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_19_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[5] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[5]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_20_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[6] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[6]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_21_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[7] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[7]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_22_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[8] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[8]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_23_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[9] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[9]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_24_in));
  LUT5 #(
    .INIT(32'h00060000)) 
    \dat[15]_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(state[2]),
        .I3(num[1]),
        .I4(num[0]),
        .O(\dat[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00060000)) 
    \dat[23]_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(state[2]),
        .I3(num[0]),
        .I4(num[1]),
        .O(\dat[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h06000000)) 
    \dat[31]_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(state[2]),
        .I3(num[1]),
        .I4(num[0]),
        .O(\dat[31]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dat[31]_i_2 
       (.I0(reset_n),
        .O(\dat[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000006)) 
    \dat[7]_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(state[2]),
        .I3(num[1]),
        .I4(num[0]),
        .O(\dat[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h22220002AAAAAAAA)) 
    \dat_ctl[0]_i_1 
       (.I0(\dat_ctl[3]_i_3_n_0 ),
        .I1(gmii_rxdv),
        .I2(num[0]),
        .I3(num[1]),
        .I4(crc_chk_err),
        .I5(\dat_ctl[2]_i_2_n_0 ),
        .O(\dat_ctl[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h22220020AAAAAAAA)) 
    \dat_ctl[1]_i_1 
       (.I0(\dat_ctl[3]_i_3_n_0 ),
        .I1(gmii_rxdv),
        .I2(num[0]),
        .I3(num[1]),
        .I4(crc_chk_err),
        .I5(\dat_ctl[2]_i_2_n_0 ),
        .O(\dat_ctl[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h22220020AAAAAAAA)) 
    \dat_ctl[2]_i_1 
       (.I0(\dat_ctl[3]_i_3_n_0 ),
        .I1(gmii_rxdv),
        .I2(num[1]),
        .I3(num[0]),
        .I4(crc_chk_err),
        .I5(\dat_ctl[2]_i_2_n_0 ),
        .O(\dat_ctl[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2A22)) 
    \dat_ctl[2]_i_2 
       (.I0(state[1]),
        .I1(gmii_rxdv),
        .I2(gmii_rxer),
        .I3(rxdv4),
        .O(\dat_ctl[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h222A222222222222)) 
    \dat_ctl[3]_i_1 
       (.I0(\num[15]_i_1_n_0 ),
        .I1(state[0]),
        .I2(gmii_rxer),
        .I3(rxer4),
        .I4(rxdv4),
        .I5(gmii_rxdv),
        .O(\dat_ctl[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h02000000AAAAAAAA)) 
    \dat_ctl[3]_i_2 
       (.I0(\dat_ctl[3]_i_3_n_0 ),
        .I1(crc_chk_err),
        .I2(gmii_rxdv),
        .I3(num[1]),
        .I4(num[0]),
        .I5(state[1]),
        .O(\dat_ctl[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h57)) 
    \dat_ctl[3]_i_3 
       (.I0(state[0]),
        .I1(gmii_rxer),
        .I2(rxer4),
        .O(\dat_ctl[3]_i_3_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \dat_ctl_reg[0] 
       (.C(rx_clk),
        .CE(\dat_ctl[3]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\dat_ctl[0]_i_1_n_0 ),
        .Q(dat_ctl[0]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_ctl_reg[1] 
       (.C(rx_clk),
        .CE(\dat_ctl[3]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\dat_ctl[1]_i_1_n_0 ),
        .Q(dat_ctl[1]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_ctl_reg[2] 
       (.C(rx_clk),
        .CE(\dat_ctl[3]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\dat_ctl[2]_i_1_n_0 ),
        .Q(dat_ctl[2]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_ctl_reg[3] 
       (.C(rx_clk),
        .CE(\dat_ctl[3]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\dat_ctl[3]_i_2_n_0 ),
        .Q(dat_ctl[3]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[0] 
       (.C(rx_clk),
        .CE(\dat[7]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[0]),
        .Q(dat[0]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[10] 
       (.C(rx_clk),
        .CE(\dat[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[2]),
        .Q(dat[10]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[11] 
       (.C(rx_clk),
        .CE(\dat[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[3]),
        .Q(dat[11]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[12] 
       (.C(rx_clk),
        .CE(\dat[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[4]),
        .Q(dat[12]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[13] 
       (.C(rx_clk),
        .CE(\dat[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[5]),
        .Q(dat[13]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[14] 
       (.C(rx_clk),
        .CE(\dat[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[6]),
        .Q(dat[14]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[15] 
       (.C(rx_clk),
        .CE(\dat[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[7]),
        .Q(dat[15]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[16] 
       (.C(rx_clk),
        .CE(\dat[23]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[0]),
        .Q(dat[16]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[17] 
       (.C(rx_clk),
        .CE(\dat[23]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[1]),
        .Q(dat[17]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[18] 
       (.C(rx_clk),
        .CE(\dat[23]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[2]),
        .Q(dat[18]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[19] 
       (.C(rx_clk),
        .CE(\dat[23]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[3]),
        .Q(dat[19]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[1] 
       (.C(rx_clk),
        .CE(\dat[7]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[1]),
        .Q(dat[1]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[20] 
       (.C(rx_clk),
        .CE(\dat[23]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[4]),
        .Q(dat[20]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[21] 
       (.C(rx_clk),
        .CE(\dat[23]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[5]),
        .Q(dat[21]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[22] 
       (.C(rx_clk),
        .CE(\dat[23]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[6]),
        .Q(dat[22]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[23] 
       (.C(rx_clk),
        .CE(\dat[23]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[7]),
        .Q(dat[23]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[24] 
       (.C(rx_clk),
        .CE(\dat[31]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[0]),
        .Q(dat[24]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[25] 
       (.C(rx_clk),
        .CE(\dat[31]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[1]),
        .Q(dat[25]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[26] 
       (.C(rx_clk),
        .CE(\dat[31]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[2]),
        .Q(dat[26]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[27] 
       (.C(rx_clk),
        .CE(\dat[31]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[3]),
        .Q(dat[27]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[28] 
       (.C(rx_clk),
        .CE(\dat[31]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[4]),
        .Q(dat[28]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[29] 
       (.C(rx_clk),
        .CE(\dat[31]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[5]),
        .Q(dat[29]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[2] 
       (.C(rx_clk),
        .CE(\dat[7]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[2]),
        .Q(dat[2]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[30] 
       (.C(rx_clk),
        .CE(\dat[31]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[6]),
        .Q(dat[30]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[31] 
       (.C(rx_clk),
        .CE(\dat[31]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[7]),
        .Q(dat[31]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[3] 
       (.C(rx_clk),
        .CE(\dat[7]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[3]),
        .Q(dat[3]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[4] 
       (.C(rx_clk),
        .CE(\dat[7]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[4]),
        .Q(dat[4]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[5] 
       (.C(rx_clk),
        .CE(\dat[7]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[5]),
        .Q(dat[5]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[6] 
       (.C(rx_clk),
        .CE(\dat[7]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[6]),
        .Q(dat[6]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[7] 
       (.C(rx_clk),
        .CE(\dat[7]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[7]),
        .Q(dat[7]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[8] 
       (.C(rx_clk),
        .CE(\dat[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[0]),
        .Q(dat[8]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[9] 
       (.C(rx_clk),
        .CE(\dat[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[1]),
        .Q(dat[9]));
  LUT6 #(
    .INIT(64'hEEFEEBEB22022828)) 
    dat_vld_i_1
       (.I0(dat_vld_i_2_n_0),
        .I1(state[2]),
        .I2(state[0]),
        .I3(dat_rdy),
        .I4(state[1]),
        .I5(dat_vld),
        .O(dat_vld_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000010100FF0000)) 
    dat_vld_i_2
       (.I0(dat_vld_i_3_n_0),
        .I1(dat_vld_i_4_n_0),
        .I2(dat_full),
        .I3(dat_vld_i_5_n_0),
        .I4(state[1]),
        .I5(state[0]),
        .O(dat_vld_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    dat_vld_i_3
       (.I0(gmii_rxer),
        .I1(rxer4),
        .I2(rxdv4),
        .I3(gmii_rxdv),
        .O(dat_vld_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h7)) 
    dat_vld_i_4
       (.I0(num[1]),
        .I1(num[0]),
        .O(dat_vld_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h00007000)) 
    dat_vld_i_5
       (.I0(num[1]),
        .I1(num[0]),
        .I2(gmii_rxdv),
        .I3(rxdv4),
        .I4(gmii_rxer),
        .O(dat_vld_i_5_n_0));
  FDCE #(
    .INIT(1'b0)) 
    dat_vld_reg
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(dat_vld_i_1_n_0),
        .Q(dat_vld));
  LUT3 #(
    .INIT(8'h54)) 
    \num[0]_i_1 
       (.I0(num[0]),
        .I1(state[0]),
        .I2(state[1]),
        .O(\num[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \num[10]_i_1 
       (.I0(\num_reg[12]_i_2_n_6 ),
        .I1(state[0]),
        .I2(state[1]),
        .O(\num[10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \num[11]_i_1 
       (.I0(\num_reg[12]_i_2_n_5 ),
        .I1(state[0]),
        .I2(state[1]),
        .O(\num[11]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \num[12]_i_1 
       (.I0(\num_reg[12]_i_2_n_4 ),
        .I1(state[0]),
        .I2(state[1]),
        .O(\num[12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \num[13]_i_1 
       (.I0(\num_reg[15]_i_3_n_7 ),
        .I1(state[0]),
        .I2(state[1]),
        .O(\num[13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \num[14]_i_1 
       (.I0(\num_reg[15]_i_3_n_6 ),
        .I1(state[0]),
        .I2(state[1]),
        .O(\num[14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h15)) 
    \num[15]_i_1 
       (.I0(state[2]),
        .I1(state[0]),
        .I2(state[1]),
        .O(\num[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \num[15]_i_2 
       (.I0(\num_reg[15]_i_3_n_5 ),
        .I1(state[0]),
        .I2(state[1]),
        .O(\num[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \num[1]_i_1 
       (.I0(\num_reg[4]_i_2_n_7 ),
        .I1(state[0]),
        .I2(state[1]),
        .O(\num[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \num[2]_i_1 
       (.I0(\num_reg[4]_i_2_n_6 ),
        .I1(state[0]),
        .I2(state[1]),
        .O(\num[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \num[3]_i_1 
       (.I0(\num_reg[4]_i_2_n_5 ),
        .I1(state[0]),
        .I2(state[1]),
        .O(\num[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \num[4]_i_1 
       (.I0(\num_reg[4]_i_2_n_4 ),
        .I1(state[0]),
        .I2(state[1]),
        .O(\num[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \num[5]_i_1 
       (.I0(\num_reg[8]_i_2_n_7 ),
        .I1(state[0]),
        .I2(state[1]),
        .O(\num[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \num[6]_i_1 
       (.I0(\num_reg[8]_i_2_n_6 ),
        .I1(state[0]),
        .I2(state[1]),
        .O(\num[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \num[7]_i_1 
       (.I0(\num_reg[8]_i_2_n_5 ),
        .I1(state[0]),
        .I2(state[1]),
        .O(\num[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \num[8]_i_1 
       (.I0(\num_reg[8]_i_2_n_4 ),
        .I1(state[0]),
        .I2(state[1]),
        .O(\num[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \num[9]_i_1 
       (.I0(\num_reg[12]_i_2_n_7 ),
        .I1(state[0]),
        .I2(state[1]),
        .O(\num[9]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg[0] 
       (.C(rx_clk),
        .CE(\num[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\num[0]_i_1_n_0 ),
        .Q(num[0]));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg[10] 
       (.C(rx_clk),
        .CE(\num[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\num[10]_i_1_n_0 ),
        .Q(num[10]));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg[11] 
       (.C(rx_clk),
        .CE(\num[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\num[11]_i_1_n_0 ),
        .Q(num[11]));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg[12] 
       (.C(rx_clk),
        .CE(\num[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\num[12]_i_1_n_0 ),
        .Q(num[12]));
  CARRY4 \num_reg[12]_i_2 
       (.CI(\num_reg[8]_i_2_n_0 ),
        .CO({\num_reg[12]_i_2_n_0 ,\num_reg[12]_i_2_n_1 ,\num_reg[12]_i_2_n_2 ,\num_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\num_reg[12]_i_2_n_4 ,\num_reg[12]_i_2_n_5 ,\num_reg[12]_i_2_n_6 ,\num_reg[12]_i_2_n_7 }),
        .S(num[12:9]));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg[13] 
       (.C(rx_clk),
        .CE(\num[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\num[13]_i_1_n_0 ),
        .Q(num[13]));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg[14] 
       (.C(rx_clk),
        .CE(\num[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\num[14]_i_1_n_0 ),
        .Q(num[14]));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg[15] 
       (.C(rx_clk),
        .CE(\num[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\num[15]_i_2_n_0 ),
        .Q(num[15]));
  CARRY4 \num_reg[15]_i_3 
       (.CI(\num_reg[12]_i_2_n_0 ),
        .CO({\NLW_num_reg[15]_i_3_CO_UNCONNECTED [3:2],\num_reg[15]_i_3_n_2 ,\num_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_num_reg[15]_i_3_O_UNCONNECTED [3],\num_reg[15]_i_3_n_5 ,\num_reg[15]_i_3_n_6 ,\num_reg[15]_i_3_n_7 }),
        .S({1'b0,num[15:13]}));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg[1] 
       (.C(rx_clk),
        .CE(\num[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\num[1]_i_1_n_0 ),
        .Q(num[1]));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg[2] 
       (.C(rx_clk),
        .CE(\num[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\num[2]_i_1_n_0 ),
        .Q(num[2]));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg[3] 
       (.C(rx_clk),
        .CE(\num[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\num[3]_i_1_n_0 ),
        .Q(num[3]));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg[4] 
       (.C(rx_clk),
        .CE(\num[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\num[4]_i_1_n_0 ),
        .Q(num[4]));
  CARRY4 \num_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\num_reg[4]_i_2_n_0 ,\num_reg[4]_i_2_n_1 ,\num_reg[4]_i_2_n_2 ,\num_reg[4]_i_2_n_3 }),
        .CYINIT(num[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\num_reg[4]_i_2_n_4 ,\num_reg[4]_i_2_n_5 ,\num_reg[4]_i_2_n_6 ,\num_reg[4]_i_2_n_7 }),
        .S(num[4:1]));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg[5] 
       (.C(rx_clk),
        .CE(\num[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\num[5]_i_1_n_0 ),
        .Q(num[5]));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg[6] 
       (.C(rx_clk),
        .CE(\num[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\num[6]_i_1_n_0 ),
        .Q(num[6]));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg[7] 
       (.C(rx_clk),
        .CE(\num[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\num[7]_i_1_n_0 ),
        .Q(num[7]));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg[8] 
       (.C(rx_clk),
        .CE(\num[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\num[8]_i_1_n_0 ),
        .Q(num[8]));
  CARRY4 \num_reg[8]_i_2 
       (.CI(\num_reg[4]_i_2_n_0 ),
        .CO({\num_reg[8]_i_2_n_0 ,\num_reg[8]_i_2_n_1 ,\num_reg[8]_i_2_n_2 ,\num_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\num_reg[8]_i_2_n_4 ,\num_reg[8]_i_2_n_5 ,\num_reg[8]_i_2_n_6 ,\num_reg[8]_i_2_n_7 }),
        .S(num[8:5]));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg[9] 
       (.C(rx_clk),
        .CE(\num[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\num[9]_i_1_n_0 ),
        .Q(num[9]));
  LUT6 #(
    .INIT(64'hFAAFFEFF0AA00200)) 
    num_sta_i_1
       (.I0(num_sta_i_2_n_0),
        .I1(num_sta_i_3_n_0),
        .I2(state[1]),
        .I3(state[2]),
        .I4(state[0]),
        .I5(num_sta),
        .O(num_sta_i_1_n_0));
  LUT4 #(
    .INIT(16'h002A)) 
    num_sta_i_2
       (.I0(num_sta_i_4_n_0),
        .I1(dat_full),
        .I2(dat_rdy),
        .I3(state[2]),
        .O(num_sta_i_2_n_0));
  LUT4 #(
    .INIT(16'h0004)) 
    num_sta_i_3
       (.I0(num_sta_i_5_n_0),
        .I1(num_sta_i_6_n_0),
        .I2(num_sta_i_7_n_0),
        .I3(num_sta_i_8_n_0),
        .O(num_sta_i_3_n_0));
  LUT4 #(
    .INIT(16'hDFFF)) 
    num_sta_i_4
       (.I0(dat_ctl[2]),
        .I1(dat_ctl[3]),
        .I2(dat_ctl[0]),
        .I3(dat_ctl[1]),
        .O(num_sta_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    num_sta_i_5
       (.I0(num[4]),
        .I1(num[6]),
        .I2(num[8]),
        .I3(num[10]),
        .O(num_sta_i_5_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    num_sta_i_6
       (.I0(num[2]),
        .I1(num[0]),
        .I2(num[3]),
        .I3(num[13]),
        .O(num_sta_i_6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    num_sta_i_7
       (.I0(num[9]),
        .I1(num[15]),
        .I2(num[5]),
        .I3(num[11]),
        .O(num_sta_i_7_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    num_sta_i_8
       (.I0(num[7]),
        .I1(num[12]),
        .I2(num[14]),
        .I3(num[1]),
        .O(num_sta_i_8_n_0));
  FDCE #(
    .INIT(1'b0)) 
    num_sta_reg
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(num_sta_i_1_n_0),
        .Q(num_sta));
  LUT6 #(
    .INIT(64'hCFFFCFFF08000830)) 
    num_vld_i_1
       (.I0(dat_rdy),
        .I1(state[1]),
        .I2(state[2]),
        .I3(state[0]),
        .I4(num_sta_i_3_n_0),
        .I5(num_vld),
        .O(num_vld_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    num_vld_reg
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(num_vld_i_1_n_0),
        .Q(num_vld));
  (* srl_bus_name = "\u_gig_eth_hsr/u_host/u_rx /u_rx_if/\rxd2_reg " *) 
  (* srl_name = "\u_gig_eth_hsr/u_host/u_rx /u_rx_if/\rxd2_reg[0]_srl3_rxdv2_reg_c " *) 
  SRL16E \rxd2_reg[0]_srl3_rxdv2_reg_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(gmii_rxd[0]),
        .Q(\rxd2_reg[0]_srl3_rxdv2_reg_c_n_0 ));
  (* srl_bus_name = "\u_gig_eth_hsr/u_host/u_rx /u_rx_if/\rxd2_reg " *) 
  (* srl_name = "\u_gig_eth_hsr/u_host/u_rx /u_rx_if/\rxd2_reg[1]_srl3_rxdv2_reg_c " *) 
  SRL16E \rxd2_reg[1]_srl3_rxdv2_reg_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(gmii_rxd[1]),
        .Q(\rxd2_reg[1]_srl3_rxdv2_reg_c_n_0 ));
  (* srl_bus_name = "\u_gig_eth_hsr/u_host/u_rx /u_rx_if/\rxd2_reg " *) 
  (* srl_name = "\u_gig_eth_hsr/u_host/u_rx /u_rx_if/\rxd2_reg[2]_srl3_rxdv2_reg_c " *) 
  SRL16E \rxd2_reg[2]_srl3_rxdv2_reg_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(gmii_rxd[2]),
        .Q(\rxd2_reg[2]_srl3_rxdv2_reg_c_n_0 ));
  (* srl_bus_name = "\u_gig_eth_hsr/u_host/u_rx /u_rx_if/\rxd2_reg " *) 
  (* srl_name = "\u_gig_eth_hsr/u_host/u_rx /u_rx_if/\rxd2_reg[3]_srl3_rxdv2_reg_c " *) 
  SRL16E \rxd2_reg[3]_srl3_rxdv2_reg_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(gmii_rxd[3]),
        .Q(\rxd2_reg[3]_srl3_rxdv2_reg_c_n_0 ));
  (* srl_bus_name = "\u_gig_eth_hsr/u_host/u_rx /u_rx_if/\rxd2_reg " *) 
  (* srl_name = "\u_gig_eth_hsr/u_host/u_rx /u_rx_if/\rxd2_reg[4]_srl3_rxdv2_reg_c " *) 
  SRL16E \rxd2_reg[4]_srl3_rxdv2_reg_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(gmii_rxd[4]),
        .Q(\rxd2_reg[4]_srl3_rxdv2_reg_c_n_0 ));
  (* srl_bus_name = "\u_gig_eth_hsr/u_host/u_rx /u_rx_if/\rxd2_reg " *) 
  (* srl_name = "\u_gig_eth_hsr/u_host/u_rx /u_rx_if/\rxd2_reg[5]_srl3_rxdv2_reg_c " *) 
  SRL16E \rxd2_reg[5]_srl3_rxdv2_reg_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(gmii_rxd[5]),
        .Q(\rxd2_reg[5]_srl3_rxdv2_reg_c_n_0 ));
  (* srl_bus_name = "\u_gig_eth_hsr/u_host/u_rx /u_rx_if/\rxd2_reg " *) 
  (* srl_name = "\u_gig_eth_hsr/u_host/u_rx /u_rx_if/\rxd2_reg[6]_srl3_rxdv2_reg_c " *) 
  SRL16E \rxd2_reg[6]_srl3_rxdv2_reg_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(gmii_rxd[6]),
        .Q(\rxd2_reg[6]_srl3_rxdv2_reg_c_n_0 ));
  (* srl_bus_name = "\u_gig_eth_hsr/u_host/u_rx /u_rx_if/\rxd2_reg " *) 
  (* srl_name = "\u_gig_eth_hsr/u_host/u_rx /u_rx_if/\rxd2_reg[7]_srl3_rxdv2_reg_c " *) 
  SRL16E \rxd2_reg[7]_srl3_rxdv2_reg_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(gmii_rxd[7]),
        .Q(\rxd2_reg[7]_srl3_rxdv2_reg_c_n_0 ));
  FDRE \rxd3_reg[0]_rxdv3_reg_c 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rxd2_reg[0]_srl3_rxdv2_reg_c_n_0 ),
        .Q(\rxd3_reg[0]_rxdv3_reg_c_n_0 ),
        .R(1'b0));
  FDRE \rxd3_reg[1]_rxdv3_reg_c 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rxd2_reg[1]_srl3_rxdv2_reg_c_n_0 ),
        .Q(\rxd3_reg[1]_rxdv3_reg_c_n_0 ),
        .R(1'b0));
  FDRE \rxd3_reg[2]_rxdv3_reg_c 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rxd2_reg[2]_srl3_rxdv2_reg_c_n_0 ),
        .Q(\rxd3_reg[2]_rxdv3_reg_c_n_0 ),
        .R(1'b0));
  FDRE \rxd3_reg[3]_rxdv3_reg_c 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rxd2_reg[3]_srl3_rxdv2_reg_c_n_0 ),
        .Q(\rxd3_reg[3]_rxdv3_reg_c_n_0 ),
        .R(1'b0));
  FDRE \rxd3_reg[4]_rxdv3_reg_c 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rxd2_reg[4]_srl3_rxdv2_reg_c_n_0 ),
        .Q(\rxd3_reg[4]_rxdv3_reg_c_n_0 ),
        .R(1'b0));
  FDRE \rxd3_reg[5]_rxdv3_reg_c 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rxd2_reg[5]_srl3_rxdv2_reg_c_n_0 ),
        .Q(\rxd3_reg[5]_rxdv3_reg_c_n_0 ),
        .R(1'b0));
  FDRE \rxd3_reg[6]_rxdv3_reg_c 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rxd2_reg[6]_srl3_rxdv2_reg_c_n_0 ),
        .Q(\rxd3_reg[6]_rxdv3_reg_c_n_0 ),
        .R(1'b0));
  FDRE \rxd3_reg[7]_rxdv3_reg_c 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rxd2_reg[7]_srl3_rxdv2_reg_c_n_0 ),
        .Q(\rxd3_reg[7]_rxdv3_reg_c_n_0 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    rxd3_reg_gate
       (.I0(\rxd3_reg[7]_rxdv3_reg_c_n_0 ),
        .I1(rxdv3_reg_c_n_0),
        .O(rxd3_reg_gate_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    rxd3_reg_gate__0
       (.I0(\rxd3_reg[6]_rxdv3_reg_c_n_0 ),
        .I1(rxdv3_reg_c_n_0),
        .O(rxd3_reg_gate__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    rxd3_reg_gate__1
       (.I0(\rxd3_reg[5]_rxdv3_reg_c_n_0 ),
        .I1(rxdv3_reg_c_n_0),
        .O(rxd3_reg_gate__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    rxd3_reg_gate__2
       (.I0(\rxd3_reg[4]_rxdv3_reg_c_n_0 ),
        .I1(rxdv3_reg_c_n_0),
        .O(rxd3_reg_gate__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    rxd3_reg_gate__3
       (.I0(\rxd3_reg[3]_rxdv3_reg_c_n_0 ),
        .I1(rxdv3_reg_c_n_0),
        .O(rxd3_reg_gate__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    rxd3_reg_gate__4
       (.I0(\rxd3_reg[2]_rxdv3_reg_c_n_0 ),
        .I1(rxdv3_reg_c_n_0),
        .O(rxd3_reg_gate__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    rxd3_reg_gate__5
       (.I0(\rxd3_reg[1]_rxdv3_reg_c_n_0 ),
        .I1(rxdv3_reg_c_n_0),
        .O(rxd3_reg_gate__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    rxd3_reg_gate__6
       (.I0(\rxd3_reg[0]_rxdv3_reg_c_n_0 ),
        .I1(rxdv3_reg_c_n_0),
        .O(rxd3_reg_gate__6_n_0));
  FDCE \rxd4_reg[0] 
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(rxd3_reg_gate__6_n_0),
        .Q(p_4_in[0]));
  FDCE \rxd4_reg[1] 
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(rxd3_reg_gate__5_n_0),
        .Q(p_4_in[1]));
  FDCE \rxd4_reg[2] 
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(rxd3_reg_gate__4_n_0),
        .Q(p_4_in[2]));
  FDCE \rxd4_reg[3] 
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(rxd3_reg_gate__3_n_0),
        .Q(p_4_in[3]));
  FDCE \rxd4_reg[4] 
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(rxd3_reg_gate__2_n_0),
        .Q(p_4_in[4]));
  FDCE \rxd4_reg[5] 
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(rxd3_reg_gate__1_n_0),
        .Q(p_4_in[5]));
  FDCE \rxd4_reg[6] 
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(rxd3_reg_gate__0_n_0),
        .Q(p_4_in[6]));
  FDCE \rxd4_reg[7] 
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(rxd3_reg_gate_n_0),
        .Q(p_4_in[7]));
  FDCE rxdv0_reg_c
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(1'b1),
        .Q(rxdv0_reg_c_n_0));
  FDCE rxdv1_reg_c
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(rxdv0_reg_c_n_0),
        .Q(rxdv1_reg_c_n_0));
  FDCE rxdv2_reg_c
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(rxdv1_reg_c_n_0),
        .Q(rxdv2_reg_c_n_0));
  (* srl_name = "\u_gig_eth_hsr/u_host/u_rx /u_rx_if/rxdv2_reg_srl3_rxdv2_reg_c" *) 
  SRL16E rxdv2_reg_srl3_rxdv2_reg_c
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(gmii_rxdv),
        .Q(rxdv2_reg_srl3_rxdv2_reg_c_n_0));
  FDCE rxdv3_reg_c
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(rxdv2_reg_c_n_0),
        .Q(rxdv3_reg_c_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    rxdv3_reg_gate
       (.I0(rxdv3_reg_rxdv3_reg_c_n_0),
        .I1(rxdv3_reg_c_n_0),
        .O(rxdv3_reg_gate_n_0));
  FDRE rxdv3_reg_rxdv3_reg_c
       (.C(rx_clk),
        .CE(1'b1),
        .D(rxdv2_reg_srl3_rxdv2_reg_c_n_0),
        .Q(rxdv3_reg_rxdv3_reg_c_n_0),
        .R(1'b0));
  FDCE rxdv4_reg
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(rxdv3_reg_gate_n_0),
        .Q(rxdv4));
  (* srl_name = "\u_gig_eth_hsr/u_host/u_rx /u_rx_if/rxer2_reg_srl3_rxdv2_reg_c" *) 
  SRL16E rxer2_reg_srl3_rxdv2_reg_c
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(gmii_rxer),
        .Q(rxer2_reg_srl3_rxdv2_reg_c_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    rxer3_reg_gate
       (.I0(rxer3_reg_rxdv3_reg_c_n_0),
        .I1(rxdv3_reg_c_n_0),
        .O(rxer3_reg_gate_n_0));
  FDRE rxer3_reg_rxdv3_reg_c
       (.C(rx_clk),
        .CE(1'b1),
        .D(rxer2_reg_srl3_rxdv2_reg_c_n_0),
        .Q(rxer3_reg_rxdv3_reg_c_n_0),
        .R(1'b0));
  FDCE rxer4_reg
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(rxer3_reg_gate_n_0),
        .Q(rxer4));
  LUT6 #(
    .INIT(64'h3303337733030044)) 
    \state[0]_i_1 
       (.I0(num_sta_i_3_n_0),
        .I1(state[2]),
        .I2(gmii_rxdv),
        .I3(state[0]),
        .I4(state[1]),
        .I5(\state[0]_i_2_n_0 ),
        .O(p_0_in__0[0]));
  LUT6 #(
    .INIT(64'h00000000FF040004)) 
    \state[0]_i_2 
       (.I0(\state[2]_i_8_n_0 ),
        .I1(\state[0]_i_3_n_0 ),
        .I2(\state[0]_i_4_n_0 ),
        .I3(state[0]),
        .I4(dat_vld_i_4_n_0),
        .I5(dat_vld_i_3_n_0),
        .O(\state[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \state[0]_i_3 
       (.I0(p_4_in[4]),
        .I1(p_4_in[3]),
        .I2(p_4_in[5]),
        .O(\state[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \state[0]_i_4 
       (.I0(p_4_in[7]),
        .I1(num_full),
        .I2(dat_full),
        .O(\state[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8BBBBB8BB)) 
    \state[1]_i_1 
       (.I0(\state[1]_i_2_n_0 ),
        .I1(state[2]),
        .I2(\state[2]_i_4_n_0 ),
        .I3(\state[2]_i_2_n_0 ),
        .I4(\state[1]_i_3_n_0 ),
        .I5(state[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \state[1]_i_2 
       (.I0(state[1]),
        .I1(rxdv4),
        .I2(state[0]),
        .O(\state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA8AAAAAAAAAAAAAA)) 
    \state[1]_i_3 
       (.I0(state[0]),
        .I1(gmii_rxer),
        .I2(rxer4),
        .I3(rxdv4),
        .I4(gmii_rxdv),
        .I5(dat_vld_i_4_n_0),
        .O(\state[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF000D0D)) 
    \state[2]_i_1 
       (.I0(\state[2]_i_2_n_0 ),
        .I1(\state[2]_i_3_n_0 ),
        .I2(\state[2]_i_4_n_0 ),
        .I3(\state[2]_i_5_n_0 ),
        .I4(state[2]),
        .I5(\state[2]_i_6_n_0 ),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \state[2]_i_10 
       (.I0(dat_full),
        .I1(num[0]),
        .I2(num[1]),
        .O(\state[2]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \state[2]_i_11 
       (.I0(gmii_rxdv),
        .I1(rxdv4),
        .O(\state[2]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h00007F00)) 
    \state[2]_i_12 
       (.I0(dat_full),
        .I1(num[0]),
        .I2(num[1]),
        .I3(rxdv4),
        .I4(gmii_rxer),
        .O(\state[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000100)) 
    \state[2]_i_2 
       (.I0(\state[2]_i_7_n_0 ),
        .I1(p_4_in[5]),
        .I2(p_4_in[3]),
        .I3(p_4_in[4]),
        .I4(\state[2]_i_8_n_0 ),
        .I5(\state[2]_i_9_n_0 ),
        .O(\state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDDDDF000)) 
    \state[2]_i_3 
       (.I0(\state[2]_i_10_n_0 ),
        .I1(dat_vld_i_3_n_0),
        .I2(\state[2]_i_11_n_0 ),
        .I3(state[2]),
        .I4(state[0]),
        .I5(state[1]),
        .O(\state[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h4444C0CC)) 
    \state[2]_i_4 
       (.I0(dat_rdy),
        .I1(state[1]),
        .I2(\state[2]_i_12_n_0 ),
        .I3(gmii_rxdv),
        .I4(state[0]),
        .O(\state[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055555545)) 
    \state[2]_i_5 
       (.I0(state[1]),
        .I1(num_sta_i_5_n_0),
        .I2(num_sta_i_6_n_0),
        .I3(num_sta_i_7_n_0),
        .I4(num_sta_i_8_n_0),
        .I5(state[0]),
        .O(\state[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \state[2]_i_6 
       (.I0(state[1]),
        .I1(rxdv4),
        .I2(state[2]),
        .I3(state[0]),
        .O(\state[2]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'hFEFEFEEE)) 
    \state[2]_i_7 
       (.I0(gmii_rxer),
        .I1(rxer4),
        .I2(p_4_in[7]),
        .I3(num_full),
        .I4(dat_full),
        .O(\state[2]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \state[2]_i_8 
       (.I0(p_4_in[6]),
        .I1(p_4_in[2]),
        .I2(p_4_in[0]),
        .I3(p_4_in[1]),
        .O(\state[2]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \state[2]_i_9 
       (.I0(rxdv4),
        .I1(gmii_rxdv),
        .I2(state[0]),
        .O(\state[2]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hF3000A00)) 
    \state_crc[0]_i_1 
       (.I0(\state_crc[0]_i_2_n_0 ),
        .I1(gmii_rxer),
        .I2(state_crc[1]),
        .I3(gmii_rxdv),
        .I4(state_crc[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    \state_crc[0]_i_2 
       (.I0(gmii_rxdv),
        .I1(\state_crc[1]_i_3_n_0 ),
        .I2(gmii_rxd[5]),
        .I3(gmii_rxd[7]),
        .I4(gmii_rxer),
        .O(\state_crc[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hC03A)) 
    \state_crc[1]_i_1 
       (.I0(\state_crc[1]_i_2_n_0 ),
        .I1(gmii_rxdv),
        .I2(state_crc[0]),
        .I3(state_crc[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \state_crc[1]_i_2 
       (.I0(gmii_rxdv),
        .I1(\state_crc[1]_i_3_n_0 ),
        .I2(gmii_rxd[5]),
        .I3(gmii_rxer),
        .O(\state_crc[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \state_crc[1]_i_3 
       (.I0(gmii_rxd[4]),
        .I1(gmii_rxd[2]),
        .I2(gmii_rxd[0]),
        .I3(gmii_rxd[6]),
        .I4(gmii_rxd[3]),
        .I5(gmii_rxd[1]),
        .O(\state_crc[1]_i_3_n_0 ));
  (* FSM_ENCODED_STATES = "ST_CRC_READY:00,ST_CRC_CAL:01,ST_CRC_CHK:10,ST_CRC_DROP:11" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_crc_reg[0] 
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_0_in__1[0]),
        .Q(state_crc[0]));
  (* FSM_ENCODED_STATES = "ST_CRC_READY:00,ST_CRC_CAL:01,ST_CRC_CHK:10,ST_CRC_DROP:11" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_crc_reg[1] 
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_0_in__1[1]),
        .Q(state_crc[1]));
  (* FSM_ENCODED_STATES = "ST_READY:000,ST_FIRST:001,ST_DATA:010,ST_END:011,ST_ERROR:100,ST_BNUM:101,ST_DROP:110" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_0_in__0[0]),
        .Q(state[0]));
  (* FSM_ENCODED_STATES = "ST_READY:000,ST_FIRST:001,ST_DATA:010,ST_END:011,ST_ERROR:100,ST_BNUM:101,ST_DROP:110" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_0_in__0[1]),
        .Q(state[1]));
  (* FSM_ENCODED_STATES = "ST_READY:000,ST_FIRST:001,ST_DATA:010,ST_END:011,ST_ERROR:100,ST_BNUM:101,ST_DROP:110" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[2] 
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_0_in__0[2]),
        .Q(state[2]));
endmodule

(* ORIG_REF_NAME = "gig_eth_hsr_rx_if" *) (* ST_BNUM = "5" *) (* ST_CRC_CAL = "1" *) 
(* ST_CRC_CHK = "2" *) (* ST_CRC_DROP = "3" *) (* ST_CRC_READY = "0" *) 
(* ST_DATA = "2" *) (* ST_DROP = "6" *) (* ST_END = "3" *) 
(* ST_ERROR = "4" *) (* ST_FIRST = "1" *) (* ST_READY = "0" *) 
module gig_eth_hsr_rx_if__2
   (reset_n,
    rx_clk,
    dat,
    dat_ctl,
    dat_vld,
    dat_rdy,
    dat_full,
    num,
    num_sta,
    num_vld,
    num_rdy,
    num_full,
    gmii_rxd,
    gmii_rxdv,
    gmii_rxer,
    crc_err);
  input reset_n;
  input rx_clk;
  output [31:0]dat;
  output [3:0]dat_ctl;
  output dat_vld;
  input dat_rdy;
  input dat_full;
  output [15:0]num;
  output num_sta;
  output num_vld;
  input num_rdy;
  input num_full;
  input [7:0]gmii_rxd;
  input gmii_rxdv;
  input gmii_rxer;
  output crc_err;

  (* RTL_KEEP = "true" *) wire crc_chk_err;
  wire crc_chk_err_inferred_i_2_n_0;
  wire crc_chk_err_inferred_i_3_n_0;
  wire crc_chk_err_inferred_i_4_n_0;
  wire crc_chk_err_inferred_i_5_n_0;
  wire crc_chk_err_inferred_i_6_n_0;
  wire crc_chk_err_inferred_i_7_n_0;
  wire crc_chk_err_inferred_i_8_n_0;
  wire crc_chk_err_inferred_i_9_n_0;
  (* RTL_KEEP = "true" *) wire crc_chk_vld;
  wire crc_err;
  wire \crc_reg[0]_i_1_n_0 ;
  wire \crc_reg[10]_i_1_n_0 ;
  wire \crc_reg[10]_i_2_n_0 ;
  wire \crc_reg[11]_i_1_n_0 ;
  wire \crc_reg[11]_i_2_n_0 ;
  wire \crc_reg[12]_i_1_n_0 ;
  wire \crc_reg[12]_i_2_n_0 ;
  wire \crc_reg[13]_i_1_n_0 ;
  wire \crc_reg[13]_i_2_n_0 ;
  wire \crc_reg[14]_i_1_n_0 ;
  wire \crc_reg[14]_i_2_n_0 ;
  wire \crc_reg[14]_i_3_n_0 ;
  wire \crc_reg[15]_i_1_n_0 ;
  wire \crc_reg[16]_i_1_n_0 ;
  wire \crc_reg[16]_i_2_n_0 ;
  wire \crc_reg[17]_i_1_n_0 ;
  wire \crc_reg[17]_i_2_n_0 ;
  wire \crc_reg[18]_i_1_n_0 ;
  wire \crc_reg[19]_i_1_n_0 ;
  wire \crc_reg[19]_i_2_n_0 ;
  wire \crc_reg[1]_i_1_n_0 ;
  wire \crc_reg[20]_i_1_n_0 ;
  wire \crc_reg[21]_i_1_n_0 ;
  wire \crc_reg[22]_i_1_n_0 ;
  wire \crc_reg[23]_i_1_n_0 ;
  wire \crc_reg[24]_i_1_n_0 ;
  wire \crc_reg[24]_i_2_n_0 ;
  wire \crc_reg[25]_i_1_n_0 ;
  wire \crc_reg[26]_i_1_n_0 ;
  wire \crc_reg[26]_i_2_n_0 ;
  wire \crc_reg[26]_i_3_n_0 ;
  wire \crc_reg[27]_i_1_n_0 ;
  wire \crc_reg[27]_i_2_n_0 ;
  wire \crc_reg[27]_i_3_n_0 ;
  wire \crc_reg[28]_i_1_n_0 ;
  wire \crc_reg[28]_i_2_n_0 ;
  wire \crc_reg[28]_i_3_n_0 ;
  wire \crc_reg[28]_i_4_n_0 ;
  wire \crc_reg[29]_i_1_n_0 ;
  wire \crc_reg[29]_i_2_n_0 ;
  wire \crc_reg[2]_i_1_n_0 ;
  wire \crc_reg[2]_i_2_n_0 ;
  wire \crc_reg[30]_i_1_n_0 ;
  wire \crc_reg[30]_i_2_n_0 ;
  wire \crc_reg[31]_i_1_n_0 ;
  wire \crc_reg[3]_i_1_n_0 ;
  wire \crc_reg[4]_i_1_n_0 ;
  wire \crc_reg[4]_i_2_n_0 ;
  wire \crc_reg[5]_i_1_n_0 ;
  wire \crc_reg[6]_i_1_n_0 ;
  wire \crc_reg[7]_i_1_n_0 ;
  wire \crc_reg[7]_i_2_n_0 ;
  wire \crc_reg[8]_i_1_n_0 ;
  wire \crc_reg[9]_i_1_n_0 ;
  wire \crc_reg_reg_n_0_[0] ;
  wire \crc_reg_reg_n_0_[23] ;
  wire \crc_reg_reg_n_0_[24] ;
  wire \crc_reg_reg_n_0_[25] ;
  wire \crc_reg_reg_n_0_[26] ;
  wire \crc_reg_reg_n_0_[30] ;
  wire \crc_reg_reg_n_0_[31] ;
  wire [31:0]dat;
  wire \dat[15]_i_1_n_0 ;
  wire \dat[23]_i_1_n_0 ;
  wire \dat[31]_i_1_n_0 ;
  wire \dat[31]_i_2_n_0 ;
  wire \dat[7]_i_1_n_0 ;
  wire [3:0]dat_ctl;
  wire \dat_ctl[0]_i_1_n_0 ;
  wire \dat_ctl[1]_i_1_n_0 ;
  wire \dat_ctl[2]_i_1_n_0 ;
  wire \dat_ctl[2]_i_2_n_0 ;
  wire \dat_ctl[3]_i_1_n_0 ;
  wire \dat_ctl[3]_i_2_n_0 ;
  wire \dat_ctl[3]_i_3_n_0 ;
  wire dat_full;
  wire dat_rdy;
  wire dat_vld;
  wire dat_vld_i_1_n_0;
  wire dat_vld_i_2_n_0;
  wire dat_vld_i_3_n_0;
  wire dat_vld_i_4_n_0;
  wire dat_vld_i_5_n_0;
  wire [7:0]gmii_rxd;
  wire gmii_rxdv;
  wire gmii_rxer;
  wire [15:0]num;
  wire \num[0]_i_1_n_0 ;
  wire \num[10]_i_1_n_0 ;
  wire \num[11]_i_1_n_0 ;
  wire \num[12]_i_1_n_0 ;
  wire \num[13]_i_1_n_0 ;
  wire \num[14]_i_1_n_0 ;
  wire \num[15]_i_1_n_0 ;
  wire \num[15]_i_2_n_0 ;
  wire \num[1]_i_1_n_0 ;
  wire \num[2]_i_1_n_0 ;
  wire \num[3]_i_1_n_0 ;
  wire \num[4]_i_1_n_0 ;
  wire \num[5]_i_1_n_0 ;
  wire \num[6]_i_1_n_0 ;
  wire \num[7]_i_1_n_0 ;
  wire \num[8]_i_1_n_0 ;
  wire \num[9]_i_1_n_0 ;
  wire num_full;
  wire \num_reg[12]_i_2_n_0 ;
  wire \num_reg[12]_i_2_n_1 ;
  wire \num_reg[12]_i_2_n_2 ;
  wire \num_reg[12]_i_2_n_3 ;
  wire \num_reg[12]_i_2_n_4 ;
  wire \num_reg[12]_i_2_n_5 ;
  wire \num_reg[12]_i_2_n_6 ;
  wire \num_reg[12]_i_2_n_7 ;
  wire \num_reg[15]_i_3_n_2 ;
  wire \num_reg[15]_i_3_n_3 ;
  wire \num_reg[15]_i_3_n_5 ;
  wire \num_reg[15]_i_3_n_6 ;
  wire \num_reg[15]_i_3_n_7 ;
  wire \num_reg[4]_i_2_n_0 ;
  wire \num_reg[4]_i_2_n_1 ;
  wire \num_reg[4]_i_2_n_2 ;
  wire \num_reg[4]_i_2_n_3 ;
  wire \num_reg[4]_i_2_n_4 ;
  wire \num_reg[4]_i_2_n_5 ;
  wire \num_reg[4]_i_2_n_6 ;
  wire \num_reg[4]_i_2_n_7 ;
  wire \num_reg[8]_i_2_n_0 ;
  wire \num_reg[8]_i_2_n_1 ;
  wire \num_reg[8]_i_2_n_2 ;
  wire \num_reg[8]_i_2_n_3 ;
  wire \num_reg[8]_i_2_n_4 ;
  wire \num_reg[8]_i_2_n_5 ;
  wire \num_reg[8]_i_2_n_6 ;
  wire \num_reg[8]_i_2_n_7 ;
  wire num_sta;
  wire num_sta_i_1_n_0;
  wire num_sta_i_2_n_0;
  wire num_sta_i_3_n_0;
  wire num_sta_i_4_n_0;
  wire num_sta_i_5_n_0;
  wire num_sta_i_6_n_0;
  wire num_sta_i_7_n_0;
  wire num_sta_i_8_n_0;
  wire num_vld;
  wire num_vld_i_1_n_0;
  wire [2:0]p_0_in__0;
  wire [1:0]p_0_in__1;
  wire p_10_in;
  wire p_12_in;
  wire p_14_in;
  wire p_16_in;
  wire p_17_in;
  wire p_18_in;
  wire p_19_in;
  wire p_20_in;
  wire p_21_in;
  wire p_22_in;
  wire p_23_in;
  wire p_24_in;
  wire p_25_in;
  wire p_26_in;
  wire p_27_in;
  wire p_28_in;
  wire p_29_in;
  wire p_30_in;
  wire p_31_in;
  wire p_32_in;
  wire p_33_in;
  wire p_34_in;
  wire p_35_in;
  wire p_36_in;
  wire p_37_in;
  wire [7:0]p_4_in;
  wire reset_n;
  wire rx_clk;
  wire \rxd2_reg[0]_srl3_rxdv2_reg_c_2_n_0 ;
  wire \rxd2_reg[1]_srl3_rxdv2_reg_c_2_n_0 ;
  wire \rxd2_reg[2]_srl3_rxdv2_reg_c_2_n_0 ;
  wire \rxd2_reg[3]_srl3_rxdv2_reg_c_2_n_0 ;
  wire \rxd2_reg[4]_srl3_rxdv2_reg_c_2_n_0 ;
  wire \rxd2_reg[5]_srl3_rxdv2_reg_c_2_n_0 ;
  wire \rxd2_reg[6]_srl3_rxdv2_reg_c_2_n_0 ;
  wire \rxd2_reg[7]_srl3_rxdv2_reg_c_2_n_0 ;
  wire \rxd3_reg[0]_rxdv3_reg_c_3_n_0 ;
  wire \rxd3_reg[1]_rxdv3_reg_c_3_n_0 ;
  wire \rxd3_reg[2]_rxdv3_reg_c_3_n_0 ;
  wire \rxd3_reg[3]_rxdv3_reg_c_3_n_0 ;
  wire \rxd3_reg[4]_rxdv3_reg_c_3_n_0 ;
  wire \rxd3_reg[5]_rxdv3_reg_c_3_n_0 ;
  wire \rxd3_reg[6]_rxdv3_reg_c_3_n_0 ;
  wire \rxd3_reg[7]_rxdv3_reg_c_3_n_0 ;
  wire rxd3_reg_gate__0_n_0;
  wire rxd3_reg_gate__1_n_0;
  wire rxd3_reg_gate__2_n_0;
  wire rxd3_reg_gate__3_n_0;
  wire rxd3_reg_gate__4_n_0;
  wire rxd3_reg_gate__5_n_0;
  wire rxd3_reg_gate__6_n_0;
  wire rxd3_reg_gate_n_0;
  wire rxdv0_reg_c_0_n_0;
  wire rxdv1_reg_c_1_n_0;
  wire rxdv2_reg_c_2_n_0;
  wire rxdv2_reg_srl3_rxdv2_reg_c_2_n_0;
  wire rxdv3_reg_c_3_n_0;
  wire rxdv3_reg_gate_n_0;
  wire rxdv3_reg_rxdv3_reg_c_3_n_0;
  wire rxdv4;
  wire rxer2_reg_srl3_rxdv2_reg_c_2_n_0;
  wire rxer3_reg_gate_n_0;
  wire rxer3_reg_rxdv3_reg_c_3_n_0;
  wire rxer4;
  (* RTL_KEEP = "true" *) wire [2:0]state;
  wire \state[0]_i_2_n_0 ;
  wire \state[0]_i_3_n_0 ;
  wire \state[0]_i_4_n_0 ;
  wire \state[1]_i_2_n_0 ;
  wire \state[1]_i_3_n_0 ;
  wire \state[2]_i_10_n_0 ;
  wire \state[2]_i_11_n_0 ;
  wire \state[2]_i_12_n_0 ;
  wire \state[2]_i_2_n_0 ;
  wire \state[2]_i_3_n_0 ;
  wire \state[2]_i_4_n_0 ;
  wire \state[2]_i_5_n_0 ;
  wire \state[2]_i_6_n_0 ;
  wire \state[2]_i_7_n_0 ;
  wire \state[2]_i_8_n_0 ;
  wire \state[2]_i_9_n_0 ;
  (* RTL_KEEP = "true" *) wire [1:0]state_crc;
  wire \state_crc[0]_i_2_n_0 ;
  wire \state_crc[1]_i_2_n_0 ;
  wire \state_crc[1]_i_3_n_0 ;
  wire [3:2]\NLW_num_reg[15]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_num_reg[15]_i_3_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hFFFE)) 
    crc_chk_err_inferred_i_1
       (.I0(crc_chk_err_inferred_i_2_n_0),
        .I1(crc_chk_err_inferred_i_3_n_0),
        .I2(crc_chk_err_inferred_i_4_n_0),
        .I3(crc_chk_err_inferred_i_5_n_0),
        .O(crc_chk_err));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    crc_chk_err_inferred_i_2
       (.I0(p_19_in),
        .I1(p_25_in),
        .I2(\crc_reg_reg_n_0_[0] ),
        .I3(p_33_in),
        .I4(crc_chk_err_inferred_i_6_n_0),
        .O(crc_chk_err_inferred_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    crc_chk_err_inferred_i_3
       (.I0(\crc_reg_reg_n_0_[31] ),
        .I1(p_21_in),
        .I2(\crc_reg_reg_n_0_[30] ),
        .I3(p_23_in),
        .I4(crc_chk_err_inferred_i_7_n_0),
        .O(crc_chk_err_inferred_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    crc_chk_err_inferred_i_4
       (.I0(p_10_in),
        .I1(p_12_in),
        .I2(p_32_in),
        .I3(p_34_in),
        .I4(crc_chk_err_inferred_i_8_n_0),
        .O(crc_chk_err_inferred_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    crc_chk_err_inferred_i_5
       (.I0(\crc_reg_reg_n_0_[24] ),
        .I1(\crc_reg_reg_n_0_[25] ),
        .I2(p_31_in),
        .I3(p_30_in),
        .I4(crc_chk_err_inferred_i_9_n_0),
        .O(crc_chk_err_inferred_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    crc_chk_err_inferred_i_6
       (.I0(p_16_in),
        .I1(\crc_reg_reg_n_0_[26] ),
        .I2(p_27_in),
        .I3(p_18_in),
        .O(crc_chk_err_inferred_i_6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    crc_chk_err_inferred_i_7
       (.I0(\crc_reg_reg_n_0_[23] ),
        .I1(p_22_in),
        .I2(p_37_in),
        .I3(p_36_in),
        .O(crc_chk_err_inferred_i_7_n_0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    crc_chk_err_inferred_i_8
       (.I0(p_26_in),
        .I1(p_24_in),
        .I2(p_29_in),
        .I3(p_14_in),
        .O(crc_chk_err_inferred_i_8_n_0));
  LUT4 #(
    .INIT(16'hFFFD)) 
    crc_chk_err_inferred_i_9
       (.I0(p_20_in),
        .I1(p_28_in),
        .I2(p_35_in),
        .I3(p_17_in),
        .O(crc_chk_err_inferred_i_9_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    crc_chk_vld_inferred_i_1
       (.I0(gmii_rxdv),
        .I1(state_crc[0]),
        .I2(state_crc[1]),
        .O(crc_chk_vld));
  FDCE #(
    .INIT(1'b0)) 
    crc_err_reg
       (.C(rx_clk),
        .CE(crc_chk_vld),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(crc_chk_err),
        .Q(crc_err));
  LUT6 #(
    .INIT(64'hDFFDFDDFFDDFDFFD)) 
    \crc_reg[0]_i_1 
       (.I0(state_crc[0]),
        .I1(state_crc[1]),
        .I2(gmii_rxd[7]),
        .I3(\crc_reg_reg_n_0_[24] ),
        .I4(gmii_rxd[1]),
        .I5(\crc_reg_reg_n_0_[30] ),
        .O(\crc_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[10]_i_1 
       (.I0(p_17_in),
        .I1(\crc_reg[10]_i_2_n_0 ),
        .I2(\crc_reg[19]_i_2_n_0 ),
        .I3(\crc_reg[28]_i_4_n_0 ),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[10]_i_2 
       (.I0(p_14_in),
        .I1(gmii_rxd[2]),
        .I2(\crc_reg_reg_n_0_[24] ),
        .I3(gmii_rxd[7]),
        .O(\crc_reg[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[11]_i_1 
       (.I0(\crc_reg[11]_i_2_n_0 ),
        .I1(gmii_rxd[6]),
        .I2(\crc_reg_reg_n_0_[25] ),
        .I3(p_18_in),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[11]_i_2 
       (.I0(\crc_reg_reg_n_0_[24] ),
        .I1(gmii_rxd[7]),
        .I2(p_10_in),
        .I3(gmii_rxd[4]),
        .I4(gmii_rxd[3]),
        .I5(p_12_in),
        .O(\crc_reg[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[12]_i_1 
       (.I0(\crc_reg[28]_i_4_n_0 ),
        .I1(\crc_reg[26]_i_3_n_0 ),
        .I2(p_19_in),
        .I3(\crc_reg[12]_i_2_n_0 ),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[12]_i_2 
       (.I0(gmii_rxd[6]),
        .I1(\crc_reg_reg_n_0_[25] ),
        .I2(\crc_reg[28]_i_3_n_0 ),
        .I3(\crc_reg[28]_i_2_n_0 ),
        .I4(gmii_rxd[3]),
        .I5(p_12_in),
        .O(\crc_reg[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[13]_i_1 
       (.I0(\crc_reg[28]_i_2_n_0 ),
        .I1(\crc_reg[19]_i_2_n_0 ),
        .I2(p_20_in),
        .I3(\crc_reg[13]_i_2_n_0 ),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \crc_reg[13]_i_2 
       (.I0(\crc_reg[24]_i_2_n_0 ),
        .I1(\crc_reg_reg_n_0_[31] ),
        .I2(gmii_rxd[0]),
        .I3(gmii_rxd[2]),
        .I4(p_14_in),
        .O(\crc_reg[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[14]_i_1 
       (.I0(\crc_reg[19]_i_2_n_0 ),
        .I1(p_21_in),
        .I2(\crc_reg[14]_i_2_n_0 ),
        .I3(\crc_reg[14]_i_3_n_0 ),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[14]_i_2 
       (.I0(p_12_in),
        .I1(gmii_rxd[3]),
        .I2(\crc_reg_reg_n_0_[30] ),
        .I3(gmii_rxd[1]),
        .O(\crc_reg[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[14]_i_3 
       (.I0(gmii_rxd[0]),
        .I1(\crc_reg_reg_n_0_[31] ),
        .I2(gmii_rxd[5]),
        .I3(\crc_reg_reg_n_0_[26] ),
        .O(\crc_reg[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[15]_i_1 
       (.I0(p_22_in),
        .I1(\crc_reg[28]_i_3_n_0 ),
        .I2(\crc_reg[30]_i_2_n_0 ),
        .I3(\crc_reg[26]_i_2_n_0 ),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[16]_i_1 
       (.I0(\crc_reg[26]_i_3_n_0 ),
        .I1(\crc_reg[28]_i_3_n_0 ),
        .I2(\crc_reg[16]_i_2_n_0 ),
        .I3(p_23_in),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[16]_i_2 
       (.I0(p_12_in),
        .I1(gmii_rxd[3]),
        .O(\crc_reg[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[17]_i_1 
       (.I0(\crc_reg[17]_i_2_n_0 ),
        .I1(gmii_rxd[1]),
        .I2(\crc_reg_reg_n_0_[30] ),
        .I3(p_24_in),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[17]_i_2 
       (.I0(p_14_in),
        .I1(gmii_rxd[2]),
        .I2(\crc_reg_reg_n_0_[25] ),
        .I3(gmii_rxd[6]),
        .O(\crc_reg[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[18]_i_1 
       (.I0(\crc_reg[28]_i_4_n_0 ),
        .I1(\crc_reg[30]_i_2_n_0 ),
        .I2(\crc_reg[28]_i_2_n_0 ),
        .I3(p_25_in),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[19]_i_1 
       (.I0(p_26_in),
        .I1(\crc_reg[19]_i_2_n_0 ),
        .I2(\crc_reg_reg_n_0_[31] ),
        .I3(gmii_rxd[0]),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[19]_i_2 
       (.I0(gmii_rxd[4]),
        .I1(p_10_in),
        .O(\crc_reg[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDFFDFDDFFDDFDFFD)) 
    \crc_reg[1]_i_1 
       (.I0(state_crc[0]),
        .I1(state_crc[1]),
        .I2(\crc_reg_reg_n_0_[25] ),
        .I3(gmii_rxd[6]),
        .I4(\crc_reg[26]_i_3_n_0 ),
        .I5(\crc_reg[29]_i_2_n_0 ),
        .O(\crc_reg[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF96FFFF)) 
    \crc_reg[20]_i_1 
       (.I0(p_27_in),
        .I1(p_12_in),
        .I2(gmii_rxd[3]),
        .I3(state_crc[1]),
        .I4(state_crc[0]),
        .O(\crc_reg[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF96FFFF)) 
    \crc_reg[21]_i_1 
       (.I0(p_28_in),
        .I1(p_14_in),
        .I2(gmii_rxd[2]),
        .I3(state_crc[1]),
        .I4(state_crc[0]),
        .O(\crc_reg[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF96FFFF)) 
    \crc_reg[22]_i_1 
       (.I0(p_29_in),
        .I1(\crc_reg_reg_n_0_[24] ),
        .I2(gmii_rxd[7]),
        .I3(state_crc[1]),
        .I4(state_crc[0]),
        .O(\crc_reg[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[23]_i_1 
       (.I0(\crc_reg[26]_i_3_n_0 ),
        .I1(\crc_reg[27]_i_2_n_0 ),
        .I2(\crc_reg[28]_i_2_n_0 ),
        .I3(p_30_in),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[24]_i_1 
       (.I0(\crc_reg[24]_i_2_n_0 ),
        .I1(\crc_reg_reg_n_0_[31] ),
        .I2(gmii_rxd[0]),
        .I3(p_31_in),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[24]_i_2 
       (.I0(gmii_rxd[5]),
        .I1(\crc_reg_reg_n_0_[26] ),
        .I2(\crc_reg_reg_n_0_[25] ),
        .I3(gmii_rxd[6]),
        .O(\crc_reg[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[25]_i_1 
       (.I0(p_32_in),
        .I1(\crc_reg[28]_i_4_n_0 ),
        .I2(p_10_in),
        .I3(gmii_rxd[4]),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[26]_i_1 
       (.I0(p_33_in),
        .I1(\crc_reg[26]_i_2_n_0 ),
        .I2(\crc_reg[28]_i_2_n_0 ),
        .I3(\crc_reg[26]_i_3_n_0 ),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[26]_i_2 
       (.I0(p_12_in),
        .I1(gmii_rxd[3]),
        .I2(gmii_rxd[4]),
        .I3(p_10_in),
        .O(\crc_reg[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[26]_i_3 
       (.I0(gmii_rxd[7]),
        .I1(\crc_reg_reg_n_0_[24] ),
        .O(\crc_reg[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[27]_i_1 
       (.I0(p_34_in),
        .I1(\crc_reg[30]_i_2_n_0 ),
        .I2(\crc_reg[27]_i_2_n_0 ),
        .I3(\crc_reg[27]_i_3_n_0 ),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[27]_i_2 
       (.I0(\crc_reg_reg_n_0_[25] ),
        .I1(gmii_rxd[6]),
        .O(\crc_reg[27]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[27]_i_3 
       (.I0(p_14_in),
        .I1(gmii_rxd[2]),
        .I2(p_12_in),
        .I3(gmii_rxd[3]),
        .O(\crc_reg[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[28]_i_1 
       (.I0(\crc_reg[28]_i_2_n_0 ),
        .I1(\crc_reg[28]_i_3_n_0 ),
        .I2(\crc_reg[28]_i_4_n_0 ),
        .I3(p_35_in),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[28]_i_2 
       (.I0(\crc_reg_reg_n_0_[30] ),
        .I1(gmii_rxd[1]),
        .O(\crc_reg[28]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[28]_i_3 
       (.I0(p_14_in),
        .I1(gmii_rxd[2]),
        .O(\crc_reg[28]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[28]_i_4 
       (.I0(\crc_reg_reg_n_0_[26] ),
        .I1(gmii_rxd[5]),
        .O(\crc_reg[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[29]_i_1 
       (.I0(\crc_reg[29]_i_2_n_0 ),
        .I1(p_10_in),
        .I2(gmii_rxd[4]),
        .I3(p_36_in),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[29]_i_2 
       (.I0(gmii_rxd[0]),
        .I1(\crc_reg_reg_n_0_[31] ),
        .I2(\crc_reg_reg_n_0_[30] ),
        .I3(gmii_rxd[1]),
        .O(\crc_reg[29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF96FFFF)) 
    \crc_reg[2]_i_1 
       (.I0(gmii_rxd[5]),
        .I1(\crc_reg_reg_n_0_[26] ),
        .I2(\crc_reg[2]_i_2_n_0 ),
        .I3(state_crc[1]),
        .I4(state_crc[0]),
        .O(\crc_reg[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[2]_i_2 
       (.I0(\crc_reg[28]_i_2_n_0 ),
        .I1(\crc_reg_reg_n_0_[31] ),
        .I2(gmii_rxd[0]),
        .I3(\crc_reg[26]_i_3_n_0 ),
        .I4(gmii_rxd[6]),
        .I5(\crc_reg_reg_n_0_[25] ),
        .O(\crc_reg[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[30]_i_1 
       (.I0(p_37_in),
        .I1(gmii_rxd[3]),
        .I2(p_12_in),
        .I3(\crc_reg[30]_i_2_n_0 ),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_reg[30]_i_2 
       (.I0(gmii_rxd[0]),
        .I1(\crc_reg_reg_n_0_[31] ),
        .O(\crc_reg[30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF96FFFF)) 
    \crc_reg[31]_i_1 
       (.I0(\crc_reg_reg_n_0_[23] ),
        .I1(p_14_in),
        .I2(gmii_rxd[2]),
        .I3(state_crc[1]),
        .I4(state_crc[0]),
        .O(\crc_reg[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[3]_i_1 
       (.I0(\crc_reg[24]_i_2_n_0 ),
        .I1(\crc_reg[19]_i_2_n_0 ),
        .I2(\crc_reg_reg_n_0_[31] ),
        .I3(gmii_rxd[0]),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF96FFFF)) 
    \crc_reg[4]_i_1 
       (.I0(gmii_rxd[5]),
        .I1(\crc_reg_reg_n_0_[26] ),
        .I2(\crc_reg[4]_i_2_n_0 ),
        .I3(state_crc[1]),
        .I4(state_crc[0]),
        .O(\crc_reg[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_reg[4]_i_2 
       (.I0(gmii_rxd[7]),
        .I1(\crc_reg_reg_n_0_[24] ),
        .I2(\crc_reg[28]_i_2_n_0 ),
        .I3(\crc_reg[19]_i_2_n_0 ),
        .I4(gmii_rxd[3]),
        .I5(p_12_in),
        .O(\crc_reg[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[5]_i_1 
       (.I0(\crc_reg[11]_i_2_n_0 ),
        .I1(\crc_reg[17]_i_2_n_0 ),
        .I2(\crc_reg[30]_i_2_n_0 ),
        .I3(\crc_reg[28]_i_2_n_0 ),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[6]_i_1 
       (.I0(\crc_reg[28]_i_2_n_0 ),
        .I1(gmii_rxd[3]),
        .I2(p_12_in),
        .I3(\crc_reg[13]_i_2_n_0 ),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[7]_i_1 
       (.I0(\crc_reg[28]_i_4_n_0 ),
        .I1(\crc_reg[19]_i_2_n_0 ),
        .I2(\crc_reg[26]_i_3_n_0 ),
        .I3(\crc_reg[7]_i_2_n_0 ),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_reg[7]_i_2 
       (.I0(\crc_reg_reg_n_0_[31] ),
        .I1(gmii_rxd[0]),
        .I2(gmii_rxd[2]),
        .I3(p_14_in),
        .O(\crc_reg[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[8]_i_1 
       (.I0(\crc_reg[11]_i_2_n_0 ),
        .I1(gmii_rxd[6]),
        .I2(\crc_reg_reg_n_0_[25] ),
        .I3(\crc_reg_reg_n_0_[0] ),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6996FFFFFFFF)) 
    \crc_reg[9]_i_1 
       (.I0(p_16_in),
        .I1(\crc_reg[24]_i_2_n_0 ),
        .I2(\crc_reg[28]_i_3_n_0 ),
        .I3(\crc_reg[16]_i_2_n_0 ),
        .I4(state_crc[1]),
        .I5(state_crc[0]),
        .O(\crc_reg[9]_i_1_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[0] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[0]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(\crc_reg_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[10] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[10]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_25_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[11] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[11]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_26_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[12] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[12]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_27_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[13] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[13]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_28_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[14] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[14]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_29_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[15] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[15]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_30_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[16] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[16]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_31_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[17] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[17]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_32_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[18] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[18]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_33_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[19] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[19]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_34_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[1] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[1]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_16_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[20] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[20]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_35_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[21] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[21]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_36_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[22] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[22]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_37_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[23] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[23]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(\crc_reg_reg_n_0_[23] ));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[24] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[24]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(\crc_reg_reg_n_0_[24] ));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[25] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[25]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(\crc_reg_reg_n_0_[25] ));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[26] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[26]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(\crc_reg_reg_n_0_[26] ));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[27] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[27]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_10_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[28] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[28]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_12_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[29] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[29]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_14_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[2] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[2]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_17_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[30] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[30]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(\crc_reg_reg_n_0_[30] ));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[31] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[31]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(\crc_reg_reg_n_0_[31] ));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[3] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[3]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_18_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[4] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[4]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_19_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[5] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[5]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_20_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[6] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[6]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_21_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[7] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[7]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_22_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[8] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[8]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_23_in));
  FDPE #(
    .INIT(1'b1)) 
    \crc_reg_reg[9] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\crc_reg[9]_i_1_n_0 ),
        .PRE(\dat[31]_i_2_n_0 ),
        .Q(p_24_in));
  LUT5 #(
    .INIT(32'h00060000)) 
    \dat[15]_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(state[2]),
        .I3(num[1]),
        .I4(num[0]),
        .O(\dat[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00060000)) 
    \dat[23]_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(state[2]),
        .I3(num[0]),
        .I4(num[1]),
        .O(\dat[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h06000000)) 
    \dat[31]_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(state[2]),
        .I3(num[1]),
        .I4(num[0]),
        .O(\dat[31]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dat[31]_i_2 
       (.I0(reset_n),
        .O(\dat[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000006)) 
    \dat[7]_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(state[2]),
        .I3(num[1]),
        .I4(num[0]),
        .O(\dat[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h22220002AAAAAAAA)) 
    \dat_ctl[0]_i_1 
       (.I0(\dat_ctl[3]_i_3_n_0 ),
        .I1(gmii_rxdv),
        .I2(num[0]),
        .I3(num[1]),
        .I4(crc_chk_err),
        .I5(\dat_ctl[2]_i_2_n_0 ),
        .O(\dat_ctl[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h22220020AAAAAAAA)) 
    \dat_ctl[1]_i_1 
       (.I0(\dat_ctl[3]_i_3_n_0 ),
        .I1(gmii_rxdv),
        .I2(num[0]),
        .I3(num[1]),
        .I4(crc_chk_err),
        .I5(\dat_ctl[2]_i_2_n_0 ),
        .O(\dat_ctl[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h22220020AAAAAAAA)) 
    \dat_ctl[2]_i_1 
       (.I0(\dat_ctl[3]_i_3_n_0 ),
        .I1(gmii_rxdv),
        .I2(num[1]),
        .I3(num[0]),
        .I4(crc_chk_err),
        .I5(\dat_ctl[2]_i_2_n_0 ),
        .O(\dat_ctl[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2A22)) 
    \dat_ctl[2]_i_2 
       (.I0(state[1]),
        .I1(gmii_rxdv),
        .I2(gmii_rxer),
        .I3(rxdv4),
        .O(\dat_ctl[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h222A222222222222)) 
    \dat_ctl[3]_i_1 
       (.I0(\num[15]_i_1_n_0 ),
        .I1(state[0]),
        .I2(gmii_rxer),
        .I3(rxer4),
        .I4(rxdv4),
        .I5(gmii_rxdv),
        .O(\dat_ctl[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h02000000AAAAAAAA)) 
    \dat_ctl[3]_i_2 
       (.I0(\dat_ctl[3]_i_3_n_0 ),
        .I1(crc_chk_err),
        .I2(gmii_rxdv),
        .I3(num[1]),
        .I4(num[0]),
        .I5(state[1]),
        .O(\dat_ctl[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h57)) 
    \dat_ctl[3]_i_3 
       (.I0(state[0]),
        .I1(gmii_rxer),
        .I2(rxer4),
        .O(\dat_ctl[3]_i_3_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \dat_ctl_reg[0] 
       (.C(rx_clk),
        .CE(\dat_ctl[3]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\dat_ctl[0]_i_1_n_0 ),
        .Q(dat_ctl[0]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_ctl_reg[1] 
       (.C(rx_clk),
        .CE(\dat_ctl[3]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\dat_ctl[1]_i_1_n_0 ),
        .Q(dat_ctl[1]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_ctl_reg[2] 
       (.C(rx_clk),
        .CE(\dat_ctl[3]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\dat_ctl[2]_i_1_n_0 ),
        .Q(dat_ctl[2]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_ctl_reg[3] 
       (.C(rx_clk),
        .CE(\dat_ctl[3]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\dat_ctl[3]_i_2_n_0 ),
        .Q(dat_ctl[3]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[0] 
       (.C(rx_clk),
        .CE(\dat[7]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[0]),
        .Q(dat[0]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[10] 
       (.C(rx_clk),
        .CE(\dat[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[2]),
        .Q(dat[10]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[11] 
       (.C(rx_clk),
        .CE(\dat[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[3]),
        .Q(dat[11]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[12] 
       (.C(rx_clk),
        .CE(\dat[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[4]),
        .Q(dat[12]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[13] 
       (.C(rx_clk),
        .CE(\dat[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[5]),
        .Q(dat[13]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[14] 
       (.C(rx_clk),
        .CE(\dat[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[6]),
        .Q(dat[14]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[15] 
       (.C(rx_clk),
        .CE(\dat[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[7]),
        .Q(dat[15]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[16] 
       (.C(rx_clk),
        .CE(\dat[23]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[0]),
        .Q(dat[16]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[17] 
       (.C(rx_clk),
        .CE(\dat[23]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[1]),
        .Q(dat[17]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[18] 
       (.C(rx_clk),
        .CE(\dat[23]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[2]),
        .Q(dat[18]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[19] 
       (.C(rx_clk),
        .CE(\dat[23]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[3]),
        .Q(dat[19]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[1] 
       (.C(rx_clk),
        .CE(\dat[7]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[1]),
        .Q(dat[1]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[20] 
       (.C(rx_clk),
        .CE(\dat[23]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[4]),
        .Q(dat[20]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[21] 
       (.C(rx_clk),
        .CE(\dat[23]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[5]),
        .Q(dat[21]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[22] 
       (.C(rx_clk),
        .CE(\dat[23]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[6]),
        .Q(dat[22]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[23] 
       (.C(rx_clk),
        .CE(\dat[23]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[7]),
        .Q(dat[23]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[24] 
       (.C(rx_clk),
        .CE(\dat[31]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[0]),
        .Q(dat[24]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[25] 
       (.C(rx_clk),
        .CE(\dat[31]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[1]),
        .Q(dat[25]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[26] 
       (.C(rx_clk),
        .CE(\dat[31]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[2]),
        .Q(dat[26]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[27] 
       (.C(rx_clk),
        .CE(\dat[31]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[3]),
        .Q(dat[27]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[28] 
       (.C(rx_clk),
        .CE(\dat[31]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[4]),
        .Q(dat[28]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[29] 
       (.C(rx_clk),
        .CE(\dat[31]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[5]),
        .Q(dat[29]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[2] 
       (.C(rx_clk),
        .CE(\dat[7]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[2]),
        .Q(dat[2]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[30] 
       (.C(rx_clk),
        .CE(\dat[31]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[6]),
        .Q(dat[30]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[31] 
       (.C(rx_clk),
        .CE(\dat[31]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[7]),
        .Q(dat[31]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[3] 
       (.C(rx_clk),
        .CE(\dat[7]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[3]),
        .Q(dat[3]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[4] 
       (.C(rx_clk),
        .CE(\dat[7]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[4]),
        .Q(dat[4]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[5] 
       (.C(rx_clk),
        .CE(\dat[7]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[5]),
        .Q(dat[5]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[6] 
       (.C(rx_clk),
        .CE(\dat[7]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[6]),
        .Q(dat[6]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[7] 
       (.C(rx_clk),
        .CE(\dat[7]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[7]),
        .Q(dat[7]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[8] 
       (.C(rx_clk),
        .CE(\dat[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[0]),
        .Q(dat[8]));
  FDCE #(
    .INIT(1'b0)) 
    \dat_reg[9] 
       (.C(rx_clk),
        .CE(\dat[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_4_in[1]),
        .Q(dat[9]));
  LUT6 #(
    .INIT(64'hEEFEEBEB22022828)) 
    dat_vld_i_1
       (.I0(dat_vld_i_2_n_0),
        .I1(state[2]),
        .I2(state[0]),
        .I3(dat_rdy),
        .I4(state[1]),
        .I5(dat_vld),
        .O(dat_vld_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000010100FF0000)) 
    dat_vld_i_2
       (.I0(dat_vld_i_3_n_0),
        .I1(dat_vld_i_4_n_0),
        .I2(dat_full),
        .I3(dat_vld_i_5_n_0),
        .I4(state[1]),
        .I5(state[0]),
        .O(dat_vld_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    dat_vld_i_3
       (.I0(gmii_rxer),
        .I1(rxer4),
        .I2(rxdv4),
        .I3(gmii_rxdv),
        .O(dat_vld_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h7)) 
    dat_vld_i_4
       (.I0(num[1]),
        .I1(num[0]),
        .O(dat_vld_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h00007000)) 
    dat_vld_i_5
       (.I0(num[1]),
        .I1(num[0]),
        .I2(gmii_rxdv),
        .I3(rxdv4),
        .I4(gmii_rxer),
        .O(dat_vld_i_5_n_0));
  FDCE #(
    .INIT(1'b0)) 
    dat_vld_reg
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(dat_vld_i_1_n_0),
        .Q(dat_vld));
  LUT3 #(
    .INIT(8'h54)) 
    \num[0]_i_1 
       (.I0(num[0]),
        .I1(state[0]),
        .I2(state[1]),
        .O(\num[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \num[10]_i_1 
       (.I0(\num_reg[12]_i_2_n_6 ),
        .I1(state[0]),
        .I2(state[1]),
        .O(\num[10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \num[11]_i_1 
       (.I0(\num_reg[12]_i_2_n_5 ),
        .I1(state[0]),
        .I2(state[1]),
        .O(\num[11]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \num[12]_i_1 
       (.I0(\num_reg[12]_i_2_n_4 ),
        .I1(state[0]),
        .I2(state[1]),
        .O(\num[12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \num[13]_i_1 
       (.I0(\num_reg[15]_i_3_n_7 ),
        .I1(state[0]),
        .I2(state[1]),
        .O(\num[13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \num[14]_i_1 
       (.I0(\num_reg[15]_i_3_n_6 ),
        .I1(state[0]),
        .I2(state[1]),
        .O(\num[14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h15)) 
    \num[15]_i_1 
       (.I0(state[2]),
        .I1(state[0]),
        .I2(state[1]),
        .O(\num[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \num[15]_i_2 
       (.I0(\num_reg[15]_i_3_n_5 ),
        .I1(state[0]),
        .I2(state[1]),
        .O(\num[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \num[1]_i_1 
       (.I0(\num_reg[4]_i_2_n_7 ),
        .I1(state[0]),
        .I2(state[1]),
        .O(\num[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \num[2]_i_1 
       (.I0(\num_reg[4]_i_2_n_6 ),
        .I1(state[0]),
        .I2(state[1]),
        .O(\num[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \num[3]_i_1 
       (.I0(\num_reg[4]_i_2_n_5 ),
        .I1(state[0]),
        .I2(state[1]),
        .O(\num[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \num[4]_i_1 
       (.I0(\num_reg[4]_i_2_n_4 ),
        .I1(state[0]),
        .I2(state[1]),
        .O(\num[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \num[5]_i_1 
       (.I0(\num_reg[8]_i_2_n_7 ),
        .I1(state[0]),
        .I2(state[1]),
        .O(\num[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \num[6]_i_1 
       (.I0(\num_reg[8]_i_2_n_6 ),
        .I1(state[0]),
        .I2(state[1]),
        .O(\num[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \num[7]_i_1 
       (.I0(\num_reg[8]_i_2_n_5 ),
        .I1(state[0]),
        .I2(state[1]),
        .O(\num[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \num[8]_i_1 
       (.I0(\num_reg[8]_i_2_n_4 ),
        .I1(state[0]),
        .I2(state[1]),
        .O(\num[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \num[9]_i_1 
       (.I0(\num_reg[12]_i_2_n_7 ),
        .I1(state[0]),
        .I2(state[1]),
        .O(\num[9]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg[0] 
       (.C(rx_clk),
        .CE(\num[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\num[0]_i_1_n_0 ),
        .Q(num[0]));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg[10] 
       (.C(rx_clk),
        .CE(\num[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\num[10]_i_1_n_0 ),
        .Q(num[10]));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg[11] 
       (.C(rx_clk),
        .CE(\num[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\num[11]_i_1_n_0 ),
        .Q(num[11]));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg[12] 
       (.C(rx_clk),
        .CE(\num[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\num[12]_i_1_n_0 ),
        .Q(num[12]));
  CARRY4 \num_reg[12]_i_2 
       (.CI(\num_reg[8]_i_2_n_0 ),
        .CO({\num_reg[12]_i_2_n_0 ,\num_reg[12]_i_2_n_1 ,\num_reg[12]_i_2_n_2 ,\num_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\num_reg[12]_i_2_n_4 ,\num_reg[12]_i_2_n_5 ,\num_reg[12]_i_2_n_6 ,\num_reg[12]_i_2_n_7 }),
        .S(num[12:9]));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg[13] 
       (.C(rx_clk),
        .CE(\num[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\num[13]_i_1_n_0 ),
        .Q(num[13]));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg[14] 
       (.C(rx_clk),
        .CE(\num[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\num[14]_i_1_n_0 ),
        .Q(num[14]));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg[15] 
       (.C(rx_clk),
        .CE(\num[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\num[15]_i_2_n_0 ),
        .Q(num[15]));
  CARRY4 \num_reg[15]_i_3 
       (.CI(\num_reg[12]_i_2_n_0 ),
        .CO({\NLW_num_reg[15]_i_3_CO_UNCONNECTED [3:2],\num_reg[15]_i_3_n_2 ,\num_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_num_reg[15]_i_3_O_UNCONNECTED [3],\num_reg[15]_i_3_n_5 ,\num_reg[15]_i_3_n_6 ,\num_reg[15]_i_3_n_7 }),
        .S({1'b0,num[15:13]}));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg[1] 
       (.C(rx_clk),
        .CE(\num[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\num[1]_i_1_n_0 ),
        .Q(num[1]));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg[2] 
       (.C(rx_clk),
        .CE(\num[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\num[2]_i_1_n_0 ),
        .Q(num[2]));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg[3] 
       (.C(rx_clk),
        .CE(\num[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\num[3]_i_1_n_0 ),
        .Q(num[3]));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg[4] 
       (.C(rx_clk),
        .CE(\num[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\num[4]_i_1_n_0 ),
        .Q(num[4]));
  CARRY4 \num_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\num_reg[4]_i_2_n_0 ,\num_reg[4]_i_2_n_1 ,\num_reg[4]_i_2_n_2 ,\num_reg[4]_i_2_n_3 }),
        .CYINIT(num[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\num_reg[4]_i_2_n_4 ,\num_reg[4]_i_2_n_5 ,\num_reg[4]_i_2_n_6 ,\num_reg[4]_i_2_n_7 }),
        .S(num[4:1]));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg[5] 
       (.C(rx_clk),
        .CE(\num[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\num[5]_i_1_n_0 ),
        .Q(num[5]));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg[6] 
       (.C(rx_clk),
        .CE(\num[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\num[6]_i_1_n_0 ),
        .Q(num[6]));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg[7] 
       (.C(rx_clk),
        .CE(\num[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\num[7]_i_1_n_0 ),
        .Q(num[7]));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg[8] 
       (.C(rx_clk),
        .CE(\num[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\num[8]_i_1_n_0 ),
        .Q(num[8]));
  CARRY4 \num_reg[8]_i_2 
       (.CI(\num_reg[4]_i_2_n_0 ),
        .CO({\num_reg[8]_i_2_n_0 ,\num_reg[8]_i_2_n_1 ,\num_reg[8]_i_2_n_2 ,\num_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\num_reg[8]_i_2_n_4 ,\num_reg[8]_i_2_n_5 ,\num_reg[8]_i_2_n_6 ,\num_reg[8]_i_2_n_7 }),
        .S(num[8:5]));
  FDCE #(
    .INIT(1'b0)) 
    \num_reg[9] 
       (.C(rx_clk),
        .CE(\num[15]_i_1_n_0 ),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(\num[9]_i_1_n_0 ),
        .Q(num[9]));
  LUT6 #(
    .INIT(64'hFAAFFEFF0AA00200)) 
    num_sta_i_1
       (.I0(num_sta_i_2_n_0),
        .I1(num_sta_i_3_n_0),
        .I2(state[1]),
        .I3(state[2]),
        .I4(state[0]),
        .I5(num_sta),
        .O(num_sta_i_1_n_0));
  LUT4 #(
    .INIT(16'h002A)) 
    num_sta_i_2
       (.I0(num_sta_i_4_n_0),
        .I1(dat_full),
        .I2(dat_rdy),
        .I3(state[2]),
        .O(num_sta_i_2_n_0));
  LUT4 #(
    .INIT(16'h0004)) 
    num_sta_i_3
       (.I0(num_sta_i_5_n_0),
        .I1(num_sta_i_6_n_0),
        .I2(num_sta_i_7_n_0),
        .I3(num_sta_i_8_n_0),
        .O(num_sta_i_3_n_0));
  LUT4 #(
    .INIT(16'hDFFF)) 
    num_sta_i_4
       (.I0(dat_ctl[2]),
        .I1(dat_ctl[3]),
        .I2(dat_ctl[0]),
        .I3(dat_ctl[1]),
        .O(num_sta_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    num_sta_i_5
       (.I0(num[4]),
        .I1(num[6]),
        .I2(num[8]),
        .I3(num[10]),
        .O(num_sta_i_5_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    num_sta_i_6
       (.I0(num[2]),
        .I1(num[0]),
        .I2(num[3]),
        .I3(num[13]),
        .O(num_sta_i_6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    num_sta_i_7
       (.I0(num[9]),
        .I1(num[15]),
        .I2(num[5]),
        .I3(num[11]),
        .O(num_sta_i_7_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    num_sta_i_8
       (.I0(num[7]),
        .I1(num[12]),
        .I2(num[14]),
        .I3(num[1]),
        .O(num_sta_i_8_n_0));
  FDCE #(
    .INIT(1'b0)) 
    num_sta_reg
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(num_sta_i_1_n_0),
        .Q(num_sta));
  LUT6 #(
    .INIT(64'hCFFFCFFF08000830)) 
    num_vld_i_1
       (.I0(dat_rdy),
        .I1(state[1]),
        .I2(state[2]),
        .I3(state[0]),
        .I4(num_sta_i_3_n_0),
        .I5(num_vld),
        .O(num_vld_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    num_vld_reg
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(num_vld_i_1_n_0),
        .Q(num_vld));
  (* srl_bus_name = "\u_gig_eth_hsr/u_net_A/u_rx /u_rx_if/\rxd2_reg " *) 
  (* srl_name = "\u_gig_eth_hsr/u_net_A/u_rx /u_rx_if/\rxd2_reg[0]_srl3_rxdv2_reg_c_2 " *) 
  SRL16E \rxd2_reg[0]_srl3_rxdv2_reg_c_2 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(gmii_rxd[0]),
        .Q(\rxd2_reg[0]_srl3_rxdv2_reg_c_2_n_0 ));
  (* srl_bus_name = "\u_gig_eth_hsr/u_net_A/u_rx /u_rx_if/\rxd2_reg " *) 
  (* srl_name = "\u_gig_eth_hsr/u_net_A/u_rx /u_rx_if/\rxd2_reg[1]_srl3_rxdv2_reg_c_2 " *) 
  SRL16E \rxd2_reg[1]_srl3_rxdv2_reg_c_2 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(gmii_rxd[1]),
        .Q(\rxd2_reg[1]_srl3_rxdv2_reg_c_2_n_0 ));
  (* srl_bus_name = "\u_gig_eth_hsr/u_net_A/u_rx /u_rx_if/\rxd2_reg " *) 
  (* srl_name = "\u_gig_eth_hsr/u_net_A/u_rx /u_rx_if/\rxd2_reg[2]_srl3_rxdv2_reg_c_2 " *) 
  SRL16E \rxd2_reg[2]_srl3_rxdv2_reg_c_2 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(gmii_rxd[2]),
        .Q(\rxd2_reg[2]_srl3_rxdv2_reg_c_2_n_0 ));
  (* srl_bus_name = "\u_gig_eth_hsr/u_net_A/u_rx /u_rx_if/\rxd2_reg " *) 
  (* srl_name = "\u_gig_eth_hsr/u_net_A/u_rx /u_rx_if/\rxd2_reg[3]_srl3_rxdv2_reg_c_2 " *) 
  SRL16E \rxd2_reg[3]_srl3_rxdv2_reg_c_2 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(gmii_rxd[3]),
        .Q(\rxd2_reg[3]_srl3_rxdv2_reg_c_2_n_0 ));
  (* srl_bus_name = "\u_gig_eth_hsr/u_net_A/u_rx /u_rx_if/\rxd2_reg " *) 
  (* srl_name = "\u_gig_eth_hsr/u_net_A/u_rx /u_rx_if/\rxd2_reg[4]_srl3_rxdv2_reg_c_2 " *) 
  SRL16E \rxd2_reg[4]_srl3_rxdv2_reg_c_2 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(gmii_rxd[4]),
        .Q(\rxd2_reg[4]_srl3_rxdv2_reg_c_2_n_0 ));
  (* srl_bus_name = "\u_gig_eth_hsr/u_net_A/u_rx /u_rx_if/\rxd2_reg " *) 
  (* srl_name = "\u_gig_eth_hsr/u_net_A/u_rx /u_rx_if/\rxd2_reg[5]_srl3_rxdv2_reg_c_2 " *) 
  SRL16E \rxd2_reg[5]_srl3_rxdv2_reg_c_2 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(gmii_rxd[5]),
        .Q(\rxd2_reg[5]_srl3_rxdv2_reg_c_2_n_0 ));
  (* srl_bus_name = "\u_gig_eth_hsr/u_net_A/u_rx /u_rx_if/\rxd2_reg " *) 
  (* srl_name = "\u_gig_eth_hsr/u_net_A/u_rx /u_rx_if/\rxd2_reg[6]_srl3_rxdv2_reg_c_2 " *) 
  SRL16E \rxd2_reg[6]_srl3_rxdv2_reg_c_2 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(gmii_rxd[6]),
        .Q(\rxd2_reg[6]_srl3_rxdv2_reg_c_2_n_0 ));
  (* srl_bus_name = "\u_gig_eth_hsr/u_net_A/u_rx /u_rx_if/\rxd2_reg " *) 
  (* srl_name = "\u_gig_eth_hsr/u_net_A/u_rx /u_rx_if/\rxd2_reg[7]_srl3_rxdv2_reg_c_2 " *) 
  SRL16E \rxd2_reg[7]_srl3_rxdv2_reg_c_2 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(gmii_rxd[7]),
        .Q(\rxd2_reg[7]_srl3_rxdv2_reg_c_2_n_0 ));
  FDRE \rxd3_reg[0]_rxdv3_reg_c_3 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rxd2_reg[0]_srl3_rxdv2_reg_c_2_n_0 ),
        .Q(\rxd3_reg[0]_rxdv3_reg_c_3_n_0 ),
        .R(1'b0));
  FDRE \rxd3_reg[1]_rxdv3_reg_c_3 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rxd2_reg[1]_srl3_rxdv2_reg_c_2_n_0 ),
        .Q(\rxd3_reg[1]_rxdv3_reg_c_3_n_0 ),
        .R(1'b0));
  FDRE \rxd3_reg[2]_rxdv3_reg_c_3 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rxd2_reg[2]_srl3_rxdv2_reg_c_2_n_0 ),
        .Q(\rxd3_reg[2]_rxdv3_reg_c_3_n_0 ),
        .R(1'b0));
  FDRE \rxd3_reg[3]_rxdv3_reg_c_3 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rxd2_reg[3]_srl3_rxdv2_reg_c_2_n_0 ),
        .Q(\rxd3_reg[3]_rxdv3_reg_c_3_n_0 ),
        .R(1'b0));
  FDRE \rxd3_reg[4]_rxdv3_reg_c_3 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rxd2_reg[4]_srl3_rxdv2_reg_c_2_n_0 ),
        .Q(\rxd3_reg[4]_rxdv3_reg_c_3_n_0 ),
        .R(1'b0));
  FDRE \rxd3_reg[5]_rxdv3_reg_c_3 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rxd2_reg[5]_srl3_rxdv2_reg_c_2_n_0 ),
        .Q(\rxd3_reg[5]_rxdv3_reg_c_3_n_0 ),
        .R(1'b0));
  FDRE \rxd3_reg[6]_rxdv3_reg_c_3 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rxd2_reg[6]_srl3_rxdv2_reg_c_2_n_0 ),
        .Q(\rxd3_reg[6]_rxdv3_reg_c_3_n_0 ),
        .R(1'b0));
  FDRE \rxd3_reg[7]_rxdv3_reg_c_3 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rxd2_reg[7]_srl3_rxdv2_reg_c_2_n_0 ),
        .Q(\rxd3_reg[7]_rxdv3_reg_c_3_n_0 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    rxd3_reg_gate
       (.I0(\rxd3_reg[7]_rxdv3_reg_c_3_n_0 ),
        .I1(rxdv3_reg_c_3_n_0),
        .O(rxd3_reg_gate_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    rxd3_reg_gate__0
       (.I0(\rxd3_reg[6]_rxdv3_reg_c_3_n_0 ),
        .I1(rxdv3_reg_c_3_n_0),
        .O(rxd3_reg_gate__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    rxd3_reg_gate__1
       (.I0(\rxd3_reg[5]_rxdv3_reg_c_3_n_0 ),
        .I1(rxdv3_reg_c_3_n_0),
        .O(rxd3_reg_gate__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    rxd3_reg_gate__2
       (.I0(\rxd3_reg[4]_rxdv3_reg_c_3_n_0 ),
        .I1(rxdv3_reg_c_3_n_0),
        .O(rxd3_reg_gate__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    rxd3_reg_gate__3
       (.I0(\rxd3_reg[3]_rxdv3_reg_c_3_n_0 ),
        .I1(rxdv3_reg_c_3_n_0),
        .O(rxd3_reg_gate__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    rxd3_reg_gate__4
       (.I0(\rxd3_reg[2]_rxdv3_reg_c_3_n_0 ),
        .I1(rxdv3_reg_c_3_n_0),
        .O(rxd3_reg_gate__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    rxd3_reg_gate__5
       (.I0(\rxd3_reg[1]_rxdv3_reg_c_3_n_0 ),
        .I1(rxdv3_reg_c_3_n_0),
        .O(rxd3_reg_gate__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    rxd3_reg_gate__6
       (.I0(\rxd3_reg[0]_rxdv3_reg_c_3_n_0 ),
        .I1(rxdv3_reg_c_3_n_0),
        .O(rxd3_reg_gate__6_n_0));
  FDCE \rxd4_reg[0] 
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(rxd3_reg_gate__6_n_0),
        .Q(p_4_in[0]));
  FDCE \rxd4_reg[1] 
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(rxd3_reg_gate__5_n_0),
        .Q(p_4_in[1]));
  FDCE \rxd4_reg[2] 
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(rxd3_reg_gate__4_n_0),
        .Q(p_4_in[2]));
  FDCE \rxd4_reg[3] 
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(rxd3_reg_gate__3_n_0),
        .Q(p_4_in[3]));
  FDCE \rxd4_reg[4] 
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(rxd3_reg_gate__2_n_0),
        .Q(p_4_in[4]));
  FDCE \rxd4_reg[5] 
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(rxd3_reg_gate__1_n_0),
        .Q(p_4_in[5]));
  FDCE \rxd4_reg[6] 
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(rxd3_reg_gate__0_n_0),
        .Q(p_4_in[6]));
  FDCE \rxd4_reg[7] 
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(rxd3_reg_gate_n_0),
        .Q(p_4_in[7]));
  FDCE rxdv0_reg_c_0
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(1'b1),
        .Q(rxdv0_reg_c_0_n_0));
  FDCE rxdv1_reg_c_1
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(rxdv0_reg_c_0_n_0),
        .Q(rxdv1_reg_c_1_n_0));
  FDCE rxdv2_reg_c_2
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(rxdv1_reg_c_1_n_0),
        .Q(rxdv2_reg_c_2_n_0));
  (* srl_name = "\u_gig_eth_hsr/u_net_A/u_rx /u_rx_if/rxdv2_reg_srl3_rxdv2_reg_c_2" *) 
  SRL16E rxdv2_reg_srl3_rxdv2_reg_c_2
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(gmii_rxdv),
        .Q(rxdv2_reg_srl3_rxdv2_reg_c_2_n_0));
  FDCE rxdv3_reg_c_3
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(rxdv2_reg_c_2_n_0),
        .Q(rxdv3_reg_c_3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    rxdv3_reg_gate
       (.I0(rxdv3_reg_rxdv3_reg_c_3_n_0),
        .I1(rxdv3_reg_c_3_n_0),
        .O(rxdv3_reg_gate_n_0));
  FDRE rxdv3_reg_rxdv3_reg_c_3
       (.C(rx_clk),
        .CE(1'b1),
        .D(rxdv2_reg_srl3_rxdv2_reg_c_2_n_0),
        .Q(rxdv3_reg_rxdv3_reg_c_3_n_0),
        .R(1'b0));
  FDCE rxdv4_reg
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(rxdv3_reg_gate_n_0),
        .Q(rxdv4));
  (* srl_name = "\u_gig_eth_hsr/u_net_A/u_rx /u_rx_if/rxer2_reg_srl3_rxdv2_reg_c_2" *) 
  SRL16E rxer2_reg_srl3_rxdv2_reg_c_2
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(gmii_rxer),
        .Q(rxer2_reg_srl3_rxdv2_reg_c_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    rxer3_reg_gate
       (.I0(rxer3_reg_rxdv3_reg_c_3_n_0),
        .I1(rxdv3_reg_c_3_n_0),
        .O(rxer3_reg_gate_n_0));
  FDRE rxer3_reg_rxdv3_reg_c_3
       (.C(rx_clk),
        .CE(1'b1),
        .D(rxer2_reg_srl3_rxdv2_reg_c_2_n_0),
        .Q(rxer3_reg_rxdv3_reg_c_3_n_0),
        .R(1'b0));
  FDCE rxer4_reg
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(rxer3_reg_gate_n_0),
        .Q(rxer4));
  LUT6 #(
    .INIT(64'h3303337733030044)) 
    \state[0]_i_1 
       (.I0(num_sta_i_3_n_0),
        .I1(state[2]),
        .I2(gmii_rxdv),
        .I3(state[0]),
        .I4(state[1]),
        .I5(\state[0]_i_2_n_0 ),
        .O(p_0_in__0[0]));
  LUT6 #(
    .INIT(64'h00000000FF040004)) 
    \state[0]_i_2 
       (.I0(\state[2]_i_8_n_0 ),
        .I1(\state[0]_i_3_n_0 ),
        .I2(\state[0]_i_4_n_0 ),
        .I3(state[0]),
        .I4(dat_vld_i_4_n_0),
        .I5(dat_vld_i_3_n_0),
        .O(\state[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \state[0]_i_3 
       (.I0(p_4_in[4]),
        .I1(p_4_in[3]),
        .I2(p_4_in[5]),
        .O(\state[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \state[0]_i_4 
       (.I0(p_4_in[7]),
        .I1(num_full),
        .I2(dat_full),
        .O(\state[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8BBBBB8BB)) 
    \state[1]_i_1 
       (.I0(\state[1]_i_2_n_0 ),
        .I1(state[2]),
        .I2(\state[2]_i_4_n_0 ),
        .I3(\state[2]_i_2_n_0 ),
        .I4(\state[1]_i_3_n_0 ),
        .I5(state[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \state[1]_i_2 
       (.I0(state[1]),
        .I1(rxdv4),
        .I2(state[0]),
        .O(\state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA8AAAAAAAAAAAAAA)) 
    \state[1]_i_3 
       (.I0(state[0]),
        .I1(gmii_rxer),
        .I2(rxer4),
        .I3(rxdv4),
        .I4(gmii_rxdv),
        .I5(dat_vld_i_4_n_0),
        .O(\state[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF000D0D)) 
    \state[2]_i_1 
       (.I0(\state[2]_i_2_n_0 ),
        .I1(\state[2]_i_3_n_0 ),
        .I2(\state[2]_i_4_n_0 ),
        .I3(\state[2]_i_5_n_0 ),
        .I4(state[2]),
        .I5(\state[2]_i_6_n_0 ),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \state[2]_i_10 
       (.I0(dat_full),
        .I1(num[0]),
        .I2(num[1]),
        .O(\state[2]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \state[2]_i_11 
       (.I0(gmii_rxdv),
        .I1(rxdv4),
        .O(\state[2]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'h00007F00)) 
    \state[2]_i_12 
       (.I0(dat_full),
        .I1(num[0]),
        .I2(num[1]),
        .I3(rxdv4),
        .I4(gmii_rxer),
        .O(\state[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000100)) 
    \state[2]_i_2 
       (.I0(\state[2]_i_7_n_0 ),
        .I1(p_4_in[5]),
        .I2(p_4_in[3]),
        .I3(p_4_in[4]),
        .I4(\state[2]_i_8_n_0 ),
        .I5(\state[2]_i_9_n_0 ),
        .O(\state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDDDDF000)) 
    \state[2]_i_3 
       (.I0(\state[2]_i_10_n_0 ),
        .I1(dat_vld_i_3_n_0),
        .I2(\state[2]_i_11_n_0 ),
        .I3(state[2]),
        .I4(state[0]),
        .I5(state[1]),
        .O(\state[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h4444C0CC)) 
    \state[2]_i_4 
       (.I0(dat_rdy),
        .I1(state[1]),
        .I2(\state[2]_i_12_n_0 ),
        .I3(gmii_rxdv),
        .I4(state[0]),
        .O(\state[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055555545)) 
    \state[2]_i_5 
       (.I0(state[1]),
        .I1(num_sta_i_5_n_0),
        .I2(num_sta_i_6_n_0),
        .I3(num_sta_i_7_n_0),
        .I4(num_sta_i_8_n_0),
        .I5(state[0]),
        .O(\state[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \state[2]_i_6 
       (.I0(state[1]),
        .I1(rxdv4),
        .I2(state[2]),
        .I3(state[0]),
        .O(\state[2]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'hFEFEFEEE)) 
    \state[2]_i_7 
       (.I0(gmii_rxer),
        .I1(rxer4),
        .I2(p_4_in[7]),
        .I3(num_full),
        .I4(dat_full),
        .O(\state[2]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \state[2]_i_8 
       (.I0(p_4_in[6]),
        .I1(p_4_in[2]),
        .I2(p_4_in[0]),
        .I3(p_4_in[1]),
        .O(\state[2]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \state[2]_i_9 
       (.I0(rxdv4),
        .I1(gmii_rxdv),
        .I2(state[0]),
        .O(\state[2]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hF3000A00)) 
    \state_crc[0]_i_1 
       (.I0(\state_crc[0]_i_2_n_0 ),
        .I1(gmii_rxer),
        .I2(state_crc[1]),
        .I3(gmii_rxdv),
        .I4(state_crc[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    \state_crc[0]_i_2 
       (.I0(gmii_rxdv),
        .I1(\state_crc[1]_i_3_n_0 ),
        .I2(gmii_rxd[5]),
        .I3(gmii_rxd[7]),
        .I4(gmii_rxer),
        .O(\state_crc[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'hC03A)) 
    \state_crc[1]_i_1 
       (.I0(\state_crc[1]_i_2_n_0 ),
        .I1(gmii_rxdv),
        .I2(state_crc[0]),
        .I3(state_crc[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \state_crc[1]_i_2 
       (.I0(gmii_rxdv),
        .I1(\state_crc[1]_i_3_n_0 ),
        .I2(gmii_rxd[5]),
        .I3(gmii_rxer),
        .O(\state_crc[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \state_crc[1]_i_3 
       (.I0(gmii_rxd[4]),
        .I1(gmii_rxd[2]),
        .I2(gmii_rxd[0]),
        .I3(gmii_rxd[6]),
        .I4(gmii_rxd[3]),
        .I5(gmii_rxd[1]),
        .O(\state_crc[1]_i_3_n_0 ));
  (* FSM_ENCODED_STATES = "ST_CRC_READY:00,ST_CRC_CAL:01,ST_CRC_CHK:10,ST_CRC_DROP:11" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_crc_reg[0] 
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_0_in__1[0]),
        .Q(state_crc[0]));
  (* FSM_ENCODED_STATES = "ST_CRC_READY:00,ST_CRC_CAL:01,ST_CRC_CHK:10,ST_CRC_DROP:11" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_crc_reg[1] 
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_0_in__1[1]),
        .Q(state_crc[1]));
  (* FSM_ENCODED_STATES = "ST_READY:000,ST_FIRST:001,ST_DATA:010,ST_END:011,ST_ERROR:100,ST_BNUM:101,ST_DROP:110" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_0_in__0[0]),
        .Q(state[0]));
  (* FSM_ENCODED_STATES = "ST_READY:000,ST_FIRST:001,ST_DATA:010,ST_END:011,ST_ERROR:100,ST_BNUM:101,ST_DROP:110" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_0_in__0[1]),
        .Q(state[1]));
  (* FSM_ENCODED_STATES = "ST_READY:000,ST_FIRST:001,ST_DATA:010,ST_END:011,ST_ERROR:100,ST_BNUM:101,ST_DROP:110" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[2] 
       (.C(rx_clk),
        .CE(1'b1),
        .CLR(\dat[31]_i_2_n_0 ),
        .D(p_0_in__0[2]),
        .Q(state[2]));
endmodule

module gig_eth_hsr_sync
   (hsr_ready,
    gtx_clk,
    \sync_reg[10]_0 ,
    D);
  output hsr_ready;
  input gtx_clk;
  input \sync_reg[10]_0 ;
  input [0:0]D;

  wire [0:0]D;
  wire gtx_clk;
  wire hsr_ready;
  wire [10:1]p_0_out;
  wire \sync_reg[10]_0 ;

  FDCE #(
    .INIT(1'b0)) 
    \sync_reg[0] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(\sync_reg[10]_0 ),
        .D(D),
        .Q(p_0_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_reg[10] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(\sync_reg[10]_0 ),
        .D(p_0_out[10]),
        .Q(hsr_ready));
  FDCE #(
    .INIT(1'b0)) 
    \sync_reg[1] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(\sync_reg[10]_0 ),
        .D(p_0_out[1]),
        .Q(p_0_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_reg[2] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(\sync_reg[10]_0 ),
        .D(p_0_out[2]),
        .Q(p_0_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_reg[3] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(\sync_reg[10]_0 ),
        .D(p_0_out[3]),
        .Q(p_0_out[4]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_reg[4] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(\sync_reg[10]_0 ),
        .D(p_0_out[4]),
        .Q(p_0_out[5]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_reg[5] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(\sync_reg[10]_0 ),
        .D(p_0_out[5]),
        .Q(p_0_out[6]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_reg[6] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(\sync_reg[10]_0 ),
        .D(p_0_out[6]),
        .Q(p_0_out[7]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_reg[7] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(\sync_reg[10]_0 ),
        .D(p_0_out[7]),
        .Q(p_0_out[8]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_reg[8] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(\sync_reg[10]_0 ),
        .D(p_0_out[8]),
        .Q(p_0_out[9]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_reg[9] 
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(\sync_reg[10]_0 ),
        .D(p_0_out[9]),
        .Q(p_0_out[10]));
endmodule

(* ORIG_REF_NAME = "gig_eth_hsr_sync" *) 
module gig_eth_hsr_sync_2
   (Q,
    \sync_reg[10]_0 ,
    \sync_reg[10]_1 ,
    D);
  output [0:0]Q;
  input \sync_reg[10]_0 ;
  input \sync_reg[10]_1 ;
  input [0:0]D;

  wire [0:0]D;
  wire [0:0]Q;
  wire [10:1]p_0_out;
  wire \sync_reg[10]_0 ;
  wire \sync_reg[10]_1 ;

  FDCE #(
    .INIT(1'b0)) 
    \sync_reg[0] 
       (.C(\sync_reg[10]_0 ),
        .CE(1'b1),
        .CLR(\sync_reg[10]_1 ),
        .D(D),
        .Q(p_0_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_reg[10] 
       (.C(\sync_reg[10]_0 ),
        .CE(1'b1),
        .CLR(\sync_reg[10]_1 ),
        .D(p_0_out[10]),
        .Q(Q));
  FDCE #(
    .INIT(1'b0)) 
    \sync_reg[1] 
       (.C(\sync_reg[10]_0 ),
        .CE(1'b1),
        .CLR(\sync_reg[10]_1 ),
        .D(p_0_out[1]),
        .Q(p_0_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_reg[2] 
       (.C(\sync_reg[10]_0 ),
        .CE(1'b1),
        .CLR(\sync_reg[10]_1 ),
        .D(p_0_out[2]),
        .Q(p_0_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_reg[3] 
       (.C(\sync_reg[10]_0 ),
        .CE(1'b1),
        .CLR(\sync_reg[10]_1 ),
        .D(p_0_out[3]),
        .Q(p_0_out[4]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_reg[4] 
       (.C(\sync_reg[10]_0 ),
        .CE(1'b1),
        .CLR(\sync_reg[10]_1 ),
        .D(p_0_out[4]),
        .Q(p_0_out[5]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_reg[5] 
       (.C(\sync_reg[10]_0 ),
        .CE(1'b1),
        .CLR(\sync_reg[10]_1 ),
        .D(p_0_out[5]),
        .Q(p_0_out[6]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_reg[6] 
       (.C(\sync_reg[10]_0 ),
        .CE(1'b1),
        .CLR(\sync_reg[10]_1 ),
        .D(p_0_out[6]),
        .Q(p_0_out[7]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_reg[7] 
       (.C(\sync_reg[10]_0 ),
        .CE(1'b1),
        .CLR(\sync_reg[10]_1 ),
        .D(p_0_out[7]),
        .Q(p_0_out[8]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_reg[8] 
       (.C(\sync_reg[10]_0 ),
        .CE(1'b1),
        .CLR(\sync_reg[10]_1 ),
        .D(p_0_out[8]),
        .Q(p_0_out[9]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_reg[9] 
       (.C(\sync_reg[10]_0 ),
        .CE(1'b1),
        .CLR(\sync_reg[10]_1 ),
        .D(p_0_out[9]),
        .Q(p_0_out[10]));
endmodule

(* ORIG_REF_NAME = "gig_eth_hsr_sync" *) 
module gig_eth_hsr_sync_3
   (AR,
    Q,
    \sync_reg[10]_0 ,
    \sync_reg[10]_1 ,
    \sync_reg[10]_2 ,
    \sync_reg[10]_3 ,
    \sync_reg[10]_4 ,
    \sync_reg[10]_5 ,
    \sync_reg[10]_6 ,
    \sync_reg[10]_7 ,
    \sync_reg[10]_8 ,
    \sync_reg[10]_9 ,
    rx_reset,
    \sync_reg[10]_10 ,
    \sync_reg[10]_11 ,
    \sync_reg[10]_12 ,
    \sync_reg[10]_13 ,
    \sync_reg[10]_14 ,
    \sync_reg[10]_15 ,
    state,
    state_0,
    gmii_txen_reg,
    gmii_txen_reg_0,
    \state_reg[0] ,
    \state_reg[0]_0 ,
    \sync_reg[10]_16 ,
    \sync_reg[0]_0 ,
    rst_readyB);
  output [0:0]AR;
  output [0:0]Q;
  output \sync_reg[10]_0 ;
  output \sync_reg[10]_1 ;
  output \sync_reg[10]_2 ;
  output \sync_reg[10]_3 ;
  output \sync_reg[10]_4 ;
  output \sync_reg[10]_5 ;
  output \sync_reg[10]_6 ;
  output \sync_reg[10]_7 ;
  output \sync_reg[10]_8 ;
  output \sync_reg[10]_9 ;
  output rx_reset;
  output \sync_reg[10]_10 ;
  output \sync_reg[10]_11 ;
  output \sync_reg[10]_12 ;
  output \sync_reg[10]_13 ;
  output \sync_reg[10]_14 ;
  output \sync_reg[10]_15 ;
  output state;
  output state_0;
  input [0:0]gmii_txen_reg;
  input [0:0]gmii_txen_reg_0;
  input \state_reg[0] ;
  input \state_reg[0]_0 ;
  input \sync_reg[10]_16 ;
  input \sync_reg[0]_0 ;
  input rst_readyB;

  wire [0:0]AR;
  wire [0:0]Q;
  wire [0:0]gmii_txen_reg;
  wire [0:0]gmii_txen_reg_0;
  wire [10:1]p_0_out;
  wire rst_readyB;
  wire rx_reset;
  wire state;
  wire state_0;
  wire \state_reg[0] ;
  wire \state_reg[0]_0 ;
  wire \sync_reg[0]_0 ;
  wire \sync_reg[10]_0 ;
  wire \sync_reg[10]_1 ;
  wire \sync_reg[10]_10 ;
  wire \sync_reg[10]_11 ;
  wire \sync_reg[10]_12 ;
  wire \sync_reg[10]_13 ;
  wire \sync_reg[10]_14 ;
  wire \sync_reg[10]_15 ;
  wire \sync_reg[10]_16 ;
  wire \sync_reg[10]_2 ;
  wire \sync_reg[10]_3 ;
  wire \sync_reg[10]_4 ;
  wire \sync_reg[10]_5 ;
  wire \sync_reg[10]_6 ;
  wire \sync_reg[10]_7 ;
  wire \sync_reg[10]_8 ;
  wire \sync_reg[10]_9 ;

  LUT3 #(
    .INIT(8'h7F)) 
    \BLK_REDBOX.u_gmii_i_1 
       (.I0(Q),
        .I1(gmii_txen_reg),
        .I2(gmii_txen_reg_0),
        .O(\sync_reg[10]_8 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \msk[1]_i_2 
       (.I0(Q),
        .I1(gmii_txen_reg),
        .I2(gmii_txen_reg_0),
        .O(AR));
  LUT3 #(
    .INIT(8'h7F)) 
    stateH_i_2
       (.I0(Q),
        .I1(gmii_txen_reg),
        .I2(gmii_txen_reg_0),
        .O(rx_reset));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \state[1]_i_2__1 
       (.I0(Q),
        .I1(gmii_txen_reg),
        .I2(gmii_txen_reg_0),
        .I3(\state_reg[0] ),
        .O(state));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \state[1]_i_2__2 
       (.I0(Q),
        .I1(gmii_txen_reg),
        .I2(gmii_txen_reg_0),
        .I3(\state_reg[0]_0 ),
        .O(state_0));
  LUT3 #(
    .INIT(8'h7F)) 
    \store[0][10]_i_1 
       (.I0(Q),
        .I1(gmii_txen_reg),
        .I2(gmii_txen_reg_0),
        .O(\sync_reg[10]_14 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \store[0][11]_i_1 
       (.I0(Q),
        .I1(gmii_txen_reg),
        .I2(gmii_txen_reg_0),
        .O(\sync_reg[10]_2 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \store[0][11]_i_1__0 
       (.I0(Q),
        .I1(gmii_txen_reg),
        .I2(gmii_txen_reg_0),
        .O(\sync_reg[10]_9 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \store[0][18]_i_1 
       (.I0(Q),
        .I1(gmii_txen_reg),
        .I2(gmii_txen_reg_0),
        .O(\sync_reg[10]_13 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \store[0][20]_i_1 
       (.I0(Q),
        .I1(gmii_txen_reg),
        .I2(gmii_txen_reg_0),
        .O(\sync_reg[10]_3 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \store[0][25]_i_1 
       (.I0(Q),
        .I1(gmii_txen_reg),
        .I2(gmii_txen_reg_0),
        .O(\sync_reg[10]_12 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \store[0][26]_i_1 
       (.I0(Q),
        .I1(gmii_txen_reg),
        .I2(gmii_txen_reg_0),
        .O(\sync_reg[10]_4 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \store[0][32]_i_1 
       (.I0(Q),
        .I1(gmii_txen_reg),
        .I2(gmii_txen_reg_0),
        .O(\sync_reg[10]_5 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \store[0][33]_i_1 
       (.I0(Q),
        .I1(gmii_txen_reg),
        .I2(gmii_txen_reg_0),
        .O(\sync_reg[10]_11 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \store[0][41]_i_1 
       (.I0(Q),
        .I1(gmii_txen_reg),
        .I2(gmii_txen_reg_0),
        .O(\sync_reg[10]_6 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \store[0][41]_i_1__0 
       (.I0(Q),
        .I1(gmii_txen_reg),
        .I2(gmii_txen_reg_0),
        .O(\sync_reg[10]_10 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \store[0][47]_i_2 
       (.I0(Q),
        .I1(gmii_txen_reg),
        .I2(gmii_txen_reg_0),
        .O(\sync_reg[10]_7 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \store[0][47]_i_2__0 
       (.I0(Q),
        .I1(gmii_txen_reg),
        .I2(gmii_txen_reg_0),
        .O(\sync_reg[10]_15 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \store[0][5]_i_1 
       (.I0(Q),
        .I1(gmii_txen_reg),
        .I2(gmii_txen_reg_0),
        .O(\sync_reg[10]_1 ));
  FDCE #(
    .INIT(1'b0)) 
    \sync_reg[0] 
       (.C(\sync_reg[10]_16 ),
        .CE(1'b1),
        .CLR(\sync_reg[0]_0 ),
        .D(rst_readyB),
        .Q(p_0_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_reg[10] 
       (.C(\sync_reg[10]_16 ),
        .CE(1'b1),
        .CLR(\sync_reg[0]_0 ),
        .D(p_0_out[10]),
        .Q(Q));
  FDCE #(
    .INIT(1'b0)) 
    \sync_reg[1] 
       (.C(\sync_reg[10]_16 ),
        .CE(1'b1),
        .CLR(\sync_reg[0]_0 ),
        .D(p_0_out[1]),
        .Q(p_0_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_reg[2] 
       (.C(\sync_reg[10]_16 ),
        .CE(1'b1),
        .CLR(\sync_reg[0]_0 ),
        .D(p_0_out[2]),
        .Q(p_0_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_reg[3] 
       (.C(\sync_reg[10]_16 ),
        .CE(1'b1),
        .CLR(\sync_reg[0]_0 ),
        .D(p_0_out[3]),
        .Q(p_0_out[4]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_reg[4] 
       (.C(\sync_reg[10]_16 ),
        .CE(1'b1),
        .CLR(\sync_reg[0]_0 ),
        .D(p_0_out[4]),
        .Q(p_0_out[5]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_reg[5] 
       (.C(\sync_reg[10]_16 ),
        .CE(1'b1),
        .CLR(\sync_reg[0]_0 ),
        .D(p_0_out[5]),
        .Q(p_0_out[6]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_reg[6] 
       (.C(\sync_reg[10]_16 ),
        .CE(1'b1),
        .CLR(\sync_reg[0]_0 ),
        .D(p_0_out[6]),
        .Q(p_0_out[7]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_reg[7] 
       (.C(\sync_reg[10]_16 ),
        .CE(1'b1),
        .CLR(\sync_reg[0]_0 ),
        .D(p_0_out[7]),
        .Q(p_0_out[8]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_reg[8] 
       (.C(\sync_reg[10]_16 ),
        .CE(1'b1),
        .CLR(\sync_reg[0]_0 ),
        .D(p_0_out[8]),
        .Q(p_0_out[9]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_reg[9] 
       (.C(\sync_reg[10]_16 ),
        .CE(1'b1),
        .CLR(\sync_reg[0]_0 ),
        .D(p_0_out[9]),
        .Q(p_0_out[10]));
  LUT3 #(
    .INIT(8'h7F)) 
    u_tx_i_1
       (.I0(Q),
        .I1(gmii_txen_reg),
        .I2(gmii_txen_reg_0),
        .O(\sync_reg[10]_0 ));
endmodule

(* ORIG_REF_NAME = "gig_eth_hsr_sync" *) 
module gig_eth_hsr_sync_4
   (Q,
    CLK,
    \sync_reg[0]_0 ,
    rst_readyU);
  output [0:0]Q;
  input CLK;
  input \sync_reg[0]_0 ;
  input rst_readyU;

  wire CLK;
  wire [0:0]Q;
  wire [10:1]p_0_out;
  wire rst_readyU;
  wire \sync_reg[0]_0 ;

  FDCE #(
    .INIT(1'b0)) 
    \sync_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\sync_reg[0]_0 ),
        .D(rst_readyU),
        .Q(p_0_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\sync_reg[0]_0 ),
        .D(p_0_out[10]),
        .Q(Q));
  FDCE #(
    .INIT(1'b0)) 
    \sync_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\sync_reg[0]_0 ),
        .D(p_0_out[1]),
        .Q(p_0_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\sync_reg[0]_0 ),
        .D(p_0_out[2]),
        .Q(p_0_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\sync_reg[0]_0 ),
        .D(p_0_out[3]),
        .Q(p_0_out[4]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\sync_reg[0]_0 ),
        .D(p_0_out[4]),
        .Q(p_0_out[5]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\sync_reg[0]_0 ),
        .D(p_0_out[5]),
        .Q(p_0_out[6]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\sync_reg[0]_0 ),
        .D(p_0_out[6]),
        .Q(p_0_out[7]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\sync_reg[0]_0 ),
        .D(p_0_out[7]),
        .Q(p_0_out[8]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\sync_reg[0]_0 ),
        .D(p_0_out[8]),
        .Q(p_0_out[9]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\sync_reg[0]_0 ),
        .D(p_0_out[9]),
        .Q(p_0_out[10]));
endmodule

module proxy_table
   (Q,
    net_mac_src_hit_vld,
    net_mac_src_hit,
    mac_src_hit_vld,
    net_mac_dst_hit_vld,
    \grt_reg[4]_0 ,
    gtx_clk,
    \head_reg[0]_0 ,
    \grt_reg[0]_0 ,
    mac_src_vld,
    net_mac_dst_vld,
    net_mac_src_vld,
    \grt_reg[3]_0 ,
    \grt_reg[2]_0 ,
    net_mac_dst,
    net_mac_src,
    hit_entry1_carry__2_i_6_0,
    mac_src,
    hit_entry1_carry__2_i_6_1,
    stateH_reg_0,
    \store_reg[5][3]_0 ,
    \store_reg[0][41]_0 ,
    \store_reg[13][33]_0 ,
    \store_reg[4][26]_0 ,
    \store_reg[9][18]_0 ,
    \store_reg[8][11]_0 );
  output [0:0]Q;
  output net_mac_src_hit_vld;
  output net_mac_src_hit;
  output mac_src_hit_vld;
  output net_mac_dst_hit_vld;
  output \grt_reg[4]_0 ;
  input gtx_clk;
  input \head_reg[0]_0 ;
  input \grt_reg[0]_0 ;
  input mac_src_vld;
  input net_mac_dst_vld;
  input net_mac_src_vld;
  input \grt_reg[3]_0 ;
  input \grt_reg[2]_0 ;
  input [46:0]net_mac_dst;
  input [46:0]net_mac_src;
  input [46:0]hit_entry1_carry__2_i_6_0;
  input [46:0]mac_src;
  input [46:0]hit_entry1_carry__2_i_6_1;
  input stateH_reg_0;
  input \store_reg[5][3]_0 ;
  input \store_reg[0][41]_0 ;
  input \store_reg[13][33]_0 ;
  input \store_reg[4][26]_0 ;
  input \store_reg[9][18]_0 ;
  input \store_reg[8][11]_0 ;

  wire [0:0]Q;
  wire [767:0]cam_tbl;
  wire \grt[1]_i_2_n_0 ;
  wire \grt[2]_i_2_n_0 ;
  wire \grt[2]_i_3_n_0 ;
  wire \grt[3]_i_2_n_0 ;
  wire \grt[4]_i_2_n_0 ;
  wire \grt[4]_i_3_n_0 ;
  wire \grt[4]_i_4_n_0 ;
  wire \grt[4]_i_5_n_0 ;
  wire [4:0]grt_nxt;
  wire \grt_reg[0]_0 ;
  wire \grt_reg[2]_0 ;
  wire \grt_reg[3]_0 ;
  wire \grt_reg[4]_0 ;
  wire gtx_clk;
  wire \head[0]_i_1_n_0 ;
  wire \head[1]_i_1_n_0 ;
  wire \head[2]_i_1_n_0 ;
  wire \head[3]_i_1_n_0 ;
  wire \head[3]_i_2_n_0 ;
  wire \head[3]_i_3_n_0 ;
  wire \head[3]_i_4_n_0 ;
  wire \head[3]_i_5_n_0 ;
  wire [3:0]head_reg;
  wire \head_reg[0]_0 ;
  wire hit_entry1;
  wire hit_entry1_carry__0_i_10_n_0;
  wire hit_entry1_carry__0_i_11_n_0;
  wire hit_entry1_carry__0_i_12_n_0;
  wire hit_entry1_carry__0_i_13_n_0;
  wire hit_entry1_carry__0_i_14_n_0;
  wire hit_entry1_carry__0_i_15_n_0;
  wire hit_entry1_carry__0_i_16_n_0;
  wire hit_entry1_carry__0_i_17_n_0;
  wire hit_entry1_carry__0_i_18_n_0;
  wire hit_entry1_carry__0_i_19_n_0;
  wire hit_entry1_carry__0_i_1_n_0;
  wire hit_entry1_carry__0_i_20_n_0;
  wire hit_entry1_carry__0_i_21_n_0;
  wire hit_entry1_carry__0_i_22_n_0;
  wire hit_entry1_carry__0_i_23_n_0;
  wire hit_entry1_carry__0_i_24_n_0;
  wire hit_entry1_carry__0_i_25_n_0;
  wire hit_entry1_carry__0_i_26_n_0;
  wire hit_entry1_carry__0_i_27_n_0;
  wire hit_entry1_carry__0_i_28_n_0;
  wire hit_entry1_carry__0_i_2_n_0;
  wire hit_entry1_carry__0_i_3_n_0;
  wire hit_entry1_carry__0_i_4_n_0;
  wire hit_entry1_carry__0_i_5_n_0;
  wire hit_entry1_carry__0_i_6_n_0;
  wire hit_entry1_carry__0_i_7_n_0;
  wire hit_entry1_carry__0_i_8_n_0;
  wire hit_entry1_carry__0_i_9_n_0;
  wire hit_entry1_carry__1_i_10_n_0;
  wire hit_entry1_carry__1_i_11_n_0;
  wire hit_entry1_carry__1_i_12_n_0;
  wire hit_entry1_carry__1_i_13_n_0;
  wire hit_entry1_carry__1_i_14_n_0;
  wire hit_entry1_carry__1_i_15_n_0;
  wire hit_entry1_carry__1_i_16_n_0;
  wire hit_entry1_carry__1_i_17_n_0;
  wire hit_entry1_carry__1_i_18_n_0;
  wire hit_entry1_carry__1_i_19_n_0;
  wire hit_entry1_carry__1_i_1_n_0;
  wire hit_entry1_carry__1_i_20_n_0;
  wire hit_entry1_carry__1_i_21_n_0;
  wire hit_entry1_carry__1_i_22_n_0;
  wire hit_entry1_carry__1_i_23_n_0;
  wire hit_entry1_carry__1_i_24_n_0;
  wire hit_entry1_carry__1_i_25_n_0;
  wire hit_entry1_carry__1_i_26_n_0;
  wire hit_entry1_carry__1_i_27_n_0;
  wire hit_entry1_carry__1_i_28_n_0;
  wire hit_entry1_carry__1_i_2_n_0;
  wire hit_entry1_carry__1_i_3_n_0;
  wire hit_entry1_carry__1_i_4_n_0;
  wire hit_entry1_carry__1_i_5_n_0;
  wire hit_entry1_carry__1_i_6_n_0;
  wire hit_entry1_carry__1_i_7_n_0;
  wire hit_entry1_carry__1_i_8_n_0;
  wire hit_entry1_carry__1_i_9_n_0;
  wire hit_entry1_carry__2_i_10_n_0;
  wire hit_entry1_carry__2_i_11_n_0;
  wire hit_entry1_carry__2_i_12_n_0;
  wire hit_entry1_carry__2_i_13_n_0;
  wire hit_entry1_carry__2_i_14_n_0;
  wire hit_entry1_carry__2_i_15_n_0;
  wire hit_entry1_carry__2_i_16_n_0;
  wire hit_entry1_carry__2_i_17_n_0;
  wire hit_entry1_carry__2_i_18_n_0;
  wire hit_entry1_carry__2_i_19_n_0;
  wire hit_entry1_carry__2_i_1_n_0;
  wire hit_entry1_carry__2_i_20_n_0;
  wire hit_entry1_carry__2_i_21_n_0;
  wire hit_entry1_carry__2_i_22_n_0;
  wire hit_entry1_carry__2_i_23_n_0;
  wire hit_entry1_carry__2_i_24_n_0;
  wire hit_entry1_carry__2_i_25_n_0;
  wire hit_entry1_carry__2_i_26_n_0;
  wire hit_entry1_carry__2_i_2_n_0;
  wire hit_entry1_carry__2_i_3_n_0;
  wire hit_entry1_carry__2_i_4_n_0;
  wire hit_entry1_carry__2_i_5_n_0;
  wire [46:0]hit_entry1_carry__2_i_6_0;
  wire [46:0]hit_entry1_carry__2_i_6_1;
  wire hit_entry1_carry__2_i_6_n_0;
  wire hit_entry1_carry__2_i_7_n_0;
  wire hit_entry1_carry__2_i_8_n_0;
  wire hit_entry1_carry__2_i_9_n_0;
  wire hit_entry1_carry_i_10_n_0;
  wire hit_entry1_carry_i_11_n_0;
  wire hit_entry1_carry_i_12_n_0;
  wire hit_entry1_carry_i_13_n_0;
  wire hit_entry1_carry_i_14_n_0;
  wire hit_entry1_carry_i_15_n_0;
  wire hit_entry1_carry_i_16_n_0;
  wire hit_entry1_carry_i_17_n_0;
  wire hit_entry1_carry_i_18_n_0;
  wire hit_entry1_carry_i_19_n_0;
  wire hit_entry1_carry_i_1_n_0;
  wire hit_entry1_carry_i_20_n_0;
  wire hit_entry1_carry_i_21_n_0;
  wire hit_entry1_carry_i_22_n_0;
  wire hit_entry1_carry_i_23_n_0;
  wire hit_entry1_carry_i_24_n_0;
  wire hit_entry1_carry_i_25_n_0;
  wire hit_entry1_carry_i_26_n_0;
  wire hit_entry1_carry_i_27_n_0;
  wire hit_entry1_carry_i_28_n_0;
  wire hit_entry1_carry_i_29_n_0;
  wire hit_entry1_carry_i_2_n_0;
  wire hit_entry1_carry_i_3_n_0;
  wire hit_entry1_carry_i_4_n_0;
  wire hit_entry1_carry_i_5_n_0;
  wire hit_entry1_carry_i_6_n_0;
  wire hit_entry1_carry_i_7_n_0;
  wire hit_entry1_carry_i_8_n_0;
  wire hit_entry1_carry_i_9_n_0;
  wire hit_entry_100;
  wire hit_entry_100_carry__0_i_1_n_0;
  wire hit_entry_100_carry__0_i_2_n_0;
  wire hit_entry_100_carry__0_i_3_n_0;
  wire hit_entry_100_carry__0_i_4_n_0;
  wire hit_entry_100_carry__1_i_1_n_0;
  wire hit_entry_100_carry__1_i_2_n_0;
  wire hit_entry_100_carry__1_i_3_n_0;
  wire hit_entry_100_carry__1_i_4_n_0;
  wire hit_entry_100_carry__2_i_1_n_0;
  wire hit_entry_100_carry__2_i_2_n_0;
  wire hit_entry_100_carry__2_i_3_n_0;
  wire hit_entry_100_carry__2_i_4_n_0;
  wire hit_entry_100_carry_i_1_n_0;
  wire hit_entry_100_carry_i_2_n_0;
  wire hit_entry_100_carry_i_3_n_0;
  wire hit_entry_100_carry_i_4_n_0;
  wire hit_entry_1013_in;
  wire hit_entry_10_carry__0_i_1_n_0;
  wire hit_entry_10_carry__0_i_2_n_0;
  wire hit_entry_10_carry__0_i_3_n_0;
  wire hit_entry_10_carry__0_i_4_n_0;
  wire hit_entry_10_carry__1_i_1_n_0;
  wire hit_entry_10_carry__1_i_2_n_0;
  wire hit_entry_10_carry__1_i_3_n_0;
  wire hit_entry_10_carry__1_i_4_n_0;
  wire hit_entry_10_carry__2_i_1_n_0;
  wire hit_entry_10_carry__2_i_2_n_0;
  wire hit_entry_10_carry__2_i_3_n_0;
  wire hit_entry_10_carry__2_i_4_n_0;
  wire hit_entry_10_carry_i_1_n_0;
  wire hit_entry_10_carry_i_2_n_0;
  wire hit_entry_10_carry_i_3_n_0;
  wire hit_entry_10_carry_i_4_n_0;
  wire hit_entry_110;
  wire hit_entry_110_carry__0_i_1_n_0;
  wire hit_entry_110_carry__0_i_2_n_0;
  wire hit_entry_110_carry__0_i_3_n_0;
  wire hit_entry_110_carry__0_i_4_n_0;
  wire hit_entry_110_carry__1_i_1_n_0;
  wire hit_entry_110_carry__1_i_2_n_0;
  wire hit_entry_110_carry__1_i_3_n_0;
  wire hit_entry_110_carry__1_i_4_n_0;
  wire hit_entry_110_carry__2_i_1_n_0;
  wire hit_entry_110_carry__2_i_2_n_0;
  wire hit_entry_110_carry__2_i_3_n_0;
  wire hit_entry_110_carry__2_i_4_n_0;
  wire hit_entry_110_carry_i_1_n_0;
  wire hit_entry_110_carry_i_2_n_0;
  wire hit_entry_110_carry_i_3_n_0;
  wire hit_entry_110_carry_i_4_n_0;
  wire hit_entry_120;
  wire hit_entry_120_carry__0_i_1_n_0;
  wire hit_entry_120_carry__0_i_2_n_0;
  wire hit_entry_120_carry__0_i_3_n_0;
  wire hit_entry_120_carry__0_i_4_n_0;
  wire hit_entry_120_carry__1_i_1_n_0;
  wire hit_entry_120_carry__1_i_2_n_0;
  wire hit_entry_120_carry__1_i_3_n_0;
  wire hit_entry_120_carry__1_i_4_n_0;
  wire hit_entry_120_carry__2_i_1_n_0;
  wire hit_entry_120_carry__2_i_2_n_0;
  wire hit_entry_120_carry__2_i_3_n_0;
  wire hit_entry_120_carry__2_i_4_n_0;
  wire hit_entry_120_carry_i_1_n_0;
  wire hit_entry_120_carry_i_2_n_0;
  wire hit_entry_120_carry_i_3_n_0;
  wire hit_entry_120_carry_i_4_n_0;
  wire hit_entry_130;
  wire hit_entry_130_carry__0_i_1_n_0;
  wire hit_entry_130_carry__0_i_2_n_0;
  wire hit_entry_130_carry__0_i_3_n_0;
  wire hit_entry_130_carry__0_i_4_n_0;
  wire hit_entry_130_carry__1_i_1_n_0;
  wire hit_entry_130_carry__1_i_2_n_0;
  wire hit_entry_130_carry__1_i_3_n_0;
  wire hit_entry_130_carry__1_i_4_n_0;
  wire hit_entry_130_carry__2_i_1_n_0;
  wire hit_entry_130_carry__2_i_2_n_0;
  wire hit_entry_130_carry__2_i_3_n_0;
  wire hit_entry_130_carry__2_i_4_n_0;
  wire hit_entry_130_carry_i_1_n_0;
  wire hit_entry_130_carry_i_2_n_0;
  wire hit_entry_130_carry_i_3_n_0;
  wire hit_entry_130_carry_i_4_n_0;
  wire hit_entry_140;
  wire hit_entry_140_carry__0_i_1_n_0;
  wire hit_entry_140_carry__0_i_2_n_0;
  wire hit_entry_140_carry__0_i_3_n_0;
  wire hit_entry_140_carry__0_i_4_n_0;
  wire hit_entry_140_carry__1_i_1_n_0;
  wire hit_entry_140_carry__1_i_2_n_0;
  wire hit_entry_140_carry__1_i_3_n_0;
  wire hit_entry_140_carry__1_i_4_n_0;
  wire hit_entry_140_carry__2_i_1_n_0;
  wire hit_entry_140_carry__2_i_2_n_0;
  wire hit_entry_140_carry__2_i_3_n_0;
  wire hit_entry_140_carry__2_i_4_n_0;
  wire hit_entry_140_carry_i_1_n_0;
  wire hit_entry_140_carry_i_2_n_0;
  wire hit_entry_140_carry_i_3_n_0;
  wire hit_entry_140_carry_i_4_n_0;
  wire hit_entry_150;
  wire hit_entry_150_carry__0_i_1_n_0;
  wire hit_entry_150_carry__0_i_2_n_0;
  wire hit_entry_150_carry__0_i_3_n_0;
  wire hit_entry_150_carry__0_i_4_n_0;
  wire hit_entry_150_carry__1_i_1_n_0;
  wire hit_entry_150_carry__1_i_2_n_0;
  wire hit_entry_150_carry__1_i_3_n_0;
  wire hit_entry_150_carry__1_i_4_n_0;
  wire hit_entry_150_carry__2_i_1_n_0;
  wire hit_entry_150_carry__2_i_2_n_0;
  wire hit_entry_150_carry__2_i_3_n_0;
  wire hit_entry_150_carry__2_i_4_n_0;
  wire hit_entry_150_carry_i_1_n_0;
  wire hit_entry_150_carry_i_2_n_0;
  wire hit_entry_150_carry_i_3_n_0;
  wire hit_entry_150_carry_i_4_n_0;
  wire hit_entry_20;
  wire hit_entry_20_carry__0_i_1_n_0;
  wire hit_entry_20_carry__0_i_2_n_0;
  wire hit_entry_20_carry__0_i_3_n_0;
  wire hit_entry_20_carry__0_i_4_n_0;
  wire hit_entry_20_carry__1_i_1_n_0;
  wire hit_entry_20_carry__1_i_2_n_0;
  wire hit_entry_20_carry__1_i_3_n_0;
  wire hit_entry_20_carry__1_i_4_n_0;
  wire hit_entry_20_carry__2_i_1_n_0;
  wire hit_entry_20_carry__2_i_2_n_0;
  wire hit_entry_20_carry__2_i_3_n_0;
  wire hit_entry_20_carry__2_i_4_n_0;
  wire hit_entry_20_carry_i_1_n_0;
  wire hit_entry_20_carry_i_2_n_0;
  wire hit_entry_20_carry_i_3_n_0;
  wire hit_entry_20_carry_i_4_n_0;
  wire hit_entry_30;
  wire hit_entry_30_carry__0_i_1_n_0;
  wire hit_entry_30_carry__0_i_2_n_0;
  wire hit_entry_30_carry__0_i_3_n_0;
  wire hit_entry_30_carry__0_i_4_n_0;
  wire hit_entry_30_carry__1_i_1_n_0;
  wire hit_entry_30_carry__1_i_2_n_0;
  wire hit_entry_30_carry__1_i_3_n_0;
  wire hit_entry_30_carry__1_i_4_n_0;
  wire hit_entry_30_carry__2_i_1_n_0;
  wire hit_entry_30_carry__2_i_2_n_0;
  wire hit_entry_30_carry__2_i_3_n_0;
  wire hit_entry_30_carry__2_i_4_n_0;
  wire hit_entry_30_carry_i_1_n_0;
  wire hit_entry_30_carry_i_2_n_0;
  wire hit_entry_30_carry_i_3_n_0;
  wire hit_entry_30_carry_i_4_n_0;
  wire hit_entry_40;
  wire hit_entry_40_carry__0_i_1_n_0;
  wire hit_entry_40_carry__0_i_2_n_0;
  wire hit_entry_40_carry__0_i_3_n_0;
  wire hit_entry_40_carry__0_i_4_n_0;
  wire hit_entry_40_carry__1_i_1_n_0;
  wire hit_entry_40_carry__1_i_2_n_0;
  wire hit_entry_40_carry__1_i_3_n_0;
  wire hit_entry_40_carry__1_i_4_n_0;
  wire hit_entry_40_carry__2_i_1_n_0;
  wire hit_entry_40_carry__2_i_2_n_0;
  wire hit_entry_40_carry__2_i_3_n_0;
  wire hit_entry_40_carry__2_i_4_n_0;
  wire hit_entry_40_carry_i_1_n_0;
  wire hit_entry_40_carry_i_2_n_0;
  wire hit_entry_40_carry_i_3_n_0;
  wire hit_entry_40_carry_i_4_n_0;
  wire hit_entry_50;
  wire hit_entry_50_carry__0_i_1_n_0;
  wire hit_entry_50_carry__0_i_2_n_0;
  wire hit_entry_50_carry__0_i_3_n_0;
  wire hit_entry_50_carry__0_i_4_n_0;
  wire hit_entry_50_carry__1_i_1_n_0;
  wire hit_entry_50_carry__1_i_2_n_0;
  wire hit_entry_50_carry__1_i_3_n_0;
  wire hit_entry_50_carry__1_i_4_n_0;
  wire hit_entry_50_carry__2_i_1_n_0;
  wire hit_entry_50_carry__2_i_2_n_0;
  wire hit_entry_50_carry__2_i_3_n_0;
  wire hit_entry_50_carry__2_i_4_n_0;
  wire hit_entry_50_carry_i_1_n_0;
  wire hit_entry_50_carry_i_2_n_0;
  wire hit_entry_50_carry_i_3_n_0;
  wire hit_entry_50_carry_i_4_n_0;
  wire hit_entry_60;
  wire hit_entry_60_carry__0_i_1_n_0;
  wire hit_entry_60_carry__0_i_2_n_0;
  wire hit_entry_60_carry__0_i_3_n_0;
  wire hit_entry_60_carry__0_i_4_n_0;
  wire hit_entry_60_carry__1_i_1_n_0;
  wire hit_entry_60_carry__1_i_2_n_0;
  wire hit_entry_60_carry__1_i_3_n_0;
  wire hit_entry_60_carry__1_i_4_n_0;
  wire hit_entry_60_carry__2_i_1_n_0;
  wire hit_entry_60_carry__2_i_2_n_0;
  wire hit_entry_60_carry__2_i_3_n_0;
  wire hit_entry_60_carry__2_i_4_n_0;
  wire hit_entry_60_carry_i_1_n_0;
  wire hit_entry_60_carry_i_2_n_0;
  wire hit_entry_60_carry_i_3_n_0;
  wire hit_entry_60_carry_i_4_n_0;
  wire hit_entry_70;
  wire hit_entry_70_carry__0_i_1_n_0;
  wire hit_entry_70_carry__0_i_2_n_0;
  wire hit_entry_70_carry__0_i_3_n_0;
  wire hit_entry_70_carry__0_i_4_n_0;
  wire hit_entry_70_carry__1_i_1_n_0;
  wire hit_entry_70_carry__1_i_2_n_0;
  wire hit_entry_70_carry__1_i_3_n_0;
  wire hit_entry_70_carry__1_i_4_n_0;
  wire hit_entry_70_carry__2_i_1_n_0;
  wire hit_entry_70_carry__2_i_2_n_0;
  wire hit_entry_70_carry__2_i_3_n_0;
  wire hit_entry_70_carry__2_i_4_n_0;
  wire hit_entry_70_carry_i_1_n_0;
  wire hit_entry_70_carry_i_2_n_0;
  wire hit_entry_70_carry_i_3_n_0;
  wire hit_entry_70_carry_i_4_n_0;
  wire hit_entry_80;
  wire hit_entry_80_carry__0_i_1_n_0;
  wire hit_entry_80_carry__0_i_2_n_0;
  wire hit_entry_80_carry__0_i_3_n_0;
  wire hit_entry_80_carry__0_i_4_n_0;
  wire hit_entry_80_carry__1_i_1_n_0;
  wire hit_entry_80_carry__1_i_2_n_0;
  wire hit_entry_80_carry__1_i_3_n_0;
  wire hit_entry_80_carry__1_i_4_n_0;
  wire hit_entry_80_carry__2_i_1_n_0;
  wire hit_entry_80_carry__2_i_2_n_0;
  wire hit_entry_80_carry__2_i_3_n_0;
  wire hit_entry_80_carry__2_i_4_n_0;
  wire hit_entry_80_carry_i_1_n_0;
  wire hit_entry_80_carry_i_2_n_0;
  wire hit_entry_80_carry_i_3_n_0;
  wire hit_entry_80_carry_i_4_n_0;
  wire hit_entry_90;
  wire hit_entry_90_carry__0_i_1_n_0;
  wire hit_entry_90_carry__0_i_2_n_0;
  wire hit_entry_90_carry__0_i_3_n_0;
  wire hit_entry_90_carry__0_i_4_n_0;
  wire hit_entry_90_carry__1_i_1_n_0;
  wire hit_entry_90_carry__1_i_2_n_0;
  wire hit_entry_90_carry__1_i_3_n_0;
  wire hit_entry_90_carry__1_i_4_n_0;
  wire hit_entry_90_carry__2_i_1_n_0;
  wire hit_entry_90_carry__2_i_2_n_0;
  wire hit_entry_90_carry__2_i_3_n_0;
  wire hit_entry_90_carry__2_i_4_n_0;
  wire hit_entry_90_carry_i_1_n_0;
  wire hit_entry_90_carry_i_2_n_0;
  wire hit_entry_90_carry_i_3_n_0;
  wire hit_entry_90_carry_i_4_n_0;
  wire [46:0]mac_src;
  wire mac_src_hit_vld;
  wire mac_src_vld;
  wire [46:0]net_mac_dst;
  wire net_mac_dst_hit_vld;
  wire net_mac_dst_vld;
  wire [46:0]net_mac_src;
  wire net_mac_src_hit;
  wire net_mac_src_hit_vld;
  wire net_mac_src_vld;
  wire [4:0]p_0_in;
  wire stateH;
  wire stateH_i_1_n_0;
  wire stateH_reg_0;
  wire \store[0][47]_i_10_n_0 ;
  wire \store[0][47]_i_11_n_0 ;
  wire \store[0][47]_i_12_n_0 ;
  wire \store[0][47]_i_13_n_0 ;
  wire \store[0][47]_i_14_n_0 ;
  wire \store[0][47]_i_1_n_0 ;
  wire \store[0][47]_i_3_n_0 ;
  wire \store[0][47]_i_4_n_0 ;
  wire \store[0][47]_i_5_n_0 ;
  wire \store[0][47]_i_6_n_0 ;
  wire \store[0][47]_i_7_n_0 ;
  wire \store[0][47]_i_8_n_0 ;
  wire \store[0][47]_i_9_n_0 ;
  wire \store[10][47]_i_1_n_0 ;
  wire \store[11][47]_i_1_n_0 ;
  wire \store[12][47]_i_1_n_0 ;
  wire \store[13][47]_i_1_n_0 ;
  wire \store[14][47]_i_1_n_0 ;
  wire \store[15][47]_i_1_n_0 ;
  wire \store[1][47]_i_1_n_0 ;
  wire \store[1][47]_i_2_n_0 ;
  wire \store[2][47]_i_1_n_0 ;
  wire \store[2][47]_i_2_n_0 ;
  wire \store[3][47]_i_1_n_0 ;
  wire \store[3][47]_i_2_n_0 ;
  wire \store[4][47]_i_1_n_0 ;
  wire \store[5][47]_i_1_n_0 ;
  wire \store[6][47]_i_1_n_0 ;
  wire \store[7][47]_i_1_n_0 ;
  wire \store[7][47]_i_2_n_0 ;
  wire \store[7][47]_i_3_n_0 ;
  wire \store[7][47]_i_4_n_0 ;
  wire \store[8][47]_i_1_n_0 ;
  wire \store[9][47]_i_1_n_0 ;
  wire \store_reg[0][41]_0 ;
  wire \store_reg[13][33]_0 ;
  wire \store_reg[4][26]_0 ;
  wire \store_reg[5][3]_0 ;
  wire \store_reg[8][11]_0 ;
  wire \store_reg[9][18]_0 ;

  LUT6 #(
    .INIT(64'h4040000040FF0000)) 
    \grt[0]_i_1 
       (.I0(\grt[4]_i_4_n_0 ),
        .I1(\grt[2]_i_3_n_0 ),
        .I2(p_0_in[0]),
        .I3(\grt_reg[0]_0 ),
        .I4(mac_src_vld),
        .I5(net_mac_dst_vld),
        .O(grt_nxt[0]));
  LUT6 #(
    .INIT(64'h555D000000000000)) 
    \grt[1]_i_1 
       (.I0(p_0_in[0]),
        .I1(\grt[2]_i_3_n_0 ),
        .I2(\grt[4]_i_4_n_0 ),
        .I3(mac_src_vld),
        .I4(\grt[1]_i_2_n_0 ),
        .I5(net_mac_dst_vld),
        .O(grt_nxt[1]));
  LUT6 #(
    .INIT(64'h40404040404040FF)) 
    \grt[1]_i_2 
       (.I0(Q),
        .I1(p_0_in[1]),
        .I2(\grt[2]_i_3_n_0 ),
        .I3(net_mac_src_vld),
        .I4(\grt_reg[3]_0 ),
        .I5(\grt_reg[2]_0 ),
        .O(\grt[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000800080008888)) 
    \grt[2]_i_1 
       (.I0(\grt[2]_i_2_n_0 ),
        .I1(\grt_reg[2]_0 ),
        .I2(Q),
        .I3(\grt[2]_i_3_n_0 ),
        .I4(\grt_reg[3]_0 ),
        .I5(net_mac_src_vld),
        .O(grt_nxt[2]));
  LUT6 #(
    .INIT(64'h000000501010FFFF)) 
    \grt[2]_i_2 
       (.I0(Q),
        .I1(net_mac_dst_vld),
        .I2(\grt[2]_i_3_n_0 ),
        .I3(mac_src_vld),
        .I4(p_0_in[1]),
        .I5(p_0_in[0]),
        .O(\grt[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \grt[2]_i_3 
       (.I0(p_0_in[4]),
        .I1(p_0_in[3]),
        .O(\grt[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0E000E00EE000E00)) 
    \grt[3]_i_1 
       (.I0(\grt[3]_i_2_n_0 ),
        .I1(\grt[4]_i_2_n_0 ),
        .I2(net_mac_src_vld),
        .I3(\grt_reg[3]_0 ),
        .I4(p_0_in[3]),
        .I5(p_0_in[4]),
        .O(grt_nxt[3]));
  LUT6 #(
    .INIT(64'h0005000500050007)) 
    \grt[3]_i_2 
       (.I0(Q),
        .I1(\grt_reg[2]_0 ),
        .I2(p_0_in[1]),
        .I3(p_0_in[0]),
        .I4(p_0_in[4]),
        .I5(p_0_in[3]),
        .O(\grt[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A8A8AA)) 
    \grt[4]_i_1 
       (.I0(net_mac_src_vld),
        .I1(\grt[4]_i_2_n_0 ),
        .I2(\grt[4]_i_3_n_0 ),
        .I3(p_0_in[3]),
        .I4(p_0_in[0]),
        .I5(\grt[4]_i_4_n_0 ),
        .O(grt_nxt[4]));
  LUT6 #(
    .INIT(64'h00000000101010F0)) 
    \grt[4]_i_2 
       (.I0(mac_src_vld),
        .I1(p_0_in[1]),
        .I2(\grt[2]_i_3_n_0 ),
        .I3(p_0_in[0]),
        .I4(net_mac_dst_vld),
        .I5(Q),
        .O(\grt[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000111F)) 
    \grt[4]_i_3 
       (.I0(Q),
        .I1(\grt_reg[3]_0 ),
        .I2(\grt_reg[2]_0 ),
        .I3(p_0_in[3]),
        .I4(\grt[4]_i_5_n_0 ),
        .I5(p_0_in[4]),
        .O(\grt[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \grt[4]_i_4 
       (.I0(Q),
        .I1(p_0_in[1]),
        .O(\grt[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \grt[4]_i_5 
       (.I0(p_0_in[0]),
        .I1(p_0_in[1]),
        .O(\grt[4]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \grt_reg[0] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(grt_nxt[0]),
        .Q(p_0_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grt_reg[1] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(grt_nxt[1]),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grt_reg[2] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(grt_nxt[2]),
        .Q(Q),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grt_reg[3] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(grt_nxt[3]),
        .Q(p_0_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grt_reg[4] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(grt_nxt[4]),
        .Q(p_0_in[4]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \head[0]_i_1 
       (.I0(head_reg[0]),
        .O(\head[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \head[1]_i_1 
       (.I0(head_reg[0]),
        .I1(head_reg[1]),
        .O(\head[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \head[2]_i_1 
       (.I0(head_reg[2]),
        .I1(head_reg[1]),
        .I2(head_reg[0]),
        .O(\head[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \head[3]_i_1 
       (.I0(\head[3]_i_3_n_0 ),
        .I1(stateH),
        .I2(\head[3]_i_4_n_0 ),
        .I3(\head[3]_i_5_n_0 ),
        .I4(\store[7][47]_i_3_n_0 ),
        .I5(\store[7][47]_i_4_n_0 ),
        .O(\head[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \head[3]_i_2 
       (.I0(head_reg[3]),
        .I1(head_reg[2]),
        .I2(head_reg[1]),
        .I3(head_reg[0]),
        .O(\head[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \head[3]_i_3 
       (.I0(p_0_in[0]),
        .I1(mac_src_vld),
        .O(\head[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \head[3]_i_4 
       (.I0(hit_entry_100),
        .I1(cam_tbl[527]),
        .I2(hit_entry_60),
        .I3(cam_tbl[335]),
        .I4(\store[0][47]_i_11_n_0 ),
        .O(\head[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \head[3]_i_5 
       (.I0(hit_entry_150),
        .I1(cam_tbl[767]),
        .I2(hit_entry_30),
        .I3(cam_tbl[191]),
        .I4(\store[0][47]_i_13_n_0 ),
        .O(\head[3]_i_5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \head_reg[0] 
       (.C(gtx_clk),
        .CE(\head[3]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\head[0]_i_1_n_0 ),
        .Q(head_reg[0]));
  FDCE #(
    .INIT(1'b0)) 
    \head_reg[1] 
       (.C(gtx_clk),
        .CE(\head[3]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\head[1]_i_1_n_0 ),
        .Q(head_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \head_reg[2] 
       (.C(gtx_clk),
        .CE(\head[3]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\head[2]_i_1_n_0 ),
        .Q(head_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \head_reg[3] 
       (.C(gtx_clk),
        .CE(\head[3]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\head[3]_i_2_n_0 ),
        .Q(head_reg[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry1_carry__0_i_1
       (.I0(cam_tbl[22]),
        .I1(hit_entry1_carry__0_i_5_n_0),
        .I2(cam_tbl[23]),
        .I3(hit_entry1_carry__0_i_6_n_0),
        .I4(hit_entry1_carry__0_i_7_n_0),
        .I5(cam_tbl[21]),
        .O(hit_entry1_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    hit_entry1_carry__0_i_10
       (.I0(hit_entry1_carry_i_17_n_0),
        .I1(hit_entry1_carry__0_i_22_n_0),
        .I2(net_mac_dst[18]),
        .I3(Q),
        .I4(net_mac_src[18]),
        .I5(p_0_in[4]),
        .O(hit_entry1_carry__0_i_10_n_0));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    hit_entry1_carry__0_i_11
       (.I0(hit_entry1_carry_i_17_n_0),
        .I1(hit_entry1_carry__0_i_23_n_0),
        .I2(net_mac_dst[16]),
        .I3(Q),
        .I4(net_mac_src[16]),
        .I5(p_0_in[4]),
        .O(hit_entry1_carry__0_i_11_n_0));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    hit_entry1_carry__0_i_12
       (.I0(hit_entry1_carry_i_17_n_0),
        .I1(hit_entry1_carry__0_i_24_n_0),
        .I2(net_mac_dst[17]),
        .I3(Q),
        .I4(net_mac_src[17]),
        .I5(p_0_in[4]),
        .O(hit_entry1_carry__0_i_12_n_0));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    hit_entry1_carry__0_i_13
       (.I0(hit_entry1_carry_i_17_n_0),
        .I1(hit_entry1_carry__0_i_25_n_0),
        .I2(net_mac_dst[15]),
        .I3(Q),
        .I4(net_mac_src[15]),
        .I5(p_0_in[4]),
        .O(hit_entry1_carry__0_i_13_n_0));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    hit_entry1_carry__0_i_14
       (.I0(hit_entry1_carry_i_17_n_0),
        .I1(hit_entry1_carry__0_i_26_n_0),
        .I2(net_mac_dst[13]),
        .I3(Q),
        .I4(net_mac_src[13]),
        .I5(p_0_in[4]),
        .O(hit_entry1_carry__0_i_14_n_0));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    hit_entry1_carry__0_i_15
       (.I0(hit_entry1_carry_i_17_n_0),
        .I1(hit_entry1_carry__0_i_27_n_0),
        .I2(net_mac_dst[14]),
        .I3(Q),
        .I4(net_mac_src[14]),
        .I5(p_0_in[4]),
        .O(hit_entry1_carry__0_i_15_n_0));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    hit_entry1_carry__0_i_16
       (.I0(hit_entry1_carry_i_17_n_0),
        .I1(hit_entry1_carry__0_i_28_n_0),
        .I2(net_mac_dst[12]),
        .I3(Q),
        .I4(net_mac_src[12]),
        .I5(p_0_in[4]),
        .O(hit_entry1_carry__0_i_16_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    hit_entry1_carry__0_i_17
       (.I0(hit_entry1_carry__2_i_6_0[22]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(mac_src[22]),
        .I4(p_0_in[3]),
        .I5(hit_entry1_carry__2_i_6_1[22]),
        .O(hit_entry1_carry__0_i_17_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    hit_entry1_carry__0_i_18
       (.I0(hit_entry1_carry__2_i_6_0[23]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(mac_src[23]),
        .I4(p_0_in[3]),
        .I5(hit_entry1_carry__2_i_6_1[23]),
        .O(hit_entry1_carry__0_i_18_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    hit_entry1_carry__0_i_19
       (.I0(hit_entry1_carry__2_i_6_0[21]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(mac_src[21]),
        .I4(p_0_in[3]),
        .I5(hit_entry1_carry__2_i_6_1[21]),
        .O(hit_entry1_carry__0_i_19_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry1_carry__0_i_2
       (.I0(cam_tbl[19]),
        .I1(hit_entry1_carry__0_i_8_n_0),
        .I2(cam_tbl[20]),
        .I3(hit_entry1_carry__0_i_9_n_0),
        .I4(hit_entry1_carry__0_i_10_n_0),
        .I5(cam_tbl[18]),
        .O(hit_entry1_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    hit_entry1_carry__0_i_20
       (.I0(hit_entry1_carry__2_i_6_0[19]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(mac_src[19]),
        .I4(p_0_in[3]),
        .I5(hit_entry1_carry__2_i_6_1[19]),
        .O(hit_entry1_carry__0_i_20_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    hit_entry1_carry__0_i_21
       (.I0(hit_entry1_carry__2_i_6_0[20]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(mac_src[20]),
        .I4(p_0_in[3]),
        .I5(hit_entry1_carry__2_i_6_1[20]),
        .O(hit_entry1_carry__0_i_21_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    hit_entry1_carry__0_i_22
       (.I0(hit_entry1_carry__2_i_6_0[18]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(mac_src[18]),
        .I4(p_0_in[3]),
        .I5(hit_entry1_carry__2_i_6_1[18]),
        .O(hit_entry1_carry__0_i_22_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    hit_entry1_carry__0_i_23
       (.I0(hit_entry1_carry__2_i_6_0[16]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(mac_src[16]),
        .I4(p_0_in[3]),
        .I5(hit_entry1_carry__2_i_6_1[16]),
        .O(hit_entry1_carry__0_i_23_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    hit_entry1_carry__0_i_24
       (.I0(hit_entry1_carry__2_i_6_0[17]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(mac_src[17]),
        .I4(p_0_in[3]),
        .I5(hit_entry1_carry__2_i_6_1[17]),
        .O(hit_entry1_carry__0_i_24_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    hit_entry1_carry__0_i_25
       (.I0(hit_entry1_carry__2_i_6_0[15]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(mac_src[15]),
        .I4(p_0_in[3]),
        .I5(hit_entry1_carry__2_i_6_1[15]),
        .O(hit_entry1_carry__0_i_25_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    hit_entry1_carry__0_i_26
       (.I0(hit_entry1_carry__2_i_6_0[13]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(mac_src[13]),
        .I4(p_0_in[3]),
        .I5(hit_entry1_carry__2_i_6_1[13]),
        .O(hit_entry1_carry__0_i_26_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    hit_entry1_carry__0_i_27
       (.I0(hit_entry1_carry__2_i_6_0[14]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(mac_src[14]),
        .I4(p_0_in[3]),
        .I5(hit_entry1_carry__2_i_6_1[14]),
        .O(hit_entry1_carry__0_i_27_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    hit_entry1_carry__0_i_28
       (.I0(hit_entry1_carry__2_i_6_0[12]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(mac_src[12]),
        .I4(p_0_in[3]),
        .I5(hit_entry1_carry__2_i_6_1[12]),
        .O(hit_entry1_carry__0_i_28_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry1_carry__0_i_3
       (.I0(cam_tbl[16]),
        .I1(hit_entry1_carry__0_i_11_n_0),
        .I2(cam_tbl[17]),
        .I3(hit_entry1_carry__0_i_12_n_0),
        .I4(hit_entry1_carry__0_i_13_n_0),
        .I5(cam_tbl[15]),
        .O(hit_entry1_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry1_carry__0_i_4
       (.I0(cam_tbl[13]),
        .I1(hit_entry1_carry__0_i_14_n_0),
        .I2(cam_tbl[14]),
        .I3(hit_entry1_carry__0_i_15_n_0),
        .I4(hit_entry1_carry__0_i_16_n_0),
        .I5(cam_tbl[12]),
        .O(hit_entry1_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    hit_entry1_carry__0_i_5
       (.I0(hit_entry1_carry_i_17_n_0),
        .I1(hit_entry1_carry__0_i_17_n_0),
        .I2(net_mac_dst[22]),
        .I3(Q),
        .I4(net_mac_src[22]),
        .I5(p_0_in[4]),
        .O(hit_entry1_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    hit_entry1_carry__0_i_6
       (.I0(hit_entry1_carry_i_17_n_0),
        .I1(hit_entry1_carry__0_i_18_n_0),
        .I2(net_mac_dst[23]),
        .I3(Q),
        .I4(net_mac_src[23]),
        .I5(p_0_in[4]),
        .O(hit_entry1_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    hit_entry1_carry__0_i_7
       (.I0(hit_entry1_carry_i_17_n_0),
        .I1(hit_entry1_carry__0_i_19_n_0),
        .I2(net_mac_dst[21]),
        .I3(Q),
        .I4(net_mac_src[21]),
        .I5(p_0_in[4]),
        .O(hit_entry1_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    hit_entry1_carry__0_i_8
       (.I0(hit_entry1_carry_i_17_n_0),
        .I1(hit_entry1_carry__0_i_20_n_0),
        .I2(net_mac_dst[19]),
        .I3(Q),
        .I4(net_mac_src[19]),
        .I5(p_0_in[4]),
        .O(hit_entry1_carry__0_i_8_n_0));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    hit_entry1_carry__0_i_9
       (.I0(hit_entry1_carry_i_17_n_0),
        .I1(hit_entry1_carry__0_i_21_n_0),
        .I2(net_mac_dst[20]),
        .I3(Q),
        .I4(net_mac_src[20]),
        .I5(p_0_in[4]),
        .O(hit_entry1_carry__0_i_9_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry1_carry__1_i_1
       (.I0(cam_tbl[34]),
        .I1(hit_entry1_carry__1_i_5_n_0),
        .I2(cam_tbl[35]),
        .I3(hit_entry1_carry__1_i_6_n_0),
        .I4(hit_entry1_carry__1_i_7_n_0),
        .I5(cam_tbl[33]),
        .O(hit_entry1_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    hit_entry1_carry__1_i_10
       (.I0(hit_entry1_carry_i_17_n_0),
        .I1(hit_entry1_carry__1_i_22_n_0),
        .I2(net_mac_dst[30]),
        .I3(Q),
        .I4(net_mac_src[30]),
        .I5(p_0_in[4]),
        .O(hit_entry1_carry__1_i_10_n_0));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    hit_entry1_carry__1_i_11
       (.I0(hit_entry1_carry_i_17_n_0),
        .I1(hit_entry1_carry__1_i_23_n_0),
        .I2(net_mac_dst[28]),
        .I3(Q),
        .I4(net_mac_src[28]),
        .I5(p_0_in[4]),
        .O(hit_entry1_carry__1_i_11_n_0));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    hit_entry1_carry__1_i_12
       (.I0(hit_entry1_carry_i_17_n_0),
        .I1(hit_entry1_carry__1_i_24_n_0),
        .I2(net_mac_dst[29]),
        .I3(Q),
        .I4(net_mac_src[29]),
        .I5(p_0_in[4]),
        .O(hit_entry1_carry__1_i_12_n_0));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    hit_entry1_carry__1_i_13
       (.I0(hit_entry1_carry_i_17_n_0),
        .I1(hit_entry1_carry__1_i_25_n_0),
        .I2(net_mac_dst[27]),
        .I3(Q),
        .I4(net_mac_src[27]),
        .I5(p_0_in[4]),
        .O(hit_entry1_carry__1_i_13_n_0));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    hit_entry1_carry__1_i_14
       (.I0(hit_entry1_carry_i_17_n_0),
        .I1(hit_entry1_carry__1_i_26_n_0),
        .I2(net_mac_dst[25]),
        .I3(Q),
        .I4(net_mac_src[25]),
        .I5(p_0_in[4]),
        .O(hit_entry1_carry__1_i_14_n_0));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    hit_entry1_carry__1_i_15
       (.I0(hit_entry1_carry_i_17_n_0),
        .I1(hit_entry1_carry__1_i_27_n_0),
        .I2(net_mac_dst[26]),
        .I3(Q),
        .I4(net_mac_src[26]),
        .I5(p_0_in[4]),
        .O(hit_entry1_carry__1_i_15_n_0));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    hit_entry1_carry__1_i_16
       (.I0(hit_entry1_carry_i_17_n_0),
        .I1(hit_entry1_carry__1_i_28_n_0),
        .I2(net_mac_dst[24]),
        .I3(Q),
        .I4(net_mac_src[24]),
        .I5(p_0_in[4]),
        .O(hit_entry1_carry__1_i_16_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    hit_entry1_carry__1_i_17
       (.I0(hit_entry1_carry__2_i_6_0[34]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(mac_src[34]),
        .I4(p_0_in[3]),
        .I5(hit_entry1_carry__2_i_6_1[34]),
        .O(hit_entry1_carry__1_i_17_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    hit_entry1_carry__1_i_18
       (.I0(hit_entry1_carry__2_i_6_0[35]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(mac_src[35]),
        .I4(p_0_in[3]),
        .I5(hit_entry1_carry__2_i_6_1[35]),
        .O(hit_entry1_carry__1_i_18_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    hit_entry1_carry__1_i_19
       (.I0(hit_entry1_carry__2_i_6_0[33]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(mac_src[33]),
        .I4(p_0_in[3]),
        .I5(hit_entry1_carry__2_i_6_1[33]),
        .O(hit_entry1_carry__1_i_19_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry1_carry__1_i_2
       (.I0(cam_tbl[31]),
        .I1(hit_entry1_carry__1_i_8_n_0),
        .I2(cam_tbl[32]),
        .I3(hit_entry1_carry__1_i_9_n_0),
        .I4(hit_entry1_carry__1_i_10_n_0),
        .I5(cam_tbl[30]),
        .O(hit_entry1_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    hit_entry1_carry__1_i_20
       (.I0(hit_entry1_carry__2_i_6_0[31]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(mac_src[31]),
        .I4(p_0_in[3]),
        .I5(hit_entry1_carry__2_i_6_1[31]),
        .O(hit_entry1_carry__1_i_20_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    hit_entry1_carry__1_i_21
       (.I0(hit_entry1_carry__2_i_6_0[32]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(mac_src[32]),
        .I4(p_0_in[3]),
        .I5(hit_entry1_carry__2_i_6_1[32]),
        .O(hit_entry1_carry__1_i_21_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    hit_entry1_carry__1_i_22
       (.I0(hit_entry1_carry__2_i_6_0[30]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(mac_src[30]),
        .I4(p_0_in[3]),
        .I5(hit_entry1_carry__2_i_6_1[30]),
        .O(hit_entry1_carry__1_i_22_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    hit_entry1_carry__1_i_23
       (.I0(hit_entry1_carry__2_i_6_0[28]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(mac_src[28]),
        .I4(p_0_in[3]),
        .I5(hit_entry1_carry__2_i_6_1[28]),
        .O(hit_entry1_carry__1_i_23_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    hit_entry1_carry__1_i_24
       (.I0(hit_entry1_carry__2_i_6_0[29]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(mac_src[29]),
        .I4(p_0_in[3]),
        .I5(hit_entry1_carry__2_i_6_1[29]),
        .O(hit_entry1_carry__1_i_24_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    hit_entry1_carry__1_i_25
       (.I0(hit_entry1_carry__2_i_6_0[27]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(mac_src[27]),
        .I4(p_0_in[3]),
        .I5(hit_entry1_carry__2_i_6_1[27]),
        .O(hit_entry1_carry__1_i_25_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    hit_entry1_carry__1_i_26
       (.I0(hit_entry1_carry__2_i_6_0[25]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(mac_src[25]),
        .I4(p_0_in[3]),
        .I5(hit_entry1_carry__2_i_6_1[25]),
        .O(hit_entry1_carry__1_i_26_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    hit_entry1_carry__1_i_27
       (.I0(hit_entry1_carry__2_i_6_0[26]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(mac_src[26]),
        .I4(p_0_in[3]),
        .I5(hit_entry1_carry__2_i_6_1[26]),
        .O(hit_entry1_carry__1_i_27_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    hit_entry1_carry__1_i_28
       (.I0(hit_entry1_carry__2_i_6_0[24]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(mac_src[24]),
        .I4(p_0_in[3]),
        .I5(hit_entry1_carry__2_i_6_1[24]),
        .O(hit_entry1_carry__1_i_28_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry1_carry__1_i_3
       (.I0(cam_tbl[28]),
        .I1(hit_entry1_carry__1_i_11_n_0),
        .I2(cam_tbl[29]),
        .I3(hit_entry1_carry__1_i_12_n_0),
        .I4(hit_entry1_carry__1_i_13_n_0),
        .I5(cam_tbl[27]),
        .O(hit_entry1_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry1_carry__1_i_4
       (.I0(cam_tbl[25]),
        .I1(hit_entry1_carry__1_i_14_n_0),
        .I2(cam_tbl[26]),
        .I3(hit_entry1_carry__1_i_15_n_0),
        .I4(hit_entry1_carry__1_i_16_n_0),
        .I5(cam_tbl[24]),
        .O(hit_entry1_carry__1_i_4_n_0));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    hit_entry1_carry__1_i_5
       (.I0(hit_entry1_carry_i_17_n_0),
        .I1(hit_entry1_carry__1_i_17_n_0),
        .I2(net_mac_dst[34]),
        .I3(Q),
        .I4(net_mac_src[34]),
        .I5(p_0_in[4]),
        .O(hit_entry1_carry__1_i_5_n_0));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    hit_entry1_carry__1_i_6
       (.I0(hit_entry1_carry_i_17_n_0),
        .I1(hit_entry1_carry__1_i_18_n_0),
        .I2(net_mac_dst[35]),
        .I3(Q),
        .I4(net_mac_src[35]),
        .I5(p_0_in[4]),
        .O(hit_entry1_carry__1_i_6_n_0));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    hit_entry1_carry__1_i_7
       (.I0(hit_entry1_carry_i_17_n_0),
        .I1(hit_entry1_carry__1_i_19_n_0),
        .I2(net_mac_dst[33]),
        .I3(Q),
        .I4(net_mac_src[33]),
        .I5(p_0_in[4]),
        .O(hit_entry1_carry__1_i_7_n_0));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    hit_entry1_carry__1_i_8
       (.I0(hit_entry1_carry_i_17_n_0),
        .I1(hit_entry1_carry__1_i_20_n_0),
        .I2(net_mac_dst[31]),
        .I3(Q),
        .I4(net_mac_src[31]),
        .I5(p_0_in[4]),
        .O(hit_entry1_carry__1_i_8_n_0));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    hit_entry1_carry__1_i_9
       (.I0(hit_entry1_carry_i_17_n_0),
        .I1(hit_entry1_carry__1_i_21_n_0),
        .I2(net_mac_dst[32]),
        .I3(Q),
        .I4(net_mac_src[32]),
        .I5(p_0_in[4]),
        .O(hit_entry1_carry__1_i_9_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    hit_entry1_carry__2_i_1
       (.I0(hit_entry1_carry__2_i_5_n_0),
        .I1(cam_tbl[45]),
        .I2(hit_entry1_carry__2_i_6_n_0),
        .I3(cam_tbl[46]),
        .O(hit_entry1_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    hit_entry1_carry__2_i_10
       (.I0(hit_entry1_carry_i_17_n_0),
        .I1(hit_entry1_carry__2_i_21_n_0),
        .I2(net_mac_dst[40]),
        .I3(Q),
        .I4(net_mac_src[40]),
        .I5(p_0_in[4]),
        .O(hit_entry1_carry__2_i_10_n_0));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    hit_entry1_carry__2_i_11
       (.I0(hit_entry1_carry_i_17_n_0),
        .I1(hit_entry1_carry__2_i_22_n_0),
        .I2(net_mac_dst[41]),
        .I3(Q),
        .I4(net_mac_src[41]),
        .I5(p_0_in[4]),
        .O(hit_entry1_carry__2_i_11_n_0));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    hit_entry1_carry__2_i_12
       (.I0(hit_entry1_carry_i_17_n_0),
        .I1(hit_entry1_carry__2_i_23_n_0),
        .I2(net_mac_dst[39]),
        .I3(Q),
        .I4(net_mac_src[39]),
        .I5(p_0_in[4]),
        .O(hit_entry1_carry__2_i_12_n_0));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    hit_entry1_carry__2_i_13
       (.I0(hit_entry1_carry_i_17_n_0),
        .I1(hit_entry1_carry__2_i_24_n_0),
        .I2(net_mac_dst[37]),
        .I3(Q),
        .I4(net_mac_src[37]),
        .I5(p_0_in[4]),
        .O(hit_entry1_carry__2_i_13_n_0));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    hit_entry1_carry__2_i_14
       (.I0(hit_entry1_carry_i_17_n_0),
        .I1(hit_entry1_carry__2_i_25_n_0),
        .I2(net_mac_dst[38]),
        .I3(Q),
        .I4(net_mac_src[38]),
        .I5(p_0_in[4]),
        .O(hit_entry1_carry__2_i_14_n_0));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    hit_entry1_carry__2_i_15
       (.I0(hit_entry1_carry_i_17_n_0),
        .I1(hit_entry1_carry__2_i_26_n_0),
        .I2(net_mac_dst[36]),
        .I3(Q),
        .I4(net_mac_src[36]),
        .I5(p_0_in[4]),
        .O(hit_entry1_carry__2_i_15_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    hit_entry1_carry__2_i_16
       (.I0(hit_entry1_carry__2_i_6_0[45]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(mac_src[45]),
        .I4(p_0_in[3]),
        .I5(hit_entry1_carry__2_i_6_1[45]),
        .O(hit_entry1_carry__2_i_16_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    hit_entry1_carry__2_i_17
       (.I0(hit_entry1_carry__2_i_6_0[46]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(mac_src[46]),
        .I4(p_0_in[3]),
        .I5(hit_entry1_carry__2_i_6_1[46]),
        .O(hit_entry1_carry__2_i_17_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    hit_entry1_carry__2_i_18
       (.I0(hit_entry1_carry__2_i_6_0[43]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(mac_src[43]),
        .I4(p_0_in[3]),
        .I5(hit_entry1_carry__2_i_6_1[43]),
        .O(hit_entry1_carry__2_i_18_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    hit_entry1_carry__2_i_19
       (.I0(hit_entry1_carry__2_i_6_0[44]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(mac_src[44]),
        .I4(p_0_in[3]),
        .I5(hit_entry1_carry__2_i_6_1[44]),
        .O(hit_entry1_carry__2_i_19_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry1_carry__2_i_2
       (.I0(cam_tbl[43]),
        .I1(hit_entry1_carry__2_i_7_n_0),
        .I2(cam_tbl[44]),
        .I3(hit_entry1_carry__2_i_8_n_0),
        .I4(hit_entry1_carry__2_i_9_n_0),
        .I5(cam_tbl[42]),
        .O(hit_entry1_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    hit_entry1_carry__2_i_20
       (.I0(hit_entry1_carry__2_i_6_0[42]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(mac_src[42]),
        .I4(p_0_in[3]),
        .I5(hit_entry1_carry__2_i_6_1[42]),
        .O(hit_entry1_carry__2_i_20_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    hit_entry1_carry__2_i_21
       (.I0(hit_entry1_carry__2_i_6_0[40]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(mac_src[40]),
        .I4(p_0_in[3]),
        .I5(hit_entry1_carry__2_i_6_1[40]),
        .O(hit_entry1_carry__2_i_21_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    hit_entry1_carry__2_i_22
       (.I0(hit_entry1_carry__2_i_6_0[41]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(mac_src[41]),
        .I4(p_0_in[3]),
        .I5(hit_entry1_carry__2_i_6_1[41]),
        .O(hit_entry1_carry__2_i_22_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    hit_entry1_carry__2_i_23
       (.I0(hit_entry1_carry__2_i_6_0[39]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(mac_src[39]),
        .I4(p_0_in[3]),
        .I5(hit_entry1_carry__2_i_6_1[39]),
        .O(hit_entry1_carry__2_i_23_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    hit_entry1_carry__2_i_24
       (.I0(hit_entry1_carry__2_i_6_0[37]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(mac_src[37]),
        .I4(p_0_in[3]),
        .I5(hit_entry1_carry__2_i_6_1[37]),
        .O(hit_entry1_carry__2_i_24_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    hit_entry1_carry__2_i_25
       (.I0(hit_entry1_carry__2_i_6_0[38]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(mac_src[38]),
        .I4(p_0_in[3]),
        .I5(hit_entry1_carry__2_i_6_1[38]),
        .O(hit_entry1_carry__2_i_25_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    hit_entry1_carry__2_i_26
       (.I0(hit_entry1_carry__2_i_6_0[36]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(mac_src[36]),
        .I4(p_0_in[3]),
        .I5(hit_entry1_carry__2_i_6_1[36]),
        .O(hit_entry1_carry__2_i_26_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry1_carry__2_i_3
       (.I0(cam_tbl[40]),
        .I1(hit_entry1_carry__2_i_10_n_0),
        .I2(cam_tbl[41]),
        .I3(hit_entry1_carry__2_i_11_n_0),
        .I4(hit_entry1_carry__2_i_12_n_0),
        .I5(cam_tbl[39]),
        .O(hit_entry1_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry1_carry__2_i_4
       (.I0(cam_tbl[37]),
        .I1(hit_entry1_carry__2_i_13_n_0),
        .I2(cam_tbl[38]),
        .I3(hit_entry1_carry__2_i_14_n_0),
        .I4(hit_entry1_carry__2_i_15_n_0),
        .I5(cam_tbl[36]),
        .O(hit_entry1_carry__2_i_4_n_0));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    hit_entry1_carry__2_i_5
       (.I0(hit_entry1_carry_i_17_n_0),
        .I1(hit_entry1_carry__2_i_16_n_0),
        .I2(net_mac_dst[45]),
        .I3(Q),
        .I4(net_mac_src[45]),
        .I5(p_0_in[4]),
        .O(hit_entry1_carry__2_i_5_n_0));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    hit_entry1_carry__2_i_6
       (.I0(hit_entry1_carry_i_17_n_0),
        .I1(hit_entry1_carry__2_i_17_n_0),
        .I2(net_mac_dst[46]),
        .I3(Q),
        .I4(net_mac_src[46]),
        .I5(p_0_in[4]),
        .O(hit_entry1_carry__2_i_6_n_0));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    hit_entry1_carry__2_i_7
       (.I0(hit_entry1_carry_i_17_n_0),
        .I1(hit_entry1_carry__2_i_18_n_0),
        .I2(net_mac_dst[43]),
        .I3(Q),
        .I4(net_mac_src[43]),
        .I5(p_0_in[4]),
        .O(hit_entry1_carry__2_i_7_n_0));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    hit_entry1_carry__2_i_8
       (.I0(hit_entry1_carry_i_17_n_0),
        .I1(hit_entry1_carry__2_i_19_n_0),
        .I2(net_mac_dst[44]),
        .I3(Q),
        .I4(net_mac_src[44]),
        .I5(p_0_in[4]),
        .O(hit_entry1_carry__2_i_8_n_0));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    hit_entry1_carry__2_i_9
       (.I0(hit_entry1_carry_i_17_n_0),
        .I1(hit_entry1_carry__2_i_20_n_0),
        .I2(net_mac_dst[42]),
        .I3(Q),
        .I4(net_mac_src[42]),
        .I5(p_0_in[4]),
        .O(hit_entry1_carry__2_i_9_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry1_carry_i_1
       (.I0(cam_tbl[10]),
        .I1(hit_entry1_carry_i_5_n_0),
        .I2(cam_tbl[11]),
        .I3(hit_entry1_carry_i_6_n_0),
        .I4(hit_entry1_carry_i_7_n_0),
        .I5(cam_tbl[9]),
        .O(hit_entry1_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    hit_entry1_carry_i_10
       (.I0(hit_entry1_carry_i_17_n_0),
        .I1(hit_entry1_carry_i_23_n_0),
        .I2(net_mac_dst[6]),
        .I3(Q),
        .I4(net_mac_src[6]),
        .I5(p_0_in[4]),
        .O(hit_entry1_carry_i_10_n_0));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    hit_entry1_carry_i_11
       (.I0(hit_entry1_carry_i_17_n_0),
        .I1(hit_entry1_carry_i_24_n_0),
        .I2(net_mac_dst[4]),
        .I3(Q),
        .I4(net_mac_src[4]),
        .I5(p_0_in[4]),
        .O(hit_entry1_carry_i_11_n_0));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    hit_entry1_carry_i_12
       (.I0(hit_entry1_carry_i_17_n_0),
        .I1(hit_entry1_carry_i_25_n_0),
        .I2(net_mac_dst[5]),
        .I3(Q),
        .I4(net_mac_src[5]),
        .I5(p_0_in[4]),
        .O(hit_entry1_carry_i_12_n_0));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    hit_entry1_carry_i_13
       (.I0(hit_entry1_carry_i_17_n_0),
        .I1(hit_entry1_carry_i_26_n_0),
        .I2(net_mac_dst[3]),
        .I3(Q),
        .I4(net_mac_src[3]),
        .I5(p_0_in[4]),
        .O(hit_entry1_carry_i_13_n_0));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    hit_entry1_carry_i_14
       (.I0(hit_entry1_carry_i_17_n_0),
        .I1(hit_entry1_carry_i_27_n_0),
        .I2(net_mac_dst[1]),
        .I3(Q),
        .I4(net_mac_src[1]),
        .I5(p_0_in[4]),
        .O(hit_entry1_carry_i_14_n_0));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    hit_entry1_carry_i_15
       (.I0(hit_entry1_carry_i_17_n_0),
        .I1(hit_entry1_carry_i_28_n_0),
        .I2(net_mac_dst[2]),
        .I3(Q),
        .I4(net_mac_src[2]),
        .I5(p_0_in[4]),
        .O(hit_entry1_carry_i_15_n_0));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    hit_entry1_carry_i_16
       (.I0(hit_entry1_carry_i_17_n_0),
        .I1(hit_entry1_carry_i_29_n_0),
        .I2(net_mac_dst[0]),
        .I3(Q),
        .I4(net_mac_src[0]),
        .I5(p_0_in[4]),
        .O(hit_entry1_carry_i_16_n_0));
  LUT5 #(
    .INIT(32'h00010116)) 
    hit_entry1_carry_i_17
       (.I0(p_0_in[0]),
        .I1(p_0_in[1]),
        .I2(Q),
        .I3(p_0_in[3]),
        .I4(p_0_in[4]),
        .O(hit_entry1_carry_i_17_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    hit_entry1_carry_i_18
       (.I0(hit_entry1_carry__2_i_6_0[10]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(mac_src[10]),
        .I4(p_0_in[3]),
        .I5(hit_entry1_carry__2_i_6_1[10]),
        .O(hit_entry1_carry_i_18_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    hit_entry1_carry_i_19
       (.I0(hit_entry1_carry__2_i_6_0[11]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(mac_src[11]),
        .I4(p_0_in[3]),
        .I5(hit_entry1_carry__2_i_6_1[11]),
        .O(hit_entry1_carry_i_19_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry1_carry_i_2
       (.I0(cam_tbl[7]),
        .I1(hit_entry1_carry_i_8_n_0),
        .I2(cam_tbl[8]),
        .I3(hit_entry1_carry_i_9_n_0),
        .I4(hit_entry1_carry_i_10_n_0),
        .I5(cam_tbl[6]),
        .O(hit_entry1_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    hit_entry1_carry_i_20
       (.I0(hit_entry1_carry__2_i_6_0[9]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(mac_src[9]),
        .I4(p_0_in[3]),
        .I5(hit_entry1_carry__2_i_6_1[9]),
        .O(hit_entry1_carry_i_20_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    hit_entry1_carry_i_21
       (.I0(hit_entry1_carry__2_i_6_0[7]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(mac_src[7]),
        .I4(p_0_in[3]),
        .I5(hit_entry1_carry__2_i_6_1[7]),
        .O(hit_entry1_carry_i_21_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    hit_entry1_carry_i_22
       (.I0(hit_entry1_carry__2_i_6_0[8]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(mac_src[8]),
        .I4(p_0_in[3]),
        .I5(hit_entry1_carry__2_i_6_1[8]),
        .O(hit_entry1_carry_i_22_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    hit_entry1_carry_i_23
       (.I0(hit_entry1_carry__2_i_6_0[6]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(mac_src[6]),
        .I4(p_0_in[3]),
        .I5(hit_entry1_carry__2_i_6_1[6]),
        .O(hit_entry1_carry_i_23_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    hit_entry1_carry_i_24
       (.I0(hit_entry1_carry__2_i_6_0[4]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(mac_src[4]),
        .I4(p_0_in[3]),
        .I5(hit_entry1_carry__2_i_6_1[4]),
        .O(hit_entry1_carry_i_24_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    hit_entry1_carry_i_25
       (.I0(hit_entry1_carry__2_i_6_0[5]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(mac_src[5]),
        .I4(p_0_in[3]),
        .I5(hit_entry1_carry__2_i_6_1[5]),
        .O(hit_entry1_carry_i_25_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    hit_entry1_carry_i_26
       (.I0(hit_entry1_carry__2_i_6_0[3]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(mac_src[3]),
        .I4(p_0_in[3]),
        .I5(hit_entry1_carry__2_i_6_1[3]),
        .O(hit_entry1_carry_i_26_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    hit_entry1_carry_i_27
       (.I0(hit_entry1_carry__2_i_6_0[1]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(mac_src[1]),
        .I4(p_0_in[3]),
        .I5(hit_entry1_carry__2_i_6_1[1]),
        .O(hit_entry1_carry_i_27_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    hit_entry1_carry_i_28
       (.I0(hit_entry1_carry__2_i_6_0[2]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(mac_src[2]),
        .I4(p_0_in[3]),
        .I5(hit_entry1_carry__2_i_6_1[2]),
        .O(hit_entry1_carry_i_28_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    hit_entry1_carry_i_29
       (.I0(hit_entry1_carry__2_i_6_0[0]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(mac_src[0]),
        .I4(p_0_in[3]),
        .I5(hit_entry1_carry__2_i_6_1[0]),
        .O(hit_entry1_carry_i_29_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry1_carry_i_3
       (.I0(cam_tbl[4]),
        .I1(hit_entry1_carry_i_11_n_0),
        .I2(cam_tbl[5]),
        .I3(hit_entry1_carry_i_12_n_0),
        .I4(hit_entry1_carry_i_13_n_0),
        .I5(cam_tbl[3]),
        .O(hit_entry1_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry1_carry_i_4
       (.I0(cam_tbl[1]),
        .I1(hit_entry1_carry_i_14_n_0),
        .I2(cam_tbl[2]),
        .I3(hit_entry1_carry_i_15_n_0),
        .I4(hit_entry1_carry_i_16_n_0),
        .I5(cam_tbl[0]),
        .O(hit_entry1_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    hit_entry1_carry_i_5
       (.I0(hit_entry1_carry_i_17_n_0),
        .I1(hit_entry1_carry_i_18_n_0),
        .I2(net_mac_dst[10]),
        .I3(Q),
        .I4(net_mac_src[10]),
        .I5(p_0_in[4]),
        .O(hit_entry1_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    hit_entry1_carry_i_6
       (.I0(hit_entry1_carry_i_17_n_0),
        .I1(hit_entry1_carry_i_19_n_0),
        .I2(net_mac_dst[11]),
        .I3(Q),
        .I4(net_mac_src[11]),
        .I5(p_0_in[4]),
        .O(hit_entry1_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    hit_entry1_carry_i_7
       (.I0(hit_entry1_carry_i_17_n_0),
        .I1(hit_entry1_carry_i_20_n_0),
        .I2(net_mac_dst[9]),
        .I3(Q),
        .I4(net_mac_src[9]),
        .I5(p_0_in[4]),
        .O(hit_entry1_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    hit_entry1_carry_i_8
       (.I0(hit_entry1_carry_i_17_n_0),
        .I1(hit_entry1_carry_i_21_n_0),
        .I2(net_mac_dst[7]),
        .I3(Q),
        .I4(net_mac_src[7]),
        .I5(p_0_in[4]),
        .O(hit_entry1_carry_i_8_n_0));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    hit_entry1_carry_i_9
       (.I0(hit_entry1_carry_i_17_n_0),
        .I1(hit_entry1_carry_i_22_n_0),
        .I2(net_mac_dst[8]),
        .I3(Q),
        .I4(net_mac_src[8]),
        .I5(p_0_in[4]),
        .O(hit_entry1_carry_i_9_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_100_carry__0_i_1
       (.I0(cam_tbl[502]),
        .I1(hit_entry1_carry__0_i_5_n_0),
        .I2(cam_tbl[503]),
        .I3(hit_entry1_carry__0_i_6_n_0),
        .I4(hit_entry1_carry__0_i_7_n_0),
        .I5(cam_tbl[501]),
        .O(hit_entry_100_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_100_carry__0_i_2
       (.I0(cam_tbl[499]),
        .I1(hit_entry1_carry__0_i_8_n_0),
        .I2(cam_tbl[500]),
        .I3(hit_entry1_carry__0_i_9_n_0),
        .I4(hit_entry1_carry__0_i_10_n_0),
        .I5(cam_tbl[498]),
        .O(hit_entry_100_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_100_carry__0_i_3
       (.I0(cam_tbl[496]),
        .I1(hit_entry1_carry__0_i_11_n_0),
        .I2(cam_tbl[497]),
        .I3(hit_entry1_carry__0_i_12_n_0),
        .I4(hit_entry1_carry__0_i_13_n_0),
        .I5(cam_tbl[495]),
        .O(hit_entry_100_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_100_carry__0_i_4
       (.I0(cam_tbl[493]),
        .I1(hit_entry1_carry__0_i_14_n_0),
        .I2(cam_tbl[494]),
        .I3(hit_entry1_carry__0_i_15_n_0),
        .I4(hit_entry1_carry__0_i_16_n_0),
        .I5(cam_tbl[492]),
        .O(hit_entry_100_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_100_carry__1_i_1
       (.I0(cam_tbl[514]),
        .I1(hit_entry1_carry__1_i_5_n_0),
        .I2(cam_tbl[515]),
        .I3(hit_entry1_carry__1_i_6_n_0),
        .I4(hit_entry1_carry__1_i_7_n_0),
        .I5(cam_tbl[513]),
        .O(hit_entry_100_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_100_carry__1_i_2
       (.I0(cam_tbl[511]),
        .I1(hit_entry1_carry__1_i_8_n_0),
        .I2(cam_tbl[512]),
        .I3(hit_entry1_carry__1_i_9_n_0),
        .I4(hit_entry1_carry__1_i_10_n_0),
        .I5(cam_tbl[510]),
        .O(hit_entry_100_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_100_carry__1_i_3
       (.I0(cam_tbl[508]),
        .I1(hit_entry1_carry__1_i_11_n_0),
        .I2(cam_tbl[509]),
        .I3(hit_entry1_carry__1_i_12_n_0),
        .I4(hit_entry1_carry__1_i_13_n_0),
        .I5(cam_tbl[507]),
        .O(hit_entry_100_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_100_carry__1_i_4
       (.I0(cam_tbl[505]),
        .I1(hit_entry1_carry__1_i_14_n_0),
        .I2(cam_tbl[506]),
        .I3(hit_entry1_carry__1_i_15_n_0),
        .I4(hit_entry1_carry__1_i_16_n_0),
        .I5(cam_tbl[504]),
        .O(hit_entry_100_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    hit_entry_100_carry__2_i_1
       (.I0(hit_entry1_carry__2_i_5_n_0),
        .I1(cam_tbl[525]),
        .I2(hit_entry1_carry__2_i_6_n_0),
        .I3(cam_tbl[526]),
        .O(hit_entry_100_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_100_carry__2_i_2
       (.I0(cam_tbl[523]),
        .I1(hit_entry1_carry__2_i_7_n_0),
        .I2(cam_tbl[524]),
        .I3(hit_entry1_carry__2_i_8_n_0),
        .I4(hit_entry1_carry__2_i_9_n_0),
        .I5(cam_tbl[522]),
        .O(hit_entry_100_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_100_carry__2_i_3
       (.I0(cam_tbl[520]),
        .I1(hit_entry1_carry__2_i_10_n_0),
        .I2(cam_tbl[521]),
        .I3(hit_entry1_carry__2_i_11_n_0),
        .I4(hit_entry1_carry__2_i_12_n_0),
        .I5(cam_tbl[519]),
        .O(hit_entry_100_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_100_carry__2_i_4
       (.I0(cam_tbl[517]),
        .I1(hit_entry1_carry__2_i_13_n_0),
        .I2(cam_tbl[518]),
        .I3(hit_entry1_carry__2_i_14_n_0),
        .I4(hit_entry1_carry__2_i_15_n_0),
        .I5(cam_tbl[516]),
        .O(hit_entry_100_carry__2_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_100_carry_i_1
       (.I0(cam_tbl[490]),
        .I1(hit_entry1_carry_i_5_n_0),
        .I2(cam_tbl[491]),
        .I3(hit_entry1_carry_i_6_n_0),
        .I4(hit_entry1_carry_i_7_n_0),
        .I5(cam_tbl[489]),
        .O(hit_entry_100_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_100_carry_i_2
       (.I0(cam_tbl[487]),
        .I1(hit_entry1_carry_i_8_n_0),
        .I2(cam_tbl[488]),
        .I3(hit_entry1_carry_i_9_n_0),
        .I4(hit_entry1_carry_i_10_n_0),
        .I5(cam_tbl[486]),
        .O(hit_entry_100_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_100_carry_i_3
       (.I0(cam_tbl[484]),
        .I1(hit_entry1_carry_i_11_n_0),
        .I2(cam_tbl[485]),
        .I3(hit_entry1_carry_i_12_n_0),
        .I4(hit_entry1_carry_i_13_n_0),
        .I5(cam_tbl[483]),
        .O(hit_entry_100_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_100_carry_i_4
       (.I0(cam_tbl[481]),
        .I1(hit_entry1_carry_i_14_n_0),
        .I2(cam_tbl[482]),
        .I3(hit_entry1_carry_i_15_n_0),
        .I4(hit_entry1_carry_i_16_n_0),
        .I5(cam_tbl[480]),
        .O(hit_entry_100_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_10_carry__0_i_1
       (.I0(cam_tbl[70]),
        .I1(hit_entry1_carry__0_i_5_n_0),
        .I2(cam_tbl[71]),
        .I3(hit_entry1_carry__0_i_6_n_0),
        .I4(hit_entry1_carry__0_i_7_n_0),
        .I5(cam_tbl[69]),
        .O(hit_entry_10_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_10_carry__0_i_2
       (.I0(cam_tbl[67]),
        .I1(hit_entry1_carry__0_i_8_n_0),
        .I2(cam_tbl[68]),
        .I3(hit_entry1_carry__0_i_9_n_0),
        .I4(hit_entry1_carry__0_i_10_n_0),
        .I5(cam_tbl[66]),
        .O(hit_entry_10_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_10_carry__0_i_3
       (.I0(cam_tbl[64]),
        .I1(hit_entry1_carry__0_i_11_n_0),
        .I2(cam_tbl[65]),
        .I3(hit_entry1_carry__0_i_12_n_0),
        .I4(hit_entry1_carry__0_i_13_n_0),
        .I5(cam_tbl[63]),
        .O(hit_entry_10_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_10_carry__0_i_4
       (.I0(cam_tbl[61]),
        .I1(hit_entry1_carry__0_i_14_n_0),
        .I2(cam_tbl[62]),
        .I3(hit_entry1_carry__0_i_15_n_0),
        .I4(hit_entry1_carry__0_i_16_n_0),
        .I5(cam_tbl[60]),
        .O(hit_entry_10_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_10_carry__1_i_1
       (.I0(cam_tbl[82]),
        .I1(hit_entry1_carry__1_i_5_n_0),
        .I2(cam_tbl[83]),
        .I3(hit_entry1_carry__1_i_6_n_0),
        .I4(hit_entry1_carry__1_i_7_n_0),
        .I5(cam_tbl[81]),
        .O(hit_entry_10_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_10_carry__1_i_2
       (.I0(cam_tbl[79]),
        .I1(hit_entry1_carry__1_i_8_n_0),
        .I2(cam_tbl[80]),
        .I3(hit_entry1_carry__1_i_9_n_0),
        .I4(hit_entry1_carry__1_i_10_n_0),
        .I5(cam_tbl[78]),
        .O(hit_entry_10_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_10_carry__1_i_3
       (.I0(cam_tbl[76]),
        .I1(hit_entry1_carry__1_i_11_n_0),
        .I2(cam_tbl[77]),
        .I3(hit_entry1_carry__1_i_12_n_0),
        .I4(hit_entry1_carry__1_i_13_n_0),
        .I5(cam_tbl[75]),
        .O(hit_entry_10_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_10_carry__1_i_4
       (.I0(cam_tbl[73]),
        .I1(hit_entry1_carry__1_i_14_n_0),
        .I2(cam_tbl[74]),
        .I3(hit_entry1_carry__1_i_15_n_0),
        .I4(hit_entry1_carry__1_i_16_n_0),
        .I5(cam_tbl[72]),
        .O(hit_entry_10_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    hit_entry_10_carry__2_i_1
       (.I0(hit_entry1_carry__2_i_5_n_0),
        .I1(cam_tbl[93]),
        .I2(hit_entry1_carry__2_i_6_n_0),
        .I3(cam_tbl[94]),
        .O(hit_entry_10_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_10_carry__2_i_2
       (.I0(cam_tbl[91]),
        .I1(hit_entry1_carry__2_i_7_n_0),
        .I2(cam_tbl[92]),
        .I3(hit_entry1_carry__2_i_8_n_0),
        .I4(hit_entry1_carry__2_i_9_n_0),
        .I5(cam_tbl[90]),
        .O(hit_entry_10_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_10_carry__2_i_3
       (.I0(cam_tbl[88]),
        .I1(hit_entry1_carry__2_i_10_n_0),
        .I2(cam_tbl[89]),
        .I3(hit_entry1_carry__2_i_11_n_0),
        .I4(hit_entry1_carry__2_i_12_n_0),
        .I5(cam_tbl[87]),
        .O(hit_entry_10_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_10_carry__2_i_4
       (.I0(cam_tbl[85]),
        .I1(hit_entry1_carry__2_i_13_n_0),
        .I2(cam_tbl[86]),
        .I3(hit_entry1_carry__2_i_14_n_0),
        .I4(hit_entry1_carry__2_i_15_n_0),
        .I5(cam_tbl[84]),
        .O(hit_entry_10_carry__2_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_10_carry_i_1
       (.I0(cam_tbl[58]),
        .I1(hit_entry1_carry_i_5_n_0),
        .I2(cam_tbl[59]),
        .I3(hit_entry1_carry_i_6_n_0),
        .I4(hit_entry1_carry_i_7_n_0),
        .I5(cam_tbl[57]),
        .O(hit_entry_10_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_10_carry_i_2
       (.I0(cam_tbl[55]),
        .I1(hit_entry1_carry_i_8_n_0),
        .I2(cam_tbl[56]),
        .I3(hit_entry1_carry_i_9_n_0),
        .I4(hit_entry1_carry_i_10_n_0),
        .I5(cam_tbl[54]),
        .O(hit_entry_10_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_10_carry_i_3
       (.I0(cam_tbl[52]),
        .I1(hit_entry1_carry_i_11_n_0),
        .I2(cam_tbl[53]),
        .I3(hit_entry1_carry_i_12_n_0),
        .I4(hit_entry1_carry_i_13_n_0),
        .I5(cam_tbl[51]),
        .O(hit_entry_10_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_10_carry_i_4
       (.I0(cam_tbl[49]),
        .I1(hit_entry1_carry_i_14_n_0),
        .I2(cam_tbl[50]),
        .I3(hit_entry1_carry_i_15_n_0),
        .I4(hit_entry1_carry_i_16_n_0),
        .I5(cam_tbl[48]),
        .O(hit_entry_10_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_110_carry__0_i_1
       (.I0(cam_tbl[550]),
        .I1(hit_entry1_carry__0_i_5_n_0),
        .I2(cam_tbl[551]),
        .I3(hit_entry1_carry__0_i_6_n_0),
        .I4(hit_entry1_carry__0_i_7_n_0),
        .I5(cam_tbl[549]),
        .O(hit_entry_110_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_110_carry__0_i_2
       (.I0(cam_tbl[547]),
        .I1(hit_entry1_carry__0_i_8_n_0),
        .I2(cam_tbl[548]),
        .I3(hit_entry1_carry__0_i_9_n_0),
        .I4(hit_entry1_carry__0_i_10_n_0),
        .I5(cam_tbl[546]),
        .O(hit_entry_110_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_110_carry__0_i_3
       (.I0(cam_tbl[544]),
        .I1(hit_entry1_carry__0_i_11_n_0),
        .I2(cam_tbl[545]),
        .I3(hit_entry1_carry__0_i_12_n_0),
        .I4(hit_entry1_carry__0_i_13_n_0),
        .I5(cam_tbl[543]),
        .O(hit_entry_110_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_110_carry__0_i_4
       (.I0(cam_tbl[541]),
        .I1(hit_entry1_carry__0_i_14_n_0),
        .I2(cam_tbl[542]),
        .I3(hit_entry1_carry__0_i_15_n_0),
        .I4(hit_entry1_carry__0_i_16_n_0),
        .I5(cam_tbl[540]),
        .O(hit_entry_110_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_110_carry__1_i_1
       (.I0(cam_tbl[562]),
        .I1(hit_entry1_carry__1_i_5_n_0),
        .I2(cam_tbl[563]),
        .I3(hit_entry1_carry__1_i_6_n_0),
        .I4(hit_entry1_carry__1_i_7_n_0),
        .I5(cam_tbl[561]),
        .O(hit_entry_110_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_110_carry__1_i_2
       (.I0(cam_tbl[559]),
        .I1(hit_entry1_carry__1_i_8_n_0),
        .I2(cam_tbl[560]),
        .I3(hit_entry1_carry__1_i_9_n_0),
        .I4(hit_entry1_carry__1_i_10_n_0),
        .I5(cam_tbl[558]),
        .O(hit_entry_110_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_110_carry__1_i_3
       (.I0(cam_tbl[556]),
        .I1(hit_entry1_carry__1_i_11_n_0),
        .I2(cam_tbl[557]),
        .I3(hit_entry1_carry__1_i_12_n_0),
        .I4(hit_entry1_carry__1_i_13_n_0),
        .I5(cam_tbl[555]),
        .O(hit_entry_110_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_110_carry__1_i_4
       (.I0(cam_tbl[553]),
        .I1(hit_entry1_carry__1_i_14_n_0),
        .I2(cam_tbl[554]),
        .I3(hit_entry1_carry__1_i_15_n_0),
        .I4(hit_entry1_carry__1_i_16_n_0),
        .I5(cam_tbl[552]),
        .O(hit_entry_110_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    hit_entry_110_carry__2_i_1
       (.I0(hit_entry1_carry__2_i_5_n_0),
        .I1(cam_tbl[573]),
        .I2(hit_entry1_carry__2_i_6_n_0),
        .I3(cam_tbl[574]),
        .O(hit_entry_110_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_110_carry__2_i_2
       (.I0(cam_tbl[571]),
        .I1(hit_entry1_carry__2_i_7_n_0),
        .I2(cam_tbl[572]),
        .I3(hit_entry1_carry__2_i_8_n_0),
        .I4(hit_entry1_carry__2_i_9_n_0),
        .I5(cam_tbl[570]),
        .O(hit_entry_110_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_110_carry__2_i_3
       (.I0(cam_tbl[568]),
        .I1(hit_entry1_carry__2_i_10_n_0),
        .I2(cam_tbl[569]),
        .I3(hit_entry1_carry__2_i_11_n_0),
        .I4(hit_entry1_carry__2_i_12_n_0),
        .I5(cam_tbl[567]),
        .O(hit_entry_110_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_110_carry__2_i_4
       (.I0(cam_tbl[565]),
        .I1(hit_entry1_carry__2_i_13_n_0),
        .I2(cam_tbl[566]),
        .I3(hit_entry1_carry__2_i_14_n_0),
        .I4(hit_entry1_carry__2_i_15_n_0),
        .I5(cam_tbl[564]),
        .O(hit_entry_110_carry__2_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_110_carry_i_1
       (.I0(cam_tbl[538]),
        .I1(hit_entry1_carry_i_5_n_0),
        .I2(cam_tbl[539]),
        .I3(hit_entry1_carry_i_6_n_0),
        .I4(hit_entry1_carry_i_7_n_0),
        .I5(cam_tbl[537]),
        .O(hit_entry_110_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_110_carry_i_2
       (.I0(cam_tbl[535]),
        .I1(hit_entry1_carry_i_8_n_0),
        .I2(cam_tbl[536]),
        .I3(hit_entry1_carry_i_9_n_0),
        .I4(hit_entry1_carry_i_10_n_0),
        .I5(cam_tbl[534]),
        .O(hit_entry_110_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_110_carry_i_3
       (.I0(cam_tbl[532]),
        .I1(hit_entry1_carry_i_11_n_0),
        .I2(cam_tbl[533]),
        .I3(hit_entry1_carry_i_12_n_0),
        .I4(hit_entry1_carry_i_13_n_0),
        .I5(cam_tbl[531]),
        .O(hit_entry_110_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_110_carry_i_4
       (.I0(cam_tbl[529]),
        .I1(hit_entry1_carry_i_14_n_0),
        .I2(cam_tbl[530]),
        .I3(hit_entry1_carry_i_15_n_0),
        .I4(hit_entry1_carry_i_16_n_0),
        .I5(cam_tbl[528]),
        .O(hit_entry_110_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_120_carry__0_i_1
       (.I0(cam_tbl[598]),
        .I1(hit_entry1_carry__0_i_5_n_0),
        .I2(cam_tbl[599]),
        .I3(hit_entry1_carry__0_i_6_n_0),
        .I4(hit_entry1_carry__0_i_7_n_0),
        .I5(cam_tbl[597]),
        .O(hit_entry_120_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_120_carry__0_i_2
       (.I0(cam_tbl[595]),
        .I1(hit_entry1_carry__0_i_8_n_0),
        .I2(cam_tbl[596]),
        .I3(hit_entry1_carry__0_i_9_n_0),
        .I4(hit_entry1_carry__0_i_10_n_0),
        .I5(cam_tbl[594]),
        .O(hit_entry_120_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_120_carry__0_i_3
       (.I0(cam_tbl[592]),
        .I1(hit_entry1_carry__0_i_11_n_0),
        .I2(cam_tbl[593]),
        .I3(hit_entry1_carry__0_i_12_n_0),
        .I4(hit_entry1_carry__0_i_13_n_0),
        .I5(cam_tbl[591]),
        .O(hit_entry_120_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_120_carry__0_i_4
       (.I0(cam_tbl[589]),
        .I1(hit_entry1_carry__0_i_14_n_0),
        .I2(cam_tbl[590]),
        .I3(hit_entry1_carry__0_i_15_n_0),
        .I4(hit_entry1_carry__0_i_16_n_0),
        .I5(cam_tbl[588]),
        .O(hit_entry_120_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_120_carry__1_i_1
       (.I0(cam_tbl[610]),
        .I1(hit_entry1_carry__1_i_5_n_0),
        .I2(cam_tbl[611]),
        .I3(hit_entry1_carry__1_i_6_n_0),
        .I4(hit_entry1_carry__1_i_7_n_0),
        .I5(cam_tbl[609]),
        .O(hit_entry_120_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_120_carry__1_i_2
       (.I0(cam_tbl[607]),
        .I1(hit_entry1_carry__1_i_8_n_0),
        .I2(cam_tbl[608]),
        .I3(hit_entry1_carry__1_i_9_n_0),
        .I4(hit_entry1_carry__1_i_10_n_0),
        .I5(cam_tbl[606]),
        .O(hit_entry_120_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_120_carry__1_i_3
       (.I0(cam_tbl[604]),
        .I1(hit_entry1_carry__1_i_11_n_0),
        .I2(cam_tbl[605]),
        .I3(hit_entry1_carry__1_i_12_n_0),
        .I4(hit_entry1_carry__1_i_13_n_0),
        .I5(cam_tbl[603]),
        .O(hit_entry_120_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_120_carry__1_i_4
       (.I0(cam_tbl[601]),
        .I1(hit_entry1_carry__1_i_14_n_0),
        .I2(cam_tbl[602]),
        .I3(hit_entry1_carry__1_i_15_n_0),
        .I4(hit_entry1_carry__1_i_16_n_0),
        .I5(cam_tbl[600]),
        .O(hit_entry_120_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    hit_entry_120_carry__2_i_1
       (.I0(hit_entry1_carry__2_i_5_n_0),
        .I1(cam_tbl[621]),
        .I2(hit_entry1_carry__2_i_6_n_0),
        .I3(cam_tbl[622]),
        .O(hit_entry_120_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_120_carry__2_i_2
       (.I0(cam_tbl[619]),
        .I1(hit_entry1_carry__2_i_7_n_0),
        .I2(cam_tbl[620]),
        .I3(hit_entry1_carry__2_i_8_n_0),
        .I4(hit_entry1_carry__2_i_9_n_0),
        .I5(cam_tbl[618]),
        .O(hit_entry_120_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_120_carry__2_i_3
       (.I0(cam_tbl[616]),
        .I1(hit_entry1_carry__2_i_10_n_0),
        .I2(cam_tbl[617]),
        .I3(hit_entry1_carry__2_i_11_n_0),
        .I4(hit_entry1_carry__2_i_12_n_0),
        .I5(cam_tbl[615]),
        .O(hit_entry_120_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_120_carry__2_i_4
       (.I0(cam_tbl[613]),
        .I1(hit_entry1_carry__2_i_13_n_0),
        .I2(cam_tbl[614]),
        .I3(hit_entry1_carry__2_i_14_n_0),
        .I4(hit_entry1_carry__2_i_15_n_0),
        .I5(cam_tbl[612]),
        .O(hit_entry_120_carry__2_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_120_carry_i_1
       (.I0(cam_tbl[586]),
        .I1(hit_entry1_carry_i_5_n_0),
        .I2(cam_tbl[587]),
        .I3(hit_entry1_carry_i_6_n_0),
        .I4(hit_entry1_carry_i_7_n_0),
        .I5(cam_tbl[585]),
        .O(hit_entry_120_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_120_carry_i_2
       (.I0(cam_tbl[583]),
        .I1(hit_entry1_carry_i_8_n_0),
        .I2(cam_tbl[584]),
        .I3(hit_entry1_carry_i_9_n_0),
        .I4(hit_entry1_carry_i_10_n_0),
        .I5(cam_tbl[582]),
        .O(hit_entry_120_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_120_carry_i_3
       (.I0(cam_tbl[580]),
        .I1(hit_entry1_carry_i_11_n_0),
        .I2(cam_tbl[581]),
        .I3(hit_entry1_carry_i_12_n_0),
        .I4(hit_entry1_carry_i_13_n_0),
        .I5(cam_tbl[579]),
        .O(hit_entry_120_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_120_carry_i_4
       (.I0(cam_tbl[577]),
        .I1(hit_entry1_carry_i_14_n_0),
        .I2(cam_tbl[578]),
        .I3(hit_entry1_carry_i_15_n_0),
        .I4(hit_entry1_carry_i_16_n_0),
        .I5(cam_tbl[576]),
        .O(hit_entry_120_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_130_carry__0_i_1
       (.I0(cam_tbl[646]),
        .I1(hit_entry1_carry__0_i_5_n_0),
        .I2(cam_tbl[647]),
        .I3(hit_entry1_carry__0_i_6_n_0),
        .I4(hit_entry1_carry__0_i_7_n_0),
        .I5(cam_tbl[645]),
        .O(hit_entry_130_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_130_carry__0_i_2
       (.I0(cam_tbl[643]),
        .I1(hit_entry1_carry__0_i_8_n_0),
        .I2(cam_tbl[644]),
        .I3(hit_entry1_carry__0_i_9_n_0),
        .I4(hit_entry1_carry__0_i_10_n_0),
        .I5(cam_tbl[642]),
        .O(hit_entry_130_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_130_carry__0_i_3
       (.I0(cam_tbl[640]),
        .I1(hit_entry1_carry__0_i_11_n_0),
        .I2(cam_tbl[641]),
        .I3(hit_entry1_carry__0_i_12_n_0),
        .I4(hit_entry1_carry__0_i_13_n_0),
        .I5(cam_tbl[639]),
        .O(hit_entry_130_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_130_carry__0_i_4
       (.I0(cam_tbl[637]),
        .I1(hit_entry1_carry__0_i_14_n_0),
        .I2(cam_tbl[638]),
        .I3(hit_entry1_carry__0_i_15_n_0),
        .I4(hit_entry1_carry__0_i_16_n_0),
        .I5(cam_tbl[636]),
        .O(hit_entry_130_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_130_carry__1_i_1
       (.I0(cam_tbl[658]),
        .I1(hit_entry1_carry__1_i_5_n_0),
        .I2(cam_tbl[659]),
        .I3(hit_entry1_carry__1_i_6_n_0),
        .I4(hit_entry1_carry__1_i_7_n_0),
        .I5(cam_tbl[657]),
        .O(hit_entry_130_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_130_carry__1_i_2
       (.I0(cam_tbl[655]),
        .I1(hit_entry1_carry__1_i_8_n_0),
        .I2(cam_tbl[656]),
        .I3(hit_entry1_carry__1_i_9_n_0),
        .I4(hit_entry1_carry__1_i_10_n_0),
        .I5(cam_tbl[654]),
        .O(hit_entry_130_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_130_carry__1_i_3
       (.I0(cam_tbl[652]),
        .I1(hit_entry1_carry__1_i_11_n_0),
        .I2(cam_tbl[653]),
        .I3(hit_entry1_carry__1_i_12_n_0),
        .I4(hit_entry1_carry__1_i_13_n_0),
        .I5(cam_tbl[651]),
        .O(hit_entry_130_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_130_carry__1_i_4
       (.I0(cam_tbl[649]),
        .I1(hit_entry1_carry__1_i_14_n_0),
        .I2(cam_tbl[650]),
        .I3(hit_entry1_carry__1_i_15_n_0),
        .I4(hit_entry1_carry__1_i_16_n_0),
        .I5(cam_tbl[648]),
        .O(hit_entry_130_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    hit_entry_130_carry__2_i_1
       (.I0(hit_entry1_carry__2_i_5_n_0),
        .I1(cam_tbl[669]),
        .I2(hit_entry1_carry__2_i_6_n_0),
        .I3(cam_tbl[670]),
        .O(hit_entry_130_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_130_carry__2_i_2
       (.I0(cam_tbl[667]),
        .I1(hit_entry1_carry__2_i_7_n_0),
        .I2(cam_tbl[668]),
        .I3(hit_entry1_carry__2_i_8_n_0),
        .I4(hit_entry1_carry__2_i_9_n_0),
        .I5(cam_tbl[666]),
        .O(hit_entry_130_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_130_carry__2_i_3
       (.I0(cam_tbl[664]),
        .I1(hit_entry1_carry__2_i_10_n_0),
        .I2(cam_tbl[665]),
        .I3(hit_entry1_carry__2_i_11_n_0),
        .I4(hit_entry1_carry__2_i_12_n_0),
        .I5(cam_tbl[663]),
        .O(hit_entry_130_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_130_carry__2_i_4
       (.I0(cam_tbl[661]),
        .I1(hit_entry1_carry__2_i_13_n_0),
        .I2(cam_tbl[662]),
        .I3(hit_entry1_carry__2_i_14_n_0),
        .I4(hit_entry1_carry__2_i_15_n_0),
        .I5(cam_tbl[660]),
        .O(hit_entry_130_carry__2_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_130_carry_i_1
       (.I0(cam_tbl[634]),
        .I1(hit_entry1_carry_i_5_n_0),
        .I2(cam_tbl[635]),
        .I3(hit_entry1_carry_i_6_n_0),
        .I4(hit_entry1_carry_i_7_n_0),
        .I5(cam_tbl[633]),
        .O(hit_entry_130_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_130_carry_i_2
       (.I0(cam_tbl[631]),
        .I1(hit_entry1_carry_i_8_n_0),
        .I2(cam_tbl[632]),
        .I3(hit_entry1_carry_i_9_n_0),
        .I4(hit_entry1_carry_i_10_n_0),
        .I5(cam_tbl[630]),
        .O(hit_entry_130_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_130_carry_i_3
       (.I0(cam_tbl[628]),
        .I1(hit_entry1_carry_i_11_n_0),
        .I2(cam_tbl[629]),
        .I3(hit_entry1_carry_i_12_n_0),
        .I4(hit_entry1_carry_i_13_n_0),
        .I5(cam_tbl[627]),
        .O(hit_entry_130_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_130_carry_i_4
       (.I0(cam_tbl[625]),
        .I1(hit_entry1_carry_i_14_n_0),
        .I2(cam_tbl[626]),
        .I3(hit_entry1_carry_i_15_n_0),
        .I4(hit_entry1_carry_i_16_n_0),
        .I5(cam_tbl[624]),
        .O(hit_entry_130_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_140_carry__0_i_1
       (.I0(cam_tbl[694]),
        .I1(hit_entry1_carry__0_i_5_n_0),
        .I2(cam_tbl[695]),
        .I3(hit_entry1_carry__0_i_6_n_0),
        .I4(hit_entry1_carry__0_i_7_n_0),
        .I5(cam_tbl[693]),
        .O(hit_entry_140_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_140_carry__0_i_2
       (.I0(cam_tbl[691]),
        .I1(hit_entry1_carry__0_i_8_n_0),
        .I2(cam_tbl[692]),
        .I3(hit_entry1_carry__0_i_9_n_0),
        .I4(hit_entry1_carry__0_i_10_n_0),
        .I5(cam_tbl[690]),
        .O(hit_entry_140_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_140_carry__0_i_3
       (.I0(cam_tbl[688]),
        .I1(hit_entry1_carry__0_i_11_n_0),
        .I2(cam_tbl[689]),
        .I3(hit_entry1_carry__0_i_12_n_0),
        .I4(hit_entry1_carry__0_i_13_n_0),
        .I5(cam_tbl[687]),
        .O(hit_entry_140_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_140_carry__0_i_4
       (.I0(cam_tbl[685]),
        .I1(hit_entry1_carry__0_i_14_n_0),
        .I2(cam_tbl[686]),
        .I3(hit_entry1_carry__0_i_15_n_0),
        .I4(hit_entry1_carry__0_i_16_n_0),
        .I5(cam_tbl[684]),
        .O(hit_entry_140_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_140_carry__1_i_1
       (.I0(cam_tbl[706]),
        .I1(hit_entry1_carry__1_i_5_n_0),
        .I2(cam_tbl[707]),
        .I3(hit_entry1_carry__1_i_6_n_0),
        .I4(hit_entry1_carry__1_i_7_n_0),
        .I5(cam_tbl[705]),
        .O(hit_entry_140_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_140_carry__1_i_2
       (.I0(cam_tbl[703]),
        .I1(hit_entry1_carry__1_i_8_n_0),
        .I2(cam_tbl[704]),
        .I3(hit_entry1_carry__1_i_9_n_0),
        .I4(hit_entry1_carry__1_i_10_n_0),
        .I5(cam_tbl[702]),
        .O(hit_entry_140_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_140_carry__1_i_3
       (.I0(cam_tbl[700]),
        .I1(hit_entry1_carry__1_i_11_n_0),
        .I2(cam_tbl[701]),
        .I3(hit_entry1_carry__1_i_12_n_0),
        .I4(hit_entry1_carry__1_i_13_n_0),
        .I5(cam_tbl[699]),
        .O(hit_entry_140_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_140_carry__1_i_4
       (.I0(cam_tbl[697]),
        .I1(hit_entry1_carry__1_i_14_n_0),
        .I2(cam_tbl[698]),
        .I3(hit_entry1_carry__1_i_15_n_0),
        .I4(hit_entry1_carry__1_i_16_n_0),
        .I5(cam_tbl[696]),
        .O(hit_entry_140_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    hit_entry_140_carry__2_i_1
       (.I0(hit_entry1_carry__2_i_5_n_0),
        .I1(cam_tbl[717]),
        .I2(hit_entry1_carry__2_i_6_n_0),
        .I3(cam_tbl[718]),
        .O(hit_entry_140_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_140_carry__2_i_2
       (.I0(cam_tbl[715]),
        .I1(hit_entry1_carry__2_i_7_n_0),
        .I2(cam_tbl[716]),
        .I3(hit_entry1_carry__2_i_8_n_0),
        .I4(hit_entry1_carry__2_i_9_n_0),
        .I5(cam_tbl[714]),
        .O(hit_entry_140_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_140_carry__2_i_3
       (.I0(cam_tbl[712]),
        .I1(hit_entry1_carry__2_i_10_n_0),
        .I2(cam_tbl[713]),
        .I3(hit_entry1_carry__2_i_11_n_0),
        .I4(hit_entry1_carry__2_i_12_n_0),
        .I5(cam_tbl[711]),
        .O(hit_entry_140_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_140_carry__2_i_4
       (.I0(cam_tbl[709]),
        .I1(hit_entry1_carry__2_i_13_n_0),
        .I2(cam_tbl[710]),
        .I3(hit_entry1_carry__2_i_14_n_0),
        .I4(hit_entry1_carry__2_i_15_n_0),
        .I5(cam_tbl[708]),
        .O(hit_entry_140_carry__2_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_140_carry_i_1
       (.I0(cam_tbl[682]),
        .I1(hit_entry1_carry_i_5_n_0),
        .I2(cam_tbl[683]),
        .I3(hit_entry1_carry_i_6_n_0),
        .I4(hit_entry1_carry_i_7_n_0),
        .I5(cam_tbl[681]),
        .O(hit_entry_140_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_140_carry_i_2
       (.I0(cam_tbl[679]),
        .I1(hit_entry1_carry_i_8_n_0),
        .I2(cam_tbl[680]),
        .I3(hit_entry1_carry_i_9_n_0),
        .I4(hit_entry1_carry_i_10_n_0),
        .I5(cam_tbl[678]),
        .O(hit_entry_140_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_140_carry_i_3
       (.I0(cam_tbl[676]),
        .I1(hit_entry1_carry_i_11_n_0),
        .I2(cam_tbl[677]),
        .I3(hit_entry1_carry_i_12_n_0),
        .I4(hit_entry1_carry_i_13_n_0),
        .I5(cam_tbl[675]),
        .O(hit_entry_140_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_140_carry_i_4
       (.I0(cam_tbl[673]),
        .I1(hit_entry1_carry_i_14_n_0),
        .I2(cam_tbl[674]),
        .I3(hit_entry1_carry_i_15_n_0),
        .I4(hit_entry1_carry_i_16_n_0),
        .I5(cam_tbl[672]),
        .O(hit_entry_140_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_150_carry__0_i_1
       (.I0(cam_tbl[742]),
        .I1(hit_entry1_carry__0_i_5_n_0),
        .I2(cam_tbl[743]),
        .I3(hit_entry1_carry__0_i_6_n_0),
        .I4(hit_entry1_carry__0_i_7_n_0),
        .I5(cam_tbl[741]),
        .O(hit_entry_150_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_150_carry__0_i_2
       (.I0(cam_tbl[739]),
        .I1(hit_entry1_carry__0_i_8_n_0),
        .I2(cam_tbl[740]),
        .I3(hit_entry1_carry__0_i_9_n_0),
        .I4(hit_entry1_carry__0_i_10_n_0),
        .I5(cam_tbl[738]),
        .O(hit_entry_150_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_150_carry__0_i_3
       (.I0(cam_tbl[736]),
        .I1(hit_entry1_carry__0_i_11_n_0),
        .I2(cam_tbl[737]),
        .I3(hit_entry1_carry__0_i_12_n_0),
        .I4(hit_entry1_carry__0_i_13_n_0),
        .I5(cam_tbl[735]),
        .O(hit_entry_150_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_150_carry__0_i_4
       (.I0(cam_tbl[733]),
        .I1(hit_entry1_carry__0_i_14_n_0),
        .I2(cam_tbl[734]),
        .I3(hit_entry1_carry__0_i_15_n_0),
        .I4(hit_entry1_carry__0_i_16_n_0),
        .I5(cam_tbl[732]),
        .O(hit_entry_150_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_150_carry__1_i_1
       (.I0(cam_tbl[754]),
        .I1(hit_entry1_carry__1_i_5_n_0),
        .I2(cam_tbl[755]),
        .I3(hit_entry1_carry__1_i_6_n_0),
        .I4(hit_entry1_carry__1_i_7_n_0),
        .I5(cam_tbl[753]),
        .O(hit_entry_150_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_150_carry__1_i_2
       (.I0(cam_tbl[751]),
        .I1(hit_entry1_carry__1_i_8_n_0),
        .I2(cam_tbl[752]),
        .I3(hit_entry1_carry__1_i_9_n_0),
        .I4(hit_entry1_carry__1_i_10_n_0),
        .I5(cam_tbl[750]),
        .O(hit_entry_150_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_150_carry__1_i_3
       (.I0(cam_tbl[748]),
        .I1(hit_entry1_carry__1_i_11_n_0),
        .I2(cam_tbl[749]),
        .I3(hit_entry1_carry__1_i_12_n_0),
        .I4(hit_entry1_carry__1_i_13_n_0),
        .I5(cam_tbl[747]),
        .O(hit_entry_150_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_150_carry__1_i_4
       (.I0(cam_tbl[745]),
        .I1(hit_entry1_carry__1_i_14_n_0),
        .I2(cam_tbl[746]),
        .I3(hit_entry1_carry__1_i_15_n_0),
        .I4(hit_entry1_carry__1_i_16_n_0),
        .I5(cam_tbl[744]),
        .O(hit_entry_150_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    hit_entry_150_carry__2_i_1
       (.I0(hit_entry1_carry__2_i_5_n_0),
        .I1(cam_tbl[765]),
        .I2(hit_entry1_carry__2_i_6_n_0),
        .I3(cam_tbl[766]),
        .O(hit_entry_150_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_150_carry__2_i_2
       (.I0(cam_tbl[763]),
        .I1(hit_entry1_carry__2_i_7_n_0),
        .I2(cam_tbl[764]),
        .I3(hit_entry1_carry__2_i_8_n_0),
        .I4(hit_entry1_carry__2_i_9_n_0),
        .I5(cam_tbl[762]),
        .O(hit_entry_150_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_150_carry__2_i_3
       (.I0(cam_tbl[760]),
        .I1(hit_entry1_carry__2_i_10_n_0),
        .I2(cam_tbl[761]),
        .I3(hit_entry1_carry__2_i_11_n_0),
        .I4(hit_entry1_carry__2_i_12_n_0),
        .I5(cam_tbl[759]),
        .O(hit_entry_150_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_150_carry__2_i_4
       (.I0(cam_tbl[757]),
        .I1(hit_entry1_carry__2_i_13_n_0),
        .I2(cam_tbl[758]),
        .I3(hit_entry1_carry__2_i_14_n_0),
        .I4(hit_entry1_carry__2_i_15_n_0),
        .I5(cam_tbl[756]),
        .O(hit_entry_150_carry__2_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_150_carry_i_1
       (.I0(cam_tbl[730]),
        .I1(hit_entry1_carry_i_5_n_0),
        .I2(cam_tbl[731]),
        .I3(hit_entry1_carry_i_6_n_0),
        .I4(hit_entry1_carry_i_7_n_0),
        .I5(cam_tbl[729]),
        .O(hit_entry_150_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_150_carry_i_2
       (.I0(cam_tbl[727]),
        .I1(hit_entry1_carry_i_8_n_0),
        .I2(cam_tbl[728]),
        .I3(hit_entry1_carry_i_9_n_0),
        .I4(hit_entry1_carry_i_10_n_0),
        .I5(cam_tbl[726]),
        .O(hit_entry_150_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_150_carry_i_3
       (.I0(cam_tbl[724]),
        .I1(hit_entry1_carry_i_11_n_0),
        .I2(cam_tbl[725]),
        .I3(hit_entry1_carry_i_12_n_0),
        .I4(hit_entry1_carry_i_13_n_0),
        .I5(cam_tbl[723]),
        .O(hit_entry_150_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_150_carry_i_4
       (.I0(cam_tbl[721]),
        .I1(hit_entry1_carry_i_14_n_0),
        .I2(cam_tbl[722]),
        .I3(hit_entry1_carry_i_15_n_0),
        .I4(hit_entry1_carry_i_16_n_0),
        .I5(cam_tbl[720]),
        .O(hit_entry_150_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_20_carry__0_i_1
       (.I0(cam_tbl[118]),
        .I1(hit_entry1_carry__0_i_5_n_0),
        .I2(cam_tbl[119]),
        .I3(hit_entry1_carry__0_i_6_n_0),
        .I4(hit_entry1_carry__0_i_7_n_0),
        .I5(cam_tbl[117]),
        .O(hit_entry_20_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_20_carry__0_i_2
       (.I0(cam_tbl[115]),
        .I1(hit_entry1_carry__0_i_8_n_0),
        .I2(cam_tbl[116]),
        .I3(hit_entry1_carry__0_i_9_n_0),
        .I4(hit_entry1_carry__0_i_10_n_0),
        .I5(cam_tbl[114]),
        .O(hit_entry_20_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_20_carry__0_i_3
       (.I0(cam_tbl[112]),
        .I1(hit_entry1_carry__0_i_11_n_0),
        .I2(cam_tbl[113]),
        .I3(hit_entry1_carry__0_i_12_n_0),
        .I4(hit_entry1_carry__0_i_13_n_0),
        .I5(cam_tbl[111]),
        .O(hit_entry_20_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_20_carry__0_i_4
       (.I0(cam_tbl[109]),
        .I1(hit_entry1_carry__0_i_14_n_0),
        .I2(cam_tbl[110]),
        .I3(hit_entry1_carry__0_i_15_n_0),
        .I4(hit_entry1_carry__0_i_16_n_0),
        .I5(cam_tbl[108]),
        .O(hit_entry_20_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_20_carry__1_i_1
       (.I0(cam_tbl[130]),
        .I1(hit_entry1_carry__1_i_5_n_0),
        .I2(cam_tbl[131]),
        .I3(hit_entry1_carry__1_i_6_n_0),
        .I4(hit_entry1_carry__1_i_7_n_0),
        .I5(cam_tbl[129]),
        .O(hit_entry_20_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_20_carry__1_i_2
       (.I0(cam_tbl[127]),
        .I1(hit_entry1_carry__1_i_8_n_0),
        .I2(cam_tbl[128]),
        .I3(hit_entry1_carry__1_i_9_n_0),
        .I4(hit_entry1_carry__1_i_10_n_0),
        .I5(cam_tbl[126]),
        .O(hit_entry_20_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_20_carry__1_i_3
       (.I0(cam_tbl[124]),
        .I1(hit_entry1_carry__1_i_11_n_0),
        .I2(cam_tbl[125]),
        .I3(hit_entry1_carry__1_i_12_n_0),
        .I4(hit_entry1_carry__1_i_13_n_0),
        .I5(cam_tbl[123]),
        .O(hit_entry_20_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_20_carry__1_i_4
       (.I0(cam_tbl[121]),
        .I1(hit_entry1_carry__1_i_14_n_0),
        .I2(cam_tbl[122]),
        .I3(hit_entry1_carry__1_i_15_n_0),
        .I4(hit_entry1_carry__1_i_16_n_0),
        .I5(cam_tbl[120]),
        .O(hit_entry_20_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    hit_entry_20_carry__2_i_1
       (.I0(hit_entry1_carry__2_i_5_n_0),
        .I1(cam_tbl[141]),
        .I2(hit_entry1_carry__2_i_6_n_0),
        .I3(cam_tbl[142]),
        .O(hit_entry_20_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_20_carry__2_i_2
       (.I0(cam_tbl[139]),
        .I1(hit_entry1_carry__2_i_7_n_0),
        .I2(cam_tbl[140]),
        .I3(hit_entry1_carry__2_i_8_n_0),
        .I4(hit_entry1_carry__2_i_9_n_0),
        .I5(cam_tbl[138]),
        .O(hit_entry_20_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_20_carry__2_i_3
       (.I0(cam_tbl[136]),
        .I1(hit_entry1_carry__2_i_10_n_0),
        .I2(cam_tbl[137]),
        .I3(hit_entry1_carry__2_i_11_n_0),
        .I4(hit_entry1_carry__2_i_12_n_0),
        .I5(cam_tbl[135]),
        .O(hit_entry_20_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_20_carry__2_i_4
       (.I0(cam_tbl[133]),
        .I1(hit_entry1_carry__2_i_13_n_0),
        .I2(cam_tbl[134]),
        .I3(hit_entry1_carry__2_i_14_n_0),
        .I4(hit_entry1_carry__2_i_15_n_0),
        .I5(cam_tbl[132]),
        .O(hit_entry_20_carry__2_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_20_carry_i_1
       (.I0(cam_tbl[106]),
        .I1(hit_entry1_carry_i_5_n_0),
        .I2(cam_tbl[107]),
        .I3(hit_entry1_carry_i_6_n_0),
        .I4(hit_entry1_carry_i_7_n_0),
        .I5(cam_tbl[105]),
        .O(hit_entry_20_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_20_carry_i_2
       (.I0(cam_tbl[103]),
        .I1(hit_entry1_carry_i_8_n_0),
        .I2(cam_tbl[104]),
        .I3(hit_entry1_carry_i_9_n_0),
        .I4(hit_entry1_carry_i_10_n_0),
        .I5(cam_tbl[102]),
        .O(hit_entry_20_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_20_carry_i_3
       (.I0(cam_tbl[100]),
        .I1(hit_entry1_carry_i_11_n_0),
        .I2(cam_tbl[101]),
        .I3(hit_entry1_carry_i_12_n_0),
        .I4(hit_entry1_carry_i_13_n_0),
        .I5(cam_tbl[99]),
        .O(hit_entry_20_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_20_carry_i_4
       (.I0(cam_tbl[97]),
        .I1(hit_entry1_carry_i_14_n_0),
        .I2(cam_tbl[98]),
        .I3(hit_entry1_carry_i_15_n_0),
        .I4(hit_entry1_carry_i_16_n_0),
        .I5(cam_tbl[96]),
        .O(hit_entry_20_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_30_carry__0_i_1
       (.I0(cam_tbl[166]),
        .I1(hit_entry1_carry__0_i_5_n_0),
        .I2(cam_tbl[167]),
        .I3(hit_entry1_carry__0_i_6_n_0),
        .I4(hit_entry1_carry__0_i_7_n_0),
        .I5(cam_tbl[165]),
        .O(hit_entry_30_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_30_carry__0_i_2
       (.I0(cam_tbl[163]),
        .I1(hit_entry1_carry__0_i_8_n_0),
        .I2(cam_tbl[164]),
        .I3(hit_entry1_carry__0_i_9_n_0),
        .I4(hit_entry1_carry__0_i_10_n_0),
        .I5(cam_tbl[162]),
        .O(hit_entry_30_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_30_carry__0_i_3
       (.I0(cam_tbl[160]),
        .I1(hit_entry1_carry__0_i_11_n_0),
        .I2(cam_tbl[161]),
        .I3(hit_entry1_carry__0_i_12_n_0),
        .I4(hit_entry1_carry__0_i_13_n_0),
        .I5(cam_tbl[159]),
        .O(hit_entry_30_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_30_carry__0_i_4
       (.I0(cam_tbl[157]),
        .I1(hit_entry1_carry__0_i_14_n_0),
        .I2(cam_tbl[158]),
        .I3(hit_entry1_carry__0_i_15_n_0),
        .I4(hit_entry1_carry__0_i_16_n_0),
        .I5(cam_tbl[156]),
        .O(hit_entry_30_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_30_carry__1_i_1
       (.I0(cam_tbl[178]),
        .I1(hit_entry1_carry__1_i_5_n_0),
        .I2(cam_tbl[179]),
        .I3(hit_entry1_carry__1_i_6_n_0),
        .I4(hit_entry1_carry__1_i_7_n_0),
        .I5(cam_tbl[177]),
        .O(hit_entry_30_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_30_carry__1_i_2
       (.I0(cam_tbl[175]),
        .I1(hit_entry1_carry__1_i_8_n_0),
        .I2(cam_tbl[176]),
        .I3(hit_entry1_carry__1_i_9_n_0),
        .I4(hit_entry1_carry__1_i_10_n_0),
        .I5(cam_tbl[174]),
        .O(hit_entry_30_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_30_carry__1_i_3
       (.I0(cam_tbl[172]),
        .I1(hit_entry1_carry__1_i_11_n_0),
        .I2(cam_tbl[173]),
        .I3(hit_entry1_carry__1_i_12_n_0),
        .I4(hit_entry1_carry__1_i_13_n_0),
        .I5(cam_tbl[171]),
        .O(hit_entry_30_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_30_carry__1_i_4
       (.I0(cam_tbl[169]),
        .I1(hit_entry1_carry__1_i_14_n_0),
        .I2(cam_tbl[170]),
        .I3(hit_entry1_carry__1_i_15_n_0),
        .I4(hit_entry1_carry__1_i_16_n_0),
        .I5(cam_tbl[168]),
        .O(hit_entry_30_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    hit_entry_30_carry__2_i_1
       (.I0(hit_entry1_carry__2_i_5_n_0),
        .I1(cam_tbl[189]),
        .I2(hit_entry1_carry__2_i_6_n_0),
        .I3(cam_tbl[190]),
        .O(hit_entry_30_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_30_carry__2_i_2
       (.I0(cam_tbl[187]),
        .I1(hit_entry1_carry__2_i_7_n_0),
        .I2(cam_tbl[188]),
        .I3(hit_entry1_carry__2_i_8_n_0),
        .I4(hit_entry1_carry__2_i_9_n_0),
        .I5(cam_tbl[186]),
        .O(hit_entry_30_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_30_carry__2_i_3
       (.I0(cam_tbl[184]),
        .I1(hit_entry1_carry__2_i_10_n_0),
        .I2(cam_tbl[185]),
        .I3(hit_entry1_carry__2_i_11_n_0),
        .I4(hit_entry1_carry__2_i_12_n_0),
        .I5(cam_tbl[183]),
        .O(hit_entry_30_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_30_carry__2_i_4
       (.I0(cam_tbl[181]),
        .I1(hit_entry1_carry__2_i_13_n_0),
        .I2(cam_tbl[182]),
        .I3(hit_entry1_carry__2_i_14_n_0),
        .I4(hit_entry1_carry__2_i_15_n_0),
        .I5(cam_tbl[180]),
        .O(hit_entry_30_carry__2_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_30_carry_i_1
       (.I0(cam_tbl[154]),
        .I1(hit_entry1_carry_i_5_n_0),
        .I2(cam_tbl[155]),
        .I3(hit_entry1_carry_i_6_n_0),
        .I4(hit_entry1_carry_i_7_n_0),
        .I5(cam_tbl[153]),
        .O(hit_entry_30_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_30_carry_i_2
       (.I0(cam_tbl[151]),
        .I1(hit_entry1_carry_i_8_n_0),
        .I2(cam_tbl[152]),
        .I3(hit_entry1_carry_i_9_n_0),
        .I4(hit_entry1_carry_i_10_n_0),
        .I5(cam_tbl[150]),
        .O(hit_entry_30_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_30_carry_i_3
       (.I0(cam_tbl[148]),
        .I1(hit_entry1_carry_i_11_n_0),
        .I2(cam_tbl[149]),
        .I3(hit_entry1_carry_i_12_n_0),
        .I4(hit_entry1_carry_i_13_n_0),
        .I5(cam_tbl[147]),
        .O(hit_entry_30_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_30_carry_i_4
       (.I0(cam_tbl[145]),
        .I1(hit_entry1_carry_i_14_n_0),
        .I2(cam_tbl[146]),
        .I3(hit_entry1_carry_i_15_n_0),
        .I4(hit_entry1_carry_i_16_n_0),
        .I5(cam_tbl[144]),
        .O(hit_entry_30_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_40_carry__0_i_1
       (.I0(cam_tbl[214]),
        .I1(hit_entry1_carry__0_i_5_n_0),
        .I2(cam_tbl[215]),
        .I3(hit_entry1_carry__0_i_6_n_0),
        .I4(hit_entry1_carry__0_i_7_n_0),
        .I5(cam_tbl[213]),
        .O(hit_entry_40_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_40_carry__0_i_2
       (.I0(cam_tbl[211]),
        .I1(hit_entry1_carry__0_i_8_n_0),
        .I2(cam_tbl[212]),
        .I3(hit_entry1_carry__0_i_9_n_0),
        .I4(hit_entry1_carry__0_i_10_n_0),
        .I5(cam_tbl[210]),
        .O(hit_entry_40_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_40_carry__0_i_3
       (.I0(cam_tbl[208]),
        .I1(hit_entry1_carry__0_i_11_n_0),
        .I2(cam_tbl[209]),
        .I3(hit_entry1_carry__0_i_12_n_0),
        .I4(hit_entry1_carry__0_i_13_n_0),
        .I5(cam_tbl[207]),
        .O(hit_entry_40_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_40_carry__0_i_4
       (.I0(cam_tbl[205]),
        .I1(hit_entry1_carry__0_i_14_n_0),
        .I2(cam_tbl[206]),
        .I3(hit_entry1_carry__0_i_15_n_0),
        .I4(hit_entry1_carry__0_i_16_n_0),
        .I5(cam_tbl[204]),
        .O(hit_entry_40_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_40_carry__1_i_1
       (.I0(cam_tbl[226]),
        .I1(hit_entry1_carry__1_i_5_n_0),
        .I2(cam_tbl[227]),
        .I3(hit_entry1_carry__1_i_6_n_0),
        .I4(hit_entry1_carry__1_i_7_n_0),
        .I5(cam_tbl[225]),
        .O(hit_entry_40_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_40_carry__1_i_2
       (.I0(cam_tbl[223]),
        .I1(hit_entry1_carry__1_i_8_n_0),
        .I2(cam_tbl[224]),
        .I3(hit_entry1_carry__1_i_9_n_0),
        .I4(hit_entry1_carry__1_i_10_n_0),
        .I5(cam_tbl[222]),
        .O(hit_entry_40_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_40_carry__1_i_3
       (.I0(cam_tbl[220]),
        .I1(hit_entry1_carry__1_i_11_n_0),
        .I2(cam_tbl[221]),
        .I3(hit_entry1_carry__1_i_12_n_0),
        .I4(hit_entry1_carry__1_i_13_n_0),
        .I5(cam_tbl[219]),
        .O(hit_entry_40_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_40_carry__1_i_4
       (.I0(cam_tbl[217]),
        .I1(hit_entry1_carry__1_i_14_n_0),
        .I2(cam_tbl[218]),
        .I3(hit_entry1_carry__1_i_15_n_0),
        .I4(hit_entry1_carry__1_i_16_n_0),
        .I5(cam_tbl[216]),
        .O(hit_entry_40_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    hit_entry_40_carry__2_i_1
       (.I0(hit_entry1_carry__2_i_5_n_0),
        .I1(cam_tbl[237]),
        .I2(hit_entry1_carry__2_i_6_n_0),
        .I3(cam_tbl[238]),
        .O(hit_entry_40_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_40_carry__2_i_2
       (.I0(cam_tbl[235]),
        .I1(hit_entry1_carry__2_i_7_n_0),
        .I2(cam_tbl[236]),
        .I3(hit_entry1_carry__2_i_8_n_0),
        .I4(hit_entry1_carry__2_i_9_n_0),
        .I5(cam_tbl[234]),
        .O(hit_entry_40_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_40_carry__2_i_3
       (.I0(cam_tbl[232]),
        .I1(hit_entry1_carry__2_i_10_n_0),
        .I2(cam_tbl[233]),
        .I3(hit_entry1_carry__2_i_11_n_0),
        .I4(hit_entry1_carry__2_i_12_n_0),
        .I5(cam_tbl[231]),
        .O(hit_entry_40_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_40_carry__2_i_4
       (.I0(cam_tbl[229]),
        .I1(hit_entry1_carry__2_i_13_n_0),
        .I2(cam_tbl[230]),
        .I3(hit_entry1_carry__2_i_14_n_0),
        .I4(hit_entry1_carry__2_i_15_n_0),
        .I5(cam_tbl[228]),
        .O(hit_entry_40_carry__2_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_40_carry_i_1
       (.I0(cam_tbl[202]),
        .I1(hit_entry1_carry_i_5_n_0),
        .I2(cam_tbl[203]),
        .I3(hit_entry1_carry_i_6_n_0),
        .I4(hit_entry1_carry_i_7_n_0),
        .I5(cam_tbl[201]),
        .O(hit_entry_40_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_40_carry_i_2
       (.I0(cam_tbl[199]),
        .I1(hit_entry1_carry_i_8_n_0),
        .I2(cam_tbl[200]),
        .I3(hit_entry1_carry_i_9_n_0),
        .I4(hit_entry1_carry_i_10_n_0),
        .I5(cam_tbl[198]),
        .O(hit_entry_40_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_40_carry_i_3
       (.I0(cam_tbl[196]),
        .I1(hit_entry1_carry_i_11_n_0),
        .I2(cam_tbl[197]),
        .I3(hit_entry1_carry_i_12_n_0),
        .I4(hit_entry1_carry_i_13_n_0),
        .I5(cam_tbl[195]),
        .O(hit_entry_40_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_40_carry_i_4
       (.I0(cam_tbl[193]),
        .I1(hit_entry1_carry_i_14_n_0),
        .I2(cam_tbl[194]),
        .I3(hit_entry1_carry_i_15_n_0),
        .I4(hit_entry1_carry_i_16_n_0),
        .I5(cam_tbl[192]),
        .O(hit_entry_40_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_50_carry__0_i_1
       (.I0(cam_tbl[262]),
        .I1(hit_entry1_carry__0_i_5_n_0),
        .I2(cam_tbl[263]),
        .I3(hit_entry1_carry__0_i_6_n_0),
        .I4(hit_entry1_carry__0_i_7_n_0),
        .I5(cam_tbl[261]),
        .O(hit_entry_50_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_50_carry__0_i_2
       (.I0(cam_tbl[259]),
        .I1(hit_entry1_carry__0_i_8_n_0),
        .I2(cam_tbl[260]),
        .I3(hit_entry1_carry__0_i_9_n_0),
        .I4(hit_entry1_carry__0_i_10_n_0),
        .I5(cam_tbl[258]),
        .O(hit_entry_50_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_50_carry__0_i_3
       (.I0(cam_tbl[256]),
        .I1(hit_entry1_carry__0_i_11_n_0),
        .I2(cam_tbl[257]),
        .I3(hit_entry1_carry__0_i_12_n_0),
        .I4(hit_entry1_carry__0_i_13_n_0),
        .I5(cam_tbl[255]),
        .O(hit_entry_50_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_50_carry__0_i_4
       (.I0(cam_tbl[253]),
        .I1(hit_entry1_carry__0_i_14_n_0),
        .I2(cam_tbl[254]),
        .I3(hit_entry1_carry__0_i_15_n_0),
        .I4(hit_entry1_carry__0_i_16_n_0),
        .I5(cam_tbl[252]),
        .O(hit_entry_50_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_50_carry__1_i_1
       (.I0(cam_tbl[274]),
        .I1(hit_entry1_carry__1_i_5_n_0),
        .I2(cam_tbl[275]),
        .I3(hit_entry1_carry__1_i_6_n_0),
        .I4(hit_entry1_carry__1_i_7_n_0),
        .I5(cam_tbl[273]),
        .O(hit_entry_50_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_50_carry__1_i_2
       (.I0(cam_tbl[271]),
        .I1(hit_entry1_carry__1_i_8_n_0),
        .I2(cam_tbl[272]),
        .I3(hit_entry1_carry__1_i_9_n_0),
        .I4(hit_entry1_carry__1_i_10_n_0),
        .I5(cam_tbl[270]),
        .O(hit_entry_50_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_50_carry__1_i_3
       (.I0(cam_tbl[268]),
        .I1(hit_entry1_carry__1_i_11_n_0),
        .I2(cam_tbl[269]),
        .I3(hit_entry1_carry__1_i_12_n_0),
        .I4(hit_entry1_carry__1_i_13_n_0),
        .I5(cam_tbl[267]),
        .O(hit_entry_50_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_50_carry__1_i_4
       (.I0(cam_tbl[265]),
        .I1(hit_entry1_carry__1_i_14_n_0),
        .I2(cam_tbl[266]),
        .I3(hit_entry1_carry__1_i_15_n_0),
        .I4(hit_entry1_carry__1_i_16_n_0),
        .I5(cam_tbl[264]),
        .O(hit_entry_50_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    hit_entry_50_carry__2_i_1
       (.I0(hit_entry1_carry__2_i_5_n_0),
        .I1(cam_tbl[285]),
        .I2(hit_entry1_carry__2_i_6_n_0),
        .I3(cam_tbl[286]),
        .O(hit_entry_50_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_50_carry__2_i_2
       (.I0(cam_tbl[283]),
        .I1(hit_entry1_carry__2_i_7_n_0),
        .I2(cam_tbl[284]),
        .I3(hit_entry1_carry__2_i_8_n_0),
        .I4(hit_entry1_carry__2_i_9_n_0),
        .I5(cam_tbl[282]),
        .O(hit_entry_50_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_50_carry__2_i_3
       (.I0(cam_tbl[280]),
        .I1(hit_entry1_carry__2_i_10_n_0),
        .I2(cam_tbl[281]),
        .I3(hit_entry1_carry__2_i_11_n_0),
        .I4(hit_entry1_carry__2_i_12_n_0),
        .I5(cam_tbl[279]),
        .O(hit_entry_50_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_50_carry__2_i_4
       (.I0(cam_tbl[277]),
        .I1(hit_entry1_carry__2_i_13_n_0),
        .I2(cam_tbl[278]),
        .I3(hit_entry1_carry__2_i_14_n_0),
        .I4(hit_entry1_carry__2_i_15_n_0),
        .I5(cam_tbl[276]),
        .O(hit_entry_50_carry__2_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_50_carry_i_1
       (.I0(cam_tbl[250]),
        .I1(hit_entry1_carry_i_5_n_0),
        .I2(cam_tbl[251]),
        .I3(hit_entry1_carry_i_6_n_0),
        .I4(hit_entry1_carry_i_7_n_0),
        .I5(cam_tbl[249]),
        .O(hit_entry_50_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_50_carry_i_2
       (.I0(cam_tbl[247]),
        .I1(hit_entry1_carry_i_8_n_0),
        .I2(cam_tbl[248]),
        .I3(hit_entry1_carry_i_9_n_0),
        .I4(hit_entry1_carry_i_10_n_0),
        .I5(cam_tbl[246]),
        .O(hit_entry_50_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_50_carry_i_3
       (.I0(cam_tbl[244]),
        .I1(hit_entry1_carry_i_11_n_0),
        .I2(cam_tbl[245]),
        .I3(hit_entry1_carry_i_12_n_0),
        .I4(hit_entry1_carry_i_13_n_0),
        .I5(cam_tbl[243]),
        .O(hit_entry_50_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_50_carry_i_4
       (.I0(cam_tbl[241]),
        .I1(hit_entry1_carry_i_14_n_0),
        .I2(cam_tbl[242]),
        .I3(hit_entry1_carry_i_15_n_0),
        .I4(hit_entry1_carry_i_16_n_0),
        .I5(cam_tbl[240]),
        .O(hit_entry_50_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_60_carry__0_i_1
       (.I0(cam_tbl[310]),
        .I1(hit_entry1_carry__0_i_5_n_0),
        .I2(cam_tbl[311]),
        .I3(hit_entry1_carry__0_i_6_n_0),
        .I4(hit_entry1_carry__0_i_7_n_0),
        .I5(cam_tbl[309]),
        .O(hit_entry_60_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_60_carry__0_i_2
       (.I0(cam_tbl[307]),
        .I1(hit_entry1_carry__0_i_8_n_0),
        .I2(cam_tbl[308]),
        .I3(hit_entry1_carry__0_i_9_n_0),
        .I4(hit_entry1_carry__0_i_10_n_0),
        .I5(cam_tbl[306]),
        .O(hit_entry_60_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_60_carry__0_i_3
       (.I0(cam_tbl[304]),
        .I1(hit_entry1_carry__0_i_11_n_0),
        .I2(cam_tbl[305]),
        .I3(hit_entry1_carry__0_i_12_n_0),
        .I4(hit_entry1_carry__0_i_13_n_0),
        .I5(cam_tbl[303]),
        .O(hit_entry_60_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_60_carry__0_i_4
       (.I0(cam_tbl[301]),
        .I1(hit_entry1_carry__0_i_14_n_0),
        .I2(cam_tbl[302]),
        .I3(hit_entry1_carry__0_i_15_n_0),
        .I4(hit_entry1_carry__0_i_16_n_0),
        .I5(cam_tbl[300]),
        .O(hit_entry_60_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_60_carry__1_i_1
       (.I0(cam_tbl[322]),
        .I1(hit_entry1_carry__1_i_5_n_0),
        .I2(cam_tbl[323]),
        .I3(hit_entry1_carry__1_i_6_n_0),
        .I4(hit_entry1_carry__1_i_7_n_0),
        .I5(cam_tbl[321]),
        .O(hit_entry_60_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_60_carry__1_i_2
       (.I0(cam_tbl[319]),
        .I1(hit_entry1_carry__1_i_8_n_0),
        .I2(cam_tbl[320]),
        .I3(hit_entry1_carry__1_i_9_n_0),
        .I4(hit_entry1_carry__1_i_10_n_0),
        .I5(cam_tbl[318]),
        .O(hit_entry_60_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_60_carry__1_i_3
       (.I0(cam_tbl[316]),
        .I1(hit_entry1_carry__1_i_11_n_0),
        .I2(cam_tbl[317]),
        .I3(hit_entry1_carry__1_i_12_n_0),
        .I4(hit_entry1_carry__1_i_13_n_0),
        .I5(cam_tbl[315]),
        .O(hit_entry_60_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_60_carry__1_i_4
       (.I0(cam_tbl[313]),
        .I1(hit_entry1_carry__1_i_14_n_0),
        .I2(cam_tbl[314]),
        .I3(hit_entry1_carry__1_i_15_n_0),
        .I4(hit_entry1_carry__1_i_16_n_0),
        .I5(cam_tbl[312]),
        .O(hit_entry_60_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    hit_entry_60_carry__2_i_1
       (.I0(hit_entry1_carry__2_i_5_n_0),
        .I1(cam_tbl[333]),
        .I2(hit_entry1_carry__2_i_6_n_0),
        .I3(cam_tbl[334]),
        .O(hit_entry_60_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_60_carry__2_i_2
       (.I0(cam_tbl[331]),
        .I1(hit_entry1_carry__2_i_7_n_0),
        .I2(cam_tbl[332]),
        .I3(hit_entry1_carry__2_i_8_n_0),
        .I4(hit_entry1_carry__2_i_9_n_0),
        .I5(cam_tbl[330]),
        .O(hit_entry_60_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_60_carry__2_i_3
       (.I0(cam_tbl[328]),
        .I1(hit_entry1_carry__2_i_10_n_0),
        .I2(cam_tbl[329]),
        .I3(hit_entry1_carry__2_i_11_n_0),
        .I4(hit_entry1_carry__2_i_12_n_0),
        .I5(cam_tbl[327]),
        .O(hit_entry_60_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_60_carry__2_i_4
       (.I0(cam_tbl[325]),
        .I1(hit_entry1_carry__2_i_13_n_0),
        .I2(cam_tbl[326]),
        .I3(hit_entry1_carry__2_i_14_n_0),
        .I4(hit_entry1_carry__2_i_15_n_0),
        .I5(cam_tbl[324]),
        .O(hit_entry_60_carry__2_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_60_carry_i_1
       (.I0(cam_tbl[298]),
        .I1(hit_entry1_carry_i_5_n_0),
        .I2(cam_tbl[299]),
        .I3(hit_entry1_carry_i_6_n_0),
        .I4(hit_entry1_carry_i_7_n_0),
        .I5(cam_tbl[297]),
        .O(hit_entry_60_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_60_carry_i_2
       (.I0(cam_tbl[295]),
        .I1(hit_entry1_carry_i_8_n_0),
        .I2(cam_tbl[296]),
        .I3(hit_entry1_carry_i_9_n_0),
        .I4(hit_entry1_carry_i_10_n_0),
        .I5(cam_tbl[294]),
        .O(hit_entry_60_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_60_carry_i_3
       (.I0(cam_tbl[292]),
        .I1(hit_entry1_carry_i_11_n_0),
        .I2(cam_tbl[293]),
        .I3(hit_entry1_carry_i_12_n_0),
        .I4(hit_entry1_carry_i_13_n_0),
        .I5(cam_tbl[291]),
        .O(hit_entry_60_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_60_carry_i_4
       (.I0(cam_tbl[289]),
        .I1(hit_entry1_carry_i_14_n_0),
        .I2(cam_tbl[290]),
        .I3(hit_entry1_carry_i_15_n_0),
        .I4(hit_entry1_carry_i_16_n_0),
        .I5(cam_tbl[288]),
        .O(hit_entry_60_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_70_carry__0_i_1
       (.I0(cam_tbl[358]),
        .I1(hit_entry1_carry__0_i_5_n_0),
        .I2(cam_tbl[359]),
        .I3(hit_entry1_carry__0_i_6_n_0),
        .I4(hit_entry1_carry__0_i_7_n_0),
        .I5(cam_tbl[357]),
        .O(hit_entry_70_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_70_carry__0_i_2
       (.I0(cam_tbl[355]),
        .I1(hit_entry1_carry__0_i_8_n_0),
        .I2(cam_tbl[356]),
        .I3(hit_entry1_carry__0_i_9_n_0),
        .I4(hit_entry1_carry__0_i_10_n_0),
        .I5(cam_tbl[354]),
        .O(hit_entry_70_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_70_carry__0_i_3
       (.I0(cam_tbl[352]),
        .I1(hit_entry1_carry__0_i_11_n_0),
        .I2(cam_tbl[353]),
        .I3(hit_entry1_carry__0_i_12_n_0),
        .I4(hit_entry1_carry__0_i_13_n_0),
        .I5(cam_tbl[351]),
        .O(hit_entry_70_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_70_carry__0_i_4
       (.I0(cam_tbl[349]),
        .I1(hit_entry1_carry__0_i_14_n_0),
        .I2(cam_tbl[350]),
        .I3(hit_entry1_carry__0_i_15_n_0),
        .I4(hit_entry1_carry__0_i_16_n_0),
        .I5(cam_tbl[348]),
        .O(hit_entry_70_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_70_carry__1_i_1
       (.I0(cam_tbl[370]),
        .I1(hit_entry1_carry__1_i_5_n_0),
        .I2(cam_tbl[371]),
        .I3(hit_entry1_carry__1_i_6_n_0),
        .I4(hit_entry1_carry__1_i_7_n_0),
        .I5(cam_tbl[369]),
        .O(hit_entry_70_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_70_carry__1_i_2
       (.I0(cam_tbl[367]),
        .I1(hit_entry1_carry__1_i_8_n_0),
        .I2(cam_tbl[368]),
        .I3(hit_entry1_carry__1_i_9_n_0),
        .I4(hit_entry1_carry__1_i_10_n_0),
        .I5(cam_tbl[366]),
        .O(hit_entry_70_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_70_carry__1_i_3
       (.I0(cam_tbl[364]),
        .I1(hit_entry1_carry__1_i_11_n_0),
        .I2(cam_tbl[365]),
        .I3(hit_entry1_carry__1_i_12_n_0),
        .I4(hit_entry1_carry__1_i_13_n_0),
        .I5(cam_tbl[363]),
        .O(hit_entry_70_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_70_carry__1_i_4
       (.I0(cam_tbl[361]),
        .I1(hit_entry1_carry__1_i_14_n_0),
        .I2(cam_tbl[362]),
        .I3(hit_entry1_carry__1_i_15_n_0),
        .I4(hit_entry1_carry__1_i_16_n_0),
        .I5(cam_tbl[360]),
        .O(hit_entry_70_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    hit_entry_70_carry__2_i_1
       (.I0(hit_entry1_carry__2_i_5_n_0),
        .I1(cam_tbl[381]),
        .I2(hit_entry1_carry__2_i_6_n_0),
        .I3(cam_tbl[382]),
        .O(hit_entry_70_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_70_carry__2_i_2
       (.I0(cam_tbl[379]),
        .I1(hit_entry1_carry__2_i_7_n_0),
        .I2(cam_tbl[380]),
        .I3(hit_entry1_carry__2_i_8_n_0),
        .I4(hit_entry1_carry__2_i_9_n_0),
        .I5(cam_tbl[378]),
        .O(hit_entry_70_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_70_carry__2_i_3
       (.I0(cam_tbl[376]),
        .I1(hit_entry1_carry__2_i_10_n_0),
        .I2(cam_tbl[377]),
        .I3(hit_entry1_carry__2_i_11_n_0),
        .I4(hit_entry1_carry__2_i_12_n_0),
        .I5(cam_tbl[375]),
        .O(hit_entry_70_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_70_carry__2_i_4
       (.I0(cam_tbl[373]),
        .I1(hit_entry1_carry__2_i_13_n_0),
        .I2(cam_tbl[374]),
        .I3(hit_entry1_carry__2_i_14_n_0),
        .I4(hit_entry1_carry__2_i_15_n_0),
        .I5(cam_tbl[372]),
        .O(hit_entry_70_carry__2_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_70_carry_i_1
       (.I0(cam_tbl[346]),
        .I1(hit_entry1_carry_i_5_n_0),
        .I2(cam_tbl[347]),
        .I3(hit_entry1_carry_i_6_n_0),
        .I4(hit_entry1_carry_i_7_n_0),
        .I5(cam_tbl[345]),
        .O(hit_entry_70_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_70_carry_i_2
       (.I0(cam_tbl[343]),
        .I1(hit_entry1_carry_i_8_n_0),
        .I2(cam_tbl[344]),
        .I3(hit_entry1_carry_i_9_n_0),
        .I4(hit_entry1_carry_i_10_n_0),
        .I5(cam_tbl[342]),
        .O(hit_entry_70_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_70_carry_i_3
       (.I0(cam_tbl[340]),
        .I1(hit_entry1_carry_i_11_n_0),
        .I2(cam_tbl[341]),
        .I3(hit_entry1_carry_i_12_n_0),
        .I4(hit_entry1_carry_i_13_n_0),
        .I5(cam_tbl[339]),
        .O(hit_entry_70_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_70_carry_i_4
       (.I0(cam_tbl[337]),
        .I1(hit_entry1_carry_i_14_n_0),
        .I2(cam_tbl[338]),
        .I3(hit_entry1_carry_i_15_n_0),
        .I4(hit_entry1_carry_i_16_n_0),
        .I5(cam_tbl[336]),
        .O(hit_entry_70_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_80_carry__0_i_1
       (.I0(cam_tbl[406]),
        .I1(hit_entry1_carry__0_i_5_n_0),
        .I2(cam_tbl[407]),
        .I3(hit_entry1_carry__0_i_6_n_0),
        .I4(hit_entry1_carry__0_i_7_n_0),
        .I5(cam_tbl[405]),
        .O(hit_entry_80_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_80_carry__0_i_2
       (.I0(cam_tbl[403]),
        .I1(hit_entry1_carry__0_i_8_n_0),
        .I2(cam_tbl[404]),
        .I3(hit_entry1_carry__0_i_9_n_0),
        .I4(hit_entry1_carry__0_i_10_n_0),
        .I5(cam_tbl[402]),
        .O(hit_entry_80_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_80_carry__0_i_3
       (.I0(cam_tbl[400]),
        .I1(hit_entry1_carry__0_i_11_n_0),
        .I2(cam_tbl[401]),
        .I3(hit_entry1_carry__0_i_12_n_0),
        .I4(hit_entry1_carry__0_i_13_n_0),
        .I5(cam_tbl[399]),
        .O(hit_entry_80_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_80_carry__0_i_4
       (.I0(cam_tbl[397]),
        .I1(hit_entry1_carry__0_i_14_n_0),
        .I2(cam_tbl[398]),
        .I3(hit_entry1_carry__0_i_15_n_0),
        .I4(hit_entry1_carry__0_i_16_n_0),
        .I5(cam_tbl[396]),
        .O(hit_entry_80_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_80_carry__1_i_1
       (.I0(cam_tbl[418]),
        .I1(hit_entry1_carry__1_i_5_n_0),
        .I2(cam_tbl[419]),
        .I3(hit_entry1_carry__1_i_6_n_0),
        .I4(hit_entry1_carry__1_i_7_n_0),
        .I5(cam_tbl[417]),
        .O(hit_entry_80_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_80_carry__1_i_2
       (.I0(cam_tbl[415]),
        .I1(hit_entry1_carry__1_i_8_n_0),
        .I2(cam_tbl[416]),
        .I3(hit_entry1_carry__1_i_9_n_0),
        .I4(hit_entry1_carry__1_i_10_n_0),
        .I5(cam_tbl[414]),
        .O(hit_entry_80_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_80_carry__1_i_3
       (.I0(cam_tbl[412]),
        .I1(hit_entry1_carry__1_i_11_n_0),
        .I2(cam_tbl[413]),
        .I3(hit_entry1_carry__1_i_12_n_0),
        .I4(hit_entry1_carry__1_i_13_n_0),
        .I5(cam_tbl[411]),
        .O(hit_entry_80_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_80_carry__1_i_4
       (.I0(cam_tbl[409]),
        .I1(hit_entry1_carry__1_i_14_n_0),
        .I2(cam_tbl[410]),
        .I3(hit_entry1_carry__1_i_15_n_0),
        .I4(hit_entry1_carry__1_i_16_n_0),
        .I5(cam_tbl[408]),
        .O(hit_entry_80_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    hit_entry_80_carry__2_i_1
       (.I0(hit_entry1_carry__2_i_5_n_0),
        .I1(cam_tbl[429]),
        .I2(hit_entry1_carry__2_i_6_n_0),
        .I3(cam_tbl[430]),
        .O(hit_entry_80_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_80_carry__2_i_2
       (.I0(cam_tbl[427]),
        .I1(hit_entry1_carry__2_i_7_n_0),
        .I2(cam_tbl[428]),
        .I3(hit_entry1_carry__2_i_8_n_0),
        .I4(hit_entry1_carry__2_i_9_n_0),
        .I5(cam_tbl[426]),
        .O(hit_entry_80_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_80_carry__2_i_3
       (.I0(cam_tbl[424]),
        .I1(hit_entry1_carry__2_i_10_n_0),
        .I2(cam_tbl[425]),
        .I3(hit_entry1_carry__2_i_11_n_0),
        .I4(hit_entry1_carry__2_i_12_n_0),
        .I5(cam_tbl[423]),
        .O(hit_entry_80_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_80_carry__2_i_4
       (.I0(cam_tbl[421]),
        .I1(hit_entry1_carry__2_i_13_n_0),
        .I2(cam_tbl[422]),
        .I3(hit_entry1_carry__2_i_14_n_0),
        .I4(hit_entry1_carry__2_i_15_n_0),
        .I5(cam_tbl[420]),
        .O(hit_entry_80_carry__2_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_80_carry_i_1
       (.I0(cam_tbl[394]),
        .I1(hit_entry1_carry_i_5_n_0),
        .I2(cam_tbl[395]),
        .I3(hit_entry1_carry_i_6_n_0),
        .I4(hit_entry1_carry_i_7_n_0),
        .I5(cam_tbl[393]),
        .O(hit_entry_80_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_80_carry_i_2
       (.I0(cam_tbl[391]),
        .I1(hit_entry1_carry_i_8_n_0),
        .I2(cam_tbl[392]),
        .I3(hit_entry1_carry_i_9_n_0),
        .I4(hit_entry1_carry_i_10_n_0),
        .I5(cam_tbl[390]),
        .O(hit_entry_80_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_80_carry_i_3
       (.I0(cam_tbl[388]),
        .I1(hit_entry1_carry_i_11_n_0),
        .I2(cam_tbl[389]),
        .I3(hit_entry1_carry_i_12_n_0),
        .I4(hit_entry1_carry_i_13_n_0),
        .I5(cam_tbl[387]),
        .O(hit_entry_80_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_80_carry_i_4
       (.I0(cam_tbl[385]),
        .I1(hit_entry1_carry_i_14_n_0),
        .I2(cam_tbl[386]),
        .I3(hit_entry1_carry_i_15_n_0),
        .I4(hit_entry1_carry_i_16_n_0),
        .I5(cam_tbl[384]),
        .O(hit_entry_80_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_90_carry__0_i_1
       (.I0(cam_tbl[454]),
        .I1(hit_entry1_carry__0_i_5_n_0),
        .I2(cam_tbl[455]),
        .I3(hit_entry1_carry__0_i_6_n_0),
        .I4(hit_entry1_carry__0_i_7_n_0),
        .I5(cam_tbl[453]),
        .O(hit_entry_90_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_90_carry__0_i_2
       (.I0(cam_tbl[451]),
        .I1(hit_entry1_carry__0_i_8_n_0),
        .I2(cam_tbl[452]),
        .I3(hit_entry1_carry__0_i_9_n_0),
        .I4(hit_entry1_carry__0_i_10_n_0),
        .I5(cam_tbl[450]),
        .O(hit_entry_90_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_90_carry__0_i_3
       (.I0(cam_tbl[448]),
        .I1(hit_entry1_carry__0_i_11_n_0),
        .I2(cam_tbl[449]),
        .I3(hit_entry1_carry__0_i_12_n_0),
        .I4(hit_entry1_carry__0_i_13_n_0),
        .I5(cam_tbl[447]),
        .O(hit_entry_90_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_90_carry__0_i_4
       (.I0(cam_tbl[445]),
        .I1(hit_entry1_carry__0_i_14_n_0),
        .I2(cam_tbl[446]),
        .I3(hit_entry1_carry__0_i_15_n_0),
        .I4(hit_entry1_carry__0_i_16_n_0),
        .I5(cam_tbl[444]),
        .O(hit_entry_90_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_90_carry__1_i_1
       (.I0(cam_tbl[466]),
        .I1(hit_entry1_carry__1_i_5_n_0),
        .I2(cam_tbl[467]),
        .I3(hit_entry1_carry__1_i_6_n_0),
        .I4(hit_entry1_carry__1_i_7_n_0),
        .I5(cam_tbl[465]),
        .O(hit_entry_90_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_90_carry__1_i_2
       (.I0(cam_tbl[463]),
        .I1(hit_entry1_carry__1_i_8_n_0),
        .I2(cam_tbl[464]),
        .I3(hit_entry1_carry__1_i_9_n_0),
        .I4(hit_entry1_carry__1_i_10_n_0),
        .I5(cam_tbl[462]),
        .O(hit_entry_90_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_90_carry__1_i_3
       (.I0(cam_tbl[460]),
        .I1(hit_entry1_carry__1_i_11_n_0),
        .I2(cam_tbl[461]),
        .I3(hit_entry1_carry__1_i_12_n_0),
        .I4(hit_entry1_carry__1_i_13_n_0),
        .I5(cam_tbl[459]),
        .O(hit_entry_90_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_90_carry__1_i_4
       (.I0(cam_tbl[457]),
        .I1(hit_entry1_carry__1_i_14_n_0),
        .I2(cam_tbl[458]),
        .I3(hit_entry1_carry__1_i_15_n_0),
        .I4(hit_entry1_carry__1_i_16_n_0),
        .I5(cam_tbl[456]),
        .O(hit_entry_90_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    hit_entry_90_carry__2_i_1
       (.I0(hit_entry1_carry__2_i_5_n_0),
        .I1(cam_tbl[477]),
        .I2(hit_entry1_carry__2_i_6_n_0),
        .I3(cam_tbl[478]),
        .O(hit_entry_90_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_90_carry__2_i_2
       (.I0(cam_tbl[475]),
        .I1(hit_entry1_carry__2_i_7_n_0),
        .I2(cam_tbl[476]),
        .I3(hit_entry1_carry__2_i_8_n_0),
        .I4(hit_entry1_carry__2_i_9_n_0),
        .I5(cam_tbl[474]),
        .O(hit_entry_90_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_90_carry__2_i_3
       (.I0(cam_tbl[472]),
        .I1(hit_entry1_carry__2_i_10_n_0),
        .I2(cam_tbl[473]),
        .I3(hit_entry1_carry__2_i_11_n_0),
        .I4(hit_entry1_carry__2_i_12_n_0),
        .I5(cam_tbl[471]),
        .O(hit_entry_90_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_90_carry__2_i_4
       (.I0(cam_tbl[469]),
        .I1(hit_entry1_carry__2_i_13_n_0),
        .I2(cam_tbl[470]),
        .I3(hit_entry1_carry__2_i_14_n_0),
        .I4(hit_entry1_carry__2_i_15_n_0),
        .I5(cam_tbl[468]),
        .O(hit_entry_90_carry__2_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_90_carry_i_1
       (.I0(cam_tbl[442]),
        .I1(hit_entry1_carry_i_5_n_0),
        .I2(cam_tbl[443]),
        .I3(hit_entry1_carry_i_6_n_0),
        .I4(hit_entry1_carry_i_7_n_0),
        .I5(cam_tbl[441]),
        .O(hit_entry_90_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_90_carry_i_2
       (.I0(cam_tbl[439]),
        .I1(hit_entry1_carry_i_8_n_0),
        .I2(cam_tbl[440]),
        .I3(hit_entry1_carry_i_9_n_0),
        .I4(hit_entry1_carry_i_10_n_0),
        .I5(cam_tbl[438]),
        .O(hit_entry_90_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_90_carry_i_3
       (.I0(cam_tbl[436]),
        .I1(hit_entry1_carry_i_11_n_0),
        .I2(cam_tbl[437]),
        .I3(hit_entry1_carry_i_12_n_0),
        .I4(hit_entry1_carry_i_13_n_0),
        .I5(cam_tbl[435]),
        .O(hit_entry_90_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_entry_90_carry_i_4
       (.I0(cam_tbl[433]),
        .I1(hit_entry1_carry_i_14_n_0),
        .I2(cam_tbl[434]),
        .I3(hit_entry1_carry_i_15_n_0),
        .I4(hit_entry1_carry_i_16_n_0),
        .I5(cam_tbl[432]),
        .O(hit_entry_90_carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    stateH_i_1
       (.I0(stateH),
        .I1(mac_src_vld),
        .I2(p_0_in[0]),
        .O(stateH_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    stateH_reg
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(stateH_reg_0),
        .D(stateH_i_1_n_0),
        .Q(stateH));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \store[0][47]_i_1 
       (.I0(\store[0][47]_i_3_n_0 ),
        .I1(head_reg[3]),
        .I2(\store[0][47]_i_4_n_0 ),
        .I3(\store[0][47]_i_5_n_0 ),
        .I4(\store[0][47]_i_6_n_0 ),
        .I5(head_reg[2]),
        .O(\store[0][47]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \store[0][47]_i_10 
       (.I0(hit_entry_90),
        .I1(cam_tbl[479]),
        .I2(hit_entry_50),
        .I3(cam_tbl[287]),
        .O(\store[0][47]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \store[0][47]_i_11 
       (.I0(cam_tbl[143]),
        .I1(hit_entry_20),
        .I2(cam_tbl[719]),
        .I3(hit_entry_140),
        .O(\store[0][47]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \store[0][47]_i_12 
       (.I0(hit_entry_100),
        .I1(cam_tbl[527]),
        .I2(hit_entry_60),
        .I3(cam_tbl[335]),
        .O(\store[0][47]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \store[0][47]_i_13 
       (.I0(cam_tbl[383]),
        .I1(hit_entry_70),
        .I2(cam_tbl[575]),
        .I3(hit_entry_110),
        .O(\store[0][47]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \store[0][47]_i_14 
       (.I0(hit_entry_150),
        .I1(cam_tbl[767]),
        .I2(hit_entry_30),
        .I3(cam_tbl[191]),
        .O(\store[0][47]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \store[0][47]_i_3 
       (.I0(head_reg[0]),
        .I1(head_reg[1]),
        .O(\store[0][47]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \store[0][47]_i_4 
       (.I0(\store[0][47]_i_7_n_0 ),
        .I1(\store[0][47]_i_8_n_0 ),
        .I2(\store[0][47]_i_9_n_0 ),
        .I3(\store[0][47]_i_10_n_0 ),
        .O(\store[0][47]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \store[0][47]_i_5 
       (.I0(\store[0][47]_i_11_n_0 ),
        .I1(\store[0][47]_i_12_n_0 ),
        .I2(\store[0][47]_i_13_n_0 ),
        .I3(\store[0][47]_i_14_n_0 ),
        .O(\store[0][47]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \store[0][47]_i_6 
       (.I0(stateH),
        .I1(mac_src_vld),
        .I2(p_0_in[0]),
        .O(\store[0][47]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \store[0][47]_i_7 
       (.I0(cam_tbl[239]),
        .I1(hit_entry_40),
        .I2(cam_tbl[431]),
        .I3(hit_entry_80),
        .O(\store[0][47]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \store[0][47]_i_8 
       (.I0(hit_entry_120),
        .I1(cam_tbl[623]),
        .I2(hit_entry1),
        .I3(cam_tbl[47]),
        .O(\store[0][47]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \store[0][47]_i_9 
       (.I0(cam_tbl[95]),
        .I1(hit_entry_1013_in),
        .I2(cam_tbl[671]),
        .I3(hit_entry_130),
        .O(\store[0][47]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \store[10][47]_i_1 
       (.I0(\store[2][47]_i_2_n_0 ),
        .I1(head_reg[3]),
        .I2(\store[0][47]_i_4_n_0 ),
        .I3(\store[0][47]_i_5_n_0 ),
        .I4(\store[0][47]_i_6_n_0 ),
        .I5(head_reg[2]),
        .O(\store[10][47]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \store[11][47]_i_1 
       (.I0(\store[3][47]_i_2_n_0 ),
        .I1(head_reg[3]),
        .I2(\store[0][47]_i_4_n_0 ),
        .I3(\store[0][47]_i_5_n_0 ),
        .I4(\store[0][47]_i_6_n_0 ),
        .I5(head_reg[2]),
        .O(\store[11][47]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \store[12][47]_i_1 
       (.I0(\store[0][47]_i_3_n_0 ),
        .I1(head_reg[2]),
        .I2(head_reg[3]),
        .I3(\store[0][47]_i_4_n_0 ),
        .I4(\store[0][47]_i_5_n_0 ),
        .I5(\store[0][47]_i_6_n_0 ),
        .O(\store[12][47]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \store[13][47]_i_1 
       (.I0(\store[1][47]_i_2_n_0 ),
        .I1(head_reg[2]),
        .I2(head_reg[3]),
        .I3(\store[0][47]_i_4_n_0 ),
        .I4(\store[0][47]_i_5_n_0 ),
        .I5(\store[0][47]_i_6_n_0 ),
        .O(\store[13][47]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \store[14][47]_i_1 
       (.I0(\store[2][47]_i_2_n_0 ),
        .I1(head_reg[2]),
        .I2(head_reg[3]),
        .I3(\store[0][47]_i_4_n_0 ),
        .I4(\store[0][47]_i_5_n_0 ),
        .I5(\store[0][47]_i_6_n_0 ),
        .O(\store[14][47]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \store[15][47]_i_1 
       (.I0(\store[3][47]_i_2_n_0 ),
        .I1(head_reg[2]),
        .I2(head_reg[3]),
        .I3(\store[0][47]_i_4_n_0 ),
        .I4(\store[0][47]_i_5_n_0 ),
        .I5(\store[0][47]_i_6_n_0 ),
        .O(\store[15][47]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \store[1][47]_i_1 
       (.I0(\store[1][47]_i_2_n_0 ),
        .I1(head_reg[3]),
        .I2(\store[0][47]_i_4_n_0 ),
        .I3(\store[0][47]_i_5_n_0 ),
        .I4(\store[0][47]_i_6_n_0 ),
        .I5(head_reg[2]),
        .O(\store[1][47]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \store[1][47]_i_2 
       (.I0(head_reg[0]),
        .I1(head_reg[1]),
        .O(\store[1][47]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \store[2][47]_i_1 
       (.I0(\store[2][47]_i_2_n_0 ),
        .I1(head_reg[3]),
        .I2(\store[0][47]_i_4_n_0 ),
        .I3(\store[0][47]_i_5_n_0 ),
        .I4(\store[0][47]_i_6_n_0 ),
        .I5(head_reg[2]),
        .O(\store[2][47]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \store[2][47]_i_2 
       (.I0(head_reg[1]),
        .I1(head_reg[0]),
        .O(\store[2][47]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \store[3][47]_i_1 
       (.I0(\store[3][47]_i_2_n_0 ),
        .I1(head_reg[3]),
        .I2(\store[0][47]_i_4_n_0 ),
        .I3(\store[0][47]_i_5_n_0 ),
        .I4(\store[0][47]_i_6_n_0 ),
        .I5(head_reg[2]),
        .O(\store[3][47]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \store[3][47]_i_2 
       (.I0(head_reg[1]),
        .I1(head_reg[0]),
        .O(\store[3][47]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \store[4][47]_i_1 
       (.I0(\store[0][47]_i_3_n_0 ),
        .I1(head_reg[2]),
        .I2(head_reg[3]),
        .I3(\store[0][47]_i_4_n_0 ),
        .I4(\store[0][47]_i_5_n_0 ),
        .I5(\store[0][47]_i_6_n_0 ),
        .O(\store[4][47]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \store[5][47]_i_1 
       (.I0(\store[1][47]_i_2_n_0 ),
        .I1(head_reg[2]),
        .I2(head_reg[3]),
        .I3(\store[0][47]_i_4_n_0 ),
        .I4(\store[0][47]_i_5_n_0 ),
        .I5(\store[0][47]_i_6_n_0 ),
        .O(\store[5][47]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \store[6][47]_i_1 
       (.I0(\store[2][47]_i_2_n_0 ),
        .I1(head_reg[2]),
        .I2(head_reg[3]),
        .I3(\store[0][47]_i_4_n_0 ),
        .I4(\store[0][47]_i_5_n_0 ),
        .I5(\store[0][47]_i_6_n_0 ),
        .O(\store[6][47]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \store[7][47]_i_1 
       (.I0(\store[7][47]_i_2_n_0 ),
        .I1(\store[0][47]_i_6_n_0 ),
        .I2(\store[0][47]_i_5_n_0 ),
        .I3(\store[7][47]_i_3_n_0 ),
        .I4(\store[7][47]_i_4_n_0 ),
        .I5(head_reg[3]),
        .O(\store[7][47]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \store[7][47]_i_2 
       (.I0(head_reg[0]),
        .I1(head_reg[1]),
        .I2(head_reg[2]),
        .O(\store[7][47]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \store[7][47]_i_3 
       (.I0(hit_entry_120),
        .I1(cam_tbl[623]),
        .I2(hit_entry1),
        .I3(cam_tbl[47]),
        .I4(\store[0][47]_i_7_n_0 ),
        .O(\store[7][47]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \store[7][47]_i_4 
       (.I0(hit_entry_90),
        .I1(cam_tbl[479]),
        .I2(hit_entry_50),
        .I3(cam_tbl[287]),
        .I4(\store[0][47]_i_9_n_0 ),
        .O(\store[7][47]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \store[8][47]_i_1 
       (.I0(\store[0][47]_i_3_n_0 ),
        .I1(head_reg[3]),
        .I2(\store[0][47]_i_4_n_0 ),
        .I3(\store[0][47]_i_5_n_0 ),
        .I4(\store[0][47]_i_6_n_0 ),
        .I5(head_reg[2]),
        .O(\store[8][47]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \store[9][47]_i_1 
       (.I0(\store[1][47]_i_2_n_0 ),
        .I1(head_reg[3]),
        .I2(\store[0][47]_i_4_n_0 ),
        .I3(\store[0][47]_i_5_n_0 ),
        .I4(\store[0][47]_i_6_n_0 ),
        .I5(head_reg[2]),
        .O(\store[9][47]_i_1_n_0 ));
  FDCE \store_reg[0][0] 
       (.C(gtx_clk),
        .CE(\store[0][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(mac_src[0]),
        .Q(cam_tbl[0]));
  FDCE \store_reg[0][10] 
       (.C(gtx_clk),
        .CE(\store[0][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[10]),
        .Q(cam_tbl[10]));
  FDCE \store_reg[0][11] 
       (.C(gtx_clk),
        .CE(\store[0][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[11]),
        .Q(cam_tbl[11]));
  FDCE \store_reg[0][12] 
       (.C(gtx_clk),
        .CE(\store[0][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[12]),
        .Q(cam_tbl[12]));
  FDCE \store_reg[0][13] 
       (.C(gtx_clk),
        .CE(\store[0][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[13]),
        .Q(cam_tbl[13]));
  FDCE \store_reg[0][14] 
       (.C(gtx_clk),
        .CE(\store[0][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[14]),
        .Q(cam_tbl[14]));
  FDCE \store_reg[0][15] 
       (.C(gtx_clk),
        .CE(\store[0][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[15]),
        .Q(cam_tbl[15]));
  FDCE \store_reg[0][16] 
       (.C(gtx_clk),
        .CE(\store[0][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[16]),
        .Q(cam_tbl[16]));
  FDCE \store_reg[0][17] 
       (.C(gtx_clk),
        .CE(\store[0][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[17]),
        .Q(cam_tbl[17]));
  FDCE \store_reg[0][18] 
       (.C(gtx_clk),
        .CE(\store[0][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[18]),
        .Q(cam_tbl[18]));
  FDCE \store_reg[0][19] 
       (.C(gtx_clk),
        .CE(\store[0][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[19]),
        .Q(cam_tbl[19]));
  FDCE \store_reg[0][1] 
       (.C(gtx_clk),
        .CE(\store[0][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(mac_src[1]),
        .Q(cam_tbl[1]));
  FDCE \store_reg[0][20] 
       (.C(gtx_clk),
        .CE(\store[0][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[20]),
        .Q(cam_tbl[20]));
  FDCE \store_reg[0][21] 
       (.C(gtx_clk),
        .CE(\store[0][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[21]),
        .Q(cam_tbl[21]));
  FDCE \store_reg[0][22] 
       (.C(gtx_clk),
        .CE(\store[0][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[22]),
        .Q(cam_tbl[22]));
  FDCE \store_reg[0][23] 
       (.C(gtx_clk),
        .CE(\store[0][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[23]),
        .Q(cam_tbl[23]));
  FDCE \store_reg[0][24] 
       (.C(gtx_clk),
        .CE(\store[0][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[24]),
        .Q(cam_tbl[24]));
  FDCE \store_reg[0][25] 
       (.C(gtx_clk),
        .CE(\store[0][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[25]),
        .Q(cam_tbl[25]));
  FDCE \store_reg[0][26] 
       (.C(gtx_clk),
        .CE(\store[0][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[26]),
        .Q(cam_tbl[26]));
  FDCE \store_reg[0][27] 
       (.C(gtx_clk),
        .CE(\store[0][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[27]),
        .Q(cam_tbl[27]));
  FDCE \store_reg[0][28] 
       (.C(gtx_clk),
        .CE(\store[0][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[28]),
        .Q(cam_tbl[28]));
  FDCE \store_reg[0][29] 
       (.C(gtx_clk),
        .CE(\store[0][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[29]),
        .Q(cam_tbl[29]));
  FDCE \store_reg[0][2] 
       (.C(gtx_clk),
        .CE(\store[0][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(mac_src[2]),
        .Q(cam_tbl[2]));
  FDCE \store_reg[0][30] 
       (.C(gtx_clk),
        .CE(\store[0][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[30]),
        .Q(cam_tbl[30]));
  FDCE \store_reg[0][31] 
       (.C(gtx_clk),
        .CE(\store[0][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[31]),
        .Q(cam_tbl[31]));
  FDCE \store_reg[0][32] 
       (.C(gtx_clk),
        .CE(\store[0][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[32]),
        .Q(cam_tbl[32]));
  FDCE \store_reg[0][33] 
       (.C(gtx_clk),
        .CE(\store[0][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[33]),
        .Q(cam_tbl[33]));
  FDCE \store_reg[0][34] 
       (.C(gtx_clk),
        .CE(\store[0][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[34]),
        .Q(cam_tbl[34]));
  FDCE \store_reg[0][35] 
       (.C(gtx_clk),
        .CE(\store[0][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[35]),
        .Q(cam_tbl[35]));
  FDCE \store_reg[0][36] 
       (.C(gtx_clk),
        .CE(\store[0][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[36]),
        .Q(cam_tbl[36]));
  FDCE \store_reg[0][37] 
       (.C(gtx_clk),
        .CE(\store[0][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[37]),
        .Q(cam_tbl[37]));
  FDCE \store_reg[0][38] 
       (.C(gtx_clk),
        .CE(\store[0][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[38]),
        .Q(cam_tbl[38]));
  FDCE \store_reg[0][39] 
       (.C(gtx_clk),
        .CE(\store[0][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[39]),
        .Q(cam_tbl[39]));
  FDCE \store_reg[0][3] 
       (.C(gtx_clk),
        .CE(\store[0][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(mac_src[3]),
        .Q(cam_tbl[3]));
  FDCE \store_reg[0][40] 
       (.C(gtx_clk),
        .CE(\store[0][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[40]),
        .Q(cam_tbl[40]));
  FDCE \store_reg[0][41] 
       (.C(gtx_clk),
        .CE(\store[0][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[41]),
        .Q(cam_tbl[41]));
  FDCE \store_reg[0][42] 
       (.C(gtx_clk),
        .CE(\store[0][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[42]),
        .Q(cam_tbl[42]));
  FDCE \store_reg[0][43] 
       (.C(gtx_clk),
        .CE(\store[0][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[43]),
        .Q(cam_tbl[43]));
  FDCE \store_reg[0][44] 
       (.C(gtx_clk),
        .CE(\store[0][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[44]),
        .Q(cam_tbl[44]));
  FDCE \store_reg[0][45] 
       (.C(gtx_clk),
        .CE(\store[0][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[45]),
        .Q(cam_tbl[45]));
  FDCE \store_reg[0][46] 
       (.C(gtx_clk),
        .CE(\store[0][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[46]),
        .Q(cam_tbl[46]));
  FDCE \store_reg[0][47] 
       (.C(gtx_clk),
        .CE(\store[0][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(1'b1),
        .Q(cam_tbl[47]));
  FDCE \store_reg[0][4] 
       (.C(gtx_clk),
        .CE(\store[0][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[4]),
        .Q(cam_tbl[4]));
  FDCE \store_reg[0][5] 
       (.C(gtx_clk),
        .CE(\store[0][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[5]),
        .Q(cam_tbl[5]));
  FDCE \store_reg[0][6] 
       (.C(gtx_clk),
        .CE(\store[0][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[6]),
        .Q(cam_tbl[6]));
  FDCE \store_reg[0][7] 
       (.C(gtx_clk),
        .CE(\store[0][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[7]),
        .Q(cam_tbl[7]));
  FDCE \store_reg[0][8] 
       (.C(gtx_clk),
        .CE(\store[0][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[8]),
        .Q(cam_tbl[8]));
  FDCE \store_reg[0][9] 
       (.C(gtx_clk),
        .CE(\store[0][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[9]),
        .Q(cam_tbl[9]));
  FDCE \store_reg[10][0] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(mac_src[0]),
        .Q(cam_tbl[480]));
  FDCE \store_reg[10][10] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[10]),
        .Q(cam_tbl[490]));
  FDCE \store_reg[10][11] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[11]),
        .Q(cam_tbl[491]));
  FDCE \store_reg[10][12] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[12]),
        .Q(cam_tbl[492]));
  FDCE \store_reg[10][13] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[13]),
        .Q(cam_tbl[493]));
  FDCE \store_reg[10][14] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[14]),
        .Q(cam_tbl[494]));
  FDCE \store_reg[10][15] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[15]),
        .Q(cam_tbl[495]));
  FDCE \store_reg[10][16] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[16]),
        .Q(cam_tbl[496]));
  FDCE \store_reg[10][17] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[17]),
        .Q(cam_tbl[497]));
  FDCE \store_reg[10][18] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[18]),
        .Q(cam_tbl[498]));
  FDCE \store_reg[10][19] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[19]),
        .Q(cam_tbl[499]));
  FDCE \store_reg[10][1] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(mac_src[1]),
        .Q(cam_tbl[481]));
  FDCE \store_reg[10][20] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[20]),
        .Q(cam_tbl[500]));
  FDCE \store_reg[10][21] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[21]),
        .Q(cam_tbl[501]));
  FDCE \store_reg[10][22] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[22]),
        .Q(cam_tbl[502]));
  FDCE \store_reg[10][23] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[23]),
        .Q(cam_tbl[503]));
  FDCE \store_reg[10][24] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[24]),
        .Q(cam_tbl[504]));
  FDCE \store_reg[10][25] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[25]),
        .Q(cam_tbl[505]));
  FDCE \store_reg[10][26] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[26]),
        .Q(cam_tbl[506]));
  FDCE \store_reg[10][27] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[27]),
        .Q(cam_tbl[507]));
  FDCE \store_reg[10][28] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[28]),
        .Q(cam_tbl[508]));
  FDCE \store_reg[10][29] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[29]),
        .Q(cam_tbl[509]));
  FDCE \store_reg[10][2] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(mac_src[2]),
        .Q(cam_tbl[482]));
  FDCE \store_reg[10][30] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[30]),
        .Q(cam_tbl[510]));
  FDCE \store_reg[10][31] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[31]),
        .Q(cam_tbl[511]));
  FDCE \store_reg[10][32] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[32]),
        .Q(cam_tbl[512]));
  FDCE \store_reg[10][33] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[33]),
        .Q(cam_tbl[513]));
  FDCE \store_reg[10][34] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[34]),
        .Q(cam_tbl[514]));
  FDCE \store_reg[10][35] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[35]),
        .Q(cam_tbl[515]));
  FDCE \store_reg[10][36] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[36]),
        .Q(cam_tbl[516]));
  FDCE \store_reg[10][37] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[37]),
        .Q(cam_tbl[517]));
  FDCE \store_reg[10][38] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[38]),
        .Q(cam_tbl[518]));
  FDCE \store_reg[10][39] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[39]),
        .Q(cam_tbl[519]));
  FDCE \store_reg[10][3] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(mac_src[3]),
        .Q(cam_tbl[483]));
  FDCE \store_reg[10][40] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[40]),
        .Q(cam_tbl[520]));
  FDCE \store_reg[10][41] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[41]),
        .Q(cam_tbl[521]));
  FDCE \store_reg[10][42] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[42]),
        .Q(cam_tbl[522]));
  FDCE \store_reg[10][43] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[43]),
        .Q(cam_tbl[523]));
  FDCE \store_reg[10][44] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[44]),
        .Q(cam_tbl[524]));
  FDCE \store_reg[10][45] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[45]),
        .Q(cam_tbl[525]));
  FDCE \store_reg[10][46] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[46]),
        .Q(cam_tbl[526]));
  FDCE \store_reg[10][47] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(1'b1),
        .Q(cam_tbl[527]));
  FDCE \store_reg[10][4] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[4]),
        .Q(cam_tbl[484]));
  FDCE \store_reg[10][5] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[5]),
        .Q(cam_tbl[485]));
  FDCE \store_reg[10][6] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[6]),
        .Q(cam_tbl[486]));
  FDCE \store_reg[10][7] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[7]),
        .Q(cam_tbl[487]));
  FDCE \store_reg[10][8] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[8]),
        .Q(cam_tbl[488]));
  FDCE \store_reg[10][9] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[9]),
        .Q(cam_tbl[489]));
  FDCE \store_reg[11][0] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(mac_src[0]),
        .Q(cam_tbl[528]));
  FDCE \store_reg[11][10] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[10]),
        .Q(cam_tbl[538]));
  FDCE \store_reg[11][11] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[11]),
        .Q(cam_tbl[539]));
  FDCE \store_reg[11][12] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[12]),
        .Q(cam_tbl[540]));
  FDCE \store_reg[11][13] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[13]),
        .Q(cam_tbl[541]));
  FDCE \store_reg[11][14] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[14]),
        .Q(cam_tbl[542]));
  FDCE \store_reg[11][15] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[15]),
        .Q(cam_tbl[543]));
  FDCE \store_reg[11][16] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[16]),
        .Q(cam_tbl[544]));
  FDCE \store_reg[11][17] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[17]),
        .Q(cam_tbl[545]));
  FDCE \store_reg[11][18] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[18]),
        .Q(cam_tbl[546]));
  FDCE \store_reg[11][19] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[19]),
        .Q(cam_tbl[547]));
  FDCE \store_reg[11][1] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(mac_src[1]),
        .Q(cam_tbl[529]));
  FDCE \store_reg[11][20] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[20]),
        .Q(cam_tbl[548]));
  FDCE \store_reg[11][21] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[21]),
        .Q(cam_tbl[549]));
  FDCE \store_reg[11][22] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[22]),
        .Q(cam_tbl[550]));
  FDCE \store_reg[11][23] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[23]),
        .Q(cam_tbl[551]));
  FDCE \store_reg[11][24] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[24]),
        .Q(cam_tbl[552]));
  FDCE \store_reg[11][25] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[25]),
        .Q(cam_tbl[553]));
  FDCE \store_reg[11][26] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[26]),
        .Q(cam_tbl[554]));
  FDCE \store_reg[11][27] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[27]),
        .Q(cam_tbl[555]));
  FDCE \store_reg[11][28] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[28]),
        .Q(cam_tbl[556]));
  FDCE \store_reg[11][29] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[29]),
        .Q(cam_tbl[557]));
  FDCE \store_reg[11][2] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(mac_src[2]),
        .Q(cam_tbl[530]));
  FDCE \store_reg[11][30] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[30]),
        .Q(cam_tbl[558]));
  FDCE \store_reg[11][31] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[31]),
        .Q(cam_tbl[559]));
  FDCE \store_reg[11][32] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[32]),
        .Q(cam_tbl[560]));
  FDCE \store_reg[11][33] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[33]),
        .Q(cam_tbl[561]));
  FDCE \store_reg[11][34] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[34]),
        .Q(cam_tbl[562]));
  FDCE \store_reg[11][35] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[35]),
        .Q(cam_tbl[563]));
  FDCE \store_reg[11][36] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[36]),
        .Q(cam_tbl[564]));
  FDCE \store_reg[11][37] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[37]),
        .Q(cam_tbl[565]));
  FDCE \store_reg[11][38] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[38]),
        .Q(cam_tbl[566]));
  FDCE \store_reg[11][39] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[39]),
        .Q(cam_tbl[567]));
  FDCE \store_reg[11][3] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[3]),
        .Q(cam_tbl[531]));
  FDCE \store_reg[11][40] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[40]),
        .Q(cam_tbl[568]));
  FDCE \store_reg[11][41] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[41]),
        .Q(cam_tbl[569]));
  FDCE \store_reg[11][42] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[42]),
        .Q(cam_tbl[570]));
  FDCE \store_reg[11][43] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[43]),
        .Q(cam_tbl[571]));
  FDCE \store_reg[11][44] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[44]),
        .Q(cam_tbl[572]));
  FDCE \store_reg[11][45] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[45]),
        .Q(cam_tbl[573]));
  FDCE \store_reg[11][46] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[46]),
        .Q(cam_tbl[574]));
  FDCE \store_reg[11][47] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(1'b1),
        .Q(cam_tbl[575]));
  FDCE \store_reg[11][4] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[4]),
        .Q(cam_tbl[532]));
  FDCE \store_reg[11][5] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[5]),
        .Q(cam_tbl[533]));
  FDCE \store_reg[11][6] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[6]),
        .Q(cam_tbl[534]));
  FDCE \store_reg[11][7] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[7]),
        .Q(cam_tbl[535]));
  FDCE \store_reg[11][8] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[8]),
        .Q(cam_tbl[536]));
  FDCE \store_reg[11][9] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[9]),
        .Q(cam_tbl[537]));
  FDCE \store_reg[12][0] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(mac_src[0]),
        .Q(cam_tbl[576]));
  FDCE \store_reg[12][10] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[10]),
        .Q(cam_tbl[586]));
  FDCE \store_reg[12][11] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[11]),
        .Q(cam_tbl[587]));
  FDCE \store_reg[12][12] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[12]),
        .Q(cam_tbl[588]));
  FDCE \store_reg[12][13] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[13]),
        .Q(cam_tbl[589]));
  FDCE \store_reg[12][14] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[14]),
        .Q(cam_tbl[590]));
  FDCE \store_reg[12][15] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[15]),
        .Q(cam_tbl[591]));
  FDCE \store_reg[12][16] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[16]),
        .Q(cam_tbl[592]));
  FDCE \store_reg[12][17] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[17]),
        .Q(cam_tbl[593]));
  FDCE \store_reg[12][18] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[18]),
        .Q(cam_tbl[594]));
  FDCE \store_reg[12][19] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[19]),
        .Q(cam_tbl[595]));
  FDCE \store_reg[12][1] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(mac_src[1]),
        .Q(cam_tbl[577]));
  FDCE \store_reg[12][20] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[20]),
        .Q(cam_tbl[596]));
  FDCE \store_reg[12][21] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[21]),
        .Q(cam_tbl[597]));
  FDCE \store_reg[12][22] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[22]),
        .Q(cam_tbl[598]));
  FDCE \store_reg[12][23] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[23]),
        .Q(cam_tbl[599]));
  FDCE \store_reg[12][24] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[24]),
        .Q(cam_tbl[600]));
  FDCE \store_reg[12][25] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[25]),
        .Q(cam_tbl[601]));
  FDCE \store_reg[12][26] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[26]),
        .Q(cam_tbl[602]));
  FDCE \store_reg[12][27] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[27]),
        .Q(cam_tbl[603]));
  FDCE \store_reg[12][28] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[28]),
        .Q(cam_tbl[604]));
  FDCE \store_reg[12][29] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[29]),
        .Q(cam_tbl[605]));
  FDCE \store_reg[12][2] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(mac_src[2]),
        .Q(cam_tbl[578]));
  FDCE \store_reg[12][30] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[30]),
        .Q(cam_tbl[606]));
  FDCE \store_reg[12][31] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[31]),
        .Q(cam_tbl[607]));
  FDCE \store_reg[12][32] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[32]),
        .Q(cam_tbl[608]));
  FDCE \store_reg[12][33] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[33]),
        .Q(cam_tbl[609]));
  FDCE \store_reg[12][34] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[34]),
        .Q(cam_tbl[610]));
  FDCE \store_reg[12][35] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[35]),
        .Q(cam_tbl[611]));
  FDCE \store_reg[12][36] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[36]),
        .Q(cam_tbl[612]));
  FDCE \store_reg[12][37] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[37]),
        .Q(cam_tbl[613]));
  FDCE \store_reg[12][38] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[38]),
        .Q(cam_tbl[614]));
  FDCE \store_reg[12][39] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[39]),
        .Q(cam_tbl[615]));
  FDCE \store_reg[12][3] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(mac_src[3]),
        .Q(cam_tbl[579]));
  FDCE \store_reg[12][40] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[40]),
        .Q(cam_tbl[616]));
  FDCE \store_reg[12][41] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[41]),
        .Q(cam_tbl[617]));
  FDCE \store_reg[12][42] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[42]),
        .Q(cam_tbl[618]));
  FDCE \store_reg[12][43] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[43]),
        .Q(cam_tbl[619]));
  FDCE \store_reg[12][44] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[44]),
        .Q(cam_tbl[620]));
  FDCE \store_reg[12][45] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[45]),
        .Q(cam_tbl[621]));
  FDCE \store_reg[12][46] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[46]),
        .Q(cam_tbl[622]));
  FDCE \store_reg[12][47] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(1'b1),
        .Q(cam_tbl[623]));
  FDCE \store_reg[12][4] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[4]),
        .Q(cam_tbl[580]));
  FDCE \store_reg[12][5] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[5]),
        .Q(cam_tbl[581]));
  FDCE \store_reg[12][6] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[6]),
        .Q(cam_tbl[582]));
  FDCE \store_reg[12][7] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[7]),
        .Q(cam_tbl[583]));
  FDCE \store_reg[12][8] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[8]),
        .Q(cam_tbl[584]));
  FDCE \store_reg[12][9] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[9]),
        .Q(cam_tbl[585]));
  FDCE \store_reg[13][0] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(mac_src[0]),
        .Q(cam_tbl[624]));
  FDCE \store_reg[13][10] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[10]),
        .Q(cam_tbl[634]));
  FDCE \store_reg[13][11] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[11]),
        .Q(cam_tbl[635]));
  FDCE \store_reg[13][12] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[12]),
        .Q(cam_tbl[636]));
  FDCE \store_reg[13][13] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[13]),
        .Q(cam_tbl[637]));
  FDCE \store_reg[13][14] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[14]),
        .Q(cam_tbl[638]));
  FDCE \store_reg[13][15] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[15]),
        .Q(cam_tbl[639]));
  FDCE \store_reg[13][16] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[16]),
        .Q(cam_tbl[640]));
  FDCE \store_reg[13][17] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[17]),
        .Q(cam_tbl[641]));
  FDCE \store_reg[13][18] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[18]),
        .Q(cam_tbl[642]));
  FDCE \store_reg[13][19] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[19]),
        .Q(cam_tbl[643]));
  FDCE \store_reg[13][1] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(mac_src[1]),
        .Q(cam_tbl[625]));
  FDCE \store_reg[13][20] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[20]),
        .Q(cam_tbl[644]));
  FDCE \store_reg[13][21] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[21]),
        .Q(cam_tbl[645]));
  FDCE \store_reg[13][22] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[22]),
        .Q(cam_tbl[646]));
  FDCE \store_reg[13][23] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[23]),
        .Q(cam_tbl[647]));
  FDCE \store_reg[13][24] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[24]),
        .Q(cam_tbl[648]));
  FDCE \store_reg[13][25] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[25]),
        .Q(cam_tbl[649]));
  FDCE \store_reg[13][26] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[26]),
        .Q(cam_tbl[650]));
  FDCE \store_reg[13][27] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[27]),
        .Q(cam_tbl[651]));
  FDCE \store_reg[13][28] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[28]),
        .Q(cam_tbl[652]));
  FDCE \store_reg[13][29] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[29]),
        .Q(cam_tbl[653]));
  FDCE \store_reg[13][2] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(mac_src[2]),
        .Q(cam_tbl[626]));
  FDCE \store_reg[13][30] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[30]),
        .Q(cam_tbl[654]));
  FDCE \store_reg[13][31] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[31]),
        .Q(cam_tbl[655]));
  FDCE \store_reg[13][32] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[32]),
        .Q(cam_tbl[656]));
  FDCE \store_reg[13][33] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[33]),
        .Q(cam_tbl[657]));
  FDCE \store_reg[13][34] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[34]),
        .Q(cam_tbl[658]));
  FDCE \store_reg[13][35] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[35]),
        .Q(cam_tbl[659]));
  FDCE \store_reg[13][36] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[36]),
        .Q(cam_tbl[660]));
  FDCE \store_reg[13][37] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[37]),
        .Q(cam_tbl[661]));
  FDCE \store_reg[13][38] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[38]),
        .Q(cam_tbl[662]));
  FDCE \store_reg[13][39] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[39]),
        .Q(cam_tbl[663]));
  FDCE \store_reg[13][3] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[3]),
        .Q(cam_tbl[627]));
  FDCE \store_reg[13][40] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[40]),
        .Q(cam_tbl[664]));
  FDCE \store_reg[13][41] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[41]),
        .Q(cam_tbl[665]));
  FDCE \store_reg[13][42] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[42]),
        .Q(cam_tbl[666]));
  FDCE \store_reg[13][43] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[43]),
        .Q(cam_tbl[667]));
  FDCE \store_reg[13][44] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[44]),
        .Q(cam_tbl[668]));
  FDCE \store_reg[13][45] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[45]),
        .Q(cam_tbl[669]));
  FDCE \store_reg[13][46] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[46]),
        .Q(cam_tbl[670]));
  FDCE \store_reg[13][47] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(1'b1),
        .Q(cam_tbl[671]));
  FDCE \store_reg[13][4] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[4]),
        .Q(cam_tbl[628]));
  FDCE \store_reg[13][5] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[5]),
        .Q(cam_tbl[629]));
  FDCE \store_reg[13][6] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[6]),
        .Q(cam_tbl[630]));
  FDCE \store_reg[13][7] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[7]),
        .Q(cam_tbl[631]));
  FDCE \store_reg[13][8] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[8]),
        .Q(cam_tbl[632]));
  FDCE \store_reg[13][9] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[9]),
        .Q(cam_tbl[633]));
  FDCE \store_reg[14][0] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(mac_src[0]),
        .Q(cam_tbl[672]));
  FDCE \store_reg[14][10] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[10]),
        .Q(cam_tbl[682]));
  FDCE \store_reg[14][11] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[11]),
        .Q(cam_tbl[683]));
  FDCE \store_reg[14][12] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[12]),
        .Q(cam_tbl[684]));
  FDCE \store_reg[14][13] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[13]),
        .Q(cam_tbl[685]));
  FDCE \store_reg[14][14] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[14]),
        .Q(cam_tbl[686]));
  FDCE \store_reg[14][15] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[15]),
        .Q(cam_tbl[687]));
  FDCE \store_reg[14][16] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[16]),
        .Q(cam_tbl[688]));
  FDCE \store_reg[14][17] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[17]),
        .Q(cam_tbl[689]));
  FDCE \store_reg[14][18] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[18]),
        .Q(cam_tbl[690]));
  FDCE \store_reg[14][19] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[19]),
        .Q(cam_tbl[691]));
  FDCE \store_reg[14][1] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(mac_src[1]),
        .Q(cam_tbl[673]));
  FDCE \store_reg[14][20] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[20]),
        .Q(cam_tbl[692]));
  FDCE \store_reg[14][21] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[21]),
        .Q(cam_tbl[693]));
  FDCE \store_reg[14][22] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[22]),
        .Q(cam_tbl[694]));
  FDCE \store_reg[14][23] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[23]),
        .Q(cam_tbl[695]));
  FDCE \store_reg[14][24] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[24]),
        .Q(cam_tbl[696]));
  FDCE \store_reg[14][25] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[25]),
        .Q(cam_tbl[697]));
  FDCE \store_reg[14][26] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[26]),
        .Q(cam_tbl[698]));
  FDCE \store_reg[14][27] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[27]),
        .Q(cam_tbl[699]));
  FDCE \store_reg[14][28] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[28]),
        .Q(cam_tbl[700]));
  FDCE \store_reg[14][29] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[29]),
        .Q(cam_tbl[701]));
  FDCE \store_reg[14][2] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(mac_src[2]),
        .Q(cam_tbl[674]));
  FDCE \store_reg[14][30] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[30]),
        .Q(cam_tbl[702]));
  FDCE \store_reg[14][31] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[31]),
        .Q(cam_tbl[703]));
  FDCE \store_reg[14][32] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[32]),
        .Q(cam_tbl[704]));
  FDCE \store_reg[14][33] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[33]),
        .Q(cam_tbl[705]));
  FDCE \store_reg[14][34] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[34]),
        .Q(cam_tbl[706]));
  FDCE \store_reg[14][35] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[35]),
        .Q(cam_tbl[707]));
  FDCE \store_reg[14][36] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[36]),
        .Q(cam_tbl[708]));
  FDCE \store_reg[14][37] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[37]),
        .Q(cam_tbl[709]));
  FDCE \store_reg[14][38] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[38]),
        .Q(cam_tbl[710]));
  FDCE \store_reg[14][39] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[39]),
        .Q(cam_tbl[711]));
  FDCE \store_reg[14][3] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(mac_src[3]),
        .Q(cam_tbl[675]));
  FDCE \store_reg[14][40] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[40]),
        .Q(cam_tbl[712]));
  FDCE \store_reg[14][41] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[41]),
        .Q(cam_tbl[713]));
  FDCE \store_reg[14][42] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[42]),
        .Q(cam_tbl[714]));
  FDCE \store_reg[14][43] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[43]),
        .Q(cam_tbl[715]));
  FDCE \store_reg[14][44] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[44]),
        .Q(cam_tbl[716]));
  FDCE \store_reg[14][45] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[45]),
        .Q(cam_tbl[717]));
  FDCE \store_reg[14][46] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[46]),
        .Q(cam_tbl[718]));
  FDCE \store_reg[14][47] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(1'b1),
        .Q(cam_tbl[719]));
  FDCE \store_reg[14][4] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[4]),
        .Q(cam_tbl[676]));
  FDCE \store_reg[14][5] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[5]),
        .Q(cam_tbl[677]));
  FDCE \store_reg[14][6] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[6]),
        .Q(cam_tbl[678]));
  FDCE \store_reg[14][7] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[7]),
        .Q(cam_tbl[679]));
  FDCE \store_reg[14][8] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[8]),
        .Q(cam_tbl[680]));
  FDCE \store_reg[14][9] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[9]),
        .Q(cam_tbl[681]));
  FDCE \store_reg[15][0] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(mac_src[0]),
        .Q(cam_tbl[720]));
  FDCE \store_reg[15][10] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[10]),
        .Q(cam_tbl[730]));
  FDCE \store_reg[15][11] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[11]),
        .Q(cam_tbl[731]));
  FDCE \store_reg[15][12] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[12]),
        .Q(cam_tbl[732]));
  FDCE \store_reg[15][13] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[13]),
        .Q(cam_tbl[733]));
  FDCE \store_reg[15][14] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[14]),
        .Q(cam_tbl[734]));
  FDCE \store_reg[15][15] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[15]),
        .Q(cam_tbl[735]));
  FDCE \store_reg[15][16] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[16]),
        .Q(cam_tbl[736]));
  FDCE \store_reg[15][17] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[17]),
        .Q(cam_tbl[737]));
  FDCE \store_reg[15][18] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[18]),
        .Q(cam_tbl[738]));
  FDCE \store_reg[15][19] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[19]),
        .Q(cam_tbl[739]));
  FDCE \store_reg[15][1] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(mac_src[1]),
        .Q(cam_tbl[721]));
  FDCE \store_reg[15][20] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[20]),
        .Q(cam_tbl[740]));
  FDCE \store_reg[15][21] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[21]),
        .Q(cam_tbl[741]));
  FDCE \store_reg[15][22] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[22]),
        .Q(cam_tbl[742]));
  FDCE \store_reg[15][23] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[23]),
        .Q(cam_tbl[743]));
  FDCE \store_reg[15][24] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[24]),
        .Q(cam_tbl[744]));
  FDCE \store_reg[15][25] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[25]),
        .Q(cam_tbl[745]));
  FDCE \store_reg[15][26] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[26]),
        .Q(cam_tbl[746]));
  FDCE \store_reg[15][27] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[27]),
        .Q(cam_tbl[747]));
  FDCE \store_reg[15][28] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[28]),
        .Q(cam_tbl[748]));
  FDCE \store_reg[15][29] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[29]),
        .Q(cam_tbl[749]));
  FDCE \store_reg[15][2] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(mac_src[2]),
        .Q(cam_tbl[722]));
  FDCE \store_reg[15][30] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[30]),
        .Q(cam_tbl[750]));
  FDCE \store_reg[15][31] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[31]),
        .Q(cam_tbl[751]));
  FDCE \store_reg[15][32] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[32]),
        .Q(cam_tbl[752]));
  FDCE \store_reg[15][33] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[33]),
        .Q(cam_tbl[753]));
  FDCE \store_reg[15][34] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[34]),
        .Q(cam_tbl[754]));
  FDCE \store_reg[15][35] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[35]),
        .Q(cam_tbl[755]));
  FDCE \store_reg[15][36] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[36]),
        .Q(cam_tbl[756]));
  FDCE \store_reg[15][37] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[37]),
        .Q(cam_tbl[757]));
  FDCE \store_reg[15][38] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[38]),
        .Q(cam_tbl[758]));
  FDCE \store_reg[15][39] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[39]),
        .Q(cam_tbl[759]));
  FDCE \store_reg[15][3] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[3]),
        .Q(cam_tbl[723]));
  FDCE \store_reg[15][40] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[40]),
        .Q(cam_tbl[760]));
  FDCE \store_reg[15][41] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[41]),
        .Q(cam_tbl[761]));
  FDCE \store_reg[15][42] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[42]),
        .Q(cam_tbl[762]));
  FDCE \store_reg[15][43] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[43]),
        .Q(cam_tbl[763]));
  FDCE \store_reg[15][44] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[44]),
        .Q(cam_tbl[764]));
  FDCE \store_reg[15][45] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[45]),
        .Q(cam_tbl[765]));
  FDCE \store_reg[15][46] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[46]),
        .Q(cam_tbl[766]));
  FDCE \store_reg[15][47] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(1'b1),
        .Q(cam_tbl[767]));
  FDCE \store_reg[15][4] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[4]),
        .Q(cam_tbl[724]));
  FDCE \store_reg[15][5] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[5]),
        .Q(cam_tbl[725]));
  FDCE \store_reg[15][6] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[6]),
        .Q(cam_tbl[726]));
  FDCE \store_reg[15][7] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[7]),
        .Q(cam_tbl[727]));
  FDCE \store_reg[15][8] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[8]),
        .Q(cam_tbl[728]));
  FDCE \store_reg[15][9] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[9]),
        .Q(cam_tbl[729]));
  FDCE \store_reg[1][0] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(mac_src[0]),
        .Q(cam_tbl[48]));
  FDCE \store_reg[1][10] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[10]),
        .Q(cam_tbl[58]));
  FDCE \store_reg[1][11] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[11]),
        .Q(cam_tbl[59]));
  FDCE \store_reg[1][12] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[12]),
        .Q(cam_tbl[60]));
  FDCE \store_reg[1][13] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[13]),
        .Q(cam_tbl[61]));
  FDCE \store_reg[1][14] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[14]),
        .Q(cam_tbl[62]));
  FDCE \store_reg[1][15] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[15]),
        .Q(cam_tbl[63]));
  FDCE \store_reg[1][16] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[16]),
        .Q(cam_tbl[64]));
  FDCE \store_reg[1][17] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[17]),
        .Q(cam_tbl[65]));
  FDCE \store_reg[1][18] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[18]),
        .Q(cam_tbl[66]));
  FDCE \store_reg[1][19] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[19]),
        .Q(cam_tbl[67]));
  FDCE \store_reg[1][1] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(mac_src[1]),
        .Q(cam_tbl[49]));
  FDCE \store_reg[1][20] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[20]),
        .Q(cam_tbl[68]));
  FDCE \store_reg[1][21] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[21]),
        .Q(cam_tbl[69]));
  FDCE \store_reg[1][22] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[22]),
        .Q(cam_tbl[70]));
  FDCE \store_reg[1][23] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[23]),
        .Q(cam_tbl[71]));
  FDCE \store_reg[1][24] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[24]),
        .Q(cam_tbl[72]));
  FDCE \store_reg[1][25] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[25]),
        .Q(cam_tbl[73]));
  FDCE \store_reg[1][26] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[26]),
        .Q(cam_tbl[74]));
  FDCE \store_reg[1][27] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[27]),
        .Q(cam_tbl[75]));
  FDCE \store_reg[1][28] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[28]),
        .Q(cam_tbl[76]));
  FDCE \store_reg[1][29] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[29]),
        .Q(cam_tbl[77]));
  FDCE \store_reg[1][2] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(mac_src[2]),
        .Q(cam_tbl[50]));
  FDCE \store_reg[1][30] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[30]),
        .Q(cam_tbl[78]));
  FDCE \store_reg[1][31] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[31]),
        .Q(cam_tbl[79]));
  FDCE \store_reg[1][32] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[32]),
        .Q(cam_tbl[80]));
  FDCE \store_reg[1][33] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[33]),
        .Q(cam_tbl[81]));
  FDCE \store_reg[1][34] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[34]),
        .Q(cam_tbl[82]));
  FDCE \store_reg[1][35] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[35]),
        .Q(cam_tbl[83]));
  FDCE \store_reg[1][36] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[36]),
        .Q(cam_tbl[84]));
  FDCE \store_reg[1][37] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[37]),
        .Q(cam_tbl[85]));
  FDCE \store_reg[1][38] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[38]),
        .Q(cam_tbl[86]));
  FDCE \store_reg[1][39] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[39]),
        .Q(cam_tbl[87]));
  FDCE \store_reg[1][3] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(mac_src[3]),
        .Q(cam_tbl[51]));
  FDCE \store_reg[1][40] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[40]),
        .Q(cam_tbl[88]));
  FDCE \store_reg[1][41] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[41]),
        .Q(cam_tbl[89]));
  FDCE \store_reg[1][42] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[42]),
        .Q(cam_tbl[90]));
  FDCE \store_reg[1][43] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[43]),
        .Q(cam_tbl[91]));
  FDCE \store_reg[1][44] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[44]),
        .Q(cam_tbl[92]));
  FDCE \store_reg[1][45] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[45]),
        .Q(cam_tbl[93]));
  FDCE \store_reg[1][46] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[46]),
        .Q(cam_tbl[94]));
  FDCE \store_reg[1][47] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(1'b1),
        .Q(cam_tbl[95]));
  FDCE \store_reg[1][4] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[4]),
        .Q(cam_tbl[52]));
  FDCE \store_reg[1][5] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[5]),
        .Q(cam_tbl[53]));
  FDCE \store_reg[1][6] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[6]),
        .Q(cam_tbl[54]));
  FDCE \store_reg[1][7] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[7]),
        .Q(cam_tbl[55]));
  FDCE \store_reg[1][8] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[8]),
        .Q(cam_tbl[56]));
  FDCE \store_reg[1][9] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[9]),
        .Q(cam_tbl[57]));
  FDCE \store_reg[2][0] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(mac_src[0]),
        .Q(cam_tbl[96]));
  FDCE \store_reg[2][10] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[10]),
        .Q(cam_tbl[106]));
  FDCE \store_reg[2][11] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[11]),
        .Q(cam_tbl[107]));
  FDCE \store_reg[2][12] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[12]),
        .Q(cam_tbl[108]));
  FDCE \store_reg[2][13] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[13]),
        .Q(cam_tbl[109]));
  FDCE \store_reg[2][14] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[14]),
        .Q(cam_tbl[110]));
  FDCE \store_reg[2][15] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[15]),
        .Q(cam_tbl[111]));
  FDCE \store_reg[2][16] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[16]),
        .Q(cam_tbl[112]));
  FDCE \store_reg[2][17] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[17]),
        .Q(cam_tbl[113]));
  FDCE \store_reg[2][18] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[18]),
        .Q(cam_tbl[114]));
  FDCE \store_reg[2][19] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[19]),
        .Q(cam_tbl[115]));
  FDCE \store_reg[2][1] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(mac_src[1]),
        .Q(cam_tbl[97]));
  FDCE \store_reg[2][20] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[20]),
        .Q(cam_tbl[116]));
  FDCE \store_reg[2][21] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[21]),
        .Q(cam_tbl[117]));
  FDCE \store_reg[2][22] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[22]),
        .Q(cam_tbl[118]));
  FDCE \store_reg[2][23] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[23]),
        .Q(cam_tbl[119]));
  FDCE \store_reg[2][24] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[24]),
        .Q(cam_tbl[120]));
  FDCE \store_reg[2][25] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[25]),
        .Q(cam_tbl[121]));
  FDCE \store_reg[2][26] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[26]),
        .Q(cam_tbl[122]));
  FDCE \store_reg[2][27] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[27]),
        .Q(cam_tbl[123]));
  FDCE \store_reg[2][28] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[28]),
        .Q(cam_tbl[124]));
  FDCE \store_reg[2][29] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[29]),
        .Q(cam_tbl[125]));
  FDCE \store_reg[2][2] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(mac_src[2]),
        .Q(cam_tbl[98]));
  FDCE \store_reg[2][30] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[30]),
        .Q(cam_tbl[126]));
  FDCE \store_reg[2][31] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[31]),
        .Q(cam_tbl[127]));
  FDCE \store_reg[2][32] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[32]),
        .Q(cam_tbl[128]));
  FDCE \store_reg[2][33] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[33]),
        .Q(cam_tbl[129]));
  FDCE \store_reg[2][34] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[34]),
        .Q(cam_tbl[130]));
  FDCE \store_reg[2][35] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[35]),
        .Q(cam_tbl[131]));
  FDCE \store_reg[2][36] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[36]),
        .Q(cam_tbl[132]));
  FDCE \store_reg[2][37] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[37]),
        .Q(cam_tbl[133]));
  FDCE \store_reg[2][38] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[38]),
        .Q(cam_tbl[134]));
  FDCE \store_reg[2][39] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[39]),
        .Q(cam_tbl[135]));
  FDCE \store_reg[2][3] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(mac_src[3]),
        .Q(cam_tbl[99]));
  FDCE \store_reg[2][40] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[40]),
        .Q(cam_tbl[136]));
  FDCE \store_reg[2][41] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[41]),
        .Q(cam_tbl[137]));
  FDCE \store_reg[2][42] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[42]),
        .Q(cam_tbl[138]));
  FDCE \store_reg[2][43] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[43]),
        .Q(cam_tbl[139]));
  FDCE \store_reg[2][44] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[44]),
        .Q(cam_tbl[140]));
  FDCE \store_reg[2][45] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[45]),
        .Q(cam_tbl[141]));
  FDCE \store_reg[2][46] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[46]),
        .Q(cam_tbl[142]));
  FDCE \store_reg[2][47] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(1'b1),
        .Q(cam_tbl[143]));
  FDCE \store_reg[2][4] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[4]),
        .Q(cam_tbl[100]));
  FDCE \store_reg[2][5] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[5]),
        .Q(cam_tbl[101]));
  FDCE \store_reg[2][6] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[6]),
        .Q(cam_tbl[102]));
  FDCE \store_reg[2][7] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[7]),
        .Q(cam_tbl[103]));
  FDCE \store_reg[2][8] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[8]),
        .Q(cam_tbl[104]));
  FDCE \store_reg[2][9] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[9]),
        .Q(cam_tbl[105]));
  FDCE \store_reg[3][0] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(mac_src[0]),
        .Q(cam_tbl[144]));
  FDCE \store_reg[3][10] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[10]),
        .Q(cam_tbl[154]));
  FDCE \store_reg[3][11] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[11]),
        .Q(cam_tbl[155]));
  FDCE \store_reg[3][12] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[12]),
        .Q(cam_tbl[156]));
  FDCE \store_reg[3][13] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[13]),
        .Q(cam_tbl[157]));
  FDCE \store_reg[3][14] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[14]),
        .Q(cam_tbl[158]));
  FDCE \store_reg[3][15] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[15]),
        .Q(cam_tbl[159]));
  FDCE \store_reg[3][16] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[16]),
        .Q(cam_tbl[160]));
  FDCE \store_reg[3][17] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[17]),
        .Q(cam_tbl[161]));
  FDCE \store_reg[3][18] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[18]),
        .Q(cam_tbl[162]));
  FDCE \store_reg[3][19] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[19]),
        .Q(cam_tbl[163]));
  FDCE \store_reg[3][1] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(mac_src[1]),
        .Q(cam_tbl[145]));
  FDCE \store_reg[3][20] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[20]),
        .Q(cam_tbl[164]));
  FDCE \store_reg[3][21] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[21]),
        .Q(cam_tbl[165]));
  FDCE \store_reg[3][22] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[22]),
        .Q(cam_tbl[166]));
  FDCE \store_reg[3][23] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[23]),
        .Q(cam_tbl[167]));
  FDCE \store_reg[3][24] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[24]),
        .Q(cam_tbl[168]));
  FDCE \store_reg[3][25] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[25]),
        .Q(cam_tbl[169]));
  FDCE \store_reg[3][26] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[26]),
        .Q(cam_tbl[170]));
  FDCE \store_reg[3][27] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[27]),
        .Q(cam_tbl[171]));
  FDCE \store_reg[3][28] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[28]),
        .Q(cam_tbl[172]));
  FDCE \store_reg[3][29] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[29]),
        .Q(cam_tbl[173]));
  FDCE \store_reg[3][2] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(mac_src[2]),
        .Q(cam_tbl[146]));
  FDCE \store_reg[3][30] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[30]),
        .Q(cam_tbl[174]));
  FDCE \store_reg[3][31] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[31]),
        .Q(cam_tbl[175]));
  FDCE \store_reg[3][32] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[32]),
        .Q(cam_tbl[176]));
  FDCE \store_reg[3][33] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[33]),
        .Q(cam_tbl[177]));
  FDCE \store_reg[3][34] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[34]),
        .Q(cam_tbl[178]));
  FDCE \store_reg[3][35] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[35]),
        .Q(cam_tbl[179]));
  FDCE \store_reg[3][36] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[36]),
        .Q(cam_tbl[180]));
  FDCE \store_reg[3][37] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[37]),
        .Q(cam_tbl[181]));
  FDCE \store_reg[3][38] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[38]),
        .Q(cam_tbl[182]));
  FDCE \store_reg[3][39] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[39]),
        .Q(cam_tbl[183]));
  FDCE \store_reg[3][3] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(mac_src[3]),
        .Q(cam_tbl[147]));
  FDCE \store_reg[3][40] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[40]),
        .Q(cam_tbl[184]));
  FDCE \store_reg[3][41] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[41]),
        .Q(cam_tbl[185]));
  FDCE \store_reg[3][42] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[42]),
        .Q(cam_tbl[186]));
  FDCE \store_reg[3][43] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[43]),
        .Q(cam_tbl[187]));
  FDCE \store_reg[3][44] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[44]),
        .Q(cam_tbl[188]));
  FDCE \store_reg[3][45] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[45]),
        .Q(cam_tbl[189]));
  FDCE \store_reg[3][46] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[46]),
        .Q(cam_tbl[190]));
  FDCE \store_reg[3][47] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(1'b1),
        .Q(cam_tbl[191]));
  FDCE \store_reg[3][4] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[4]),
        .Q(cam_tbl[148]));
  FDCE \store_reg[3][5] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[5]),
        .Q(cam_tbl[149]));
  FDCE \store_reg[3][6] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[6]),
        .Q(cam_tbl[150]));
  FDCE \store_reg[3][7] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[7]),
        .Q(cam_tbl[151]));
  FDCE \store_reg[3][8] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[8]),
        .Q(cam_tbl[152]));
  FDCE \store_reg[3][9] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[9]),
        .Q(cam_tbl[153]));
  FDCE \store_reg[4][0] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(mac_src[0]),
        .Q(cam_tbl[192]));
  FDCE \store_reg[4][10] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[10]),
        .Q(cam_tbl[202]));
  FDCE \store_reg[4][11] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[11]),
        .Q(cam_tbl[203]));
  FDCE \store_reg[4][12] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[12]),
        .Q(cam_tbl[204]));
  FDCE \store_reg[4][13] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[13]),
        .Q(cam_tbl[205]));
  FDCE \store_reg[4][14] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[14]),
        .Q(cam_tbl[206]));
  FDCE \store_reg[4][15] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[15]),
        .Q(cam_tbl[207]));
  FDCE \store_reg[4][16] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[16]),
        .Q(cam_tbl[208]));
  FDCE \store_reg[4][17] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[17]),
        .Q(cam_tbl[209]));
  FDCE \store_reg[4][18] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[18]),
        .Q(cam_tbl[210]));
  FDCE \store_reg[4][19] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[19]),
        .Q(cam_tbl[211]));
  FDCE \store_reg[4][1] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(mac_src[1]),
        .Q(cam_tbl[193]));
  FDCE \store_reg[4][20] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[20]),
        .Q(cam_tbl[212]));
  FDCE \store_reg[4][21] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[21]),
        .Q(cam_tbl[213]));
  FDCE \store_reg[4][22] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[22]),
        .Q(cam_tbl[214]));
  FDCE \store_reg[4][23] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[23]),
        .Q(cam_tbl[215]));
  FDCE \store_reg[4][24] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[24]),
        .Q(cam_tbl[216]));
  FDCE \store_reg[4][25] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[25]),
        .Q(cam_tbl[217]));
  FDCE \store_reg[4][26] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[26]),
        .Q(cam_tbl[218]));
  FDCE \store_reg[4][27] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[27]),
        .Q(cam_tbl[219]));
  FDCE \store_reg[4][28] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[28]),
        .Q(cam_tbl[220]));
  FDCE \store_reg[4][29] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[29]),
        .Q(cam_tbl[221]));
  FDCE \store_reg[4][2] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(mac_src[2]),
        .Q(cam_tbl[194]));
  FDCE \store_reg[4][30] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[30]),
        .Q(cam_tbl[222]));
  FDCE \store_reg[4][31] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[31]),
        .Q(cam_tbl[223]));
  FDCE \store_reg[4][32] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[32]),
        .Q(cam_tbl[224]));
  FDCE \store_reg[4][33] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[33]),
        .Q(cam_tbl[225]));
  FDCE \store_reg[4][34] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[34]),
        .Q(cam_tbl[226]));
  FDCE \store_reg[4][35] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[35]),
        .Q(cam_tbl[227]));
  FDCE \store_reg[4][36] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[36]),
        .Q(cam_tbl[228]));
  FDCE \store_reg[4][37] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[37]),
        .Q(cam_tbl[229]));
  FDCE \store_reg[4][38] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[38]),
        .Q(cam_tbl[230]));
  FDCE \store_reg[4][39] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[39]),
        .Q(cam_tbl[231]));
  FDCE \store_reg[4][3] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(mac_src[3]),
        .Q(cam_tbl[195]));
  FDCE \store_reg[4][40] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[40]),
        .Q(cam_tbl[232]));
  FDCE \store_reg[4][41] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[41]),
        .Q(cam_tbl[233]));
  FDCE \store_reg[4][42] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[42]),
        .Q(cam_tbl[234]));
  FDCE \store_reg[4][43] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[43]),
        .Q(cam_tbl[235]));
  FDCE \store_reg[4][44] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[44]),
        .Q(cam_tbl[236]));
  FDCE \store_reg[4][45] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[45]),
        .Q(cam_tbl[237]));
  FDCE \store_reg[4][46] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[46]),
        .Q(cam_tbl[238]));
  FDCE \store_reg[4][47] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(1'b1),
        .Q(cam_tbl[239]));
  FDCE \store_reg[4][4] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[4]),
        .Q(cam_tbl[196]));
  FDCE \store_reg[4][5] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[5]),
        .Q(cam_tbl[197]));
  FDCE \store_reg[4][6] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[6]),
        .Q(cam_tbl[198]));
  FDCE \store_reg[4][7] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[7]),
        .Q(cam_tbl[199]));
  FDCE \store_reg[4][8] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[8]),
        .Q(cam_tbl[200]));
  FDCE \store_reg[4][9] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[9]),
        .Q(cam_tbl[201]));
  FDCE \store_reg[5][0] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(mac_src[0]),
        .Q(cam_tbl[240]));
  FDCE \store_reg[5][10] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[10]),
        .Q(cam_tbl[250]));
  FDCE \store_reg[5][11] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[11]),
        .Q(cam_tbl[251]));
  FDCE \store_reg[5][12] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[12]),
        .Q(cam_tbl[252]));
  FDCE \store_reg[5][13] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[13]),
        .Q(cam_tbl[253]));
  FDCE \store_reg[5][14] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[14]),
        .Q(cam_tbl[254]));
  FDCE \store_reg[5][15] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[15]),
        .Q(cam_tbl[255]));
  FDCE \store_reg[5][16] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[16]),
        .Q(cam_tbl[256]));
  FDCE \store_reg[5][17] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[17]),
        .Q(cam_tbl[257]));
  FDCE \store_reg[5][18] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[18]),
        .Q(cam_tbl[258]));
  FDCE \store_reg[5][19] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[19]),
        .Q(cam_tbl[259]));
  FDCE \store_reg[5][1] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(mac_src[1]),
        .Q(cam_tbl[241]));
  FDCE \store_reg[5][20] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[20]),
        .Q(cam_tbl[260]));
  FDCE \store_reg[5][21] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[21]),
        .Q(cam_tbl[261]));
  FDCE \store_reg[5][22] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[22]),
        .Q(cam_tbl[262]));
  FDCE \store_reg[5][23] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[23]),
        .Q(cam_tbl[263]));
  FDCE \store_reg[5][24] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[24]),
        .Q(cam_tbl[264]));
  FDCE \store_reg[5][25] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[25]),
        .Q(cam_tbl[265]));
  FDCE \store_reg[5][26] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[26]),
        .Q(cam_tbl[266]));
  FDCE \store_reg[5][27] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[27]),
        .Q(cam_tbl[267]));
  FDCE \store_reg[5][28] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[28]),
        .Q(cam_tbl[268]));
  FDCE \store_reg[5][29] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[29]),
        .Q(cam_tbl[269]));
  FDCE \store_reg[5][2] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(mac_src[2]),
        .Q(cam_tbl[242]));
  FDCE \store_reg[5][30] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[30]),
        .Q(cam_tbl[270]));
  FDCE \store_reg[5][31] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[31]),
        .Q(cam_tbl[271]));
  FDCE \store_reg[5][32] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[32]),
        .Q(cam_tbl[272]));
  FDCE \store_reg[5][33] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[33]),
        .Q(cam_tbl[273]));
  FDCE \store_reg[5][34] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[34]),
        .Q(cam_tbl[274]));
  FDCE \store_reg[5][35] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[35]),
        .Q(cam_tbl[275]));
  FDCE \store_reg[5][36] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[36]),
        .Q(cam_tbl[276]));
  FDCE \store_reg[5][37] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[37]),
        .Q(cam_tbl[277]));
  FDCE \store_reg[5][38] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[38]),
        .Q(cam_tbl[278]));
  FDCE \store_reg[5][39] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[39]),
        .Q(cam_tbl[279]));
  FDCE \store_reg[5][3] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(mac_src[3]),
        .Q(cam_tbl[243]));
  FDCE \store_reg[5][40] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[40]),
        .Q(cam_tbl[280]));
  FDCE \store_reg[5][41] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[41]),
        .Q(cam_tbl[281]));
  FDCE \store_reg[5][42] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[42]),
        .Q(cam_tbl[282]));
  FDCE \store_reg[5][43] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[43]),
        .Q(cam_tbl[283]));
  FDCE \store_reg[5][44] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[44]),
        .Q(cam_tbl[284]));
  FDCE \store_reg[5][45] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[45]),
        .Q(cam_tbl[285]));
  FDCE \store_reg[5][46] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[46]),
        .Q(cam_tbl[286]));
  FDCE \store_reg[5][47] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(1'b1),
        .Q(cam_tbl[287]));
  FDCE \store_reg[5][4] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[4]),
        .Q(cam_tbl[244]));
  FDCE \store_reg[5][5] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[5]),
        .Q(cam_tbl[245]));
  FDCE \store_reg[5][6] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[6]),
        .Q(cam_tbl[246]));
  FDCE \store_reg[5][7] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[7]),
        .Q(cam_tbl[247]));
  FDCE \store_reg[5][8] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[8]),
        .Q(cam_tbl[248]));
  FDCE \store_reg[5][9] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[9]),
        .Q(cam_tbl[249]));
  FDCE \store_reg[6][0] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(mac_src[0]),
        .Q(cam_tbl[288]));
  FDCE \store_reg[6][10] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[10]),
        .Q(cam_tbl[298]));
  FDCE \store_reg[6][11] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[11]),
        .Q(cam_tbl[299]));
  FDCE \store_reg[6][12] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[12]),
        .Q(cam_tbl[300]));
  FDCE \store_reg[6][13] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[13]),
        .Q(cam_tbl[301]));
  FDCE \store_reg[6][14] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[14]),
        .Q(cam_tbl[302]));
  FDCE \store_reg[6][15] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[15]),
        .Q(cam_tbl[303]));
  FDCE \store_reg[6][16] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[16]),
        .Q(cam_tbl[304]));
  FDCE \store_reg[6][17] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[17]),
        .Q(cam_tbl[305]));
  FDCE \store_reg[6][18] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[18]),
        .Q(cam_tbl[306]));
  FDCE \store_reg[6][19] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[19]),
        .Q(cam_tbl[307]));
  FDCE \store_reg[6][1] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(mac_src[1]),
        .Q(cam_tbl[289]));
  FDCE \store_reg[6][20] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[20]),
        .Q(cam_tbl[308]));
  FDCE \store_reg[6][21] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[21]),
        .Q(cam_tbl[309]));
  FDCE \store_reg[6][22] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[22]),
        .Q(cam_tbl[310]));
  FDCE \store_reg[6][23] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[23]),
        .Q(cam_tbl[311]));
  FDCE \store_reg[6][24] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[24]),
        .Q(cam_tbl[312]));
  FDCE \store_reg[6][25] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[25]),
        .Q(cam_tbl[313]));
  FDCE \store_reg[6][26] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[26]),
        .Q(cam_tbl[314]));
  FDCE \store_reg[6][27] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[27]),
        .Q(cam_tbl[315]));
  FDCE \store_reg[6][28] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[28]),
        .Q(cam_tbl[316]));
  FDCE \store_reg[6][29] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[29]),
        .Q(cam_tbl[317]));
  FDCE \store_reg[6][2] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(mac_src[2]),
        .Q(cam_tbl[290]));
  FDCE \store_reg[6][30] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[30]),
        .Q(cam_tbl[318]));
  FDCE \store_reg[6][31] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[31]),
        .Q(cam_tbl[319]));
  FDCE \store_reg[6][32] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[32]),
        .Q(cam_tbl[320]));
  FDCE \store_reg[6][33] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[33]),
        .Q(cam_tbl[321]));
  FDCE \store_reg[6][34] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[34]),
        .Q(cam_tbl[322]));
  FDCE \store_reg[6][35] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[35]),
        .Q(cam_tbl[323]));
  FDCE \store_reg[6][36] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[36]),
        .Q(cam_tbl[324]));
  FDCE \store_reg[6][37] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[37]),
        .Q(cam_tbl[325]));
  FDCE \store_reg[6][38] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[38]),
        .Q(cam_tbl[326]));
  FDCE \store_reg[6][39] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[39]),
        .Q(cam_tbl[327]));
  FDCE \store_reg[6][3] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(mac_src[3]),
        .Q(cam_tbl[291]));
  FDCE \store_reg[6][40] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[40]),
        .Q(cam_tbl[328]));
  FDCE \store_reg[6][41] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[41]),
        .Q(cam_tbl[329]));
  FDCE \store_reg[6][42] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[42]),
        .Q(cam_tbl[330]));
  FDCE \store_reg[6][43] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[43]),
        .Q(cam_tbl[331]));
  FDCE \store_reg[6][44] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[44]),
        .Q(cam_tbl[332]));
  FDCE \store_reg[6][45] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[45]),
        .Q(cam_tbl[333]));
  FDCE \store_reg[6][46] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[46]),
        .Q(cam_tbl[334]));
  FDCE \store_reg[6][47] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(1'b1),
        .Q(cam_tbl[335]));
  FDCE \store_reg[6][4] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[4]),
        .Q(cam_tbl[292]));
  FDCE \store_reg[6][5] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[5]),
        .Q(cam_tbl[293]));
  FDCE \store_reg[6][6] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[6]),
        .Q(cam_tbl[294]));
  FDCE \store_reg[6][7] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[7]),
        .Q(cam_tbl[295]));
  FDCE \store_reg[6][8] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[8]),
        .Q(cam_tbl[296]));
  FDCE \store_reg[6][9] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[9]),
        .Q(cam_tbl[297]));
  FDCE \store_reg[7][0] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(mac_src[0]),
        .Q(cam_tbl[336]));
  FDCE \store_reg[7][10] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[10]),
        .Q(cam_tbl[346]));
  FDCE \store_reg[7][11] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[11]),
        .Q(cam_tbl[347]));
  FDCE \store_reg[7][12] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[12]),
        .Q(cam_tbl[348]));
  FDCE \store_reg[7][13] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[13]),
        .Q(cam_tbl[349]));
  FDCE \store_reg[7][14] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[14]),
        .Q(cam_tbl[350]));
  FDCE \store_reg[7][15] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[15]),
        .Q(cam_tbl[351]));
  FDCE \store_reg[7][16] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[16]),
        .Q(cam_tbl[352]));
  FDCE \store_reg[7][17] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[17]),
        .Q(cam_tbl[353]));
  FDCE \store_reg[7][18] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[18]),
        .Q(cam_tbl[354]));
  FDCE \store_reg[7][19] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[19]),
        .Q(cam_tbl[355]));
  FDCE \store_reg[7][1] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(mac_src[1]),
        .Q(cam_tbl[337]));
  FDCE \store_reg[7][20] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[20]),
        .Q(cam_tbl[356]));
  FDCE \store_reg[7][21] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[21]),
        .Q(cam_tbl[357]));
  FDCE \store_reg[7][22] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[22]),
        .Q(cam_tbl[358]));
  FDCE \store_reg[7][23] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[23]),
        .Q(cam_tbl[359]));
  FDCE \store_reg[7][24] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[24]),
        .Q(cam_tbl[360]));
  FDCE \store_reg[7][25] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[25]),
        .Q(cam_tbl[361]));
  FDCE \store_reg[7][26] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[26]),
        .Q(cam_tbl[362]));
  FDCE \store_reg[7][27] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[27]),
        .Q(cam_tbl[363]));
  FDCE \store_reg[7][28] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[28]),
        .Q(cam_tbl[364]));
  FDCE \store_reg[7][29] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[29]),
        .Q(cam_tbl[365]));
  FDCE \store_reg[7][2] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(mac_src[2]),
        .Q(cam_tbl[338]));
  FDCE \store_reg[7][30] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[30]),
        .Q(cam_tbl[366]));
  FDCE \store_reg[7][31] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[31]),
        .Q(cam_tbl[367]));
  FDCE \store_reg[7][32] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[32]),
        .Q(cam_tbl[368]));
  FDCE \store_reg[7][33] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[33]),
        .Q(cam_tbl[369]));
  FDCE \store_reg[7][34] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[34]),
        .Q(cam_tbl[370]));
  FDCE \store_reg[7][35] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[35]),
        .Q(cam_tbl[371]));
  FDCE \store_reg[7][36] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[36]),
        .Q(cam_tbl[372]));
  FDCE \store_reg[7][37] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[37]),
        .Q(cam_tbl[373]));
  FDCE \store_reg[7][38] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[38]),
        .Q(cam_tbl[374]));
  FDCE \store_reg[7][39] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[39]),
        .Q(cam_tbl[375]));
  FDCE \store_reg[7][3] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[3]),
        .Q(cam_tbl[339]));
  FDCE \store_reg[7][40] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[40]),
        .Q(cam_tbl[376]));
  FDCE \store_reg[7][41] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[41]),
        .Q(cam_tbl[377]));
  FDCE \store_reg[7][42] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[42]),
        .Q(cam_tbl[378]));
  FDCE \store_reg[7][43] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[43]),
        .Q(cam_tbl[379]));
  FDCE \store_reg[7][44] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[44]),
        .Q(cam_tbl[380]));
  FDCE \store_reg[7][45] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[45]),
        .Q(cam_tbl[381]));
  FDCE \store_reg[7][46] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[46]),
        .Q(cam_tbl[382]));
  FDCE \store_reg[7][47] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(1'b1),
        .Q(cam_tbl[383]));
  FDCE \store_reg[7][4] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[4]),
        .Q(cam_tbl[340]));
  FDCE \store_reg[7][5] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[5]),
        .Q(cam_tbl[341]));
  FDCE \store_reg[7][6] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[6]),
        .Q(cam_tbl[342]));
  FDCE \store_reg[7][7] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[7]),
        .Q(cam_tbl[343]));
  FDCE \store_reg[7][8] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[8]),
        .Q(cam_tbl[344]));
  FDCE \store_reg[7][9] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[9]),
        .Q(cam_tbl[345]));
  FDCE \store_reg[8][0] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(mac_src[0]),
        .Q(cam_tbl[384]));
  FDCE \store_reg[8][10] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[10]),
        .Q(cam_tbl[394]));
  FDCE \store_reg[8][11] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[11]),
        .Q(cam_tbl[395]));
  FDCE \store_reg[8][12] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[12]),
        .Q(cam_tbl[396]));
  FDCE \store_reg[8][13] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[13]),
        .Q(cam_tbl[397]));
  FDCE \store_reg[8][14] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[14]),
        .Q(cam_tbl[398]));
  FDCE \store_reg[8][15] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[15]),
        .Q(cam_tbl[399]));
  FDCE \store_reg[8][16] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[16]),
        .Q(cam_tbl[400]));
  FDCE \store_reg[8][17] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[17]),
        .Q(cam_tbl[401]));
  FDCE \store_reg[8][18] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[18]),
        .Q(cam_tbl[402]));
  FDCE \store_reg[8][19] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[19]),
        .Q(cam_tbl[403]));
  FDCE \store_reg[8][1] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(mac_src[1]),
        .Q(cam_tbl[385]));
  FDCE \store_reg[8][20] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[20]),
        .Q(cam_tbl[404]));
  FDCE \store_reg[8][21] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[21]),
        .Q(cam_tbl[405]));
  FDCE \store_reg[8][22] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[22]),
        .Q(cam_tbl[406]));
  FDCE \store_reg[8][23] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[23]),
        .Q(cam_tbl[407]));
  FDCE \store_reg[8][24] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[24]),
        .Q(cam_tbl[408]));
  FDCE \store_reg[8][25] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[25]),
        .Q(cam_tbl[409]));
  FDCE \store_reg[8][26] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[26]),
        .Q(cam_tbl[410]));
  FDCE \store_reg[8][27] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[27]),
        .Q(cam_tbl[411]));
  FDCE \store_reg[8][28] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[28]),
        .Q(cam_tbl[412]));
  FDCE \store_reg[8][29] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[29]),
        .Q(cam_tbl[413]));
  FDCE \store_reg[8][2] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(mac_src[2]),
        .Q(cam_tbl[386]));
  FDCE \store_reg[8][30] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[30]),
        .Q(cam_tbl[414]));
  FDCE \store_reg[8][31] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[31]),
        .Q(cam_tbl[415]));
  FDCE \store_reg[8][32] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[32]),
        .Q(cam_tbl[416]));
  FDCE \store_reg[8][33] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[33]),
        .Q(cam_tbl[417]));
  FDCE \store_reg[8][34] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[34]),
        .Q(cam_tbl[418]));
  FDCE \store_reg[8][35] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[35]),
        .Q(cam_tbl[419]));
  FDCE \store_reg[8][36] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[36]),
        .Q(cam_tbl[420]));
  FDCE \store_reg[8][37] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[37]),
        .Q(cam_tbl[421]));
  FDCE \store_reg[8][38] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[38]),
        .Q(cam_tbl[422]));
  FDCE \store_reg[8][39] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[39]),
        .Q(cam_tbl[423]));
  FDCE \store_reg[8][3] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(mac_src[3]),
        .Q(cam_tbl[387]));
  FDCE \store_reg[8][40] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[40]),
        .Q(cam_tbl[424]));
  FDCE \store_reg[8][41] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[41]),
        .Q(cam_tbl[425]));
  FDCE \store_reg[8][42] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[42]),
        .Q(cam_tbl[426]));
  FDCE \store_reg[8][43] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[43]),
        .Q(cam_tbl[427]));
  FDCE \store_reg[8][44] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[44]),
        .Q(cam_tbl[428]));
  FDCE \store_reg[8][45] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[45]),
        .Q(cam_tbl[429]));
  FDCE \store_reg[8][46] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[46]),
        .Q(cam_tbl[430]));
  FDCE \store_reg[8][47] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(1'b1),
        .Q(cam_tbl[431]));
  FDCE \store_reg[8][4] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[4]),
        .Q(cam_tbl[388]));
  FDCE \store_reg[8][5] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[5]),
        .Q(cam_tbl[389]));
  FDCE \store_reg[8][6] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[6]),
        .Q(cam_tbl[390]));
  FDCE \store_reg[8][7] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[7]),
        .Q(cam_tbl[391]));
  FDCE \store_reg[8][8] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[8]),
        .Q(cam_tbl[392]));
  FDCE \store_reg[8][9] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[9]),
        .Q(cam_tbl[393]));
  FDCE \store_reg[9][0] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(mac_src[0]),
        .Q(cam_tbl[432]));
  FDCE \store_reg[9][10] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[10]),
        .Q(cam_tbl[442]));
  FDCE \store_reg[9][11] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[11]),
        .Q(cam_tbl[443]));
  FDCE \store_reg[9][12] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[12]),
        .Q(cam_tbl[444]));
  FDCE \store_reg[9][13] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[13]),
        .Q(cam_tbl[445]));
  FDCE \store_reg[9][14] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[14]),
        .Q(cam_tbl[446]));
  FDCE \store_reg[9][15] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[15]),
        .Q(cam_tbl[447]));
  FDCE \store_reg[9][16] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[16]),
        .Q(cam_tbl[448]));
  FDCE \store_reg[9][17] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[17]),
        .Q(cam_tbl[449]));
  FDCE \store_reg[9][18] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1_n_0 ),
        .CLR(\store_reg[9][18]_0 ),
        .D(mac_src[18]),
        .Q(cam_tbl[450]));
  FDCE \store_reg[9][19] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[19]),
        .Q(cam_tbl[451]));
  FDCE \store_reg[9][1] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(mac_src[1]),
        .Q(cam_tbl[433]));
  FDCE \store_reg[9][20] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[20]),
        .Q(cam_tbl[452]));
  FDCE \store_reg[9][21] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[21]),
        .Q(cam_tbl[453]));
  FDCE \store_reg[9][22] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[22]),
        .Q(cam_tbl[454]));
  FDCE \store_reg[9][23] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[23]),
        .Q(cam_tbl[455]));
  FDCE \store_reg[9][24] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[24]),
        .Q(cam_tbl[456]));
  FDCE \store_reg[9][25] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1_n_0 ),
        .CLR(\store_reg[4][26]_0 ),
        .D(mac_src[25]),
        .Q(cam_tbl[457]));
  FDCE \store_reg[9][26] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[26]),
        .Q(cam_tbl[458]));
  FDCE \store_reg[9][27] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[27]),
        .Q(cam_tbl[459]));
  FDCE \store_reg[9][28] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[28]),
        .Q(cam_tbl[460]));
  FDCE \store_reg[9][29] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[29]),
        .Q(cam_tbl[461]));
  FDCE \store_reg[9][2] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(mac_src[2]),
        .Q(cam_tbl[434]));
  FDCE \store_reg[9][30] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[30]),
        .Q(cam_tbl[462]));
  FDCE \store_reg[9][31] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[31]),
        .Q(cam_tbl[463]));
  FDCE \store_reg[9][32] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[32]),
        .Q(cam_tbl[464]));
  FDCE \store_reg[9][33] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1_n_0 ),
        .CLR(\store_reg[13][33]_0 ),
        .D(mac_src[33]),
        .Q(cam_tbl[465]));
  FDCE \store_reg[9][34] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[34]),
        .Q(cam_tbl[466]));
  FDCE \store_reg[9][35] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[35]),
        .Q(cam_tbl[467]));
  FDCE \store_reg[9][36] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[36]),
        .Q(cam_tbl[468]));
  FDCE \store_reg[9][37] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[37]),
        .Q(cam_tbl[469]));
  FDCE \store_reg[9][38] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[38]),
        .Q(cam_tbl[470]));
  FDCE \store_reg[9][39] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[39]),
        .Q(cam_tbl[471]));
  FDCE \store_reg[9][3] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[3]),
        .Q(cam_tbl[435]));
  FDCE \store_reg[9][40] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1_n_0 ),
        .CLR(\store_reg[0][41]_0 ),
        .D(mac_src[40]),
        .Q(cam_tbl[472]));
  FDCE \store_reg[9][41] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[41]),
        .Q(cam_tbl[473]));
  FDCE \store_reg[9][42] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[42]),
        .Q(cam_tbl[474]));
  FDCE \store_reg[9][43] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[43]),
        .Q(cam_tbl[475]));
  FDCE \store_reg[9][44] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[44]),
        .Q(cam_tbl[476]));
  FDCE \store_reg[9][45] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[45]),
        .Q(cam_tbl[477]));
  FDCE \store_reg[9][46] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1_n_0 ),
        .CLR(stateH_reg_0),
        .D(mac_src[46]),
        .Q(cam_tbl[478]));
  FDCE \store_reg[9][47] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1_n_0 ),
        .CLR(\store_reg[5][3]_0 ),
        .D(1'b1),
        .Q(cam_tbl[479]));
  FDCE \store_reg[9][4] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[4]),
        .Q(cam_tbl[436]));
  FDCE \store_reg[9][5] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[5]),
        .Q(cam_tbl[437]));
  FDCE \store_reg[9][6] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[6]),
        .Q(cam_tbl[438]));
  FDCE \store_reg[9][7] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[7]),
        .Q(cam_tbl[439]));
  FDCE \store_reg[9][8] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[8]),
        .Q(cam_tbl[440]));
  FDCE \store_reg[9][9] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1_n_0 ),
        .CLR(\store_reg[8][11]_0 ),
        .D(mac_src[9]),
        .Q(cam_tbl[441]));
  proxy_table_cam u_cam
       (.CO(hit_entry1),
        .S({hit_entry1_carry_i_1_n_0,hit_entry1_carry_i_2_n_0,hit_entry1_carry_i_3_n_0,hit_entry1_carry_i_4_n_0}),
        .\head[3]_i_4 ({hit_entry_60_carry__2_i_1_n_0,hit_entry_60_carry__2_i_2_n_0,hit_entry_60_carry__2_i_3_n_0,hit_entry_60_carry__2_i_4_n_0}),
        .\head[3]_i_4_0 ({hit_entry_100_carry__2_i_1_n_0,hit_entry_100_carry__2_i_2_n_0,hit_entry_100_carry__2_i_3_n_0,hit_entry_100_carry__2_i_4_n_0}),
        .\head[3]_i_5 ({hit_entry_30_carry__2_i_1_n_0,hit_entry_30_carry__2_i_2_n_0,hit_entry_30_carry__2_i_3_n_0,hit_entry_30_carry__2_i_4_n_0}),
        .\head[3]_i_5_0 ({hit_entry_150_carry__2_i_1_n_0,hit_entry_150_carry__2_i_2_n_0,hit_entry_150_carry__2_i_3_n_0,hit_entry_150_carry__2_i_4_n_0}),
        .hit_entry1_carry__1_0({hit_entry1_carry__0_i_1_n_0,hit_entry1_carry__0_i_2_n_0,hit_entry1_carry__0_i_3_n_0,hit_entry1_carry__0_i_4_n_0}),
        .hit_entry1_carry__2_0({hit_entry1_carry__1_i_1_n_0,hit_entry1_carry__1_i_2_n_0,hit_entry1_carry__1_i_3_n_0,hit_entry1_carry__1_i_4_n_0}),
        .hit_entry_100_carry__0_0({hit_entry_100_carry_i_1_n_0,hit_entry_100_carry_i_2_n_0,hit_entry_100_carry_i_3_n_0,hit_entry_100_carry_i_4_n_0}),
        .hit_entry_100_carry__1_0({hit_entry_100_carry__0_i_1_n_0,hit_entry_100_carry__0_i_2_n_0,hit_entry_100_carry__0_i_3_n_0,hit_entry_100_carry__0_i_4_n_0}),
        .hit_entry_100_carry__2_0({hit_entry_100_carry__1_i_1_n_0,hit_entry_100_carry__1_i_2_n_0,hit_entry_100_carry__1_i_3_n_0,hit_entry_100_carry__1_i_4_n_0}),
        .hit_entry_10_carry__0_0({hit_entry_10_carry_i_1_n_0,hit_entry_10_carry_i_2_n_0,hit_entry_10_carry_i_3_n_0,hit_entry_10_carry_i_4_n_0}),
        .hit_entry_10_carry__1_0({hit_entry_10_carry__0_i_1_n_0,hit_entry_10_carry__0_i_2_n_0,hit_entry_10_carry__0_i_3_n_0,hit_entry_10_carry__0_i_4_n_0}),
        .hit_entry_10_carry__2_0({hit_entry_10_carry__1_i_1_n_0,hit_entry_10_carry__1_i_2_n_0,hit_entry_10_carry__1_i_3_n_0,hit_entry_10_carry__1_i_4_n_0}),
        .hit_entry_110_carry__0_0({hit_entry_110_carry_i_1_n_0,hit_entry_110_carry_i_2_n_0,hit_entry_110_carry_i_3_n_0,hit_entry_110_carry_i_4_n_0}),
        .hit_entry_110_carry__1_0({hit_entry_110_carry__0_i_1_n_0,hit_entry_110_carry__0_i_2_n_0,hit_entry_110_carry__0_i_3_n_0,hit_entry_110_carry__0_i_4_n_0}),
        .hit_entry_110_carry__2_0({hit_entry_110_carry__1_i_1_n_0,hit_entry_110_carry__1_i_2_n_0,hit_entry_110_carry__1_i_3_n_0,hit_entry_110_carry__1_i_4_n_0}),
        .hit_entry_120_carry__0_0({hit_entry_120_carry_i_1_n_0,hit_entry_120_carry_i_2_n_0,hit_entry_120_carry_i_3_n_0,hit_entry_120_carry_i_4_n_0}),
        .hit_entry_120_carry__1_0({hit_entry_120_carry__0_i_1_n_0,hit_entry_120_carry__0_i_2_n_0,hit_entry_120_carry__0_i_3_n_0,hit_entry_120_carry__0_i_4_n_0}),
        .hit_entry_120_carry__2_0({hit_entry_120_carry__1_i_1_n_0,hit_entry_120_carry__1_i_2_n_0,hit_entry_120_carry__1_i_3_n_0,hit_entry_120_carry__1_i_4_n_0}),
        .hit_entry_130_carry__0_0({hit_entry_130_carry_i_1_n_0,hit_entry_130_carry_i_2_n_0,hit_entry_130_carry_i_3_n_0,hit_entry_130_carry_i_4_n_0}),
        .hit_entry_130_carry__1_0({hit_entry_130_carry__0_i_1_n_0,hit_entry_130_carry__0_i_2_n_0,hit_entry_130_carry__0_i_3_n_0,hit_entry_130_carry__0_i_4_n_0}),
        .hit_entry_130_carry__2_0({hit_entry_130_carry__1_i_1_n_0,hit_entry_130_carry__1_i_2_n_0,hit_entry_130_carry__1_i_3_n_0,hit_entry_130_carry__1_i_4_n_0}),
        .hit_entry_140_carry__0_0({hit_entry_140_carry_i_1_n_0,hit_entry_140_carry_i_2_n_0,hit_entry_140_carry_i_3_n_0,hit_entry_140_carry_i_4_n_0}),
        .hit_entry_140_carry__1_0({hit_entry_140_carry__0_i_1_n_0,hit_entry_140_carry__0_i_2_n_0,hit_entry_140_carry__0_i_3_n_0,hit_entry_140_carry__0_i_4_n_0}),
        .hit_entry_140_carry__2_0({hit_entry_140_carry__1_i_1_n_0,hit_entry_140_carry__1_i_2_n_0,hit_entry_140_carry__1_i_3_n_0,hit_entry_140_carry__1_i_4_n_0}),
        .hit_entry_150_carry__0_0({hit_entry_150_carry_i_1_n_0,hit_entry_150_carry_i_2_n_0,hit_entry_150_carry_i_3_n_0,hit_entry_150_carry_i_4_n_0}),
        .hit_entry_150_carry__1_0({hit_entry_150_carry__0_i_1_n_0,hit_entry_150_carry__0_i_2_n_0,hit_entry_150_carry__0_i_3_n_0,hit_entry_150_carry__0_i_4_n_0}),
        .hit_entry_150_carry__2_0({hit_entry_150_carry__1_i_1_n_0,hit_entry_150_carry__1_i_2_n_0,hit_entry_150_carry__1_i_3_n_0,hit_entry_150_carry__1_i_4_n_0}),
        .hit_entry_20_carry__0_0({hit_entry_20_carry_i_1_n_0,hit_entry_20_carry_i_2_n_0,hit_entry_20_carry_i_3_n_0,hit_entry_20_carry_i_4_n_0}),
        .hit_entry_20_carry__1_0({hit_entry_20_carry__0_i_1_n_0,hit_entry_20_carry__0_i_2_n_0,hit_entry_20_carry__0_i_3_n_0,hit_entry_20_carry__0_i_4_n_0}),
        .hit_entry_20_carry__2_0({hit_entry_20_carry__1_i_1_n_0,hit_entry_20_carry__1_i_2_n_0,hit_entry_20_carry__1_i_3_n_0,hit_entry_20_carry__1_i_4_n_0}),
        .hit_entry_30_carry__0_0({hit_entry_30_carry_i_1_n_0,hit_entry_30_carry_i_2_n_0,hit_entry_30_carry_i_3_n_0,hit_entry_30_carry_i_4_n_0}),
        .hit_entry_30_carry__1_0({hit_entry_30_carry__0_i_1_n_0,hit_entry_30_carry__0_i_2_n_0,hit_entry_30_carry__0_i_3_n_0,hit_entry_30_carry__0_i_4_n_0}),
        .hit_entry_30_carry__2_0({hit_entry_30_carry__1_i_1_n_0,hit_entry_30_carry__1_i_2_n_0,hit_entry_30_carry__1_i_3_n_0,hit_entry_30_carry__1_i_4_n_0}),
        .hit_entry_40_carry__0_0({hit_entry_40_carry_i_1_n_0,hit_entry_40_carry_i_2_n_0,hit_entry_40_carry_i_3_n_0,hit_entry_40_carry_i_4_n_0}),
        .hit_entry_40_carry__1_0({hit_entry_40_carry__0_i_1_n_0,hit_entry_40_carry__0_i_2_n_0,hit_entry_40_carry__0_i_3_n_0,hit_entry_40_carry__0_i_4_n_0}),
        .hit_entry_40_carry__2_0({hit_entry_40_carry__1_i_1_n_0,hit_entry_40_carry__1_i_2_n_0,hit_entry_40_carry__1_i_3_n_0,hit_entry_40_carry__1_i_4_n_0}),
        .hit_entry_50_carry__0_0({hit_entry_50_carry_i_1_n_0,hit_entry_50_carry_i_2_n_0,hit_entry_50_carry_i_3_n_0,hit_entry_50_carry_i_4_n_0}),
        .hit_entry_50_carry__1_0({hit_entry_50_carry__0_i_1_n_0,hit_entry_50_carry__0_i_2_n_0,hit_entry_50_carry__0_i_3_n_0,hit_entry_50_carry__0_i_4_n_0}),
        .hit_entry_50_carry__2_0({hit_entry_50_carry__1_i_1_n_0,hit_entry_50_carry__1_i_2_n_0,hit_entry_50_carry__1_i_3_n_0,hit_entry_50_carry__1_i_4_n_0}),
        .hit_entry_60_carry__0_0({hit_entry_60_carry_i_1_n_0,hit_entry_60_carry_i_2_n_0,hit_entry_60_carry_i_3_n_0,hit_entry_60_carry_i_4_n_0}),
        .hit_entry_60_carry__1_0({hit_entry_60_carry__0_i_1_n_0,hit_entry_60_carry__0_i_2_n_0,hit_entry_60_carry__0_i_3_n_0,hit_entry_60_carry__0_i_4_n_0}),
        .hit_entry_60_carry__2_0({hit_entry_60_carry__1_i_1_n_0,hit_entry_60_carry__1_i_2_n_0,hit_entry_60_carry__1_i_3_n_0,hit_entry_60_carry__1_i_4_n_0}),
        .hit_entry_70_carry__0_0({hit_entry_70_carry_i_1_n_0,hit_entry_70_carry_i_2_n_0,hit_entry_70_carry_i_3_n_0,hit_entry_70_carry_i_4_n_0}),
        .hit_entry_70_carry__1_0({hit_entry_70_carry__0_i_1_n_0,hit_entry_70_carry__0_i_2_n_0,hit_entry_70_carry__0_i_3_n_0,hit_entry_70_carry__0_i_4_n_0}),
        .hit_entry_70_carry__2_0({hit_entry_70_carry__1_i_1_n_0,hit_entry_70_carry__1_i_2_n_0,hit_entry_70_carry__1_i_3_n_0,hit_entry_70_carry__1_i_4_n_0}),
        .hit_entry_80_carry__0_0({hit_entry_80_carry_i_1_n_0,hit_entry_80_carry_i_2_n_0,hit_entry_80_carry_i_3_n_0,hit_entry_80_carry_i_4_n_0}),
        .hit_entry_80_carry__1_0({hit_entry_80_carry__0_i_1_n_0,hit_entry_80_carry__0_i_2_n_0,hit_entry_80_carry__0_i_3_n_0,hit_entry_80_carry__0_i_4_n_0}),
        .hit_entry_80_carry__2_0({hit_entry_80_carry__1_i_1_n_0,hit_entry_80_carry__1_i_2_n_0,hit_entry_80_carry__1_i_3_n_0,hit_entry_80_carry__1_i_4_n_0}),
        .hit_entry_90_carry__0_0({hit_entry_90_carry_i_1_n_0,hit_entry_90_carry_i_2_n_0,hit_entry_90_carry_i_3_n_0,hit_entry_90_carry_i_4_n_0}),
        .hit_entry_90_carry__1_0({hit_entry_90_carry__0_i_1_n_0,hit_entry_90_carry__0_i_2_n_0,hit_entry_90_carry__0_i_3_n_0,hit_entry_90_carry__0_i_4_n_0}),
        .hit_entry_90_carry__2_0({hit_entry_90_carry__1_i_1_n_0,hit_entry_90_carry__1_i_2_n_0,hit_entry_90_carry__1_i_3_n_0,hit_entry_90_carry__1_i_4_n_0}),
        .\store[0][47]_i_11 ({hit_entry_20_carry__2_i_1_n_0,hit_entry_20_carry__2_i_2_n_0,hit_entry_20_carry__2_i_3_n_0,hit_entry_20_carry__2_i_4_n_0}),
        .\store[0][47]_i_11_0 ({hit_entry_140_carry__2_i_1_n_0,hit_entry_140_carry__2_i_2_n_0,hit_entry_140_carry__2_i_3_n_0,hit_entry_140_carry__2_i_4_n_0}),
        .\store[0][47]_i_13 ({hit_entry_70_carry__2_i_1_n_0,hit_entry_70_carry__2_i_2_n_0,hit_entry_70_carry__2_i_3_n_0,hit_entry_70_carry__2_i_4_n_0}),
        .\store[0][47]_i_13_0 ({hit_entry_110_carry__2_i_1_n_0,hit_entry_110_carry__2_i_2_n_0,hit_entry_110_carry__2_i_3_n_0,hit_entry_110_carry__2_i_4_n_0}),
        .\store[0][47]_i_7 ({hit_entry_40_carry__2_i_1_n_0,hit_entry_40_carry__2_i_2_n_0,hit_entry_40_carry__2_i_3_n_0,hit_entry_40_carry__2_i_4_n_0}),
        .\store[0][47]_i_7_0 ({hit_entry_80_carry__2_i_1_n_0,hit_entry_80_carry__2_i_2_n_0,hit_entry_80_carry__2_i_3_n_0,hit_entry_80_carry__2_i_4_n_0}),
        .\store[0][47]_i_9 ({hit_entry_10_carry__2_i_1_n_0,hit_entry_10_carry__2_i_2_n_0,hit_entry_10_carry__2_i_3_n_0,hit_entry_10_carry__2_i_4_n_0}),
        .\store[0][47]_i_9_0 ({hit_entry_130_carry__2_i_1_n_0,hit_entry_130_carry__2_i_2_n_0,hit_entry_130_carry__2_i_3_n_0,hit_entry_130_carry__2_i_4_n_0}),
        .\store[7][47]_i_3 ({hit_entry1_carry__2_i_1_n_0,hit_entry1_carry__2_i_2_n_0,hit_entry1_carry__2_i_3_n_0,hit_entry1_carry__2_i_4_n_0}),
        .\store[7][47]_i_3_0 ({hit_entry_120_carry__2_i_1_n_0,hit_entry_120_carry__2_i_2_n_0,hit_entry_120_carry__2_i_3_n_0,hit_entry_120_carry__2_i_4_n_0}),
        .\store[7][47]_i_4 ({hit_entry_50_carry__2_i_1_n_0,hit_entry_50_carry__2_i_2_n_0,hit_entry_50_carry__2_i_3_n_0,hit_entry_50_carry__2_i_4_n_0}),
        .\store[7][47]_i_4_0 ({hit_entry_90_carry__2_i_1_n_0,hit_entry_90_carry__2_i_2_n_0,hit_entry_90_carry__2_i_3_n_0,hit_entry_90_carry__2_i_4_n_0}),
        .\store_reg[10][45] (hit_entry_100),
        .\store_reg[11][45] (hit_entry_110),
        .\store_reg[12][45] (hit_entry_120),
        .\store_reg[13][45] (hit_entry_130),
        .\store_reg[14][45] (hit_entry_140),
        .\store_reg[15][45] (hit_entry_150),
        .\store_reg[1][45] (hit_entry_1013_in),
        .\store_reg[2][45] (hit_entry_20),
        .\store_reg[3][45] (hit_entry_30),
        .\store_reg[4][45] (hit_entry_40),
        .\store_reg[5][45] (hit_entry_50),
        .\store_reg[6][45] (hit_entry_60),
        .\store_reg[7][45] (hit_entry_70),
        .\store_reg[8][45] (hit_entry_80),
        .\store_reg[9][45] (hit_entry_90));
  LUT2 #(
    .INIT(4'h8)) 
    u_rx_i_3
       (.I0(p_0_in[3]),
        .I1(\grt_reg[3]_0 ),
        .O(net_mac_src_hit_vld));
  LUT4 #(
    .INIT(16'hFFFE)) 
    u_rx_i_3__0
       (.I0(\store[7][47]_i_4_n_0 ),
        .I1(\store[7][47]_i_3_n_0 ),
        .I2(\head[3]_i_5_n_0 ),
        .I3(\head[3]_i_4_n_0 ),
        .O(net_mac_src_hit));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h8)) 
    u_rx_i_3__1
       (.I0(p_0_in[4]),
        .I1(net_mac_src_vld),
        .O(\grt_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h8)) 
    u_rx_i_4__0
       (.I0(p_0_in[0]),
        .I1(mac_src_vld),
        .O(mac_src_hit_vld));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    u_rx_i_4__1
       (.I0(p_0_in[1]),
        .I1(net_mac_dst_vld),
        .O(net_mac_dst_hit_vld));
endmodule

module proxy_table_cam
   (CO,
    \store_reg[1][45] ,
    \store_reg[2][45] ,
    \store_reg[3][45] ,
    \store_reg[4][45] ,
    \store_reg[5][45] ,
    \store_reg[6][45] ,
    \store_reg[7][45] ,
    \store_reg[8][45] ,
    \store_reg[9][45] ,
    \store_reg[10][45] ,
    \store_reg[11][45] ,
    \store_reg[12][45] ,
    \store_reg[13][45] ,
    \store_reg[14][45] ,
    \store_reg[15][45] ,
    S,
    hit_entry1_carry__1_0,
    hit_entry1_carry__2_0,
    \store[7][47]_i_3 ,
    hit_entry_10_carry__0_0,
    hit_entry_10_carry__1_0,
    hit_entry_10_carry__2_0,
    \store[0][47]_i_9 ,
    hit_entry_20_carry__0_0,
    hit_entry_20_carry__1_0,
    hit_entry_20_carry__2_0,
    \store[0][47]_i_11 ,
    hit_entry_30_carry__0_0,
    hit_entry_30_carry__1_0,
    hit_entry_30_carry__2_0,
    \head[3]_i_5 ,
    hit_entry_40_carry__0_0,
    hit_entry_40_carry__1_0,
    hit_entry_40_carry__2_0,
    \store[0][47]_i_7 ,
    hit_entry_50_carry__0_0,
    hit_entry_50_carry__1_0,
    hit_entry_50_carry__2_0,
    \store[7][47]_i_4 ,
    hit_entry_60_carry__0_0,
    hit_entry_60_carry__1_0,
    hit_entry_60_carry__2_0,
    \head[3]_i_4 ,
    hit_entry_70_carry__0_0,
    hit_entry_70_carry__1_0,
    hit_entry_70_carry__2_0,
    \store[0][47]_i_13 ,
    hit_entry_80_carry__0_0,
    hit_entry_80_carry__1_0,
    hit_entry_80_carry__2_0,
    \store[0][47]_i_7_0 ,
    hit_entry_90_carry__0_0,
    hit_entry_90_carry__1_0,
    hit_entry_90_carry__2_0,
    \store[7][47]_i_4_0 ,
    hit_entry_100_carry__0_0,
    hit_entry_100_carry__1_0,
    hit_entry_100_carry__2_0,
    \head[3]_i_4_0 ,
    hit_entry_110_carry__0_0,
    hit_entry_110_carry__1_0,
    hit_entry_110_carry__2_0,
    \store[0][47]_i_13_0 ,
    hit_entry_120_carry__0_0,
    hit_entry_120_carry__1_0,
    hit_entry_120_carry__2_0,
    \store[7][47]_i_3_0 ,
    hit_entry_130_carry__0_0,
    hit_entry_130_carry__1_0,
    hit_entry_130_carry__2_0,
    \store[0][47]_i_9_0 ,
    hit_entry_140_carry__0_0,
    hit_entry_140_carry__1_0,
    hit_entry_140_carry__2_0,
    \store[0][47]_i_11_0 ,
    hit_entry_150_carry__0_0,
    hit_entry_150_carry__1_0,
    hit_entry_150_carry__2_0,
    \head[3]_i_5_0 );
  output [0:0]CO;
  output [0:0]\store_reg[1][45] ;
  output [0:0]\store_reg[2][45] ;
  output [0:0]\store_reg[3][45] ;
  output [0:0]\store_reg[4][45] ;
  output [0:0]\store_reg[5][45] ;
  output [0:0]\store_reg[6][45] ;
  output [0:0]\store_reg[7][45] ;
  output [0:0]\store_reg[8][45] ;
  output [0:0]\store_reg[9][45] ;
  output [0:0]\store_reg[10][45] ;
  output [0:0]\store_reg[11][45] ;
  output [0:0]\store_reg[12][45] ;
  output [0:0]\store_reg[13][45] ;
  output [0:0]\store_reg[14][45] ;
  output [0:0]\store_reg[15][45] ;
  input [3:0]S;
  input [3:0]hit_entry1_carry__1_0;
  input [3:0]hit_entry1_carry__2_0;
  input [3:0]\store[7][47]_i_3 ;
  input [3:0]hit_entry_10_carry__0_0;
  input [3:0]hit_entry_10_carry__1_0;
  input [3:0]hit_entry_10_carry__2_0;
  input [3:0]\store[0][47]_i_9 ;
  input [3:0]hit_entry_20_carry__0_0;
  input [3:0]hit_entry_20_carry__1_0;
  input [3:0]hit_entry_20_carry__2_0;
  input [3:0]\store[0][47]_i_11 ;
  input [3:0]hit_entry_30_carry__0_0;
  input [3:0]hit_entry_30_carry__1_0;
  input [3:0]hit_entry_30_carry__2_0;
  input [3:0]\head[3]_i_5 ;
  input [3:0]hit_entry_40_carry__0_0;
  input [3:0]hit_entry_40_carry__1_0;
  input [3:0]hit_entry_40_carry__2_0;
  input [3:0]\store[0][47]_i_7 ;
  input [3:0]hit_entry_50_carry__0_0;
  input [3:0]hit_entry_50_carry__1_0;
  input [3:0]hit_entry_50_carry__2_0;
  input [3:0]\store[7][47]_i_4 ;
  input [3:0]hit_entry_60_carry__0_0;
  input [3:0]hit_entry_60_carry__1_0;
  input [3:0]hit_entry_60_carry__2_0;
  input [3:0]\head[3]_i_4 ;
  input [3:0]hit_entry_70_carry__0_0;
  input [3:0]hit_entry_70_carry__1_0;
  input [3:0]hit_entry_70_carry__2_0;
  input [3:0]\store[0][47]_i_13 ;
  input [3:0]hit_entry_80_carry__0_0;
  input [3:0]hit_entry_80_carry__1_0;
  input [3:0]hit_entry_80_carry__2_0;
  input [3:0]\store[0][47]_i_7_0 ;
  input [3:0]hit_entry_90_carry__0_0;
  input [3:0]hit_entry_90_carry__1_0;
  input [3:0]hit_entry_90_carry__2_0;
  input [3:0]\store[7][47]_i_4_0 ;
  input [3:0]hit_entry_100_carry__0_0;
  input [3:0]hit_entry_100_carry__1_0;
  input [3:0]hit_entry_100_carry__2_0;
  input [3:0]\head[3]_i_4_0 ;
  input [3:0]hit_entry_110_carry__0_0;
  input [3:0]hit_entry_110_carry__1_0;
  input [3:0]hit_entry_110_carry__2_0;
  input [3:0]\store[0][47]_i_13_0 ;
  input [3:0]hit_entry_120_carry__0_0;
  input [3:0]hit_entry_120_carry__1_0;
  input [3:0]hit_entry_120_carry__2_0;
  input [3:0]\store[7][47]_i_3_0 ;
  input [3:0]hit_entry_130_carry__0_0;
  input [3:0]hit_entry_130_carry__1_0;
  input [3:0]hit_entry_130_carry__2_0;
  input [3:0]\store[0][47]_i_9_0 ;
  input [3:0]hit_entry_140_carry__0_0;
  input [3:0]hit_entry_140_carry__1_0;
  input [3:0]hit_entry_140_carry__2_0;
  input [3:0]\store[0][47]_i_11_0 ;
  input [3:0]hit_entry_150_carry__0_0;
  input [3:0]hit_entry_150_carry__1_0;
  input [3:0]hit_entry_150_carry__2_0;
  input [3:0]\head[3]_i_5_0 ;

  wire [0:0]CO;
  wire [3:0]S;
  wire [3:0]\head[3]_i_4 ;
  wire [3:0]\head[3]_i_4_0 ;
  wire [3:0]\head[3]_i_5 ;
  wire [3:0]\head[3]_i_5_0 ;
  wire hit_entry1_carry__0_n_0;
  wire hit_entry1_carry__0_n_1;
  wire hit_entry1_carry__0_n_2;
  wire hit_entry1_carry__0_n_3;
  wire [3:0]hit_entry1_carry__1_0;
  wire hit_entry1_carry__1_n_0;
  wire hit_entry1_carry__1_n_1;
  wire hit_entry1_carry__1_n_2;
  wire hit_entry1_carry__1_n_3;
  wire [3:0]hit_entry1_carry__2_0;
  wire hit_entry1_carry__2_n_1;
  wire hit_entry1_carry__2_n_2;
  wire hit_entry1_carry__2_n_3;
  wire hit_entry1_carry_n_0;
  wire hit_entry1_carry_n_1;
  wire hit_entry1_carry_n_2;
  wire hit_entry1_carry_n_3;
  wire [3:0]hit_entry_100_carry__0_0;
  wire hit_entry_100_carry__0_n_0;
  wire hit_entry_100_carry__0_n_1;
  wire hit_entry_100_carry__0_n_2;
  wire hit_entry_100_carry__0_n_3;
  wire [3:0]hit_entry_100_carry__1_0;
  wire hit_entry_100_carry__1_n_0;
  wire hit_entry_100_carry__1_n_1;
  wire hit_entry_100_carry__1_n_2;
  wire hit_entry_100_carry__1_n_3;
  wire [3:0]hit_entry_100_carry__2_0;
  wire hit_entry_100_carry__2_n_1;
  wire hit_entry_100_carry__2_n_2;
  wire hit_entry_100_carry__2_n_3;
  wire hit_entry_100_carry_n_0;
  wire hit_entry_100_carry_n_1;
  wire hit_entry_100_carry_n_2;
  wire hit_entry_100_carry_n_3;
  wire [3:0]hit_entry_10_carry__0_0;
  wire hit_entry_10_carry__0_n_0;
  wire hit_entry_10_carry__0_n_1;
  wire hit_entry_10_carry__0_n_2;
  wire hit_entry_10_carry__0_n_3;
  wire [3:0]hit_entry_10_carry__1_0;
  wire hit_entry_10_carry__1_n_0;
  wire hit_entry_10_carry__1_n_1;
  wire hit_entry_10_carry__1_n_2;
  wire hit_entry_10_carry__1_n_3;
  wire [3:0]hit_entry_10_carry__2_0;
  wire hit_entry_10_carry__2_n_1;
  wire hit_entry_10_carry__2_n_2;
  wire hit_entry_10_carry__2_n_3;
  wire hit_entry_10_carry_n_0;
  wire hit_entry_10_carry_n_1;
  wire hit_entry_10_carry_n_2;
  wire hit_entry_10_carry_n_3;
  wire [3:0]hit_entry_110_carry__0_0;
  wire hit_entry_110_carry__0_n_0;
  wire hit_entry_110_carry__0_n_1;
  wire hit_entry_110_carry__0_n_2;
  wire hit_entry_110_carry__0_n_3;
  wire [3:0]hit_entry_110_carry__1_0;
  wire hit_entry_110_carry__1_n_0;
  wire hit_entry_110_carry__1_n_1;
  wire hit_entry_110_carry__1_n_2;
  wire hit_entry_110_carry__1_n_3;
  wire [3:0]hit_entry_110_carry__2_0;
  wire hit_entry_110_carry__2_n_1;
  wire hit_entry_110_carry__2_n_2;
  wire hit_entry_110_carry__2_n_3;
  wire hit_entry_110_carry_n_0;
  wire hit_entry_110_carry_n_1;
  wire hit_entry_110_carry_n_2;
  wire hit_entry_110_carry_n_3;
  wire [3:0]hit_entry_120_carry__0_0;
  wire hit_entry_120_carry__0_n_0;
  wire hit_entry_120_carry__0_n_1;
  wire hit_entry_120_carry__0_n_2;
  wire hit_entry_120_carry__0_n_3;
  wire [3:0]hit_entry_120_carry__1_0;
  wire hit_entry_120_carry__1_n_0;
  wire hit_entry_120_carry__1_n_1;
  wire hit_entry_120_carry__1_n_2;
  wire hit_entry_120_carry__1_n_3;
  wire [3:0]hit_entry_120_carry__2_0;
  wire hit_entry_120_carry__2_n_1;
  wire hit_entry_120_carry__2_n_2;
  wire hit_entry_120_carry__2_n_3;
  wire hit_entry_120_carry_n_0;
  wire hit_entry_120_carry_n_1;
  wire hit_entry_120_carry_n_2;
  wire hit_entry_120_carry_n_3;
  wire [3:0]hit_entry_130_carry__0_0;
  wire hit_entry_130_carry__0_n_0;
  wire hit_entry_130_carry__0_n_1;
  wire hit_entry_130_carry__0_n_2;
  wire hit_entry_130_carry__0_n_3;
  wire [3:0]hit_entry_130_carry__1_0;
  wire hit_entry_130_carry__1_n_0;
  wire hit_entry_130_carry__1_n_1;
  wire hit_entry_130_carry__1_n_2;
  wire hit_entry_130_carry__1_n_3;
  wire [3:0]hit_entry_130_carry__2_0;
  wire hit_entry_130_carry__2_n_1;
  wire hit_entry_130_carry__2_n_2;
  wire hit_entry_130_carry__2_n_3;
  wire hit_entry_130_carry_n_0;
  wire hit_entry_130_carry_n_1;
  wire hit_entry_130_carry_n_2;
  wire hit_entry_130_carry_n_3;
  wire [3:0]hit_entry_140_carry__0_0;
  wire hit_entry_140_carry__0_n_0;
  wire hit_entry_140_carry__0_n_1;
  wire hit_entry_140_carry__0_n_2;
  wire hit_entry_140_carry__0_n_3;
  wire [3:0]hit_entry_140_carry__1_0;
  wire hit_entry_140_carry__1_n_0;
  wire hit_entry_140_carry__1_n_1;
  wire hit_entry_140_carry__1_n_2;
  wire hit_entry_140_carry__1_n_3;
  wire [3:0]hit_entry_140_carry__2_0;
  wire hit_entry_140_carry__2_n_1;
  wire hit_entry_140_carry__2_n_2;
  wire hit_entry_140_carry__2_n_3;
  wire hit_entry_140_carry_n_0;
  wire hit_entry_140_carry_n_1;
  wire hit_entry_140_carry_n_2;
  wire hit_entry_140_carry_n_3;
  wire [3:0]hit_entry_150_carry__0_0;
  wire hit_entry_150_carry__0_n_0;
  wire hit_entry_150_carry__0_n_1;
  wire hit_entry_150_carry__0_n_2;
  wire hit_entry_150_carry__0_n_3;
  wire [3:0]hit_entry_150_carry__1_0;
  wire hit_entry_150_carry__1_n_0;
  wire hit_entry_150_carry__1_n_1;
  wire hit_entry_150_carry__1_n_2;
  wire hit_entry_150_carry__1_n_3;
  wire [3:0]hit_entry_150_carry__2_0;
  wire hit_entry_150_carry__2_n_1;
  wire hit_entry_150_carry__2_n_2;
  wire hit_entry_150_carry__2_n_3;
  wire hit_entry_150_carry_n_0;
  wire hit_entry_150_carry_n_1;
  wire hit_entry_150_carry_n_2;
  wire hit_entry_150_carry_n_3;
  wire [3:0]hit_entry_20_carry__0_0;
  wire hit_entry_20_carry__0_n_0;
  wire hit_entry_20_carry__0_n_1;
  wire hit_entry_20_carry__0_n_2;
  wire hit_entry_20_carry__0_n_3;
  wire [3:0]hit_entry_20_carry__1_0;
  wire hit_entry_20_carry__1_n_0;
  wire hit_entry_20_carry__1_n_1;
  wire hit_entry_20_carry__1_n_2;
  wire hit_entry_20_carry__1_n_3;
  wire [3:0]hit_entry_20_carry__2_0;
  wire hit_entry_20_carry__2_n_1;
  wire hit_entry_20_carry__2_n_2;
  wire hit_entry_20_carry__2_n_3;
  wire hit_entry_20_carry_n_0;
  wire hit_entry_20_carry_n_1;
  wire hit_entry_20_carry_n_2;
  wire hit_entry_20_carry_n_3;
  wire [3:0]hit_entry_30_carry__0_0;
  wire hit_entry_30_carry__0_n_0;
  wire hit_entry_30_carry__0_n_1;
  wire hit_entry_30_carry__0_n_2;
  wire hit_entry_30_carry__0_n_3;
  wire [3:0]hit_entry_30_carry__1_0;
  wire hit_entry_30_carry__1_n_0;
  wire hit_entry_30_carry__1_n_1;
  wire hit_entry_30_carry__1_n_2;
  wire hit_entry_30_carry__1_n_3;
  wire [3:0]hit_entry_30_carry__2_0;
  wire hit_entry_30_carry__2_n_1;
  wire hit_entry_30_carry__2_n_2;
  wire hit_entry_30_carry__2_n_3;
  wire hit_entry_30_carry_n_0;
  wire hit_entry_30_carry_n_1;
  wire hit_entry_30_carry_n_2;
  wire hit_entry_30_carry_n_3;
  wire [3:0]hit_entry_40_carry__0_0;
  wire hit_entry_40_carry__0_n_0;
  wire hit_entry_40_carry__0_n_1;
  wire hit_entry_40_carry__0_n_2;
  wire hit_entry_40_carry__0_n_3;
  wire [3:0]hit_entry_40_carry__1_0;
  wire hit_entry_40_carry__1_n_0;
  wire hit_entry_40_carry__1_n_1;
  wire hit_entry_40_carry__1_n_2;
  wire hit_entry_40_carry__1_n_3;
  wire [3:0]hit_entry_40_carry__2_0;
  wire hit_entry_40_carry__2_n_1;
  wire hit_entry_40_carry__2_n_2;
  wire hit_entry_40_carry__2_n_3;
  wire hit_entry_40_carry_n_0;
  wire hit_entry_40_carry_n_1;
  wire hit_entry_40_carry_n_2;
  wire hit_entry_40_carry_n_3;
  wire [3:0]hit_entry_50_carry__0_0;
  wire hit_entry_50_carry__0_n_0;
  wire hit_entry_50_carry__0_n_1;
  wire hit_entry_50_carry__0_n_2;
  wire hit_entry_50_carry__0_n_3;
  wire [3:0]hit_entry_50_carry__1_0;
  wire hit_entry_50_carry__1_n_0;
  wire hit_entry_50_carry__1_n_1;
  wire hit_entry_50_carry__1_n_2;
  wire hit_entry_50_carry__1_n_3;
  wire [3:0]hit_entry_50_carry__2_0;
  wire hit_entry_50_carry__2_n_1;
  wire hit_entry_50_carry__2_n_2;
  wire hit_entry_50_carry__2_n_3;
  wire hit_entry_50_carry_n_0;
  wire hit_entry_50_carry_n_1;
  wire hit_entry_50_carry_n_2;
  wire hit_entry_50_carry_n_3;
  wire [3:0]hit_entry_60_carry__0_0;
  wire hit_entry_60_carry__0_n_0;
  wire hit_entry_60_carry__0_n_1;
  wire hit_entry_60_carry__0_n_2;
  wire hit_entry_60_carry__0_n_3;
  wire [3:0]hit_entry_60_carry__1_0;
  wire hit_entry_60_carry__1_n_0;
  wire hit_entry_60_carry__1_n_1;
  wire hit_entry_60_carry__1_n_2;
  wire hit_entry_60_carry__1_n_3;
  wire [3:0]hit_entry_60_carry__2_0;
  wire hit_entry_60_carry__2_n_1;
  wire hit_entry_60_carry__2_n_2;
  wire hit_entry_60_carry__2_n_3;
  wire hit_entry_60_carry_n_0;
  wire hit_entry_60_carry_n_1;
  wire hit_entry_60_carry_n_2;
  wire hit_entry_60_carry_n_3;
  wire [3:0]hit_entry_70_carry__0_0;
  wire hit_entry_70_carry__0_n_0;
  wire hit_entry_70_carry__0_n_1;
  wire hit_entry_70_carry__0_n_2;
  wire hit_entry_70_carry__0_n_3;
  wire [3:0]hit_entry_70_carry__1_0;
  wire hit_entry_70_carry__1_n_0;
  wire hit_entry_70_carry__1_n_1;
  wire hit_entry_70_carry__1_n_2;
  wire hit_entry_70_carry__1_n_3;
  wire [3:0]hit_entry_70_carry__2_0;
  wire hit_entry_70_carry__2_n_1;
  wire hit_entry_70_carry__2_n_2;
  wire hit_entry_70_carry__2_n_3;
  wire hit_entry_70_carry_n_0;
  wire hit_entry_70_carry_n_1;
  wire hit_entry_70_carry_n_2;
  wire hit_entry_70_carry_n_3;
  wire [3:0]hit_entry_80_carry__0_0;
  wire hit_entry_80_carry__0_n_0;
  wire hit_entry_80_carry__0_n_1;
  wire hit_entry_80_carry__0_n_2;
  wire hit_entry_80_carry__0_n_3;
  wire [3:0]hit_entry_80_carry__1_0;
  wire hit_entry_80_carry__1_n_0;
  wire hit_entry_80_carry__1_n_1;
  wire hit_entry_80_carry__1_n_2;
  wire hit_entry_80_carry__1_n_3;
  wire [3:0]hit_entry_80_carry__2_0;
  wire hit_entry_80_carry__2_n_1;
  wire hit_entry_80_carry__2_n_2;
  wire hit_entry_80_carry__2_n_3;
  wire hit_entry_80_carry_n_0;
  wire hit_entry_80_carry_n_1;
  wire hit_entry_80_carry_n_2;
  wire hit_entry_80_carry_n_3;
  wire [3:0]hit_entry_90_carry__0_0;
  wire hit_entry_90_carry__0_n_0;
  wire hit_entry_90_carry__0_n_1;
  wire hit_entry_90_carry__0_n_2;
  wire hit_entry_90_carry__0_n_3;
  wire [3:0]hit_entry_90_carry__1_0;
  wire hit_entry_90_carry__1_n_0;
  wire hit_entry_90_carry__1_n_1;
  wire hit_entry_90_carry__1_n_2;
  wire hit_entry_90_carry__1_n_3;
  wire [3:0]hit_entry_90_carry__2_0;
  wire hit_entry_90_carry__2_n_1;
  wire hit_entry_90_carry__2_n_2;
  wire hit_entry_90_carry__2_n_3;
  wire hit_entry_90_carry_n_0;
  wire hit_entry_90_carry_n_1;
  wire hit_entry_90_carry_n_2;
  wire hit_entry_90_carry_n_3;
  wire [3:0]\store[0][47]_i_11 ;
  wire [3:0]\store[0][47]_i_11_0 ;
  wire [3:0]\store[0][47]_i_13 ;
  wire [3:0]\store[0][47]_i_13_0 ;
  wire [3:0]\store[0][47]_i_7 ;
  wire [3:0]\store[0][47]_i_7_0 ;
  wire [3:0]\store[0][47]_i_9 ;
  wire [3:0]\store[0][47]_i_9_0 ;
  wire [3:0]\store[7][47]_i_3 ;
  wire [3:0]\store[7][47]_i_3_0 ;
  wire [3:0]\store[7][47]_i_4 ;
  wire [3:0]\store[7][47]_i_4_0 ;
  wire [0:0]\store_reg[10][45] ;
  wire [0:0]\store_reg[11][45] ;
  wire [0:0]\store_reg[12][45] ;
  wire [0:0]\store_reg[13][45] ;
  wire [0:0]\store_reg[14][45] ;
  wire [0:0]\store_reg[15][45] ;
  wire [0:0]\store_reg[1][45] ;
  wire [0:0]\store_reg[2][45] ;
  wire [0:0]\store_reg[3][45] ;
  wire [0:0]\store_reg[4][45] ;
  wire [0:0]\store_reg[5][45] ;
  wire [0:0]\store_reg[6][45] ;
  wire [0:0]\store_reg[7][45] ;
  wire [0:0]\store_reg[8][45] ;
  wire [0:0]\store_reg[9][45] ;
  wire [3:0]NLW_hit_entry1_carry_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry1_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry1_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_100_carry_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_100_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_100_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_100_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_10_carry_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_10_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_10_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_10_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_110_carry_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_110_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_110_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_110_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_120_carry_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_120_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_120_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_120_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_130_carry_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_130_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_130_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_130_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_140_carry_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_140_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_140_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_140_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_150_carry_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_150_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_150_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_150_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_20_carry_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_20_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_20_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_20_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_30_carry_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_30_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_30_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_30_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_40_carry_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_40_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_40_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_40_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_50_carry_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_50_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_50_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_50_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_60_carry_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_60_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_60_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_60_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_70_carry_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_70_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_70_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_70_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_80_carry_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_80_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_80_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_80_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_90_carry_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_90_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_90_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_hit_entry_90_carry__2_O_UNCONNECTED;

  CARRY4 hit_entry1_carry
       (.CI(1'b0),
        .CO({hit_entry1_carry_n_0,hit_entry1_carry_n_1,hit_entry1_carry_n_2,hit_entry1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry1_carry_O_UNCONNECTED[3:0]),
        .S(S));
  CARRY4 hit_entry1_carry__0
       (.CI(hit_entry1_carry_n_0),
        .CO({hit_entry1_carry__0_n_0,hit_entry1_carry__0_n_1,hit_entry1_carry__0_n_2,hit_entry1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry1_carry__0_O_UNCONNECTED[3:0]),
        .S(hit_entry1_carry__1_0));
  CARRY4 hit_entry1_carry__1
       (.CI(hit_entry1_carry__0_n_0),
        .CO({hit_entry1_carry__1_n_0,hit_entry1_carry__1_n_1,hit_entry1_carry__1_n_2,hit_entry1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry1_carry__1_O_UNCONNECTED[3:0]),
        .S(hit_entry1_carry__2_0));
  CARRY4 hit_entry1_carry__2
       (.CI(hit_entry1_carry__1_n_0),
        .CO({CO,hit_entry1_carry__2_n_1,hit_entry1_carry__2_n_2,hit_entry1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry1_carry__2_O_UNCONNECTED[3:0]),
        .S(\store[7][47]_i_3 ));
  CARRY4 hit_entry_100_carry
       (.CI(1'b0),
        .CO({hit_entry_100_carry_n_0,hit_entry_100_carry_n_1,hit_entry_100_carry_n_2,hit_entry_100_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_100_carry_O_UNCONNECTED[3:0]),
        .S(hit_entry_100_carry__0_0));
  CARRY4 hit_entry_100_carry__0
       (.CI(hit_entry_100_carry_n_0),
        .CO({hit_entry_100_carry__0_n_0,hit_entry_100_carry__0_n_1,hit_entry_100_carry__0_n_2,hit_entry_100_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_100_carry__0_O_UNCONNECTED[3:0]),
        .S(hit_entry_100_carry__1_0));
  CARRY4 hit_entry_100_carry__1
       (.CI(hit_entry_100_carry__0_n_0),
        .CO({hit_entry_100_carry__1_n_0,hit_entry_100_carry__1_n_1,hit_entry_100_carry__1_n_2,hit_entry_100_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_100_carry__1_O_UNCONNECTED[3:0]),
        .S(hit_entry_100_carry__2_0));
  CARRY4 hit_entry_100_carry__2
       (.CI(hit_entry_100_carry__1_n_0),
        .CO({\store_reg[10][45] ,hit_entry_100_carry__2_n_1,hit_entry_100_carry__2_n_2,hit_entry_100_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_100_carry__2_O_UNCONNECTED[3:0]),
        .S(\head[3]_i_4_0 ));
  CARRY4 hit_entry_10_carry
       (.CI(1'b0),
        .CO({hit_entry_10_carry_n_0,hit_entry_10_carry_n_1,hit_entry_10_carry_n_2,hit_entry_10_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_10_carry_O_UNCONNECTED[3:0]),
        .S(hit_entry_10_carry__0_0));
  CARRY4 hit_entry_10_carry__0
       (.CI(hit_entry_10_carry_n_0),
        .CO({hit_entry_10_carry__0_n_0,hit_entry_10_carry__0_n_1,hit_entry_10_carry__0_n_2,hit_entry_10_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_10_carry__0_O_UNCONNECTED[3:0]),
        .S(hit_entry_10_carry__1_0));
  CARRY4 hit_entry_10_carry__1
       (.CI(hit_entry_10_carry__0_n_0),
        .CO({hit_entry_10_carry__1_n_0,hit_entry_10_carry__1_n_1,hit_entry_10_carry__1_n_2,hit_entry_10_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_10_carry__1_O_UNCONNECTED[3:0]),
        .S(hit_entry_10_carry__2_0));
  CARRY4 hit_entry_10_carry__2
       (.CI(hit_entry_10_carry__1_n_0),
        .CO({\store_reg[1][45] ,hit_entry_10_carry__2_n_1,hit_entry_10_carry__2_n_2,hit_entry_10_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_10_carry__2_O_UNCONNECTED[3:0]),
        .S(\store[0][47]_i_9 ));
  CARRY4 hit_entry_110_carry
       (.CI(1'b0),
        .CO({hit_entry_110_carry_n_0,hit_entry_110_carry_n_1,hit_entry_110_carry_n_2,hit_entry_110_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_110_carry_O_UNCONNECTED[3:0]),
        .S(hit_entry_110_carry__0_0));
  CARRY4 hit_entry_110_carry__0
       (.CI(hit_entry_110_carry_n_0),
        .CO({hit_entry_110_carry__0_n_0,hit_entry_110_carry__0_n_1,hit_entry_110_carry__0_n_2,hit_entry_110_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_110_carry__0_O_UNCONNECTED[3:0]),
        .S(hit_entry_110_carry__1_0));
  CARRY4 hit_entry_110_carry__1
       (.CI(hit_entry_110_carry__0_n_0),
        .CO({hit_entry_110_carry__1_n_0,hit_entry_110_carry__1_n_1,hit_entry_110_carry__1_n_2,hit_entry_110_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_110_carry__1_O_UNCONNECTED[3:0]),
        .S(hit_entry_110_carry__2_0));
  CARRY4 hit_entry_110_carry__2
       (.CI(hit_entry_110_carry__1_n_0),
        .CO({\store_reg[11][45] ,hit_entry_110_carry__2_n_1,hit_entry_110_carry__2_n_2,hit_entry_110_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_110_carry__2_O_UNCONNECTED[3:0]),
        .S(\store[0][47]_i_13_0 ));
  CARRY4 hit_entry_120_carry
       (.CI(1'b0),
        .CO({hit_entry_120_carry_n_0,hit_entry_120_carry_n_1,hit_entry_120_carry_n_2,hit_entry_120_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_120_carry_O_UNCONNECTED[3:0]),
        .S(hit_entry_120_carry__0_0));
  CARRY4 hit_entry_120_carry__0
       (.CI(hit_entry_120_carry_n_0),
        .CO({hit_entry_120_carry__0_n_0,hit_entry_120_carry__0_n_1,hit_entry_120_carry__0_n_2,hit_entry_120_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_120_carry__0_O_UNCONNECTED[3:0]),
        .S(hit_entry_120_carry__1_0));
  CARRY4 hit_entry_120_carry__1
       (.CI(hit_entry_120_carry__0_n_0),
        .CO({hit_entry_120_carry__1_n_0,hit_entry_120_carry__1_n_1,hit_entry_120_carry__1_n_2,hit_entry_120_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_120_carry__1_O_UNCONNECTED[3:0]),
        .S(hit_entry_120_carry__2_0));
  CARRY4 hit_entry_120_carry__2
       (.CI(hit_entry_120_carry__1_n_0),
        .CO({\store_reg[12][45] ,hit_entry_120_carry__2_n_1,hit_entry_120_carry__2_n_2,hit_entry_120_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_120_carry__2_O_UNCONNECTED[3:0]),
        .S(\store[7][47]_i_3_0 ));
  CARRY4 hit_entry_130_carry
       (.CI(1'b0),
        .CO({hit_entry_130_carry_n_0,hit_entry_130_carry_n_1,hit_entry_130_carry_n_2,hit_entry_130_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_130_carry_O_UNCONNECTED[3:0]),
        .S(hit_entry_130_carry__0_0));
  CARRY4 hit_entry_130_carry__0
       (.CI(hit_entry_130_carry_n_0),
        .CO({hit_entry_130_carry__0_n_0,hit_entry_130_carry__0_n_1,hit_entry_130_carry__0_n_2,hit_entry_130_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_130_carry__0_O_UNCONNECTED[3:0]),
        .S(hit_entry_130_carry__1_0));
  CARRY4 hit_entry_130_carry__1
       (.CI(hit_entry_130_carry__0_n_0),
        .CO({hit_entry_130_carry__1_n_0,hit_entry_130_carry__1_n_1,hit_entry_130_carry__1_n_2,hit_entry_130_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_130_carry__1_O_UNCONNECTED[3:0]),
        .S(hit_entry_130_carry__2_0));
  CARRY4 hit_entry_130_carry__2
       (.CI(hit_entry_130_carry__1_n_0),
        .CO({\store_reg[13][45] ,hit_entry_130_carry__2_n_1,hit_entry_130_carry__2_n_2,hit_entry_130_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_130_carry__2_O_UNCONNECTED[3:0]),
        .S(\store[0][47]_i_9_0 ));
  CARRY4 hit_entry_140_carry
       (.CI(1'b0),
        .CO({hit_entry_140_carry_n_0,hit_entry_140_carry_n_1,hit_entry_140_carry_n_2,hit_entry_140_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_140_carry_O_UNCONNECTED[3:0]),
        .S(hit_entry_140_carry__0_0));
  CARRY4 hit_entry_140_carry__0
       (.CI(hit_entry_140_carry_n_0),
        .CO({hit_entry_140_carry__0_n_0,hit_entry_140_carry__0_n_1,hit_entry_140_carry__0_n_2,hit_entry_140_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_140_carry__0_O_UNCONNECTED[3:0]),
        .S(hit_entry_140_carry__1_0));
  CARRY4 hit_entry_140_carry__1
       (.CI(hit_entry_140_carry__0_n_0),
        .CO({hit_entry_140_carry__1_n_0,hit_entry_140_carry__1_n_1,hit_entry_140_carry__1_n_2,hit_entry_140_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_140_carry__1_O_UNCONNECTED[3:0]),
        .S(hit_entry_140_carry__2_0));
  CARRY4 hit_entry_140_carry__2
       (.CI(hit_entry_140_carry__1_n_0),
        .CO({\store_reg[14][45] ,hit_entry_140_carry__2_n_1,hit_entry_140_carry__2_n_2,hit_entry_140_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_140_carry__2_O_UNCONNECTED[3:0]),
        .S(\store[0][47]_i_11_0 ));
  CARRY4 hit_entry_150_carry
       (.CI(1'b0),
        .CO({hit_entry_150_carry_n_0,hit_entry_150_carry_n_1,hit_entry_150_carry_n_2,hit_entry_150_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_150_carry_O_UNCONNECTED[3:0]),
        .S(hit_entry_150_carry__0_0));
  CARRY4 hit_entry_150_carry__0
       (.CI(hit_entry_150_carry_n_0),
        .CO({hit_entry_150_carry__0_n_0,hit_entry_150_carry__0_n_1,hit_entry_150_carry__0_n_2,hit_entry_150_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_150_carry__0_O_UNCONNECTED[3:0]),
        .S(hit_entry_150_carry__1_0));
  CARRY4 hit_entry_150_carry__1
       (.CI(hit_entry_150_carry__0_n_0),
        .CO({hit_entry_150_carry__1_n_0,hit_entry_150_carry__1_n_1,hit_entry_150_carry__1_n_2,hit_entry_150_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_150_carry__1_O_UNCONNECTED[3:0]),
        .S(hit_entry_150_carry__2_0));
  CARRY4 hit_entry_150_carry__2
       (.CI(hit_entry_150_carry__1_n_0),
        .CO({\store_reg[15][45] ,hit_entry_150_carry__2_n_1,hit_entry_150_carry__2_n_2,hit_entry_150_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_150_carry__2_O_UNCONNECTED[3:0]),
        .S(\head[3]_i_5_0 ));
  CARRY4 hit_entry_20_carry
       (.CI(1'b0),
        .CO({hit_entry_20_carry_n_0,hit_entry_20_carry_n_1,hit_entry_20_carry_n_2,hit_entry_20_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_20_carry_O_UNCONNECTED[3:0]),
        .S(hit_entry_20_carry__0_0));
  CARRY4 hit_entry_20_carry__0
       (.CI(hit_entry_20_carry_n_0),
        .CO({hit_entry_20_carry__0_n_0,hit_entry_20_carry__0_n_1,hit_entry_20_carry__0_n_2,hit_entry_20_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_20_carry__0_O_UNCONNECTED[3:0]),
        .S(hit_entry_20_carry__1_0));
  CARRY4 hit_entry_20_carry__1
       (.CI(hit_entry_20_carry__0_n_0),
        .CO({hit_entry_20_carry__1_n_0,hit_entry_20_carry__1_n_1,hit_entry_20_carry__1_n_2,hit_entry_20_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_20_carry__1_O_UNCONNECTED[3:0]),
        .S(hit_entry_20_carry__2_0));
  CARRY4 hit_entry_20_carry__2
       (.CI(hit_entry_20_carry__1_n_0),
        .CO({\store_reg[2][45] ,hit_entry_20_carry__2_n_1,hit_entry_20_carry__2_n_2,hit_entry_20_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_20_carry__2_O_UNCONNECTED[3:0]),
        .S(\store[0][47]_i_11 ));
  CARRY4 hit_entry_30_carry
       (.CI(1'b0),
        .CO({hit_entry_30_carry_n_0,hit_entry_30_carry_n_1,hit_entry_30_carry_n_2,hit_entry_30_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_30_carry_O_UNCONNECTED[3:0]),
        .S(hit_entry_30_carry__0_0));
  CARRY4 hit_entry_30_carry__0
       (.CI(hit_entry_30_carry_n_0),
        .CO({hit_entry_30_carry__0_n_0,hit_entry_30_carry__0_n_1,hit_entry_30_carry__0_n_2,hit_entry_30_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_30_carry__0_O_UNCONNECTED[3:0]),
        .S(hit_entry_30_carry__1_0));
  CARRY4 hit_entry_30_carry__1
       (.CI(hit_entry_30_carry__0_n_0),
        .CO({hit_entry_30_carry__1_n_0,hit_entry_30_carry__1_n_1,hit_entry_30_carry__1_n_2,hit_entry_30_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_30_carry__1_O_UNCONNECTED[3:0]),
        .S(hit_entry_30_carry__2_0));
  CARRY4 hit_entry_30_carry__2
       (.CI(hit_entry_30_carry__1_n_0),
        .CO({\store_reg[3][45] ,hit_entry_30_carry__2_n_1,hit_entry_30_carry__2_n_2,hit_entry_30_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_30_carry__2_O_UNCONNECTED[3:0]),
        .S(\head[3]_i_5 ));
  CARRY4 hit_entry_40_carry
       (.CI(1'b0),
        .CO({hit_entry_40_carry_n_0,hit_entry_40_carry_n_1,hit_entry_40_carry_n_2,hit_entry_40_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_40_carry_O_UNCONNECTED[3:0]),
        .S(hit_entry_40_carry__0_0));
  CARRY4 hit_entry_40_carry__0
       (.CI(hit_entry_40_carry_n_0),
        .CO({hit_entry_40_carry__0_n_0,hit_entry_40_carry__0_n_1,hit_entry_40_carry__0_n_2,hit_entry_40_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_40_carry__0_O_UNCONNECTED[3:0]),
        .S(hit_entry_40_carry__1_0));
  CARRY4 hit_entry_40_carry__1
       (.CI(hit_entry_40_carry__0_n_0),
        .CO({hit_entry_40_carry__1_n_0,hit_entry_40_carry__1_n_1,hit_entry_40_carry__1_n_2,hit_entry_40_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_40_carry__1_O_UNCONNECTED[3:0]),
        .S(hit_entry_40_carry__2_0));
  CARRY4 hit_entry_40_carry__2
       (.CI(hit_entry_40_carry__1_n_0),
        .CO({\store_reg[4][45] ,hit_entry_40_carry__2_n_1,hit_entry_40_carry__2_n_2,hit_entry_40_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_40_carry__2_O_UNCONNECTED[3:0]),
        .S(\store[0][47]_i_7 ));
  CARRY4 hit_entry_50_carry
       (.CI(1'b0),
        .CO({hit_entry_50_carry_n_0,hit_entry_50_carry_n_1,hit_entry_50_carry_n_2,hit_entry_50_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_50_carry_O_UNCONNECTED[3:0]),
        .S(hit_entry_50_carry__0_0));
  CARRY4 hit_entry_50_carry__0
       (.CI(hit_entry_50_carry_n_0),
        .CO({hit_entry_50_carry__0_n_0,hit_entry_50_carry__0_n_1,hit_entry_50_carry__0_n_2,hit_entry_50_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_50_carry__0_O_UNCONNECTED[3:0]),
        .S(hit_entry_50_carry__1_0));
  CARRY4 hit_entry_50_carry__1
       (.CI(hit_entry_50_carry__0_n_0),
        .CO({hit_entry_50_carry__1_n_0,hit_entry_50_carry__1_n_1,hit_entry_50_carry__1_n_2,hit_entry_50_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_50_carry__1_O_UNCONNECTED[3:0]),
        .S(hit_entry_50_carry__2_0));
  CARRY4 hit_entry_50_carry__2
       (.CI(hit_entry_50_carry__1_n_0),
        .CO({\store_reg[5][45] ,hit_entry_50_carry__2_n_1,hit_entry_50_carry__2_n_2,hit_entry_50_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_50_carry__2_O_UNCONNECTED[3:0]),
        .S(\store[7][47]_i_4 ));
  CARRY4 hit_entry_60_carry
       (.CI(1'b0),
        .CO({hit_entry_60_carry_n_0,hit_entry_60_carry_n_1,hit_entry_60_carry_n_2,hit_entry_60_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_60_carry_O_UNCONNECTED[3:0]),
        .S(hit_entry_60_carry__0_0));
  CARRY4 hit_entry_60_carry__0
       (.CI(hit_entry_60_carry_n_0),
        .CO({hit_entry_60_carry__0_n_0,hit_entry_60_carry__0_n_1,hit_entry_60_carry__0_n_2,hit_entry_60_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_60_carry__0_O_UNCONNECTED[3:0]),
        .S(hit_entry_60_carry__1_0));
  CARRY4 hit_entry_60_carry__1
       (.CI(hit_entry_60_carry__0_n_0),
        .CO({hit_entry_60_carry__1_n_0,hit_entry_60_carry__1_n_1,hit_entry_60_carry__1_n_2,hit_entry_60_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_60_carry__1_O_UNCONNECTED[3:0]),
        .S(hit_entry_60_carry__2_0));
  CARRY4 hit_entry_60_carry__2
       (.CI(hit_entry_60_carry__1_n_0),
        .CO({\store_reg[6][45] ,hit_entry_60_carry__2_n_1,hit_entry_60_carry__2_n_2,hit_entry_60_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_60_carry__2_O_UNCONNECTED[3:0]),
        .S(\head[3]_i_4 ));
  CARRY4 hit_entry_70_carry
       (.CI(1'b0),
        .CO({hit_entry_70_carry_n_0,hit_entry_70_carry_n_1,hit_entry_70_carry_n_2,hit_entry_70_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_70_carry_O_UNCONNECTED[3:0]),
        .S(hit_entry_70_carry__0_0));
  CARRY4 hit_entry_70_carry__0
       (.CI(hit_entry_70_carry_n_0),
        .CO({hit_entry_70_carry__0_n_0,hit_entry_70_carry__0_n_1,hit_entry_70_carry__0_n_2,hit_entry_70_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_70_carry__0_O_UNCONNECTED[3:0]),
        .S(hit_entry_70_carry__1_0));
  CARRY4 hit_entry_70_carry__1
       (.CI(hit_entry_70_carry__0_n_0),
        .CO({hit_entry_70_carry__1_n_0,hit_entry_70_carry__1_n_1,hit_entry_70_carry__1_n_2,hit_entry_70_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_70_carry__1_O_UNCONNECTED[3:0]),
        .S(hit_entry_70_carry__2_0));
  CARRY4 hit_entry_70_carry__2
       (.CI(hit_entry_70_carry__1_n_0),
        .CO({\store_reg[7][45] ,hit_entry_70_carry__2_n_1,hit_entry_70_carry__2_n_2,hit_entry_70_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_70_carry__2_O_UNCONNECTED[3:0]),
        .S(\store[0][47]_i_13 ));
  CARRY4 hit_entry_80_carry
       (.CI(1'b0),
        .CO({hit_entry_80_carry_n_0,hit_entry_80_carry_n_1,hit_entry_80_carry_n_2,hit_entry_80_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_80_carry_O_UNCONNECTED[3:0]),
        .S(hit_entry_80_carry__0_0));
  CARRY4 hit_entry_80_carry__0
       (.CI(hit_entry_80_carry_n_0),
        .CO({hit_entry_80_carry__0_n_0,hit_entry_80_carry__0_n_1,hit_entry_80_carry__0_n_2,hit_entry_80_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_80_carry__0_O_UNCONNECTED[3:0]),
        .S(hit_entry_80_carry__1_0));
  CARRY4 hit_entry_80_carry__1
       (.CI(hit_entry_80_carry__0_n_0),
        .CO({hit_entry_80_carry__1_n_0,hit_entry_80_carry__1_n_1,hit_entry_80_carry__1_n_2,hit_entry_80_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_80_carry__1_O_UNCONNECTED[3:0]),
        .S(hit_entry_80_carry__2_0));
  CARRY4 hit_entry_80_carry__2
       (.CI(hit_entry_80_carry__1_n_0),
        .CO({\store_reg[8][45] ,hit_entry_80_carry__2_n_1,hit_entry_80_carry__2_n_2,hit_entry_80_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_80_carry__2_O_UNCONNECTED[3:0]),
        .S(\store[0][47]_i_7_0 ));
  CARRY4 hit_entry_90_carry
       (.CI(1'b0),
        .CO({hit_entry_90_carry_n_0,hit_entry_90_carry_n_1,hit_entry_90_carry_n_2,hit_entry_90_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_90_carry_O_UNCONNECTED[3:0]),
        .S(hit_entry_90_carry__0_0));
  CARRY4 hit_entry_90_carry__0
       (.CI(hit_entry_90_carry_n_0),
        .CO({hit_entry_90_carry__0_n_0,hit_entry_90_carry__0_n_1,hit_entry_90_carry__0_n_2,hit_entry_90_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_90_carry__0_O_UNCONNECTED[3:0]),
        .S(hit_entry_90_carry__1_0));
  CARRY4 hit_entry_90_carry__1
       (.CI(hit_entry_90_carry__0_n_0),
        .CO({hit_entry_90_carry__1_n_0,hit_entry_90_carry__1_n_1,hit_entry_90_carry__1_n_2,hit_entry_90_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_90_carry__1_O_UNCONNECTED[3:0]),
        .S(hit_entry_90_carry__2_0));
  CARRY4 hit_entry_90_carry__2
       (.CI(hit_entry_90_carry__1_n_0),
        .CO({\store_reg[9][45] ,hit_entry_90_carry__2_n_1,hit_entry_90_carry__2_n_2,hit_entry_90_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_entry_90_carry__2_O_UNCONNECTED[3:0]),
        .S(\store[7][47]_i_4_0 ));
endmodule

module qr_cam
   (net_hsr_src_hit,
    \head_reg[3]_0 ,
    cam_src__140,
    gtx_clk,
    \store_reg[4][40]_0 ,
    Q,
    \store_reg[5][34]_0 ,
    \store_reg[15][28]_0 ,
    \store_reg[8][19]_0 ,
    \store_reg[1][13]_0 ,
    \store_reg[11][7]_0 ,
    \head_reg[0]_0 ,
    \store_reg[15][47]_0 );
  output [15:0]net_hsr_src_hit;
  input \head_reg[3]_0 ;
  input [46:0]cam_src__140;
  input gtx_clk;
  input \store_reg[4][40]_0 ;
  input [46:0]Q;
  input \store_reg[5][34]_0 ;
  input \store_reg[15][28]_0 ;
  input \store_reg[8][19]_0 ;
  input \store_reg[1][13]_0 ;
  input \store_reg[11][7]_0 ;
  input \head_reg[0]_0 ;
  input \store_reg[15][47]_0 ;

  wire [46:0]Q;
  wire [46:0]cam_src__140;
  wire gtx_clk;
  wire \head[0]_i_1__0_n_0 ;
  wire \head[1]_i_1__0_n_0 ;
  wire \head[2]_i_1__0_n_0 ;
  wire \head[3]_i_1__0_n_0 ;
  wire \head_reg[0]_0 ;
  wire \head_reg[3]_0 ;
  wire [3:0]head_reg__0;
  wire hit_00;
  wire hit_00_carry__0_i_1_n_0;
  wire hit_00_carry__0_i_2_n_0;
  wire hit_00_carry__0_i_3_n_0;
  wire hit_00_carry__0_i_4_n_0;
  wire hit_00_carry__0_n_0;
  wire hit_00_carry__0_n_1;
  wire hit_00_carry__0_n_2;
  wire hit_00_carry__0_n_3;
  wire hit_00_carry__1_i_1_n_0;
  wire hit_00_carry__1_i_2_n_0;
  wire hit_00_carry__1_i_3_n_0;
  wire hit_00_carry__1_i_4_n_0;
  wire hit_00_carry__1_n_0;
  wire hit_00_carry__1_n_1;
  wire hit_00_carry__1_n_2;
  wire hit_00_carry__1_n_3;
  wire hit_00_carry__2_i_1_n_0;
  wire hit_00_carry__2_i_2_n_0;
  wire hit_00_carry__2_i_3_n_0;
  wire hit_00_carry__2_i_4_n_0;
  wire hit_00_carry__2_n_1;
  wire hit_00_carry__2_n_2;
  wire hit_00_carry__2_n_3;
  wire hit_00_carry_i_1_n_0;
  wire hit_00_carry_i_2_n_0;
  wire hit_00_carry_i_3_n_0;
  wire hit_00_carry_i_4_n_0;
  wire hit_00_carry_n_0;
  wire hit_00_carry_n_1;
  wire hit_00_carry_n_2;
  wire hit_00_carry_n_3;
  wire hit_100;
  wire hit_100_carry__0_i_1_n_0;
  wire hit_100_carry__0_i_2_n_0;
  wire hit_100_carry__0_i_3_n_0;
  wire hit_100_carry__0_i_4_n_0;
  wire hit_100_carry__0_n_0;
  wire hit_100_carry__0_n_1;
  wire hit_100_carry__0_n_2;
  wire hit_100_carry__0_n_3;
  wire hit_100_carry__1_i_1_n_0;
  wire hit_100_carry__1_i_2_n_0;
  wire hit_100_carry__1_i_3_n_0;
  wire hit_100_carry__1_i_4_n_0;
  wire hit_100_carry__1_n_0;
  wire hit_100_carry__1_n_1;
  wire hit_100_carry__1_n_2;
  wire hit_100_carry__1_n_3;
  wire hit_100_carry__2_i_1_n_0;
  wire hit_100_carry__2_i_2_n_0;
  wire hit_100_carry__2_i_3_n_0;
  wire hit_100_carry__2_i_4_n_0;
  wire hit_100_carry__2_n_1;
  wire hit_100_carry__2_n_2;
  wire hit_100_carry__2_n_3;
  wire hit_100_carry_i_1_n_0;
  wire hit_100_carry_i_2_n_0;
  wire hit_100_carry_i_3_n_0;
  wire hit_100_carry_i_4_n_0;
  wire hit_100_carry_n_0;
  wire hit_100_carry_n_1;
  wire hit_100_carry_n_2;
  wire hit_100_carry_n_3;
  wire hit_1013_in;
  wire hit_10_carry__0_i_1_n_0;
  wire hit_10_carry__0_i_2_n_0;
  wire hit_10_carry__0_i_3_n_0;
  wire hit_10_carry__0_i_4_n_0;
  wire hit_10_carry__0_n_0;
  wire hit_10_carry__0_n_1;
  wire hit_10_carry__0_n_2;
  wire hit_10_carry__0_n_3;
  wire hit_10_carry__1_i_1_n_0;
  wire hit_10_carry__1_i_2_n_0;
  wire hit_10_carry__1_i_3_n_0;
  wire hit_10_carry__1_i_4_n_0;
  wire hit_10_carry__1_n_0;
  wire hit_10_carry__1_n_1;
  wire hit_10_carry__1_n_2;
  wire hit_10_carry__1_n_3;
  wire hit_10_carry__2_i_1_n_0;
  wire hit_10_carry__2_i_2_n_0;
  wire hit_10_carry__2_i_3_n_0;
  wire hit_10_carry__2_i_4_n_0;
  wire hit_10_carry__2_n_1;
  wire hit_10_carry__2_n_2;
  wire hit_10_carry__2_n_3;
  wire hit_10_carry_i_1_n_0;
  wire hit_10_carry_i_2_n_0;
  wire hit_10_carry_i_3_n_0;
  wire hit_10_carry_i_4_n_0;
  wire hit_10_carry_n_0;
  wire hit_10_carry_n_1;
  wire hit_10_carry_n_2;
  wire hit_10_carry_n_3;
  wire hit_110;
  wire hit_110_carry__0_i_1_n_0;
  wire hit_110_carry__0_i_2_n_0;
  wire hit_110_carry__0_i_3_n_0;
  wire hit_110_carry__0_i_4_n_0;
  wire hit_110_carry__0_n_0;
  wire hit_110_carry__0_n_1;
  wire hit_110_carry__0_n_2;
  wire hit_110_carry__0_n_3;
  wire hit_110_carry__1_i_1_n_0;
  wire hit_110_carry__1_i_2_n_0;
  wire hit_110_carry__1_i_3_n_0;
  wire hit_110_carry__1_i_4_n_0;
  wire hit_110_carry__1_n_0;
  wire hit_110_carry__1_n_1;
  wire hit_110_carry__1_n_2;
  wire hit_110_carry__1_n_3;
  wire hit_110_carry__2_i_1_n_0;
  wire hit_110_carry__2_i_2_n_0;
  wire hit_110_carry__2_i_3_n_0;
  wire hit_110_carry__2_i_4_n_0;
  wire hit_110_carry__2_n_1;
  wire hit_110_carry__2_n_2;
  wire hit_110_carry__2_n_3;
  wire hit_110_carry_i_1_n_0;
  wire hit_110_carry_i_2_n_0;
  wire hit_110_carry_i_3_n_0;
  wire hit_110_carry_i_4_n_0;
  wire hit_110_carry_n_0;
  wire hit_110_carry_n_1;
  wire hit_110_carry_n_2;
  wire hit_110_carry_n_3;
  wire hit_120;
  wire hit_120_carry__0_i_1_n_0;
  wire hit_120_carry__0_i_2_n_0;
  wire hit_120_carry__0_i_3_n_0;
  wire hit_120_carry__0_i_4_n_0;
  wire hit_120_carry__0_n_0;
  wire hit_120_carry__0_n_1;
  wire hit_120_carry__0_n_2;
  wire hit_120_carry__0_n_3;
  wire hit_120_carry__1_i_1_n_0;
  wire hit_120_carry__1_i_2_n_0;
  wire hit_120_carry__1_i_3_n_0;
  wire hit_120_carry__1_i_4_n_0;
  wire hit_120_carry__1_n_0;
  wire hit_120_carry__1_n_1;
  wire hit_120_carry__1_n_2;
  wire hit_120_carry__1_n_3;
  wire hit_120_carry__2_i_1_n_0;
  wire hit_120_carry__2_i_2_n_0;
  wire hit_120_carry__2_i_3_n_0;
  wire hit_120_carry__2_i_4_n_0;
  wire hit_120_carry__2_n_1;
  wire hit_120_carry__2_n_2;
  wire hit_120_carry__2_n_3;
  wire hit_120_carry_i_1_n_0;
  wire hit_120_carry_i_2_n_0;
  wire hit_120_carry_i_3_n_0;
  wire hit_120_carry_i_4_n_0;
  wire hit_120_carry_n_0;
  wire hit_120_carry_n_1;
  wire hit_120_carry_n_2;
  wire hit_120_carry_n_3;
  wire hit_130;
  wire hit_130_carry__0_i_1_n_0;
  wire hit_130_carry__0_i_2_n_0;
  wire hit_130_carry__0_i_3_n_0;
  wire hit_130_carry__0_i_4_n_0;
  wire hit_130_carry__0_n_0;
  wire hit_130_carry__0_n_1;
  wire hit_130_carry__0_n_2;
  wire hit_130_carry__0_n_3;
  wire hit_130_carry__1_i_1_n_0;
  wire hit_130_carry__1_i_2_n_0;
  wire hit_130_carry__1_i_3_n_0;
  wire hit_130_carry__1_i_4_n_0;
  wire hit_130_carry__1_n_0;
  wire hit_130_carry__1_n_1;
  wire hit_130_carry__1_n_2;
  wire hit_130_carry__1_n_3;
  wire hit_130_carry__2_i_1_n_0;
  wire hit_130_carry__2_i_2_n_0;
  wire hit_130_carry__2_i_3_n_0;
  wire hit_130_carry__2_i_4_n_0;
  wire hit_130_carry__2_n_1;
  wire hit_130_carry__2_n_2;
  wire hit_130_carry__2_n_3;
  wire hit_130_carry_i_1_n_0;
  wire hit_130_carry_i_2_n_0;
  wire hit_130_carry_i_3_n_0;
  wire hit_130_carry_i_4_n_0;
  wire hit_130_carry_n_0;
  wire hit_130_carry_n_1;
  wire hit_130_carry_n_2;
  wire hit_130_carry_n_3;
  wire hit_140;
  wire hit_140_carry__0_i_1_n_0;
  wire hit_140_carry__0_i_2_n_0;
  wire hit_140_carry__0_i_3_n_0;
  wire hit_140_carry__0_i_4_n_0;
  wire hit_140_carry__0_n_0;
  wire hit_140_carry__0_n_1;
  wire hit_140_carry__0_n_2;
  wire hit_140_carry__0_n_3;
  wire hit_140_carry__1_i_1_n_0;
  wire hit_140_carry__1_i_2_n_0;
  wire hit_140_carry__1_i_3_n_0;
  wire hit_140_carry__1_i_4_n_0;
  wire hit_140_carry__1_n_0;
  wire hit_140_carry__1_n_1;
  wire hit_140_carry__1_n_2;
  wire hit_140_carry__1_n_3;
  wire hit_140_carry__2_i_1_n_0;
  wire hit_140_carry__2_i_2_n_0;
  wire hit_140_carry__2_i_3_n_0;
  wire hit_140_carry__2_i_4_n_0;
  wire hit_140_carry__2_n_1;
  wire hit_140_carry__2_n_2;
  wire hit_140_carry__2_n_3;
  wire hit_140_carry_i_1_n_0;
  wire hit_140_carry_i_2_n_0;
  wire hit_140_carry_i_3_n_0;
  wire hit_140_carry_i_4_n_0;
  wire hit_140_carry_n_0;
  wire hit_140_carry_n_1;
  wire hit_140_carry_n_2;
  wire hit_140_carry_n_3;
  wire hit_150;
  wire hit_150_carry__0_i_1_n_0;
  wire hit_150_carry__0_i_2_n_0;
  wire hit_150_carry__0_i_3_n_0;
  wire hit_150_carry__0_i_4_n_0;
  wire hit_150_carry__0_n_0;
  wire hit_150_carry__0_n_1;
  wire hit_150_carry__0_n_2;
  wire hit_150_carry__0_n_3;
  wire hit_150_carry__1_i_1_n_0;
  wire hit_150_carry__1_i_2_n_0;
  wire hit_150_carry__1_i_3_n_0;
  wire hit_150_carry__1_i_4_n_0;
  wire hit_150_carry__1_n_0;
  wire hit_150_carry__1_n_1;
  wire hit_150_carry__1_n_2;
  wire hit_150_carry__1_n_3;
  wire hit_150_carry__2_i_1_n_0;
  wire hit_150_carry__2_i_2_n_0;
  wire hit_150_carry__2_i_3_n_0;
  wire hit_150_carry__2_i_4_n_0;
  wire hit_150_carry__2_n_1;
  wire hit_150_carry__2_n_2;
  wire hit_150_carry__2_n_3;
  wire hit_150_carry_i_1_n_0;
  wire hit_150_carry_i_2_n_0;
  wire hit_150_carry_i_3_n_0;
  wire hit_150_carry_i_4_n_0;
  wire hit_150_carry_n_0;
  wire hit_150_carry_n_1;
  wire hit_150_carry_n_2;
  wire hit_150_carry_n_3;
  wire hit_20;
  wire hit_20_carry__0_i_1_n_0;
  wire hit_20_carry__0_i_2_n_0;
  wire hit_20_carry__0_i_3_n_0;
  wire hit_20_carry__0_i_4_n_0;
  wire hit_20_carry__0_n_0;
  wire hit_20_carry__0_n_1;
  wire hit_20_carry__0_n_2;
  wire hit_20_carry__0_n_3;
  wire hit_20_carry__1_i_1_n_0;
  wire hit_20_carry__1_i_2_n_0;
  wire hit_20_carry__1_i_3_n_0;
  wire hit_20_carry__1_i_4_n_0;
  wire hit_20_carry__1_n_0;
  wire hit_20_carry__1_n_1;
  wire hit_20_carry__1_n_2;
  wire hit_20_carry__1_n_3;
  wire hit_20_carry__2_i_1_n_0;
  wire hit_20_carry__2_i_2_n_0;
  wire hit_20_carry__2_i_3_n_0;
  wire hit_20_carry__2_i_4_n_0;
  wire hit_20_carry__2_n_1;
  wire hit_20_carry__2_n_2;
  wire hit_20_carry__2_n_3;
  wire hit_20_carry_i_1_n_0;
  wire hit_20_carry_i_2_n_0;
  wire hit_20_carry_i_3_n_0;
  wire hit_20_carry_i_4_n_0;
  wire hit_20_carry_n_0;
  wire hit_20_carry_n_1;
  wire hit_20_carry_n_2;
  wire hit_20_carry_n_3;
  wire hit_30;
  wire hit_30_carry__0_i_1_n_0;
  wire hit_30_carry__0_i_2_n_0;
  wire hit_30_carry__0_i_3_n_0;
  wire hit_30_carry__0_i_4_n_0;
  wire hit_30_carry__0_n_0;
  wire hit_30_carry__0_n_1;
  wire hit_30_carry__0_n_2;
  wire hit_30_carry__0_n_3;
  wire hit_30_carry__1_i_1_n_0;
  wire hit_30_carry__1_i_2_n_0;
  wire hit_30_carry__1_i_3_n_0;
  wire hit_30_carry__1_i_4_n_0;
  wire hit_30_carry__1_n_0;
  wire hit_30_carry__1_n_1;
  wire hit_30_carry__1_n_2;
  wire hit_30_carry__1_n_3;
  wire hit_30_carry__2_i_1_n_0;
  wire hit_30_carry__2_i_2_n_0;
  wire hit_30_carry__2_i_3_n_0;
  wire hit_30_carry__2_i_4_n_0;
  wire hit_30_carry__2_n_1;
  wire hit_30_carry__2_n_2;
  wire hit_30_carry__2_n_3;
  wire hit_30_carry_i_1_n_0;
  wire hit_30_carry_i_2_n_0;
  wire hit_30_carry_i_3_n_0;
  wire hit_30_carry_i_4_n_0;
  wire hit_30_carry_n_0;
  wire hit_30_carry_n_1;
  wire hit_30_carry_n_2;
  wire hit_30_carry_n_3;
  wire hit_40;
  wire hit_40_carry__0_i_1_n_0;
  wire hit_40_carry__0_i_2_n_0;
  wire hit_40_carry__0_i_3_n_0;
  wire hit_40_carry__0_i_4_n_0;
  wire hit_40_carry__0_n_0;
  wire hit_40_carry__0_n_1;
  wire hit_40_carry__0_n_2;
  wire hit_40_carry__0_n_3;
  wire hit_40_carry__1_i_1_n_0;
  wire hit_40_carry__1_i_2_n_0;
  wire hit_40_carry__1_i_3_n_0;
  wire hit_40_carry__1_i_4_n_0;
  wire hit_40_carry__1_n_0;
  wire hit_40_carry__1_n_1;
  wire hit_40_carry__1_n_2;
  wire hit_40_carry__1_n_3;
  wire hit_40_carry__2_i_1_n_0;
  wire hit_40_carry__2_i_2_n_0;
  wire hit_40_carry__2_i_3_n_0;
  wire hit_40_carry__2_i_4_n_0;
  wire hit_40_carry__2_n_1;
  wire hit_40_carry__2_n_2;
  wire hit_40_carry__2_n_3;
  wire hit_40_carry_i_1_n_0;
  wire hit_40_carry_i_2_n_0;
  wire hit_40_carry_i_3_n_0;
  wire hit_40_carry_i_4_n_0;
  wire hit_40_carry_n_0;
  wire hit_40_carry_n_1;
  wire hit_40_carry_n_2;
  wire hit_40_carry_n_3;
  wire hit_50;
  wire hit_50_carry__0_i_1_n_0;
  wire hit_50_carry__0_i_2_n_0;
  wire hit_50_carry__0_i_3_n_0;
  wire hit_50_carry__0_i_4_n_0;
  wire hit_50_carry__0_n_0;
  wire hit_50_carry__0_n_1;
  wire hit_50_carry__0_n_2;
  wire hit_50_carry__0_n_3;
  wire hit_50_carry__1_i_1_n_0;
  wire hit_50_carry__1_i_2_n_0;
  wire hit_50_carry__1_i_3_n_0;
  wire hit_50_carry__1_i_4_n_0;
  wire hit_50_carry__1_n_0;
  wire hit_50_carry__1_n_1;
  wire hit_50_carry__1_n_2;
  wire hit_50_carry__1_n_3;
  wire hit_50_carry__2_i_1_n_0;
  wire hit_50_carry__2_i_2_n_0;
  wire hit_50_carry__2_i_3_n_0;
  wire hit_50_carry__2_i_4_n_0;
  wire hit_50_carry__2_n_1;
  wire hit_50_carry__2_n_2;
  wire hit_50_carry__2_n_3;
  wire hit_50_carry_i_1_n_0;
  wire hit_50_carry_i_2_n_0;
  wire hit_50_carry_i_3_n_0;
  wire hit_50_carry_i_4_n_0;
  wire hit_50_carry_n_0;
  wire hit_50_carry_n_1;
  wire hit_50_carry_n_2;
  wire hit_50_carry_n_3;
  wire hit_60;
  wire hit_60_carry__0_i_1_n_0;
  wire hit_60_carry__0_i_2_n_0;
  wire hit_60_carry__0_i_3_n_0;
  wire hit_60_carry__0_i_4_n_0;
  wire hit_60_carry__0_n_0;
  wire hit_60_carry__0_n_1;
  wire hit_60_carry__0_n_2;
  wire hit_60_carry__0_n_3;
  wire hit_60_carry__1_i_1_n_0;
  wire hit_60_carry__1_i_2_n_0;
  wire hit_60_carry__1_i_3_n_0;
  wire hit_60_carry__1_i_4_n_0;
  wire hit_60_carry__1_n_0;
  wire hit_60_carry__1_n_1;
  wire hit_60_carry__1_n_2;
  wire hit_60_carry__1_n_3;
  wire hit_60_carry__2_i_1_n_0;
  wire hit_60_carry__2_i_2_n_0;
  wire hit_60_carry__2_i_3_n_0;
  wire hit_60_carry__2_i_4_n_0;
  wire hit_60_carry__2_n_1;
  wire hit_60_carry__2_n_2;
  wire hit_60_carry__2_n_3;
  wire hit_60_carry_i_1_n_0;
  wire hit_60_carry_i_2_n_0;
  wire hit_60_carry_i_3_n_0;
  wire hit_60_carry_i_4_n_0;
  wire hit_60_carry_n_0;
  wire hit_60_carry_n_1;
  wire hit_60_carry_n_2;
  wire hit_60_carry_n_3;
  wire hit_70;
  wire hit_70_carry__0_i_1_n_0;
  wire hit_70_carry__0_i_2_n_0;
  wire hit_70_carry__0_i_3_n_0;
  wire hit_70_carry__0_i_4_n_0;
  wire hit_70_carry__0_n_0;
  wire hit_70_carry__0_n_1;
  wire hit_70_carry__0_n_2;
  wire hit_70_carry__0_n_3;
  wire hit_70_carry__1_i_1_n_0;
  wire hit_70_carry__1_i_2_n_0;
  wire hit_70_carry__1_i_3_n_0;
  wire hit_70_carry__1_i_4_n_0;
  wire hit_70_carry__1_n_0;
  wire hit_70_carry__1_n_1;
  wire hit_70_carry__1_n_2;
  wire hit_70_carry__1_n_3;
  wire hit_70_carry__2_i_1_n_0;
  wire hit_70_carry__2_i_2_n_0;
  wire hit_70_carry__2_i_3_n_0;
  wire hit_70_carry__2_i_4_n_0;
  wire hit_70_carry__2_n_1;
  wire hit_70_carry__2_n_2;
  wire hit_70_carry__2_n_3;
  wire hit_70_carry_i_1_n_0;
  wire hit_70_carry_i_2_n_0;
  wire hit_70_carry_i_3_n_0;
  wire hit_70_carry_i_4_n_0;
  wire hit_70_carry_n_0;
  wire hit_70_carry_n_1;
  wire hit_70_carry_n_2;
  wire hit_70_carry_n_3;
  wire hit_80;
  wire hit_80_carry__0_i_1_n_0;
  wire hit_80_carry__0_i_2_n_0;
  wire hit_80_carry__0_i_3_n_0;
  wire hit_80_carry__0_i_4_n_0;
  wire hit_80_carry__0_n_0;
  wire hit_80_carry__0_n_1;
  wire hit_80_carry__0_n_2;
  wire hit_80_carry__0_n_3;
  wire hit_80_carry__1_i_1_n_0;
  wire hit_80_carry__1_i_2_n_0;
  wire hit_80_carry__1_i_3_n_0;
  wire hit_80_carry__1_i_4_n_0;
  wire hit_80_carry__1_n_0;
  wire hit_80_carry__1_n_1;
  wire hit_80_carry__1_n_2;
  wire hit_80_carry__1_n_3;
  wire hit_80_carry__2_i_1_n_0;
  wire hit_80_carry__2_i_2_n_0;
  wire hit_80_carry__2_i_3_n_0;
  wire hit_80_carry__2_i_4_n_0;
  wire hit_80_carry__2_n_1;
  wire hit_80_carry__2_n_2;
  wire hit_80_carry__2_n_3;
  wire hit_80_carry_i_1_n_0;
  wire hit_80_carry_i_2_n_0;
  wire hit_80_carry_i_3_n_0;
  wire hit_80_carry_i_4_n_0;
  wire hit_80_carry_n_0;
  wire hit_80_carry_n_1;
  wire hit_80_carry_n_2;
  wire hit_80_carry_n_3;
  wire hit_90;
  wire hit_90_carry__0_i_1_n_0;
  wire hit_90_carry__0_i_2_n_0;
  wire hit_90_carry__0_i_3_n_0;
  wire hit_90_carry__0_i_4_n_0;
  wire hit_90_carry__0_n_0;
  wire hit_90_carry__0_n_1;
  wire hit_90_carry__0_n_2;
  wire hit_90_carry__0_n_3;
  wire hit_90_carry__1_i_1_n_0;
  wire hit_90_carry__1_i_2_n_0;
  wire hit_90_carry__1_i_3_n_0;
  wire hit_90_carry__1_i_4_n_0;
  wire hit_90_carry__1_n_0;
  wire hit_90_carry__1_n_1;
  wire hit_90_carry__1_n_2;
  wire hit_90_carry__1_n_3;
  wire hit_90_carry__2_i_1_n_0;
  wire hit_90_carry__2_i_2_n_0;
  wire hit_90_carry__2_i_3_n_0;
  wire hit_90_carry__2_i_4_n_0;
  wire hit_90_carry__2_n_1;
  wire hit_90_carry__2_n_2;
  wire hit_90_carry__2_n_3;
  wire hit_90_carry_i_1_n_0;
  wire hit_90_carry_i_2_n_0;
  wire hit_90_carry_i_3_n_0;
  wire hit_90_carry_i_4_n_0;
  wire hit_90_carry_n_0;
  wire hit_90_carry_n_1;
  wire hit_90_carry_n_2;
  wire hit_90_carry_n_3;
  wire [15:0]net_hsr_src_hit;
  wire store;
  wire \store[10][47]_i_1__0_n_0 ;
  wire \store[11][47]_i_1__0_n_0 ;
  wire \store[12][47]_i_1__0_n_0 ;
  wire \store[13][47]_i_1__0_n_0 ;
  wire \store[14][47]_i_1__0_n_0 ;
  wire \store[15][47]_i_1__0_n_0 ;
  wire \store[1][47]_i_1__0_n_0 ;
  wire \store[2][47]_i_1__0_n_0 ;
  wire \store[3][47]_i_1__0_n_0 ;
  wire \store[4][47]_i_1__0_n_0 ;
  wire \store[5][47]_i_1__0_n_0 ;
  wire \store[6][47]_i_1__0_n_0 ;
  wire \store[7][47]_i_1__0_n_0 ;
  wire \store[8][47]_i_1__0_n_0 ;
  wire \store[9][47]_i_1__0_n_0 ;
  wire \store_reg[11][7]_0 ;
  wire \store_reg[15][28]_0 ;
  wire \store_reg[15][47]_0 ;
  wire \store_reg[1][13]_0 ;
  wire \store_reg[4][40]_0 ;
  wire \store_reg[5][34]_0 ;
  wire \store_reg[8][19]_0 ;
  wire \store_reg_n_0_[0][0] ;
  wire \store_reg_n_0_[0][10] ;
  wire \store_reg_n_0_[0][11] ;
  wire \store_reg_n_0_[0][12] ;
  wire \store_reg_n_0_[0][13] ;
  wire \store_reg_n_0_[0][14] ;
  wire \store_reg_n_0_[0][15] ;
  wire \store_reg_n_0_[0][16] ;
  wire \store_reg_n_0_[0][17] ;
  wire \store_reg_n_0_[0][18] ;
  wire \store_reg_n_0_[0][19] ;
  wire \store_reg_n_0_[0][1] ;
  wire \store_reg_n_0_[0][20] ;
  wire \store_reg_n_0_[0][21] ;
  wire \store_reg_n_0_[0][22] ;
  wire \store_reg_n_0_[0][23] ;
  wire \store_reg_n_0_[0][24] ;
  wire \store_reg_n_0_[0][25] ;
  wire \store_reg_n_0_[0][26] ;
  wire \store_reg_n_0_[0][27] ;
  wire \store_reg_n_0_[0][28] ;
  wire \store_reg_n_0_[0][29] ;
  wire \store_reg_n_0_[0][2] ;
  wire \store_reg_n_0_[0][30] ;
  wire \store_reg_n_0_[0][31] ;
  wire \store_reg_n_0_[0][32] ;
  wire \store_reg_n_0_[0][33] ;
  wire \store_reg_n_0_[0][34] ;
  wire \store_reg_n_0_[0][35] ;
  wire \store_reg_n_0_[0][36] ;
  wire \store_reg_n_0_[0][37] ;
  wire \store_reg_n_0_[0][38] ;
  wire \store_reg_n_0_[0][39] ;
  wire \store_reg_n_0_[0][3] ;
  wire \store_reg_n_0_[0][40] ;
  wire \store_reg_n_0_[0][41] ;
  wire \store_reg_n_0_[0][42] ;
  wire \store_reg_n_0_[0][43] ;
  wire \store_reg_n_0_[0][44] ;
  wire \store_reg_n_0_[0][45] ;
  wire \store_reg_n_0_[0][46] ;
  wire \store_reg_n_0_[0][4] ;
  wire \store_reg_n_0_[0][5] ;
  wire \store_reg_n_0_[0][6] ;
  wire \store_reg_n_0_[0][7] ;
  wire \store_reg_n_0_[0][8] ;
  wire \store_reg_n_0_[0][9] ;
  wire \store_reg_n_0_[10][0] ;
  wire \store_reg_n_0_[10][10] ;
  wire \store_reg_n_0_[10][11] ;
  wire \store_reg_n_0_[10][12] ;
  wire \store_reg_n_0_[10][13] ;
  wire \store_reg_n_0_[10][14] ;
  wire \store_reg_n_0_[10][15] ;
  wire \store_reg_n_0_[10][16] ;
  wire \store_reg_n_0_[10][17] ;
  wire \store_reg_n_0_[10][18] ;
  wire \store_reg_n_0_[10][19] ;
  wire \store_reg_n_0_[10][1] ;
  wire \store_reg_n_0_[10][20] ;
  wire \store_reg_n_0_[10][21] ;
  wire \store_reg_n_0_[10][22] ;
  wire \store_reg_n_0_[10][23] ;
  wire \store_reg_n_0_[10][24] ;
  wire \store_reg_n_0_[10][25] ;
  wire \store_reg_n_0_[10][26] ;
  wire \store_reg_n_0_[10][27] ;
  wire \store_reg_n_0_[10][28] ;
  wire \store_reg_n_0_[10][29] ;
  wire \store_reg_n_0_[10][2] ;
  wire \store_reg_n_0_[10][30] ;
  wire \store_reg_n_0_[10][31] ;
  wire \store_reg_n_0_[10][32] ;
  wire \store_reg_n_0_[10][33] ;
  wire \store_reg_n_0_[10][34] ;
  wire \store_reg_n_0_[10][35] ;
  wire \store_reg_n_0_[10][36] ;
  wire \store_reg_n_0_[10][37] ;
  wire \store_reg_n_0_[10][38] ;
  wire \store_reg_n_0_[10][39] ;
  wire \store_reg_n_0_[10][3] ;
  wire \store_reg_n_0_[10][40] ;
  wire \store_reg_n_0_[10][41] ;
  wire \store_reg_n_0_[10][42] ;
  wire \store_reg_n_0_[10][43] ;
  wire \store_reg_n_0_[10][44] ;
  wire \store_reg_n_0_[10][45] ;
  wire \store_reg_n_0_[10][46] ;
  wire \store_reg_n_0_[10][4] ;
  wire \store_reg_n_0_[10][5] ;
  wire \store_reg_n_0_[10][6] ;
  wire \store_reg_n_0_[10][7] ;
  wire \store_reg_n_0_[10][8] ;
  wire \store_reg_n_0_[10][9] ;
  wire \store_reg_n_0_[11][0] ;
  wire \store_reg_n_0_[11][10] ;
  wire \store_reg_n_0_[11][11] ;
  wire \store_reg_n_0_[11][12] ;
  wire \store_reg_n_0_[11][13] ;
  wire \store_reg_n_0_[11][14] ;
  wire \store_reg_n_0_[11][15] ;
  wire \store_reg_n_0_[11][16] ;
  wire \store_reg_n_0_[11][17] ;
  wire \store_reg_n_0_[11][18] ;
  wire \store_reg_n_0_[11][19] ;
  wire \store_reg_n_0_[11][1] ;
  wire \store_reg_n_0_[11][20] ;
  wire \store_reg_n_0_[11][21] ;
  wire \store_reg_n_0_[11][22] ;
  wire \store_reg_n_0_[11][23] ;
  wire \store_reg_n_0_[11][24] ;
  wire \store_reg_n_0_[11][25] ;
  wire \store_reg_n_0_[11][26] ;
  wire \store_reg_n_0_[11][27] ;
  wire \store_reg_n_0_[11][28] ;
  wire \store_reg_n_0_[11][29] ;
  wire \store_reg_n_0_[11][2] ;
  wire \store_reg_n_0_[11][30] ;
  wire \store_reg_n_0_[11][31] ;
  wire \store_reg_n_0_[11][32] ;
  wire \store_reg_n_0_[11][33] ;
  wire \store_reg_n_0_[11][34] ;
  wire \store_reg_n_0_[11][35] ;
  wire \store_reg_n_0_[11][36] ;
  wire \store_reg_n_0_[11][37] ;
  wire \store_reg_n_0_[11][38] ;
  wire \store_reg_n_0_[11][39] ;
  wire \store_reg_n_0_[11][3] ;
  wire \store_reg_n_0_[11][40] ;
  wire \store_reg_n_0_[11][41] ;
  wire \store_reg_n_0_[11][42] ;
  wire \store_reg_n_0_[11][43] ;
  wire \store_reg_n_0_[11][44] ;
  wire \store_reg_n_0_[11][45] ;
  wire \store_reg_n_0_[11][46] ;
  wire \store_reg_n_0_[11][4] ;
  wire \store_reg_n_0_[11][5] ;
  wire \store_reg_n_0_[11][6] ;
  wire \store_reg_n_0_[11][7] ;
  wire \store_reg_n_0_[11][8] ;
  wire \store_reg_n_0_[11][9] ;
  wire \store_reg_n_0_[12][0] ;
  wire \store_reg_n_0_[12][10] ;
  wire \store_reg_n_0_[12][11] ;
  wire \store_reg_n_0_[12][12] ;
  wire \store_reg_n_0_[12][13] ;
  wire \store_reg_n_0_[12][14] ;
  wire \store_reg_n_0_[12][15] ;
  wire \store_reg_n_0_[12][16] ;
  wire \store_reg_n_0_[12][17] ;
  wire \store_reg_n_0_[12][18] ;
  wire \store_reg_n_0_[12][19] ;
  wire \store_reg_n_0_[12][1] ;
  wire \store_reg_n_0_[12][20] ;
  wire \store_reg_n_0_[12][21] ;
  wire \store_reg_n_0_[12][22] ;
  wire \store_reg_n_0_[12][23] ;
  wire \store_reg_n_0_[12][24] ;
  wire \store_reg_n_0_[12][25] ;
  wire \store_reg_n_0_[12][26] ;
  wire \store_reg_n_0_[12][27] ;
  wire \store_reg_n_0_[12][28] ;
  wire \store_reg_n_0_[12][29] ;
  wire \store_reg_n_0_[12][2] ;
  wire \store_reg_n_0_[12][30] ;
  wire \store_reg_n_0_[12][31] ;
  wire \store_reg_n_0_[12][32] ;
  wire \store_reg_n_0_[12][33] ;
  wire \store_reg_n_0_[12][34] ;
  wire \store_reg_n_0_[12][35] ;
  wire \store_reg_n_0_[12][36] ;
  wire \store_reg_n_0_[12][37] ;
  wire \store_reg_n_0_[12][38] ;
  wire \store_reg_n_0_[12][39] ;
  wire \store_reg_n_0_[12][3] ;
  wire \store_reg_n_0_[12][40] ;
  wire \store_reg_n_0_[12][41] ;
  wire \store_reg_n_0_[12][42] ;
  wire \store_reg_n_0_[12][43] ;
  wire \store_reg_n_0_[12][44] ;
  wire \store_reg_n_0_[12][45] ;
  wire \store_reg_n_0_[12][46] ;
  wire \store_reg_n_0_[12][4] ;
  wire \store_reg_n_0_[12][5] ;
  wire \store_reg_n_0_[12][6] ;
  wire \store_reg_n_0_[12][7] ;
  wire \store_reg_n_0_[12][8] ;
  wire \store_reg_n_0_[12][9] ;
  wire \store_reg_n_0_[13][0] ;
  wire \store_reg_n_0_[13][10] ;
  wire \store_reg_n_0_[13][11] ;
  wire \store_reg_n_0_[13][12] ;
  wire \store_reg_n_0_[13][13] ;
  wire \store_reg_n_0_[13][14] ;
  wire \store_reg_n_0_[13][15] ;
  wire \store_reg_n_0_[13][16] ;
  wire \store_reg_n_0_[13][17] ;
  wire \store_reg_n_0_[13][18] ;
  wire \store_reg_n_0_[13][19] ;
  wire \store_reg_n_0_[13][1] ;
  wire \store_reg_n_0_[13][20] ;
  wire \store_reg_n_0_[13][21] ;
  wire \store_reg_n_0_[13][22] ;
  wire \store_reg_n_0_[13][23] ;
  wire \store_reg_n_0_[13][24] ;
  wire \store_reg_n_0_[13][25] ;
  wire \store_reg_n_0_[13][26] ;
  wire \store_reg_n_0_[13][27] ;
  wire \store_reg_n_0_[13][28] ;
  wire \store_reg_n_0_[13][29] ;
  wire \store_reg_n_0_[13][2] ;
  wire \store_reg_n_0_[13][30] ;
  wire \store_reg_n_0_[13][31] ;
  wire \store_reg_n_0_[13][32] ;
  wire \store_reg_n_0_[13][33] ;
  wire \store_reg_n_0_[13][34] ;
  wire \store_reg_n_0_[13][35] ;
  wire \store_reg_n_0_[13][36] ;
  wire \store_reg_n_0_[13][37] ;
  wire \store_reg_n_0_[13][38] ;
  wire \store_reg_n_0_[13][39] ;
  wire \store_reg_n_0_[13][3] ;
  wire \store_reg_n_0_[13][40] ;
  wire \store_reg_n_0_[13][41] ;
  wire \store_reg_n_0_[13][42] ;
  wire \store_reg_n_0_[13][43] ;
  wire \store_reg_n_0_[13][44] ;
  wire \store_reg_n_0_[13][45] ;
  wire \store_reg_n_0_[13][46] ;
  wire \store_reg_n_0_[13][4] ;
  wire \store_reg_n_0_[13][5] ;
  wire \store_reg_n_0_[13][6] ;
  wire \store_reg_n_0_[13][7] ;
  wire \store_reg_n_0_[13][8] ;
  wire \store_reg_n_0_[13][9] ;
  wire \store_reg_n_0_[14][0] ;
  wire \store_reg_n_0_[14][10] ;
  wire \store_reg_n_0_[14][11] ;
  wire \store_reg_n_0_[14][12] ;
  wire \store_reg_n_0_[14][13] ;
  wire \store_reg_n_0_[14][14] ;
  wire \store_reg_n_0_[14][15] ;
  wire \store_reg_n_0_[14][16] ;
  wire \store_reg_n_0_[14][17] ;
  wire \store_reg_n_0_[14][18] ;
  wire \store_reg_n_0_[14][19] ;
  wire \store_reg_n_0_[14][1] ;
  wire \store_reg_n_0_[14][20] ;
  wire \store_reg_n_0_[14][21] ;
  wire \store_reg_n_0_[14][22] ;
  wire \store_reg_n_0_[14][23] ;
  wire \store_reg_n_0_[14][24] ;
  wire \store_reg_n_0_[14][25] ;
  wire \store_reg_n_0_[14][26] ;
  wire \store_reg_n_0_[14][27] ;
  wire \store_reg_n_0_[14][28] ;
  wire \store_reg_n_0_[14][29] ;
  wire \store_reg_n_0_[14][2] ;
  wire \store_reg_n_0_[14][30] ;
  wire \store_reg_n_0_[14][31] ;
  wire \store_reg_n_0_[14][32] ;
  wire \store_reg_n_0_[14][33] ;
  wire \store_reg_n_0_[14][34] ;
  wire \store_reg_n_0_[14][35] ;
  wire \store_reg_n_0_[14][36] ;
  wire \store_reg_n_0_[14][37] ;
  wire \store_reg_n_0_[14][38] ;
  wire \store_reg_n_0_[14][39] ;
  wire \store_reg_n_0_[14][3] ;
  wire \store_reg_n_0_[14][40] ;
  wire \store_reg_n_0_[14][41] ;
  wire \store_reg_n_0_[14][42] ;
  wire \store_reg_n_0_[14][43] ;
  wire \store_reg_n_0_[14][44] ;
  wire \store_reg_n_0_[14][45] ;
  wire \store_reg_n_0_[14][46] ;
  wire \store_reg_n_0_[14][4] ;
  wire \store_reg_n_0_[14][5] ;
  wire \store_reg_n_0_[14][6] ;
  wire \store_reg_n_0_[14][7] ;
  wire \store_reg_n_0_[14][8] ;
  wire \store_reg_n_0_[14][9] ;
  wire \store_reg_n_0_[15][0] ;
  wire \store_reg_n_0_[15][10] ;
  wire \store_reg_n_0_[15][11] ;
  wire \store_reg_n_0_[15][12] ;
  wire \store_reg_n_0_[15][13] ;
  wire \store_reg_n_0_[15][14] ;
  wire \store_reg_n_0_[15][15] ;
  wire \store_reg_n_0_[15][16] ;
  wire \store_reg_n_0_[15][17] ;
  wire \store_reg_n_0_[15][18] ;
  wire \store_reg_n_0_[15][19] ;
  wire \store_reg_n_0_[15][1] ;
  wire \store_reg_n_0_[15][20] ;
  wire \store_reg_n_0_[15][21] ;
  wire \store_reg_n_0_[15][22] ;
  wire \store_reg_n_0_[15][23] ;
  wire \store_reg_n_0_[15][24] ;
  wire \store_reg_n_0_[15][25] ;
  wire \store_reg_n_0_[15][26] ;
  wire \store_reg_n_0_[15][27] ;
  wire \store_reg_n_0_[15][28] ;
  wire \store_reg_n_0_[15][29] ;
  wire \store_reg_n_0_[15][2] ;
  wire \store_reg_n_0_[15][30] ;
  wire \store_reg_n_0_[15][31] ;
  wire \store_reg_n_0_[15][32] ;
  wire \store_reg_n_0_[15][33] ;
  wire \store_reg_n_0_[15][34] ;
  wire \store_reg_n_0_[15][35] ;
  wire \store_reg_n_0_[15][36] ;
  wire \store_reg_n_0_[15][37] ;
  wire \store_reg_n_0_[15][38] ;
  wire \store_reg_n_0_[15][39] ;
  wire \store_reg_n_0_[15][3] ;
  wire \store_reg_n_0_[15][40] ;
  wire \store_reg_n_0_[15][41] ;
  wire \store_reg_n_0_[15][42] ;
  wire \store_reg_n_0_[15][43] ;
  wire \store_reg_n_0_[15][44] ;
  wire \store_reg_n_0_[15][45] ;
  wire \store_reg_n_0_[15][46] ;
  wire \store_reg_n_0_[15][4] ;
  wire \store_reg_n_0_[15][5] ;
  wire \store_reg_n_0_[15][6] ;
  wire \store_reg_n_0_[15][7] ;
  wire \store_reg_n_0_[15][8] ;
  wire \store_reg_n_0_[15][9] ;
  wire \store_reg_n_0_[1][0] ;
  wire \store_reg_n_0_[1][10] ;
  wire \store_reg_n_0_[1][11] ;
  wire \store_reg_n_0_[1][12] ;
  wire \store_reg_n_0_[1][13] ;
  wire \store_reg_n_0_[1][14] ;
  wire \store_reg_n_0_[1][15] ;
  wire \store_reg_n_0_[1][16] ;
  wire \store_reg_n_0_[1][17] ;
  wire \store_reg_n_0_[1][18] ;
  wire \store_reg_n_0_[1][19] ;
  wire \store_reg_n_0_[1][1] ;
  wire \store_reg_n_0_[1][20] ;
  wire \store_reg_n_0_[1][21] ;
  wire \store_reg_n_0_[1][22] ;
  wire \store_reg_n_0_[1][23] ;
  wire \store_reg_n_0_[1][24] ;
  wire \store_reg_n_0_[1][25] ;
  wire \store_reg_n_0_[1][26] ;
  wire \store_reg_n_0_[1][27] ;
  wire \store_reg_n_0_[1][28] ;
  wire \store_reg_n_0_[1][29] ;
  wire \store_reg_n_0_[1][2] ;
  wire \store_reg_n_0_[1][30] ;
  wire \store_reg_n_0_[1][31] ;
  wire \store_reg_n_0_[1][32] ;
  wire \store_reg_n_0_[1][33] ;
  wire \store_reg_n_0_[1][34] ;
  wire \store_reg_n_0_[1][35] ;
  wire \store_reg_n_0_[1][36] ;
  wire \store_reg_n_0_[1][37] ;
  wire \store_reg_n_0_[1][38] ;
  wire \store_reg_n_0_[1][39] ;
  wire \store_reg_n_0_[1][3] ;
  wire \store_reg_n_0_[1][40] ;
  wire \store_reg_n_0_[1][41] ;
  wire \store_reg_n_0_[1][42] ;
  wire \store_reg_n_0_[1][43] ;
  wire \store_reg_n_0_[1][44] ;
  wire \store_reg_n_0_[1][45] ;
  wire \store_reg_n_0_[1][46] ;
  wire \store_reg_n_0_[1][4] ;
  wire \store_reg_n_0_[1][5] ;
  wire \store_reg_n_0_[1][6] ;
  wire \store_reg_n_0_[1][7] ;
  wire \store_reg_n_0_[1][8] ;
  wire \store_reg_n_0_[1][9] ;
  wire \store_reg_n_0_[2][0] ;
  wire \store_reg_n_0_[2][10] ;
  wire \store_reg_n_0_[2][11] ;
  wire \store_reg_n_0_[2][12] ;
  wire \store_reg_n_0_[2][13] ;
  wire \store_reg_n_0_[2][14] ;
  wire \store_reg_n_0_[2][15] ;
  wire \store_reg_n_0_[2][16] ;
  wire \store_reg_n_0_[2][17] ;
  wire \store_reg_n_0_[2][18] ;
  wire \store_reg_n_0_[2][19] ;
  wire \store_reg_n_0_[2][1] ;
  wire \store_reg_n_0_[2][20] ;
  wire \store_reg_n_0_[2][21] ;
  wire \store_reg_n_0_[2][22] ;
  wire \store_reg_n_0_[2][23] ;
  wire \store_reg_n_0_[2][24] ;
  wire \store_reg_n_0_[2][25] ;
  wire \store_reg_n_0_[2][26] ;
  wire \store_reg_n_0_[2][27] ;
  wire \store_reg_n_0_[2][28] ;
  wire \store_reg_n_0_[2][29] ;
  wire \store_reg_n_0_[2][2] ;
  wire \store_reg_n_0_[2][30] ;
  wire \store_reg_n_0_[2][31] ;
  wire \store_reg_n_0_[2][32] ;
  wire \store_reg_n_0_[2][33] ;
  wire \store_reg_n_0_[2][34] ;
  wire \store_reg_n_0_[2][35] ;
  wire \store_reg_n_0_[2][36] ;
  wire \store_reg_n_0_[2][37] ;
  wire \store_reg_n_0_[2][38] ;
  wire \store_reg_n_0_[2][39] ;
  wire \store_reg_n_0_[2][3] ;
  wire \store_reg_n_0_[2][40] ;
  wire \store_reg_n_0_[2][41] ;
  wire \store_reg_n_0_[2][42] ;
  wire \store_reg_n_0_[2][43] ;
  wire \store_reg_n_0_[2][44] ;
  wire \store_reg_n_0_[2][45] ;
  wire \store_reg_n_0_[2][46] ;
  wire \store_reg_n_0_[2][4] ;
  wire \store_reg_n_0_[2][5] ;
  wire \store_reg_n_0_[2][6] ;
  wire \store_reg_n_0_[2][7] ;
  wire \store_reg_n_0_[2][8] ;
  wire \store_reg_n_0_[2][9] ;
  wire \store_reg_n_0_[3][0] ;
  wire \store_reg_n_0_[3][10] ;
  wire \store_reg_n_0_[3][11] ;
  wire \store_reg_n_0_[3][12] ;
  wire \store_reg_n_0_[3][13] ;
  wire \store_reg_n_0_[3][14] ;
  wire \store_reg_n_0_[3][15] ;
  wire \store_reg_n_0_[3][16] ;
  wire \store_reg_n_0_[3][17] ;
  wire \store_reg_n_0_[3][18] ;
  wire \store_reg_n_0_[3][19] ;
  wire \store_reg_n_0_[3][1] ;
  wire \store_reg_n_0_[3][20] ;
  wire \store_reg_n_0_[3][21] ;
  wire \store_reg_n_0_[3][22] ;
  wire \store_reg_n_0_[3][23] ;
  wire \store_reg_n_0_[3][24] ;
  wire \store_reg_n_0_[3][25] ;
  wire \store_reg_n_0_[3][26] ;
  wire \store_reg_n_0_[3][27] ;
  wire \store_reg_n_0_[3][28] ;
  wire \store_reg_n_0_[3][29] ;
  wire \store_reg_n_0_[3][2] ;
  wire \store_reg_n_0_[3][30] ;
  wire \store_reg_n_0_[3][31] ;
  wire \store_reg_n_0_[3][32] ;
  wire \store_reg_n_0_[3][33] ;
  wire \store_reg_n_0_[3][34] ;
  wire \store_reg_n_0_[3][35] ;
  wire \store_reg_n_0_[3][36] ;
  wire \store_reg_n_0_[3][37] ;
  wire \store_reg_n_0_[3][38] ;
  wire \store_reg_n_0_[3][39] ;
  wire \store_reg_n_0_[3][3] ;
  wire \store_reg_n_0_[3][40] ;
  wire \store_reg_n_0_[3][41] ;
  wire \store_reg_n_0_[3][42] ;
  wire \store_reg_n_0_[3][43] ;
  wire \store_reg_n_0_[3][44] ;
  wire \store_reg_n_0_[3][45] ;
  wire \store_reg_n_0_[3][46] ;
  wire \store_reg_n_0_[3][4] ;
  wire \store_reg_n_0_[3][5] ;
  wire \store_reg_n_0_[3][6] ;
  wire \store_reg_n_0_[3][7] ;
  wire \store_reg_n_0_[3][8] ;
  wire \store_reg_n_0_[3][9] ;
  wire \store_reg_n_0_[4][0] ;
  wire \store_reg_n_0_[4][10] ;
  wire \store_reg_n_0_[4][11] ;
  wire \store_reg_n_0_[4][12] ;
  wire \store_reg_n_0_[4][13] ;
  wire \store_reg_n_0_[4][14] ;
  wire \store_reg_n_0_[4][15] ;
  wire \store_reg_n_0_[4][16] ;
  wire \store_reg_n_0_[4][17] ;
  wire \store_reg_n_0_[4][18] ;
  wire \store_reg_n_0_[4][19] ;
  wire \store_reg_n_0_[4][1] ;
  wire \store_reg_n_0_[4][20] ;
  wire \store_reg_n_0_[4][21] ;
  wire \store_reg_n_0_[4][22] ;
  wire \store_reg_n_0_[4][23] ;
  wire \store_reg_n_0_[4][24] ;
  wire \store_reg_n_0_[4][25] ;
  wire \store_reg_n_0_[4][26] ;
  wire \store_reg_n_0_[4][27] ;
  wire \store_reg_n_0_[4][28] ;
  wire \store_reg_n_0_[4][29] ;
  wire \store_reg_n_0_[4][2] ;
  wire \store_reg_n_0_[4][30] ;
  wire \store_reg_n_0_[4][31] ;
  wire \store_reg_n_0_[4][32] ;
  wire \store_reg_n_0_[4][33] ;
  wire \store_reg_n_0_[4][34] ;
  wire \store_reg_n_0_[4][35] ;
  wire \store_reg_n_0_[4][36] ;
  wire \store_reg_n_0_[4][37] ;
  wire \store_reg_n_0_[4][38] ;
  wire \store_reg_n_0_[4][39] ;
  wire \store_reg_n_0_[4][3] ;
  wire \store_reg_n_0_[4][40] ;
  wire \store_reg_n_0_[4][41] ;
  wire \store_reg_n_0_[4][42] ;
  wire \store_reg_n_0_[4][43] ;
  wire \store_reg_n_0_[4][44] ;
  wire \store_reg_n_0_[4][45] ;
  wire \store_reg_n_0_[4][46] ;
  wire \store_reg_n_0_[4][4] ;
  wire \store_reg_n_0_[4][5] ;
  wire \store_reg_n_0_[4][6] ;
  wire \store_reg_n_0_[4][7] ;
  wire \store_reg_n_0_[4][8] ;
  wire \store_reg_n_0_[4][9] ;
  wire \store_reg_n_0_[5][0] ;
  wire \store_reg_n_0_[5][10] ;
  wire \store_reg_n_0_[5][11] ;
  wire \store_reg_n_0_[5][12] ;
  wire \store_reg_n_0_[5][13] ;
  wire \store_reg_n_0_[5][14] ;
  wire \store_reg_n_0_[5][15] ;
  wire \store_reg_n_0_[5][16] ;
  wire \store_reg_n_0_[5][17] ;
  wire \store_reg_n_0_[5][18] ;
  wire \store_reg_n_0_[5][19] ;
  wire \store_reg_n_0_[5][1] ;
  wire \store_reg_n_0_[5][20] ;
  wire \store_reg_n_0_[5][21] ;
  wire \store_reg_n_0_[5][22] ;
  wire \store_reg_n_0_[5][23] ;
  wire \store_reg_n_0_[5][24] ;
  wire \store_reg_n_0_[5][25] ;
  wire \store_reg_n_0_[5][26] ;
  wire \store_reg_n_0_[5][27] ;
  wire \store_reg_n_0_[5][28] ;
  wire \store_reg_n_0_[5][29] ;
  wire \store_reg_n_0_[5][2] ;
  wire \store_reg_n_0_[5][30] ;
  wire \store_reg_n_0_[5][31] ;
  wire \store_reg_n_0_[5][32] ;
  wire \store_reg_n_0_[5][33] ;
  wire \store_reg_n_0_[5][34] ;
  wire \store_reg_n_0_[5][35] ;
  wire \store_reg_n_0_[5][36] ;
  wire \store_reg_n_0_[5][37] ;
  wire \store_reg_n_0_[5][38] ;
  wire \store_reg_n_0_[5][39] ;
  wire \store_reg_n_0_[5][3] ;
  wire \store_reg_n_0_[5][40] ;
  wire \store_reg_n_0_[5][41] ;
  wire \store_reg_n_0_[5][42] ;
  wire \store_reg_n_0_[5][43] ;
  wire \store_reg_n_0_[5][44] ;
  wire \store_reg_n_0_[5][45] ;
  wire \store_reg_n_0_[5][46] ;
  wire \store_reg_n_0_[5][4] ;
  wire \store_reg_n_0_[5][5] ;
  wire \store_reg_n_0_[5][6] ;
  wire \store_reg_n_0_[5][7] ;
  wire \store_reg_n_0_[5][8] ;
  wire \store_reg_n_0_[5][9] ;
  wire \store_reg_n_0_[6][0] ;
  wire \store_reg_n_0_[6][10] ;
  wire \store_reg_n_0_[6][11] ;
  wire \store_reg_n_0_[6][12] ;
  wire \store_reg_n_0_[6][13] ;
  wire \store_reg_n_0_[6][14] ;
  wire \store_reg_n_0_[6][15] ;
  wire \store_reg_n_0_[6][16] ;
  wire \store_reg_n_0_[6][17] ;
  wire \store_reg_n_0_[6][18] ;
  wire \store_reg_n_0_[6][19] ;
  wire \store_reg_n_0_[6][1] ;
  wire \store_reg_n_0_[6][20] ;
  wire \store_reg_n_0_[6][21] ;
  wire \store_reg_n_0_[6][22] ;
  wire \store_reg_n_0_[6][23] ;
  wire \store_reg_n_0_[6][24] ;
  wire \store_reg_n_0_[6][25] ;
  wire \store_reg_n_0_[6][26] ;
  wire \store_reg_n_0_[6][27] ;
  wire \store_reg_n_0_[6][28] ;
  wire \store_reg_n_0_[6][29] ;
  wire \store_reg_n_0_[6][2] ;
  wire \store_reg_n_0_[6][30] ;
  wire \store_reg_n_0_[6][31] ;
  wire \store_reg_n_0_[6][32] ;
  wire \store_reg_n_0_[6][33] ;
  wire \store_reg_n_0_[6][34] ;
  wire \store_reg_n_0_[6][35] ;
  wire \store_reg_n_0_[6][36] ;
  wire \store_reg_n_0_[6][37] ;
  wire \store_reg_n_0_[6][38] ;
  wire \store_reg_n_0_[6][39] ;
  wire \store_reg_n_0_[6][3] ;
  wire \store_reg_n_0_[6][40] ;
  wire \store_reg_n_0_[6][41] ;
  wire \store_reg_n_0_[6][42] ;
  wire \store_reg_n_0_[6][43] ;
  wire \store_reg_n_0_[6][44] ;
  wire \store_reg_n_0_[6][45] ;
  wire \store_reg_n_0_[6][46] ;
  wire \store_reg_n_0_[6][4] ;
  wire \store_reg_n_0_[6][5] ;
  wire \store_reg_n_0_[6][6] ;
  wire \store_reg_n_0_[6][7] ;
  wire \store_reg_n_0_[6][8] ;
  wire \store_reg_n_0_[6][9] ;
  wire \store_reg_n_0_[7][0] ;
  wire \store_reg_n_0_[7][10] ;
  wire \store_reg_n_0_[7][11] ;
  wire \store_reg_n_0_[7][12] ;
  wire \store_reg_n_0_[7][13] ;
  wire \store_reg_n_0_[7][14] ;
  wire \store_reg_n_0_[7][15] ;
  wire \store_reg_n_0_[7][16] ;
  wire \store_reg_n_0_[7][17] ;
  wire \store_reg_n_0_[7][18] ;
  wire \store_reg_n_0_[7][19] ;
  wire \store_reg_n_0_[7][1] ;
  wire \store_reg_n_0_[7][20] ;
  wire \store_reg_n_0_[7][21] ;
  wire \store_reg_n_0_[7][22] ;
  wire \store_reg_n_0_[7][23] ;
  wire \store_reg_n_0_[7][24] ;
  wire \store_reg_n_0_[7][25] ;
  wire \store_reg_n_0_[7][26] ;
  wire \store_reg_n_0_[7][27] ;
  wire \store_reg_n_0_[7][28] ;
  wire \store_reg_n_0_[7][29] ;
  wire \store_reg_n_0_[7][2] ;
  wire \store_reg_n_0_[7][30] ;
  wire \store_reg_n_0_[7][31] ;
  wire \store_reg_n_0_[7][32] ;
  wire \store_reg_n_0_[7][33] ;
  wire \store_reg_n_0_[7][34] ;
  wire \store_reg_n_0_[7][35] ;
  wire \store_reg_n_0_[7][36] ;
  wire \store_reg_n_0_[7][37] ;
  wire \store_reg_n_0_[7][38] ;
  wire \store_reg_n_0_[7][39] ;
  wire \store_reg_n_0_[7][3] ;
  wire \store_reg_n_0_[7][40] ;
  wire \store_reg_n_0_[7][41] ;
  wire \store_reg_n_0_[7][42] ;
  wire \store_reg_n_0_[7][43] ;
  wire \store_reg_n_0_[7][44] ;
  wire \store_reg_n_0_[7][45] ;
  wire \store_reg_n_0_[7][46] ;
  wire \store_reg_n_0_[7][4] ;
  wire \store_reg_n_0_[7][5] ;
  wire \store_reg_n_0_[7][6] ;
  wire \store_reg_n_0_[7][7] ;
  wire \store_reg_n_0_[7][8] ;
  wire \store_reg_n_0_[7][9] ;
  wire \store_reg_n_0_[8][0] ;
  wire \store_reg_n_0_[8][10] ;
  wire \store_reg_n_0_[8][11] ;
  wire \store_reg_n_0_[8][12] ;
  wire \store_reg_n_0_[8][13] ;
  wire \store_reg_n_0_[8][14] ;
  wire \store_reg_n_0_[8][15] ;
  wire \store_reg_n_0_[8][16] ;
  wire \store_reg_n_0_[8][17] ;
  wire \store_reg_n_0_[8][18] ;
  wire \store_reg_n_0_[8][19] ;
  wire \store_reg_n_0_[8][1] ;
  wire \store_reg_n_0_[8][20] ;
  wire \store_reg_n_0_[8][21] ;
  wire \store_reg_n_0_[8][22] ;
  wire \store_reg_n_0_[8][23] ;
  wire \store_reg_n_0_[8][24] ;
  wire \store_reg_n_0_[8][25] ;
  wire \store_reg_n_0_[8][26] ;
  wire \store_reg_n_0_[8][27] ;
  wire \store_reg_n_0_[8][28] ;
  wire \store_reg_n_0_[8][29] ;
  wire \store_reg_n_0_[8][2] ;
  wire \store_reg_n_0_[8][30] ;
  wire \store_reg_n_0_[8][31] ;
  wire \store_reg_n_0_[8][32] ;
  wire \store_reg_n_0_[8][33] ;
  wire \store_reg_n_0_[8][34] ;
  wire \store_reg_n_0_[8][35] ;
  wire \store_reg_n_0_[8][36] ;
  wire \store_reg_n_0_[8][37] ;
  wire \store_reg_n_0_[8][38] ;
  wire \store_reg_n_0_[8][39] ;
  wire \store_reg_n_0_[8][3] ;
  wire \store_reg_n_0_[8][40] ;
  wire \store_reg_n_0_[8][41] ;
  wire \store_reg_n_0_[8][42] ;
  wire \store_reg_n_0_[8][43] ;
  wire \store_reg_n_0_[8][44] ;
  wire \store_reg_n_0_[8][45] ;
  wire \store_reg_n_0_[8][46] ;
  wire \store_reg_n_0_[8][4] ;
  wire \store_reg_n_0_[8][5] ;
  wire \store_reg_n_0_[8][6] ;
  wire \store_reg_n_0_[8][7] ;
  wire \store_reg_n_0_[8][8] ;
  wire \store_reg_n_0_[8][9] ;
  wire \store_reg_n_0_[9][0] ;
  wire \store_reg_n_0_[9][10] ;
  wire \store_reg_n_0_[9][11] ;
  wire \store_reg_n_0_[9][12] ;
  wire \store_reg_n_0_[9][13] ;
  wire \store_reg_n_0_[9][14] ;
  wire \store_reg_n_0_[9][15] ;
  wire \store_reg_n_0_[9][16] ;
  wire \store_reg_n_0_[9][17] ;
  wire \store_reg_n_0_[9][18] ;
  wire \store_reg_n_0_[9][19] ;
  wire \store_reg_n_0_[9][1] ;
  wire \store_reg_n_0_[9][20] ;
  wire \store_reg_n_0_[9][21] ;
  wire \store_reg_n_0_[9][22] ;
  wire \store_reg_n_0_[9][23] ;
  wire \store_reg_n_0_[9][24] ;
  wire \store_reg_n_0_[9][25] ;
  wire \store_reg_n_0_[9][26] ;
  wire \store_reg_n_0_[9][27] ;
  wire \store_reg_n_0_[9][28] ;
  wire \store_reg_n_0_[9][29] ;
  wire \store_reg_n_0_[9][2] ;
  wire \store_reg_n_0_[9][30] ;
  wire \store_reg_n_0_[9][31] ;
  wire \store_reg_n_0_[9][32] ;
  wire \store_reg_n_0_[9][33] ;
  wire \store_reg_n_0_[9][34] ;
  wire \store_reg_n_0_[9][35] ;
  wire \store_reg_n_0_[9][36] ;
  wire \store_reg_n_0_[9][37] ;
  wire \store_reg_n_0_[9][38] ;
  wire \store_reg_n_0_[9][39] ;
  wire \store_reg_n_0_[9][3] ;
  wire \store_reg_n_0_[9][40] ;
  wire \store_reg_n_0_[9][41] ;
  wire \store_reg_n_0_[9][42] ;
  wire \store_reg_n_0_[9][43] ;
  wire \store_reg_n_0_[9][44] ;
  wire \store_reg_n_0_[9][45] ;
  wire \store_reg_n_0_[9][46] ;
  wire \store_reg_n_0_[9][4] ;
  wire \store_reg_n_0_[9][5] ;
  wire \store_reg_n_0_[9][6] ;
  wire \store_reg_n_0_[9][7] ;
  wire \store_reg_n_0_[9][8] ;
  wire \store_reg_n_0_[9][9] ;
  wire vld_0;
  wire vld_1;
  wire vld_10;
  wire vld_11;
  wire vld_12;
  wire vld_13;
  wire vld_14;
  wire vld_15;
  wire vld_2;
  wire vld_3;
  wire vld_4;
  wire vld_5;
  wire vld_6;
  wire vld_7;
  wire vld_8;
  wire vld_9;
  wire [3:0]NLW_hit_00_carry_O_UNCONNECTED;
  wire [3:0]NLW_hit_00_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_hit_00_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_hit_00_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_hit_100_carry_O_UNCONNECTED;
  wire [3:0]NLW_hit_100_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_hit_100_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_hit_100_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_hit_10_carry_O_UNCONNECTED;
  wire [3:0]NLW_hit_10_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_hit_10_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_hit_10_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_hit_110_carry_O_UNCONNECTED;
  wire [3:0]NLW_hit_110_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_hit_110_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_hit_110_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_hit_120_carry_O_UNCONNECTED;
  wire [3:0]NLW_hit_120_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_hit_120_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_hit_120_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_hit_130_carry_O_UNCONNECTED;
  wire [3:0]NLW_hit_130_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_hit_130_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_hit_130_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_hit_140_carry_O_UNCONNECTED;
  wire [3:0]NLW_hit_140_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_hit_140_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_hit_140_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_hit_150_carry_O_UNCONNECTED;
  wire [3:0]NLW_hit_150_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_hit_150_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_hit_150_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_hit_20_carry_O_UNCONNECTED;
  wire [3:0]NLW_hit_20_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_hit_20_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_hit_20_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_hit_30_carry_O_UNCONNECTED;
  wire [3:0]NLW_hit_30_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_hit_30_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_hit_30_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_hit_40_carry_O_UNCONNECTED;
  wire [3:0]NLW_hit_40_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_hit_40_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_hit_40_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_hit_50_carry_O_UNCONNECTED;
  wire [3:0]NLW_hit_50_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_hit_50_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_hit_50_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_hit_60_carry_O_UNCONNECTED;
  wire [3:0]NLW_hit_60_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_hit_60_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_hit_60_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_hit_70_carry_O_UNCONNECTED;
  wire [3:0]NLW_hit_70_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_hit_70_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_hit_70_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_hit_80_carry_O_UNCONNECTED;
  wire [3:0]NLW_hit_80_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_hit_80_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_hit_80_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_hit_90_carry_O_UNCONNECTED;
  wire [3:0]NLW_hit_90_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_hit_90_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_hit_90_carry__2_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \head[0]_i_1__0 
       (.I0(head_reg__0[0]),
        .O(\head[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \head[1]_i_1__0 
       (.I0(head_reg__0[0]),
        .I1(head_reg__0[1]),
        .O(\head[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \head[2]_i_1__0 
       (.I0(head_reg__0[1]),
        .I1(head_reg__0[0]),
        .I2(head_reg__0[2]),
        .O(\head[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \head[3]_i_1__0 
       (.I0(head_reg__0[1]),
        .I1(head_reg__0[0]),
        .I2(head_reg__0[2]),
        .I3(head_reg__0[3]),
        .O(\head[3]_i_1__0_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \head_reg[0] 
       (.C(gtx_clk),
        .CE(\head_reg[3]_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\head[0]_i_1__0_n_0 ),
        .Q(head_reg__0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \head_reg[1] 
       (.C(gtx_clk),
        .CE(\head_reg[3]_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\head[1]_i_1__0_n_0 ),
        .Q(head_reg__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \head_reg[2] 
       (.C(gtx_clk),
        .CE(\head_reg[3]_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\head[2]_i_1__0_n_0 ),
        .Q(head_reg__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \head_reg[3] 
       (.C(gtx_clk),
        .CE(\head_reg[3]_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\head[3]_i_1__0_n_0 ),
        .Q(head_reg__0[3]));
  CARRY4 hit_00_carry
       (.CI(1'b0),
        .CO({hit_00_carry_n_0,hit_00_carry_n_1,hit_00_carry_n_2,hit_00_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_00_carry_O_UNCONNECTED[3:0]),
        .S({hit_00_carry_i_1_n_0,hit_00_carry_i_2_n_0,hit_00_carry_i_3_n_0,hit_00_carry_i_4_n_0}));
  CARRY4 hit_00_carry__0
       (.CI(hit_00_carry_n_0),
        .CO({hit_00_carry__0_n_0,hit_00_carry__0_n_1,hit_00_carry__0_n_2,hit_00_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_00_carry__0_O_UNCONNECTED[3:0]),
        .S({hit_00_carry__0_i_1_n_0,hit_00_carry__0_i_2_n_0,hit_00_carry__0_i_3_n_0,hit_00_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_00_carry__0_i_1
       (.I0(\store_reg_n_0_[0][21] ),
        .I1(cam_src__140[21]),
        .I2(cam_src__140[23]),
        .I3(\store_reg_n_0_[0][23] ),
        .I4(cam_src__140[22]),
        .I5(\store_reg_n_0_[0][22] ),
        .O(hit_00_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_00_carry__0_i_2
       (.I0(\store_reg_n_0_[0][18] ),
        .I1(cam_src__140[18]),
        .I2(cam_src__140[20]),
        .I3(\store_reg_n_0_[0][20] ),
        .I4(cam_src__140[19]),
        .I5(\store_reg_n_0_[0][19] ),
        .O(hit_00_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_00_carry__0_i_3
       (.I0(\store_reg_n_0_[0][15] ),
        .I1(cam_src__140[15]),
        .I2(cam_src__140[17]),
        .I3(\store_reg_n_0_[0][17] ),
        .I4(cam_src__140[16]),
        .I5(\store_reg_n_0_[0][16] ),
        .O(hit_00_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_00_carry__0_i_4
       (.I0(\store_reg_n_0_[0][12] ),
        .I1(cam_src__140[12]),
        .I2(cam_src__140[14]),
        .I3(\store_reg_n_0_[0][14] ),
        .I4(cam_src__140[13]),
        .I5(\store_reg_n_0_[0][13] ),
        .O(hit_00_carry__0_i_4_n_0));
  CARRY4 hit_00_carry__1
       (.CI(hit_00_carry__0_n_0),
        .CO({hit_00_carry__1_n_0,hit_00_carry__1_n_1,hit_00_carry__1_n_2,hit_00_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_00_carry__1_O_UNCONNECTED[3:0]),
        .S({hit_00_carry__1_i_1_n_0,hit_00_carry__1_i_2_n_0,hit_00_carry__1_i_3_n_0,hit_00_carry__1_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_00_carry__1_i_1
       (.I0(\store_reg_n_0_[0][33] ),
        .I1(cam_src__140[33]),
        .I2(cam_src__140[35]),
        .I3(\store_reg_n_0_[0][35] ),
        .I4(cam_src__140[34]),
        .I5(\store_reg_n_0_[0][34] ),
        .O(hit_00_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_00_carry__1_i_2
       (.I0(\store_reg_n_0_[0][30] ),
        .I1(cam_src__140[30]),
        .I2(cam_src__140[32]),
        .I3(\store_reg_n_0_[0][32] ),
        .I4(cam_src__140[31]),
        .I5(\store_reg_n_0_[0][31] ),
        .O(hit_00_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_00_carry__1_i_3
       (.I0(\store_reg_n_0_[0][27] ),
        .I1(cam_src__140[27]),
        .I2(cam_src__140[29]),
        .I3(\store_reg_n_0_[0][29] ),
        .I4(cam_src__140[28]),
        .I5(\store_reg_n_0_[0][28] ),
        .O(hit_00_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_00_carry__1_i_4
       (.I0(\store_reg_n_0_[0][24] ),
        .I1(cam_src__140[24]),
        .I2(cam_src__140[26]),
        .I3(\store_reg_n_0_[0][26] ),
        .I4(cam_src__140[25]),
        .I5(\store_reg_n_0_[0][25] ),
        .O(hit_00_carry__1_i_4_n_0));
  CARRY4 hit_00_carry__2
       (.CI(hit_00_carry__1_n_0),
        .CO({hit_00,hit_00_carry__2_n_1,hit_00_carry__2_n_2,hit_00_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_00_carry__2_O_UNCONNECTED[3:0]),
        .S({hit_00_carry__2_i_1_n_0,hit_00_carry__2_i_2_n_0,hit_00_carry__2_i_3_n_0,hit_00_carry__2_i_4_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    hit_00_carry__2_i_1
       (.I0(\store_reg_n_0_[0][45] ),
        .I1(cam_src__140[45]),
        .I2(\store_reg_n_0_[0][46] ),
        .I3(cam_src__140[46]),
        .O(hit_00_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_00_carry__2_i_2
       (.I0(\store_reg_n_0_[0][42] ),
        .I1(cam_src__140[42]),
        .I2(cam_src__140[44]),
        .I3(\store_reg_n_0_[0][44] ),
        .I4(cam_src__140[43]),
        .I5(\store_reg_n_0_[0][43] ),
        .O(hit_00_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_00_carry__2_i_3
       (.I0(\store_reg_n_0_[0][39] ),
        .I1(cam_src__140[39]),
        .I2(cam_src__140[41]),
        .I3(\store_reg_n_0_[0][41] ),
        .I4(cam_src__140[40]),
        .I5(\store_reg_n_0_[0][40] ),
        .O(hit_00_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_00_carry__2_i_4
       (.I0(\store_reg_n_0_[0][36] ),
        .I1(cam_src__140[36]),
        .I2(cam_src__140[38]),
        .I3(\store_reg_n_0_[0][38] ),
        .I4(cam_src__140[37]),
        .I5(\store_reg_n_0_[0][37] ),
        .O(hit_00_carry__2_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_00_carry_i_1
       (.I0(\store_reg_n_0_[0][9] ),
        .I1(cam_src__140[9]),
        .I2(cam_src__140[11]),
        .I3(\store_reg_n_0_[0][11] ),
        .I4(cam_src__140[10]),
        .I5(\store_reg_n_0_[0][10] ),
        .O(hit_00_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_00_carry_i_2
       (.I0(\store_reg_n_0_[0][6] ),
        .I1(cam_src__140[6]),
        .I2(cam_src__140[8]),
        .I3(\store_reg_n_0_[0][8] ),
        .I4(cam_src__140[7]),
        .I5(\store_reg_n_0_[0][7] ),
        .O(hit_00_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_00_carry_i_3
       (.I0(\store_reg_n_0_[0][3] ),
        .I1(cam_src__140[3]),
        .I2(cam_src__140[5]),
        .I3(\store_reg_n_0_[0][5] ),
        .I4(cam_src__140[4]),
        .I5(\store_reg_n_0_[0][4] ),
        .O(hit_00_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_00_carry_i_4
       (.I0(\store_reg_n_0_[0][0] ),
        .I1(cam_src__140[0]),
        .I2(cam_src__140[2]),
        .I3(\store_reg_n_0_[0][2] ),
        .I4(cam_src__140[1]),
        .I5(\store_reg_n_0_[0][1] ),
        .O(hit_00_carry_i_4_n_0));
  CARRY4 hit_100_carry
       (.CI(1'b0),
        .CO({hit_100_carry_n_0,hit_100_carry_n_1,hit_100_carry_n_2,hit_100_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_100_carry_O_UNCONNECTED[3:0]),
        .S({hit_100_carry_i_1_n_0,hit_100_carry_i_2_n_0,hit_100_carry_i_3_n_0,hit_100_carry_i_4_n_0}));
  CARRY4 hit_100_carry__0
       (.CI(hit_100_carry_n_0),
        .CO({hit_100_carry__0_n_0,hit_100_carry__0_n_1,hit_100_carry__0_n_2,hit_100_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_100_carry__0_O_UNCONNECTED[3:0]),
        .S({hit_100_carry__0_i_1_n_0,hit_100_carry__0_i_2_n_0,hit_100_carry__0_i_3_n_0,hit_100_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_100_carry__0_i_1
       (.I0(\store_reg_n_0_[10][21] ),
        .I1(cam_src__140[21]),
        .I2(cam_src__140[23]),
        .I3(\store_reg_n_0_[10][23] ),
        .I4(cam_src__140[22]),
        .I5(\store_reg_n_0_[10][22] ),
        .O(hit_100_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_100_carry__0_i_2
       (.I0(\store_reg_n_0_[10][18] ),
        .I1(cam_src__140[18]),
        .I2(cam_src__140[20]),
        .I3(\store_reg_n_0_[10][20] ),
        .I4(cam_src__140[19]),
        .I5(\store_reg_n_0_[10][19] ),
        .O(hit_100_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_100_carry__0_i_3
       (.I0(\store_reg_n_0_[10][15] ),
        .I1(cam_src__140[15]),
        .I2(cam_src__140[17]),
        .I3(\store_reg_n_0_[10][17] ),
        .I4(cam_src__140[16]),
        .I5(\store_reg_n_0_[10][16] ),
        .O(hit_100_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_100_carry__0_i_4
       (.I0(\store_reg_n_0_[10][12] ),
        .I1(cam_src__140[12]),
        .I2(cam_src__140[14]),
        .I3(\store_reg_n_0_[10][14] ),
        .I4(cam_src__140[13]),
        .I5(\store_reg_n_0_[10][13] ),
        .O(hit_100_carry__0_i_4_n_0));
  CARRY4 hit_100_carry__1
       (.CI(hit_100_carry__0_n_0),
        .CO({hit_100_carry__1_n_0,hit_100_carry__1_n_1,hit_100_carry__1_n_2,hit_100_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_100_carry__1_O_UNCONNECTED[3:0]),
        .S({hit_100_carry__1_i_1_n_0,hit_100_carry__1_i_2_n_0,hit_100_carry__1_i_3_n_0,hit_100_carry__1_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_100_carry__1_i_1
       (.I0(\store_reg_n_0_[10][33] ),
        .I1(cam_src__140[33]),
        .I2(cam_src__140[35]),
        .I3(\store_reg_n_0_[10][35] ),
        .I4(cam_src__140[34]),
        .I5(\store_reg_n_0_[10][34] ),
        .O(hit_100_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_100_carry__1_i_2
       (.I0(\store_reg_n_0_[10][30] ),
        .I1(cam_src__140[30]),
        .I2(cam_src__140[32]),
        .I3(\store_reg_n_0_[10][32] ),
        .I4(cam_src__140[31]),
        .I5(\store_reg_n_0_[10][31] ),
        .O(hit_100_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_100_carry__1_i_3
       (.I0(\store_reg_n_0_[10][27] ),
        .I1(cam_src__140[27]),
        .I2(cam_src__140[29]),
        .I3(\store_reg_n_0_[10][29] ),
        .I4(cam_src__140[28]),
        .I5(\store_reg_n_0_[10][28] ),
        .O(hit_100_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_100_carry__1_i_4
       (.I0(\store_reg_n_0_[10][24] ),
        .I1(cam_src__140[24]),
        .I2(cam_src__140[26]),
        .I3(\store_reg_n_0_[10][26] ),
        .I4(cam_src__140[25]),
        .I5(\store_reg_n_0_[10][25] ),
        .O(hit_100_carry__1_i_4_n_0));
  CARRY4 hit_100_carry__2
       (.CI(hit_100_carry__1_n_0),
        .CO({hit_100,hit_100_carry__2_n_1,hit_100_carry__2_n_2,hit_100_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_100_carry__2_O_UNCONNECTED[3:0]),
        .S({hit_100_carry__2_i_1_n_0,hit_100_carry__2_i_2_n_0,hit_100_carry__2_i_3_n_0,hit_100_carry__2_i_4_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    hit_100_carry__2_i_1
       (.I0(\store_reg_n_0_[10][45] ),
        .I1(cam_src__140[45]),
        .I2(\store_reg_n_0_[10][46] ),
        .I3(cam_src__140[46]),
        .O(hit_100_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_100_carry__2_i_2
       (.I0(\store_reg_n_0_[10][42] ),
        .I1(cam_src__140[42]),
        .I2(cam_src__140[44]),
        .I3(\store_reg_n_0_[10][44] ),
        .I4(cam_src__140[43]),
        .I5(\store_reg_n_0_[10][43] ),
        .O(hit_100_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_100_carry__2_i_3
       (.I0(\store_reg_n_0_[10][39] ),
        .I1(cam_src__140[39]),
        .I2(cam_src__140[41]),
        .I3(\store_reg_n_0_[10][41] ),
        .I4(cam_src__140[40]),
        .I5(\store_reg_n_0_[10][40] ),
        .O(hit_100_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_100_carry__2_i_4
       (.I0(\store_reg_n_0_[10][36] ),
        .I1(cam_src__140[36]),
        .I2(cam_src__140[38]),
        .I3(\store_reg_n_0_[10][38] ),
        .I4(cam_src__140[37]),
        .I5(\store_reg_n_0_[10][37] ),
        .O(hit_100_carry__2_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_100_carry_i_1
       (.I0(\store_reg_n_0_[10][9] ),
        .I1(cam_src__140[9]),
        .I2(cam_src__140[11]),
        .I3(\store_reg_n_0_[10][11] ),
        .I4(cam_src__140[10]),
        .I5(\store_reg_n_0_[10][10] ),
        .O(hit_100_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_100_carry_i_2
       (.I0(\store_reg_n_0_[10][6] ),
        .I1(cam_src__140[6]),
        .I2(cam_src__140[8]),
        .I3(\store_reg_n_0_[10][8] ),
        .I4(cam_src__140[7]),
        .I5(\store_reg_n_0_[10][7] ),
        .O(hit_100_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_100_carry_i_3
       (.I0(\store_reg_n_0_[10][3] ),
        .I1(cam_src__140[3]),
        .I2(cam_src__140[5]),
        .I3(\store_reg_n_0_[10][5] ),
        .I4(cam_src__140[4]),
        .I5(\store_reg_n_0_[10][4] ),
        .O(hit_100_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_100_carry_i_4
       (.I0(\store_reg_n_0_[10][0] ),
        .I1(cam_src__140[0]),
        .I2(cam_src__140[2]),
        .I3(\store_reg_n_0_[10][2] ),
        .I4(cam_src__140[1]),
        .I5(\store_reg_n_0_[10][1] ),
        .O(hit_100_carry_i_4_n_0));
  CARRY4 hit_10_carry
       (.CI(1'b0),
        .CO({hit_10_carry_n_0,hit_10_carry_n_1,hit_10_carry_n_2,hit_10_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_10_carry_O_UNCONNECTED[3:0]),
        .S({hit_10_carry_i_1_n_0,hit_10_carry_i_2_n_0,hit_10_carry_i_3_n_0,hit_10_carry_i_4_n_0}));
  CARRY4 hit_10_carry__0
       (.CI(hit_10_carry_n_0),
        .CO({hit_10_carry__0_n_0,hit_10_carry__0_n_1,hit_10_carry__0_n_2,hit_10_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_10_carry__0_O_UNCONNECTED[3:0]),
        .S({hit_10_carry__0_i_1_n_0,hit_10_carry__0_i_2_n_0,hit_10_carry__0_i_3_n_0,hit_10_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_10_carry__0_i_1
       (.I0(\store_reg_n_0_[1][21] ),
        .I1(cam_src__140[21]),
        .I2(cam_src__140[23]),
        .I3(\store_reg_n_0_[1][23] ),
        .I4(cam_src__140[22]),
        .I5(\store_reg_n_0_[1][22] ),
        .O(hit_10_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_10_carry__0_i_2
       (.I0(\store_reg_n_0_[1][18] ),
        .I1(cam_src__140[18]),
        .I2(cam_src__140[20]),
        .I3(\store_reg_n_0_[1][20] ),
        .I4(cam_src__140[19]),
        .I5(\store_reg_n_0_[1][19] ),
        .O(hit_10_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_10_carry__0_i_3
       (.I0(\store_reg_n_0_[1][15] ),
        .I1(cam_src__140[15]),
        .I2(cam_src__140[17]),
        .I3(\store_reg_n_0_[1][17] ),
        .I4(cam_src__140[16]),
        .I5(\store_reg_n_0_[1][16] ),
        .O(hit_10_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_10_carry__0_i_4
       (.I0(\store_reg_n_0_[1][12] ),
        .I1(cam_src__140[12]),
        .I2(cam_src__140[14]),
        .I3(\store_reg_n_0_[1][14] ),
        .I4(cam_src__140[13]),
        .I5(\store_reg_n_0_[1][13] ),
        .O(hit_10_carry__0_i_4_n_0));
  CARRY4 hit_10_carry__1
       (.CI(hit_10_carry__0_n_0),
        .CO({hit_10_carry__1_n_0,hit_10_carry__1_n_1,hit_10_carry__1_n_2,hit_10_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_10_carry__1_O_UNCONNECTED[3:0]),
        .S({hit_10_carry__1_i_1_n_0,hit_10_carry__1_i_2_n_0,hit_10_carry__1_i_3_n_0,hit_10_carry__1_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_10_carry__1_i_1
       (.I0(\store_reg_n_0_[1][33] ),
        .I1(cam_src__140[33]),
        .I2(cam_src__140[35]),
        .I3(\store_reg_n_0_[1][35] ),
        .I4(cam_src__140[34]),
        .I5(\store_reg_n_0_[1][34] ),
        .O(hit_10_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_10_carry__1_i_2
       (.I0(\store_reg_n_0_[1][30] ),
        .I1(cam_src__140[30]),
        .I2(cam_src__140[32]),
        .I3(\store_reg_n_0_[1][32] ),
        .I4(cam_src__140[31]),
        .I5(\store_reg_n_0_[1][31] ),
        .O(hit_10_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_10_carry__1_i_3
       (.I0(\store_reg_n_0_[1][27] ),
        .I1(cam_src__140[27]),
        .I2(cam_src__140[29]),
        .I3(\store_reg_n_0_[1][29] ),
        .I4(cam_src__140[28]),
        .I5(\store_reg_n_0_[1][28] ),
        .O(hit_10_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_10_carry__1_i_4
       (.I0(\store_reg_n_0_[1][24] ),
        .I1(cam_src__140[24]),
        .I2(cam_src__140[26]),
        .I3(\store_reg_n_0_[1][26] ),
        .I4(cam_src__140[25]),
        .I5(\store_reg_n_0_[1][25] ),
        .O(hit_10_carry__1_i_4_n_0));
  CARRY4 hit_10_carry__2
       (.CI(hit_10_carry__1_n_0),
        .CO({hit_1013_in,hit_10_carry__2_n_1,hit_10_carry__2_n_2,hit_10_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_10_carry__2_O_UNCONNECTED[3:0]),
        .S({hit_10_carry__2_i_1_n_0,hit_10_carry__2_i_2_n_0,hit_10_carry__2_i_3_n_0,hit_10_carry__2_i_4_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    hit_10_carry__2_i_1
       (.I0(\store_reg_n_0_[1][45] ),
        .I1(cam_src__140[45]),
        .I2(\store_reg_n_0_[1][46] ),
        .I3(cam_src__140[46]),
        .O(hit_10_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_10_carry__2_i_2
       (.I0(\store_reg_n_0_[1][42] ),
        .I1(cam_src__140[42]),
        .I2(cam_src__140[44]),
        .I3(\store_reg_n_0_[1][44] ),
        .I4(cam_src__140[43]),
        .I5(\store_reg_n_0_[1][43] ),
        .O(hit_10_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_10_carry__2_i_3
       (.I0(\store_reg_n_0_[1][39] ),
        .I1(cam_src__140[39]),
        .I2(cam_src__140[41]),
        .I3(\store_reg_n_0_[1][41] ),
        .I4(cam_src__140[40]),
        .I5(\store_reg_n_0_[1][40] ),
        .O(hit_10_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_10_carry__2_i_4
       (.I0(\store_reg_n_0_[1][36] ),
        .I1(cam_src__140[36]),
        .I2(cam_src__140[38]),
        .I3(\store_reg_n_0_[1][38] ),
        .I4(cam_src__140[37]),
        .I5(\store_reg_n_0_[1][37] ),
        .O(hit_10_carry__2_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_10_carry_i_1
       (.I0(\store_reg_n_0_[1][9] ),
        .I1(cam_src__140[9]),
        .I2(cam_src__140[11]),
        .I3(\store_reg_n_0_[1][11] ),
        .I4(cam_src__140[10]),
        .I5(\store_reg_n_0_[1][10] ),
        .O(hit_10_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_10_carry_i_2
       (.I0(\store_reg_n_0_[1][6] ),
        .I1(cam_src__140[6]),
        .I2(cam_src__140[8]),
        .I3(\store_reg_n_0_[1][8] ),
        .I4(cam_src__140[7]),
        .I5(\store_reg_n_0_[1][7] ),
        .O(hit_10_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_10_carry_i_3
       (.I0(\store_reg_n_0_[1][3] ),
        .I1(cam_src__140[3]),
        .I2(cam_src__140[5]),
        .I3(\store_reg_n_0_[1][5] ),
        .I4(cam_src__140[4]),
        .I5(\store_reg_n_0_[1][4] ),
        .O(hit_10_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_10_carry_i_4
       (.I0(\store_reg_n_0_[1][0] ),
        .I1(cam_src__140[0]),
        .I2(cam_src__140[2]),
        .I3(\store_reg_n_0_[1][2] ),
        .I4(cam_src__140[1]),
        .I5(\store_reg_n_0_[1][1] ),
        .O(hit_10_carry_i_4_n_0));
  CARRY4 hit_110_carry
       (.CI(1'b0),
        .CO({hit_110_carry_n_0,hit_110_carry_n_1,hit_110_carry_n_2,hit_110_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_110_carry_O_UNCONNECTED[3:0]),
        .S({hit_110_carry_i_1_n_0,hit_110_carry_i_2_n_0,hit_110_carry_i_3_n_0,hit_110_carry_i_4_n_0}));
  CARRY4 hit_110_carry__0
       (.CI(hit_110_carry_n_0),
        .CO({hit_110_carry__0_n_0,hit_110_carry__0_n_1,hit_110_carry__0_n_2,hit_110_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_110_carry__0_O_UNCONNECTED[3:0]),
        .S({hit_110_carry__0_i_1_n_0,hit_110_carry__0_i_2_n_0,hit_110_carry__0_i_3_n_0,hit_110_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_110_carry__0_i_1
       (.I0(\store_reg_n_0_[11][21] ),
        .I1(cam_src__140[21]),
        .I2(cam_src__140[23]),
        .I3(\store_reg_n_0_[11][23] ),
        .I4(cam_src__140[22]),
        .I5(\store_reg_n_0_[11][22] ),
        .O(hit_110_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_110_carry__0_i_2
       (.I0(\store_reg_n_0_[11][18] ),
        .I1(cam_src__140[18]),
        .I2(cam_src__140[20]),
        .I3(\store_reg_n_0_[11][20] ),
        .I4(cam_src__140[19]),
        .I5(\store_reg_n_0_[11][19] ),
        .O(hit_110_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_110_carry__0_i_3
       (.I0(\store_reg_n_0_[11][15] ),
        .I1(cam_src__140[15]),
        .I2(cam_src__140[17]),
        .I3(\store_reg_n_0_[11][17] ),
        .I4(cam_src__140[16]),
        .I5(\store_reg_n_0_[11][16] ),
        .O(hit_110_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_110_carry__0_i_4
       (.I0(\store_reg_n_0_[11][12] ),
        .I1(cam_src__140[12]),
        .I2(cam_src__140[14]),
        .I3(\store_reg_n_0_[11][14] ),
        .I4(cam_src__140[13]),
        .I5(\store_reg_n_0_[11][13] ),
        .O(hit_110_carry__0_i_4_n_0));
  CARRY4 hit_110_carry__1
       (.CI(hit_110_carry__0_n_0),
        .CO({hit_110_carry__1_n_0,hit_110_carry__1_n_1,hit_110_carry__1_n_2,hit_110_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_110_carry__1_O_UNCONNECTED[3:0]),
        .S({hit_110_carry__1_i_1_n_0,hit_110_carry__1_i_2_n_0,hit_110_carry__1_i_3_n_0,hit_110_carry__1_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_110_carry__1_i_1
       (.I0(\store_reg_n_0_[11][33] ),
        .I1(cam_src__140[33]),
        .I2(cam_src__140[35]),
        .I3(\store_reg_n_0_[11][35] ),
        .I4(cam_src__140[34]),
        .I5(\store_reg_n_0_[11][34] ),
        .O(hit_110_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_110_carry__1_i_2
       (.I0(\store_reg_n_0_[11][30] ),
        .I1(cam_src__140[30]),
        .I2(cam_src__140[32]),
        .I3(\store_reg_n_0_[11][32] ),
        .I4(cam_src__140[31]),
        .I5(\store_reg_n_0_[11][31] ),
        .O(hit_110_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_110_carry__1_i_3
       (.I0(\store_reg_n_0_[11][27] ),
        .I1(cam_src__140[27]),
        .I2(cam_src__140[29]),
        .I3(\store_reg_n_0_[11][29] ),
        .I4(cam_src__140[28]),
        .I5(\store_reg_n_0_[11][28] ),
        .O(hit_110_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_110_carry__1_i_4
       (.I0(\store_reg_n_0_[11][24] ),
        .I1(cam_src__140[24]),
        .I2(cam_src__140[26]),
        .I3(\store_reg_n_0_[11][26] ),
        .I4(cam_src__140[25]),
        .I5(\store_reg_n_0_[11][25] ),
        .O(hit_110_carry__1_i_4_n_0));
  CARRY4 hit_110_carry__2
       (.CI(hit_110_carry__1_n_0),
        .CO({hit_110,hit_110_carry__2_n_1,hit_110_carry__2_n_2,hit_110_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_110_carry__2_O_UNCONNECTED[3:0]),
        .S({hit_110_carry__2_i_1_n_0,hit_110_carry__2_i_2_n_0,hit_110_carry__2_i_3_n_0,hit_110_carry__2_i_4_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    hit_110_carry__2_i_1
       (.I0(\store_reg_n_0_[11][45] ),
        .I1(cam_src__140[45]),
        .I2(\store_reg_n_0_[11][46] ),
        .I3(cam_src__140[46]),
        .O(hit_110_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_110_carry__2_i_2
       (.I0(\store_reg_n_0_[11][42] ),
        .I1(cam_src__140[42]),
        .I2(cam_src__140[44]),
        .I3(\store_reg_n_0_[11][44] ),
        .I4(cam_src__140[43]),
        .I5(\store_reg_n_0_[11][43] ),
        .O(hit_110_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_110_carry__2_i_3
       (.I0(\store_reg_n_0_[11][39] ),
        .I1(cam_src__140[39]),
        .I2(cam_src__140[41]),
        .I3(\store_reg_n_0_[11][41] ),
        .I4(cam_src__140[40]),
        .I5(\store_reg_n_0_[11][40] ),
        .O(hit_110_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_110_carry__2_i_4
       (.I0(\store_reg_n_0_[11][36] ),
        .I1(cam_src__140[36]),
        .I2(cam_src__140[38]),
        .I3(\store_reg_n_0_[11][38] ),
        .I4(cam_src__140[37]),
        .I5(\store_reg_n_0_[11][37] ),
        .O(hit_110_carry__2_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_110_carry_i_1
       (.I0(\store_reg_n_0_[11][9] ),
        .I1(cam_src__140[9]),
        .I2(cam_src__140[11]),
        .I3(\store_reg_n_0_[11][11] ),
        .I4(cam_src__140[10]),
        .I5(\store_reg_n_0_[11][10] ),
        .O(hit_110_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_110_carry_i_2
       (.I0(\store_reg_n_0_[11][6] ),
        .I1(cam_src__140[6]),
        .I2(cam_src__140[8]),
        .I3(\store_reg_n_0_[11][8] ),
        .I4(cam_src__140[7]),
        .I5(\store_reg_n_0_[11][7] ),
        .O(hit_110_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_110_carry_i_3
       (.I0(\store_reg_n_0_[11][3] ),
        .I1(cam_src__140[3]),
        .I2(cam_src__140[5]),
        .I3(\store_reg_n_0_[11][5] ),
        .I4(cam_src__140[4]),
        .I5(\store_reg_n_0_[11][4] ),
        .O(hit_110_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_110_carry_i_4
       (.I0(\store_reg_n_0_[11][0] ),
        .I1(cam_src__140[0]),
        .I2(cam_src__140[2]),
        .I3(\store_reg_n_0_[11][2] ),
        .I4(cam_src__140[1]),
        .I5(\store_reg_n_0_[11][1] ),
        .O(hit_110_carry_i_4_n_0));
  CARRY4 hit_120_carry
       (.CI(1'b0),
        .CO({hit_120_carry_n_0,hit_120_carry_n_1,hit_120_carry_n_2,hit_120_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_120_carry_O_UNCONNECTED[3:0]),
        .S({hit_120_carry_i_1_n_0,hit_120_carry_i_2_n_0,hit_120_carry_i_3_n_0,hit_120_carry_i_4_n_0}));
  CARRY4 hit_120_carry__0
       (.CI(hit_120_carry_n_0),
        .CO({hit_120_carry__0_n_0,hit_120_carry__0_n_1,hit_120_carry__0_n_2,hit_120_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_120_carry__0_O_UNCONNECTED[3:0]),
        .S({hit_120_carry__0_i_1_n_0,hit_120_carry__0_i_2_n_0,hit_120_carry__0_i_3_n_0,hit_120_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_120_carry__0_i_1
       (.I0(\store_reg_n_0_[12][21] ),
        .I1(cam_src__140[21]),
        .I2(cam_src__140[23]),
        .I3(\store_reg_n_0_[12][23] ),
        .I4(cam_src__140[22]),
        .I5(\store_reg_n_0_[12][22] ),
        .O(hit_120_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_120_carry__0_i_2
       (.I0(\store_reg_n_0_[12][18] ),
        .I1(cam_src__140[18]),
        .I2(cam_src__140[20]),
        .I3(\store_reg_n_0_[12][20] ),
        .I4(cam_src__140[19]),
        .I5(\store_reg_n_0_[12][19] ),
        .O(hit_120_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_120_carry__0_i_3
       (.I0(\store_reg_n_0_[12][15] ),
        .I1(cam_src__140[15]),
        .I2(cam_src__140[17]),
        .I3(\store_reg_n_0_[12][17] ),
        .I4(cam_src__140[16]),
        .I5(\store_reg_n_0_[12][16] ),
        .O(hit_120_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_120_carry__0_i_4
       (.I0(\store_reg_n_0_[12][12] ),
        .I1(cam_src__140[12]),
        .I2(cam_src__140[14]),
        .I3(\store_reg_n_0_[12][14] ),
        .I4(cam_src__140[13]),
        .I5(\store_reg_n_0_[12][13] ),
        .O(hit_120_carry__0_i_4_n_0));
  CARRY4 hit_120_carry__1
       (.CI(hit_120_carry__0_n_0),
        .CO({hit_120_carry__1_n_0,hit_120_carry__1_n_1,hit_120_carry__1_n_2,hit_120_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_120_carry__1_O_UNCONNECTED[3:0]),
        .S({hit_120_carry__1_i_1_n_0,hit_120_carry__1_i_2_n_0,hit_120_carry__1_i_3_n_0,hit_120_carry__1_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_120_carry__1_i_1
       (.I0(\store_reg_n_0_[12][33] ),
        .I1(cam_src__140[33]),
        .I2(cam_src__140[35]),
        .I3(\store_reg_n_0_[12][35] ),
        .I4(cam_src__140[34]),
        .I5(\store_reg_n_0_[12][34] ),
        .O(hit_120_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_120_carry__1_i_2
       (.I0(\store_reg_n_0_[12][30] ),
        .I1(cam_src__140[30]),
        .I2(cam_src__140[32]),
        .I3(\store_reg_n_0_[12][32] ),
        .I4(cam_src__140[31]),
        .I5(\store_reg_n_0_[12][31] ),
        .O(hit_120_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_120_carry__1_i_3
       (.I0(\store_reg_n_0_[12][27] ),
        .I1(cam_src__140[27]),
        .I2(cam_src__140[29]),
        .I3(\store_reg_n_0_[12][29] ),
        .I4(cam_src__140[28]),
        .I5(\store_reg_n_0_[12][28] ),
        .O(hit_120_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_120_carry__1_i_4
       (.I0(\store_reg_n_0_[12][24] ),
        .I1(cam_src__140[24]),
        .I2(cam_src__140[26]),
        .I3(\store_reg_n_0_[12][26] ),
        .I4(cam_src__140[25]),
        .I5(\store_reg_n_0_[12][25] ),
        .O(hit_120_carry__1_i_4_n_0));
  CARRY4 hit_120_carry__2
       (.CI(hit_120_carry__1_n_0),
        .CO({hit_120,hit_120_carry__2_n_1,hit_120_carry__2_n_2,hit_120_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_120_carry__2_O_UNCONNECTED[3:0]),
        .S({hit_120_carry__2_i_1_n_0,hit_120_carry__2_i_2_n_0,hit_120_carry__2_i_3_n_0,hit_120_carry__2_i_4_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    hit_120_carry__2_i_1
       (.I0(\store_reg_n_0_[12][45] ),
        .I1(cam_src__140[45]),
        .I2(\store_reg_n_0_[12][46] ),
        .I3(cam_src__140[46]),
        .O(hit_120_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_120_carry__2_i_2
       (.I0(\store_reg_n_0_[12][42] ),
        .I1(cam_src__140[42]),
        .I2(cam_src__140[44]),
        .I3(\store_reg_n_0_[12][44] ),
        .I4(cam_src__140[43]),
        .I5(\store_reg_n_0_[12][43] ),
        .O(hit_120_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_120_carry__2_i_3
       (.I0(\store_reg_n_0_[12][39] ),
        .I1(cam_src__140[39]),
        .I2(cam_src__140[41]),
        .I3(\store_reg_n_0_[12][41] ),
        .I4(cam_src__140[40]),
        .I5(\store_reg_n_0_[12][40] ),
        .O(hit_120_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_120_carry__2_i_4
       (.I0(\store_reg_n_0_[12][36] ),
        .I1(cam_src__140[36]),
        .I2(cam_src__140[38]),
        .I3(\store_reg_n_0_[12][38] ),
        .I4(cam_src__140[37]),
        .I5(\store_reg_n_0_[12][37] ),
        .O(hit_120_carry__2_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_120_carry_i_1
       (.I0(\store_reg_n_0_[12][9] ),
        .I1(cam_src__140[9]),
        .I2(cam_src__140[11]),
        .I3(\store_reg_n_0_[12][11] ),
        .I4(cam_src__140[10]),
        .I5(\store_reg_n_0_[12][10] ),
        .O(hit_120_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_120_carry_i_2
       (.I0(\store_reg_n_0_[12][6] ),
        .I1(cam_src__140[6]),
        .I2(cam_src__140[8]),
        .I3(\store_reg_n_0_[12][8] ),
        .I4(cam_src__140[7]),
        .I5(\store_reg_n_0_[12][7] ),
        .O(hit_120_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_120_carry_i_3
       (.I0(\store_reg_n_0_[12][3] ),
        .I1(cam_src__140[3]),
        .I2(cam_src__140[5]),
        .I3(\store_reg_n_0_[12][5] ),
        .I4(cam_src__140[4]),
        .I5(\store_reg_n_0_[12][4] ),
        .O(hit_120_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_120_carry_i_4
       (.I0(\store_reg_n_0_[12][0] ),
        .I1(cam_src__140[0]),
        .I2(cam_src__140[2]),
        .I3(\store_reg_n_0_[12][2] ),
        .I4(cam_src__140[1]),
        .I5(\store_reg_n_0_[12][1] ),
        .O(hit_120_carry_i_4_n_0));
  CARRY4 hit_130_carry
       (.CI(1'b0),
        .CO({hit_130_carry_n_0,hit_130_carry_n_1,hit_130_carry_n_2,hit_130_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_130_carry_O_UNCONNECTED[3:0]),
        .S({hit_130_carry_i_1_n_0,hit_130_carry_i_2_n_0,hit_130_carry_i_3_n_0,hit_130_carry_i_4_n_0}));
  CARRY4 hit_130_carry__0
       (.CI(hit_130_carry_n_0),
        .CO({hit_130_carry__0_n_0,hit_130_carry__0_n_1,hit_130_carry__0_n_2,hit_130_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_130_carry__0_O_UNCONNECTED[3:0]),
        .S({hit_130_carry__0_i_1_n_0,hit_130_carry__0_i_2_n_0,hit_130_carry__0_i_3_n_0,hit_130_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_130_carry__0_i_1
       (.I0(\store_reg_n_0_[13][21] ),
        .I1(cam_src__140[21]),
        .I2(cam_src__140[23]),
        .I3(\store_reg_n_0_[13][23] ),
        .I4(cam_src__140[22]),
        .I5(\store_reg_n_0_[13][22] ),
        .O(hit_130_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_130_carry__0_i_2
       (.I0(\store_reg_n_0_[13][18] ),
        .I1(cam_src__140[18]),
        .I2(cam_src__140[20]),
        .I3(\store_reg_n_0_[13][20] ),
        .I4(cam_src__140[19]),
        .I5(\store_reg_n_0_[13][19] ),
        .O(hit_130_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_130_carry__0_i_3
       (.I0(\store_reg_n_0_[13][15] ),
        .I1(cam_src__140[15]),
        .I2(cam_src__140[17]),
        .I3(\store_reg_n_0_[13][17] ),
        .I4(cam_src__140[16]),
        .I5(\store_reg_n_0_[13][16] ),
        .O(hit_130_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_130_carry__0_i_4
       (.I0(\store_reg_n_0_[13][12] ),
        .I1(cam_src__140[12]),
        .I2(cam_src__140[14]),
        .I3(\store_reg_n_0_[13][14] ),
        .I4(cam_src__140[13]),
        .I5(\store_reg_n_0_[13][13] ),
        .O(hit_130_carry__0_i_4_n_0));
  CARRY4 hit_130_carry__1
       (.CI(hit_130_carry__0_n_0),
        .CO({hit_130_carry__1_n_0,hit_130_carry__1_n_1,hit_130_carry__1_n_2,hit_130_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_130_carry__1_O_UNCONNECTED[3:0]),
        .S({hit_130_carry__1_i_1_n_0,hit_130_carry__1_i_2_n_0,hit_130_carry__1_i_3_n_0,hit_130_carry__1_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_130_carry__1_i_1
       (.I0(\store_reg_n_0_[13][33] ),
        .I1(cam_src__140[33]),
        .I2(cam_src__140[35]),
        .I3(\store_reg_n_0_[13][35] ),
        .I4(cam_src__140[34]),
        .I5(\store_reg_n_0_[13][34] ),
        .O(hit_130_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_130_carry__1_i_2
       (.I0(\store_reg_n_0_[13][30] ),
        .I1(cam_src__140[30]),
        .I2(cam_src__140[32]),
        .I3(\store_reg_n_0_[13][32] ),
        .I4(cam_src__140[31]),
        .I5(\store_reg_n_0_[13][31] ),
        .O(hit_130_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_130_carry__1_i_3
       (.I0(\store_reg_n_0_[13][27] ),
        .I1(cam_src__140[27]),
        .I2(cam_src__140[29]),
        .I3(\store_reg_n_0_[13][29] ),
        .I4(cam_src__140[28]),
        .I5(\store_reg_n_0_[13][28] ),
        .O(hit_130_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_130_carry__1_i_4
       (.I0(\store_reg_n_0_[13][24] ),
        .I1(cam_src__140[24]),
        .I2(cam_src__140[26]),
        .I3(\store_reg_n_0_[13][26] ),
        .I4(cam_src__140[25]),
        .I5(\store_reg_n_0_[13][25] ),
        .O(hit_130_carry__1_i_4_n_0));
  CARRY4 hit_130_carry__2
       (.CI(hit_130_carry__1_n_0),
        .CO({hit_130,hit_130_carry__2_n_1,hit_130_carry__2_n_2,hit_130_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_130_carry__2_O_UNCONNECTED[3:0]),
        .S({hit_130_carry__2_i_1_n_0,hit_130_carry__2_i_2_n_0,hit_130_carry__2_i_3_n_0,hit_130_carry__2_i_4_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    hit_130_carry__2_i_1
       (.I0(\store_reg_n_0_[13][45] ),
        .I1(cam_src__140[45]),
        .I2(\store_reg_n_0_[13][46] ),
        .I3(cam_src__140[46]),
        .O(hit_130_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_130_carry__2_i_2
       (.I0(\store_reg_n_0_[13][42] ),
        .I1(cam_src__140[42]),
        .I2(cam_src__140[44]),
        .I3(\store_reg_n_0_[13][44] ),
        .I4(cam_src__140[43]),
        .I5(\store_reg_n_0_[13][43] ),
        .O(hit_130_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_130_carry__2_i_3
       (.I0(\store_reg_n_0_[13][39] ),
        .I1(cam_src__140[39]),
        .I2(cam_src__140[41]),
        .I3(\store_reg_n_0_[13][41] ),
        .I4(cam_src__140[40]),
        .I5(\store_reg_n_0_[13][40] ),
        .O(hit_130_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_130_carry__2_i_4
       (.I0(\store_reg_n_0_[13][36] ),
        .I1(cam_src__140[36]),
        .I2(cam_src__140[38]),
        .I3(\store_reg_n_0_[13][38] ),
        .I4(cam_src__140[37]),
        .I5(\store_reg_n_0_[13][37] ),
        .O(hit_130_carry__2_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_130_carry_i_1
       (.I0(\store_reg_n_0_[13][9] ),
        .I1(cam_src__140[9]),
        .I2(cam_src__140[11]),
        .I3(\store_reg_n_0_[13][11] ),
        .I4(cam_src__140[10]),
        .I5(\store_reg_n_0_[13][10] ),
        .O(hit_130_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_130_carry_i_2
       (.I0(\store_reg_n_0_[13][6] ),
        .I1(cam_src__140[6]),
        .I2(cam_src__140[8]),
        .I3(\store_reg_n_0_[13][8] ),
        .I4(cam_src__140[7]),
        .I5(\store_reg_n_0_[13][7] ),
        .O(hit_130_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_130_carry_i_3
       (.I0(\store_reg_n_0_[13][3] ),
        .I1(cam_src__140[3]),
        .I2(cam_src__140[5]),
        .I3(\store_reg_n_0_[13][5] ),
        .I4(cam_src__140[4]),
        .I5(\store_reg_n_0_[13][4] ),
        .O(hit_130_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_130_carry_i_4
       (.I0(\store_reg_n_0_[13][0] ),
        .I1(cam_src__140[0]),
        .I2(cam_src__140[2]),
        .I3(\store_reg_n_0_[13][2] ),
        .I4(cam_src__140[1]),
        .I5(\store_reg_n_0_[13][1] ),
        .O(hit_130_carry_i_4_n_0));
  CARRY4 hit_140_carry
       (.CI(1'b0),
        .CO({hit_140_carry_n_0,hit_140_carry_n_1,hit_140_carry_n_2,hit_140_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_140_carry_O_UNCONNECTED[3:0]),
        .S({hit_140_carry_i_1_n_0,hit_140_carry_i_2_n_0,hit_140_carry_i_3_n_0,hit_140_carry_i_4_n_0}));
  CARRY4 hit_140_carry__0
       (.CI(hit_140_carry_n_0),
        .CO({hit_140_carry__0_n_0,hit_140_carry__0_n_1,hit_140_carry__0_n_2,hit_140_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_140_carry__0_O_UNCONNECTED[3:0]),
        .S({hit_140_carry__0_i_1_n_0,hit_140_carry__0_i_2_n_0,hit_140_carry__0_i_3_n_0,hit_140_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_140_carry__0_i_1
       (.I0(\store_reg_n_0_[14][21] ),
        .I1(cam_src__140[21]),
        .I2(cam_src__140[23]),
        .I3(\store_reg_n_0_[14][23] ),
        .I4(cam_src__140[22]),
        .I5(\store_reg_n_0_[14][22] ),
        .O(hit_140_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_140_carry__0_i_2
       (.I0(\store_reg_n_0_[14][18] ),
        .I1(cam_src__140[18]),
        .I2(cam_src__140[20]),
        .I3(\store_reg_n_0_[14][20] ),
        .I4(cam_src__140[19]),
        .I5(\store_reg_n_0_[14][19] ),
        .O(hit_140_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_140_carry__0_i_3
       (.I0(\store_reg_n_0_[14][15] ),
        .I1(cam_src__140[15]),
        .I2(cam_src__140[17]),
        .I3(\store_reg_n_0_[14][17] ),
        .I4(cam_src__140[16]),
        .I5(\store_reg_n_0_[14][16] ),
        .O(hit_140_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_140_carry__0_i_4
       (.I0(\store_reg_n_0_[14][12] ),
        .I1(cam_src__140[12]),
        .I2(cam_src__140[14]),
        .I3(\store_reg_n_0_[14][14] ),
        .I4(cam_src__140[13]),
        .I5(\store_reg_n_0_[14][13] ),
        .O(hit_140_carry__0_i_4_n_0));
  CARRY4 hit_140_carry__1
       (.CI(hit_140_carry__0_n_0),
        .CO({hit_140_carry__1_n_0,hit_140_carry__1_n_1,hit_140_carry__1_n_2,hit_140_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_140_carry__1_O_UNCONNECTED[3:0]),
        .S({hit_140_carry__1_i_1_n_0,hit_140_carry__1_i_2_n_0,hit_140_carry__1_i_3_n_0,hit_140_carry__1_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_140_carry__1_i_1
       (.I0(\store_reg_n_0_[14][33] ),
        .I1(cam_src__140[33]),
        .I2(cam_src__140[35]),
        .I3(\store_reg_n_0_[14][35] ),
        .I4(cam_src__140[34]),
        .I5(\store_reg_n_0_[14][34] ),
        .O(hit_140_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_140_carry__1_i_2
       (.I0(\store_reg_n_0_[14][30] ),
        .I1(cam_src__140[30]),
        .I2(cam_src__140[32]),
        .I3(\store_reg_n_0_[14][32] ),
        .I4(cam_src__140[31]),
        .I5(\store_reg_n_0_[14][31] ),
        .O(hit_140_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_140_carry__1_i_3
       (.I0(\store_reg_n_0_[14][27] ),
        .I1(cam_src__140[27]),
        .I2(cam_src__140[29]),
        .I3(\store_reg_n_0_[14][29] ),
        .I4(cam_src__140[28]),
        .I5(\store_reg_n_0_[14][28] ),
        .O(hit_140_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_140_carry__1_i_4
       (.I0(\store_reg_n_0_[14][24] ),
        .I1(cam_src__140[24]),
        .I2(cam_src__140[26]),
        .I3(\store_reg_n_0_[14][26] ),
        .I4(cam_src__140[25]),
        .I5(\store_reg_n_0_[14][25] ),
        .O(hit_140_carry__1_i_4_n_0));
  CARRY4 hit_140_carry__2
       (.CI(hit_140_carry__1_n_0),
        .CO({hit_140,hit_140_carry__2_n_1,hit_140_carry__2_n_2,hit_140_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_140_carry__2_O_UNCONNECTED[3:0]),
        .S({hit_140_carry__2_i_1_n_0,hit_140_carry__2_i_2_n_0,hit_140_carry__2_i_3_n_0,hit_140_carry__2_i_4_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    hit_140_carry__2_i_1
       (.I0(\store_reg_n_0_[14][45] ),
        .I1(cam_src__140[45]),
        .I2(\store_reg_n_0_[14][46] ),
        .I3(cam_src__140[46]),
        .O(hit_140_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_140_carry__2_i_2
       (.I0(\store_reg_n_0_[14][42] ),
        .I1(cam_src__140[42]),
        .I2(cam_src__140[44]),
        .I3(\store_reg_n_0_[14][44] ),
        .I4(cam_src__140[43]),
        .I5(\store_reg_n_0_[14][43] ),
        .O(hit_140_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_140_carry__2_i_3
       (.I0(\store_reg_n_0_[14][39] ),
        .I1(cam_src__140[39]),
        .I2(cam_src__140[41]),
        .I3(\store_reg_n_0_[14][41] ),
        .I4(cam_src__140[40]),
        .I5(\store_reg_n_0_[14][40] ),
        .O(hit_140_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_140_carry__2_i_4
       (.I0(\store_reg_n_0_[14][36] ),
        .I1(cam_src__140[36]),
        .I2(cam_src__140[38]),
        .I3(\store_reg_n_0_[14][38] ),
        .I4(cam_src__140[37]),
        .I5(\store_reg_n_0_[14][37] ),
        .O(hit_140_carry__2_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_140_carry_i_1
       (.I0(\store_reg_n_0_[14][9] ),
        .I1(cam_src__140[9]),
        .I2(cam_src__140[11]),
        .I3(\store_reg_n_0_[14][11] ),
        .I4(cam_src__140[10]),
        .I5(\store_reg_n_0_[14][10] ),
        .O(hit_140_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_140_carry_i_2
       (.I0(\store_reg_n_0_[14][6] ),
        .I1(cam_src__140[6]),
        .I2(cam_src__140[8]),
        .I3(\store_reg_n_0_[14][8] ),
        .I4(cam_src__140[7]),
        .I5(\store_reg_n_0_[14][7] ),
        .O(hit_140_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_140_carry_i_3
       (.I0(\store_reg_n_0_[14][3] ),
        .I1(cam_src__140[3]),
        .I2(cam_src__140[5]),
        .I3(\store_reg_n_0_[14][5] ),
        .I4(cam_src__140[4]),
        .I5(\store_reg_n_0_[14][4] ),
        .O(hit_140_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_140_carry_i_4
       (.I0(\store_reg_n_0_[14][0] ),
        .I1(cam_src__140[0]),
        .I2(cam_src__140[2]),
        .I3(\store_reg_n_0_[14][2] ),
        .I4(cam_src__140[1]),
        .I5(\store_reg_n_0_[14][1] ),
        .O(hit_140_carry_i_4_n_0));
  CARRY4 hit_150_carry
       (.CI(1'b0),
        .CO({hit_150_carry_n_0,hit_150_carry_n_1,hit_150_carry_n_2,hit_150_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_150_carry_O_UNCONNECTED[3:0]),
        .S({hit_150_carry_i_1_n_0,hit_150_carry_i_2_n_0,hit_150_carry_i_3_n_0,hit_150_carry_i_4_n_0}));
  CARRY4 hit_150_carry__0
       (.CI(hit_150_carry_n_0),
        .CO({hit_150_carry__0_n_0,hit_150_carry__0_n_1,hit_150_carry__0_n_2,hit_150_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_150_carry__0_O_UNCONNECTED[3:0]),
        .S({hit_150_carry__0_i_1_n_0,hit_150_carry__0_i_2_n_0,hit_150_carry__0_i_3_n_0,hit_150_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_150_carry__0_i_1
       (.I0(\store_reg_n_0_[15][21] ),
        .I1(cam_src__140[21]),
        .I2(cam_src__140[23]),
        .I3(\store_reg_n_0_[15][23] ),
        .I4(cam_src__140[22]),
        .I5(\store_reg_n_0_[15][22] ),
        .O(hit_150_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_150_carry__0_i_2
       (.I0(\store_reg_n_0_[15][18] ),
        .I1(cam_src__140[18]),
        .I2(cam_src__140[20]),
        .I3(\store_reg_n_0_[15][20] ),
        .I4(cam_src__140[19]),
        .I5(\store_reg_n_0_[15][19] ),
        .O(hit_150_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_150_carry__0_i_3
       (.I0(\store_reg_n_0_[15][15] ),
        .I1(cam_src__140[15]),
        .I2(cam_src__140[17]),
        .I3(\store_reg_n_0_[15][17] ),
        .I4(cam_src__140[16]),
        .I5(\store_reg_n_0_[15][16] ),
        .O(hit_150_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_150_carry__0_i_4
       (.I0(\store_reg_n_0_[15][12] ),
        .I1(cam_src__140[12]),
        .I2(cam_src__140[14]),
        .I3(\store_reg_n_0_[15][14] ),
        .I4(cam_src__140[13]),
        .I5(\store_reg_n_0_[15][13] ),
        .O(hit_150_carry__0_i_4_n_0));
  CARRY4 hit_150_carry__1
       (.CI(hit_150_carry__0_n_0),
        .CO({hit_150_carry__1_n_0,hit_150_carry__1_n_1,hit_150_carry__1_n_2,hit_150_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_150_carry__1_O_UNCONNECTED[3:0]),
        .S({hit_150_carry__1_i_1_n_0,hit_150_carry__1_i_2_n_0,hit_150_carry__1_i_3_n_0,hit_150_carry__1_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_150_carry__1_i_1
       (.I0(\store_reg_n_0_[15][33] ),
        .I1(cam_src__140[33]),
        .I2(cam_src__140[35]),
        .I3(\store_reg_n_0_[15][35] ),
        .I4(cam_src__140[34]),
        .I5(\store_reg_n_0_[15][34] ),
        .O(hit_150_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_150_carry__1_i_2
       (.I0(\store_reg_n_0_[15][30] ),
        .I1(cam_src__140[30]),
        .I2(cam_src__140[32]),
        .I3(\store_reg_n_0_[15][32] ),
        .I4(cam_src__140[31]),
        .I5(\store_reg_n_0_[15][31] ),
        .O(hit_150_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_150_carry__1_i_3
       (.I0(\store_reg_n_0_[15][27] ),
        .I1(cam_src__140[27]),
        .I2(cam_src__140[29]),
        .I3(\store_reg_n_0_[15][29] ),
        .I4(cam_src__140[28]),
        .I5(\store_reg_n_0_[15][28] ),
        .O(hit_150_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_150_carry__1_i_4
       (.I0(\store_reg_n_0_[15][24] ),
        .I1(cam_src__140[24]),
        .I2(cam_src__140[26]),
        .I3(\store_reg_n_0_[15][26] ),
        .I4(cam_src__140[25]),
        .I5(\store_reg_n_0_[15][25] ),
        .O(hit_150_carry__1_i_4_n_0));
  CARRY4 hit_150_carry__2
       (.CI(hit_150_carry__1_n_0),
        .CO({hit_150,hit_150_carry__2_n_1,hit_150_carry__2_n_2,hit_150_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_150_carry__2_O_UNCONNECTED[3:0]),
        .S({hit_150_carry__2_i_1_n_0,hit_150_carry__2_i_2_n_0,hit_150_carry__2_i_3_n_0,hit_150_carry__2_i_4_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    hit_150_carry__2_i_1
       (.I0(\store_reg_n_0_[15][45] ),
        .I1(cam_src__140[45]),
        .I2(\store_reg_n_0_[15][46] ),
        .I3(cam_src__140[46]),
        .O(hit_150_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_150_carry__2_i_2
       (.I0(\store_reg_n_0_[15][42] ),
        .I1(cam_src__140[42]),
        .I2(cam_src__140[44]),
        .I3(\store_reg_n_0_[15][44] ),
        .I4(cam_src__140[43]),
        .I5(\store_reg_n_0_[15][43] ),
        .O(hit_150_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_150_carry__2_i_3
       (.I0(\store_reg_n_0_[15][39] ),
        .I1(cam_src__140[39]),
        .I2(cam_src__140[41]),
        .I3(\store_reg_n_0_[15][41] ),
        .I4(cam_src__140[40]),
        .I5(\store_reg_n_0_[15][40] ),
        .O(hit_150_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_150_carry__2_i_4
       (.I0(\store_reg_n_0_[15][36] ),
        .I1(cam_src__140[36]),
        .I2(cam_src__140[38]),
        .I3(\store_reg_n_0_[15][38] ),
        .I4(cam_src__140[37]),
        .I5(\store_reg_n_0_[15][37] ),
        .O(hit_150_carry__2_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_150_carry_i_1
       (.I0(\store_reg_n_0_[15][9] ),
        .I1(cam_src__140[9]),
        .I2(cam_src__140[11]),
        .I3(\store_reg_n_0_[15][11] ),
        .I4(cam_src__140[10]),
        .I5(\store_reg_n_0_[15][10] ),
        .O(hit_150_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_150_carry_i_2
       (.I0(\store_reg_n_0_[15][6] ),
        .I1(cam_src__140[6]),
        .I2(cam_src__140[8]),
        .I3(\store_reg_n_0_[15][8] ),
        .I4(cam_src__140[7]),
        .I5(\store_reg_n_0_[15][7] ),
        .O(hit_150_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_150_carry_i_3
       (.I0(\store_reg_n_0_[15][3] ),
        .I1(cam_src__140[3]),
        .I2(cam_src__140[5]),
        .I3(\store_reg_n_0_[15][5] ),
        .I4(cam_src__140[4]),
        .I5(\store_reg_n_0_[15][4] ),
        .O(hit_150_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_150_carry_i_4
       (.I0(\store_reg_n_0_[15][0] ),
        .I1(cam_src__140[0]),
        .I2(cam_src__140[2]),
        .I3(\store_reg_n_0_[15][2] ),
        .I4(cam_src__140[1]),
        .I5(\store_reg_n_0_[15][1] ),
        .O(hit_150_carry_i_4_n_0));
  CARRY4 hit_20_carry
       (.CI(1'b0),
        .CO({hit_20_carry_n_0,hit_20_carry_n_1,hit_20_carry_n_2,hit_20_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_20_carry_O_UNCONNECTED[3:0]),
        .S({hit_20_carry_i_1_n_0,hit_20_carry_i_2_n_0,hit_20_carry_i_3_n_0,hit_20_carry_i_4_n_0}));
  CARRY4 hit_20_carry__0
       (.CI(hit_20_carry_n_0),
        .CO({hit_20_carry__0_n_0,hit_20_carry__0_n_1,hit_20_carry__0_n_2,hit_20_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_20_carry__0_O_UNCONNECTED[3:0]),
        .S({hit_20_carry__0_i_1_n_0,hit_20_carry__0_i_2_n_0,hit_20_carry__0_i_3_n_0,hit_20_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_20_carry__0_i_1
       (.I0(\store_reg_n_0_[2][21] ),
        .I1(cam_src__140[21]),
        .I2(cam_src__140[23]),
        .I3(\store_reg_n_0_[2][23] ),
        .I4(cam_src__140[22]),
        .I5(\store_reg_n_0_[2][22] ),
        .O(hit_20_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_20_carry__0_i_2
       (.I0(\store_reg_n_0_[2][18] ),
        .I1(cam_src__140[18]),
        .I2(cam_src__140[20]),
        .I3(\store_reg_n_0_[2][20] ),
        .I4(cam_src__140[19]),
        .I5(\store_reg_n_0_[2][19] ),
        .O(hit_20_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_20_carry__0_i_3
       (.I0(\store_reg_n_0_[2][15] ),
        .I1(cam_src__140[15]),
        .I2(cam_src__140[17]),
        .I3(\store_reg_n_0_[2][17] ),
        .I4(cam_src__140[16]),
        .I5(\store_reg_n_0_[2][16] ),
        .O(hit_20_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_20_carry__0_i_4
       (.I0(\store_reg_n_0_[2][12] ),
        .I1(cam_src__140[12]),
        .I2(cam_src__140[14]),
        .I3(\store_reg_n_0_[2][14] ),
        .I4(cam_src__140[13]),
        .I5(\store_reg_n_0_[2][13] ),
        .O(hit_20_carry__0_i_4_n_0));
  CARRY4 hit_20_carry__1
       (.CI(hit_20_carry__0_n_0),
        .CO({hit_20_carry__1_n_0,hit_20_carry__1_n_1,hit_20_carry__1_n_2,hit_20_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_20_carry__1_O_UNCONNECTED[3:0]),
        .S({hit_20_carry__1_i_1_n_0,hit_20_carry__1_i_2_n_0,hit_20_carry__1_i_3_n_0,hit_20_carry__1_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_20_carry__1_i_1
       (.I0(\store_reg_n_0_[2][33] ),
        .I1(cam_src__140[33]),
        .I2(cam_src__140[35]),
        .I3(\store_reg_n_0_[2][35] ),
        .I4(cam_src__140[34]),
        .I5(\store_reg_n_0_[2][34] ),
        .O(hit_20_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_20_carry__1_i_2
       (.I0(\store_reg_n_0_[2][30] ),
        .I1(cam_src__140[30]),
        .I2(cam_src__140[32]),
        .I3(\store_reg_n_0_[2][32] ),
        .I4(cam_src__140[31]),
        .I5(\store_reg_n_0_[2][31] ),
        .O(hit_20_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_20_carry__1_i_3
       (.I0(\store_reg_n_0_[2][27] ),
        .I1(cam_src__140[27]),
        .I2(cam_src__140[29]),
        .I3(\store_reg_n_0_[2][29] ),
        .I4(cam_src__140[28]),
        .I5(\store_reg_n_0_[2][28] ),
        .O(hit_20_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_20_carry__1_i_4
       (.I0(\store_reg_n_0_[2][24] ),
        .I1(cam_src__140[24]),
        .I2(cam_src__140[26]),
        .I3(\store_reg_n_0_[2][26] ),
        .I4(cam_src__140[25]),
        .I5(\store_reg_n_0_[2][25] ),
        .O(hit_20_carry__1_i_4_n_0));
  CARRY4 hit_20_carry__2
       (.CI(hit_20_carry__1_n_0),
        .CO({hit_20,hit_20_carry__2_n_1,hit_20_carry__2_n_2,hit_20_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_20_carry__2_O_UNCONNECTED[3:0]),
        .S({hit_20_carry__2_i_1_n_0,hit_20_carry__2_i_2_n_0,hit_20_carry__2_i_3_n_0,hit_20_carry__2_i_4_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    hit_20_carry__2_i_1
       (.I0(\store_reg_n_0_[2][45] ),
        .I1(cam_src__140[45]),
        .I2(\store_reg_n_0_[2][46] ),
        .I3(cam_src__140[46]),
        .O(hit_20_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_20_carry__2_i_2
       (.I0(\store_reg_n_0_[2][42] ),
        .I1(cam_src__140[42]),
        .I2(cam_src__140[44]),
        .I3(\store_reg_n_0_[2][44] ),
        .I4(cam_src__140[43]),
        .I5(\store_reg_n_0_[2][43] ),
        .O(hit_20_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_20_carry__2_i_3
       (.I0(\store_reg_n_0_[2][39] ),
        .I1(cam_src__140[39]),
        .I2(cam_src__140[41]),
        .I3(\store_reg_n_0_[2][41] ),
        .I4(cam_src__140[40]),
        .I5(\store_reg_n_0_[2][40] ),
        .O(hit_20_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_20_carry__2_i_4
       (.I0(\store_reg_n_0_[2][36] ),
        .I1(cam_src__140[36]),
        .I2(cam_src__140[38]),
        .I3(\store_reg_n_0_[2][38] ),
        .I4(cam_src__140[37]),
        .I5(\store_reg_n_0_[2][37] ),
        .O(hit_20_carry__2_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_20_carry_i_1
       (.I0(\store_reg_n_0_[2][9] ),
        .I1(cam_src__140[9]),
        .I2(cam_src__140[11]),
        .I3(\store_reg_n_0_[2][11] ),
        .I4(cam_src__140[10]),
        .I5(\store_reg_n_0_[2][10] ),
        .O(hit_20_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_20_carry_i_2
       (.I0(\store_reg_n_0_[2][6] ),
        .I1(cam_src__140[6]),
        .I2(cam_src__140[8]),
        .I3(\store_reg_n_0_[2][8] ),
        .I4(cam_src__140[7]),
        .I5(\store_reg_n_0_[2][7] ),
        .O(hit_20_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_20_carry_i_3
       (.I0(\store_reg_n_0_[2][3] ),
        .I1(cam_src__140[3]),
        .I2(cam_src__140[5]),
        .I3(\store_reg_n_0_[2][5] ),
        .I4(cam_src__140[4]),
        .I5(\store_reg_n_0_[2][4] ),
        .O(hit_20_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_20_carry_i_4
       (.I0(\store_reg_n_0_[2][0] ),
        .I1(cam_src__140[0]),
        .I2(cam_src__140[2]),
        .I3(\store_reg_n_0_[2][2] ),
        .I4(cam_src__140[1]),
        .I5(\store_reg_n_0_[2][1] ),
        .O(hit_20_carry_i_4_n_0));
  CARRY4 hit_30_carry
       (.CI(1'b0),
        .CO({hit_30_carry_n_0,hit_30_carry_n_1,hit_30_carry_n_2,hit_30_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_30_carry_O_UNCONNECTED[3:0]),
        .S({hit_30_carry_i_1_n_0,hit_30_carry_i_2_n_0,hit_30_carry_i_3_n_0,hit_30_carry_i_4_n_0}));
  CARRY4 hit_30_carry__0
       (.CI(hit_30_carry_n_0),
        .CO({hit_30_carry__0_n_0,hit_30_carry__0_n_1,hit_30_carry__0_n_2,hit_30_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_30_carry__0_O_UNCONNECTED[3:0]),
        .S({hit_30_carry__0_i_1_n_0,hit_30_carry__0_i_2_n_0,hit_30_carry__0_i_3_n_0,hit_30_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_30_carry__0_i_1
       (.I0(\store_reg_n_0_[3][21] ),
        .I1(cam_src__140[21]),
        .I2(cam_src__140[23]),
        .I3(\store_reg_n_0_[3][23] ),
        .I4(cam_src__140[22]),
        .I5(\store_reg_n_0_[3][22] ),
        .O(hit_30_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_30_carry__0_i_2
       (.I0(\store_reg_n_0_[3][18] ),
        .I1(cam_src__140[18]),
        .I2(cam_src__140[20]),
        .I3(\store_reg_n_0_[3][20] ),
        .I4(cam_src__140[19]),
        .I5(\store_reg_n_0_[3][19] ),
        .O(hit_30_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_30_carry__0_i_3
       (.I0(\store_reg_n_0_[3][15] ),
        .I1(cam_src__140[15]),
        .I2(cam_src__140[17]),
        .I3(\store_reg_n_0_[3][17] ),
        .I4(cam_src__140[16]),
        .I5(\store_reg_n_0_[3][16] ),
        .O(hit_30_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_30_carry__0_i_4
       (.I0(\store_reg_n_0_[3][12] ),
        .I1(cam_src__140[12]),
        .I2(cam_src__140[14]),
        .I3(\store_reg_n_0_[3][14] ),
        .I4(cam_src__140[13]),
        .I5(\store_reg_n_0_[3][13] ),
        .O(hit_30_carry__0_i_4_n_0));
  CARRY4 hit_30_carry__1
       (.CI(hit_30_carry__0_n_0),
        .CO({hit_30_carry__1_n_0,hit_30_carry__1_n_1,hit_30_carry__1_n_2,hit_30_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_30_carry__1_O_UNCONNECTED[3:0]),
        .S({hit_30_carry__1_i_1_n_0,hit_30_carry__1_i_2_n_0,hit_30_carry__1_i_3_n_0,hit_30_carry__1_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_30_carry__1_i_1
       (.I0(\store_reg_n_0_[3][33] ),
        .I1(cam_src__140[33]),
        .I2(cam_src__140[35]),
        .I3(\store_reg_n_0_[3][35] ),
        .I4(cam_src__140[34]),
        .I5(\store_reg_n_0_[3][34] ),
        .O(hit_30_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_30_carry__1_i_2
       (.I0(\store_reg_n_0_[3][30] ),
        .I1(cam_src__140[30]),
        .I2(cam_src__140[32]),
        .I3(\store_reg_n_0_[3][32] ),
        .I4(cam_src__140[31]),
        .I5(\store_reg_n_0_[3][31] ),
        .O(hit_30_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_30_carry__1_i_3
       (.I0(\store_reg_n_0_[3][27] ),
        .I1(cam_src__140[27]),
        .I2(cam_src__140[29]),
        .I3(\store_reg_n_0_[3][29] ),
        .I4(cam_src__140[28]),
        .I5(\store_reg_n_0_[3][28] ),
        .O(hit_30_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_30_carry__1_i_4
       (.I0(\store_reg_n_0_[3][24] ),
        .I1(cam_src__140[24]),
        .I2(cam_src__140[26]),
        .I3(\store_reg_n_0_[3][26] ),
        .I4(cam_src__140[25]),
        .I5(\store_reg_n_0_[3][25] ),
        .O(hit_30_carry__1_i_4_n_0));
  CARRY4 hit_30_carry__2
       (.CI(hit_30_carry__1_n_0),
        .CO({hit_30,hit_30_carry__2_n_1,hit_30_carry__2_n_2,hit_30_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_30_carry__2_O_UNCONNECTED[3:0]),
        .S({hit_30_carry__2_i_1_n_0,hit_30_carry__2_i_2_n_0,hit_30_carry__2_i_3_n_0,hit_30_carry__2_i_4_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    hit_30_carry__2_i_1
       (.I0(\store_reg_n_0_[3][45] ),
        .I1(cam_src__140[45]),
        .I2(\store_reg_n_0_[3][46] ),
        .I3(cam_src__140[46]),
        .O(hit_30_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_30_carry__2_i_2
       (.I0(\store_reg_n_0_[3][42] ),
        .I1(cam_src__140[42]),
        .I2(cam_src__140[44]),
        .I3(\store_reg_n_0_[3][44] ),
        .I4(cam_src__140[43]),
        .I5(\store_reg_n_0_[3][43] ),
        .O(hit_30_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_30_carry__2_i_3
       (.I0(\store_reg_n_0_[3][39] ),
        .I1(cam_src__140[39]),
        .I2(cam_src__140[41]),
        .I3(\store_reg_n_0_[3][41] ),
        .I4(cam_src__140[40]),
        .I5(\store_reg_n_0_[3][40] ),
        .O(hit_30_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_30_carry__2_i_4
       (.I0(\store_reg_n_0_[3][36] ),
        .I1(cam_src__140[36]),
        .I2(cam_src__140[38]),
        .I3(\store_reg_n_0_[3][38] ),
        .I4(cam_src__140[37]),
        .I5(\store_reg_n_0_[3][37] ),
        .O(hit_30_carry__2_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_30_carry_i_1
       (.I0(\store_reg_n_0_[3][9] ),
        .I1(cam_src__140[9]),
        .I2(cam_src__140[11]),
        .I3(\store_reg_n_0_[3][11] ),
        .I4(cam_src__140[10]),
        .I5(\store_reg_n_0_[3][10] ),
        .O(hit_30_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_30_carry_i_2
       (.I0(\store_reg_n_0_[3][6] ),
        .I1(cam_src__140[6]),
        .I2(cam_src__140[8]),
        .I3(\store_reg_n_0_[3][8] ),
        .I4(cam_src__140[7]),
        .I5(\store_reg_n_0_[3][7] ),
        .O(hit_30_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_30_carry_i_3
       (.I0(\store_reg_n_0_[3][3] ),
        .I1(cam_src__140[3]),
        .I2(cam_src__140[5]),
        .I3(\store_reg_n_0_[3][5] ),
        .I4(cam_src__140[4]),
        .I5(\store_reg_n_0_[3][4] ),
        .O(hit_30_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_30_carry_i_4
       (.I0(\store_reg_n_0_[3][0] ),
        .I1(cam_src__140[0]),
        .I2(cam_src__140[2]),
        .I3(\store_reg_n_0_[3][2] ),
        .I4(cam_src__140[1]),
        .I5(\store_reg_n_0_[3][1] ),
        .O(hit_30_carry_i_4_n_0));
  CARRY4 hit_40_carry
       (.CI(1'b0),
        .CO({hit_40_carry_n_0,hit_40_carry_n_1,hit_40_carry_n_2,hit_40_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_40_carry_O_UNCONNECTED[3:0]),
        .S({hit_40_carry_i_1_n_0,hit_40_carry_i_2_n_0,hit_40_carry_i_3_n_0,hit_40_carry_i_4_n_0}));
  CARRY4 hit_40_carry__0
       (.CI(hit_40_carry_n_0),
        .CO({hit_40_carry__0_n_0,hit_40_carry__0_n_1,hit_40_carry__0_n_2,hit_40_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_40_carry__0_O_UNCONNECTED[3:0]),
        .S({hit_40_carry__0_i_1_n_0,hit_40_carry__0_i_2_n_0,hit_40_carry__0_i_3_n_0,hit_40_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_40_carry__0_i_1
       (.I0(\store_reg_n_0_[4][21] ),
        .I1(cam_src__140[21]),
        .I2(cam_src__140[23]),
        .I3(\store_reg_n_0_[4][23] ),
        .I4(cam_src__140[22]),
        .I5(\store_reg_n_0_[4][22] ),
        .O(hit_40_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_40_carry__0_i_2
       (.I0(\store_reg_n_0_[4][18] ),
        .I1(cam_src__140[18]),
        .I2(cam_src__140[20]),
        .I3(\store_reg_n_0_[4][20] ),
        .I4(cam_src__140[19]),
        .I5(\store_reg_n_0_[4][19] ),
        .O(hit_40_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_40_carry__0_i_3
       (.I0(\store_reg_n_0_[4][15] ),
        .I1(cam_src__140[15]),
        .I2(cam_src__140[17]),
        .I3(\store_reg_n_0_[4][17] ),
        .I4(cam_src__140[16]),
        .I5(\store_reg_n_0_[4][16] ),
        .O(hit_40_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_40_carry__0_i_4
       (.I0(\store_reg_n_0_[4][12] ),
        .I1(cam_src__140[12]),
        .I2(cam_src__140[14]),
        .I3(\store_reg_n_0_[4][14] ),
        .I4(cam_src__140[13]),
        .I5(\store_reg_n_0_[4][13] ),
        .O(hit_40_carry__0_i_4_n_0));
  CARRY4 hit_40_carry__1
       (.CI(hit_40_carry__0_n_0),
        .CO({hit_40_carry__1_n_0,hit_40_carry__1_n_1,hit_40_carry__1_n_2,hit_40_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_40_carry__1_O_UNCONNECTED[3:0]),
        .S({hit_40_carry__1_i_1_n_0,hit_40_carry__1_i_2_n_0,hit_40_carry__1_i_3_n_0,hit_40_carry__1_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_40_carry__1_i_1
       (.I0(\store_reg_n_0_[4][33] ),
        .I1(cam_src__140[33]),
        .I2(cam_src__140[35]),
        .I3(\store_reg_n_0_[4][35] ),
        .I4(cam_src__140[34]),
        .I5(\store_reg_n_0_[4][34] ),
        .O(hit_40_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_40_carry__1_i_2
       (.I0(\store_reg_n_0_[4][30] ),
        .I1(cam_src__140[30]),
        .I2(cam_src__140[32]),
        .I3(\store_reg_n_0_[4][32] ),
        .I4(cam_src__140[31]),
        .I5(\store_reg_n_0_[4][31] ),
        .O(hit_40_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_40_carry__1_i_3
       (.I0(\store_reg_n_0_[4][27] ),
        .I1(cam_src__140[27]),
        .I2(cam_src__140[29]),
        .I3(\store_reg_n_0_[4][29] ),
        .I4(cam_src__140[28]),
        .I5(\store_reg_n_0_[4][28] ),
        .O(hit_40_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_40_carry__1_i_4
       (.I0(\store_reg_n_0_[4][24] ),
        .I1(cam_src__140[24]),
        .I2(cam_src__140[26]),
        .I3(\store_reg_n_0_[4][26] ),
        .I4(cam_src__140[25]),
        .I5(\store_reg_n_0_[4][25] ),
        .O(hit_40_carry__1_i_4_n_0));
  CARRY4 hit_40_carry__2
       (.CI(hit_40_carry__1_n_0),
        .CO({hit_40,hit_40_carry__2_n_1,hit_40_carry__2_n_2,hit_40_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_40_carry__2_O_UNCONNECTED[3:0]),
        .S({hit_40_carry__2_i_1_n_0,hit_40_carry__2_i_2_n_0,hit_40_carry__2_i_3_n_0,hit_40_carry__2_i_4_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    hit_40_carry__2_i_1
       (.I0(\store_reg_n_0_[4][45] ),
        .I1(cam_src__140[45]),
        .I2(\store_reg_n_0_[4][46] ),
        .I3(cam_src__140[46]),
        .O(hit_40_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_40_carry__2_i_2
       (.I0(\store_reg_n_0_[4][42] ),
        .I1(cam_src__140[42]),
        .I2(cam_src__140[44]),
        .I3(\store_reg_n_0_[4][44] ),
        .I4(cam_src__140[43]),
        .I5(\store_reg_n_0_[4][43] ),
        .O(hit_40_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_40_carry__2_i_3
       (.I0(\store_reg_n_0_[4][39] ),
        .I1(cam_src__140[39]),
        .I2(cam_src__140[41]),
        .I3(\store_reg_n_0_[4][41] ),
        .I4(cam_src__140[40]),
        .I5(\store_reg_n_0_[4][40] ),
        .O(hit_40_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_40_carry__2_i_4
       (.I0(\store_reg_n_0_[4][36] ),
        .I1(cam_src__140[36]),
        .I2(cam_src__140[38]),
        .I3(\store_reg_n_0_[4][38] ),
        .I4(cam_src__140[37]),
        .I5(\store_reg_n_0_[4][37] ),
        .O(hit_40_carry__2_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_40_carry_i_1
       (.I0(\store_reg_n_0_[4][9] ),
        .I1(cam_src__140[9]),
        .I2(cam_src__140[11]),
        .I3(\store_reg_n_0_[4][11] ),
        .I4(cam_src__140[10]),
        .I5(\store_reg_n_0_[4][10] ),
        .O(hit_40_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_40_carry_i_2
       (.I0(\store_reg_n_0_[4][6] ),
        .I1(cam_src__140[6]),
        .I2(cam_src__140[8]),
        .I3(\store_reg_n_0_[4][8] ),
        .I4(cam_src__140[7]),
        .I5(\store_reg_n_0_[4][7] ),
        .O(hit_40_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_40_carry_i_3
       (.I0(\store_reg_n_0_[4][3] ),
        .I1(cam_src__140[3]),
        .I2(cam_src__140[5]),
        .I3(\store_reg_n_0_[4][5] ),
        .I4(cam_src__140[4]),
        .I5(\store_reg_n_0_[4][4] ),
        .O(hit_40_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_40_carry_i_4
       (.I0(\store_reg_n_0_[4][0] ),
        .I1(cam_src__140[0]),
        .I2(cam_src__140[2]),
        .I3(\store_reg_n_0_[4][2] ),
        .I4(cam_src__140[1]),
        .I5(\store_reg_n_0_[4][1] ),
        .O(hit_40_carry_i_4_n_0));
  CARRY4 hit_50_carry
       (.CI(1'b0),
        .CO({hit_50_carry_n_0,hit_50_carry_n_1,hit_50_carry_n_2,hit_50_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_50_carry_O_UNCONNECTED[3:0]),
        .S({hit_50_carry_i_1_n_0,hit_50_carry_i_2_n_0,hit_50_carry_i_3_n_0,hit_50_carry_i_4_n_0}));
  CARRY4 hit_50_carry__0
       (.CI(hit_50_carry_n_0),
        .CO({hit_50_carry__0_n_0,hit_50_carry__0_n_1,hit_50_carry__0_n_2,hit_50_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_50_carry__0_O_UNCONNECTED[3:0]),
        .S({hit_50_carry__0_i_1_n_0,hit_50_carry__0_i_2_n_0,hit_50_carry__0_i_3_n_0,hit_50_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_50_carry__0_i_1
       (.I0(\store_reg_n_0_[5][21] ),
        .I1(cam_src__140[21]),
        .I2(cam_src__140[23]),
        .I3(\store_reg_n_0_[5][23] ),
        .I4(cam_src__140[22]),
        .I5(\store_reg_n_0_[5][22] ),
        .O(hit_50_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_50_carry__0_i_2
       (.I0(\store_reg_n_0_[5][18] ),
        .I1(cam_src__140[18]),
        .I2(cam_src__140[20]),
        .I3(\store_reg_n_0_[5][20] ),
        .I4(cam_src__140[19]),
        .I5(\store_reg_n_0_[5][19] ),
        .O(hit_50_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_50_carry__0_i_3
       (.I0(\store_reg_n_0_[5][15] ),
        .I1(cam_src__140[15]),
        .I2(cam_src__140[17]),
        .I3(\store_reg_n_0_[5][17] ),
        .I4(cam_src__140[16]),
        .I5(\store_reg_n_0_[5][16] ),
        .O(hit_50_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_50_carry__0_i_4
       (.I0(\store_reg_n_0_[5][12] ),
        .I1(cam_src__140[12]),
        .I2(cam_src__140[14]),
        .I3(\store_reg_n_0_[5][14] ),
        .I4(cam_src__140[13]),
        .I5(\store_reg_n_0_[5][13] ),
        .O(hit_50_carry__0_i_4_n_0));
  CARRY4 hit_50_carry__1
       (.CI(hit_50_carry__0_n_0),
        .CO({hit_50_carry__1_n_0,hit_50_carry__1_n_1,hit_50_carry__1_n_2,hit_50_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_50_carry__1_O_UNCONNECTED[3:0]),
        .S({hit_50_carry__1_i_1_n_0,hit_50_carry__1_i_2_n_0,hit_50_carry__1_i_3_n_0,hit_50_carry__1_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_50_carry__1_i_1
       (.I0(\store_reg_n_0_[5][33] ),
        .I1(cam_src__140[33]),
        .I2(cam_src__140[35]),
        .I3(\store_reg_n_0_[5][35] ),
        .I4(cam_src__140[34]),
        .I5(\store_reg_n_0_[5][34] ),
        .O(hit_50_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_50_carry__1_i_2
       (.I0(\store_reg_n_0_[5][30] ),
        .I1(cam_src__140[30]),
        .I2(cam_src__140[32]),
        .I3(\store_reg_n_0_[5][32] ),
        .I4(cam_src__140[31]),
        .I5(\store_reg_n_0_[5][31] ),
        .O(hit_50_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_50_carry__1_i_3
       (.I0(\store_reg_n_0_[5][27] ),
        .I1(cam_src__140[27]),
        .I2(cam_src__140[29]),
        .I3(\store_reg_n_0_[5][29] ),
        .I4(cam_src__140[28]),
        .I5(\store_reg_n_0_[5][28] ),
        .O(hit_50_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_50_carry__1_i_4
       (.I0(\store_reg_n_0_[5][24] ),
        .I1(cam_src__140[24]),
        .I2(cam_src__140[26]),
        .I3(\store_reg_n_0_[5][26] ),
        .I4(cam_src__140[25]),
        .I5(\store_reg_n_0_[5][25] ),
        .O(hit_50_carry__1_i_4_n_0));
  CARRY4 hit_50_carry__2
       (.CI(hit_50_carry__1_n_0),
        .CO({hit_50,hit_50_carry__2_n_1,hit_50_carry__2_n_2,hit_50_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_50_carry__2_O_UNCONNECTED[3:0]),
        .S({hit_50_carry__2_i_1_n_0,hit_50_carry__2_i_2_n_0,hit_50_carry__2_i_3_n_0,hit_50_carry__2_i_4_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    hit_50_carry__2_i_1
       (.I0(\store_reg_n_0_[5][45] ),
        .I1(cam_src__140[45]),
        .I2(\store_reg_n_0_[5][46] ),
        .I3(cam_src__140[46]),
        .O(hit_50_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_50_carry__2_i_2
       (.I0(\store_reg_n_0_[5][42] ),
        .I1(cam_src__140[42]),
        .I2(cam_src__140[44]),
        .I3(\store_reg_n_0_[5][44] ),
        .I4(cam_src__140[43]),
        .I5(\store_reg_n_0_[5][43] ),
        .O(hit_50_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_50_carry__2_i_3
       (.I0(\store_reg_n_0_[5][39] ),
        .I1(cam_src__140[39]),
        .I2(cam_src__140[41]),
        .I3(\store_reg_n_0_[5][41] ),
        .I4(cam_src__140[40]),
        .I5(\store_reg_n_0_[5][40] ),
        .O(hit_50_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_50_carry__2_i_4
       (.I0(\store_reg_n_0_[5][36] ),
        .I1(cam_src__140[36]),
        .I2(cam_src__140[38]),
        .I3(\store_reg_n_0_[5][38] ),
        .I4(cam_src__140[37]),
        .I5(\store_reg_n_0_[5][37] ),
        .O(hit_50_carry__2_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_50_carry_i_1
       (.I0(\store_reg_n_0_[5][9] ),
        .I1(cam_src__140[9]),
        .I2(cam_src__140[11]),
        .I3(\store_reg_n_0_[5][11] ),
        .I4(cam_src__140[10]),
        .I5(\store_reg_n_0_[5][10] ),
        .O(hit_50_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_50_carry_i_2
       (.I0(\store_reg_n_0_[5][6] ),
        .I1(cam_src__140[6]),
        .I2(cam_src__140[8]),
        .I3(\store_reg_n_0_[5][8] ),
        .I4(cam_src__140[7]),
        .I5(\store_reg_n_0_[5][7] ),
        .O(hit_50_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_50_carry_i_3
       (.I0(\store_reg_n_0_[5][3] ),
        .I1(cam_src__140[3]),
        .I2(cam_src__140[5]),
        .I3(\store_reg_n_0_[5][5] ),
        .I4(cam_src__140[4]),
        .I5(\store_reg_n_0_[5][4] ),
        .O(hit_50_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_50_carry_i_4
       (.I0(\store_reg_n_0_[5][0] ),
        .I1(cam_src__140[0]),
        .I2(cam_src__140[2]),
        .I3(\store_reg_n_0_[5][2] ),
        .I4(cam_src__140[1]),
        .I5(\store_reg_n_0_[5][1] ),
        .O(hit_50_carry_i_4_n_0));
  CARRY4 hit_60_carry
       (.CI(1'b0),
        .CO({hit_60_carry_n_0,hit_60_carry_n_1,hit_60_carry_n_2,hit_60_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_60_carry_O_UNCONNECTED[3:0]),
        .S({hit_60_carry_i_1_n_0,hit_60_carry_i_2_n_0,hit_60_carry_i_3_n_0,hit_60_carry_i_4_n_0}));
  CARRY4 hit_60_carry__0
       (.CI(hit_60_carry_n_0),
        .CO({hit_60_carry__0_n_0,hit_60_carry__0_n_1,hit_60_carry__0_n_2,hit_60_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_60_carry__0_O_UNCONNECTED[3:0]),
        .S({hit_60_carry__0_i_1_n_0,hit_60_carry__0_i_2_n_0,hit_60_carry__0_i_3_n_0,hit_60_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_60_carry__0_i_1
       (.I0(\store_reg_n_0_[6][21] ),
        .I1(cam_src__140[21]),
        .I2(cam_src__140[23]),
        .I3(\store_reg_n_0_[6][23] ),
        .I4(cam_src__140[22]),
        .I5(\store_reg_n_0_[6][22] ),
        .O(hit_60_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_60_carry__0_i_2
       (.I0(\store_reg_n_0_[6][18] ),
        .I1(cam_src__140[18]),
        .I2(cam_src__140[20]),
        .I3(\store_reg_n_0_[6][20] ),
        .I4(cam_src__140[19]),
        .I5(\store_reg_n_0_[6][19] ),
        .O(hit_60_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_60_carry__0_i_3
       (.I0(\store_reg_n_0_[6][15] ),
        .I1(cam_src__140[15]),
        .I2(cam_src__140[17]),
        .I3(\store_reg_n_0_[6][17] ),
        .I4(cam_src__140[16]),
        .I5(\store_reg_n_0_[6][16] ),
        .O(hit_60_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_60_carry__0_i_4
       (.I0(\store_reg_n_0_[6][12] ),
        .I1(cam_src__140[12]),
        .I2(cam_src__140[14]),
        .I3(\store_reg_n_0_[6][14] ),
        .I4(cam_src__140[13]),
        .I5(\store_reg_n_0_[6][13] ),
        .O(hit_60_carry__0_i_4_n_0));
  CARRY4 hit_60_carry__1
       (.CI(hit_60_carry__0_n_0),
        .CO({hit_60_carry__1_n_0,hit_60_carry__1_n_1,hit_60_carry__1_n_2,hit_60_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_60_carry__1_O_UNCONNECTED[3:0]),
        .S({hit_60_carry__1_i_1_n_0,hit_60_carry__1_i_2_n_0,hit_60_carry__1_i_3_n_0,hit_60_carry__1_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_60_carry__1_i_1
       (.I0(\store_reg_n_0_[6][33] ),
        .I1(cam_src__140[33]),
        .I2(cam_src__140[35]),
        .I3(\store_reg_n_0_[6][35] ),
        .I4(cam_src__140[34]),
        .I5(\store_reg_n_0_[6][34] ),
        .O(hit_60_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_60_carry__1_i_2
       (.I0(\store_reg_n_0_[6][30] ),
        .I1(cam_src__140[30]),
        .I2(cam_src__140[32]),
        .I3(\store_reg_n_0_[6][32] ),
        .I4(cam_src__140[31]),
        .I5(\store_reg_n_0_[6][31] ),
        .O(hit_60_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_60_carry__1_i_3
       (.I0(\store_reg_n_0_[6][27] ),
        .I1(cam_src__140[27]),
        .I2(cam_src__140[29]),
        .I3(\store_reg_n_0_[6][29] ),
        .I4(cam_src__140[28]),
        .I5(\store_reg_n_0_[6][28] ),
        .O(hit_60_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_60_carry__1_i_4
       (.I0(\store_reg_n_0_[6][24] ),
        .I1(cam_src__140[24]),
        .I2(cam_src__140[26]),
        .I3(\store_reg_n_0_[6][26] ),
        .I4(cam_src__140[25]),
        .I5(\store_reg_n_0_[6][25] ),
        .O(hit_60_carry__1_i_4_n_0));
  CARRY4 hit_60_carry__2
       (.CI(hit_60_carry__1_n_0),
        .CO({hit_60,hit_60_carry__2_n_1,hit_60_carry__2_n_2,hit_60_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_60_carry__2_O_UNCONNECTED[3:0]),
        .S({hit_60_carry__2_i_1_n_0,hit_60_carry__2_i_2_n_0,hit_60_carry__2_i_3_n_0,hit_60_carry__2_i_4_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    hit_60_carry__2_i_1
       (.I0(\store_reg_n_0_[6][45] ),
        .I1(cam_src__140[45]),
        .I2(\store_reg_n_0_[6][46] ),
        .I3(cam_src__140[46]),
        .O(hit_60_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_60_carry__2_i_2
       (.I0(\store_reg_n_0_[6][42] ),
        .I1(cam_src__140[42]),
        .I2(cam_src__140[44]),
        .I3(\store_reg_n_0_[6][44] ),
        .I4(cam_src__140[43]),
        .I5(\store_reg_n_0_[6][43] ),
        .O(hit_60_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_60_carry__2_i_3
       (.I0(\store_reg_n_0_[6][39] ),
        .I1(cam_src__140[39]),
        .I2(cam_src__140[41]),
        .I3(\store_reg_n_0_[6][41] ),
        .I4(cam_src__140[40]),
        .I5(\store_reg_n_0_[6][40] ),
        .O(hit_60_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_60_carry__2_i_4
       (.I0(\store_reg_n_0_[6][36] ),
        .I1(cam_src__140[36]),
        .I2(cam_src__140[38]),
        .I3(\store_reg_n_0_[6][38] ),
        .I4(cam_src__140[37]),
        .I5(\store_reg_n_0_[6][37] ),
        .O(hit_60_carry__2_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_60_carry_i_1
       (.I0(\store_reg_n_0_[6][9] ),
        .I1(cam_src__140[9]),
        .I2(cam_src__140[11]),
        .I3(\store_reg_n_0_[6][11] ),
        .I4(cam_src__140[10]),
        .I5(\store_reg_n_0_[6][10] ),
        .O(hit_60_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_60_carry_i_2
       (.I0(\store_reg_n_0_[6][6] ),
        .I1(cam_src__140[6]),
        .I2(cam_src__140[8]),
        .I3(\store_reg_n_0_[6][8] ),
        .I4(cam_src__140[7]),
        .I5(\store_reg_n_0_[6][7] ),
        .O(hit_60_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_60_carry_i_3
       (.I0(\store_reg_n_0_[6][3] ),
        .I1(cam_src__140[3]),
        .I2(cam_src__140[5]),
        .I3(\store_reg_n_0_[6][5] ),
        .I4(cam_src__140[4]),
        .I5(\store_reg_n_0_[6][4] ),
        .O(hit_60_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_60_carry_i_4
       (.I0(\store_reg_n_0_[6][0] ),
        .I1(cam_src__140[0]),
        .I2(cam_src__140[2]),
        .I3(\store_reg_n_0_[6][2] ),
        .I4(cam_src__140[1]),
        .I5(\store_reg_n_0_[6][1] ),
        .O(hit_60_carry_i_4_n_0));
  CARRY4 hit_70_carry
       (.CI(1'b0),
        .CO({hit_70_carry_n_0,hit_70_carry_n_1,hit_70_carry_n_2,hit_70_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_70_carry_O_UNCONNECTED[3:0]),
        .S({hit_70_carry_i_1_n_0,hit_70_carry_i_2_n_0,hit_70_carry_i_3_n_0,hit_70_carry_i_4_n_0}));
  CARRY4 hit_70_carry__0
       (.CI(hit_70_carry_n_0),
        .CO({hit_70_carry__0_n_0,hit_70_carry__0_n_1,hit_70_carry__0_n_2,hit_70_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_70_carry__0_O_UNCONNECTED[3:0]),
        .S({hit_70_carry__0_i_1_n_0,hit_70_carry__0_i_2_n_0,hit_70_carry__0_i_3_n_0,hit_70_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_70_carry__0_i_1
       (.I0(\store_reg_n_0_[7][21] ),
        .I1(cam_src__140[21]),
        .I2(cam_src__140[23]),
        .I3(\store_reg_n_0_[7][23] ),
        .I4(cam_src__140[22]),
        .I5(\store_reg_n_0_[7][22] ),
        .O(hit_70_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_70_carry__0_i_2
       (.I0(\store_reg_n_0_[7][18] ),
        .I1(cam_src__140[18]),
        .I2(cam_src__140[20]),
        .I3(\store_reg_n_0_[7][20] ),
        .I4(cam_src__140[19]),
        .I5(\store_reg_n_0_[7][19] ),
        .O(hit_70_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_70_carry__0_i_3
       (.I0(\store_reg_n_0_[7][15] ),
        .I1(cam_src__140[15]),
        .I2(cam_src__140[17]),
        .I3(\store_reg_n_0_[7][17] ),
        .I4(cam_src__140[16]),
        .I5(\store_reg_n_0_[7][16] ),
        .O(hit_70_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_70_carry__0_i_4
       (.I0(\store_reg_n_0_[7][12] ),
        .I1(cam_src__140[12]),
        .I2(cam_src__140[14]),
        .I3(\store_reg_n_0_[7][14] ),
        .I4(cam_src__140[13]),
        .I5(\store_reg_n_0_[7][13] ),
        .O(hit_70_carry__0_i_4_n_0));
  CARRY4 hit_70_carry__1
       (.CI(hit_70_carry__0_n_0),
        .CO({hit_70_carry__1_n_0,hit_70_carry__1_n_1,hit_70_carry__1_n_2,hit_70_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_70_carry__1_O_UNCONNECTED[3:0]),
        .S({hit_70_carry__1_i_1_n_0,hit_70_carry__1_i_2_n_0,hit_70_carry__1_i_3_n_0,hit_70_carry__1_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_70_carry__1_i_1
       (.I0(\store_reg_n_0_[7][33] ),
        .I1(cam_src__140[33]),
        .I2(cam_src__140[35]),
        .I3(\store_reg_n_0_[7][35] ),
        .I4(cam_src__140[34]),
        .I5(\store_reg_n_0_[7][34] ),
        .O(hit_70_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_70_carry__1_i_2
       (.I0(\store_reg_n_0_[7][30] ),
        .I1(cam_src__140[30]),
        .I2(cam_src__140[32]),
        .I3(\store_reg_n_0_[7][32] ),
        .I4(cam_src__140[31]),
        .I5(\store_reg_n_0_[7][31] ),
        .O(hit_70_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_70_carry__1_i_3
       (.I0(\store_reg_n_0_[7][27] ),
        .I1(cam_src__140[27]),
        .I2(cam_src__140[29]),
        .I3(\store_reg_n_0_[7][29] ),
        .I4(cam_src__140[28]),
        .I5(\store_reg_n_0_[7][28] ),
        .O(hit_70_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_70_carry__1_i_4
       (.I0(\store_reg_n_0_[7][24] ),
        .I1(cam_src__140[24]),
        .I2(cam_src__140[26]),
        .I3(\store_reg_n_0_[7][26] ),
        .I4(cam_src__140[25]),
        .I5(\store_reg_n_0_[7][25] ),
        .O(hit_70_carry__1_i_4_n_0));
  CARRY4 hit_70_carry__2
       (.CI(hit_70_carry__1_n_0),
        .CO({hit_70,hit_70_carry__2_n_1,hit_70_carry__2_n_2,hit_70_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_70_carry__2_O_UNCONNECTED[3:0]),
        .S({hit_70_carry__2_i_1_n_0,hit_70_carry__2_i_2_n_0,hit_70_carry__2_i_3_n_0,hit_70_carry__2_i_4_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    hit_70_carry__2_i_1
       (.I0(\store_reg_n_0_[7][45] ),
        .I1(cam_src__140[45]),
        .I2(\store_reg_n_0_[7][46] ),
        .I3(cam_src__140[46]),
        .O(hit_70_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_70_carry__2_i_2
       (.I0(\store_reg_n_0_[7][42] ),
        .I1(cam_src__140[42]),
        .I2(cam_src__140[44]),
        .I3(\store_reg_n_0_[7][44] ),
        .I4(cam_src__140[43]),
        .I5(\store_reg_n_0_[7][43] ),
        .O(hit_70_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_70_carry__2_i_3
       (.I0(\store_reg_n_0_[7][39] ),
        .I1(cam_src__140[39]),
        .I2(cam_src__140[41]),
        .I3(\store_reg_n_0_[7][41] ),
        .I4(cam_src__140[40]),
        .I5(\store_reg_n_0_[7][40] ),
        .O(hit_70_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_70_carry__2_i_4
       (.I0(\store_reg_n_0_[7][36] ),
        .I1(cam_src__140[36]),
        .I2(cam_src__140[38]),
        .I3(\store_reg_n_0_[7][38] ),
        .I4(cam_src__140[37]),
        .I5(\store_reg_n_0_[7][37] ),
        .O(hit_70_carry__2_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_70_carry_i_1
       (.I0(\store_reg_n_0_[7][9] ),
        .I1(cam_src__140[9]),
        .I2(cam_src__140[11]),
        .I3(\store_reg_n_0_[7][11] ),
        .I4(cam_src__140[10]),
        .I5(\store_reg_n_0_[7][10] ),
        .O(hit_70_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_70_carry_i_2
       (.I0(\store_reg_n_0_[7][6] ),
        .I1(cam_src__140[6]),
        .I2(cam_src__140[8]),
        .I3(\store_reg_n_0_[7][8] ),
        .I4(cam_src__140[7]),
        .I5(\store_reg_n_0_[7][7] ),
        .O(hit_70_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_70_carry_i_3
       (.I0(\store_reg_n_0_[7][3] ),
        .I1(cam_src__140[3]),
        .I2(cam_src__140[5]),
        .I3(\store_reg_n_0_[7][5] ),
        .I4(cam_src__140[4]),
        .I5(\store_reg_n_0_[7][4] ),
        .O(hit_70_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_70_carry_i_4
       (.I0(\store_reg_n_0_[7][0] ),
        .I1(cam_src__140[0]),
        .I2(cam_src__140[2]),
        .I3(\store_reg_n_0_[7][2] ),
        .I4(cam_src__140[1]),
        .I5(\store_reg_n_0_[7][1] ),
        .O(hit_70_carry_i_4_n_0));
  CARRY4 hit_80_carry
       (.CI(1'b0),
        .CO({hit_80_carry_n_0,hit_80_carry_n_1,hit_80_carry_n_2,hit_80_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_80_carry_O_UNCONNECTED[3:0]),
        .S({hit_80_carry_i_1_n_0,hit_80_carry_i_2_n_0,hit_80_carry_i_3_n_0,hit_80_carry_i_4_n_0}));
  CARRY4 hit_80_carry__0
       (.CI(hit_80_carry_n_0),
        .CO({hit_80_carry__0_n_0,hit_80_carry__0_n_1,hit_80_carry__0_n_2,hit_80_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_80_carry__0_O_UNCONNECTED[3:0]),
        .S({hit_80_carry__0_i_1_n_0,hit_80_carry__0_i_2_n_0,hit_80_carry__0_i_3_n_0,hit_80_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_80_carry__0_i_1
       (.I0(\store_reg_n_0_[8][21] ),
        .I1(cam_src__140[21]),
        .I2(cam_src__140[23]),
        .I3(\store_reg_n_0_[8][23] ),
        .I4(cam_src__140[22]),
        .I5(\store_reg_n_0_[8][22] ),
        .O(hit_80_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_80_carry__0_i_2
       (.I0(\store_reg_n_0_[8][18] ),
        .I1(cam_src__140[18]),
        .I2(cam_src__140[20]),
        .I3(\store_reg_n_0_[8][20] ),
        .I4(cam_src__140[19]),
        .I5(\store_reg_n_0_[8][19] ),
        .O(hit_80_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_80_carry__0_i_3
       (.I0(\store_reg_n_0_[8][15] ),
        .I1(cam_src__140[15]),
        .I2(cam_src__140[17]),
        .I3(\store_reg_n_0_[8][17] ),
        .I4(cam_src__140[16]),
        .I5(\store_reg_n_0_[8][16] ),
        .O(hit_80_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_80_carry__0_i_4
       (.I0(\store_reg_n_0_[8][12] ),
        .I1(cam_src__140[12]),
        .I2(cam_src__140[14]),
        .I3(\store_reg_n_0_[8][14] ),
        .I4(cam_src__140[13]),
        .I5(\store_reg_n_0_[8][13] ),
        .O(hit_80_carry__0_i_4_n_0));
  CARRY4 hit_80_carry__1
       (.CI(hit_80_carry__0_n_0),
        .CO({hit_80_carry__1_n_0,hit_80_carry__1_n_1,hit_80_carry__1_n_2,hit_80_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_80_carry__1_O_UNCONNECTED[3:0]),
        .S({hit_80_carry__1_i_1_n_0,hit_80_carry__1_i_2_n_0,hit_80_carry__1_i_3_n_0,hit_80_carry__1_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_80_carry__1_i_1
       (.I0(\store_reg_n_0_[8][33] ),
        .I1(cam_src__140[33]),
        .I2(cam_src__140[35]),
        .I3(\store_reg_n_0_[8][35] ),
        .I4(cam_src__140[34]),
        .I5(\store_reg_n_0_[8][34] ),
        .O(hit_80_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_80_carry__1_i_2
       (.I0(\store_reg_n_0_[8][30] ),
        .I1(cam_src__140[30]),
        .I2(cam_src__140[32]),
        .I3(\store_reg_n_0_[8][32] ),
        .I4(cam_src__140[31]),
        .I5(\store_reg_n_0_[8][31] ),
        .O(hit_80_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_80_carry__1_i_3
       (.I0(\store_reg_n_0_[8][27] ),
        .I1(cam_src__140[27]),
        .I2(cam_src__140[29]),
        .I3(\store_reg_n_0_[8][29] ),
        .I4(cam_src__140[28]),
        .I5(\store_reg_n_0_[8][28] ),
        .O(hit_80_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_80_carry__1_i_4
       (.I0(\store_reg_n_0_[8][24] ),
        .I1(cam_src__140[24]),
        .I2(cam_src__140[26]),
        .I3(\store_reg_n_0_[8][26] ),
        .I4(cam_src__140[25]),
        .I5(\store_reg_n_0_[8][25] ),
        .O(hit_80_carry__1_i_4_n_0));
  CARRY4 hit_80_carry__2
       (.CI(hit_80_carry__1_n_0),
        .CO({hit_80,hit_80_carry__2_n_1,hit_80_carry__2_n_2,hit_80_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_80_carry__2_O_UNCONNECTED[3:0]),
        .S({hit_80_carry__2_i_1_n_0,hit_80_carry__2_i_2_n_0,hit_80_carry__2_i_3_n_0,hit_80_carry__2_i_4_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    hit_80_carry__2_i_1
       (.I0(\store_reg_n_0_[8][45] ),
        .I1(cam_src__140[45]),
        .I2(\store_reg_n_0_[8][46] ),
        .I3(cam_src__140[46]),
        .O(hit_80_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_80_carry__2_i_2
       (.I0(\store_reg_n_0_[8][42] ),
        .I1(cam_src__140[42]),
        .I2(cam_src__140[44]),
        .I3(\store_reg_n_0_[8][44] ),
        .I4(cam_src__140[43]),
        .I5(\store_reg_n_0_[8][43] ),
        .O(hit_80_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_80_carry__2_i_3
       (.I0(\store_reg_n_0_[8][39] ),
        .I1(cam_src__140[39]),
        .I2(cam_src__140[41]),
        .I3(\store_reg_n_0_[8][41] ),
        .I4(cam_src__140[40]),
        .I5(\store_reg_n_0_[8][40] ),
        .O(hit_80_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_80_carry__2_i_4
       (.I0(\store_reg_n_0_[8][36] ),
        .I1(cam_src__140[36]),
        .I2(cam_src__140[38]),
        .I3(\store_reg_n_0_[8][38] ),
        .I4(cam_src__140[37]),
        .I5(\store_reg_n_0_[8][37] ),
        .O(hit_80_carry__2_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_80_carry_i_1
       (.I0(\store_reg_n_0_[8][9] ),
        .I1(cam_src__140[9]),
        .I2(cam_src__140[11]),
        .I3(\store_reg_n_0_[8][11] ),
        .I4(cam_src__140[10]),
        .I5(\store_reg_n_0_[8][10] ),
        .O(hit_80_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_80_carry_i_2
       (.I0(\store_reg_n_0_[8][6] ),
        .I1(cam_src__140[6]),
        .I2(cam_src__140[8]),
        .I3(\store_reg_n_0_[8][8] ),
        .I4(cam_src__140[7]),
        .I5(\store_reg_n_0_[8][7] ),
        .O(hit_80_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_80_carry_i_3
       (.I0(\store_reg_n_0_[8][3] ),
        .I1(cam_src__140[3]),
        .I2(cam_src__140[5]),
        .I3(\store_reg_n_0_[8][5] ),
        .I4(cam_src__140[4]),
        .I5(\store_reg_n_0_[8][4] ),
        .O(hit_80_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_80_carry_i_4
       (.I0(\store_reg_n_0_[8][0] ),
        .I1(cam_src__140[0]),
        .I2(cam_src__140[2]),
        .I3(\store_reg_n_0_[8][2] ),
        .I4(cam_src__140[1]),
        .I5(\store_reg_n_0_[8][1] ),
        .O(hit_80_carry_i_4_n_0));
  CARRY4 hit_90_carry
       (.CI(1'b0),
        .CO({hit_90_carry_n_0,hit_90_carry_n_1,hit_90_carry_n_2,hit_90_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_90_carry_O_UNCONNECTED[3:0]),
        .S({hit_90_carry_i_1_n_0,hit_90_carry_i_2_n_0,hit_90_carry_i_3_n_0,hit_90_carry_i_4_n_0}));
  CARRY4 hit_90_carry__0
       (.CI(hit_90_carry_n_0),
        .CO({hit_90_carry__0_n_0,hit_90_carry__0_n_1,hit_90_carry__0_n_2,hit_90_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_90_carry__0_O_UNCONNECTED[3:0]),
        .S({hit_90_carry__0_i_1_n_0,hit_90_carry__0_i_2_n_0,hit_90_carry__0_i_3_n_0,hit_90_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_90_carry__0_i_1
       (.I0(\store_reg_n_0_[9][21] ),
        .I1(cam_src__140[21]),
        .I2(cam_src__140[23]),
        .I3(\store_reg_n_0_[9][23] ),
        .I4(cam_src__140[22]),
        .I5(\store_reg_n_0_[9][22] ),
        .O(hit_90_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_90_carry__0_i_2
       (.I0(\store_reg_n_0_[9][18] ),
        .I1(cam_src__140[18]),
        .I2(cam_src__140[20]),
        .I3(\store_reg_n_0_[9][20] ),
        .I4(cam_src__140[19]),
        .I5(\store_reg_n_0_[9][19] ),
        .O(hit_90_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_90_carry__0_i_3
       (.I0(\store_reg_n_0_[9][15] ),
        .I1(cam_src__140[15]),
        .I2(cam_src__140[17]),
        .I3(\store_reg_n_0_[9][17] ),
        .I4(cam_src__140[16]),
        .I5(\store_reg_n_0_[9][16] ),
        .O(hit_90_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_90_carry__0_i_4
       (.I0(\store_reg_n_0_[9][12] ),
        .I1(cam_src__140[12]),
        .I2(cam_src__140[14]),
        .I3(\store_reg_n_0_[9][14] ),
        .I4(cam_src__140[13]),
        .I5(\store_reg_n_0_[9][13] ),
        .O(hit_90_carry__0_i_4_n_0));
  CARRY4 hit_90_carry__1
       (.CI(hit_90_carry__0_n_0),
        .CO({hit_90_carry__1_n_0,hit_90_carry__1_n_1,hit_90_carry__1_n_2,hit_90_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_90_carry__1_O_UNCONNECTED[3:0]),
        .S({hit_90_carry__1_i_1_n_0,hit_90_carry__1_i_2_n_0,hit_90_carry__1_i_3_n_0,hit_90_carry__1_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_90_carry__1_i_1
       (.I0(\store_reg_n_0_[9][33] ),
        .I1(cam_src__140[33]),
        .I2(cam_src__140[35]),
        .I3(\store_reg_n_0_[9][35] ),
        .I4(cam_src__140[34]),
        .I5(\store_reg_n_0_[9][34] ),
        .O(hit_90_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_90_carry__1_i_2
       (.I0(\store_reg_n_0_[9][30] ),
        .I1(cam_src__140[30]),
        .I2(cam_src__140[32]),
        .I3(\store_reg_n_0_[9][32] ),
        .I4(cam_src__140[31]),
        .I5(\store_reg_n_0_[9][31] ),
        .O(hit_90_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_90_carry__1_i_3
       (.I0(\store_reg_n_0_[9][27] ),
        .I1(cam_src__140[27]),
        .I2(cam_src__140[29]),
        .I3(\store_reg_n_0_[9][29] ),
        .I4(cam_src__140[28]),
        .I5(\store_reg_n_0_[9][28] ),
        .O(hit_90_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_90_carry__1_i_4
       (.I0(\store_reg_n_0_[9][24] ),
        .I1(cam_src__140[24]),
        .I2(cam_src__140[26]),
        .I3(\store_reg_n_0_[9][26] ),
        .I4(cam_src__140[25]),
        .I5(\store_reg_n_0_[9][25] ),
        .O(hit_90_carry__1_i_4_n_0));
  CARRY4 hit_90_carry__2
       (.CI(hit_90_carry__1_n_0),
        .CO({hit_90,hit_90_carry__2_n_1,hit_90_carry__2_n_2,hit_90_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_90_carry__2_O_UNCONNECTED[3:0]),
        .S({hit_90_carry__2_i_1_n_0,hit_90_carry__2_i_2_n_0,hit_90_carry__2_i_3_n_0,hit_90_carry__2_i_4_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    hit_90_carry__2_i_1
       (.I0(\store_reg_n_0_[9][45] ),
        .I1(cam_src__140[45]),
        .I2(\store_reg_n_0_[9][46] ),
        .I3(cam_src__140[46]),
        .O(hit_90_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_90_carry__2_i_2
       (.I0(\store_reg_n_0_[9][42] ),
        .I1(cam_src__140[42]),
        .I2(cam_src__140[44]),
        .I3(\store_reg_n_0_[9][44] ),
        .I4(cam_src__140[43]),
        .I5(\store_reg_n_0_[9][43] ),
        .O(hit_90_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_90_carry__2_i_3
       (.I0(\store_reg_n_0_[9][39] ),
        .I1(cam_src__140[39]),
        .I2(cam_src__140[41]),
        .I3(\store_reg_n_0_[9][41] ),
        .I4(cam_src__140[40]),
        .I5(\store_reg_n_0_[9][40] ),
        .O(hit_90_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_90_carry__2_i_4
       (.I0(\store_reg_n_0_[9][36] ),
        .I1(cam_src__140[36]),
        .I2(cam_src__140[38]),
        .I3(\store_reg_n_0_[9][38] ),
        .I4(cam_src__140[37]),
        .I5(\store_reg_n_0_[9][37] ),
        .O(hit_90_carry__2_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_90_carry_i_1
       (.I0(\store_reg_n_0_[9][9] ),
        .I1(cam_src__140[9]),
        .I2(cam_src__140[11]),
        .I3(\store_reg_n_0_[9][11] ),
        .I4(cam_src__140[10]),
        .I5(\store_reg_n_0_[9][10] ),
        .O(hit_90_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_90_carry_i_2
       (.I0(\store_reg_n_0_[9][6] ),
        .I1(cam_src__140[6]),
        .I2(cam_src__140[8]),
        .I3(\store_reg_n_0_[9][8] ),
        .I4(cam_src__140[7]),
        .I5(\store_reg_n_0_[9][7] ),
        .O(hit_90_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_90_carry_i_3
       (.I0(\store_reg_n_0_[9][3] ),
        .I1(cam_src__140[3]),
        .I2(cam_src__140[5]),
        .I3(\store_reg_n_0_[9][5] ),
        .I4(cam_src__140[4]),
        .I5(\store_reg_n_0_[9][4] ),
        .O(hit_90_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_90_carry_i_4
       (.I0(\store_reg_n_0_[9][0] ),
        .I1(cam_src__140[0]),
        .I2(cam_src__140[2]),
        .I3(\store_reg_n_0_[9][2] ),
        .I4(cam_src__140[1]),
        .I5(\store_reg_n_0_[9][1] ),
        .O(hit_90_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    \store[0][47]_i_1__0 
       (.I0(\head_reg[3]_0 ),
        .I1(head_reg__0[1]),
        .I2(head_reg__0[0]),
        .I3(head_reg__0[2]),
        .I4(head_reg__0[3]),
        .O(store));
  LUT5 #(
    .INIT(32'h00000080)) 
    \store[10][47]_i_1__0 
       (.I0(\head_reg[3]_0 ),
        .I1(head_reg__0[3]),
        .I2(head_reg__0[1]),
        .I3(head_reg__0[2]),
        .I4(head_reg__0[0]),
        .O(\store[10][47]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \store[11][47]_i_1__0 
       (.I0(\head_reg[3]_0 ),
        .I1(head_reg__0[1]),
        .I2(head_reg__0[0]),
        .I3(head_reg__0[2]),
        .I4(head_reg__0[3]),
        .O(\store[11][47]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \store[12][47]_i_1__0 
       (.I0(\head_reg[3]_0 ),
        .I1(head_reg__0[2]),
        .I2(head_reg__0[3]),
        .I3(head_reg__0[1]),
        .I4(head_reg__0[0]),
        .O(\store[12][47]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \store[13][47]_i_1__0 
       (.I0(\head_reg[3]_0 ),
        .I1(head_reg__0[3]),
        .I2(head_reg__0[0]),
        .I3(head_reg__0[1]),
        .I4(head_reg__0[2]),
        .O(\store[13][47]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \store[14][47]_i_1__0 
       (.I0(\head_reg[3]_0 ),
        .I1(head_reg__0[1]),
        .I2(head_reg__0[3]),
        .I3(head_reg__0[0]),
        .I4(head_reg__0[2]),
        .O(\store[14][47]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \store[15][47]_i_1__0 
       (.I0(\head_reg[3]_0 ),
        .I1(head_reg__0[1]),
        .I2(head_reg__0[0]),
        .I3(head_reg__0[2]),
        .I4(head_reg__0[3]),
        .O(\store[15][47]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \store[1][47]_i_1__0 
       (.I0(\head_reg[3]_0 ),
        .I1(head_reg__0[1]),
        .I2(head_reg__0[0]),
        .I3(head_reg__0[2]),
        .I4(head_reg__0[3]),
        .O(\store[1][47]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \store[2][47]_i_1__0 
       (.I0(\head_reg[3]_0 ),
        .I1(head_reg__0[0]),
        .I2(head_reg__0[1]),
        .I3(head_reg__0[2]),
        .I4(head_reg__0[3]),
        .O(\store[2][47]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \store[3][47]_i_1__0 
       (.I0(\head_reg[3]_0 ),
        .I1(head_reg__0[1]),
        .I2(head_reg__0[0]),
        .I3(head_reg__0[2]),
        .I4(head_reg__0[3]),
        .O(\store[3][47]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \store[4][47]_i_1__0 
       (.I0(\head_reg[3]_0 ),
        .I1(head_reg__0[1]),
        .I2(head_reg__0[2]),
        .I3(head_reg__0[0]),
        .I4(head_reg__0[3]),
        .O(\store[4][47]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \store[5][47]_i_1__0 
       (.I0(\head_reg[3]_0 ),
        .I1(head_reg__0[2]),
        .I2(head_reg__0[0]),
        .I3(head_reg__0[1]),
        .I4(head_reg__0[3]),
        .O(\store[5][47]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \store[6][47]_i_1__0 
       (.I0(\head_reg[3]_0 ),
        .I1(head_reg__0[2]),
        .I2(head_reg__0[1]),
        .I3(head_reg__0[0]),
        .I4(head_reg__0[3]),
        .O(\store[6][47]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \store[7][47]_i_1__0 
       (.I0(\head_reg[3]_0 ),
        .I1(head_reg__0[1]),
        .I2(head_reg__0[0]),
        .I3(head_reg__0[3]),
        .I4(head_reg__0[2]),
        .O(\store[7][47]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \store[8][47]_i_1__0 
       (.I0(\head_reg[3]_0 ),
        .I1(head_reg__0[1]),
        .I2(head_reg__0[3]),
        .I3(head_reg__0[2]),
        .I4(head_reg__0[0]),
        .O(\store[8][47]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \store[9][47]_i_1__0 
       (.I0(\head_reg[3]_0 ),
        .I1(head_reg__0[3]),
        .I2(head_reg__0[0]),
        .I3(head_reg__0[2]),
        .I4(head_reg__0[1]),
        .O(\store[9][47]_i_1__0_n_0 ));
  FDCE \store_reg[0][0] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\head_reg[0]_0 ),
        .D(Q[0]),
        .Q(\store_reg_n_0_[0][0] ));
  FDCE \store_reg[0][10] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[10]),
        .Q(\store_reg_n_0_[0][10] ));
  FDCE \store_reg[0][11] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[11]),
        .Q(\store_reg_n_0_[0][11] ));
  FDCE \store_reg[0][12] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[12]),
        .Q(\store_reg_n_0_[0][12] ));
  FDCE \store_reg[0][13] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[13]),
        .Q(\store_reg_n_0_[0][13] ));
  FDCE \store_reg[0][14] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[14]),
        .Q(\store_reg_n_0_[0][14] ));
  FDCE \store_reg[0][15] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[15]),
        .Q(\store_reg_n_0_[0][15] ));
  FDCE \store_reg[0][16] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[16]),
        .Q(\store_reg_n_0_[0][16] ));
  FDCE \store_reg[0][17] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[17]),
        .Q(\store_reg_n_0_[0][17] ));
  FDCE \store_reg[0][18] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[18]),
        .Q(\store_reg_n_0_[0][18] ));
  FDCE \store_reg[0][19] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[19]),
        .Q(\store_reg_n_0_[0][19] ));
  FDCE \store_reg[0][1] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\head_reg[0]_0 ),
        .D(Q[1]),
        .Q(\store_reg_n_0_[0][1] ));
  FDCE \store_reg[0][20] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[20]),
        .Q(\store_reg_n_0_[0][20] ));
  FDCE \store_reg[0][21] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[21]),
        .Q(\store_reg_n_0_[0][21] ));
  FDCE \store_reg[0][22] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[22]),
        .Q(\store_reg_n_0_[0][22] ));
  FDCE \store_reg[0][23] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[23]),
        .Q(\store_reg_n_0_[0][23] ));
  FDCE \store_reg[0][24] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[24]),
        .Q(\store_reg_n_0_[0][24] ));
  FDCE \store_reg[0][25] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[25]),
        .Q(\store_reg_n_0_[0][25] ));
  FDCE \store_reg[0][26] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[26]),
        .Q(\store_reg_n_0_[0][26] ));
  FDCE \store_reg[0][27] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[27]),
        .Q(\store_reg_n_0_[0][27] ));
  FDCE \store_reg[0][28] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[28]),
        .Q(\store_reg_n_0_[0][28] ));
  FDCE \store_reg[0][29] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[29]),
        .Q(\store_reg_n_0_[0][29] ));
  FDCE \store_reg[0][2] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\head_reg[0]_0 ),
        .D(Q[2]),
        .Q(\store_reg_n_0_[0][2] ));
  FDCE \store_reg[0][30] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[30]),
        .Q(\store_reg_n_0_[0][30] ));
  FDCE \store_reg[0][31] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[31]),
        .Q(\store_reg_n_0_[0][31] ));
  FDCE \store_reg[0][32] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[32]),
        .Q(\store_reg_n_0_[0][32] ));
  FDCE \store_reg[0][33] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[33]),
        .Q(\store_reg_n_0_[0][33] ));
  FDCE \store_reg[0][34] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[34]),
        .Q(\store_reg_n_0_[0][34] ));
  FDCE \store_reg[0][35] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[35]),
        .Q(\store_reg_n_0_[0][35] ));
  FDCE \store_reg[0][36] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[36]),
        .Q(\store_reg_n_0_[0][36] ));
  FDCE \store_reg[0][37] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[37]),
        .Q(\store_reg_n_0_[0][37] ));
  FDCE \store_reg[0][38] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[38]),
        .Q(\store_reg_n_0_[0][38] ));
  FDCE \store_reg[0][39] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[39]),
        .Q(\store_reg_n_0_[0][39] ));
  FDCE \store_reg[0][3] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\head_reg[0]_0 ),
        .D(Q[3]),
        .Q(\store_reg_n_0_[0][3] ));
  FDCE \store_reg[0][40] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[40]),
        .Q(\store_reg_n_0_[0][40] ));
  FDCE \store_reg[0][41] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[41]),
        .Q(\store_reg_n_0_[0][41] ));
  FDCE \store_reg[0][42] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[42]),
        .Q(\store_reg_n_0_[0][42] ));
  FDCE \store_reg[0][43] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[43]),
        .Q(\store_reg_n_0_[0][43] ));
  FDCE \store_reg[0][44] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[44]),
        .Q(\store_reg_n_0_[0][44] ));
  FDCE \store_reg[0][45] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[45]),
        .Q(\store_reg_n_0_[0][45] ));
  FDCE \store_reg[0][46] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[46]),
        .Q(\store_reg_n_0_[0][46] ));
  FDCE \store_reg[0][47] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\store_reg[4][40]_0 ),
        .D(1'b1),
        .Q(vld_0));
  FDCE \store_reg[0][4] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\head_reg[0]_0 ),
        .D(Q[4]),
        .Q(\store_reg_n_0_[0][4] ));
  FDCE \store_reg[0][5] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\head_reg[0]_0 ),
        .D(Q[5]),
        .Q(\store_reg_n_0_[0][5] ));
  FDCE \store_reg[0][6] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[6]),
        .Q(\store_reg_n_0_[0][6] ));
  FDCE \store_reg[0][7] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[7]),
        .Q(\store_reg_n_0_[0][7] ));
  FDCE \store_reg[0][8] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[8]),
        .Q(\store_reg_n_0_[0][8] ));
  FDCE \store_reg[0][9] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[9]),
        .Q(\store_reg_n_0_[0][9] ));
  FDCE \store_reg[10][0] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[0]),
        .Q(\store_reg_n_0_[10][0] ));
  FDCE \store_reg[10][10] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[10]),
        .Q(\store_reg_n_0_[10][10] ));
  FDCE \store_reg[10][11] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[11]),
        .Q(\store_reg_n_0_[10][11] ));
  FDCE \store_reg[10][12] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[12]),
        .Q(\store_reg_n_0_[10][12] ));
  FDCE \store_reg[10][13] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[13]),
        .Q(\store_reg_n_0_[10][13] ));
  FDCE \store_reg[10][14] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[14]),
        .Q(\store_reg_n_0_[10][14] ));
  FDCE \store_reg[10][15] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[15]),
        .Q(\store_reg_n_0_[10][15] ));
  FDCE \store_reg[10][16] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[16]),
        .Q(\store_reg_n_0_[10][16] ));
  FDCE \store_reg[10][17] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[17]),
        .Q(\store_reg_n_0_[10][17] ));
  FDCE \store_reg[10][18] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[18]),
        .Q(\store_reg_n_0_[10][18] ));
  FDCE \store_reg[10][19] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[19]),
        .Q(\store_reg_n_0_[10][19] ));
  FDCE \store_reg[10][1] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[1]),
        .Q(\store_reg_n_0_[10][1] ));
  FDCE \store_reg[10][20] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[20]),
        .Q(\store_reg_n_0_[10][20] ));
  FDCE \store_reg[10][21] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[21]),
        .Q(\store_reg_n_0_[10][21] ));
  FDCE \store_reg[10][22] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[22]),
        .Q(\store_reg_n_0_[10][22] ));
  FDCE \store_reg[10][23] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[23]),
        .Q(\store_reg_n_0_[10][23] ));
  FDCE \store_reg[10][24] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[24]),
        .Q(\store_reg_n_0_[10][24] ));
  FDCE \store_reg[10][25] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[25]),
        .Q(\store_reg_n_0_[10][25] ));
  FDCE \store_reg[10][26] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[26]),
        .Q(\store_reg_n_0_[10][26] ));
  FDCE \store_reg[10][27] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[27]),
        .Q(\store_reg_n_0_[10][27] ));
  FDCE \store_reg[10][28] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[28]),
        .Q(\store_reg_n_0_[10][28] ));
  FDCE \store_reg[10][29] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[29]),
        .Q(\store_reg_n_0_[10][29] ));
  FDCE \store_reg[10][2] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[2]),
        .Q(\store_reg_n_0_[10][2] ));
  FDCE \store_reg[10][30] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[30]),
        .Q(\store_reg_n_0_[10][30] ));
  FDCE \store_reg[10][31] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[31]),
        .Q(\store_reg_n_0_[10][31] ));
  FDCE \store_reg[10][32] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[32]),
        .Q(\store_reg_n_0_[10][32] ));
  FDCE \store_reg[10][33] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[33]),
        .Q(\store_reg_n_0_[10][33] ));
  FDCE \store_reg[10][34] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[34]),
        .Q(\store_reg_n_0_[10][34] ));
  FDCE \store_reg[10][35] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[35]),
        .Q(\store_reg_n_0_[10][35] ));
  FDCE \store_reg[10][36] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[36]),
        .Q(\store_reg_n_0_[10][36] ));
  FDCE \store_reg[10][37] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[37]),
        .Q(\store_reg_n_0_[10][37] ));
  FDCE \store_reg[10][38] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[38]),
        .Q(\store_reg_n_0_[10][38] ));
  FDCE \store_reg[10][39] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[39]),
        .Q(\store_reg_n_0_[10][39] ));
  FDCE \store_reg[10][3] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[3]),
        .Q(\store_reg_n_0_[10][3] ));
  FDCE \store_reg[10][40] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[40]),
        .Q(\store_reg_n_0_[10][40] ));
  FDCE \store_reg[10][41] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[41]),
        .Q(\store_reg_n_0_[10][41] ));
  FDCE \store_reg[10][42] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[42]),
        .Q(\store_reg_n_0_[10][42] ));
  FDCE \store_reg[10][43] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[43]),
        .Q(\store_reg_n_0_[10][43] ));
  FDCE \store_reg[10][44] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[44]),
        .Q(\store_reg_n_0_[10][44] ));
  FDCE \store_reg[10][45] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[45]),
        .Q(\store_reg_n_0_[10][45] ));
  FDCE \store_reg[10][46] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[46]),
        .Q(\store_reg_n_0_[10][46] ));
  FDCE \store_reg[10][47] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(1'b1),
        .Q(vld_10));
  FDCE \store_reg[10][4] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[4]),
        .Q(\store_reg_n_0_[10][4] ));
  FDCE \store_reg[10][5] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[5]),
        .Q(\store_reg_n_0_[10][5] ));
  FDCE \store_reg[10][6] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[6]),
        .Q(\store_reg_n_0_[10][6] ));
  FDCE \store_reg[10][7] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[7]),
        .Q(\store_reg_n_0_[10][7] ));
  FDCE \store_reg[10][8] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[8]),
        .Q(\store_reg_n_0_[10][8] ));
  FDCE \store_reg[10][9] 
       (.C(gtx_clk),
        .CE(\store[10][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[9]),
        .Q(\store_reg_n_0_[10][9] ));
  FDCE \store_reg[11][0] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[0]),
        .Q(\store_reg_n_0_[11][0] ));
  FDCE \store_reg[11][10] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[10]),
        .Q(\store_reg_n_0_[11][10] ));
  FDCE \store_reg[11][11] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[11]),
        .Q(\store_reg_n_0_[11][11] ));
  FDCE \store_reg[11][12] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[12]),
        .Q(\store_reg_n_0_[11][12] ));
  FDCE \store_reg[11][13] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[13]),
        .Q(\store_reg_n_0_[11][13] ));
  FDCE \store_reg[11][14] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[14]),
        .Q(\store_reg_n_0_[11][14] ));
  FDCE \store_reg[11][15] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[15]),
        .Q(\store_reg_n_0_[11][15] ));
  FDCE \store_reg[11][16] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[16]),
        .Q(\store_reg_n_0_[11][16] ));
  FDCE \store_reg[11][17] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[17]),
        .Q(\store_reg_n_0_[11][17] ));
  FDCE \store_reg[11][18] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[18]),
        .Q(\store_reg_n_0_[11][18] ));
  FDCE \store_reg[11][19] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[19]),
        .Q(\store_reg_n_0_[11][19] ));
  FDCE \store_reg[11][1] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[1]),
        .Q(\store_reg_n_0_[11][1] ));
  FDCE \store_reg[11][20] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[20]),
        .Q(\store_reg_n_0_[11][20] ));
  FDCE \store_reg[11][21] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[21]),
        .Q(\store_reg_n_0_[11][21] ));
  FDCE \store_reg[11][22] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[22]),
        .Q(\store_reg_n_0_[11][22] ));
  FDCE \store_reg[11][23] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[23]),
        .Q(\store_reg_n_0_[11][23] ));
  FDCE \store_reg[11][24] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[24]),
        .Q(\store_reg_n_0_[11][24] ));
  FDCE \store_reg[11][25] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[25]),
        .Q(\store_reg_n_0_[11][25] ));
  FDCE \store_reg[11][26] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[26]),
        .Q(\store_reg_n_0_[11][26] ));
  FDCE \store_reg[11][27] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[27]),
        .Q(\store_reg_n_0_[11][27] ));
  FDCE \store_reg[11][28] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[28]),
        .Q(\store_reg_n_0_[11][28] ));
  FDCE \store_reg[11][29] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[29]),
        .Q(\store_reg_n_0_[11][29] ));
  FDCE \store_reg[11][2] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[2]),
        .Q(\store_reg_n_0_[11][2] ));
  FDCE \store_reg[11][30] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[30]),
        .Q(\store_reg_n_0_[11][30] ));
  FDCE \store_reg[11][31] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[31]),
        .Q(\store_reg_n_0_[11][31] ));
  FDCE \store_reg[11][32] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[32]),
        .Q(\store_reg_n_0_[11][32] ));
  FDCE \store_reg[11][33] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[33]),
        .Q(\store_reg_n_0_[11][33] ));
  FDCE \store_reg[11][34] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[34]),
        .Q(\store_reg_n_0_[11][34] ));
  FDCE \store_reg[11][35] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[35]),
        .Q(\store_reg_n_0_[11][35] ));
  FDCE \store_reg[11][36] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[36]),
        .Q(\store_reg_n_0_[11][36] ));
  FDCE \store_reg[11][37] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[37]),
        .Q(\store_reg_n_0_[11][37] ));
  FDCE \store_reg[11][38] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[38]),
        .Q(\store_reg_n_0_[11][38] ));
  FDCE \store_reg[11][39] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[39]),
        .Q(\store_reg_n_0_[11][39] ));
  FDCE \store_reg[11][3] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[3]),
        .Q(\store_reg_n_0_[11][3] ));
  FDCE \store_reg[11][40] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[40]),
        .Q(\store_reg_n_0_[11][40] ));
  FDCE \store_reg[11][41] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[41]),
        .Q(\store_reg_n_0_[11][41] ));
  FDCE \store_reg[11][42] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[42]),
        .Q(\store_reg_n_0_[11][42] ));
  FDCE \store_reg[11][43] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[43]),
        .Q(\store_reg_n_0_[11][43] ));
  FDCE \store_reg[11][44] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[44]),
        .Q(\store_reg_n_0_[11][44] ));
  FDCE \store_reg[11][45] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[45]),
        .Q(\store_reg_n_0_[11][45] ));
  FDCE \store_reg[11][46] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[46]),
        .Q(\store_reg_n_0_[11][46] ));
  FDCE \store_reg[11][47] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(1'b1),
        .Q(vld_11));
  FDCE \store_reg[11][4] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[4]),
        .Q(\store_reg_n_0_[11][4] ));
  FDCE \store_reg[11][5] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[5]),
        .Q(\store_reg_n_0_[11][5] ));
  FDCE \store_reg[11][6] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[6]),
        .Q(\store_reg_n_0_[11][6] ));
  FDCE \store_reg[11][7] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[7]),
        .Q(\store_reg_n_0_[11][7] ));
  FDCE \store_reg[11][8] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[8]),
        .Q(\store_reg_n_0_[11][8] ));
  FDCE \store_reg[11][9] 
       (.C(gtx_clk),
        .CE(\store[11][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[9]),
        .Q(\store_reg_n_0_[11][9] ));
  FDCE \store_reg[12][0] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[0]),
        .Q(\store_reg_n_0_[12][0] ));
  FDCE \store_reg[12][10] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[10]),
        .Q(\store_reg_n_0_[12][10] ));
  FDCE \store_reg[12][11] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[11]),
        .Q(\store_reg_n_0_[12][11] ));
  FDCE \store_reg[12][12] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[12]),
        .Q(\store_reg_n_0_[12][12] ));
  FDCE \store_reg[12][13] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[13]),
        .Q(\store_reg_n_0_[12][13] ));
  FDCE \store_reg[12][14] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[14]),
        .Q(\store_reg_n_0_[12][14] ));
  FDCE \store_reg[12][15] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[15]),
        .Q(\store_reg_n_0_[12][15] ));
  FDCE \store_reg[12][16] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[16]),
        .Q(\store_reg_n_0_[12][16] ));
  FDCE \store_reg[12][17] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[17]),
        .Q(\store_reg_n_0_[12][17] ));
  FDCE \store_reg[12][18] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[18]),
        .Q(\store_reg_n_0_[12][18] ));
  FDCE \store_reg[12][19] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[19]),
        .Q(\store_reg_n_0_[12][19] ));
  FDCE \store_reg[12][1] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[1]),
        .Q(\store_reg_n_0_[12][1] ));
  FDCE \store_reg[12][20] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[20]),
        .Q(\store_reg_n_0_[12][20] ));
  FDCE \store_reg[12][21] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[21]),
        .Q(\store_reg_n_0_[12][21] ));
  FDCE \store_reg[12][22] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[22]),
        .Q(\store_reg_n_0_[12][22] ));
  FDCE \store_reg[12][23] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[23]),
        .Q(\store_reg_n_0_[12][23] ));
  FDCE \store_reg[12][24] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[24]),
        .Q(\store_reg_n_0_[12][24] ));
  FDCE \store_reg[12][25] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[25]),
        .Q(\store_reg_n_0_[12][25] ));
  FDCE \store_reg[12][26] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[26]),
        .Q(\store_reg_n_0_[12][26] ));
  FDCE \store_reg[12][27] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[27]),
        .Q(\store_reg_n_0_[12][27] ));
  FDCE \store_reg[12][28] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[28]),
        .Q(\store_reg_n_0_[12][28] ));
  FDCE \store_reg[12][29] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[29]),
        .Q(\store_reg_n_0_[12][29] ));
  FDCE \store_reg[12][2] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[2]),
        .Q(\store_reg_n_0_[12][2] ));
  FDCE \store_reg[12][30] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[30]),
        .Q(\store_reg_n_0_[12][30] ));
  FDCE \store_reg[12][31] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[31]),
        .Q(\store_reg_n_0_[12][31] ));
  FDCE \store_reg[12][32] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[32]),
        .Q(\store_reg_n_0_[12][32] ));
  FDCE \store_reg[12][33] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[33]),
        .Q(\store_reg_n_0_[12][33] ));
  FDCE \store_reg[12][34] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[34]),
        .Q(\store_reg_n_0_[12][34] ));
  FDCE \store_reg[12][35] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[35]),
        .Q(\store_reg_n_0_[12][35] ));
  FDCE \store_reg[12][36] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[36]),
        .Q(\store_reg_n_0_[12][36] ));
  FDCE \store_reg[12][37] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[37]),
        .Q(\store_reg_n_0_[12][37] ));
  FDCE \store_reg[12][38] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[38]),
        .Q(\store_reg_n_0_[12][38] ));
  FDCE \store_reg[12][39] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[39]),
        .Q(\store_reg_n_0_[12][39] ));
  FDCE \store_reg[12][3] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[3]),
        .Q(\store_reg_n_0_[12][3] ));
  FDCE \store_reg[12][40] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[40]),
        .Q(\store_reg_n_0_[12][40] ));
  FDCE \store_reg[12][41] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[41]),
        .Q(\store_reg_n_0_[12][41] ));
  FDCE \store_reg[12][42] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[42]),
        .Q(\store_reg_n_0_[12][42] ));
  FDCE \store_reg[12][43] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[43]),
        .Q(\store_reg_n_0_[12][43] ));
  FDCE \store_reg[12][44] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[44]),
        .Q(\store_reg_n_0_[12][44] ));
  FDCE \store_reg[12][45] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[45]),
        .Q(\store_reg_n_0_[12][45] ));
  FDCE \store_reg[12][46] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[46]),
        .Q(\store_reg_n_0_[12][46] ));
  FDCE \store_reg[12][47] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(1'b1),
        .Q(vld_12));
  FDCE \store_reg[12][4] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[4]),
        .Q(\store_reg_n_0_[12][4] ));
  FDCE \store_reg[12][5] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[5]),
        .Q(\store_reg_n_0_[12][5] ));
  FDCE \store_reg[12][6] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[6]),
        .Q(\store_reg_n_0_[12][6] ));
  FDCE \store_reg[12][7] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[7]),
        .Q(\store_reg_n_0_[12][7] ));
  FDCE \store_reg[12][8] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[8]),
        .Q(\store_reg_n_0_[12][8] ));
  FDCE \store_reg[12][9] 
       (.C(gtx_clk),
        .CE(\store[12][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[9]),
        .Q(\store_reg_n_0_[12][9] ));
  FDCE \store_reg[13][0] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[0]),
        .Q(\store_reg_n_0_[13][0] ));
  FDCE \store_reg[13][10] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[10]),
        .Q(\store_reg_n_0_[13][10] ));
  FDCE \store_reg[13][11] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[11]),
        .Q(\store_reg_n_0_[13][11] ));
  FDCE \store_reg[13][12] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[12]),
        .Q(\store_reg_n_0_[13][12] ));
  FDCE \store_reg[13][13] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[13]),
        .Q(\store_reg_n_0_[13][13] ));
  FDCE \store_reg[13][14] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[14]),
        .Q(\store_reg_n_0_[13][14] ));
  FDCE \store_reg[13][15] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[15]),
        .Q(\store_reg_n_0_[13][15] ));
  FDCE \store_reg[13][16] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[16]),
        .Q(\store_reg_n_0_[13][16] ));
  FDCE \store_reg[13][17] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[17]),
        .Q(\store_reg_n_0_[13][17] ));
  FDCE \store_reg[13][18] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[18]),
        .Q(\store_reg_n_0_[13][18] ));
  FDCE \store_reg[13][19] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[19]),
        .Q(\store_reg_n_0_[13][19] ));
  FDCE \store_reg[13][1] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[1]),
        .Q(\store_reg_n_0_[13][1] ));
  FDCE \store_reg[13][20] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[20]),
        .Q(\store_reg_n_0_[13][20] ));
  FDCE \store_reg[13][21] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[21]),
        .Q(\store_reg_n_0_[13][21] ));
  FDCE \store_reg[13][22] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[22]),
        .Q(\store_reg_n_0_[13][22] ));
  FDCE \store_reg[13][23] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[23]),
        .Q(\store_reg_n_0_[13][23] ));
  FDCE \store_reg[13][24] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[24]),
        .Q(\store_reg_n_0_[13][24] ));
  FDCE \store_reg[13][25] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[25]),
        .Q(\store_reg_n_0_[13][25] ));
  FDCE \store_reg[13][26] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[26]),
        .Q(\store_reg_n_0_[13][26] ));
  FDCE \store_reg[13][27] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[27]),
        .Q(\store_reg_n_0_[13][27] ));
  FDCE \store_reg[13][28] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[28]),
        .Q(\store_reg_n_0_[13][28] ));
  FDCE \store_reg[13][29] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[29]),
        .Q(\store_reg_n_0_[13][29] ));
  FDCE \store_reg[13][2] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[2]),
        .Q(\store_reg_n_0_[13][2] ));
  FDCE \store_reg[13][30] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[30]),
        .Q(\store_reg_n_0_[13][30] ));
  FDCE \store_reg[13][31] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[31]),
        .Q(\store_reg_n_0_[13][31] ));
  FDCE \store_reg[13][32] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[32]),
        .Q(\store_reg_n_0_[13][32] ));
  FDCE \store_reg[13][33] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[33]),
        .Q(\store_reg_n_0_[13][33] ));
  FDCE \store_reg[13][34] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[34]),
        .Q(\store_reg_n_0_[13][34] ));
  FDCE \store_reg[13][35] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[35]),
        .Q(\store_reg_n_0_[13][35] ));
  FDCE \store_reg[13][36] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[36]),
        .Q(\store_reg_n_0_[13][36] ));
  FDCE \store_reg[13][37] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[37]),
        .Q(\store_reg_n_0_[13][37] ));
  FDCE \store_reg[13][38] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[38]),
        .Q(\store_reg_n_0_[13][38] ));
  FDCE \store_reg[13][39] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[39]),
        .Q(\store_reg_n_0_[13][39] ));
  FDCE \store_reg[13][3] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[3]),
        .Q(\store_reg_n_0_[13][3] ));
  FDCE \store_reg[13][40] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[40]),
        .Q(\store_reg_n_0_[13][40] ));
  FDCE \store_reg[13][41] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[41]),
        .Q(\store_reg_n_0_[13][41] ));
  FDCE \store_reg[13][42] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[42]),
        .Q(\store_reg_n_0_[13][42] ));
  FDCE \store_reg[13][43] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[43]),
        .Q(\store_reg_n_0_[13][43] ));
  FDCE \store_reg[13][44] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[44]),
        .Q(\store_reg_n_0_[13][44] ));
  FDCE \store_reg[13][45] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[45]),
        .Q(\store_reg_n_0_[13][45] ));
  FDCE \store_reg[13][46] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[46]),
        .Q(\store_reg_n_0_[13][46] ));
  FDCE \store_reg[13][47] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(1'b1),
        .Q(vld_13));
  FDCE \store_reg[13][4] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[4]),
        .Q(\store_reg_n_0_[13][4] ));
  FDCE \store_reg[13][5] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[5]),
        .Q(\store_reg_n_0_[13][5] ));
  FDCE \store_reg[13][6] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[6]),
        .Q(\store_reg_n_0_[13][6] ));
  FDCE \store_reg[13][7] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[7]),
        .Q(\store_reg_n_0_[13][7] ));
  FDCE \store_reg[13][8] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[8]),
        .Q(\store_reg_n_0_[13][8] ));
  FDCE \store_reg[13][9] 
       (.C(gtx_clk),
        .CE(\store[13][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[9]),
        .Q(\store_reg_n_0_[13][9] ));
  FDCE \store_reg[14][0] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[0]),
        .Q(\store_reg_n_0_[14][0] ));
  FDCE \store_reg[14][10] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[10]),
        .Q(\store_reg_n_0_[14][10] ));
  FDCE \store_reg[14][11] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[11]),
        .Q(\store_reg_n_0_[14][11] ));
  FDCE \store_reg[14][12] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[12]),
        .Q(\store_reg_n_0_[14][12] ));
  FDCE \store_reg[14][13] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[13]),
        .Q(\store_reg_n_0_[14][13] ));
  FDCE \store_reg[14][14] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[14]),
        .Q(\store_reg_n_0_[14][14] ));
  FDCE \store_reg[14][15] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[15]),
        .Q(\store_reg_n_0_[14][15] ));
  FDCE \store_reg[14][16] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[16]),
        .Q(\store_reg_n_0_[14][16] ));
  FDCE \store_reg[14][17] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[17]),
        .Q(\store_reg_n_0_[14][17] ));
  FDCE \store_reg[14][18] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[18]),
        .Q(\store_reg_n_0_[14][18] ));
  FDCE \store_reg[14][19] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[19]),
        .Q(\store_reg_n_0_[14][19] ));
  FDCE \store_reg[14][1] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[1]),
        .Q(\store_reg_n_0_[14][1] ));
  FDCE \store_reg[14][20] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[20]),
        .Q(\store_reg_n_0_[14][20] ));
  FDCE \store_reg[14][21] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[21]),
        .Q(\store_reg_n_0_[14][21] ));
  FDCE \store_reg[14][22] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[22]),
        .Q(\store_reg_n_0_[14][22] ));
  FDCE \store_reg[14][23] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[23]),
        .Q(\store_reg_n_0_[14][23] ));
  FDCE \store_reg[14][24] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[24]),
        .Q(\store_reg_n_0_[14][24] ));
  FDCE \store_reg[14][25] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[25]),
        .Q(\store_reg_n_0_[14][25] ));
  FDCE \store_reg[14][26] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[26]),
        .Q(\store_reg_n_0_[14][26] ));
  FDCE \store_reg[14][27] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[27]),
        .Q(\store_reg_n_0_[14][27] ));
  FDCE \store_reg[14][28] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[28]),
        .Q(\store_reg_n_0_[14][28] ));
  FDCE \store_reg[14][29] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[29]),
        .Q(\store_reg_n_0_[14][29] ));
  FDCE \store_reg[14][2] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[2]),
        .Q(\store_reg_n_0_[14][2] ));
  FDCE \store_reg[14][30] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[30]),
        .Q(\store_reg_n_0_[14][30] ));
  FDCE \store_reg[14][31] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[31]),
        .Q(\store_reg_n_0_[14][31] ));
  FDCE \store_reg[14][32] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[32]),
        .Q(\store_reg_n_0_[14][32] ));
  FDCE \store_reg[14][33] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[33]),
        .Q(\store_reg_n_0_[14][33] ));
  FDCE \store_reg[14][34] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[34]),
        .Q(\store_reg_n_0_[14][34] ));
  FDCE \store_reg[14][35] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[35]),
        .Q(\store_reg_n_0_[14][35] ));
  FDCE \store_reg[14][36] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[36]),
        .Q(\store_reg_n_0_[14][36] ));
  FDCE \store_reg[14][37] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[37]),
        .Q(\store_reg_n_0_[14][37] ));
  FDCE \store_reg[14][38] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[38]),
        .Q(\store_reg_n_0_[14][38] ));
  FDCE \store_reg[14][39] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[39]),
        .Q(\store_reg_n_0_[14][39] ));
  FDCE \store_reg[14][3] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[3]),
        .Q(\store_reg_n_0_[14][3] ));
  FDCE \store_reg[14][40] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[40]),
        .Q(\store_reg_n_0_[14][40] ));
  FDCE \store_reg[14][41] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[41]),
        .Q(\store_reg_n_0_[14][41] ));
  FDCE \store_reg[14][42] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[42]),
        .Q(\store_reg_n_0_[14][42] ));
  FDCE \store_reg[14][43] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[43]),
        .Q(\store_reg_n_0_[14][43] ));
  FDCE \store_reg[14][44] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[44]),
        .Q(\store_reg_n_0_[14][44] ));
  FDCE \store_reg[14][45] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[45]),
        .Q(\store_reg_n_0_[14][45] ));
  FDCE \store_reg[14][46] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[46]),
        .Q(\store_reg_n_0_[14][46] ));
  FDCE \store_reg[14][47] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(1'b1),
        .Q(vld_14));
  FDCE \store_reg[14][4] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[4]),
        .Q(\store_reg_n_0_[14][4] ));
  FDCE \store_reg[14][5] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[5]),
        .Q(\store_reg_n_0_[14][5] ));
  FDCE \store_reg[14][6] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[6]),
        .Q(\store_reg_n_0_[14][6] ));
  FDCE \store_reg[14][7] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[7]),
        .Q(\store_reg_n_0_[14][7] ));
  FDCE \store_reg[14][8] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[8]),
        .Q(\store_reg_n_0_[14][8] ));
  FDCE \store_reg[14][9] 
       (.C(gtx_clk),
        .CE(\store[14][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[9]),
        .Q(\store_reg_n_0_[14][9] ));
  FDCE \store_reg[15][0] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[0]),
        .Q(\store_reg_n_0_[15][0] ));
  FDCE \store_reg[15][10] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[10]),
        .Q(\store_reg_n_0_[15][10] ));
  FDCE \store_reg[15][11] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[11]),
        .Q(\store_reg_n_0_[15][11] ));
  FDCE \store_reg[15][12] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[12]),
        .Q(\store_reg_n_0_[15][12] ));
  FDCE \store_reg[15][13] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[13]),
        .Q(\store_reg_n_0_[15][13] ));
  FDCE \store_reg[15][14] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[14]),
        .Q(\store_reg_n_0_[15][14] ));
  FDCE \store_reg[15][15] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[15]),
        .Q(\store_reg_n_0_[15][15] ));
  FDCE \store_reg[15][16] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[16]),
        .Q(\store_reg_n_0_[15][16] ));
  FDCE \store_reg[15][17] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[17]),
        .Q(\store_reg_n_0_[15][17] ));
  FDCE \store_reg[15][18] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[18]),
        .Q(\store_reg_n_0_[15][18] ));
  FDCE \store_reg[15][19] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[19]),
        .Q(\store_reg_n_0_[15][19] ));
  FDCE \store_reg[15][1] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[1]),
        .Q(\store_reg_n_0_[15][1] ));
  FDCE \store_reg[15][20] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[20]),
        .Q(\store_reg_n_0_[15][20] ));
  FDCE \store_reg[15][21] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[21]),
        .Q(\store_reg_n_0_[15][21] ));
  FDCE \store_reg[15][22] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[22]),
        .Q(\store_reg_n_0_[15][22] ));
  FDCE \store_reg[15][23] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[23]),
        .Q(\store_reg_n_0_[15][23] ));
  FDCE \store_reg[15][24] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[24]),
        .Q(\store_reg_n_0_[15][24] ));
  FDCE \store_reg[15][25] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[25]),
        .Q(\store_reg_n_0_[15][25] ));
  FDCE \store_reg[15][26] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[26]),
        .Q(\store_reg_n_0_[15][26] ));
  FDCE \store_reg[15][27] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[27]),
        .Q(\store_reg_n_0_[15][27] ));
  FDCE \store_reg[15][28] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[28]),
        .Q(\store_reg_n_0_[15][28] ));
  FDCE \store_reg[15][29] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[29]),
        .Q(\store_reg_n_0_[15][29] ));
  FDCE \store_reg[15][2] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[2]),
        .Q(\store_reg_n_0_[15][2] ));
  FDCE \store_reg[15][30] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[30]),
        .Q(\store_reg_n_0_[15][30] ));
  FDCE \store_reg[15][31] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[31]),
        .Q(\store_reg_n_0_[15][31] ));
  FDCE \store_reg[15][32] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[32]),
        .Q(\store_reg_n_0_[15][32] ));
  FDCE \store_reg[15][33] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[33]),
        .Q(\store_reg_n_0_[15][33] ));
  FDCE \store_reg[15][34] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[34]),
        .Q(\store_reg_n_0_[15][34] ));
  FDCE \store_reg[15][35] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[35]),
        .Q(\store_reg_n_0_[15][35] ));
  FDCE \store_reg[15][36] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[36]),
        .Q(\store_reg_n_0_[15][36] ));
  FDCE \store_reg[15][37] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[37]),
        .Q(\store_reg_n_0_[15][37] ));
  FDCE \store_reg[15][38] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[38]),
        .Q(\store_reg_n_0_[15][38] ));
  FDCE \store_reg[15][39] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[39]),
        .Q(\store_reg_n_0_[15][39] ));
  FDCE \store_reg[15][3] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[3]),
        .Q(\store_reg_n_0_[15][3] ));
  FDCE \store_reg[15][40] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[40]),
        .Q(\store_reg_n_0_[15][40] ));
  FDCE \store_reg[15][41] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[41]),
        .Q(\store_reg_n_0_[15][41] ));
  FDCE \store_reg[15][42] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[42]),
        .Q(\store_reg_n_0_[15][42] ));
  FDCE \store_reg[15][43] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[43]),
        .Q(\store_reg_n_0_[15][43] ));
  FDCE \store_reg[15][44] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[44]),
        .Q(\store_reg_n_0_[15][44] ));
  FDCE \store_reg[15][45] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[45]),
        .Q(\store_reg_n_0_[15][45] ));
  FDCE \store_reg[15][46] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[46]),
        .Q(\store_reg_n_0_[15][46] ));
  FDCE \store_reg[15][47] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][47]_0 ),
        .D(1'b1),
        .Q(vld_15));
  FDCE \store_reg[15][4] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[4]),
        .Q(\store_reg_n_0_[15][4] ));
  FDCE \store_reg[15][5] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[5]),
        .Q(\store_reg_n_0_[15][5] ));
  FDCE \store_reg[15][6] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[6]),
        .Q(\store_reg_n_0_[15][6] ));
  FDCE \store_reg[15][7] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[7]),
        .Q(\store_reg_n_0_[15][7] ));
  FDCE \store_reg[15][8] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[8]),
        .Q(\store_reg_n_0_[15][8] ));
  FDCE \store_reg[15][9] 
       (.C(gtx_clk),
        .CE(\store[15][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[9]),
        .Q(\store_reg_n_0_[15][9] ));
  FDCE \store_reg[1][0] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[0]),
        .Q(\store_reg_n_0_[1][0] ));
  FDCE \store_reg[1][10] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[10]),
        .Q(\store_reg_n_0_[1][10] ));
  FDCE \store_reg[1][11] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[11]),
        .Q(\store_reg_n_0_[1][11] ));
  FDCE \store_reg[1][12] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[12]),
        .Q(\store_reg_n_0_[1][12] ));
  FDCE \store_reg[1][13] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[13]),
        .Q(\store_reg_n_0_[1][13] ));
  FDCE \store_reg[1][14] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[14]),
        .Q(\store_reg_n_0_[1][14] ));
  FDCE \store_reg[1][15] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[15]),
        .Q(\store_reg_n_0_[1][15] ));
  FDCE \store_reg[1][16] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[16]),
        .Q(\store_reg_n_0_[1][16] ));
  FDCE \store_reg[1][17] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[17]),
        .Q(\store_reg_n_0_[1][17] ));
  FDCE \store_reg[1][18] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[18]),
        .Q(\store_reg_n_0_[1][18] ));
  FDCE \store_reg[1][19] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[19]),
        .Q(\store_reg_n_0_[1][19] ));
  FDCE \store_reg[1][1] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[1]),
        .Q(\store_reg_n_0_[1][1] ));
  FDCE \store_reg[1][20] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[20]),
        .Q(\store_reg_n_0_[1][20] ));
  FDCE \store_reg[1][21] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[21]),
        .Q(\store_reg_n_0_[1][21] ));
  FDCE \store_reg[1][22] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[22]),
        .Q(\store_reg_n_0_[1][22] ));
  FDCE \store_reg[1][23] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[23]),
        .Q(\store_reg_n_0_[1][23] ));
  FDCE \store_reg[1][24] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[24]),
        .Q(\store_reg_n_0_[1][24] ));
  FDCE \store_reg[1][25] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[25]),
        .Q(\store_reg_n_0_[1][25] ));
  FDCE \store_reg[1][26] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[26]),
        .Q(\store_reg_n_0_[1][26] ));
  FDCE \store_reg[1][27] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[27]),
        .Q(\store_reg_n_0_[1][27] ));
  FDCE \store_reg[1][28] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[28]),
        .Q(\store_reg_n_0_[1][28] ));
  FDCE \store_reg[1][29] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[29]),
        .Q(\store_reg_n_0_[1][29] ));
  FDCE \store_reg[1][2] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[2]),
        .Q(\store_reg_n_0_[1][2] ));
  FDCE \store_reg[1][30] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[30]),
        .Q(\store_reg_n_0_[1][30] ));
  FDCE \store_reg[1][31] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[31]),
        .Q(\store_reg_n_0_[1][31] ));
  FDCE \store_reg[1][32] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[32]),
        .Q(\store_reg_n_0_[1][32] ));
  FDCE \store_reg[1][33] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[33]),
        .Q(\store_reg_n_0_[1][33] ));
  FDCE \store_reg[1][34] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[34]),
        .Q(\store_reg_n_0_[1][34] ));
  FDCE \store_reg[1][35] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[35]),
        .Q(\store_reg_n_0_[1][35] ));
  FDCE \store_reg[1][36] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[36]),
        .Q(\store_reg_n_0_[1][36] ));
  FDCE \store_reg[1][37] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[37]),
        .Q(\store_reg_n_0_[1][37] ));
  FDCE \store_reg[1][38] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[38]),
        .Q(\store_reg_n_0_[1][38] ));
  FDCE \store_reg[1][39] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[39]),
        .Q(\store_reg_n_0_[1][39] ));
  FDCE \store_reg[1][3] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[3]),
        .Q(\store_reg_n_0_[1][3] ));
  FDCE \store_reg[1][40] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[40]),
        .Q(\store_reg_n_0_[1][40] ));
  FDCE \store_reg[1][41] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[41]),
        .Q(\store_reg_n_0_[1][41] ));
  FDCE \store_reg[1][42] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[42]),
        .Q(\store_reg_n_0_[1][42] ));
  FDCE \store_reg[1][43] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[43]),
        .Q(\store_reg_n_0_[1][43] ));
  FDCE \store_reg[1][44] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[44]),
        .Q(\store_reg_n_0_[1][44] ));
  FDCE \store_reg[1][45] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[45]),
        .Q(\store_reg_n_0_[1][45] ));
  FDCE \store_reg[1][46] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[46]),
        .Q(\store_reg_n_0_[1][46] ));
  FDCE \store_reg[1][47] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(1'b1),
        .Q(vld_1));
  FDCE \store_reg[1][4] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[4]),
        .Q(\store_reg_n_0_[1][4] ));
  FDCE \store_reg[1][5] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[5]),
        .Q(\store_reg_n_0_[1][5] ));
  FDCE \store_reg[1][6] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[6]),
        .Q(\store_reg_n_0_[1][6] ));
  FDCE \store_reg[1][7] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[7]),
        .Q(\store_reg_n_0_[1][7] ));
  FDCE \store_reg[1][8] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[8]),
        .Q(\store_reg_n_0_[1][8] ));
  FDCE \store_reg[1][9] 
       (.C(gtx_clk),
        .CE(\store[1][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[9]),
        .Q(\store_reg_n_0_[1][9] ));
  FDCE \store_reg[2][0] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[0]),
        .Q(\store_reg_n_0_[2][0] ));
  FDCE \store_reg[2][10] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[10]),
        .Q(\store_reg_n_0_[2][10] ));
  FDCE \store_reg[2][11] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[11]),
        .Q(\store_reg_n_0_[2][11] ));
  FDCE \store_reg[2][12] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[12]),
        .Q(\store_reg_n_0_[2][12] ));
  FDCE \store_reg[2][13] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[13]),
        .Q(\store_reg_n_0_[2][13] ));
  FDCE \store_reg[2][14] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[14]),
        .Q(\store_reg_n_0_[2][14] ));
  FDCE \store_reg[2][15] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[15]),
        .Q(\store_reg_n_0_[2][15] ));
  FDCE \store_reg[2][16] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[16]),
        .Q(\store_reg_n_0_[2][16] ));
  FDCE \store_reg[2][17] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[17]),
        .Q(\store_reg_n_0_[2][17] ));
  FDCE \store_reg[2][18] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[18]),
        .Q(\store_reg_n_0_[2][18] ));
  FDCE \store_reg[2][19] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[19]),
        .Q(\store_reg_n_0_[2][19] ));
  FDCE \store_reg[2][1] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[1]),
        .Q(\store_reg_n_0_[2][1] ));
  FDCE \store_reg[2][20] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[20]),
        .Q(\store_reg_n_0_[2][20] ));
  FDCE \store_reg[2][21] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[21]),
        .Q(\store_reg_n_0_[2][21] ));
  FDCE \store_reg[2][22] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[22]),
        .Q(\store_reg_n_0_[2][22] ));
  FDCE \store_reg[2][23] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[23]),
        .Q(\store_reg_n_0_[2][23] ));
  FDCE \store_reg[2][24] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[24]),
        .Q(\store_reg_n_0_[2][24] ));
  FDCE \store_reg[2][25] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[25]),
        .Q(\store_reg_n_0_[2][25] ));
  FDCE \store_reg[2][26] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[26]),
        .Q(\store_reg_n_0_[2][26] ));
  FDCE \store_reg[2][27] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[27]),
        .Q(\store_reg_n_0_[2][27] ));
  FDCE \store_reg[2][28] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[28]),
        .Q(\store_reg_n_0_[2][28] ));
  FDCE \store_reg[2][29] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[29]),
        .Q(\store_reg_n_0_[2][29] ));
  FDCE \store_reg[2][2] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[2]),
        .Q(\store_reg_n_0_[2][2] ));
  FDCE \store_reg[2][30] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[30]),
        .Q(\store_reg_n_0_[2][30] ));
  FDCE \store_reg[2][31] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[31]),
        .Q(\store_reg_n_0_[2][31] ));
  FDCE \store_reg[2][32] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[32]),
        .Q(\store_reg_n_0_[2][32] ));
  FDCE \store_reg[2][33] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[33]),
        .Q(\store_reg_n_0_[2][33] ));
  FDCE \store_reg[2][34] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[34]),
        .Q(\store_reg_n_0_[2][34] ));
  FDCE \store_reg[2][35] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[35]),
        .Q(\store_reg_n_0_[2][35] ));
  FDCE \store_reg[2][36] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[36]),
        .Q(\store_reg_n_0_[2][36] ));
  FDCE \store_reg[2][37] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[37]),
        .Q(\store_reg_n_0_[2][37] ));
  FDCE \store_reg[2][38] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[38]),
        .Q(\store_reg_n_0_[2][38] ));
  FDCE \store_reg[2][39] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[39]),
        .Q(\store_reg_n_0_[2][39] ));
  FDCE \store_reg[2][3] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[3]),
        .Q(\store_reg_n_0_[2][3] ));
  FDCE \store_reg[2][40] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[40]),
        .Q(\store_reg_n_0_[2][40] ));
  FDCE \store_reg[2][41] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[41]),
        .Q(\store_reg_n_0_[2][41] ));
  FDCE \store_reg[2][42] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[42]),
        .Q(\store_reg_n_0_[2][42] ));
  FDCE \store_reg[2][43] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[43]),
        .Q(\store_reg_n_0_[2][43] ));
  FDCE \store_reg[2][44] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[44]),
        .Q(\store_reg_n_0_[2][44] ));
  FDCE \store_reg[2][45] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[45]),
        .Q(\store_reg_n_0_[2][45] ));
  FDCE \store_reg[2][46] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[46]),
        .Q(\store_reg_n_0_[2][46] ));
  FDCE \store_reg[2][47] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(1'b1),
        .Q(vld_2));
  FDCE \store_reg[2][4] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[4]),
        .Q(\store_reg_n_0_[2][4] ));
  FDCE \store_reg[2][5] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[5]),
        .Q(\store_reg_n_0_[2][5] ));
  FDCE \store_reg[2][6] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[6]),
        .Q(\store_reg_n_0_[2][6] ));
  FDCE \store_reg[2][7] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[7]),
        .Q(\store_reg_n_0_[2][7] ));
  FDCE \store_reg[2][8] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[8]),
        .Q(\store_reg_n_0_[2][8] ));
  FDCE \store_reg[2][9] 
       (.C(gtx_clk),
        .CE(\store[2][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[9]),
        .Q(\store_reg_n_0_[2][9] ));
  FDCE \store_reg[3][0] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[0]),
        .Q(\store_reg_n_0_[3][0] ));
  FDCE \store_reg[3][10] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[10]),
        .Q(\store_reg_n_0_[3][10] ));
  FDCE \store_reg[3][11] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[11]),
        .Q(\store_reg_n_0_[3][11] ));
  FDCE \store_reg[3][12] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[12]),
        .Q(\store_reg_n_0_[3][12] ));
  FDCE \store_reg[3][13] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[13]),
        .Q(\store_reg_n_0_[3][13] ));
  FDCE \store_reg[3][14] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[14]),
        .Q(\store_reg_n_0_[3][14] ));
  FDCE \store_reg[3][15] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[15]),
        .Q(\store_reg_n_0_[3][15] ));
  FDCE \store_reg[3][16] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[16]),
        .Q(\store_reg_n_0_[3][16] ));
  FDCE \store_reg[3][17] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[17]),
        .Q(\store_reg_n_0_[3][17] ));
  FDCE \store_reg[3][18] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[18]),
        .Q(\store_reg_n_0_[3][18] ));
  FDCE \store_reg[3][19] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[19]),
        .Q(\store_reg_n_0_[3][19] ));
  FDCE \store_reg[3][1] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[1]),
        .Q(\store_reg_n_0_[3][1] ));
  FDCE \store_reg[3][20] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[20]),
        .Q(\store_reg_n_0_[3][20] ));
  FDCE \store_reg[3][21] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[21]),
        .Q(\store_reg_n_0_[3][21] ));
  FDCE \store_reg[3][22] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[22]),
        .Q(\store_reg_n_0_[3][22] ));
  FDCE \store_reg[3][23] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[23]),
        .Q(\store_reg_n_0_[3][23] ));
  FDCE \store_reg[3][24] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[24]),
        .Q(\store_reg_n_0_[3][24] ));
  FDCE \store_reg[3][25] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[25]),
        .Q(\store_reg_n_0_[3][25] ));
  FDCE \store_reg[3][26] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[26]),
        .Q(\store_reg_n_0_[3][26] ));
  FDCE \store_reg[3][27] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[27]),
        .Q(\store_reg_n_0_[3][27] ));
  FDCE \store_reg[3][28] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[28]),
        .Q(\store_reg_n_0_[3][28] ));
  FDCE \store_reg[3][29] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[29]),
        .Q(\store_reg_n_0_[3][29] ));
  FDCE \store_reg[3][2] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[2]),
        .Q(\store_reg_n_0_[3][2] ));
  FDCE \store_reg[3][30] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[30]),
        .Q(\store_reg_n_0_[3][30] ));
  FDCE \store_reg[3][31] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[31]),
        .Q(\store_reg_n_0_[3][31] ));
  FDCE \store_reg[3][32] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[32]),
        .Q(\store_reg_n_0_[3][32] ));
  FDCE \store_reg[3][33] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[33]),
        .Q(\store_reg_n_0_[3][33] ));
  FDCE \store_reg[3][34] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[34]),
        .Q(\store_reg_n_0_[3][34] ));
  FDCE \store_reg[3][35] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[35]),
        .Q(\store_reg_n_0_[3][35] ));
  FDCE \store_reg[3][36] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[36]),
        .Q(\store_reg_n_0_[3][36] ));
  FDCE \store_reg[3][37] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[37]),
        .Q(\store_reg_n_0_[3][37] ));
  FDCE \store_reg[3][38] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[38]),
        .Q(\store_reg_n_0_[3][38] ));
  FDCE \store_reg[3][39] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[39]),
        .Q(\store_reg_n_0_[3][39] ));
  FDCE \store_reg[3][3] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[3]),
        .Q(\store_reg_n_0_[3][3] ));
  FDCE \store_reg[3][40] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[40]),
        .Q(\store_reg_n_0_[3][40] ));
  FDCE \store_reg[3][41] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[41]),
        .Q(\store_reg_n_0_[3][41] ));
  FDCE \store_reg[3][42] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[42]),
        .Q(\store_reg_n_0_[3][42] ));
  FDCE \store_reg[3][43] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[43]),
        .Q(\store_reg_n_0_[3][43] ));
  FDCE \store_reg[3][44] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[44]),
        .Q(\store_reg_n_0_[3][44] ));
  FDCE \store_reg[3][45] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[45]),
        .Q(\store_reg_n_0_[3][45] ));
  FDCE \store_reg[3][46] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[46]),
        .Q(\store_reg_n_0_[3][46] ));
  FDCE \store_reg[3][47] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(1'b1),
        .Q(vld_3));
  FDCE \store_reg[3][4] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[4]),
        .Q(\store_reg_n_0_[3][4] ));
  FDCE \store_reg[3][5] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[5]),
        .Q(\store_reg_n_0_[3][5] ));
  FDCE \store_reg[3][6] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[6]),
        .Q(\store_reg_n_0_[3][6] ));
  FDCE \store_reg[3][7] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[7]),
        .Q(\store_reg_n_0_[3][7] ));
  FDCE \store_reg[3][8] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[8]),
        .Q(\store_reg_n_0_[3][8] ));
  FDCE \store_reg[3][9] 
       (.C(gtx_clk),
        .CE(\store[3][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[9]),
        .Q(\store_reg_n_0_[3][9] ));
  FDCE \store_reg[4][0] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[0]),
        .Q(\store_reg_n_0_[4][0] ));
  FDCE \store_reg[4][10] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[10]),
        .Q(\store_reg_n_0_[4][10] ));
  FDCE \store_reg[4][11] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[11]),
        .Q(\store_reg_n_0_[4][11] ));
  FDCE \store_reg[4][12] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[12]),
        .Q(\store_reg_n_0_[4][12] ));
  FDCE \store_reg[4][13] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[13]),
        .Q(\store_reg_n_0_[4][13] ));
  FDCE \store_reg[4][14] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[14]),
        .Q(\store_reg_n_0_[4][14] ));
  FDCE \store_reg[4][15] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[15]),
        .Q(\store_reg_n_0_[4][15] ));
  FDCE \store_reg[4][16] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[16]),
        .Q(\store_reg_n_0_[4][16] ));
  FDCE \store_reg[4][17] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[17]),
        .Q(\store_reg_n_0_[4][17] ));
  FDCE \store_reg[4][18] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[18]),
        .Q(\store_reg_n_0_[4][18] ));
  FDCE \store_reg[4][19] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[19]),
        .Q(\store_reg_n_0_[4][19] ));
  FDCE \store_reg[4][1] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[1]),
        .Q(\store_reg_n_0_[4][1] ));
  FDCE \store_reg[4][20] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[20]),
        .Q(\store_reg_n_0_[4][20] ));
  FDCE \store_reg[4][21] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[21]),
        .Q(\store_reg_n_0_[4][21] ));
  FDCE \store_reg[4][22] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[22]),
        .Q(\store_reg_n_0_[4][22] ));
  FDCE \store_reg[4][23] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[23]),
        .Q(\store_reg_n_0_[4][23] ));
  FDCE \store_reg[4][24] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[24]),
        .Q(\store_reg_n_0_[4][24] ));
  FDCE \store_reg[4][25] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[25]),
        .Q(\store_reg_n_0_[4][25] ));
  FDCE \store_reg[4][26] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[26]),
        .Q(\store_reg_n_0_[4][26] ));
  FDCE \store_reg[4][27] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[27]),
        .Q(\store_reg_n_0_[4][27] ));
  FDCE \store_reg[4][28] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[28]),
        .Q(\store_reg_n_0_[4][28] ));
  FDCE \store_reg[4][29] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[29]),
        .Q(\store_reg_n_0_[4][29] ));
  FDCE \store_reg[4][2] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[2]),
        .Q(\store_reg_n_0_[4][2] ));
  FDCE \store_reg[4][30] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[30]),
        .Q(\store_reg_n_0_[4][30] ));
  FDCE \store_reg[4][31] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[31]),
        .Q(\store_reg_n_0_[4][31] ));
  FDCE \store_reg[4][32] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[32]),
        .Q(\store_reg_n_0_[4][32] ));
  FDCE \store_reg[4][33] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[33]),
        .Q(\store_reg_n_0_[4][33] ));
  FDCE \store_reg[4][34] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[34]),
        .Q(\store_reg_n_0_[4][34] ));
  FDCE \store_reg[4][35] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[35]),
        .Q(\store_reg_n_0_[4][35] ));
  FDCE \store_reg[4][36] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[36]),
        .Q(\store_reg_n_0_[4][36] ));
  FDCE \store_reg[4][37] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[37]),
        .Q(\store_reg_n_0_[4][37] ));
  FDCE \store_reg[4][38] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[38]),
        .Q(\store_reg_n_0_[4][38] ));
  FDCE \store_reg[4][39] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[39]),
        .Q(\store_reg_n_0_[4][39] ));
  FDCE \store_reg[4][3] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[3]),
        .Q(\store_reg_n_0_[4][3] ));
  FDCE \store_reg[4][40] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[40]),
        .Q(\store_reg_n_0_[4][40] ));
  FDCE \store_reg[4][41] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[41]),
        .Q(\store_reg_n_0_[4][41] ));
  FDCE \store_reg[4][42] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[42]),
        .Q(\store_reg_n_0_[4][42] ));
  FDCE \store_reg[4][43] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[43]),
        .Q(\store_reg_n_0_[4][43] ));
  FDCE \store_reg[4][44] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[44]),
        .Q(\store_reg_n_0_[4][44] ));
  FDCE \store_reg[4][45] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[45]),
        .Q(\store_reg_n_0_[4][45] ));
  FDCE \store_reg[4][46] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[46]),
        .Q(\store_reg_n_0_[4][46] ));
  FDCE \store_reg[4][47] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(1'b1),
        .Q(vld_4));
  FDCE \store_reg[4][4] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[4]),
        .Q(\store_reg_n_0_[4][4] ));
  FDCE \store_reg[4][5] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[5]),
        .Q(\store_reg_n_0_[4][5] ));
  FDCE \store_reg[4][6] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[6]),
        .Q(\store_reg_n_0_[4][6] ));
  FDCE \store_reg[4][7] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[7]),
        .Q(\store_reg_n_0_[4][7] ));
  FDCE \store_reg[4][8] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[8]),
        .Q(\store_reg_n_0_[4][8] ));
  FDCE \store_reg[4][9] 
       (.C(gtx_clk),
        .CE(\store[4][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[9]),
        .Q(\store_reg_n_0_[4][9] ));
  FDCE \store_reg[5][0] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[0]),
        .Q(\store_reg_n_0_[5][0] ));
  FDCE \store_reg[5][10] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[10]),
        .Q(\store_reg_n_0_[5][10] ));
  FDCE \store_reg[5][11] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[11]),
        .Q(\store_reg_n_0_[5][11] ));
  FDCE \store_reg[5][12] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[12]),
        .Q(\store_reg_n_0_[5][12] ));
  FDCE \store_reg[5][13] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[13]),
        .Q(\store_reg_n_0_[5][13] ));
  FDCE \store_reg[5][14] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[14]),
        .Q(\store_reg_n_0_[5][14] ));
  FDCE \store_reg[5][15] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[15]),
        .Q(\store_reg_n_0_[5][15] ));
  FDCE \store_reg[5][16] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[16]),
        .Q(\store_reg_n_0_[5][16] ));
  FDCE \store_reg[5][17] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[17]),
        .Q(\store_reg_n_0_[5][17] ));
  FDCE \store_reg[5][18] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[18]),
        .Q(\store_reg_n_0_[5][18] ));
  FDCE \store_reg[5][19] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[19]),
        .Q(\store_reg_n_0_[5][19] ));
  FDCE \store_reg[5][1] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[1]),
        .Q(\store_reg_n_0_[5][1] ));
  FDCE \store_reg[5][20] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[20]),
        .Q(\store_reg_n_0_[5][20] ));
  FDCE \store_reg[5][21] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[21]),
        .Q(\store_reg_n_0_[5][21] ));
  FDCE \store_reg[5][22] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[22]),
        .Q(\store_reg_n_0_[5][22] ));
  FDCE \store_reg[5][23] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[23]),
        .Q(\store_reg_n_0_[5][23] ));
  FDCE \store_reg[5][24] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[24]),
        .Q(\store_reg_n_0_[5][24] ));
  FDCE \store_reg[5][25] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[25]),
        .Q(\store_reg_n_0_[5][25] ));
  FDCE \store_reg[5][26] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[26]),
        .Q(\store_reg_n_0_[5][26] ));
  FDCE \store_reg[5][27] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[27]),
        .Q(\store_reg_n_0_[5][27] ));
  FDCE \store_reg[5][28] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[28]),
        .Q(\store_reg_n_0_[5][28] ));
  FDCE \store_reg[5][29] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[29]),
        .Q(\store_reg_n_0_[5][29] ));
  FDCE \store_reg[5][2] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[2]),
        .Q(\store_reg_n_0_[5][2] ));
  FDCE \store_reg[5][30] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[30]),
        .Q(\store_reg_n_0_[5][30] ));
  FDCE \store_reg[5][31] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[31]),
        .Q(\store_reg_n_0_[5][31] ));
  FDCE \store_reg[5][32] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[32]),
        .Q(\store_reg_n_0_[5][32] ));
  FDCE \store_reg[5][33] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[33]),
        .Q(\store_reg_n_0_[5][33] ));
  FDCE \store_reg[5][34] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[34]),
        .Q(\store_reg_n_0_[5][34] ));
  FDCE \store_reg[5][35] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[35]),
        .Q(\store_reg_n_0_[5][35] ));
  FDCE \store_reg[5][36] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[36]),
        .Q(\store_reg_n_0_[5][36] ));
  FDCE \store_reg[5][37] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[37]),
        .Q(\store_reg_n_0_[5][37] ));
  FDCE \store_reg[5][38] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[38]),
        .Q(\store_reg_n_0_[5][38] ));
  FDCE \store_reg[5][39] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[39]),
        .Q(\store_reg_n_0_[5][39] ));
  FDCE \store_reg[5][3] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[3]),
        .Q(\store_reg_n_0_[5][3] ));
  FDCE \store_reg[5][40] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[40]),
        .Q(\store_reg_n_0_[5][40] ));
  FDCE \store_reg[5][41] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[41]),
        .Q(\store_reg_n_0_[5][41] ));
  FDCE \store_reg[5][42] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[42]),
        .Q(\store_reg_n_0_[5][42] ));
  FDCE \store_reg[5][43] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[43]),
        .Q(\store_reg_n_0_[5][43] ));
  FDCE \store_reg[5][44] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[44]),
        .Q(\store_reg_n_0_[5][44] ));
  FDCE \store_reg[5][45] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[45]),
        .Q(\store_reg_n_0_[5][45] ));
  FDCE \store_reg[5][46] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[46]),
        .Q(\store_reg_n_0_[5][46] ));
  FDCE \store_reg[5][47] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(1'b1),
        .Q(vld_5));
  FDCE \store_reg[5][4] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[4]),
        .Q(\store_reg_n_0_[5][4] ));
  FDCE \store_reg[5][5] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[5]),
        .Q(\store_reg_n_0_[5][5] ));
  FDCE \store_reg[5][6] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[6]),
        .Q(\store_reg_n_0_[5][6] ));
  FDCE \store_reg[5][7] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[7]),
        .Q(\store_reg_n_0_[5][7] ));
  FDCE \store_reg[5][8] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[8]),
        .Q(\store_reg_n_0_[5][8] ));
  FDCE \store_reg[5][9] 
       (.C(gtx_clk),
        .CE(\store[5][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[9]),
        .Q(\store_reg_n_0_[5][9] ));
  FDCE \store_reg[6][0] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[0]),
        .Q(\store_reg_n_0_[6][0] ));
  FDCE \store_reg[6][10] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[10]),
        .Q(\store_reg_n_0_[6][10] ));
  FDCE \store_reg[6][11] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[11]),
        .Q(\store_reg_n_0_[6][11] ));
  FDCE \store_reg[6][12] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[12]),
        .Q(\store_reg_n_0_[6][12] ));
  FDCE \store_reg[6][13] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[13]),
        .Q(\store_reg_n_0_[6][13] ));
  FDCE \store_reg[6][14] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[14]),
        .Q(\store_reg_n_0_[6][14] ));
  FDCE \store_reg[6][15] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[15]),
        .Q(\store_reg_n_0_[6][15] ));
  FDCE \store_reg[6][16] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[16]),
        .Q(\store_reg_n_0_[6][16] ));
  FDCE \store_reg[6][17] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[17]),
        .Q(\store_reg_n_0_[6][17] ));
  FDCE \store_reg[6][18] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[18]),
        .Q(\store_reg_n_0_[6][18] ));
  FDCE \store_reg[6][19] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[19]),
        .Q(\store_reg_n_0_[6][19] ));
  FDCE \store_reg[6][1] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[1]),
        .Q(\store_reg_n_0_[6][1] ));
  FDCE \store_reg[6][20] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[20]),
        .Q(\store_reg_n_0_[6][20] ));
  FDCE \store_reg[6][21] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[21]),
        .Q(\store_reg_n_0_[6][21] ));
  FDCE \store_reg[6][22] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[22]),
        .Q(\store_reg_n_0_[6][22] ));
  FDCE \store_reg[6][23] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[23]),
        .Q(\store_reg_n_0_[6][23] ));
  FDCE \store_reg[6][24] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[24]),
        .Q(\store_reg_n_0_[6][24] ));
  FDCE \store_reg[6][25] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[25]),
        .Q(\store_reg_n_0_[6][25] ));
  FDCE \store_reg[6][26] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[26]),
        .Q(\store_reg_n_0_[6][26] ));
  FDCE \store_reg[6][27] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[27]),
        .Q(\store_reg_n_0_[6][27] ));
  FDCE \store_reg[6][28] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[28]),
        .Q(\store_reg_n_0_[6][28] ));
  FDCE \store_reg[6][29] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[29]),
        .Q(\store_reg_n_0_[6][29] ));
  FDCE \store_reg[6][2] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[2]),
        .Q(\store_reg_n_0_[6][2] ));
  FDCE \store_reg[6][30] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[30]),
        .Q(\store_reg_n_0_[6][30] ));
  FDCE \store_reg[6][31] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[31]),
        .Q(\store_reg_n_0_[6][31] ));
  FDCE \store_reg[6][32] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[32]),
        .Q(\store_reg_n_0_[6][32] ));
  FDCE \store_reg[6][33] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[33]),
        .Q(\store_reg_n_0_[6][33] ));
  FDCE \store_reg[6][34] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[34]),
        .Q(\store_reg_n_0_[6][34] ));
  FDCE \store_reg[6][35] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[35]),
        .Q(\store_reg_n_0_[6][35] ));
  FDCE \store_reg[6][36] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[36]),
        .Q(\store_reg_n_0_[6][36] ));
  FDCE \store_reg[6][37] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[37]),
        .Q(\store_reg_n_0_[6][37] ));
  FDCE \store_reg[6][38] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[38]),
        .Q(\store_reg_n_0_[6][38] ));
  FDCE \store_reg[6][39] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[39]),
        .Q(\store_reg_n_0_[6][39] ));
  FDCE \store_reg[6][3] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[3]),
        .Q(\store_reg_n_0_[6][3] ));
  FDCE \store_reg[6][40] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[40]),
        .Q(\store_reg_n_0_[6][40] ));
  FDCE \store_reg[6][41] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[41]),
        .Q(\store_reg_n_0_[6][41] ));
  FDCE \store_reg[6][42] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[42]),
        .Q(\store_reg_n_0_[6][42] ));
  FDCE \store_reg[6][43] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[43]),
        .Q(\store_reg_n_0_[6][43] ));
  FDCE \store_reg[6][44] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[44]),
        .Q(\store_reg_n_0_[6][44] ));
  FDCE \store_reg[6][45] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[45]),
        .Q(\store_reg_n_0_[6][45] ));
  FDCE \store_reg[6][46] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[46]),
        .Q(\store_reg_n_0_[6][46] ));
  FDCE \store_reg[6][47] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(1'b1),
        .Q(vld_6));
  FDCE \store_reg[6][4] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[4]),
        .Q(\store_reg_n_0_[6][4] ));
  FDCE \store_reg[6][5] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[5]),
        .Q(\store_reg_n_0_[6][5] ));
  FDCE \store_reg[6][6] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[6]),
        .Q(\store_reg_n_0_[6][6] ));
  FDCE \store_reg[6][7] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[7]),
        .Q(\store_reg_n_0_[6][7] ));
  FDCE \store_reg[6][8] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[8]),
        .Q(\store_reg_n_0_[6][8] ));
  FDCE \store_reg[6][9] 
       (.C(gtx_clk),
        .CE(\store[6][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[9]),
        .Q(\store_reg_n_0_[6][9] ));
  FDCE \store_reg[7][0] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[0]),
        .Q(\store_reg_n_0_[7][0] ));
  FDCE \store_reg[7][10] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[10]),
        .Q(\store_reg_n_0_[7][10] ));
  FDCE \store_reg[7][11] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[11]),
        .Q(\store_reg_n_0_[7][11] ));
  FDCE \store_reg[7][12] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[12]),
        .Q(\store_reg_n_0_[7][12] ));
  FDCE \store_reg[7][13] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[13]),
        .Q(\store_reg_n_0_[7][13] ));
  FDCE \store_reg[7][14] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[14]),
        .Q(\store_reg_n_0_[7][14] ));
  FDCE \store_reg[7][15] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[15]),
        .Q(\store_reg_n_0_[7][15] ));
  FDCE \store_reg[7][16] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[16]),
        .Q(\store_reg_n_0_[7][16] ));
  FDCE \store_reg[7][17] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[17]),
        .Q(\store_reg_n_0_[7][17] ));
  FDCE \store_reg[7][18] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[18]),
        .Q(\store_reg_n_0_[7][18] ));
  FDCE \store_reg[7][19] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[19]),
        .Q(\store_reg_n_0_[7][19] ));
  FDCE \store_reg[7][1] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[1]),
        .Q(\store_reg_n_0_[7][1] ));
  FDCE \store_reg[7][20] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[20]),
        .Q(\store_reg_n_0_[7][20] ));
  FDCE \store_reg[7][21] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[21]),
        .Q(\store_reg_n_0_[7][21] ));
  FDCE \store_reg[7][22] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[22]),
        .Q(\store_reg_n_0_[7][22] ));
  FDCE \store_reg[7][23] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[23]),
        .Q(\store_reg_n_0_[7][23] ));
  FDCE \store_reg[7][24] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[24]),
        .Q(\store_reg_n_0_[7][24] ));
  FDCE \store_reg[7][25] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[25]),
        .Q(\store_reg_n_0_[7][25] ));
  FDCE \store_reg[7][26] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[26]),
        .Q(\store_reg_n_0_[7][26] ));
  FDCE \store_reg[7][27] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[27]),
        .Q(\store_reg_n_0_[7][27] ));
  FDCE \store_reg[7][28] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[28]),
        .Q(\store_reg_n_0_[7][28] ));
  FDCE \store_reg[7][29] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[29]),
        .Q(\store_reg_n_0_[7][29] ));
  FDCE \store_reg[7][2] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[2]),
        .Q(\store_reg_n_0_[7][2] ));
  FDCE \store_reg[7][30] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[30]),
        .Q(\store_reg_n_0_[7][30] ));
  FDCE \store_reg[7][31] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[31]),
        .Q(\store_reg_n_0_[7][31] ));
  FDCE \store_reg[7][32] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[32]),
        .Q(\store_reg_n_0_[7][32] ));
  FDCE \store_reg[7][33] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[33]),
        .Q(\store_reg_n_0_[7][33] ));
  FDCE \store_reg[7][34] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[34]),
        .Q(\store_reg_n_0_[7][34] ));
  FDCE \store_reg[7][35] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[35]),
        .Q(\store_reg_n_0_[7][35] ));
  FDCE \store_reg[7][36] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[36]),
        .Q(\store_reg_n_0_[7][36] ));
  FDCE \store_reg[7][37] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[37]),
        .Q(\store_reg_n_0_[7][37] ));
  FDCE \store_reg[7][38] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[38]),
        .Q(\store_reg_n_0_[7][38] ));
  FDCE \store_reg[7][39] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[39]),
        .Q(\store_reg_n_0_[7][39] ));
  FDCE \store_reg[7][3] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[3]),
        .Q(\store_reg_n_0_[7][3] ));
  FDCE \store_reg[7][40] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[40]),
        .Q(\store_reg_n_0_[7][40] ));
  FDCE \store_reg[7][41] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[41]),
        .Q(\store_reg_n_0_[7][41] ));
  FDCE \store_reg[7][42] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[42]),
        .Q(\store_reg_n_0_[7][42] ));
  FDCE \store_reg[7][43] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[43]),
        .Q(\store_reg_n_0_[7][43] ));
  FDCE \store_reg[7][44] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[44]),
        .Q(\store_reg_n_0_[7][44] ));
  FDCE \store_reg[7][45] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[45]),
        .Q(\store_reg_n_0_[7][45] ));
  FDCE \store_reg[7][46] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[46]),
        .Q(\store_reg_n_0_[7][46] ));
  FDCE \store_reg[7][47] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(1'b1),
        .Q(vld_7));
  FDCE \store_reg[7][4] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[4]),
        .Q(\store_reg_n_0_[7][4] ));
  FDCE \store_reg[7][5] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[5]),
        .Q(\store_reg_n_0_[7][5] ));
  FDCE \store_reg[7][6] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[6]),
        .Q(\store_reg_n_0_[7][6] ));
  FDCE \store_reg[7][7] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[7]),
        .Q(\store_reg_n_0_[7][7] ));
  FDCE \store_reg[7][8] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[8]),
        .Q(\store_reg_n_0_[7][8] ));
  FDCE \store_reg[7][9] 
       (.C(gtx_clk),
        .CE(\store[7][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[9]),
        .Q(\store_reg_n_0_[7][9] ));
  FDCE \store_reg[8][0] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[0]),
        .Q(\store_reg_n_0_[8][0] ));
  FDCE \store_reg[8][10] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[10]),
        .Q(\store_reg_n_0_[8][10] ));
  FDCE \store_reg[8][11] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[11]),
        .Q(\store_reg_n_0_[8][11] ));
  FDCE \store_reg[8][12] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[12]),
        .Q(\store_reg_n_0_[8][12] ));
  FDCE \store_reg[8][13] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[13]),
        .Q(\store_reg_n_0_[8][13] ));
  FDCE \store_reg[8][14] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[14]),
        .Q(\store_reg_n_0_[8][14] ));
  FDCE \store_reg[8][15] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[15]),
        .Q(\store_reg_n_0_[8][15] ));
  FDCE \store_reg[8][16] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[16]),
        .Q(\store_reg_n_0_[8][16] ));
  FDCE \store_reg[8][17] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[17]),
        .Q(\store_reg_n_0_[8][17] ));
  FDCE \store_reg[8][18] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[18]),
        .Q(\store_reg_n_0_[8][18] ));
  FDCE \store_reg[8][19] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[19]),
        .Q(\store_reg_n_0_[8][19] ));
  FDCE \store_reg[8][1] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[1]),
        .Q(\store_reg_n_0_[8][1] ));
  FDCE \store_reg[8][20] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[20]),
        .Q(\store_reg_n_0_[8][20] ));
  FDCE \store_reg[8][21] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[21]),
        .Q(\store_reg_n_0_[8][21] ));
  FDCE \store_reg[8][22] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[22]),
        .Q(\store_reg_n_0_[8][22] ));
  FDCE \store_reg[8][23] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[23]),
        .Q(\store_reg_n_0_[8][23] ));
  FDCE \store_reg[8][24] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[24]),
        .Q(\store_reg_n_0_[8][24] ));
  FDCE \store_reg[8][25] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[25]),
        .Q(\store_reg_n_0_[8][25] ));
  FDCE \store_reg[8][26] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[26]),
        .Q(\store_reg_n_0_[8][26] ));
  FDCE \store_reg[8][27] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[27]),
        .Q(\store_reg_n_0_[8][27] ));
  FDCE \store_reg[8][28] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[28]),
        .Q(\store_reg_n_0_[8][28] ));
  FDCE \store_reg[8][29] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[29]),
        .Q(\store_reg_n_0_[8][29] ));
  FDCE \store_reg[8][2] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[2]),
        .Q(\store_reg_n_0_[8][2] ));
  FDCE \store_reg[8][30] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[30]),
        .Q(\store_reg_n_0_[8][30] ));
  FDCE \store_reg[8][31] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[31]),
        .Q(\store_reg_n_0_[8][31] ));
  FDCE \store_reg[8][32] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[32]),
        .Q(\store_reg_n_0_[8][32] ));
  FDCE \store_reg[8][33] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[33]),
        .Q(\store_reg_n_0_[8][33] ));
  FDCE \store_reg[8][34] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[34]),
        .Q(\store_reg_n_0_[8][34] ));
  FDCE \store_reg[8][35] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[35]),
        .Q(\store_reg_n_0_[8][35] ));
  FDCE \store_reg[8][36] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[36]),
        .Q(\store_reg_n_0_[8][36] ));
  FDCE \store_reg[8][37] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[37]),
        .Q(\store_reg_n_0_[8][37] ));
  FDCE \store_reg[8][38] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[38]),
        .Q(\store_reg_n_0_[8][38] ));
  FDCE \store_reg[8][39] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[39]),
        .Q(\store_reg_n_0_[8][39] ));
  FDCE \store_reg[8][3] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[3]),
        .Q(\store_reg_n_0_[8][3] ));
  FDCE \store_reg[8][40] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[40]),
        .Q(\store_reg_n_0_[8][40] ));
  FDCE \store_reg[8][41] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[41]),
        .Q(\store_reg_n_0_[8][41] ));
  FDCE \store_reg[8][42] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[42]),
        .Q(\store_reg_n_0_[8][42] ));
  FDCE \store_reg[8][43] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[43]),
        .Q(\store_reg_n_0_[8][43] ));
  FDCE \store_reg[8][44] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[44]),
        .Q(\store_reg_n_0_[8][44] ));
  FDCE \store_reg[8][45] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[45]),
        .Q(\store_reg_n_0_[8][45] ));
  FDCE \store_reg[8][46] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[46]),
        .Q(\store_reg_n_0_[8][46] ));
  FDCE \store_reg[8][47] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(1'b1),
        .Q(vld_8));
  FDCE \store_reg[8][4] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[4]),
        .Q(\store_reg_n_0_[8][4] ));
  FDCE \store_reg[8][5] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[5]),
        .Q(\store_reg_n_0_[8][5] ));
  FDCE \store_reg[8][6] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[6]),
        .Q(\store_reg_n_0_[8][6] ));
  FDCE \store_reg[8][7] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[7]),
        .Q(\store_reg_n_0_[8][7] ));
  FDCE \store_reg[8][8] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[8]),
        .Q(\store_reg_n_0_[8][8] ));
  FDCE \store_reg[8][9] 
       (.C(gtx_clk),
        .CE(\store[8][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[9]),
        .Q(\store_reg_n_0_[8][9] ));
  FDCE \store_reg[9][0] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[0]),
        .Q(\store_reg_n_0_[9][0] ));
  FDCE \store_reg[9][10] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[10]),
        .Q(\store_reg_n_0_[9][10] ));
  FDCE \store_reg[9][11] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[11]),
        .Q(\store_reg_n_0_[9][11] ));
  FDCE \store_reg[9][12] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[12]),
        .Q(\store_reg_n_0_[9][12] ));
  FDCE \store_reg[9][13] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[13]),
        .Q(\store_reg_n_0_[9][13] ));
  FDCE \store_reg[9][14] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[14]),
        .Q(\store_reg_n_0_[9][14] ));
  FDCE \store_reg[9][15] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[15]),
        .Q(\store_reg_n_0_[9][15] ));
  FDCE \store_reg[9][16] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[16]),
        .Q(\store_reg_n_0_[9][16] ));
  FDCE \store_reg[9][17] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[17]),
        .Q(\store_reg_n_0_[9][17] ));
  FDCE \store_reg[9][18] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[18]),
        .Q(\store_reg_n_0_[9][18] ));
  FDCE \store_reg[9][19] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[19]),
        .Q(\store_reg_n_0_[9][19] ));
  FDCE \store_reg[9][1] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[1]),
        .Q(\store_reg_n_0_[9][1] ));
  FDCE \store_reg[9][20] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1__0_n_0 ),
        .CLR(\store_reg[1][13]_0 ),
        .D(Q[20]),
        .Q(\store_reg_n_0_[9][20] ));
  FDCE \store_reg[9][21] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[21]),
        .Q(\store_reg_n_0_[9][21] ));
  FDCE \store_reg[9][22] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[22]),
        .Q(\store_reg_n_0_[9][22] ));
  FDCE \store_reg[9][23] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[23]),
        .Q(\store_reg_n_0_[9][23] ));
  FDCE \store_reg[9][24] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[24]),
        .Q(\store_reg_n_0_[9][24] ));
  FDCE \store_reg[9][25] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[25]),
        .Q(\store_reg_n_0_[9][25] ));
  FDCE \store_reg[9][26] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1__0_n_0 ),
        .CLR(\store_reg[8][19]_0 ),
        .D(Q[26]),
        .Q(\store_reg_n_0_[9][26] ));
  FDCE \store_reg[9][27] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[27]),
        .Q(\store_reg_n_0_[9][27] ));
  FDCE \store_reg[9][28] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[28]),
        .Q(\store_reg_n_0_[9][28] ));
  FDCE \store_reg[9][29] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[29]),
        .Q(\store_reg_n_0_[9][29] ));
  FDCE \store_reg[9][2] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[2]),
        .Q(\store_reg_n_0_[9][2] ));
  FDCE \store_reg[9][30] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[30]),
        .Q(\store_reg_n_0_[9][30] ));
  FDCE \store_reg[9][31] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[31]),
        .Q(\store_reg_n_0_[9][31] ));
  FDCE \store_reg[9][32] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[32]),
        .Q(\store_reg_n_0_[9][32] ));
  FDCE \store_reg[9][33] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[33]),
        .Q(\store_reg_n_0_[9][33] ));
  FDCE \store_reg[9][34] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[34]),
        .Q(\store_reg_n_0_[9][34] ));
  FDCE \store_reg[9][35] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1__0_n_0 ),
        .CLR(\store_reg[15][28]_0 ),
        .D(Q[35]),
        .Q(\store_reg_n_0_[9][35] ));
  FDCE \store_reg[9][36] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[36]),
        .Q(\store_reg_n_0_[9][36] ));
  FDCE \store_reg[9][37] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[37]),
        .Q(\store_reg_n_0_[9][37] ));
  FDCE \store_reg[9][38] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[38]),
        .Q(\store_reg_n_0_[9][38] ));
  FDCE \store_reg[9][39] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[39]),
        .Q(\store_reg_n_0_[9][39] ));
  FDCE \store_reg[9][3] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[3]),
        .Q(\store_reg_n_0_[9][3] ));
  FDCE \store_reg[9][40] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[40]),
        .Q(\store_reg_n_0_[9][40] ));
  FDCE \store_reg[9][41] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1__0_n_0 ),
        .CLR(\store_reg[5][34]_0 ),
        .D(Q[41]),
        .Q(\store_reg_n_0_[9][41] ));
  FDCE \store_reg[9][42] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[42]),
        .Q(\store_reg_n_0_[9][42] ));
  FDCE \store_reg[9][43] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[43]),
        .Q(\store_reg_n_0_[9][43] ));
  FDCE \store_reg[9][44] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[44]),
        .Q(\store_reg_n_0_[9][44] ));
  FDCE \store_reg[9][45] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[45]),
        .Q(\store_reg_n_0_[9][45] ));
  FDCE \store_reg[9][46] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(Q[46]),
        .Q(\store_reg_n_0_[9][46] ));
  FDCE \store_reg[9][47] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1__0_n_0 ),
        .CLR(\store_reg[4][40]_0 ),
        .D(1'b1),
        .Q(vld_9));
  FDCE \store_reg[9][4] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[4]),
        .Q(\store_reg_n_0_[9][4] ));
  FDCE \store_reg[9][5] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1__0_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(Q[5]),
        .Q(\store_reg_n_0_[9][5] ));
  FDCE \store_reg[9][6] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[6]),
        .Q(\store_reg_n_0_[9][6] ));
  FDCE \store_reg[9][7] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[7]),
        .Q(\store_reg_n_0_[9][7] ));
  FDCE \store_reg[9][8] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[8]),
        .Q(\store_reg_n_0_[9][8] ));
  FDCE \store_reg[9][9] 
       (.C(gtx_clk),
        .CE(\store[9][47]_i_1__0_n_0 ),
        .CLR(\store_reg[11][7]_0 ),
        .D(Q[9]),
        .Q(\store_reg_n_0_[9][9] ));
  LUT2 #(
    .INIT(4'h8)) 
    u_rx_i_10
       (.I0(hit_100),
        .I1(vld_10),
        .O(net_hsr_src_hit[10]));
  LUT2 #(
    .INIT(4'h8)) 
    u_rx_i_11
       (.I0(hit_90),
        .I1(vld_9),
        .O(net_hsr_src_hit[9]));
  LUT2 #(
    .INIT(4'h8)) 
    u_rx_i_12
       (.I0(hit_80),
        .I1(vld_8),
        .O(net_hsr_src_hit[8]));
  LUT2 #(
    .INIT(4'h8)) 
    u_rx_i_13
       (.I0(hit_70),
        .I1(vld_7),
        .O(net_hsr_src_hit[7]));
  LUT2 #(
    .INIT(4'h8)) 
    u_rx_i_14
       (.I0(hit_60),
        .I1(vld_6),
        .O(net_hsr_src_hit[6]));
  LUT2 #(
    .INIT(4'h8)) 
    u_rx_i_15
       (.I0(hit_50),
        .I1(vld_5),
        .O(net_hsr_src_hit[5]));
  LUT2 #(
    .INIT(4'h8)) 
    u_rx_i_16
       (.I0(hit_40),
        .I1(vld_4),
        .O(net_hsr_src_hit[4]));
  LUT2 #(
    .INIT(4'h8)) 
    u_rx_i_17
       (.I0(hit_30),
        .I1(vld_3),
        .O(net_hsr_src_hit[3]));
  LUT2 #(
    .INIT(4'h8)) 
    u_rx_i_18
       (.I0(hit_20),
        .I1(vld_2),
        .O(net_hsr_src_hit[2]));
  LUT2 #(
    .INIT(4'h8)) 
    u_rx_i_19
       (.I0(hit_1013_in),
        .I1(vld_1),
        .O(net_hsr_src_hit[1]));
  LUT2 #(
    .INIT(4'h8)) 
    u_rx_i_20
       (.I0(hit_00),
        .I1(vld_0),
        .O(net_hsr_src_hit[0]));
  LUT2 #(
    .INIT(4'h8)) 
    u_rx_i_5
       (.I0(hit_150),
        .I1(vld_15),
        .O(net_hsr_src_hit[15]));
  LUT2 #(
    .INIT(4'h8)) 
    u_rx_i_6
       (.I0(hit_140),
        .I1(vld_14),
        .O(net_hsr_src_hit[14]));
  LUT2 #(
    .INIT(4'h8)) 
    u_rx_i_7
       (.I0(hit_130),
        .I1(vld_13),
        .O(net_hsr_src_hit[13]));
  LUT2 #(
    .INIT(4'h8)) 
    u_rx_i_8
       (.I0(hit_120),
        .I1(vld_12),
        .O(net_hsr_src_hit[12]));
  LUT2 #(
    .INIT(4'h8)) 
    u_rx_i_9
       (.I0(hit_110),
        .I1(vld_11),
        .O(net_hsr_src_hit[11]));
endmodule

(* ORIG_REF_NAME = "qr_cam" *) 
module qr_cam__parameterized0
   (net_hsr_seq_hit,
    net_hsr_seq,
    Q,
    hit_150_carry__0_0,
    \head_reg[3]_0 ,
    net_hsr_seq_sel,
    hit_qr_i_10,
    gtx_clk,
    \store_reg[15][15]_0 ,
    \store_reg[14][15]_0 ,
    rx_reset,
    \store_reg[15][6]_0 ,
    \head_reg[0]_0 );
  output [15:0]net_hsr_seq_hit;
  input [15:0]net_hsr_seq;
  input [1:0]Q;
  input [15:0]hit_150_carry__0_0;
  input \head_reg[3]_0 ;
  input [15:0]net_hsr_seq_sel;
  input [15:0]hit_qr_i_10;
  input gtx_clk;
  input \store_reg[15][15]_0 ;
  input [15:0]\store_reg[14][15]_0 ;
  input rx_reset;
  input \store_reg[15][6]_0 ;
  input \head_reg[0]_0 ;

  wire [1:0]Q;
  wire [14:0]cam_seq__47;
  wire gtx_clk;
  wire \head[0]_i_1__1_n_0 ;
  wire \head[1]_i_1__1_n_0 ;
  wire \head[2]_i_1__1_n_0 ;
  wire \head[3]_i_1__1_n_0 ;
  wire [3:0]head_reg;
  wire \head_reg[0]_0 ;
  wire \head_reg[3]_0 ;
  wire hit_00;
  wire hit_00_carry__0_i_1__0_n_0;
  wire hit_00_carry__0_i_2__0_n_0;
  wire hit_00_carry__0_n_3;
  wire hit_00_carry_i_1__0_n_0;
  wire hit_00_carry_i_2__0_n_0;
  wire hit_00_carry_i_3__0_n_0;
  wire hit_00_carry_i_4__0_n_0;
  wire hit_00_carry_n_0;
  wire hit_00_carry_n_1;
  wire hit_00_carry_n_2;
  wire hit_00_carry_n_3;
  wire hit_100;
  wire hit_100_carry__0_i_1__0_n_0;
  wire hit_100_carry__0_i_2__0_n_0;
  wire hit_100_carry__0_n_3;
  wire hit_100_carry_i_1__0_n_0;
  wire hit_100_carry_i_2__0_n_0;
  wire hit_100_carry_i_3__0_n_0;
  wire hit_100_carry_i_4__0_n_0;
  wire hit_100_carry_n_0;
  wire hit_100_carry_n_1;
  wire hit_100_carry_n_2;
  wire hit_100_carry_n_3;
  wire hit_1013_in;
  wire hit_10_carry__0_i_1__0_n_0;
  wire hit_10_carry__0_i_2__0_n_0;
  wire hit_10_carry__0_n_3;
  wire hit_10_carry_i_1__0_n_0;
  wire hit_10_carry_i_2__0_n_0;
  wire hit_10_carry_i_3__0_n_0;
  wire hit_10_carry_i_4__0_n_0;
  wire hit_10_carry_n_0;
  wire hit_10_carry_n_1;
  wire hit_10_carry_n_2;
  wire hit_10_carry_n_3;
  wire hit_110;
  wire hit_110_carry__0_i_1__0_n_0;
  wire hit_110_carry__0_i_2__0_n_0;
  wire hit_110_carry__0_n_3;
  wire hit_110_carry_i_1__0_n_0;
  wire hit_110_carry_i_2__0_n_0;
  wire hit_110_carry_i_3__0_n_0;
  wire hit_110_carry_i_4__0_n_0;
  wire hit_110_carry_n_0;
  wire hit_110_carry_n_1;
  wire hit_110_carry_n_2;
  wire hit_110_carry_n_3;
  wire hit_120;
  wire hit_120_carry__0_i_1__0_n_0;
  wire hit_120_carry__0_i_2__0_n_0;
  wire hit_120_carry__0_n_3;
  wire hit_120_carry_i_1__0_n_0;
  wire hit_120_carry_i_2__0_n_0;
  wire hit_120_carry_i_3__0_n_0;
  wire hit_120_carry_i_4__0_n_0;
  wire hit_120_carry_n_0;
  wire hit_120_carry_n_1;
  wire hit_120_carry_n_2;
  wire hit_120_carry_n_3;
  wire hit_130;
  wire hit_130_carry__0_i_1__0_n_0;
  wire hit_130_carry__0_i_2__0_n_0;
  wire hit_130_carry__0_n_3;
  wire hit_130_carry_i_1__0_n_0;
  wire hit_130_carry_i_2__0_n_0;
  wire hit_130_carry_i_3__0_n_0;
  wire hit_130_carry_i_4__0_n_0;
  wire hit_130_carry_n_0;
  wire hit_130_carry_n_1;
  wire hit_130_carry_n_2;
  wire hit_130_carry_n_3;
  wire hit_140;
  wire hit_140_carry__0_i_1__0_n_0;
  wire hit_140_carry__0_i_2__0_n_0;
  wire hit_140_carry__0_n_3;
  wire hit_140_carry_i_1__0_n_0;
  wire hit_140_carry_i_2__0_n_0;
  wire hit_140_carry_i_3__0_n_0;
  wire hit_140_carry_i_4__0_n_0;
  wire hit_140_carry_n_0;
  wire hit_140_carry_n_1;
  wire hit_140_carry_n_2;
  wire hit_140_carry_n_3;
  wire hit_150;
  wire [15:0]hit_150_carry__0_0;
  wire hit_150_carry__0_i_1__0_n_0;
  wire hit_150_carry__0_i_2__0_n_0;
  wire hit_150_carry__0_n_3;
  wire hit_150_carry_i_1__0_n_0;
  wire hit_150_carry_i_2__0_n_0;
  wire hit_150_carry_i_3__0_n_0;
  wire hit_150_carry_i_4__0_n_0;
  wire hit_150_carry_n_0;
  wire hit_150_carry_n_1;
  wire hit_150_carry_n_2;
  wire hit_150_carry_n_3;
  wire hit_20;
  wire hit_20_carry__0_i_1__0_n_0;
  wire hit_20_carry__0_i_2__0_n_0;
  wire hit_20_carry__0_n_3;
  wire hit_20_carry_i_1__0_n_0;
  wire hit_20_carry_i_2__0_n_0;
  wire hit_20_carry_i_3__0_n_0;
  wire hit_20_carry_i_4__0_n_0;
  wire hit_20_carry_n_0;
  wire hit_20_carry_n_1;
  wire hit_20_carry_n_2;
  wire hit_20_carry_n_3;
  wire hit_30;
  wire hit_30_carry__0_i_1__0_n_0;
  wire hit_30_carry__0_i_2__0_n_0;
  wire hit_30_carry__0_n_3;
  wire hit_30_carry_i_1__0_n_0;
  wire hit_30_carry_i_2__0_n_0;
  wire hit_30_carry_i_3__0_n_0;
  wire hit_30_carry_i_4__0_n_0;
  wire hit_30_carry_n_0;
  wire hit_30_carry_n_1;
  wire hit_30_carry_n_2;
  wire hit_30_carry_n_3;
  wire hit_40;
  wire hit_40_carry__0_i_1__0_n_0;
  wire hit_40_carry__0_i_2__0_n_0;
  wire hit_40_carry__0_n_3;
  wire hit_40_carry_i_1__0_n_0;
  wire hit_40_carry_i_2__0_n_0;
  wire hit_40_carry_i_3__0_n_0;
  wire hit_40_carry_i_4__0_n_0;
  wire hit_40_carry_n_0;
  wire hit_40_carry_n_1;
  wire hit_40_carry_n_2;
  wire hit_40_carry_n_3;
  wire hit_50;
  wire hit_50_carry__0_i_1__0_n_0;
  wire hit_50_carry__0_i_2__0_n_0;
  wire hit_50_carry__0_n_3;
  wire hit_50_carry_i_1__0_n_0;
  wire hit_50_carry_i_2__0_n_0;
  wire hit_50_carry_i_3__0_n_0;
  wire hit_50_carry_i_4__0_n_0;
  wire hit_50_carry_n_0;
  wire hit_50_carry_n_1;
  wire hit_50_carry_n_2;
  wire hit_50_carry_n_3;
  wire hit_60;
  wire hit_60_carry__0_i_1__0_n_0;
  wire hit_60_carry__0_i_2__0_n_0;
  wire hit_60_carry__0_n_3;
  wire hit_60_carry_i_1__0_n_0;
  wire hit_60_carry_i_2__0_n_0;
  wire hit_60_carry_i_3__0_n_0;
  wire hit_60_carry_i_4__0_n_0;
  wire hit_60_carry_n_0;
  wire hit_60_carry_n_1;
  wire hit_60_carry_n_2;
  wire hit_60_carry_n_3;
  wire hit_70;
  wire hit_70_carry__0_i_1__0_n_0;
  wire hit_70_carry__0_i_2__0_n_0;
  wire hit_70_carry__0_n_3;
  wire hit_70_carry_i_1__0_n_0;
  wire hit_70_carry_i_2__0_n_0;
  wire hit_70_carry_i_3__0_n_0;
  wire hit_70_carry_i_4__0_n_0;
  wire hit_70_carry_n_0;
  wire hit_70_carry_n_1;
  wire hit_70_carry_n_2;
  wire hit_70_carry_n_3;
  wire hit_80;
  wire hit_80_carry__0_i_1__0_n_0;
  wire hit_80_carry__0_i_2__0_n_0;
  wire hit_80_carry__0_n_3;
  wire hit_80_carry_i_1__0_n_0;
  wire hit_80_carry_i_2__0_n_0;
  wire hit_80_carry_i_3__0_n_0;
  wire hit_80_carry_i_4__0_n_0;
  wire hit_80_carry_n_0;
  wire hit_80_carry_n_1;
  wire hit_80_carry_n_2;
  wire hit_80_carry_n_3;
  wire hit_90;
  wire hit_90_carry__0_i_1__0_n_0;
  wire hit_90_carry__0_i_2__0_n_0;
  wire hit_90_carry__0_n_3;
  wire hit_90_carry_i_1__0_n_0;
  wire hit_90_carry_i_2__0_n_0;
  wire hit_90_carry_i_3__0_n_0;
  wire hit_90_carry_i_4__0_n_0;
  wire hit_90_carry_n_0;
  wire hit_90_carry_n_1;
  wire hit_90_carry_n_2;
  wire hit_90_carry_n_3;
  wire [15:0]hit_qr_i_10;
  wire [15:0]net_hsr_seq;
  wire [15:0]net_hsr_seq_hit;
  wire [15:0]net_hsr_seq_sel;
  wire rx_reset;
  wire store;
  wire \store[10][16]_i_1_n_0 ;
  wire \store[11][16]_i_1_n_0 ;
  wire \store[12][16]_i_1_n_0 ;
  wire \store[13][16]_i_1_n_0 ;
  wire \store[14][16]_i_1_n_0 ;
  wire \store[15][16]_i_1_n_0 ;
  wire \store[1][16]_i_1_n_0 ;
  wire \store[2][16]_i_1_n_0 ;
  wire \store[3][16]_i_1_n_0 ;
  wire \store[4][16]_i_1_n_0 ;
  wire \store[5][16]_i_1_n_0 ;
  wire \store[6][16]_i_1_n_0 ;
  wire \store[7][16]_i_1_n_0 ;
  wire \store[8][16]_i_1_n_0 ;
  wire \store[9][16]_i_1_n_0 ;
  wire [15:0]\store_reg[14][15]_0 ;
  wire \store_reg[15][15]_0 ;
  wire \store_reg[15][6]_0 ;
  wire \store_reg_n_0_[0][0] ;
  wire \store_reg_n_0_[0][10] ;
  wire \store_reg_n_0_[0][11] ;
  wire \store_reg_n_0_[0][12] ;
  wire \store_reg_n_0_[0][13] ;
  wire \store_reg_n_0_[0][14] ;
  wire \store_reg_n_0_[0][15] ;
  wire \store_reg_n_0_[0][1] ;
  wire \store_reg_n_0_[0][2] ;
  wire \store_reg_n_0_[0][3] ;
  wire \store_reg_n_0_[0][4] ;
  wire \store_reg_n_0_[0][5] ;
  wire \store_reg_n_0_[0][6] ;
  wire \store_reg_n_0_[0][7] ;
  wire \store_reg_n_0_[0][8] ;
  wire \store_reg_n_0_[0][9] ;
  wire \store_reg_n_0_[10][0] ;
  wire \store_reg_n_0_[10][10] ;
  wire \store_reg_n_0_[10][11] ;
  wire \store_reg_n_0_[10][12] ;
  wire \store_reg_n_0_[10][13] ;
  wire \store_reg_n_0_[10][14] ;
  wire \store_reg_n_0_[10][15] ;
  wire \store_reg_n_0_[10][1] ;
  wire \store_reg_n_0_[10][2] ;
  wire \store_reg_n_0_[10][3] ;
  wire \store_reg_n_0_[10][4] ;
  wire \store_reg_n_0_[10][5] ;
  wire \store_reg_n_0_[10][6] ;
  wire \store_reg_n_0_[10][7] ;
  wire \store_reg_n_0_[10][8] ;
  wire \store_reg_n_0_[10][9] ;
  wire \store_reg_n_0_[11][0] ;
  wire \store_reg_n_0_[11][10] ;
  wire \store_reg_n_0_[11][11] ;
  wire \store_reg_n_0_[11][12] ;
  wire \store_reg_n_0_[11][13] ;
  wire \store_reg_n_0_[11][14] ;
  wire \store_reg_n_0_[11][15] ;
  wire \store_reg_n_0_[11][1] ;
  wire \store_reg_n_0_[11][2] ;
  wire \store_reg_n_0_[11][3] ;
  wire \store_reg_n_0_[11][4] ;
  wire \store_reg_n_0_[11][5] ;
  wire \store_reg_n_0_[11][6] ;
  wire \store_reg_n_0_[11][7] ;
  wire \store_reg_n_0_[11][8] ;
  wire \store_reg_n_0_[11][9] ;
  wire \store_reg_n_0_[12][0] ;
  wire \store_reg_n_0_[12][10] ;
  wire \store_reg_n_0_[12][11] ;
  wire \store_reg_n_0_[12][12] ;
  wire \store_reg_n_0_[12][13] ;
  wire \store_reg_n_0_[12][14] ;
  wire \store_reg_n_0_[12][15] ;
  wire \store_reg_n_0_[12][1] ;
  wire \store_reg_n_0_[12][2] ;
  wire \store_reg_n_0_[12][3] ;
  wire \store_reg_n_0_[12][4] ;
  wire \store_reg_n_0_[12][5] ;
  wire \store_reg_n_0_[12][6] ;
  wire \store_reg_n_0_[12][7] ;
  wire \store_reg_n_0_[12][8] ;
  wire \store_reg_n_0_[12][9] ;
  wire \store_reg_n_0_[13][0] ;
  wire \store_reg_n_0_[13][10] ;
  wire \store_reg_n_0_[13][11] ;
  wire \store_reg_n_0_[13][12] ;
  wire \store_reg_n_0_[13][13] ;
  wire \store_reg_n_0_[13][14] ;
  wire \store_reg_n_0_[13][15] ;
  wire \store_reg_n_0_[13][1] ;
  wire \store_reg_n_0_[13][2] ;
  wire \store_reg_n_0_[13][3] ;
  wire \store_reg_n_0_[13][4] ;
  wire \store_reg_n_0_[13][5] ;
  wire \store_reg_n_0_[13][6] ;
  wire \store_reg_n_0_[13][7] ;
  wire \store_reg_n_0_[13][8] ;
  wire \store_reg_n_0_[13][9] ;
  wire \store_reg_n_0_[14][0] ;
  wire \store_reg_n_0_[14][10] ;
  wire \store_reg_n_0_[14][11] ;
  wire \store_reg_n_0_[14][12] ;
  wire \store_reg_n_0_[14][13] ;
  wire \store_reg_n_0_[14][14] ;
  wire \store_reg_n_0_[14][15] ;
  wire \store_reg_n_0_[14][1] ;
  wire \store_reg_n_0_[14][2] ;
  wire \store_reg_n_0_[14][3] ;
  wire \store_reg_n_0_[14][4] ;
  wire \store_reg_n_0_[14][5] ;
  wire \store_reg_n_0_[14][6] ;
  wire \store_reg_n_0_[14][7] ;
  wire \store_reg_n_0_[14][8] ;
  wire \store_reg_n_0_[14][9] ;
  wire \store_reg_n_0_[15][0] ;
  wire \store_reg_n_0_[15][10] ;
  wire \store_reg_n_0_[15][11] ;
  wire \store_reg_n_0_[15][12] ;
  wire \store_reg_n_0_[15][13] ;
  wire \store_reg_n_0_[15][14] ;
  wire \store_reg_n_0_[15][15] ;
  wire \store_reg_n_0_[15][1] ;
  wire \store_reg_n_0_[15][2] ;
  wire \store_reg_n_0_[15][3] ;
  wire \store_reg_n_0_[15][4] ;
  wire \store_reg_n_0_[15][5] ;
  wire \store_reg_n_0_[15][6] ;
  wire \store_reg_n_0_[15][7] ;
  wire \store_reg_n_0_[15][8] ;
  wire \store_reg_n_0_[15][9] ;
  wire \store_reg_n_0_[1][0] ;
  wire \store_reg_n_0_[1][10] ;
  wire \store_reg_n_0_[1][11] ;
  wire \store_reg_n_0_[1][12] ;
  wire \store_reg_n_0_[1][13] ;
  wire \store_reg_n_0_[1][14] ;
  wire \store_reg_n_0_[1][15] ;
  wire \store_reg_n_0_[1][1] ;
  wire \store_reg_n_0_[1][2] ;
  wire \store_reg_n_0_[1][3] ;
  wire \store_reg_n_0_[1][4] ;
  wire \store_reg_n_0_[1][5] ;
  wire \store_reg_n_0_[1][6] ;
  wire \store_reg_n_0_[1][7] ;
  wire \store_reg_n_0_[1][8] ;
  wire \store_reg_n_0_[1][9] ;
  wire \store_reg_n_0_[2][0] ;
  wire \store_reg_n_0_[2][10] ;
  wire \store_reg_n_0_[2][11] ;
  wire \store_reg_n_0_[2][12] ;
  wire \store_reg_n_0_[2][13] ;
  wire \store_reg_n_0_[2][14] ;
  wire \store_reg_n_0_[2][15] ;
  wire \store_reg_n_0_[2][1] ;
  wire \store_reg_n_0_[2][2] ;
  wire \store_reg_n_0_[2][3] ;
  wire \store_reg_n_0_[2][4] ;
  wire \store_reg_n_0_[2][5] ;
  wire \store_reg_n_0_[2][6] ;
  wire \store_reg_n_0_[2][7] ;
  wire \store_reg_n_0_[2][8] ;
  wire \store_reg_n_0_[2][9] ;
  wire \store_reg_n_0_[3][0] ;
  wire \store_reg_n_0_[3][10] ;
  wire \store_reg_n_0_[3][11] ;
  wire \store_reg_n_0_[3][12] ;
  wire \store_reg_n_0_[3][13] ;
  wire \store_reg_n_0_[3][14] ;
  wire \store_reg_n_0_[3][15] ;
  wire \store_reg_n_0_[3][1] ;
  wire \store_reg_n_0_[3][2] ;
  wire \store_reg_n_0_[3][3] ;
  wire \store_reg_n_0_[3][4] ;
  wire \store_reg_n_0_[3][5] ;
  wire \store_reg_n_0_[3][6] ;
  wire \store_reg_n_0_[3][7] ;
  wire \store_reg_n_0_[3][8] ;
  wire \store_reg_n_0_[3][9] ;
  wire \store_reg_n_0_[4][0] ;
  wire \store_reg_n_0_[4][10] ;
  wire \store_reg_n_0_[4][11] ;
  wire \store_reg_n_0_[4][12] ;
  wire \store_reg_n_0_[4][13] ;
  wire \store_reg_n_0_[4][14] ;
  wire \store_reg_n_0_[4][15] ;
  wire \store_reg_n_0_[4][1] ;
  wire \store_reg_n_0_[4][2] ;
  wire \store_reg_n_0_[4][3] ;
  wire \store_reg_n_0_[4][4] ;
  wire \store_reg_n_0_[4][5] ;
  wire \store_reg_n_0_[4][6] ;
  wire \store_reg_n_0_[4][7] ;
  wire \store_reg_n_0_[4][8] ;
  wire \store_reg_n_0_[4][9] ;
  wire \store_reg_n_0_[5][0] ;
  wire \store_reg_n_0_[5][10] ;
  wire \store_reg_n_0_[5][11] ;
  wire \store_reg_n_0_[5][12] ;
  wire \store_reg_n_0_[5][13] ;
  wire \store_reg_n_0_[5][14] ;
  wire \store_reg_n_0_[5][15] ;
  wire \store_reg_n_0_[5][1] ;
  wire \store_reg_n_0_[5][2] ;
  wire \store_reg_n_0_[5][3] ;
  wire \store_reg_n_0_[5][4] ;
  wire \store_reg_n_0_[5][5] ;
  wire \store_reg_n_0_[5][6] ;
  wire \store_reg_n_0_[5][7] ;
  wire \store_reg_n_0_[5][8] ;
  wire \store_reg_n_0_[5][9] ;
  wire \store_reg_n_0_[6][0] ;
  wire \store_reg_n_0_[6][10] ;
  wire \store_reg_n_0_[6][11] ;
  wire \store_reg_n_0_[6][12] ;
  wire \store_reg_n_0_[6][13] ;
  wire \store_reg_n_0_[6][14] ;
  wire \store_reg_n_0_[6][15] ;
  wire \store_reg_n_0_[6][1] ;
  wire \store_reg_n_0_[6][2] ;
  wire \store_reg_n_0_[6][3] ;
  wire \store_reg_n_0_[6][4] ;
  wire \store_reg_n_0_[6][5] ;
  wire \store_reg_n_0_[6][6] ;
  wire \store_reg_n_0_[6][7] ;
  wire \store_reg_n_0_[6][8] ;
  wire \store_reg_n_0_[6][9] ;
  wire \store_reg_n_0_[7][0] ;
  wire \store_reg_n_0_[7][10] ;
  wire \store_reg_n_0_[7][11] ;
  wire \store_reg_n_0_[7][12] ;
  wire \store_reg_n_0_[7][13] ;
  wire \store_reg_n_0_[7][14] ;
  wire \store_reg_n_0_[7][15] ;
  wire \store_reg_n_0_[7][1] ;
  wire \store_reg_n_0_[7][2] ;
  wire \store_reg_n_0_[7][3] ;
  wire \store_reg_n_0_[7][4] ;
  wire \store_reg_n_0_[7][5] ;
  wire \store_reg_n_0_[7][6] ;
  wire \store_reg_n_0_[7][7] ;
  wire \store_reg_n_0_[7][8] ;
  wire \store_reg_n_0_[7][9] ;
  wire \store_reg_n_0_[8][0] ;
  wire \store_reg_n_0_[8][10] ;
  wire \store_reg_n_0_[8][11] ;
  wire \store_reg_n_0_[8][12] ;
  wire \store_reg_n_0_[8][13] ;
  wire \store_reg_n_0_[8][14] ;
  wire \store_reg_n_0_[8][15] ;
  wire \store_reg_n_0_[8][1] ;
  wire \store_reg_n_0_[8][2] ;
  wire \store_reg_n_0_[8][3] ;
  wire \store_reg_n_0_[8][4] ;
  wire \store_reg_n_0_[8][5] ;
  wire \store_reg_n_0_[8][6] ;
  wire \store_reg_n_0_[8][7] ;
  wire \store_reg_n_0_[8][8] ;
  wire \store_reg_n_0_[8][9] ;
  wire \store_reg_n_0_[9][0] ;
  wire \store_reg_n_0_[9][10] ;
  wire \store_reg_n_0_[9][11] ;
  wire \store_reg_n_0_[9][12] ;
  wire \store_reg_n_0_[9][13] ;
  wire \store_reg_n_0_[9][14] ;
  wire \store_reg_n_0_[9][15] ;
  wire \store_reg_n_0_[9][1] ;
  wire \store_reg_n_0_[9][2] ;
  wire \store_reg_n_0_[9][3] ;
  wire \store_reg_n_0_[9][4] ;
  wire \store_reg_n_0_[9][5] ;
  wire \store_reg_n_0_[9][6] ;
  wire \store_reg_n_0_[9][7] ;
  wire \store_reg_n_0_[9][8] ;
  wire \store_reg_n_0_[9][9] ;
  wire vld_0;
  wire vld_1;
  wire vld_10;
  wire vld_11;
  wire vld_12;
  wire vld_13;
  wire vld_14;
  wire vld_15;
  wire vld_2;
  wire vld_3;
  wire vld_4;
  wire vld_5;
  wire vld_6;
  wire vld_7;
  wire vld_8;
  wire vld_9;
  wire [3:0]NLW_hit_00_carry_O_UNCONNECTED;
  wire [3:2]NLW_hit_00_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_hit_00_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_hit_100_carry_O_UNCONNECTED;
  wire [3:2]NLW_hit_100_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_hit_100_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_hit_10_carry_O_UNCONNECTED;
  wire [3:2]NLW_hit_10_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_hit_10_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_hit_110_carry_O_UNCONNECTED;
  wire [3:2]NLW_hit_110_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_hit_110_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_hit_120_carry_O_UNCONNECTED;
  wire [3:2]NLW_hit_120_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_hit_120_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_hit_130_carry_O_UNCONNECTED;
  wire [3:2]NLW_hit_130_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_hit_130_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_hit_140_carry_O_UNCONNECTED;
  wire [3:2]NLW_hit_140_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_hit_140_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_hit_150_carry_O_UNCONNECTED;
  wire [3:2]NLW_hit_150_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_hit_150_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_hit_20_carry_O_UNCONNECTED;
  wire [3:2]NLW_hit_20_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_hit_20_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_hit_30_carry_O_UNCONNECTED;
  wire [3:2]NLW_hit_30_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_hit_30_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_hit_40_carry_O_UNCONNECTED;
  wire [3:2]NLW_hit_40_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_hit_40_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_hit_50_carry_O_UNCONNECTED;
  wire [3:2]NLW_hit_50_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_hit_50_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_hit_60_carry_O_UNCONNECTED;
  wire [3:2]NLW_hit_60_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_hit_60_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_hit_70_carry_O_UNCONNECTED;
  wire [3:2]NLW_hit_70_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_hit_70_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_hit_80_carry_O_UNCONNECTED;
  wire [3:2]NLW_hit_80_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_hit_80_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_hit_90_carry_O_UNCONNECTED;
  wire [3:2]NLW_hit_90_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_hit_90_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \head[0]_i_1__1 
       (.I0(head_reg[0]),
        .O(\head[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \head[1]_i_1__1 
       (.I0(head_reg[0]),
        .I1(head_reg[1]),
        .O(\head[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \head[2]_i_1__1 
       (.I0(head_reg[1]),
        .I1(head_reg[0]),
        .I2(head_reg[2]),
        .O(\head[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \head[3]_i_1__1 
       (.I0(head_reg[1]),
        .I1(head_reg[0]),
        .I2(head_reg[2]),
        .I3(head_reg[3]),
        .O(\head[3]_i_1__1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \head_reg[0] 
       (.C(gtx_clk),
        .CE(\head_reg[3]_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\head[0]_i_1__1_n_0 ),
        .Q(head_reg[0]));
  FDCE #(
    .INIT(1'b0)) 
    \head_reg[1] 
       (.C(gtx_clk),
        .CE(\head_reg[3]_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\head[1]_i_1__1_n_0 ),
        .Q(head_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \head_reg[2] 
       (.C(gtx_clk),
        .CE(\head_reg[3]_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\head[2]_i_1__1_n_0 ),
        .Q(head_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \head_reg[3] 
       (.C(gtx_clk),
        .CE(\head_reg[3]_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\head[3]_i_1__1_n_0 ),
        .Q(head_reg[3]));
  CARRY4 hit_00_carry
       (.CI(1'b0),
        .CO({hit_00_carry_n_0,hit_00_carry_n_1,hit_00_carry_n_2,hit_00_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_00_carry_O_UNCONNECTED[3:0]),
        .S({hit_00_carry_i_1__0_n_0,hit_00_carry_i_2__0_n_0,hit_00_carry_i_3__0_n_0,hit_00_carry_i_4__0_n_0}));
  CARRY4 hit_00_carry__0
       (.CI(hit_00_carry_n_0),
        .CO({NLW_hit_00_carry__0_CO_UNCONNECTED[3:2],hit_00,hit_00_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_00_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,hit_00_carry__0_i_1__0_n_0,hit_00_carry__0_i_2__0_n_0}));
  LUT5 #(
    .INIT(32'h3808C7F7)) 
    hit_00_carry__0_i_1__0
       (.I0(net_hsr_seq[15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(hit_150_carry__0_0[15]),
        .I4(\store_reg_n_0_[0][15] ),
        .O(hit_00_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_00_carry__0_i_2__0
       (.I0(\store_reg_n_0_[0][12] ),
        .I1(cam_seq__47[12]),
        .I2(cam_seq__47[14]),
        .I3(\store_reg_n_0_[0][14] ),
        .I4(cam_seq__47[13]),
        .I5(\store_reg_n_0_[0][13] ),
        .O(hit_00_carry__0_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry__0_i_3__0
       (.I0(hit_150_carry__0_0[12]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(net_hsr_seq[12]),
        .O(cam_seq__47[12]));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry__0_i_4__0
       (.I0(hit_150_carry__0_0[14]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(net_hsr_seq[14]),
        .O(cam_seq__47[14]));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry__0_i_5__0
       (.I0(hit_150_carry__0_0[13]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(net_hsr_seq[13]),
        .O(cam_seq__47[13]));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry_i_10__0
       (.I0(hit_150_carry__0_0[7]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(net_hsr_seq[7]),
        .O(cam_seq__47[7]));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry_i_11__0
       (.I0(hit_150_carry__0_0[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(net_hsr_seq[3]),
        .O(cam_seq__47[3]));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry_i_12__0
       (.I0(hit_150_carry__0_0[5]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(net_hsr_seq[5]),
        .O(cam_seq__47[5]));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry_i_13__0
       (.I0(hit_150_carry__0_0[4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(net_hsr_seq[4]),
        .O(cam_seq__47[4]));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry_i_14__0
       (.I0(hit_150_carry__0_0[0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(net_hsr_seq[0]),
        .O(cam_seq__47[0]));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry_i_15__0
       (.I0(hit_150_carry__0_0[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(net_hsr_seq[2]),
        .O(cam_seq__47[2]));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry_i_16__0
       (.I0(hit_150_carry__0_0[1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(net_hsr_seq[1]),
        .O(cam_seq__47[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_00_carry_i_1__0
       (.I0(\store_reg_n_0_[0][9] ),
        .I1(cam_seq__47[9]),
        .I2(cam_seq__47[11]),
        .I3(\store_reg_n_0_[0][11] ),
        .I4(cam_seq__47[10]),
        .I5(\store_reg_n_0_[0][10] ),
        .O(hit_00_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_00_carry_i_2__0
       (.I0(\store_reg_n_0_[0][6] ),
        .I1(cam_seq__47[6]),
        .I2(cam_seq__47[8]),
        .I3(\store_reg_n_0_[0][8] ),
        .I4(cam_seq__47[7]),
        .I5(\store_reg_n_0_[0][7] ),
        .O(hit_00_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_00_carry_i_3__0
       (.I0(\store_reg_n_0_[0][3] ),
        .I1(cam_seq__47[3]),
        .I2(cam_seq__47[5]),
        .I3(\store_reg_n_0_[0][5] ),
        .I4(cam_seq__47[4]),
        .I5(\store_reg_n_0_[0][4] ),
        .O(hit_00_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_00_carry_i_4__0
       (.I0(\store_reg_n_0_[0][0] ),
        .I1(cam_seq__47[0]),
        .I2(cam_seq__47[2]),
        .I3(\store_reg_n_0_[0][2] ),
        .I4(cam_seq__47[1]),
        .I5(\store_reg_n_0_[0][1] ),
        .O(hit_00_carry_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry_i_5__0
       (.I0(hit_150_carry__0_0[9]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(net_hsr_seq[9]),
        .O(cam_seq__47[9]));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry_i_6__0
       (.I0(hit_150_carry__0_0[11]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(net_hsr_seq[11]),
        .O(cam_seq__47[11]));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry_i_7__0
       (.I0(hit_150_carry__0_0[10]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(net_hsr_seq[10]),
        .O(cam_seq__47[10]));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry_i_8__0
       (.I0(hit_150_carry__0_0[6]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(net_hsr_seq[6]),
        .O(cam_seq__47[6]));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry_i_9__0
       (.I0(hit_150_carry__0_0[8]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(net_hsr_seq[8]),
        .O(cam_seq__47[8]));
  CARRY4 hit_100_carry
       (.CI(1'b0),
        .CO({hit_100_carry_n_0,hit_100_carry_n_1,hit_100_carry_n_2,hit_100_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_100_carry_O_UNCONNECTED[3:0]),
        .S({hit_100_carry_i_1__0_n_0,hit_100_carry_i_2__0_n_0,hit_100_carry_i_3__0_n_0,hit_100_carry_i_4__0_n_0}));
  CARRY4 hit_100_carry__0
       (.CI(hit_100_carry_n_0),
        .CO({NLW_hit_100_carry__0_CO_UNCONNECTED[3:2],hit_100,hit_100_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_100_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,hit_100_carry__0_i_1__0_n_0,hit_100_carry__0_i_2__0_n_0}));
  LUT5 #(
    .INIT(32'h3808C7F7)) 
    hit_100_carry__0_i_1__0
       (.I0(net_hsr_seq[15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(hit_150_carry__0_0[15]),
        .I4(\store_reg_n_0_[10][15] ),
        .O(hit_100_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_100_carry__0_i_2__0
       (.I0(\store_reg_n_0_[10][12] ),
        .I1(cam_seq__47[12]),
        .I2(cam_seq__47[14]),
        .I3(\store_reg_n_0_[10][14] ),
        .I4(cam_seq__47[13]),
        .I5(\store_reg_n_0_[10][13] ),
        .O(hit_100_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_100_carry_i_1__0
       (.I0(\store_reg_n_0_[10][9] ),
        .I1(cam_seq__47[9]),
        .I2(cam_seq__47[11]),
        .I3(\store_reg_n_0_[10][11] ),
        .I4(cam_seq__47[10]),
        .I5(\store_reg_n_0_[10][10] ),
        .O(hit_100_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_100_carry_i_2__0
       (.I0(\store_reg_n_0_[10][6] ),
        .I1(cam_seq__47[6]),
        .I2(cam_seq__47[8]),
        .I3(\store_reg_n_0_[10][8] ),
        .I4(cam_seq__47[7]),
        .I5(\store_reg_n_0_[10][7] ),
        .O(hit_100_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_100_carry_i_3__0
       (.I0(\store_reg_n_0_[10][3] ),
        .I1(cam_seq__47[3]),
        .I2(cam_seq__47[5]),
        .I3(\store_reg_n_0_[10][5] ),
        .I4(cam_seq__47[4]),
        .I5(\store_reg_n_0_[10][4] ),
        .O(hit_100_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_100_carry_i_4__0
       (.I0(\store_reg_n_0_[10][0] ),
        .I1(cam_seq__47[0]),
        .I2(cam_seq__47[2]),
        .I3(\store_reg_n_0_[10][2] ),
        .I4(cam_seq__47[1]),
        .I5(\store_reg_n_0_[10][1] ),
        .O(hit_100_carry_i_4__0_n_0));
  CARRY4 hit_10_carry
       (.CI(1'b0),
        .CO({hit_10_carry_n_0,hit_10_carry_n_1,hit_10_carry_n_2,hit_10_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_10_carry_O_UNCONNECTED[3:0]),
        .S({hit_10_carry_i_1__0_n_0,hit_10_carry_i_2__0_n_0,hit_10_carry_i_3__0_n_0,hit_10_carry_i_4__0_n_0}));
  CARRY4 hit_10_carry__0
       (.CI(hit_10_carry_n_0),
        .CO({NLW_hit_10_carry__0_CO_UNCONNECTED[3:2],hit_1013_in,hit_10_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_10_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,hit_10_carry__0_i_1__0_n_0,hit_10_carry__0_i_2__0_n_0}));
  LUT5 #(
    .INIT(32'h3808C7F7)) 
    hit_10_carry__0_i_1__0
       (.I0(net_hsr_seq[15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(hit_150_carry__0_0[15]),
        .I4(\store_reg_n_0_[1][15] ),
        .O(hit_10_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_10_carry__0_i_2__0
       (.I0(\store_reg_n_0_[1][12] ),
        .I1(cam_seq__47[12]),
        .I2(cam_seq__47[14]),
        .I3(\store_reg_n_0_[1][14] ),
        .I4(cam_seq__47[13]),
        .I5(\store_reg_n_0_[1][13] ),
        .O(hit_10_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_10_carry_i_1__0
       (.I0(\store_reg_n_0_[1][9] ),
        .I1(cam_seq__47[9]),
        .I2(cam_seq__47[11]),
        .I3(\store_reg_n_0_[1][11] ),
        .I4(cam_seq__47[10]),
        .I5(\store_reg_n_0_[1][10] ),
        .O(hit_10_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_10_carry_i_2__0
       (.I0(\store_reg_n_0_[1][6] ),
        .I1(cam_seq__47[6]),
        .I2(cam_seq__47[8]),
        .I3(\store_reg_n_0_[1][8] ),
        .I4(cam_seq__47[7]),
        .I5(\store_reg_n_0_[1][7] ),
        .O(hit_10_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_10_carry_i_3__0
       (.I0(\store_reg_n_0_[1][3] ),
        .I1(cam_seq__47[3]),
        .I2(cam_seq__47[5]),
        .I3(\store_reg_n_0_[1][5] ),
        .I4(cam_seq__47[4]),
        .I5(\store_reg_n_0_[1][4] ),
        .O(hit_10_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_10_carry_i_4__0
       (.I0(\store_reg_n_0_[1][0] ),
        .I1(cam_seq__47[0]),
        .I2(cam_seq__47[2]),
        .I3(\store_reg_n_0_[1][2] ),
        .I4(cam_seq__47[1]),
        .I5(\store_reg_n_0_[1][1] ),
        .O(hit_10_carry_i_4__0_n_0));
  CARRY4 hit_110_carry
       (.CI(1'b0),
        .CO({hit_110_carry_n_0,hit_110_carry_n_1,hit_110_carry_n_2,hit_110_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_110_carry_O_UNCONNECTED[3:0]),
        .S({hit_110_carry_i_1__0_n_0,hit_110_carry_i_2__0_n_0,hit_110_carry_i_3__0_n_0,hit_110_carry_i_4__0_n_0}));
  CARRY4 hit_110_carry__0
       (.CI(hit_110_carry_n_0),
        .CO({NLW_hit_110_carry__0_CO_UNCONNECTED[3:2],hit_110,hit_110_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_110_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,hit_110_carry__0_i_1__0_n_0,hit_110_carry__0_i_2__0_n_0}));
  LUT5 #(
    .INIT(32'h3808C7F7)) 
    hit_110_carry__0_i_1__0
       (.I0(net_hsr_seq[15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(hit_150_carry__0_0[15]),
        .I4(\store_reg_n_0_[11][15] ),
        .O(hit_110_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_110_carry__0_i_2__0
       (.I0(\store_reg_n_0_[11][12] ),
        .I1(cam_seq__47[12]),
        .I2(cam_seq__47[14]),
        .I3(\store_reg_n_0_[11][14] ),
        .I4(cam_seq__47[13]),
        .I5(\store_reg_n_0_[11][13] ),
        .O(hit_110_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_110_carry_i_1__0
       (.I0(\store_reg_n_0_[11][9] ),
        .I1(cam_seq__47[9]),
        .I2(cam_seq__47[11]),
        .I3(\store_reg_n_0_[11][11] ),
        .I4(cam_seq__47[10]),
        .I5(\store_reg_n_0_[11][10] ),
        .O(hit_110_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_110_carry_i_2__0
       (.I0(\store_reg_n_0_[11][6] ),
        .I1(cam_seq__47[6]),
        .I2(cam_seq__47[8]),
        .I3(\store_reg_n_0_[11][8] ),
        .I4(cam_seq__47[7]),
        .I5(\store_reg_n_0_[11][7] ),
        .O(hit_110_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_110_carry_i_3__0
       (.I0(\store_reg_n_0_[11][3] ),
        .I1(cam_seq__47[3]),
        .I2(cam_seq__47[5]),
        .I3(\store_reg_n_0_[11][5] ),
        .I4(cam_seq__47[4]),
        .I5(\store_reg_n_0_[11][4] ),
        .O(hit_110_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_110_carry_i_4__0
       (.I0(\store_reg_n_0_[11][0] ),
        .I1(cam_seq__47[0]),
        .I2(cam_seq__47[2]),
        .I3(\store_reg_n_0_[11][2] ),
        .I4(cam_seq__47[1]),
        .I5(\store_reg_n_0_[11][1] ),
        .O(hit_110_carry_i_4__0_n_0));
  CARRY4 hit_120_carry
       (.CI(1'b0),
        .CO({hit_120_carry_n_0,hit_120_carry_n_1,hit_120_carry_n_2,hit_120_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_120_carry_O_UNCONNECTED[3:0]),
        .S({hit_120_carry_i_1__0_n_0,hit_120_carry_i_2__0_n_0,hit_120_carry_i_3__0_n_0,hit_120_carry_i_4__0_n_0}));
  CARRY4 hit_120_carry__0
       (.CI(hit_120_carry_n_0),
        .CO({NLW_hit_120_carry__0_CO_UNCONNECTED[3:2],hit_120,hit_120_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_120_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,hit_120_carry__0_i_1__0_n_0,hit_120_carry__0_i_2__0_n_0}));
  LUT5 #(
    .INIT(32'h3808C7F7)) 
    hit_120_carry__0_i_1__0
       (.I0(net_hsr_seq[15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(hit_150_carry__0_0[15]),
        .I4(\store_reg_n_0_[12][15] ),
        .O(hit_120_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_120_carry__0_i_2__0
       (.I0(\store_reg_n_0_[12][12] ),
        .I1(cam_seq__47[12]),
        .I2(cam_seq__47[14]),
        .I3(\store_reg_n_0_[12][14] ),
        .I4(cam_seq__47[13]),
        .I5(\store_reg_n_0_[12][13] ),
        .O(hit_120_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_120_carry_i_1__0
       (.I0(\store_reg_n_0_[12][9] ),
        .I1(cam_seq__47[9]),
        .I2(cam_seq__47[11]),
        .I3(\store_reg_n_0_[12][11] ),
        .I4(cam_seq__47[10]),
        .I5(\store_reg_n_0_[12][10] ),
        .O(hit_120_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_120_carry_i_2__0
       (.I0(\store_reg_n_0_[12][6] ),
        .I1(cam_seq__47[6]),
        .I2(cam_seq__47[8]),
        .I3(\store_reg_n_0_[12][8] ),
        .I4(cam_seq__47[7]),
        .I5(\store_reg_n_0_[12][7] ),
        .O(hit_120_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_120_carry_i_3__0
       (.I0(\store_reg_n_0_[12][3] ),
        .I1(cam_seq__47[3]),
        .I2(cam_seq__47[5]),
        .I3(\store_reg_n_0_[12][5] ),
        .I4(cam_seq__47[4]),
        .I5(\store_reg_n_0_[12][4] ),
        .O(hit_120_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_120_carry_i_4__0
       (.I0(\store_reg_n_0_[12][0] ),
        .I1(cam_seq__47[0]),
        .I2(cam_seq__47[2]),
        .I3(\store_reg_n_0_[12][2] ),
        .I4(cam_seq__47[1]),
        .I5(\store_reg_n_0_[12][1] ),
        .O(hit_120_carry_i_4__0_n_0));
  CARRY4 hit_130_carry
       (.CI(1'b0),
        .CO({hit_130_carry_n_0,hit_130_carry_n_1,hit_130_carry_n_2,hit_130_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_130_carry_O_UNCONNECTED[3:0]),
        .S({hit_130_carry_i_1__0_n_0,hit_130_carry_i_2__0_n_0,hit_130_carry_i_3__0_n_0,hit_130_carry_i_4__0_n_0}));
  CARRY4 hit_130_carry__0
       (.CI(hit_130_carry_n_0),
        .CO({NLW_hit_130_carry__0_CO_UNCONNECTED[3:2],hit_130,hit_130_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_130_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,hit_130_carry__0_i_1__0_n_0,hit_130_carry__0_i_2__0_n_0}));
  LUT5 #(
    .INIT(32'h3808C7F7)) 
    hit_130_carry__0_i_1__0
       (.I0(net_hsr_seq[15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(hit_150_carry__0_0[15]),
        .I4(\store_reg_n_0_[13][15] ),
        .O(hit_130_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_130_carry__0_i_2__0
       (.I0(\store_reg_n_0_[13][12] ),
        .I1(cam_seq__47[12]),
        .I2(cam_seq__47[14]),
        .I3(\store_reg_n_0_[13][14] ),
        .I4(cam_seq__47[13]),
        .I5(\store_reg_n_0_[13][13] ),
        .O(hit_130_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_130_carry_i_1__0
       (.I0(\store_reg_n_0_[13][9] ),
        .I1(cam_seq__47[9]),
        .I2(cam_seq__47[11]),
        .I3(\store_reg_n_0_[13][11] ),
        .I4(cam_seq__47[10]),
        .I5(\store_reg_n_0_[13][10] ),
        .O(hit_130_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_130_carry_i_2__0
       (.I0(\store_reg_n_0_[13][6] ),
        .I1(cam_seq__47[6]),
        .I2(cam_seq__47[8]),
        .I3(\store_reg_n_0_[13][8] ),
        .I4(cam_seq__47[7]),
        .I5(\store_reg_n_0_[13][7] ),
        .O(hit_130_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_130_carry_i_3__0
       (.I0(\store_reg_n_0_[13][3] ),
        .I1(cam_seq__47[3]),
        .I2(cam_seq__47[5]),
        .I3(\store_reg_n_0_[13][5] ),
        .I4(cam_seq__47[4]),
        .I5(\store_reg_n_0_[13][4] ),
        .O(hit_130_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_130_carry_i_4__0
       (.I0(\store_reg_n_0_[13][0] ),
        .I1(cam_seq__47[0]),
        .I2(cam_seq__47[2]),
        .I3(\store_reg_n_0_[13][2] ),
        .I4(cam_seq__47[1]),
        .I5(\store_reg_n_0_[13][1] ),
        .O(hit_130_carry_i_4__0_n_0));
  CARRY4 hit_140_carry
       (.CI(1'b0),
        .CO({hit_140_carry_n_0,hit_140_carry_n_1,hit_140_carry_n_2,hit_140_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_140_carry_O_UNCONNECTED[3:0]),
        .S({hit_140_carry_i_1__0_n_0,hit_140_carry_i_2__0_n_0,hit_140_carry_i_3__0_n_0,hit_140_carry_i_4__0_n_0}));
  CARRY4 hit_140_carry__0
       (.CI(hit_140_carry_n_0),
        .CO({NLW_hit_140_carry__0_CO_UNCONNECTED[3:2],hit_140,hit_140_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_140_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,hit_140_carry__0_i_1__0_n_0,hit_140_carry__0_i_2__0_n_0}));
  LUT5 #(
    .INIT(32'h3808C7F7)) 
    hit_140_carry__0_i_1__0
       (.I0(net_hsr_seq[15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(hit_150_carry__0_0[15]),
        .I4(\store_reg_n_0_[14][15] ),
        .O(hit_140_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_140_carry__0_i_2__0
       (.I0(\store_reg_n_0_[14][12] ),
        .I1(cam_seq__47[12]),
        .I2(cam_seq__47[14]),
        .I3(\store_reg_n_0_[14][14] ),
        .I4(cam_seq__47[13]),
        .I5(\store_reg_n_0_[14][13] ),
        .O(hit_140_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_140_carry_i_1__0
       (.I0(\store_reg_n_0_[14][9] ),
        .I1(cam_seq__47[9]),
        .I2(cam_seq__47[11]),
        .I3(\store_reg_n_0_[14][11] ),
        .I4(cam_seq__47[10]),
        .I5(\store_reg_n_0_[14][10] ),
        .O(hit_140_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_140_carry_i_2__0
       (.I0(\store_reg_n_0_[14][6] ),
        .I1(cam_seq__47[6]),
        .I2(cam_seq__47[8]),
        .I3(\store_reg_n_0_[14][8] ),
        .I4(cam_seq__47[7]),
        .I5(\store_reg_n_0_[14][7] ),
        .O(hit_140_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_140_carry_i_3__0
       (.I0(\store_reg_n_0_[14][3] ),
        .I1(cam_seq__47[3]),
        .I2(cam_seq__47[5]),
        .I3(\store_reg_n_0_[14][5] ),
        .I4(cam_seq__47[4]),
        .I5(\store_reg_n_0_[14][4] ),
        .O(hit_140_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_140_carry_i_4__0
       (.I0(\store_reg_n_0_[14][0] ),
        .I1(cam_seq__47[0]),
        .I2(cam_seq__47[2]),
        .I3(\store_reg_n_0_[14][2] ),
        .I4(cam_seq__47[1]),
        .I5(\store_reg_n_0_[14][1] ),
        .O(hit_140_carry_i_4__0_n_0));
  CARRY4 hit_150_carry
       (.CI(1'b0),
        .CO({hit_150_carry_n_0,hit_150_carry_n_1,hit_150_carry_n_2,hit_150_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_150_carry_O_UNCONNECTED[3:0]),
        .S({hit_150_carry_i_1__0_n_0,hit_150_carry_i_2__0_n_0,hit_150_carry_i_3__0_n_0,hit_150_carry_i_4__0_n_0}));
  CARRY4 hit_150_carry__0
       (.CI(hit_150_carry_n_0),
        .CO({NLW_hit_150_carry__0_CO_UNCONNECTED[3:2],hit_150,hit_150_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_150_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,hit_150_carry__0_i_1__0_n_0,hit_150_carry__0_i_2__0_n_0}));
  LUT5 #(
    .INIT(32'h3808C7F7)) 
    hit_150_carry__0_i_1__0
       (.I0(net_hsr_seq[15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(hit_150_carry__0_0[15]),
        .I4(\store_reg_n_0_[15][15] ),
        .O(hit_150_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_150_carry__0_i_2__0
       (.I0(\store_reg_n_0_[15][12] ),
        .I1(cam_seq__47[12]),
        .I2(cam_seq__47[14]),
        .I3(\store_reg_n_0_[15][14] ),
        .I4(cam_seq__47[13]),
        .I5(\store_reg_n_0_[15][13] ),
        .O(hit_150_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_150_carry_i_1__0
       (.I0(\store_reg_n_0_[15][9] ),
        .I1(cam_seq__47[9]),
        .I2(cam_seq__47[11]),
        .I3(\store_reg_n_0_[15][11] ),
        .I4(cam_seq__47[10]),
        .I5(\store_reg_n_0_[15][10] ),
        .O(hit_150_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_150_carry_i_2__0
       (.I0(\store_reg_n_0_[15][6] ),
        .I1(cam_seq__47[6]),
        .I2(cam_seq__47[8]),
        .I3(\store_reg_n_0_[15][8] ),
        .I4(cam_seq__47[7]),
        .I5(\store_reg_n_0_[15][7] ),
        .O(hit_150_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_150_carry_i_3__0
       (.I0(\store_reg_n_0_[15][3] ),
        .I1(cam_seq__47[3]),
        .I2(cam_seq__47[5]),
        .I3(\store_reg_n_0_[15][5] ),
        .I4(cam_seq__47[4]),
        .I5(\store_reg_n_0_[15][4] ),
        .O(hit_150_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_150_carry_i_4__0
       (.I0(\store_reg_n_0_[15][0] ),
        .I1(cam_seq__47[0]),
        .I2(cam_seq__47[2]),
        .I3(\store_reg_n_0_[15][2] ),
        .I4(cam_seq__47[1]),
        .I5(\store_reg_n_0_[15][1] ),
        .O(hit_150_carry_i_4__0_n_0));
  CARRY4 hit_20_carry
       (.CI(1'b0),
        .CO({hit_20_carry_n_0,hit_20_carry_n_1,hit_20_carry_n_2,hit_20_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_20_carry_O_UNCONNECTED[3:0]),
        .S({hit_20_carry_i_1__0_n_0,hit_20_carry_i_2__0_n_0,hit_20_carry_i_3__0_n_0,hit_20_carry_i_4__0_n_0}));
  CARRY4 hit_20_carry__0
       (.CI(hit_20_carry_n_0),
        .CO({NLW_hit_20_carry__0_CO_UNCONNECTED[3:2],hit_20,hit_20_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_20_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,hit_20_carry__0_i_1__0_n_0,hit_20_carry__0_i_2__0_n_0}));
  LUT5 #(
    .INIT(32'h3808C7F7)) 
    hit_20_carry__0_i_1__0
       (.I0(net_hsr_seq[15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(hit_150_carry__0_0[15]),
        .I4(\store_reg_n_0_[2][15] ),
        .O(hit_20_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_20_carry__0_i_2__0
       (.I0(\store_reg_n_0_[2][12] ),
        .I1(cam_seq__47[12]),
        .I2(cam_seq__47[14]),
        .I3(\store_reg_n_0_[2][14] ),
        .I4(cam_seq__47[13]),
        .I5(\store_reg_n_0_[2][13] ),
        .O(hit_20_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_20_carry_i_1__0
       (.I0(\store_reg_n_0_[2][9] ),
        .I1(cam_seq__47[9]),
        .I2(cam_seq__47[11]),
        .I3(\store_reg_n_0_[2][11] ),
        .I4(cam_seq__47[10]),
        .I5(\store_reg_n_0_[2][10] ),
        .O(hit_20_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_20_carry_i_2__0
       (.I0(\store_reg_n_0_[2][6] ),
        .I1(cam_seq__47[6]),
        .I2(cam_seq__47[8]),
        .I3(\store_reg_n_0_[2][8] ),
        .I4(cam_seq__47[7]),
        .I5(\store_reg_n_0_[2][7] ),
        .O(hit_20_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_20_carry_i_3__0
       (.I0(\store_reg_n_0_[2][3] ),
        .I1(cam_seq__47[3]),
        .I2(cam_seq__47[5]),
        .I3(\store_reg_n_0_[2][5] ),
        .I4(cam_seq__47[4]),
        .I5(\store_reg_n_0_[2][4] ),
        .O(hit_20_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_20_carry_i_4__0
       (.I0(\store_reg_n_0_[2][0] ),
        .I1(cam_seq__47[0]),
        .I2(cam_seq__47[2]),
        .I3(\store_reg_n_0_[2][2] ),
        .I4(cam_seq__47[1]),
        .I5(\store_reg_n_0_[2][1] ),
        .O(hit_20_carry_i_4__0_n_0));
  CARRY4 hit_30_carry
       (.CI(1'b0),
        .CO({hit_30_carry_n_0,hit_30_carry_n_1,hit_30_carry_n_2,hit_30_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_30_carry_O_UNCONNECTED[3:0]),
        .S({hit_30_carry_i_1__0_n_0,hit_30_carry_i_2__0_n_0,hit_30_carry_i_3__0_n_0,hit_30_carry_i_4__0_n_0}));
  CARRY4 hit_30_carry__0
       (.CI(hit_30_carry_n_0),
        .CO({NLW_hit_30_carry__0_CO_UNCONNECTED[3:2],hit_30,hit_30_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_30_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,hit_30_carry__0_i_1__0_n_0,hit_30_carry__0_i_2__0_n_0}));
  LUT5 #(
    .INIT(32'h3808C7F7)) 
    hit_30_carry__0_i_1__0
       (.I0(net_hsr_seq[15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(hit_150_carry__0_0[15]),
        .I4(\store_reg_n_0_[3][15] ),
        .O(hit_30_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_30_carry__0_i_2__0
       (.I0(\store_reg_n_0_[3][12] ),
        .I1(cam_seq__47[12]),
        .I2(cam_seq__47[14]),
        .I3(\store_reg_n_0_[3][14] ),
        .I4(cam_seq__47[13]),
        .I5(\store_reg_n_0_[3][13] ),
        .O(hit_30_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_30_carry_i_1__0
       (.I0(\store_reg_n_0_[3][9] ),
        .I1(cam_seq__47[9]),
        .I2(cam_seq__47[11]),
        .I3(\store_reg_n_0_[3][11] ),
        .I4(cam_seq__47[10]),
        .I5(\store_reg_n_0_[3][10] ),
        .O(hit_30_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_30_carry_i_2__0
       (.I0(\store_reg_n_0_[3][6] ),
        .I1(cam_seq__47[6]),
        .I2(cam_seq__47[8]),
        .I3(\store_reg_n_0_[3][8] ),
        .I4(cam_seq__47[7]),
        .I5(\store_reg_n_0_[3][7] ),
        .O(hit_30_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_30_carry_i_3__0
       (.I0(\store_reg_n_0_[3][3] ),
        .I1(cam_seq__47[3]),
        .I2(cam_seq__47[5]),
        .I3(\store_reg_n_0_[3][5] ),
        .I4(cam_seq__47[4]),
        .I5(\store_reg_n_0_[3][4] ),
        .O(hit_30_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_30_carry_i_4__0
       (.I0(\store_reg_n_0_[3][0] ),
        .I1(cam_seq__47[0]),
        .I2(cam_seq__47[2]),
        .I3(\store_reg_n_0_[3][2] ),
        .I4(cam_seq__47[1]),
        .I5(\store_reg_n_0_[3][1] ),
        .O(hit_30_carry_i_4__0_n_0));
  CARRY4 hit_40_carry
       (.CI(1'b0),
        .CO({hit_40_carry_n_0,hit_40_carry_n_1,hit_40_carry_n_2,hit_40_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_40_carry_O_UNCONNECTED[3:0]),
        .S({hit_40_carry_i_1__0_n_0,hit_40_carry_i_2__0_n_0,hit_40_carry_i_3__0_n_0,hit_40_carry_i_4__0_n_0}));
  CARRY4 hit_40_carry__0
       (.CI(hit_40_carry_n_0),
        .CO({NLW_hit_40_carry__0_CO_UNCONNECTED[3:2],hit_40,hit_40_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_40_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,hit_40_carry__0_i_1__0_n_0,hit_40_carry__0_i_2__0_n_0}));
  LUT5 #(
    .INIT(32'h3808C7F7)) 
    hit_40_carry__0_i_1__0
       (.I0(net_hsr_seq[15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(hit_150_carry__0_0[15]),
        .I4(\store_reg_n_0_[4][15] ),
        .O(hit_40_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_40_carry__0_i_2__0
       (.I0(\store_reg_n_0_[4][12] ),
        .I1(cam_seq__47[12]),
        .I2(cam_seq__47[14]),
        .I3(\store_reg_n_0_[4][14] ),
        .I4(cam_seq__47[13]),
        .I5(\store_reg_n_0_[4][13] ),
        .O(hit_40_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_40_carry_i_1__0
       (.I0(\store_reg_n_0_[4][9] ),
        .I1(cam_seq__47[9]),
        .I2(cam_seq__47[11]),
        .I3(\store_reg_n_0_[4][11] ),
        .I4(cam_seq__47[10]),
        .I5(\store_reg_n_0_[4][10] ),
        .O(hit_40_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_40_carry_i_2__0
       (.I0(\store_reg_n_0_[4][6] ),
        .I1(cam_seq__47[6]),
        .I2(cam_seq__47[8]),
        .I3(\store_reg_n_0_[4][8] ),
        .I4(cam_seq__47[7]),
        .I5(\store_reg_n_0_[4][7] ),
        .O(hit_40_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_40_carry_i_3__0
       (.I0(\store_reg_n_0_[4][3] ),
        .I1(cam_seq__47[3]),
        .I2(cam_seq__47[5]),
        .I3(\store_reg_n_0_[4][5] ),
        .I4(cam_seq__47[4]),
        .I5(\store_reg_n_0_[4][4] ),
        .O(hit_40_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_40_carry_i_4__0
       (.I0(\store_reg_n_0_[4][0] ),
        .I1(cam_seq__47[0]),
        .I2(cam_seq__47[2]),
        .I3(\store_reg_n_0_[4][2] ),
        .I4(cam_seq__47[1]),
        .I5(\store_reg_n_0_[4][1] ),
        .O(hit_40_carry_i_4__0_n_0));
  CARRY4 hit_50_carry
       (.CI(1'b0),
        .CO({hit_50_carry_n_0,hit_50_carry_n_1,hit_50_carry_n_2,hit_50_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_50_carry_O_UNCONNECTED[3:0]),
        .S({hit_50_carry_i_1__0_n_0,hit_50_carry_i_2__0_n_0,hit_50_carry_i_3__0_n_0,hit_50_carry_i_4__0_n_0}));
  CARRY4 hit_50_carry__0
       (.CI(hit_50_carry_n_0),
        .CO({NLW_hit_50_carry__0_CO_UNCONNECTED[3:2],hit_50,hit_50_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_50_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,hit_50_carry__0_i_1__0_n_0,hit_50_carry__0_i_2__0_n_0}));
  LUT5 #(
    .INIT(32'h3808C7F7)) 
    hit_50_carry__0_i_1__0
       (.I0(net_hsr_seq[15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(hit_150_carry__0_0[15]),
        .I4(\store_reg_n_0_[5][15] ),
        .O(hit_50_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_50_carry__0_i_2__0
       (.I0(\store_reg_n_0_[5][12] ),
        .I1(cam_seq__47[12]),
        .I2(cam_seq__47[14]),
        .I3(\store_reg_n_0_[5][14] ),
        .I4(cam_seq__47[13]),
        .I5(\store_reg_n_0_[5][13] ),
        .O(hit_50_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_50_carry_i_1__0
       (.I0(\store_reg_n_0_[5][9] ),
        .I1(cam_seq__47[9]),
        .I2(cam_seq__47[11]),
        .I3(\store_reg_n_0_[5][11] ),
        .I4(cam_seq__47[10]),
        .I5(\store_reg_n_0_[5][10] ),
        .O(hit_50_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_50_carry_i_2__0
       (.I0(\store_reg_n_0_[5][6] ),
        .I1(cam_seq__47[6]),
        .I2(cam_seq__47[8]),
        .I3(\store_reg_n_0_[5][8] ),
        .I4(cam_seq__47[7]),
        .I5(\store_reg_n_0_[5][7] ),
        .O(hit_50_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_50_carry_i_3__0
       (.I0(\store_reg_n_0_[5][3] ),
        .I1(cam_seq__47[3]),
        .I2(cam_seq__47[5]),
        .I3(\store_reg_n_0_[5][5] ),
        .I4(cam_seq__47[4]),
        .I5(\store_reg_n_0_[5][4] ),
        .O(hit_50_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_50_carry_i_4__0
       (.I0(\store_reg_n_0_[5][0] ),
        .I1(cam_seq__47[0]),
        .I2(cam_seq__47[2]),
        .I3(\store_reg_n_0_[5][2] ),
        .I4(cam_seq__47[1]),
        .I5(\store_reg_n_0_[5][1] ),
        .O(hit_50_carry_i_4__0_n_0));
  CARRY4 hit_60_carry
       (.CI(1'b0),
        .CO({hit_60_carry_n_0,hit_60_carry_n_1,hit_60_carry_n_2,hit_60_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_60_carry_O_UNCONNECTED[3:0]),
        .S({hit_60_carry_i_1__0_n_0,hit_60_carry_i_2__0_n_0,hit_60_carry_i_3__0_n_0,hit_60_carry_i_4__0_n_0}));
  CARRY4 hit_60_carry__0
       (.CI(hit_60_carry_n_0),
        .CO({NLW_hit_60_carry__0_CO_UNCONNECTED[3:2],hit_60,hit_60_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_60_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,hit_60_carry__0_i_1__0_n_0,hit_60_carry__0_i_2__0_n_0}));
  LUT5 #(
    .INIT(32'h3808C7F7)) 
    hit_60_carry__0_i_1__0
       (.I0(net_hsr_seq[15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(hit_150_carry__0_0[15]),
        .I4(\store_reg_n_0_[6][15] ),
        .O(hit_60_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_60_carry__0_i_2__0
       (.I0(\store_reg_n_0_[6][12] ),
        .I1(cam_seq__47[12]),
        .I2(cam_seq__47[14]),
        .I3(\store_reg_n_0_[6][14] ),
        .I4(cam_seq__47[13]),
        .I5(\store_reg_n_0_[6][13] ),
        .O(hit_60_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_60_carry_i_1__0
       (.I0(\store_reg_n_0_[6][9] ),
        .I1(cam_seq__47[9]),
        .I2(cam_seq__47[11]),
        .I3(\store_reg_n_0_[6][11] ),
        .I4(cam_seq__47[10]),
        .I5(\store_reg_n_0_[6][10] ),
        .O(hit_60_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_60_carry_i_2__0
       (.I0(\store_reg_n_0_[6][6] ),
        .I1(cam_seq__47[6]),
        .I2(cam_seq__47[8]),
        .I3(\store_reg_n_0_[6][8] ),
        .I4(cam_seq__47[7]),
        .I5(\store_reg_n_0_[6][7] ),
        .O(hit_60_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_60_carry_i_3__0
       (.I0(\store_reg_n_0_[6][3] ),
        .I1(cam_seq__47[3]),
        .I2(cam_seq__47[5]),
        .I3(\store_reg_n_0_[6][5] ),
        .I4(cam_seq__47[4]),
        .I5(\store_reg_n_0_[6][4] ),
        .O(hit_60_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_60_carry_i_4__0
       (.I0(\store_reg_n_0_[6][0] ),
        .I1(cam_seq__47[0]),
        .I2(cam_seq__47[2]),
        .I3(\store_reg_n_0_[6][2] ),
        .I4(cam_seq__47[1]),
        .I5(\store_reg_n_0_[6][1] ),
        .O(hit_60_carry_i_4__0_n_0));
  CARRY4 hit_70_carry
       (.CI(1'b0),
        .CO({hit_70_carry_n_0,hit_70_carry_n_1,hit_70_carry_n_2,hit_70_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_70_carry_O_UNCONNECTED[3:0]),
        .S({hit_70_carry_i_1__0_n_0,hit_70_carry_i_2__0_n_0,hit_70_carry_i_3__0_n_0,hit_70_carry_i_4__0_n_0}));
  CARRY4 hit_70_carry__0
       (.CI(hit_70_carry_n_0),
        .CO({NLW_hit_70_carry__0_CO_UNCONNECTED[3:2],hit_70,hit_70_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_70_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,hit_70_carry__0_i_1__0_n_0,hit_70_carry__0_i_2__0_n_0}));
  LUT5 #(
    .INIT(32'h3808C7F7)) 
    hit_70_carry__0_i_1__0
       (.I0(net_hsr_seq[15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(hit_150_carry__0_0[15]),
        .I4(\store_reg_n_0_[7][15] ),
        .O(hit_70_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_70_carry__0_i_2__0
       (.I0(\store_reg_n_0_[7][12] ),
        .I1(cam_seq__47[12]),
        .I2(cam_seq__47[14]),
        .I3(\store_reg_n_0_[7][14] ),
        .I4(cam_seq__47[13]),
        .I5(\store_reg_n_0_[7][13] ),
        .O(hit_70_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_70_carry_i_1__0
       (.I0(\store_reg_n_0_[7][9] ),
        .I1(cam_seq__47[9]),
        .I2(cam_seq__47[11]),
        .I3(\store_reg_n_0_[7][11] ),
        .I4(cam_seq__47[10]),
        .I5(\store_reg_n_0_[7][10] ),
        .O(hit_70_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_70_carry_i_2__0
       (.I0(\store_reg_n_0_[7][6] ),
        .I1(cam_seq__47[6]),
        .I2(cam_seq__47[8]),
        .I3(\store_reg_n_0_[7][8] ),
        .I4(cam_seq__47[7]),
        .I5(\store_reg_n_0_[7][7] ),
        .O(hit_70_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_70_carry_i_3__0
       (.I0(\store_reg_n_0_[7][3] ),
        .I1(cam_seq__47[3]),
        .I2(cam_seq__47[5]),
        .I3(\store_reg_n_0_[7][5] ),
        .I4(cam_seq__47[4]),
        .I5(\store_reg_n_0_[7][4] ),
        .O(hit_70_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_70_carry_i_4__0
       (.I0(\store_reg_n_0_[7][0] ),
        .I1(cam_seq__47[0]),
        .I2(cam_seq__47[2]),
        .I3(\store_reg_n_0_[7][2] ),
        .I4(cam_seq__47[1]),
        .I5(\store_reg_n_0_[7][1] ),
        .O(hit_70_carry_i_4__0_n_0));
  CARRY4 hit_80_carry
       (.CI(1'b0),
        .CO({hit_80_carry_n_0,hit_80_carry_n_1,hit_80_carry_n_2,hit_80_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_80_carry_O_UNCONNECTED[3:0]),
        .S({hit_80_carry_i_1__0_n_0,hit_80_carry_i_2__0_n_0,hit_80_carry_i_3__0_n_0,hit_80_carry_i_4__0_n_0}));
  CARRY4 hit_80_carry__0
       (.CI(hit_80_carry_n_0),
        .CO({NLW_hit_80_carry__0_CO_UNCONNECTED[3:2],hit_80,hit_80_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_80_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,hit_80_carry__0_i_1__0_n_0,hit_80_carry__0_i_2__0_n_0}));
  LUT5 #(
    .INIT(32'h3808C7F7)) 
    hit_80_carry__0_i_1__0
       (.I0(net_hsr_seq[15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(hit_150_carry__0_0[15]),
        .I4(\store_reg_n_0_[8][15] ),
        .O(hit_80_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_80_carry__0_i_2__0
       (.I0(\store_reg_n_0_[8][12] ),
        .I1(cam_seq__47[12]),
        .I2(cam_seq__47[14]),
        .I3(\store_reg_n_0_[8][14] ),
        .I4(cam_seq__47[13]),
        .I5(\store_reg_n_0_[8][13] ),
        .O(hit_80_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_80_carry_i_1__0
       (.I0(\store_reg_n_0_[8][9] ),
        .I1(cam_seq__47[9]),
        .I2(cam_seq__47[11]),
        .I3(\store_reg_n_0_[8][11] ),
        .I4(cam_seq__47[10]),
        .I5(\store_reg_n_0_[8][10] ),
        .O(hit_80_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_80_carry_i_2__0
       (.I0(\store_reg_n_0_[8][6] ),
        .I1(cam_seq__47[6]),
        .I2(cam_seq__47[8]),
        .I3(\store_reg_n_0_[8][8] ),
        .I4(cam_seq__47[7]),
        .I5(\store_reg_n_0_[8][7] ),
        .O(hit_80_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_80_carry_i_3__0
       (.I0(\store_reg_n_0_[8][3] ),
        .I1(cam_seq__47[3]),
        .I2(cam_seq__47[5]),
        .I3(\store_reg_n_0_[8][5] ),
        .I4(cam_seq__47[4]),
        .I5(\store_reg_n_0_[8][4] ),
        .O(hit_80_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_80_carry_i_4__0
       (.I0(\store_reg_n_0_[8][0] ),
        .I1(cam_seq__47[0]),
        .I2(cam_seq__47[2]),
        .I3(\store_reg_n_0_[8][2] ),
        .I4(cam_seq__47[1]),
        .I5(\store_reg_n_0_[8][1] ),
        .O(hit_80_carry_i_4__0_n_0));
  CARRY4 hit_90_carry
       (.CI(1'b0),
        .CO({hit_90_carry_n_0,hit_90_carry_n_1,hit_90_carry_n_2,hit_90_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_90_carry_O_UNCONNECTED[3:0]),
        .S({hit_90_carry_i_1__0_n_0,hit_90_carry_i_2__0_n_0,hit_90_carry_i_3__0_n_0,hit_90_carry_i_4__0_n_0}));
  CARRY4 hit_90_carry__0
       (.CI(hit_90_carry_n_0),
        .CO({NLW_hit_90_carry__0_CO_UNCONNECTED[3:2],hit_90,hit_90_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_hit_90_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,hit_90_carry__0_i_1__0_n_0,hit_90_carry__0_i_2__0_n_0}));
  LUT5 #(
    .INIT(32'h3808C7F7)) 
    hit_90_carry__0_i_1__0
       (.I0(net_hsr_seq[15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(hit_150_carry__0_0[15]),
        .I4(\store_reg_n_0_[9][15] ),
        .O(hit_90_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_90_carry__0_i_2__0
       (.I0(\store_reg_n_0_[9][12] ),
        .I1(cam_seq__47[12]),
        .I2(cam_seq__47[14]),
        .I3(\store_reg_n_0_[9][14] ),
        .I4(cam_seq__47[13]),
        .I5(\store_reg_n_0_[9][13] ),
        .O(hit_90_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_90_carry_i_1__0
       (.I0(\store_reg_n_0_[9][9] ),
        .I1(cam_seq__47[9]),
        .I2(cam_seq__47[11]),
        .I3(\store_reg_n_0_[9][11] ),
        .I4(cam_seq__47[10]),
        .I5(\store_reg_n_0_[9][10] ),
        .O(hit_90_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_90_carry_i_2__0
       (.I0(\store_reg_n_0_[9][6] ),
        .I1(cam_seq__47[6]),
        .I2(cam_seq__47[8]),
        .I3(\store_reg_n_0_[9][8] ),
        .I4(cam_seq__47[7]),
        .I5(\store_reg_n_0_[9][7] ),
        .O(hit_90_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_90_carry_i_3__0
       (.I0(\store_reg_n_0_[9][3] ),
        .I1(cam_seq__47[3]),
        .I2(cam_seq__47[5]),
        .I3(\store_reg_n_0_[9][5] ),
        .I4(cam_seq__47[4]),
        .I5(\store_reg_n_0_[9][4] ),
        .O(hit_90_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit_90_carry_i_4__0
       (.I0(\store_reg_n_0_[9][0] ),
        .I1(cam_seq__47[0]),
        .I2(cam_seq__47[2]),
        .I3(\store_reg_n_0_[9][2] ),
        .I4(cam_seq__47[1]),
        .I5(\store_reg_n_0_[9][1] ),
        .O(hit_90_carry_i_4__0_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    \store[0][16]_i_1 
       (.I0(\head_reg[3]_0 ),
        .I1(head_reg[1]),
        .I2(head_reg[0]),
        .I3(head_reg[2]),
        .I4(head_reg[3]),
        .O(store));
  LUT5 #(
    .INIT(32'h00000080)) 
    \store[10][16]_i_1 
       (.I0(\head_reg[3]_0 ),
        .I1(head_reg[3]),
        .I2(head_reg[1]),
        .I3(head_reg[2]),
        .I4(head_reg[0]),
        .O(\store[10][16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \store[11][16]_i_1 
       (.I0(\head_reg[3]_0 ),
        .I1(head_reg[1]),
        .I2(head_reg[0]),
        .I3(head_reg[2]),
        .I4(head_reg[3]),
        .O(\store[11][16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \store[12][16]_i_1 
       (.I0(\head_reg[3]_0 ),
        .I1(head_reg[2]),
        .I2(head_reg[3]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .O(\store[12][16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \store[13][16]_i_1 
       (.I0(\head_reg[3]_0 ),
        .I1(head_reg[3]),
        .I2(head_reg[0]),
        .I3(head_reg[1]),
        .I4(head_reg[2]),
        .O(\store[13][16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \store[14][16]_i_1 
       (.I0(\head_reg[3]_0 ),
        .I1(head_reg[1]),
        .I2(head_reg[3]),
        .I3(head_reg[0]),
        .I4(head_reg[2]),
        .O(\store[14][16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \store[15][16]_i_1 
       (.I0(\head_reg[3]_0 ),
        .I1(head_reg[1]),
        .I2(head_reg[0]),
        .I3(head_reg[2]),
        .I4(head_reg[3]),
        .O(\store[15][16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \store[1][16]_i_1 
       (.I0(\head_reg[3]_0 ),
        .I1(head_reg[1]),
        .I2(head_reg[0]),
        .I3(head_reg[2]),
        .I4(head_reg[3]),
        .O(\store[1][16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \store[2][16]_i_1 
       (.I0(\head_reg[3]_0 ),
        .I1(head_reg[0]),
        .I2(head_reg[1]),
        .I3(head_reg[2]),
        .I4(head_reg[3]),
        .O(\store[2][16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \store[3][16]_i_1 
       (.I0(\head_reg[3]_0 ),
        .I1(head_reg[1]),
        .I2(head_reg[0]),
        .I3(head_reg[2]),
        .I4(head_reg[3]),
        .O(\store[3][16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \store[4][16]_i_1 
       (.I0(\head_reg[3]_0 ),
        .I1(head_reg[1]),
        .I2(head_reg[2]),
        .I3(head_reg[0]),
        .I4(head_reg[3]),
        .O(\store[4][16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \store[5][16]_i_1 
       (.I0(\head_reg[3]_0 ),
        .I1(head_reg[2]),
        .I2(head_reg[0]),
        .I3(head_reg[1]),
        .I4(head_reg[3]),
        .O(\store[5][16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \store[6][16]_i_1 
       (.I0(\head_reg[3]_0 ),
        .I1(head_reg[2]),
        .I2(head_reg[1]),
        .I3(head_reg[0]),
        .I4(head_reg[3]),
        .O(\store[6][16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \store[7][16]_i_1 
       (.I0(\head_reg[3]_0 ),
        .I1(head_reg[1]),
        .I2(head_reg[0]),
        .I3(head_reg[3]),
        .I4(head_reg[2]),
        .O(\store[7][16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \store[8][16]_i_1 
       (.I0(\head_reg[3]_0 ),
        .I1(head_reg[1]),
        .I2(head_reg[3]),
        .I3(head_reg[2]),
        .I4(head_reg[0]),
        .O(\store[8][16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \store[9][16]_i_1 
       (.I0(\head_reg[3]_0 ),
        .I1(head_reg[3]),
        .I2(head_reg[0]),
        .I3(head_reg[2]),
        .I4(head_reg[1]),
        .O(\store[9][16]_i_1_n_0 ));
  FDCE \store_reg[0][0] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [0]),
        .Q(\store_reg_n_0_[0][0] ));
  FDCE \store_reg[0][10] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [10]),
        .Q(\store_reg_n_0_[0][10] ));
  FDCE \store_reg[0][11] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [11]),
        .Q(\store_reg_n_0_[0][11] ));
  FDCE \store_reg[0][12] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(rx_reset),
        .D(\store_reg[14][15]_0 [12]),
        .Q(\store_reg_n_0_[0][12] ));
  FDCE \store_reg[0][13] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(rx_reset),
        .D(\store_reg[14][15]_0 [13]),
        .Q(\store_reg_n_0_[0][13] ));
  FDCE \store_reg[0][14] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(rx_reset),
        .D(\store_reg[14][15]_0 [14]),
        .Q(\store_reg_n_0_[0][14] ));
  FDCE \store_reg[0][15] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\store_reg[15][15]_0 ),
        .D(\store_reg[14][15]_0 [15]),
        .Q(\store_reg_n_0_[0][15] ));
  FDCE \store_reg[0][16] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\store_reg[15][15]_0 ),
        .D(1'b1),
        .Q(vld_0));
  FDCE \store_reg[0][1] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [1]),
        .Q(\store_reg_n_0_[0][1] ));
  FDCE \store_reg[0][2] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [2]),
        .Q(\store_reg_n_0_[0][2] ));
  FDCE \store_reg[0][3] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [3]),
        .Q(\store_reg_n_0_[0][3] ));
  FDCE \store_reg[0][4] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [4]),
        .Q(\store_reg_n_0_[0][4] ));
  FDCE \store_reg[0][5] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [5]),
        .Q(\store_reg_n_0_[0][5] ));
  FDCE \store_reg[0][6] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [6]),
        .Q(\store_reg_n_0_[0][6] ));
  FDCE \store_reg[0][7] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [7]),
        .Q(\store_reg_n_0_[0][7] ));
  FDCE \store_reg[0][8] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [8]),
        .Q(\store_reg_n_0_[0][8] ));
  FDCE \store_reg[0][9] 
       (.C(gtx_clk),
        .CE(store),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [9]),
        .Q(\store_reg_n_0_[0][9] ));
  FDCE \store_reg[10][0] 
       (.C(gtx_clk),
        .CE(\store[10][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [0]),
        .Q(\store_reg_n_0_[10][0] ));
  FDCE \store_reg[10][10] 
       (.C(gtx_clk),
        .CE(\store[10][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [10]),
        .Q(\store_reg_n_0_[10][10] ));
  FDCE \store_reg[10][11] 
       (.C(gtx_clk),
        .CE(\store[10][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [11]),
        .Q(\store_reg_n_0_[10][11] ));
  FDCE \store_reg[10][12] 
       (.C(gtx_clk),
        .CE(\store[10][16]_i_1_n_0 ),
        .CLR(rx_reset),
        .D(\store_reg[14][15]_0 [12]),
        .Q(\store_reg_n_0_[10][12] ));
  FDCE \store_reg[10][13] 
       (.C(gtx_clk),
        .CE(\store[10][16]_i_1_n_0 ),
        .CLR(rx_reset),
        .D(\store_reg[14][15]_0 [13]),
        .Q(\store_reg_n_0_[10][13] ));
  FDCE \store_reg[10][14] 
       (.C(gtx_clk),
        .CE(\store[10][16]_i_1_n_0 ),
        .CLR(rx_reset),
        .D(\store_reg[14][15]_0 [14]),
        .Q(\store_reg_n_0_[10][14] ));
  FDCE \store_reg[10][15] 
       (.C(gtx_clk),
        .CE(\store[10][16]_i_1_n_0 ),
        .CLR(\store_reg[15][15]_0 ),
        .D(\store_reg[14][15]_0 [15]),
        .Q(\store_reg_n_0_[10][15] ));
  FDCE \store_reg[10][16] 
       (.C(gtx_clk),
        .CE(\store[10][16]_i_1_n_0 ),
        .CLR(\store_reg[15][15]_0 ),
        .D(1'b1),
        .Q(vld_10));
  FDCE \store_reg[10][1] 
       (.C(gtx_clk),
        .CE(\store[10][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [1]),
        .Q(\store_reg_n_0_[10][1] ));
  FDCE \store_reg[10][2] 
       (.C(gtx_clk),
        .CE(\store[10][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [2]),
        .Q(\store_reg_n_0_[10][2] ));
  FDCE \store_reg[10][3] 
       (.C(gtx_clk),
        .CE(\store[10][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [3]),
        .Q(\store_reg_n_0_[10][3] ));
  FDCE \store_reg[10][4] 
       (.C(gtx_clk),
        .CE(\store[10][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [4]),
        .Q(\store_reg_n_0_[10][4] ));
  FDCE \store_reg[10][5] 
       (.C(gtx_clk),
        .CE(\store[10][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [5]),
        .Q(\store_reg_n_0_[10][5] ));
  FDCE \store_reg[10][6] 
       (.C(gtx_clk),
        .CE(\store[10][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [6]),
        .Q(\store_reg_n_0_[10][6] ));
  FDCE \store_reg[10][7] 
       (.C(gtx_clk),
        .CE(\store[10][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [7]),
        .Q(\store_reg_n_0_[10][7] ));
  FDCE \store_reg[10][8] 
       (.C(gtx_clk),
        .CE(\store[10][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [8]),
        .Q(\store_reg_n_0_[10][8] ));
  FDCE \store_reg[10][9] 
       (.C(gtx_clk),
        .CE(\store[10][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [9]),
        .Q(\store_reg_n_0_[10][9] ));
  FDCE \store_reg[11][0] 
       (.C(gtx_clk),
        .CE(\store[11][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [0]),
        .Q(\store_reg_n_0_[11][0] ));
  FDCE \store_reg[11][10] 
       (.C(gtx_clk),
        .CE(\store[11][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [10]),
        .Q(\store_reg_n_0_[11][10] ));
  FDCE \store_reg[11][11] 
       (.C(gtx_clk),
        .CE(\store[11][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [11]),
        .Q(\store_reg_n_0_[11][11] ));
  FDCE \store_reg[11][12] 
       (.C(gtx_clk),
        .CE(\store[11][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [12]),
        .Q(\store_reg_n_0_[11][12] ));
  FDCE \store_reg[11][13] 
       (.C(gtx_clk),
        .CE(\store[11][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [13]),
        .Q(\store_reg_n_0_[11][13] ));
  FDCE \store_reg[11][14] 
       (.C(gtx_clk),
        .CE(\store[11][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [14]),
        .Q(\store_reg_n_0_[11][14] ));
  FDCE \store_reg[11][15] 
       (.C(gtx_clk),
        .CE(\store[11][16]_i_1_n_0 ),
        .CLR(\store_reg[15][15]_0 ),
        .D(\store_reg[14][15]_0 [15]),
        .Q(\store_reg_n_0_[11][15] ));
  FDCE \store_reg[11][16] 
       (.C(gtx_clk),
        .CE(\store[11][16]_i_1_n_0 ),
        .CLR(\store_reg[15][15]_0 ),
        .D(1'b1),
        .Q(vld_11));
  FDCE \store_reg[11][1] 
       (.C(gtx_clk),
        .CE(\store[11][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [1]),
        .Q(\store_reg_n_0_[11][1] ));
  FDCE \store_reg[11][2] 
       (.C(gtx_clk),
        .CE(\store[11][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [2]),
        .Q(\store_reg_n_0_[11][2] ));
  FDCE \store_reg[11][3] 
       (.C(gtx_clk),
        .CE(\store[11][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [3]),
        .Q(\store_reg_n_0_[11][3] ));
  FDCE \store_reg[11][4] 
       (.C(gtx_clk),
        .CE(\store[11][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [4]),
        .Q(\store_reg_n_0_[11][4] ));
  FDCE \store_reg[11][5] 
       (.C(gtx_clk),
        .CE(\store[11][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [5]),
        .Q(\store_reg_n_0_[11][5] ));
  FDCE \store_reg[11][6] 
       (.C(gtx_clk),
        .CE(\store[11][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [6]),
        .Q(\store_reg_n_0_[11][6] ));
  FDCE \store_reg[11][7] 
       (.C(gtx_clk),
        .CE(\store[11][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [7]),
        .Q(\store_reg_n_0_[11][7] ));
  FDCE \store_reg[11][8] 
       (.C(gtx_clk),
        .CE(\store[11][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [8]),
        .Q(\store_reg_n_0_[11][8] ));
  FDCE \store_reg[11][9] 
       (.C(gtx_clk),
        .CE(\store[11][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [9]),
        .Q(\store_reg_n_0_[11][9] ));
  FDCE \store_reg[12][0] 
       (.C(gtx_clk),
        .CE(\store[12][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [0]),
        .Q(\store_reg_n_0_[12][0] ));
  FDCE \store_reg[12][10] 
       (.C(gtx_clk),
        .CE(\store[12][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [10]),
        .Q(\store_reg_n_0_[12][10] ));
  FDCE \store_reg[12][11] 
       (.C(gtx_clk),
        .CE(\store[12][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [11]),
        .Q(\store_reg_n_0_[12][11] ));
  FDCE \store_reg[12][12] 
       (.C(gtx_clk),
        .CE(\store[12][16]_i_1_n_0 ),
        .CLR(rx_reset),
        .D(\store_reg[14][15]_0 [12]),
        .Q(\store_reg_n_0_[12][12] ));
  FDCE \store_reg[12][13] 
       (.C(gtx_clk),
        .CE(\store[12][16]_i_1_n_0 ),
        .CLR(rx_reset),
        .D(\store_reg[14][15]_0 [13]),
        .Q(\store_reg_n_0_[12][13] ));
  FDCE \store_reg[12][14] 
       (.C(gtx_clk),
        .CE(\store[12][16]_i_1_n_0 ),
        .CLR(rx_reset),
        .D(\store_reg[14][15]_0 [14]),
        .Q(\store_reg_n_0_[12][14] ));
  FDCE \store_reg[12][15] 
       (.C(gtx_clk),
        .CE(\store[12][16]_i_1_n_0 ),
        .CLR(\store_reg[15][15]_0 ),
        .D(\store_reg[14][15]_0 [15]),
        .Q(\store_reg_n_0_[12][15] ));
  FDCE \store_reg[12][16] 
       (.C(gtx_clk),
        .CE(\store[12][16]_i_1_n_0 ),
        .CLR(\store_reg[15][15]_0 ),
        .D(1'b1),
        .Q(vld_12));
  FDCE \store_reg[12][1] 
       (.C(gtx_clk),
        .CE(\store[12][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [1]),
        .Q(\store_reg_n_0_[12][1] ));
  FDCE \store_reg[12][2] 
       (.C(gtx_clk),
        .CE(\store[12][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [2]),
        .Q(\store_reg_n_0_[12][2] ));
  FDCE \store_reg[12][3] 
       (.C(gtx_clk),
        .CE(\store[12][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [3]),
        .Q(\store_reg_n_0_[12][3] ));
  FDCE \store_reg[12][4] 
       (.C(gtx_clk),
        .CE(\store[12][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [4]),
        .Q(\store_reg_n_0_[12][4] ));
  FDCE \store_reg[12][5] 
       (.C(gtx_clk),
        .CE(\store[12][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [5]),
        .Q(\store_reg_n_0_[12][5] ));
  FDCE \store_reg[12][6] 
       (.C(gtx_clk),
        .CE(\store[12][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [6]),
        .Q(\store_reg_n_0_[12][6] ));
  FDCE \store_reg[12][7] 
       (.C(gtx_clk),
        .CE(\store[12][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [7]),
        .Q(\store_reg_n_0_[12][7] ));
  FDCE \store_reg[12][8] 
       (.C(gtx_clk),
        .CE(\store[12][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [8]),
        .Q(\store_reg_n_0_[12][8] ));
  FDCE \store_reg[12][9] 
       (.C(gtx_clk),
        .CE(\store[12][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [9]),
        .Q(\store_reg_n_0_[12][9] ));
  FDCE \store_reg[13][0] 
       (.C(gtx_clk),
        .CE(\store[13][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [0]),
        .Q(\store_reg_n_0_[13][0] ));
  FDCE \store_reg[13][10] 
       (.C(gtx_clk),
        .CE(\store[13][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [10]),
        .Q(\store_reg_n_0_[13][10] ));
  FDCE \store_reg[13][11] 
       (.C(gtx_clk),
        .CE(\store[13][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [11]),
        .Q(\store_reg_n_0_[13][11] ));
  FDCE \store_reg[13][12] 
       (.C(gtx_clk),
        .CE(\store[13][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [12]),
        .Q(\store_reg_n_0_[13][12] ));
  FDCE \store_reg[13][13] 
       (.C(gtx_clk),
        .CE(\store[13][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [13]),
        .Q(\store_reg_n_0_[13][13] ));
  FDCE \store_reg[13][14] 
       (.C(gtx_clk),
        .CE(\store[13][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [14]),
        .Q(\store_reg_n_0_[13][14] ));
  FDCE \store_reg[13][15] 
       (.C(gtx_clk),
        .CE(\store[13][16]_i_1_n_0 ),
        .CLR(\store_reg[15][15]_0 ),
        .D(\store_reg[14][15]_0 [15]),
        .Q(\store_reg_n_0_[13][15] ));
  FDCE \store_reg[13][16] 
       (.C(gtx_clk),
        .CE(\store[13][16]_i_1_n_0 ),
        .CLR(\store_reg[15][15]_0 ),
        .D(1'b1),
        .Q(vld_13));
  FDCE \store_reg[13][1] 
       (.C(gtx_clk),
        .CE(\store[13][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [1]),
        .Q(\store_reg_n_0_[13][1] ));
  FDCE \store_reg[13][2] 
       (.C(gtx_clk),
        .CE(\store[13][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [2]),
        .Q(\store_reg_n_0_[13][2] ));
  FDCE \store_reg[13][3] 
       (.C(gtx_clk),
        .CE(\store[13][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [3]),
        .Q(\store_reg_n_0_[13][3] ));
  FDCE \store_reg[13][4] 
       (.C(gtx_clk),
        .CE(\store[13][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [4]),
        .Q(\store_reg_n_0_[13][4] ));
  FDCE \store_reg[13][5] 
       (.C(gtx_clk),
        .CE(\store[13][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [5]),
        .Q(\store_reg_n_0_[13][5] ));
  FDCE \store_reg[13][6] 
       (.C(gtx_clk),
        .CE(\store[13][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [6]),
        .Q(\store_reg_n_0_[13][6] ));
  FDCE \store_reg[13][7] 
       (.C(gtx_clk),
        .CE(\store[13][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [7]),
        .Q(\store_reg_n_0_[13][7] ));
  FDCE \store_reg[13][8] 
       (.C(gtx_clk),
        .CE(\store[13][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [8]),
        .Q(\store_reg_n_0_[13][8] ));
  FDCE \store_reg[13][9] 
       (.C(gtx_clk),
        .CE(\store[13][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [9]),
        .Q(\store_reg_n_0_[13][9] ));
  FDCE \store_reg[14][0] 
       (.C(gtx_clk),
        .CE(\store[14][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [0]),
        .Q(\store_reg_n_0_[14][0] ));
  FDCE \store_reg[14][10] 
       (.C(gtx_clk),
        .CE(\store[14][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [10]),
        .Q(\store_reg_n_0_[14][10] ));
  FDCE \store_reg[14][11] 
       (.C(gtx_clk),
        .CE(\store[14][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [11]),
        .Q(\store_reg_n_0_[14][11] ));
  FDCE \store_reg[14][12] 
       (.C(gtx_clk),
        .CE(\store[14][16]_i_1_n_0 ),
        .CLR(rx_reset),
        .D(\store_reg[14][15]_0 [12]),
        .Q(\store_reg_n_0_[14][12] ));
  FDCE \store_reg[14][13] 
       (.C(gtx_clk),
        .CE(\store[14][16]_i_1_n_0 ),
        .CLR(rx_reset),
        .D(\store_reg[14][15]_0 [13]),
        .Q(\store_reg_n_0_[14][13] ));
  FDCE \store_reg[14][14] 
       (.C(gtx_clk),
        .CE(\store[14][16]_i_1_n_0 ),
        .CLR(rx_reset),
        .D(\store_reg[14][15]_0 [14]),
        .Q(\store_reg_n_0_[14][14] ));
  FDCE \store_reg[14][15] 
       (.C(gtx_clk),
        .CE(\store[14][16]_i_1_n_0 ),
        .CLR(\store_reg[15][15]_0 ),
        .D(\store_reg[14][15]_0 [15]),
        .Q(\store_reg_n_0_[14][15] ));
  FDCE \store_reg[14][16] 
       (.C(gtx_clk),
        .CE(\store[14][16]_i_1_n_0 ),
        .CLR(\store_reg[15][15]_0 ),
        .D(1'b1),
        .Q(vld_14));
  FDCE \store_reg[14][1] 
       (.C(gtx_clk),
        .CE(\store[14][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [1]),
        .Q(\store_reg_n_0_[14][1] ));
  FDCE \store_reg[14][2] 
       (.C(gtx_clk),
        .CE(\store[14][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [2]),
        .Q(\store_reg_n_0_[14][2] ));
  FDCE \store_reg[14][3] 
       (.C(gtx_clk),
        .CE(\store[14][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [3]),
        .Q(\store_reg_n_0_[14][3] ));
  FDCE \store_reg[14][4] 
       (.C(gtx_clk),
        .CE(\store[14][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [4]),
        .Q(\store_reg_n_0_[14][4] ));
  FDCE \store_reg[14][5] 
       (.C(gtx_clk),
        .CE(\store[14][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [5]),
        .Q(\store_reg_n_0_[14][5] ));
  FDCE \store_reg[14][6] 
       (.C(gtx_clk),
        .CE(\store[14][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [6]),
        .Q(\store_reg_n_0_[14][6] ));
  FDCE \store_reg[14][7] 
       (.C(gtx_clk),
        .CE(\store[14][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [7]),
        .Q(\store_reg_n_0_[14][7] ));
  FDCE \store_reg[14][8] 
       (.C(gtx_clk),
        .CE(\store[14][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [8]),
        .Q(\store_reg_n_0_[14][8] ));
  FDCE \store_reg[14][9] 
       (.C(gtx_clk),
        .CE(\store[14][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [9]),
        .Q(\store_reg_n_0_[14][9] ));
  FDCE \store_reg[15][0] 
       (.C(gtx_clk),
        .CE(\store[15][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [0]),
        .Q(\store_reg_n_0_[15][0] ));
  FDCE \store_reg[15][10] 
       (.C(gtx_clk),
        .CE(\store[15][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [10]),
        .Q(\store_reg_n_0_[15][10] ));
  FDCE \store_reg[15][11] 
       (.C(gtx_clk),
        .CE(\store[15][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [11]),
        .Q(\store_reg_n_0_[15][11] ));
  FDCE \store_reg[15][12] 
       (.C(gtx_clk),
        .CE(\store[15][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [12]),
        .Q(\store_reg_n_0_[15][12] ));
  FDCE \store_reg[15][13] 
       (.C(gtx_clk),
        .CE(\store[15][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [13]),
        .Q(\store_reg_n_0_[15][13] ));
  FDCE \store_reg[15][14] 
       (.C(gtx_clk),
        .CE(\store[15][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [14]),
        .Q(\store_reg_n_0_[15][14] ));
  FDCE \store_reg[15][15] 
       (.C(gtx_clk),
        .CE(\store[15][16]_i_1_n_0 ),
        .CLR(\store_reg[15][15]_0 ),
        .D(\store_reg[14][15]_0 [15]),
        .Q(\store_reg_n_0_[15][15] ));
  FDCE \store_reg[15][16] 
       (.C(gtx_clk),
        .CE(\store[15][16]_i_1_n_0 ),
        .CLR(\store_reg[15][15]_0 ),
        .D(1'b1),
        .Q(vld_15));
  FDCE \store_reg[15][1] 
       (.C(gtx_clk),
        .CE(\store[15][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [1]),
        .Q(\store_reg_n_0_[15][1] ));
  FDCE \store_reg[15][2] 
       (.C(gtx_clk),
        .CE(\store[15][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [2]),
        .Q(\store_reg_n_0_[15][2] ));
  FDCE \store_reg[15][3] 
       (.C(gtx_clk),
        .CE(\store[15][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [3]),
        .Q(\store_reg_n_0_[15][3] ));
  FDCE \store_reg[15][4] 
       (.C(gtx_clk),
        .CE(\store[15][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [4]),
        .Q(\store_reg_n_0_[15][4] ));
  FDCE \store_reg[15][5] 
       (.C(gtx_clk),
        .CE(\store[15][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [5]),
        .Q(\store_reg_n_0_[15][5] ));
  FDCE \store_reg[15][6] 
       (.C(gtx_clk),
        .CE(\store[15][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [6]),
        .Q(\store_reg_n_0_[15][6] ));
  FDCE \store_reg[15][7] 
       (.C(gtx_clk),
        .CE(\store[15][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [7]),
        .Q(\store_reg_n_0_[15][7] ));
  FDCE \store_reg[15][8] 
       (.C(gtx_clk),
        .CE(\store[15][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [8]),
        .Q(\store_reg_n_0_[15][8] ));
  FDCE \store_reg[15][9] 
       (.C(gtx_clk),
        .CE(\store[15][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [9]),
        .Q(\store_reg_n_0_[15][9] ));
  FDCE \store_reg[1][0] 
       (.C(gtx_clk),
        .CE(\store[1][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [0]),
        .Q(\store_reg_n_0_[1][0] ));
  FDCE \store_reg[1][10] 
       (.C(gtx_clk),
        .CE(\store[1][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [10]),
        .Q(\store_reg_n_0_[1][10] ));
  FDCE \store_reg[1][11] 
       (.C(gtx_clk),
        .CE(\store[1][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [11]),
        .Q(\store_reg_n_0_[1][11] ));
  FDCE \store_reg[1][12] 
       (.C(gtx_clk),
        .CE(\store[1][16]_i_1_n_0 ),
        .CLR(rx_reset),
        .D(\store_reg[14][15]_0 [12]),
        .Q(\store_reg_n_0_[1][12] ));
  FDCE \store_reg[1][13] 
       (.C(gtx_clk),
        .CE(\store[1][16]_i_1_n_0 ),
        .CLR(rx_reset),
        .D(\store_reg[14][15]_0 [13]),
        .Q(\store_reg_n_0_[1][13] ));
  FDCE \store_reg[1][14] 
       (.C(gtx_clk),
        .CE(\store[1][16]_i_1_n_0 ),
        .CLR(rx_reset),
        .D(\store_reg[14][15]_0 [14]),
        .Q(\store_reg_n_0_[1][14] ));
  FDCE \store_reg[1][15] 
       (.C(gtx_clk),
        .CE(\store[1][16]_i_1_n_0 ),
        .CLR(\store_reg[15][15]_0 ),
        .D(\store_reg[14][15]_0 [15]),
        .Q(\store_reg_n_0_[1][15] ));
  FDCE \store_reg[1][16] 
       (.C(gtx_clk),
        .CE(\store[1][16]_i_1_n_0 ),
        .CLR(\store_reg[15][15]_0 ),
        .D(1'b1),
        .Q(vld_1));
  FDCE \store_reg[1][1] 
       (.C(gtx_clk),
        .CE(\store[1][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [1]),
        .Q(\store_reg_n_0_[1][1] ));
  FDCE \store_reg[1][2] 
       (.C(gtx_clk),
        .CE(\store[1][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [2]),
        .Q(\store_reg_n_0_[1][2] ));
  FDCE \store_reg[1][3] 
       (.C(gtx_clk),
        .CE(\store[1][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [3]),
        .Q(\store_reg_n_0_[1][3] ));
  FDCE \store_reg[1][4] 
       (.C(gtx_clk),
        .CE(\store[1][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [4]),
        .Q(\store_reg_n_0_[1][4] ));
  FDCE \store_reg[1][5] 
       (.C(gtx_clk),
        .CE(\store[1][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [5]),
        .Q(\store_reg_n_0_[1][5] ));
  FDCE \store_reg[1][6] 
       (.C(gtx_clk),
        .CE(\store[1][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [6]),
        .Q(\store_reg_n_0_[1][6] ));
  FDCE \store_reg[1][7] 
       (.C(gtx_clk),
        .CE(\store[1][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [7]),
        .Q(\store_reg_n_0_[1][7] ));
  FDCE \store_reg[1][8] 
       (.C(gtx_clk),
        .CE(\store[1][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [8]),
        .Q(\store_reg_n_0_[1][8] ));
  FDCE \store_reg[1][9] 
       (.C(gtx_clk),
        .CE(\store[1][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [9]),
        .Q(\store_reg_n_0_[1][9] ));
  FDCE \store_reg[2][0] 
       (.C(gtx_clk),
        .CE(\store[2][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [0]),
        .Q(\store_reg_n_0_[2][0] ));
  FDCE \store_reg[2][10] 
       (.C(gtx_clk),
        .CE(\store[2][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [10]),
        .Q(\store_reg_n_0_[2][10] ));
  FDCE \store_reg[2][11] 
       (.C(gtx_clk),
        .CE(\store[2][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [11]),
        .Q(\store_reg_n_0_[2][11] ));
  FDCE \store_reg[2][12] 
       (.C(gtx_clk),
        .CE(\store[2][16]_i_1_n_0 ),
        .CLR(rx_reset),
        .D(\store_reg[14][15]_0 [12]),
        .Q(\store_reg_n_0_[2][12] ));
  FDCE \store_reg[2][13] 
       (.C(gtx_clk),
        .CE(\store[2][16]_i_1_n_0 ),
        .CLR(rx_reset),
        .D(\store_reg[14][15]_0 [13]),
        .Q(\store_reg_n_0_[2][13] ));
  FDCE \store_reg[2][14] 
       (.C(gtx_clk),
        .CE(\store[2][16]_i_1_n_0 ),
        .CLR(rx_reset),
        .D(\store_reg[14][15]_0 [14]),
        .Q(\store_reg_n_0_[2][14] ));
  FDCE \store_reg[2][15] 
       (.C(gtx_clk),
        .CE(\store[2][16]_i_1_n_0 ),
        .CLR(\store_reg[15][15]_0 ),
        .D(\store_reg[14][15]_0 [15]),
        .Q(\store_reg_n_0_[2][15] ));
  FDCE \store_reg[2][16] 
       (.C(gtx_clk),
        .CE(\store[2][16]_i_1_n_0 ),
        .CLR(\store_reg[15][15]_0 ),
        .D(1'b1),
        .Q(vld_2));
  FDCE \store_reg[2][1] 
       (.C(gtx_clk),
        .CE(\store[2][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [1]),
        .Q(\store_reg_n_0_[2][1] ));
  FDCE \store_reg[2][2] 
       (.C(gtx_clk),
        .CE(\store[2][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [2]),
        .Q(\store_reg_n_0_[2][2] ));
  FDCE \store_reg[2][3] 
       (.C(gtx_clk),
        .CE(\store[2][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [3]),
        .Q(\store_reg_n_0_[2][3] ));
  FDCE \store_reg[2][4] 
       (.C(gtx_clk),
        .CE(\store[2][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [4]),
        .Q(\store_reg_n_0_[2][4] ));
  FDCE \store_reg[2][5] 
       (.C(gtx_clk),
        .CE(\store[2][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [5]),
        .Q(\store_reg_n_0_[2][5] ));
  FDCE \store_reg[2][6] 
       (.C(gtx_clk),
        .CE(\store[2][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [6]),
        .Q(\store_reg_n_0_[2][6] ));
  FDCE \store_reg[2][7] 
       (.C(gtx_clk),
        .CE(\store[2][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [7]),
        .Q(\store_reg_n_0_[2][7] ));
  FDCE \store_reg[2][8] 
       (.C(gtx_clk),
        .CE(\store[2][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [8]),
        .Q(\store_reg_n_0_[2][8] ));
  FDCE \store_reg[2][9] 
       (.C(gtx_clk),
        .CE(\store[2][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [9]),
        .Q(\store_reg_n_0_[2][9] ));
  FDCE \store_reg[3][0] 
       (.C(gtx_clk),
        .CE(\store[3][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [0]),
        .Q(\store_reg_n_0_[3][0] ));
  FDCE \store_reg[3][10] 
       (.C(gtx_clk),
        .CE(\store[3][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [10]),
        .Q(\store_reg_n_0_[3][10] ));
  FDCE \store_reg[3][11] 
       (.C(gtx_clk),
        .CE(\store[3][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [11]),
        .Q(\store_reg_n_0_[3][11] ));
  FDCE \store_reg[3][12] 
       (.C(gtx_clk),
        .CE(\store[3][16]_i_1_n_0 ),
        .CLR(rx_reset),
        .D(\store_reg[14][15]_0 [12]),
        .Q(\store_reg_n_0_[3][12] ));
  FDCE \store_reg[3][13] 
       (.C(gtx_clk),
        .CE(\store[3][16]_i_1_n_0 ),
        .CLR(rx_reset),
        .D(\store_reg[14][15]_0 [13]),
        .Q(\store_reg_n_0_[3][13] ));
  FDCE \store_reg[3][14] 
       (.C(gtx_clk),
        .CE(\store[3][16]_i_1_n_0 ),
        .CLR(rx_reset),
        .D(\store_reg[14][15]_0 [14]),
        .Q(\store_reg_n_0_[3][14] ));
  FDCE \store_reg[3][15] 
       (.C(gtx_clk),
        .CE(\store[3][16]_i_1_n_0 ),
        .CLR(\store_reg[15][15]_0 ),
        .D(\store_reg[14][15]_0 [15]),
        .Q(\store_reg_n_0_[3][15] ));
  FDCE \store_reg[3][16] 
       (.C(gtx_clk),
        .CE(\store[3][16]_i_1_n_0 ),
        .CLR(\store_reg[15][15]_0 ),
        .D(1'b1),
        .Q(vld_3));
  FDCE \store_reg[3][1] 
       (.C(gtx_clk),
        .CE(\store[3][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [1]),
        .Q(\store_reg_n_0_[3][1] ));
  FDCE \store_reg[3][2] 
       (.C(gtx_clk),
        .CE(\store[3][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [2]),
        .Q(\store_reg_n_0_[3][2] ));
  FDCE \store_reg[3][3] 
       (.C(gtx_clk),
        .CE(\store[3][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [3]),
        .Q(\store_reg_n_0_[3][3] ));
  FDCE \store_reg[3][4] 
       (.C(gtx_clk),
        .CE(\store[3][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [4]),
        .Q(\store_reg_n_0_[3][4] ));
  FDCE \store_reg[3][5] 
       (.C(gtx_clk),
        .CE(\store[3][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [5]),
        .Q(\store_reg_n_0_[3][5] ));
  FDCE \store_reg[3][6] 
       (.C(gtx_clk),
        .CE(\store[3][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [6]),
        .Q(\store_reg_n_0_[3][6] ));
  FDCE \store_reg[3][7] 
       (.C(gtx_clk),
        .CE(\store[3][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [7]),
        .Q(\store_reg_n_0_[3][7] ));
  FDCE \store_reg[3][8] 
       (.C(gtx_clk),
        .CE(\store[3][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [8]),
        .Q(\store_reg_n_0_[3][8] ));
  FDCE \store_reg[3][9] 
       (.C(gtx_clk),
        .CE(\store[3][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [9]),
        .Q(\store_reg_n_0_[3][9] ));
  FDCE \store_reg[4][0] 
       (.C(gtx_clk),
        .CE(\store[4][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [0]),
        .Q(\store_reg_n_0_[4][0] ));
  FDCE \store_reg[4][10] 
       (.C(gtx_clk),
        .CE(\store[4][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [10]),
        .Q(\store_reg_n_0_[4][10] ));
  FDCE \store_reg[4][11] 
       (.C(gtx_clk),
        .CE(\store[4][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [11]),
        .Q(\store_reg_n_0_[4][11] ));
  FDCE \store_reg[4][12] 
       (.C(gtx_clk),
        .CE(\store[4][16]_i_1_n_0 ),
        .CLR(rx_reset),
        .D(\store_reg[14][15]_0 [12]),
        .Q(\store_reg_n_0_[4][12] ));
  FDCE \store_reg[4][13] 
       (.C(gtx_clk),
        .CE(\store[4][16]_i_1_n_0 ),
        .CLR(rx_reset),
        .D(\store_reg[14][15]_0 [13]),
        .Q(\store_reg_n_0_[4][13] ));
  FDCE \store_reg[4][14] 
       (.C(gtx_clk),
        .CE(\store[4][16]_i_1_n_0 ),
        .CLR(rx_reset),
        .D(\store_reg[14][15]_0 [14]),
        .Q(\store_reg_n_0_[4][14] ));
  FDCE \store_reg[4][15] 
       (.C(gtx_clk),
        .CE(\store[4][16]_i_1_n_0 ),
        .CLR(\store_reg[15][15]_0 ),
        .D(\store_reg[14][15]_0 [15]),
        .Q(\store_reg_n_0_[4][15] ));
  FDCE \store_reg[4][16] 
       (.C(gtx_clk),
        .CE(\store[4][16]_i_1_n_0 ),
        .CLR(\store_reg[15][15]_0 ),
        .D(1'b1),
        .Q(vld_4));
  FDCE \store_reg[4][1] 
       (.C(gtx_clk),
        .CE(\store[4][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [1]),
        .Q(\store_reg_n_0_[4][1] ));
  FDCE \store_reg[4][2] 
       (.C(gtx_clk),
        .CE(\store[4][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [2]),
        .Q(\store_reg_n_0_[4][2] ));
  FDCE \store_reg[4][3] 
       (.C(gtx_clk),
        .CE(\store[4][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [3]),
        .Q(\store_reg_n_0_[4][3] ));
  FDCE \store_reg[4][4] 
       (.C(gtx_clk),
        .CE(\store[4][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [4]),
        .Q(\store_reg_n_0_[4][4] ));
  FDCE \store_reg[4][5] 
       (.C(gtx_clk),
        .CE(\store[4][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [5]),
        .Q(\store_reg_n_0_[4][5] ));
  FDCE \store_reg[4][6] 
       (.C(gtx_clk),
        .CE(\store[4][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [6]),
        .Q(\store_reg_n_0_[4][6] ));
  FDCE \store_reg[4][7] 
       (.C(gtx_clk),
        .CE(\store[4][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [7]),
        .Q(\store_reg_n_0_[4][7] ));
  FDCE \store_reg[4][8] 
       (.C(gtx_clk),
        .CE(\store[4][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [8]),
        .Q(\store_reg_n_0_[4][8] ));
  FDCE \store_reg[4][9] 
       (.C(gtx_clk),
        .CE(\store[4][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [9]),
        .Q(\store_reg_n_0_[4][9] ));
  FDCE \store_reg[5][0] 
       (.C(gtx_clk),
        .CE(\store[5][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [0]),
        .Q(\store_reg_n_0_[5][0] ));
  FDCE \store_reg[5][10] 
       (.C(gtx_clk),
        .CE(\store[5][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [10]),
        .Q(\store_reg_n_0_[5][10] ));
  FDCE \store_reg[5][11] 
       (.C(gtx_clk),
        .CE(\store[5][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [11]),
        .Q(\store_reg_n_0_[5][11] ));
  FDCE \store_reg[5][12] 
       (.C(gtx_clk),
        .CE(\store[5][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [12]),
        .Q(\store_reg_n_0_[5][12] ));
  FDCE \store_reg[5][13] 
       (.C(gtx_clk),
        .CE(\store[5][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [13]),
        .Q(\store_reg_n_0_[5][13] ));
  FDCE \store_reg[5][14] 
       (.C(gtx_clk),
        .CE(\store[5][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [14]),
        .Q(\store_reg_n_0_[5][14] ));
  FDCE \store_reg[5][15] 
       (.C(gtx_clk),
        .CE(\store[5][16]_i_1_n_0 ),
        .CLR(\store_reg[15][15]_0 ),
        .D(\store_reg[14][15]_0 [15]),
        .Q(\store_reg_n_0_[5][15] ));
  FDCE \store_reg[5][16] 
       (.C(gtx_clk),
        .CE(\store[5][16]_i_1_n_0 ),
        .CLR(\store_reg[15][15]_0 ),
        .D(1'b1),
        .Q(vld_5));
  FDCE \store_reg[5][1] 
       (.C(gtx_clk),
        .CE(\store[5][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [1]),
        .Q(\store_reg_n_0_[5][1] ));
  FDCE \store_reg[5][2] 
       (.C(gtx_clk),
        .CE(\store[5][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [2]),
        .Q(\store_reg_n_0_[5][2] ));
  FDCE \store_reg[5][3] 
       (.C(gtx_clk),
        .CE(\store[5][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [3]),
        .Q(\store_reg_n_0_[5][3] ));
  FDCE \store_reg[5][4] 
       (.C(gtx_clk),
        .CE(\store[5][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [4]),
        .Q(\store_reg_n_0_[5][4] ));
  FDCE \store_reg[5][5] 
       (.C(gtx_clk),
        .CE(\store[5][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [5]),
        .Q(\store_reg_n_0_[5][5] ));
  FDCE \store_reg[5][6] 
       (.C(gtx_clk),
        .CE(\store[5][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [6]),
        .Q(\store_reg_n_0_[5][6] ));
  FDCE \store_reg[5][7] 
       (.C(gtx_clk),
        .CE(\store[5][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [7]),
        .Q(\store_reg_n_0_[5][7] ));
  FDCE \store_reg[5][8] 
       (.C(gtx_clk),
        .CE(\store[5][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [8]),
        .Q(\store_reg_n_0_[5][8] ));
  FDCE \store_reg[5][9] 
       (.C(gtx_clk),
        .CE(\store[5][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [9]),
        .Q(\store_reg_n_0_[5][9] ));
  FDCE \store_reg[6][0] 
       (.C(gtx_clk),
        .CE(\store[6][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [0]),
        .Q(\store_reg_n_0_[6][0] ));
  FDCE \store_reg[6][10] 
       (.C(gtx_clk),
        .CE(\store[6][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [10]),
        .Q(\store_reg_n_0_[6][10] ));
  FDCE \store_reg[6][11] 
       (.C(gtx_clk),
        .CE(\store[6][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [11]),
        .Q(\store_reg_n_0_[6][11] ));
  FDCE \store_reg[6][12] 
       (.C(gtx_clk),
        .CE(\store[6][16]_i_1_n_0 ),
        .CLR(rx_reset),
        .D(\store_reg[14][15]_0 [12]),
        .Q(\store_reg_n_0_[6][12] ));
  FDCE \store_reg[6][13] 
       (.C(gtx_clk),
        .CE(\store[6][16]_i_1_n_0 ),
        .CLR(rx_reset),
        .D(\store_reg[14][15]_0 [13]),
        .Q(\store_reg_n_0_[6][13] ));
  FDCE \store_reg[6][14] 
       (.C(gtx_clk),
        .CE(\store[6][16]_i_1_n_0 ),
        .CLR(rx_reset),
        .D(\store_reg[14][15]_0 [14]),
        .Q(\store_reg_n_0_[6][14] ));
  FDCE \store_reg[6][15] 
       (.C(gtx_clk),
        .CE(\store[6][16]_i_1_n_0 ),
        .CLR(\store_reg[15][15]_0 ),
        .D(\store_reg[14][15]_0 [15]),
        .Q(\store_reg_n_0_[6][15] ));
  FDCE \store_reg[6][16] 
       (.C(gtx_clk),
        .CE(\store[6][16]_i_1_n_0 ),
        .CLR(\store_reg[15][15]_0 ),
        .D(1'b1),
        .Q(vld_6));
  FDCE \store_reg[6][1] 
       (.C(gtx_clk),
        .CE(\store[6][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [1]),
        .Q(\store_reg_n_0_[6][1] ));
  FDCE \store_reg[6][2] 
       (.C(gtx_clk),
        .CE(\store[6][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [2]),
        .Q(\store_reg_n_0_[6][2] ));
  FDCE \store_reg[6][3] 
       (.C(gtx_clk),
        .CE(\store[6][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [3]),
        .Q(\store_reg_n_0_[6][3] ));
  FDCE \store_reg[6][4] 
       (.C(gtx_clk),
        .CE(\store[6][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [4]),
        .Q(\store_reg_n_0_[6][4] ));
  FDCE \store_reg[6][5] 
       (.C(gtx_clk),
        .CE(\store[6][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [5]),
        .Q(\store_reg_n_0_[6][5] ));
  FDCE \store_reg[6][6] 
       (.C(gtx_clk),
        .CE(\store[6][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [6]),
        .Q(\store_reg_n_0_[6][6] ));
  FDCE \store_reg[6][7] 
       (.C(gtx_clk),
        .CE(\store[6][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [7]),
        .Q(\store_reg_n_0_[6][7] ));
  FDCE \store_reg[6][8] 
       (.C(gtx_clk),
        .CE(\store[6][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [8]),
        .Q(\store_reg_n_0_[6][8] ));
  FDCE \store_reg[6][9] 
       (.C(gtx_clk),
        .CE(\store[6][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [9]),
        .Q(\store_reg_n_0_[6][9] ));
  FDCE \store_reg[7][0] 
       (.C(gtx_clk),
        .CE(\store[7][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [0]),
        .Q(\store_reg_n_0_[7][0] ));
  FDCE \store_reg[7][10] 
       (.C(gtx_clk),
        .CE(\store[7][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [10]),
        .Q(\store_reg_n_0_[7][10] ));
  FDCE \store_reg[7][11] 
       (.C(gtx_clk),
        .CE(\store[7][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [11]),
        .Q(\store_reg_n_0_[7][11] ));
  FDCE \store_reg[7][12] 
       (.C(gtx_clk),
        .CE(\store[7][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [12]),
        .Q(\store_reg_n_0_[7][12] ));
  FDCE \store_reg[7][13] 
       (.C(gtx_clk),
        .CE(\store[7][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [13]),
        .Q(\store_reg_n_0_[7][13] ));
  FDCE \store_reg[7][14] 
       (.C(gtx_clk),
        .CE(\store[7][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [14]),
        .Q(\store_reg_n_0_[7][14] ));
  FDCE \store_reg[7][15] 
       (.C(gtx_clk),
        .CE(\store[7][16]_i_1_n_0 ),
        .CLR(\store_reg[15][15]_0 ),
        .D(\store_reg[14][15]_0 [15]),
        .Q(\store_reg_n_0_[7][15] ));
  FDCE \store_reg[7][16] 
       (.C(gtx_clk),
        .CE(\store[7][16]_i_1_n_0 ),
        .CLR(\store_reg[15][15]_0 ),
        .D(1'b1),
        .Q(vld_7));
  FDCE \store_reg[7][1] 
       (.C(gtx_clk),
        .CE(\store[7][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [1]),
        .Q(\store_reg_n_0_[7][1] ));
  FDCE \store_reg[7][2] 
       (.C(gtx_clk),
        .CE(\store[7][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [2]),
        .Q(\store_reg_n_0_[7][2] ));
  FDCE \store_reg[7][3] 
       (.C(gtx_clk),
        .CE(\store[7][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [3]),
        .Q(\store_reg_n_0_[7][3] ));
  FDCE \store_reg[7][4] 
       (.C(gtx_clk),
        .CE(\store[7][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [4]),
        .Q(\store_reg_n_0_[7][4] ));
  FDCE \store_reg[7][5] 
       (.C(gtx_clk),
        .CE(\store[7][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [5]),
        .Q(\store_reg_n_0_[7][5] ));
  FDCE \store_reg[7][6] 
       (.C(gtx_clk),
        .CE(\store[7][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [6]),
        .Q(\store_reg_n_0_[7][6] ));
  FDCE \store_reg[7][7] 
       (.C(gtx_clk),
        .CE(\store[7][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [7]),
        .Q(\store_reg_n_0_[7][7] ));
  FDCE \store_reg[7][8] 
       (.C(gtx_clk),
        .CE(\store[7][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [8]),
        .Q(\store_reg_n_0_[7][8] ));
  FDCE \store_reg[7][9] 
       (.C(gtx_clk),
        .CE(\store[7][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [9]),
        .Q(\store_reg_n_0_[7][9] ));
  FDCE \store_reg[8][0] 
       (.C(gtx_clk),
        .CE(\store[8][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [0]),
        .Q(\store_reg_n_0_[8][0] ));
  FDCE \store_reg[8][10] 
       (.C(gtx_clk),
        .CE(\store[8][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [10]),
        .Q(\store_reg_n_0_[8][10] ));
  FDCE \store_reg[8][11] 
       (.C(gtx_clk),
        .CE(\store[8][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [11]),
        .Q(\store_reg_n_0_[8][11] ));
  FDCE \store_reg[8][12] 
       (.C(gtx_clk),
        .CE(\store[8][16]_i_1_n_0 ),
        .CLR(rx_reset),
        .D(\store_reg[14][15]_0 [12]),
        .Q(\store_reg_n_0_[8][12] ));
  FDCE \store_reg[8][13] 
       (.C(gtx_clk),
        .CE(\store[8][16]_i_1_n_0 ),
        .CLR(rx_reset),
        .D(\store_reg[14][15]_0 [13]),
        .Q(\store_reg_n_0_[8][13] ));
  FDCE \store_reg[8][14] 
       (.C(gtx_clk),
        .CE(\store[8][16]_i_1_n_0 ),
        .CLR(rx_reset),
        .D(\store_reg[14][15]_0 [14]),
        .Q(\store_reg_n_0_[8][14] ));
  FDCE \store_reg[8][15] 
       (.C(gtx_clk),
        .CE(\store[8][16]_i_1_n_0 ),
        .CLR(\store_reg[15][15]_0 ),
        .D(\store_reg[14][15]_0 [15]),
        .Q(\store_reg_n_0_[8][15] ));
  FDCE \store_reg[8][16] 
       (.C(gtx_clk),
        .CE(\store[8][16]_i_1_n_0 ),
        .CLR(\store_reg[15][15]_0 ),
        .D(1'b1),
        .Q(vld_8));
  FDCE \store_reg[8][1] 
       (.C(gtx_clk),
        .CE(\store[8][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [1]),
        .Q(\store_reg_n_0_[8][1] ));
  FDCE \store_reg[8][2] 
       (.C(gtx_clk),
        .CE(\store[8][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [2]),
        .Q(\store_reg_n_0_[8][2] ));
  FDCE \store_reg[8][3] 
       (.C(gtx_clk),
        .CE(\store[8][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [3]),
        .Q(\store_reg_n_0_[8][3] ));
  FDCE \store_reg[8][4] 
       (.C(gtx_clk),
        .CE(\store[8][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [4]),
        .Q(\store_reg_n_0_[8][4] ));
  FDCE \store_reg[8][5] 
       (.C(gtx_clk),
        .CE(\store[8][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [5]),
        .Q(\store_reg_n_0_[8][5] ));
  FDCE \store_reg[8][6] 
       (.C(gtx_clk),
        .CE(\store[8][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [6]),
        .Q(\store_reg_n_0_[8][6] ));
  FDCE \store_reg[8][7] 
       (.C(gtx_clk),
        .CE(\store[8][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [7]),
        .Q(\store_reg_n_0_[8][7] ));
  FDCE \store_reg[8][8] 
       (.C(gtx_clk),
        .CE(\store[8][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [8]),
        .Q(\store_reg_n_0_[8][8] ));
  FDCE \store_reg[8][9] 
       (.C(gtx_clk),
        .CE(\store[8][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [9]),
        .Q(\store_reg_n_0_[8][9] ));
  FDCE \store_reg[9][0] 
       (.C(gtx_clk),
        .CE(\store[9][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [0]),
        .Q(\store_reg_n_0_[9][0] ));
  FDCE \store_reg[9][10] 
       (.C(gtx_clk),
        .CE(\store[9][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [10]),
        .Q(\store_reg_n_0_[9][10] ));
  FDCE \store_reg[9][11] 
       (.C(gtx_clk),
        .CE(\store[9][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [11]),
        .Q(\store_reg_n_0_[9][11] ));
  FDCE \store_reg[9][12] 
       (.C(gtx_clk),
        .CE(\store[9][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [12]),
        .Q(\store_reg_n_0_[9][12] ));
  FDCE \store_reg[9][13] 
       (.C(gtx_clk),
        .CE(\store[9][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [13]),
        .Q(\store_reg_n_0_[9][13] ));
  FDCE \store_reg[9][14] 
       (.C(gtx_clk),
        .CE(\store[9][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [14]),
        .Q(\store_reg_n_0_[9][14] ));
  FDCE \store_reg[9][15] 
       (.C(gtx_clk),
        .CE(\store[9][16]_i_1_n_0 ),
        .CLR(\store_reg[15][15]_0 ),
        .D(\store_reg[14][15]_0 [15]),
        .Q(\store_reg_n_0_[9][15] ));
  FDCE \store_reg[9][16] 
       (.C(gtx_clk),
        .CE(\store[9][16]_i_1_n_0 ),
        .CLR(\store_reg[15][15]_0 ),
        .D(1'b1),
        .Q(vld_9));
  FDCE \store_reg[9][1] 
       (.C(gtx_clk),
        .CE(\store[9][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [1]),
        .Q(\store_reg_n_0_[9][1] ));
  FDCE \store_reg[9][2] 
       (.C(gtx_clk),
        .CE(\store[9][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [2]),
        .Q(\store_reg_n_0_[9][2] ));
  FDCE \store_reg[9][3] 
       (.C(gtx_clk),
        .CE(\store[9][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [3]),
        .Q(\store_reg_n_0_[9][3] ));
  FDCE \store_reg[9][4] 
       (.C(gtx_clk),
        .CE(\store[9][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [4]),
        .Q(\store_reg_n_0_[9][4] ));
  FDCE \store_reg[9][5] 
       (.C(gtx_clk),
        .CE(\store[9][16]_i_1_n_0 ),
        .CLR(\head_reg[0]_0 ),
        .D(\store_reg[14][15]_0 [5]),
        .Q(\store_reg_n_0_[9][5] ));
  FDCE \store_reg[9][6] 
       (.C(gtx_clk),
        .CE(\store[9][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [6]),
        .Q(\store_reg_n_0_[9][6] ));
  FDCE \store_reg[9][7] 
       (.C(gtx_clk),
        .CE(\store[9][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [7]),
        .Q(\store_reg_n_0_[9][7] ));
  FDCE \store_reg[9][8] 
       (.C(gtx_clk),
        .CE(\store[9][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [8]),
        .Q(\store_reg_n_0_[9][8] ));
  FDCE \store_reg[9][9] 
       (.C(gtx_clk),
        .CE(\store[9][16]_i_1_n_0 ),
        .CLR(\store_reg[15][6]_0 ),
        .D(\store_reg[14][15]_0 [9]),
        .Q(\store_reg_n_0_[9][9] ));
  LUT6 #(
    .INIT(64'h3808000000000000)) 
    u_rx_i_21
       (.I0(net_hsr_seq_sel[15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(hit_qr_i_10[15]),
        .I4(vld_15),
        .I5(hit_150),
        .O(net_hsr_seq_hit[15]));
  LUT6 #(
    .INIT(64'h3808000000000000)) 
    u_rx_i_22
       (.I0(net_hsr_seq_sel[14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(hit_qr_i_10[14]),
        .I4(vld_14),
        .I5(hit_140),
        .O(net_hsr_seq_hit[14]));
  LUT6 #(
    .INIT(64'h3808000000000000)) 
    u_rx_i_23
       (.I0(net_hsr_seq_sel[13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(hit_qr_i_10[13]),
        .I4(vld_13),
        .I5(hit_130),
        .O(net_hsr_seq_hit[13]));
  LUT6 #(
    .INIT(64'h3808000000000000)) 
    u_rx_i_24
       (.I0(net_hsr_seq_sel[12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(hit_qr_i_10[12]),
        .I4(vld_12),
        .I5(hit_120),
        .O(net_hsr_seq_hit[12]));
  LUT6 #(
    .INIT(64'h3808000000000000)) 
    u_rx_i_25
       (.I0(net_hsr_seq_sel[11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(hit_qr_i_10[11]),
        .I4(vld_11),
        .I5(hit_110),
        .O(net_hsr_seq_hit[11]));
  LUT6 #(
    .INIT(64'h3808000000000000)) 
    u_rx_i_26
       (.I0(net_hsr_seq_sel[10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(hit_qr_i_10[10]),
        .I4(vld_10),
        .I5(hit_100),
        .O(net_hsr_seq_hit[10]));
  LUT6 #(
    .INIT(64'h3808000000000000)) 
    u_rx_i_27
       (.I0(net_hsr_seq_sel[9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(hit_qr_i_10[9]),
        .I4(vld_9),
        .I5(hit_90),
        .O(net_hsr_seq_hit[9]));
  LUT6 #(
    .INIT(64'h3808000000000000)) 
    u_rx_i_28
       (.I0(net_hsr_seq_sel[8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(hit_qr_i_10[8]),
        .I4(vld_8),
        .I5(hit_80),
        .O(net_hsr_seq_hit[8]));
  LUT6 #(
    .INIT(64'h3808000000000000)) 
    u_rx_i_29
       (.I0(net_hsr_seq_sel[7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(hit_qr_i_10[7]),
        .I4(vld_7),
        .I5(hit_70),
        .O(net_hsr_seq_hit[7]));
  LUT6 #(
    .INIT(64'h3808000000000000)) 
    u_rx_i_30
       (.I0(net_hsr_seq_sel[6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(hit_qr_i_10[6]),
        .I4(vld_6),
        .I5(hit_60),
        .O(net_hsr_seq_hit[6]));
  LUT6 #(
    .INIT(64'h3808000000000000)) 
    u_rx_i_31
       (.I0(net_hsr_seq_sel[5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(hit_qr_i_10[5]),
        .I4(vld_5),
        .I5(hit_50),
        .O(net_hsr_seq_hit[5]));
  LUT6 #(
    .INIT(64'h3808000000000000)) 
    u_rx_i_32
       (.I0(net_hsr_seq_sel[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(hit_qr_i_10[4]),
        .I4(vld_4),
        .I5(hit_40),
        .O(net_hsr_seq_hit[4]));
  LUT6 #(
    .INIT(64'h3808000000000000)) 
    u_rx_i_33
       (.I0(net_hsr_seq_sel[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(hit_qr_i_10[3]),
        .I4(vld_3),
        .I5(hit_30),
        .O(net_hsr_seq_hit[3]));
  LUT6 #(
    .INIT(64'h3808000000000000)) 
    u_rx_i_34
       (.I0(net_hsr_seq_sel[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(hit_qr_i_10[2]),
        .I4(vld_2),
        .I5(hit_20),
        .O(net_hsr_seq_hit[2]));
  LUT6 #(
    .INIT(64'h3808000000000000)) 
    u_rx_i_35
       (.I0(net_hsr_seq_sel[1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(hit_qr_i_10[1]),
        .I4(vld_1),
        .I5(hit_1013_in),
        .O(net_hsr_seq_hit[1]));
  LUT6 #(
    .INIT(64'h3808000000000000)) 
    u_rx_i_36
       (.I0(net_hsr_seq_sel[0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(hit_qr_i_10[0]),
        .I4(vld_0),
        .I5(hit_00),
        .O(net_hsr_seq_hit[0]));
endmodule

module qr_table
   (netB_hsr_src_push_done,
    netA_hsr_src_push_done,
    netB_hsr_seq_push_done,
    netA_hsr_seq_push_done,
    Q,
    net_hsr_src_hit,
    \state_reg[1] ,
    \state_reg[1]_0 ,
    net_hsr_seq_hit,
    net_hsr_src_hit_vld,
    netB_hsr_src_hit_vld_reg,
    net_hsr_seq_hit_vld,
    netB_hsr_seq_hit_vld_reg,
    gtx_clk,
    netB_hsr_src_push_done_reg,
    \head_reg[0] ,
    \head_reg[0]_0 ,
    net_hsr_seq,
    hit_150_carry__0,
    net_hsr_seq_vld,
    \grt_reg[1] ,
    net_hsr_src_vld,
    \grt_reg[1]_0 ,
    net_hsr_src,
    hit_150_carry__2_i_1,
    net_hsr_seq_sel,
    hit_qr_i_10,
    net_hsr_src_push_vld,
    netB_hsr_src_push_done_reg_0,
    net_hsr_seq_push_vld,
    netA_hsr_seq_push_done_reg,
    \store_reg[4][40] ,
    \store_reg[5][34] ,
    \store_reg[15][28] ,
    \store_reg[8][19] ,
    \store_reg[1][13] ,
    \store_reg[11][7] ,
    \store_reg[15][47] ,
    state,
    D,
    rx_reset,
    \store_reg[15][6] ,
    state_0,
    netA_hsr_seq_hit_vld_reg,
    \push_dat_reg[15] );
  output netB_hsr_src_push_done;
  output netA_hsr_src_push_done;
  output netB_hsr_seq_push_done;
  output netA_hsr_seq_push_done;
  output [0:0]Q;
  output [15:0]net_hsr_src_hit;
  output \state_reg[1] ;
  output \state_reg[1]_0 ;
  output [15:0]net_hsr_seq_hit;
  output net_hsr_src_hit_vld;
  output netB_hsr_src_hit_vld_reg;
  output net_hsr_seq_hit_vld;
  output netB_hsr_seq_hit_vld_reg;
  input gtx_clk;
  input netB_hsr_src_push_done_reg;
  input \head_reg[0] ;
  input \head_reg[0]_0 ;
  input [15:0]net_hsr_seq;
  input [15:0]hit_150_carry__0;
  input net_hsr_seq_vld;
  input \grt_reg[1] ;
  input net_hsr_src_vld;
  input \grt_reg[1]_0 ;
  input [46:0]net_hsr_src;
  input [46:0]hit_150_carry__2_i_1;
  input [15:0]net_hsr_seq_sel;
  input [15:0]hit_qr_i_10;
  input net_hsr_src_push_vld;
  input netB_hsr_src_push_done_reg_0;
  input net_hsr_seq_push_vld;
  input netA_hsr_seq_push_done_reg;
  input \store_reg[4][40] ;
  input \store_reg[5][34] ;
  input \store_reg[15][28] ;
  input \store_reg[8][19] ;
  input \store_reg[1][13] ;
  input \store_reg[11][7] ;
  input \store_reg[15][47] ;
  input state;
  input [46:0]D;
  input rx_reset;
  input \store_reg[15][6] ;
  input state_0;
  input netA_hsr_seq_hit_vld_reg;
  input [15:0]\push_dat_reg[15] ;

  wire [46:0]D;
  wire [0:0]Q;
  wire \grt_reg[1] ;
  wire \grt_reg[1]_0 ;
  wire gtx_clk;
  wire \head_reg[0] ;
  wire \head_reg[0]_0 ;
  wire [15:0]hit_150_carry__0;
  wire [46:0]hit_150_carry__2_i_1;
  wire [15:0]hit_qr_i_10;
  wire netA_hsr_seq_hit_vld_reg;
  wire netA_hsr_seq_push_done;
  wire netA_hsr_seq_push_done_reg;
  wire netA_hsr_src_push_done;
  wire netB_hsr_seq_hit_vld_reg;
  wire netB_hsr_seq_push_done;
  wire netB_hsr_src_hit_vld_reg;
  wire netB_hsr_src_push_done;
  wire netB_hsr_src_push_done_reg;
  wire netB_hsr_src_push_done_reg_0;
  wire [15:0]net_hsr_seq;
  wire [15:0]net_hsr_seq_hit;
  wire net_hsr_seq_hit_vld;
  wire net_hsr_seq_push_vld;
  wire [15:0]net_hsr_seq_sel;
  wire net_hsr_seq_vld;
  wire [46:0]net_hsr_src;
  wire [15:0]net_hsr_src_hit;
  wire net_hsr_src_hit_vld;
  wire net_hsr_src_push_vld;
  wire net_hsr_src_vld;
  wire [15:0]\push_dat_reg[15] ;
  wire rx_reset;
  wire state;
  wire state_0;
  wire \state_reg[1] ;
  wire \state_reg[1]_0 ;
  wire \store_reg[11][7] ;
  wire \store_reg[15][28] ;
  wire \store_reg[15][47] ;
  wire \store_reg[15][6] ;
  wire \store_reg[1][13] ;
  wire \store_reg[4][40] ;
  wire \store_reg[5][34] ;
  wire \store_reg[8][19] ;

  qr_table_seq u_qr_seq
       (.Q(Q),
        .\grt_reg[1]_0 (\grt_reg[1] ),
        .gtx_clk(gtx_clk),
        .\head_reg[0] (\head_reg[0]_0 ),
        .hit_150_carry__0(hit_150_carry__0),
        .hit_qr_i_10(hit_qr_i_10),
        .netA_hsr_seq_hit_vld_reg_0(netA_hsr_seq_hit_vld_reg),
        .netA_hsr_seq_push_done_reg_0(netA_hsr_seq_push_done),
        .netA_hsr_seq_push_done_reg_1(netA_hsr_seq_push_done_reg),
        .netB_hsr_seq_hit_vld_reg_0(netB_hsr_seq_hit_vld_reg),
        .netB_hsr_seq_push_done_reg_0(netB_hsr_seq_push_done),
        .net_hsr_seq(net_hsr_seq),
        .net_hsr_seq_hit(net_hsr_seq_hit),
        .net_hsr_seq_hit_vld(net_hsr_seq_hit_vld),
        .net_hsr_seq_push_vld(net_hsr_seq_push_vld),
        .net_hsr_seq_sel(net_hsr_seq_sel),
        .net_hsr_seq_vld(net_hsr_seq_vld),
        .\push_dat_reg[15]_0 (\push_dat_reg[15] ),
        .rx_reset(rx_reset),
        .state_0(state_0),
        .\state_reg[1]_0 (\state_reg[1]_0 ),
        .\store_reg[15][15] (netB_hsr_src_push_done_reg),
        .\store_reg[15][6] (\store_reg[15][6] ));
  qr_table_src u_qr_src
       (.D(D),
        .\grt_reg[1]_0 (\grt_reg[1]_0 ),
        .gtx_clk(gtx_clk),
        .\head_reg[0] (\head_reg[0] ),
        .hit_150_carry__2_i_1(hit_150_carry__2_i_1),
        .netA_hsr_src_push_done_reg_0(netA_hsr_src_push_done),
        .netB_hsr_src_hit_vld_reg_0(netB_hsr_src_hit_vld_reg),
        .netB_hsr_src_push_done_reg_0(netB_hsr_src_push_done),
        .netB_hsr_src_push_done_reg_1(netB_hsr_src_push_done_reg),
        .netB_hsr_src_push_done_reg_2(netB_hsr_src_push_done_reg_0),
        .net_hsr_src(net_hsr_src),
        .net_hsr_src_hit(net_hsr_src_hit),
        .net_hsr_src_hit_vld(net_hsr_src_hit_vld),
        .net_hsr_src_push_vld(net_hsr_src_push_vld),
        .net_hsr_src_vld(net_hsr_src_vld),
        .state(state),
        .\state_reg[1]_0 (\state_reg[1] ),
        .\store_reg[11][7] (\store_reg[11][7] ),
        .\store_reg[15][28] (\store_reg[15][28] ),
        .\store_reg[15][47] (\store_reg[15][47] ),
        .\store_reg[1][13] (\store_reg[1][13] ),
        .\store_reg[4][40] (\store_reg[4][40] ),
        .\store_reg[5][34] (\store_reg[5][34] ),
        .\store_reg[8][19] (\store_reg[8][19] ));
endmodule

module qr_table_seq
   (netB_hsr_seq_push_done_reg_0,
    netA_hsr_seq_push_done_reg_0,
    Q,
    \state_reg[1]_0 ,
    net_hsr_seq_hit,
    net_hsr_seq_hit_vld,
    netB_hsr_seq_hit_vld_reg_0,
    gtx_clk,
    \store_reg[15][15] ,
    \head_reg[0] ,
    net_hsr_seq,
    hit_150_carry__0,
    net_hsr_seq_vld,
    \grt_reg[1]_0 ,
    net_hsr_seq_sel,
    hit_qr_i_10,
    net_hsr_seq_push_vld,
    netA_hsr_seq_push_done_reg_1,
    rx_reset,
    \store_reg[15][6] ,
    state_0,
    netA_hsr_seq_hit_vld_reg_0,
    \push_dat_reg[15]_0 );
  output netB_hsr_seq_push_done_reg_0;
  output netA_hsr_seq_push_done_reg_0;
  output [0:0]Q;
  output \state_reg[1]_0 ;
  output [15:0]net_hsr_seq_hit;
  output net_hsr_seq_hit_vld;
  output netB_hsr_seq_hit_vld_reg_0;
  input gtx_clk;
  input \store_reg[15][15] ;
  input \head_reg[0] ;
  input [15:0]net_hsr_seq;
  input [15:0]hit_150_carry__0;
  input net_hsr_seq_vld;
  input \grt_reg[1]_0 ;
  input [15:0]net_hsr_seq_sel;
  input [15:0]hit_qr_i_10;
  input net_hsr_seq_push_vld;
  input netA_hsr_seq_push_done_reg_1;
  input rx_reset;
  input \store_reg[15][6] ;
  input state_0;
  input netA_hsr_seq_hit_vld_reg_0;
  input [15:0]\push_dat_reg[15]_0 ;

  wire [0:0]Q;
  wire [0:0]arbiter_return;
  wire [1:1]grt;
  wire \grt[1]_i_1__2_n_0 ;
  wire \grt_reg[1]_0 ;
  wire gtx_clk;
  wire \head_reg[0] ;
  wire [15:0]hit_150_carry__0;
  wire [15:0]hit_qr_i_10;
  wire netA_hsr_seq_hit_vld_i_1_n_0;
  wire netA_hsr_seq_hit_vld_i_3_n_0;
  wire netA_hsr_seq_hit_vld_reg_0;
  wire netA_hsr_seq_push_done_i_1_n_0;
  wire netA_hsr_seq_push_done_reg_0;
  wire netA_hsr_seq_push_done_reg_1;
  wire netB_hsr_seq_hit_vld_i_1_n_0;
  wire netB_hsr_seq_hit_vld_i_2_n_0;
  wire netB_hsr_seq_hit_vld_i_3_n_0;
  wire netB_hsr_seq_hit_vld_reg_0;
  wire netB_hsr_seq_push_done_i_1_n_0;
  wire netB_hsr_seq_push_done_reg_0;
  wire [15:0]net_hsr_seq;
  wire [15:0]net_hsr_seq_hit;
  wire net_hsr_seq_hit_vld;
  wire net_hsr_seq_push_vld;
  wire [15:0]net_hsr_seq_sel;
  wire net_hsr_seq_vld;
  wire [15:0]\push_dat_reg[15]_0 ;
  wire \push_dat_reg_n_0_[0] ;
  wire \push_dat_reg_n_0_[10] ;
  wire \push_dat_reg_n_0_[11] ;
  wire \push_dat_reg_n_0_[12] ;
  wire \push_dat_reg_n_0_[13] ;
  wire \push_dat_reg_n_0_[14] ;
  wire \push_dat_reg_n_0_[15] ;
  wire \push_dat_reg_n_0_[1] ;
  wire \push_dat_reg_n_0_[2] ;
  wire \push_dat_reg_n_0_[3] ;
  wire \push_dat_reg_n_0_[4] ;
  wire \push_dat_reg_n_0_[5] ;
  wire \push_dat_reg_n_0_[6] ;
  wire \push_dat_reg_n_0_[7] ;
  wire \push_dat_reg_n_0_[8] ;
  wire \push_dat_reg_n_0_[9] ;
  wire push_vld5_out;
  wire push_vld_reg_n_0;
  wire rx_reset;
  wire \state[0]_i_1__2_n_0 ;
  wire \state[1]_i_1__2_n_0 ;
  wire state_0;
  wire \state_reg[1]_0 ;
  wire \state_reg_n_0_[0] ;
  wire \state_reg_n_0_[1] ;
  wire \store_reg[15][15] ;
  wire \store_reg[15][6] ;

  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h5D00)) 
    \grt[0]_i_1__2 
       (.I0(\grt_reg[1]_0 ),
        .I1(Q),
        .I2(grt),
        .I3(net_hsr_seq_vld),
        .O(arbiter_return));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \grt[1]_i_1__2 
       (.I0(Q),
        .I1(\grt_reg[1]_0 ),
        .O(\grt[1]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \grt_reg[0] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(arbiter_return),
        .Q(Q),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grt_reg[1] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(\grt[1]_i_1__2_n_0 ),
        .Q(grt),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFEAEFFFFFEAE0000)) 
    netA_hsr_seq_hit_vld_i_1
       (.I0(\state_reg_n_0_[1] ),
        .I1(netA_hsr_seq_hit_vld_reg_0),
        .I2(\state_reg_n_0_[0] ),
        .I3(\grt_reg[1]_0 ),
        .I4(netA_hsr_seq_hit_vld_i_3_n_0),
        .I5(net_hsr_seq_hit_vld),
        .O(netA_hsr_seq_hit_vld_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000050045AA55FF)) 
    netA_hsr_seq_hit_vld_i_3
       (.I0(\state_reg_n_0_[0] ),
        .I1(grt),
        .I2(Q),
        .I3(\grt_reg[1]_0 ),
        .I4(net_hsr_seq_vld),
        .I5(\state_reg_n_0_[1] ),
        .O(netA_hsr_seq_hit_vld_i_3_n_0));
  FDCE #(
    .INIT(1'b0)) 
    netA_hsr_seq_hit_vld_reg
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(\store_reg[15][15] ),
        .D(netA_hsr_seq_hit_vld_i_1_n_0),
        .Q(net_hsr_seq_hit_vld));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    netA_hsr_seq_push_done_i_1
       (.I0(netB_hsr_seq_push_done_reg_0),
        .I1(netA_hsr_seq_push_done_reg_0),
        .I2(netA_hsr_seq_push_done_reg_1),
        .I3(net_hsr_seq_push_vld),
        .O(netA_hsr_seq_push_done_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    netA_hsr_seq_push_done_reg
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(\store_reg[15][15] ),
        .D(netA_hsr_seq_push_done_i_1_n_0),
        .Q(netA_hsr_seq_push_done_reg_0));
  LUT6 #(
    .INIT(64'hFEAEFFFFFEAE0000)) 
    netB_hsr_seq_hit_vld_i_1
       (.I0(\state_reg_n_0_[0] ),
        .I1(netB_hsr_seq_hit_vld_i_2_n_0),
        .I2(\state_reg_n_0_[1] ),
        .I3(net_hsr_seq_vld),
        .I4(netB_hsr_seq_hit_vld_i_3_n_0),
        .I5(netB_hsr_seq_hit_vld_reg_0),
        .O(netB_hsr_seq_hit_vld_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'h40CC)) 
    netB_hsr_seq_hit_vld_i_2
       (.I0(grt),
        .I1(net_hsr_seq_vld),
        .I2(Q),
        .I3(\grt_reg[1]_0 ),
        .O(netB_hsr_seq_hit_vld_i_2_n_0));
  LUT5 #(
    .INIT(32'h151D101D)) 
    netB_hsr_seq_hit_vld_i_3
       (.I0(\state_reg_n_0_[0] ),
        .I1(net_hsr_seq_vld),
        .I2(\state_reg_n_0_[1] ),
        .I3(\grt_reg[1]_0 ),
        .I4(Q),
        .O(netB_hsr_seq_hit_vld_i_3_n_0));
  FDCE #(
    .INIT(1'b0)) 
    netB_hsr_seq_hit_vld_reg
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(\store_reg[15][15] ),
        .D(netB_hsr_seq_hit_vld_i_1_n_0),
        .Q(netB_hsr_seq_hit_vld_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    netB_hsr_seq_push_done_i_1
       (.I0(netB_hsr_seq_push_done_reg_0),
        .I1(netA_hsr_seq_push_done_reg_0),
        .I2(netA_hsr_seq_push_done_reg_1),
        .I3(net_hsr_seq_push_vld),
        .O(netB_hsr_seq_push_done_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    netB_hsr_seq_push_done_reg
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(\store_reg[15][15] ),
        .D(netB_hsr_seq_push_done_i_1_n_0),
        .Q(netB_hsr_seq_push_done_reg_0));
  LUT4 #(
    .INIT(16'h0110)) 
    \push_dat[15]_i_1 
       (.I0(netB_hsr_seq_push_done_reg_0),
        .I1(netA_hsr_seq_push_done_reg_0),
        .I2(net_hsr_seq_push_vld),
        .I3(netA_hsr_seq_push_done_reg_1),
        .O(push_vld5_out));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[0] 
       (.C(gtx_clk),
        .CE(push_vld5_out),
        .CLR(\head_reg[0] ),
        .D(\push_dat_reg[15]_0 [0]),
        .Q(\push_dat_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[10] 
       (.C(gtx_clk),
        .CE(push_vld5_out),
        .CLR(\store_reg[15][6] ),
        .D(\push_dat_reg[15]_0 [10]),
        .Q(\push_dat_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[11] 
       (.C(gtx_clk),
        .CE(push_vld5_out),
        .CLR(\store_reg[15][6] ),
        .D(\push_dat_reg[15]_0 [11]),
        .Q(\push_dat_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[12] 
       (.C(gtx_clk),
        .CE(push_vld5_out),
        .CLR(\store_reg[15][6] ),
        .D(\push_dat_reg[15]_0 [12]),
        .Q(\push_dat_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[13] 
       (.C(gtx_clk),
        .CE(push_vld5_out),
        .CLR(\store_reg[15][6] ),
        .D(\push_dat_reg[15]_0 [13]),
        .Q(\push_dat_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[14] 
       (.C(gtx_clk),
        .CE(push_vld5_out),
        .CLR(\store_reg[15][6] ),
        .D(\push_dat_reg[15]_0 [14]),
        .Q(\push_dat_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[15] 
       (.C(gtx_clk),
        .CE(push_vld5_out),
        .CLR(\store_reg[15][15] ),
        .D(\push_dat_reg[15]_0 [15]),
        .Q(\push_dat_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[1] 
       (.C(gtx_clk),
        .CE(push_vld5_out),
        .CLR(\head_reg[0] ),
        .D(\push_dat_reg[15]_0 [1]),
        .Q(\push_dat_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[2] 
       (.C(gtx_clk),
        .CE(push_vld5_out),
        .CLR(\head_reg[0] ),
        .D(\push_dat_reg[15]_0 [2]),
        .Q(\push_dat_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[3] 
       (.C(gtx_clk),
        .CE(push_vld5_out),
        .CLR(\head_reg[0] ),
        .D(\push_dat_reg[15]_0 [3]),
        .Q(\push_dat_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[4] 
       (.C(gtx_clk),
        .CE(push_vld5_out),
        .CLR(\head_reg[0] ),
        .D(\push_dat_reg[15]_0 [4]),
        .Q(\push_dat_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[5] 
       (.C(gtx_clk),
        .CE(push_vld5_out),
        .CLR(\head_reg[0] ),
        .D(\push_dat_reg[15]_0 [5]),
        .Q(\push_dat_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[6] 
       (.C(gtx_clk),
        .CE(push_vld5_out),
        .CLR(\head_reg[0] ),
        .D(\push_dat_reg[15]_0 [6]),
        .Q(\push_dat_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[7] 
       (.C(gtx_clk),
        .CE(push_vld5_out),
        .CLR(\head_reg[0] ),
        .D(\push_dat_reg[15]_0 [7]),
        .Q(\push_dat_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[8] 
       (.C(gtx_clk),
        .CE(push_vld5_out),
        .CLR(\store_reg[15][6] ),
        .D(\push_dat_reg[15]_0 [8]),
        .Q(\push_dat_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[9] 
       (.C(gtx_clk),
        .CE(push_vld5_out),
        .CLR(\store_reg[15][6] ),
        .D(\push_dat_reg[15]_0 [9]),
        .Q(\push_dat_reg_n_0_[9] ));
  FDCE #(
    .INIT(1'b0)) 
    push_vld_reg
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(\head_reg[0] ),
        .D(push_vld5_out),
        .Q(push_vld_reg_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF04440000)) 
    \state[0]_i_1__2 
       (.I0(Q),
        .I1(\grt_reg[1]_0 ),
        .I2(\state_reg_n_0_[1] ),
        .I3(arbiter_return),
        .I4(state_0),
        .I5(\state_reg_n_0_[0] ),
        .O(\state[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF4C0C0000)) 
    \state[1]_i_1__2 
       (.I0(grt),
        .I1(net_hsr_seq_vld),
        .I2(\grt_reg[1]_0 ),
        .I3(Q),
        .I4(state_0),
        .I5(\state_reg_n_0_[1] ),
        .O(\state[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h1111111115AE55AE)) 
    \state[1]_i_3__2 
       (.I0(\state_reg_n_0_[1] ),
        .I1(\grt_reg[1]_0 ),
        .I2(Q),
        .I3(net_hsr_seq_vld),
        .I4(grt),
        .I5(\state_reg_n_0_[0] ),
        .O(\state_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__2_n_0 ),
        .Q(\state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__2_n_0 ),
        .Q(\state_reg_n_0_[1] ),
        .R(1'b0));
  qr_cam__parameterized0 u_cam_seq
       (.Q({grt,Q}),
        .gtx_clk(gtx_clk),
        .\head_reg[0]_0 (\head_reg[0] ),
        .\head_reg[3]_0 (push_vld_reg_n_0),
        .hit_150_carry__0_0(hit_150_carry__0),
        .hit_qr_i_10(hit_qr_i_10),
        .net_hsr_seq(net_hsr_seq),
        .net_hsr_seq_hit(net_hsr_seq_hit),
        .net_hsr_seq_sel(net_hsr_seq_sel),
        .rx_reset(rx_reset),
        .\store_reg[14][15]_0 ({\push_dat_reg_n_0_[15] ,\push_dat_reg_n_0_[14] ,\push_dat_reg_n_0_[13] ,\push_dat_reg_n_0_[12] ,\push_dat_reg_n_0_[11] ,\push_dat_reg_n_0_[10] ,\push_dat_reg_n_0_[9] ,\push_dat_reg_n_0_[8] ,\push_dat_reg_n_0_[7] ,\push_dat_reg_n_0_[6] ,\push_dat_reg_n_0_[5] ,\push_dat_reg_n_0_[4] ,\push_dat_reg_n_0_[3] ,\push_dat_reg_n_0_[2] ,\push_dat_reg_n_0_[1] ,\push_dat_reg_n_0_[0] }),
        .\store_reg[15][15]_0 (\store_reg[15][15] ),
        .\store_reg[15][6]_0 (\store_reg[15][6] ));
endmodule

module qr_table_src
   (netB_hsr_src_push_done_reg_0,
    netA_hsr_src_push_done_reg_0,
    net_hsr_src_hit,
    \state_reg[1]_0 ,
    net_hsr_src_hit_vld,
    netB_hsr_src_hit_vld_reg_0,
    gtx_clk,
    netB_hsr_src_push_done_reg_1,
    \head_reg[0] ,
    net_hsr_src_push_vld,
    netB_hsr_src_push_done_reg_2,
    net_hsr_src_vld,
    \grt_reg[1]_0 ,
    net_hsr_src,
    hit_150_carry__2_i_1,
    \store_reg[4][40] ,
    \store_reg[5][34] ,
    \store_reg[15][28] ,
    \store_reg[8][19] ,
    \store_reg[1][13] ,
    \store_reg[11][7] ,
    \store_reg[15][47] ,
    state,
    D);
  output netB_hsr_src_push_done_reg_0;
  output netA_hsr_src_push_done_reg_0;
  output [15:0]net_hsr_src_hit;
  output \state_reg[1]_0 ;
  output net_hsr_src_hit_vld;
  output netB_hsr_src_hit_vld_reg_0;
  input gtx_clk;
  input netB_hsr_src_push_done_reg_1;
  input \head_reg[0] ;
  input net_hsr_src_push_vld;
  input netB_hsr_src_push_done_reg_2;
  input net_hsr_src_vld;
  input \grt_reg[1]_0 ;
  input [46:0]net_hsr_src;
  input [46:0]hit_150_carry__2_i_1;
  input \store_reg[4][40] ;
  input \store_reg[5][34] ;
  input \store_reg[15][28] ;
  input \store_reg[8][19] ;
  input \store_reg[1][13] ;
  input \store_reg[11][7] ;
  input \store_reg[15][47] ;
  input state;
  input [46:0]D;

  wire [46:0]D;
  wire \__5/i__0_n_0 ;
  wire \__5/i__1_n_0 ;
  wire [0:0]arbiter_return;
  wire [46:0]cam_src__140;
  wire [1:0]grt;
  wire \grt[1]_i_1__3_n_0 ;
  wire \grt_reg[1]_0 ;
  wire gtx_clk;
  wire \head_reg[0] ;
  wire [46:0]hit_150_carry__2_i_1;
  wire netA_hsr_src_hit_vld_i_1_n_0;
  wire netA_hsr_src_hit_vld_i_2_n_0;
  wire netA_hsr_src_hit_vld_i_3_n_0;
  wire netA_hsr_src_push_done_reg_0;
  wire netB_hsr_src_hit_vld_i_1_n_0;
  wire netB_hsr_src_hit_vld_i_2_n_0;
  wire netB_hsr_src_hit_vld_reg_0;
  wire netB_hsr_src_push_done_reg_0;
  wire netB_hsr_src_push_done_reg_1;
  wire netB_hsr_src_push_done_reg_2;
  wire [46:0]net_hsr_src;
  wire [15:0]net_hsr_src_hit;
  wire net_hsr_src_hit_vld;
  wire net_hsr_src_push_vld;
  wire net_hsr_src_vld;
  wire \push_dat_reg_n_0_[0] ;
  wire \push_dat_reg_n_0_[10] ;
  wire \push_dat_reg_n_0_[11] ;
  wire \push_dat_reg_n_0_[12] ;
  wire \push_dat_reg_n_0_[13] ;
  wire \push_dat_reg_n_0_[14] ;
  wire \push_dat_reg_n_0_[15] ;
  wire \push_dat_reg_n_0_[16] ;
  wire \push_dat_reg_n_0_[17] ;
  wire \push_dat_reg_n_0_[18] ;
  wire \push_dat_reg_n_0_[19] ;
  wire \push_dat_reg_n_0_[1] ;
  wire \push_dat_reg_n_0_[20] ;
  wire \push_dat_reg_n_0_[21] ;
  wire \push_dat_reg_n_0_[22] ;
  wire \push_dat_reg_n_0_[23] ;
  wire \push_dat_reg_n_0_[24] ;
  wire \push_dat_reg_n_0_[25] ;
  wire \push_dat_reg_n_0_[26] ;
  wire \push_dat_reg_n_0_[27] ;
  wire \push_dat_reg_n_0_[28] ;
  wire \push_dat_reg_n_0_[29] ;
  wire \push_dat_reg_n_0_[2] ;
  wire \push_dat_reg_n_0_[30] ;
  wire \push_dat_reg_n_0_[31] ;
  wire \push_dat_reg_n_0_[32] ;
  wire \push_dat_reg_n_0_[33] ;
  wire \push_dat_reg_n_0_[34] ;
  wire \push_dat_reg_n_0_[35] ;
  wire \push_dat_reg_n_0_[36] ;
  wire \push_dat_reg_n_0_[37] ;
  wire \push_dat_reg_n_0_[38] ;
  wire \push_dat_reg_n_0_[39] ;
  wire \push_dat_reg_n_0_[3] ;
  wire \push_dat_reg_n_0_[40] ;
  wire \push_dat_reg_n_0_[41] ;
  wire \push_dat_reg_n_0_[42] ;
  wire \push_dat_reg_n_0_[43] ;
  wire \push_dat_reg_n_0_[44] ;
  wire \push_dat_reg_n_0_[45] ;
  wire \push_dat_reg_n_0_[46] ;
  wire \push_dat_reg_n_0_[4] ;
  wire \push_dat_reg_n_0_[5] ;
  wire \push_dat_reg_n_0_[6] ;
  wire \push_dat_reg_n_0_[7] ;
  wire \push_dat_reg_n_0_[8] ;
  wire \push_dat_reg_n_0_[9] ;
  wire push_vld4_out;
  wire push_vld_reg_n_0;
  wire state;
  wire \state[0]_i_1__1_n_0 ;
  wire \state[1]_i_1__1_n_0 ;
  wire \state_reg[1]_0 ;
  wire \state_reg_n_0_[0] ;
  wire \state_reg_n_0_[1] ;
  wire \store_reg[11][7] ;
  wire \store_reg[15][28] ;
  wire \store_reg[15][47] ;
  wire \store_reg[1][13] ;
  wire \store_reg[4][40] ;
  wire \store_reg[5][34] ;
  wire \store_reg[8][19] ;

  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \__5/i__0 
       (.I0(netB_hsr_src_push_done_reg_0),
        .I1(netA_hsr_src_push_done_reg_0),
        .I2(net_hsr_src_push_vld),
        .I3(netB_hsr_src_push_done_reg_2),
        .O(\__5/i__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \__5/i__1 
       (.I0(netB_hsr_src_push_done_reg_0),
        .I1(netA_hsr_src_push_done_reg_0),
        .I2(net_hsr_src_push_vld),
        .I3(netB_hsr_src_push_done_reg_2),
        .O(\__5/i__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h20AA)) 
    \grt[0]_i_1__3 
       (.I0(net_hsr_src_vld),
        .I1(grt[1]),
        .I2(grt[0]),
        .I3(\grt_reg[1]_0 ),
        .O(arbiter_return));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \grt[1]_i_1__3 
       (.I0(grt[0]),
        .I1(\grt_reg[1]_0 ),
        .O(\grt[1]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \grt_reg[0] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(arbiter_return),
        .Q(grt[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \grt_reg[1] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(\grt[1]_i_1__3_n_0 ),
        .Q(grt[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry__0_i_10
       (.I0(net_hsr_src[19]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(hit_150_carry__2_i_1[19]),
        .O(cam_src__140[19]));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry__0_i_11
       (.I0(net_hsr_src[15]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(hit_150_carry__2_i_1[15]),
        .O(cam_src__140[15]));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry__0_i_12
       (.I0(net_hsr_src[17]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(hit_150_carry__2_i_1[17]),
        .O(cam_src__140[17]));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry__0_i_13
       (.I0(net_hsr_src[16]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(hit_150_carry__2_i_1[16]),
        .O(cam_src__140[16]));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry__0_i_14
       (.I0(net_hsr_src[12]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(hit_150_carry__2_i_1[12]),
        .O(cam_src__140[12]));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry__0_i_15
       (.I0(net_hsr_src[14]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(hit_150_carry__2_i_1[14]),
        .O(cam_src__140[14]));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry__0_i_16
       (.I0(net_hsr_src[13]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(hit_150_carry__2_i_1[13]),
        .O(cam_src__140[13]));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry__0_i_5
       (.I0(net_hsr_src[21]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(hit_150_carry__2_i_1[21]),
        .O(cam_src__140[21]));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry__0_i_6
       (.I0(net_hsr_src[23]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(hit_150_carry__2_i_1[23]),
        .O(cam_src__140[23]));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry__0_i_7
       (.I0(net_hsr_src[22]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(hit_150_carry__2_i_1[22]),
        .O(cam_src__140[22]));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry__0_i_8
       (.I0(net_hsr_src[18]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(hit_150_carry__2_i_1[18]),
        .O(cam_src__140[18]));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry__0_i_9
       (.I0(net_hsr_src[20]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(hit_150_carry__2_i_1[20]),
        .O(cam_src__140[20]));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry__1_i_10
       (.I0(net_hsr_src[31]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(hit_150_carry__2_i_1[31]),
        .O(cam_src__140[31]));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry__1_i_11
       (.I0(net_hsr_src[27]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(hit_150_carry__2_i_1[27]),
        .O(cam_src__140[27]));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry__1_i_12
       (.I0(net_hsr_src[29]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(hit_150_carry__2_i_1[29]),
        .O(cam_src__140[29]));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry__1_i_13
       (.I0(net_hsr_src[28]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(hit_150_carry__2_i_1[28]),
        .O(cam_src__140[28]));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry__1_i_14
       (.I0(net_hsr_src[24]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(hit_150_carry__2_i_1[24]),
        .O(cam_src__140[24]));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry__1_i_15
       (.I0(net_hsr_src[26]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(hit_150_carry__2_i_1[26]),
        .O(cam_src__140[26]));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry__1_i_16
       (.I0(net_hsr_src[25]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(hit_150_carry__2_i_1[25]),
        .O(cam_src__140[25]));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry__1_i_5
       (.I0(net_hsr_src[33]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(hit_150_carry__2_i_1[33]),
        .O(cam_src__140[33]));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry__1_i_6
       (.I0(net_hsr_src[35]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(hit_150_carry__2_i_1[35]),
        .O(cam_src__140[35]));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry__1_i_7
       (.I0(net_hsr_src[34]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(hit_150_carry__2_i_1[34]),
        .O(cam_src__140[34]));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry__1_i_8
       (.I0(net_hsr_src[30]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(hit_150_carry__2_i_1[30]),
        .O(cam_src__140[30]));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry__1_i_9
       (.I0(net_hsr_src[32]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(hit_150_carry__2_i_1[32]),
        .O(cam_src__140[32]));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry__2_i_10
       (.I0(net_hsr_src[39]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(hit_150_carry__2_i_1[39]),
        .O(cam_src__140[39]));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry__2_i_11
       (.I0(net_hsr_src[41]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(hit_150_carry__2_i_1[41]),
        .O(cam_src__140[41]));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry__2_i_12
       (.I0(net_hsr_src[40]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(hit_150_carry__2_i_1[40]),
        .O(cam_src__140[40]));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry__2_i_13
       (.I0(net_hsr_src[36]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(hit_150_carry__2_i_1[36]),
        .O(cam_src__140[36]));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry__2_i_14
       (.I0(net_hsr_src[38]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(hit_150_carry__2_i_1[38]),
        .O(cam_src__140[38]));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry__2_i_15
       (.I0(net_hsr_src[37]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(hit_150_carry__2_i_1[37]),
        .O(cam_src__140[37]));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry__2_i_5
       (.I0(net_hsr_src[45]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(hit_150_carry__2_i_1[45]),
        .O(cam_src__140[45]));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry__2_i_6
       (.I0(net_hsr_src[46]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(hit_150_carry__2_i_1[46]),
        .O(cam_src__140[46]));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry__2_i_7
       (.I0(net_hsr_src[42]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(hit_150_carry__2_i_1[42]),
        .O(cam_src__140[42]));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry__2_i_8
       (.I0(net_hsr_src[44]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(hit_150_carry__2_i_1[44]),
        .O(cam_src__140[44]));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry__2_i_9
       (.I0(net_hsr_src[43]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(hit_150_carry__2_i_1[43]),
        .O(cam_src__140[43]));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry_i_10
       (.I0(net_hsr_src[7]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(hit_150_carry__2_i_1[7]),
        .O(cam_src__140[7]));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry_i_11
       (.I0(net_hsr_src[3]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(hit_150_carry__2_i_1[3]),
        .O(cam_src__140[3]));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry_i_12
       (.I0(net_hsr_src[5]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(hit_150_carry__2_i_1[5]),
        .O(cam_src__140[5]));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry_i_13
       (.I0(net_hsr_src[4]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(hit_150_carry__2_i_1[4]),
        .O(cam_src__140[4]));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry_i_14
       (.I0(net_hsr_src[0]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(hit_150_carry__2_i_1[0]),
        .O(cam_src__140[0]));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry_i_15
       (.I0(net_hsr_src[2]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(hit_150_carry__2_i_1[2]),
        .O(cam_src__140[2]));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry_i_16
       (.I0(net_hsr_src[1]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(hit_150_carry__2_i_1[1]),
        .O(cam_src__140[1]));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry_i_5
       (.I0(net_hsr_src[9]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(hit_150_carry__2_i_1[9]),
        .O(cam_src__140[9]));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry_i_6
       (.I0(net_hsr_src[11]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(hit_150_carry__2_i_1[11]),
        .O(cam_src__140[11]));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry_i_7
       (.I0(net_hsr_src[10]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(hit_150_carry__2_i_1[10]),
        .O(cam_src__140[10]));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry_i_8
       (.I0(net_hsr_src[6]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(hit_150_carry__2_i_1[6]),
        .O(cam_src__140[6]));
  LUT4 #(
    .INIT(16'h3808)) 
    hit_00_carry_i_9
       (.I0(net_hsr_src[8]),
        .I1(grt[0]),
        .I2(grt[1]),
        .I3(hit_150_carry__2_i_1[8]),
        .O(cam_src__140[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    netA_hsr_src_hit_vld_i_1
       (.I0(netA_hsr_src_hit_vld_i_2_n_0),
        .I1(netA_hsr_src_hit_vld_i_3_n_0),
        .I2(net_hsr_src_hit_vld),
        .O(netA_hsr_src_hit_vld_i_1_n_0));
  LUT5 #(
    .INIT(32'hEAFA4050)) 
    netA_hsr_src_hit_vld_i_2
       (.I0(\state_reg_n_0_[1] ),
        .I1(\state_reg_n_0_[0] ),
        .I2(\grt_reg[1]_0 ),
        .I3(grt[0]),
        .I4(net_hsr_src_vld),
        .O(netA_hsr_src_hit_vld_i_2_n_0));
  LUT6 #(
    .INIT(64'h004400005155BBBB)) 
    netA_hsr_src_hit_vld_i_3
       (.I0(\state_reg_n_0_[0] ),
        .I1(net_hsr_src_vld),
        .I2(grt[1]),
        .I3(grt[0]),
        .I4(\grt_reg[1]_0 ),
        .I5(\state_reg_n_0_[1] ),
        .O(netA_hsr_src_hit_vld_i_3_n_0));
  FDCE #(
    .INIT(1'b0)) 
    netA_hsr_src_hit_vld_reg
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(\store_reg[15][47] ),
        .D(netA_hsr_src_hit_vld_i_1_n_0),
        .Q(net_hsr_src_hit_vld));
  FDCE #(
    .INIT(1'b0)) 
    netA_hsr_src_push_done_reg
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(netB_hsr_src_push_done_reg_1),
        .D(\__5/i__0_n_0 ),
        .Q(netA_hsr_src_push_done_reg_0));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    netB_hsr_src_hit_vld_i_1
       (.I0(\state_reg_n_0_[1] ),
        .I1(arbiter_return),
        .I2(\grt[1]_i_1__3_n_0 ),
        .I3(\state_reg_n_0_[0] ),
        .I4(netB_hsr_src_hit_vld_i_2_n_0),
        .I5(netB_hsr_src_hit_vld_reg_0),
        .O(netB_hsr_src_hit_vld_i_1_n_0));
  LUT5 #(
    .INIT(32'h454D404D)) 
    netB_hsr_src_hit_vld_i_2
       (.I0(\state_reg_n_0_[0] ),
        .I1(net_hsr_src_vld),
        .I2(\state_reg_n_0_[1] ),
        .I3(\grt_reg[1]_0 ),
        .I4(grt[0]),
        .O(netB_hsr_src_hit_vld_i_2_n_0));
  FDCE #(
    .INIT(1'b0)) 
    netB_hsr_src_hit_vld_reg
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(\store_reg[15][47] ),
        .D(netB_hsr_src_hit_vld_i_1_n_0),
        .Q(netB_hsr_src_hit_vld_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    netB_hsr_src_push_done_reg
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(netB_hsr_src_push_done_reg_1),
        .D(\__5/i__1_n_0 ),
        .Q(netB_hsr_src_push_done_reg_0));
  LUT4 #(
    .INIT(16'h0110)) 
    \push_dat[46]_i_1 
       (.I0(netB_hsr_src_push_done_reg_0),
        .I1(netA_hsr_src_push_done_reg_0),
        .I2(net_hsr_src_push_vld),
        .I3(netB_hsr_src_push_done_reg_2),
        .O(push_vld4_out));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[0] 
       (.C(gtx_clk),
        .CE(push_vld4_out),
        .CLR(\head_reg[0] ),
        .D(D[0]),
        .Q(\push_dat_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[10] 
       (.C(gtx_clk),
        .CE(push_vld4_out),
        .CLR(\store_reg[11][7] ),
        .D(D[10]),
        .Q(\push_dat_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[11] 
       (.C(gtx_clk),
        .CE(push_vld4_out),
        .CLR(\store_reg[11][7] ),
        .D(D[11]),
        .Q(\push_dat_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[12] 
       (.C(gtx_clk),
        .CE(push_vld4_out),
        .CLR(\store_reg[11][7] ),
        .D(D[12]),
        .Q(\push_dat_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[13] 
       (.C(gtx_clk),
        .CE(push_vld4_out),
        .CLR(\store_reg[11][7] ),
        .D(D[13]),
        .Q(\push_dat_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[14] 
       (.C(gtx_clk),
        .CE(push_vld4_out),
        .CLR(\store_reg[11][7] ),
        .D(D[14]),
        .Q(\push_dat_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[15] 
       (.C(gtx_clk),
        .CE(push_vld4_out),
        .CLR(\store_reg[1][13] ),
        .D(D[15]),
        .Q(\push_dat_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[16] 
       (.C(gtx_clk),
        .CE(push_vld4_out),
        .CLR(\store_reg[1][13] ),
        .D(D[16]),
        .Q(\push_dat_reg_n_0_[16] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[17] 
       (.C(gtx_clk),
        .CE(push_vld4_out),
        .CLR(\store_reg[1][13] ),
        .D(D[17]),
        .Q(\push_dat_reg_n_0_[17] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[18] 
       (.C(gtx_clk),
        .CE(push_vld4_out),
        .CLR(\store_reg[1][13] ),
        .D(D[18]),
        .Q(\push_dat_reg_n_0_[18] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[19] 
       (.C(gtx_clk),
        .CE(push_vld4_out),
        .CLR(\store_reg[1][13] ),
        .D(D[19]),
        .Q(\push_dat_reg_n_0_[19] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[1] 
       (.C(gtx_clk),
        .CE(push_vld4_out),
        .CLR(\head_reg[0] ),
        .D(D[1]),
        .Q(\push_dat_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[20] 
       (.C(gtx_clk),
        .CE(push_vld4_out),
        .CLR(\store_reg[1][13] ),
        .D(D[20]),
        .Q(\push_dat_reg_n_0_[20] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[21] 
       (.C(gtx_clk),
        .CE(push_vld4_out),
        .CLR(\store_reg[8][19] ),
        .D(D[21]),
        .Q(\push_dat_reg_n_0_[21] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[22] 
       (.C(gtx_clk),
        .CE(push_vld4_out),
        .CLR(\store_reg[8][19] ),
        .D(D[22]),
        .Q(\push_dat_reg_n_0_[22] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[23] 
       (.C(gtx_clk),
        .CE(push_vld4_out),
        .CLR(\store_reg[8][19] ),
        .D(D[23]),
        .Q(\push_dat_reg_n_0_[23] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[24] 
       (.C(gtx_clk),
        .CE(push_vld4_out),
        .CLR(\store_reg[8][19] ),
        .D(D[24]),
        .Q(\push_dat_reg_n_0_[24] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[25] 
       (.C(gtx_clk),
        .CE(push_vld4_out),
        .CLR(\store_reg[8][19] ),
        .D(D[25]),
        .Q(\push_dat_reg_n_0_[25] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[26] 
       (.C(gtx_clk),
        .CE(push_vld4_out),
        .CLR(\store_reg[8][19] ),
        .D(D[26]),
        .Q(\push_dat_reg_n_0_[26] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[27] 
       (.C(gtx_clk),
        .CE(push_vld4_out),
        .CLR(\store_reg[8][19] ),
        .D(D[27]),
        .Q(\push_dat_reg_n_0_[27] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[28] 
       (.C(gtx_clk),
        .CE(push_vld4_out),
        .CLR(\store_reg[8][19] ),
        .D(D[28]),
        .Q(\push_dat_reg_n_0_[28] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[29] 
       (.C(gtx_clk),
        .CE(push_vld4_out),
        .CLR(\store_reg[8][19] ),
        .D(D[29]),
        .Q(\push_dat_reg_n_0_[29] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[2] 
       (.C(gtx_clk),
        .CE(push_vld4_out),
        .CLR(\head_reg[0] ),
        .D(D[2]),
        .Q(\push_dat_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[30] 
       (.C(gtx_clk),
        .CE(push_vld4_out),
        .CLR(\store_reg[15][28] ),
        .D(D[30]),
        .Q(\push_dat_reg_n_0_[30] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[31] 
       (.C(gtx_clk),
        .CE(push_vld4_out),
        .CLR(\store_reg[15][28] ),
        .D(D[31]),
        .Q(\push_dat_reg_n_0_[31] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[32] 
       (.C(gtx_clk),
        .CE(push_vld4_out),
        .CLR(\store_reg[15][28] ),
        .D(D[32]),
        .Q(\push_dat_reg_n_0_[32] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[33] 
       (.C(gtx_clk),
        .CE(push_vld4_out),
        .CLR(\store_reg[15][28] ),
        .D(D[33]),
        .Q(\push_dat_reg_n_0_[33] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[34] 
       (.C(gtx_clk),
        .CE(push_vld4_out),
        .CLR(\store_reg[15][28] ),
        .D(D[34]),
        .Q(\push_dat_reg_n_0_[34] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[35] 
       (.C(gtx_clk),
        .CE(push_vld4_out),
        .CLR(\store_reg[15][28] ),
        .D(D[35]),
        .Q(\push_dat_reg_n_0_[35] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[36] 
       (.C(gtx_clk),
        .CE(push_vld4_out),
        .CLR(\store_reg[5][34] ),
        .D(D[36]),
        .Q(\push_dat_reg_n_0_[36] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[37] 
       (.C(gtx_clk),
        .CE(push_vld4_out),
        .CLR(\store_reg[5][34] ),
        .D(D[37]),
        .Q(\push_dat_reg_n_0_[37] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[38] 
       (.C(gtx_clk),
        .CE(push_vld4_out),
        .CLR(\store_reg[5][34] ),
        .D(D[38]),
        .Q(\push_dat_reg_n_0_[38] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[39] 
       (.C(gtx_clk),
        .CE(push_vld4_out),
        .CLR(\store_reg[5][34] ),
        .D(D[39]),
        .Q(\push_dat_reg_n_0_[39] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[3] 
       (.C(gtx_clk),
        .CE(push_vld4_out),
        .CLR(\head_reg[0] ),
        .D(D[3]),
        .Q(\push_dat_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[40] 
       (.C(gtx_clk),
        .CE(push_vld4_out),
        .CLR(\store_reg[5][34] ),
        .D(D[40]),
        .Q(\push_dat_reg_n_0_[40] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[41] 
       (.C(gtx_clk),
        .CE(push_vld4_out),
        .CLR(\store_reg[5][34] ),
        .D(D[41]),
        .Q(\push_dat_reg_n_0_[41] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[42] 
       (.C(gtx_clk),
        .CE(push_vld4_out),
        .CLR(\store_reg[4][40] ),
        .D(D[42]),
        .Q(\push_dat_reg_n_0_[42] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[43] 
       (.C(gtx_clk),
        .CE(push_vld4_out),
        .CLR(\store_reg[4][40] ),
        .D(D[43]),
        .Q(\push_dat_reg_n_0_[43] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[44] 
       (.C(gtx_clk),
        .CE(push_vld4_out),
        .CLR(\store_reg[4][40] ),
        .D(D[44]),
        .Q(\push_dat_reg_n_0_[44] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[45] 
       (.C(gtx_clk),
        .CE(push_vld4_out),
        .CLR(\store_reg[4][40] ),
        .D(D[45]),
        .Q(\push_dat_reg_n_0_[45] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[46] 
       (.C(gtx_clk),
        .CE(push_vld4_out),
        .CLR(\store_reg[4][40] ),
        .D(D[46]),
        .Q(\push_dat_reg_n_0_[46] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[4] 
       (.C(gtx_clk),
        .CE(push_vld4_out),
        .CLR(\head_reg[0] ),
        .D(D[4]),
        .Q(\push_dat_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[5] 
       (.C(gtx_clk),
        .CE(push_vld4_out),
        .CLR(\head_reg[0] ),
        .D(D[5]),
        .Q(\push_dat_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[6] 
       (.C(gtx_clk),
        .CE(push_vld4_out),
        .CLR(\head_reg[0] ),
        .D(D[6]),
        .Q(\push_dat_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[7] 
       (.C(gtx_clk),
        .CE(push_vld4_out),
        .CLR(\head_reg[0] ),
        .D(D[7]),
        .Q(\push_dat_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[8] 
       (.C(gtx_clk),
        .CE(push_vld4_out),
        .CLR(\head_reg[0] ),
        .D(D[8]),
        .Q(\push_dat_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \push_dat_reg[9] 
       (.C(gtx_clk),
        .CE(push_vld4_out),
        .CLR(\store_reg[11][7] ),
        .D(D[9]),
        .Q(\push_dat_reg_n_0_[9] ));
  FDCE #(
    .INIT(1'b0)) 
    push_vld_reg
       (.C(gtx_clk),
        .CE(1'b1),
        .CLR(\head_reg[0] ),
        .D(push_vld4_out),
        .Q(push_vld_reg_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF04440000)) 
    \state[0]_i_1__1 
       (.I0(grt[0]),
        .I1(\grt_reg[1]_0 ),
        .I2(\state_reg_n_0_[1] ),
        .I3(arbiter_return),
        .I4(state),
        .I5(\state_reg_n_0_[0] ),
        .O(\state[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF4C0C0000)) 
    \state[1]_i_1__1 
       (.I0(grt[1]),
        .I1(net_hsr_src_vld),
        .I2(\grt_reg[1]_0 ),
        .I3(grt[0]),
        .I4(state),
        .I5(\state_reg_n_0_[1] ),
        .O(\state[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h11111111BF04FF04)) 
    \state[1]_i_3__1 
       (.I0(\state_reg_n_0_[1] ),
        .I1(\grt_reg[1]_0 ),
        .I2(grt[0]),
        .I3(net_hsr_src_vld),
        .I4(grt[1]),
        .I5(\state_reg_n_0_[0] ),
        .O(\state_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_0 ),
        .Q(\state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(gtx_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_0 ),
        .Q(\state_reg_n_0_[1] ),
        .R(1'b0));
  qr_cam u_cam_src
       (.Q({\push_dat_reg_n_0_[46] ,\push_dat_reg_n_0_[45] ,\push_dat_reg_n_0_[44] ,\push_dat_reg_n_0_[43] ,\push_dat_reg_n_0_[42] ,\push_dat_reg_n_0_[41] ,\push_dat_reg_n_0_[40] ,\push_dat_reg_n_0_[39] ,\push_dat_reg_n_0_[38] ,\push_dat_reg_n_0_[37] ,\push_dat_reg_n_0_[36] ,\push_dat_reg_n_0_[35] ,\push_dat_reg_n_0_[34] ,\push_dat_reg_n_0_[33] ,\push_dat_reg_n_0_[32] ,\push_dat_reg_n_0_[31] ,\push_dat_reg_n_0_[30] ,\push_dat_reg_n_0_[29] ,\push_dat_reg_n_0_[28] ,\push_dat_reg_n_0_[27] ,\push_dat_reg_n_0_[26] ,\push_dat_reg_n_0_[25] ,\push_dat_reg_n_0_[24] ,\push_dat_reg_n_0_[23] ,\push_dat_reg_n_0_[22] ,\push_dat_reg_n_0_[21] ,\push_dat_reg_n_0_[20] ,\push_dat_reg_n_0_[19] ,\push_dat_reg_n_0_[18] ,\push_dat_reg_n_0_[17] ,\push_dat_reg_n_0_[16] ,\push_dat_reg_n_0_[15] ,\push_dat_reg_n_0_[14] ,\push_dat_reg_n_0_[13] ,\push_dat_reg_n_0_[12] ,\push_dat_reg_n_0_[11] ,\push_dat_reg_n_0_[10] ,\push_dat_reg_n_0_[9] ,\push_dat_reg_n_0_[8] ,\push_dat_reg_n_0_[7] ,\push_dat_reg_n_0_[6] ,\push_dat_reg_n_0_[5] ,\push_dat_reg_n_0_[4] ,\push_dat_reg_n_0_[3] ,\push_dat_reg_n_0_[2] ,\push_dat_reg_n_0_[1] ,\push_dat_reg_n_0_[0] }),
        .cam_src__140(cam_src__140),
        .gtx_clk(gtx_clk),
        .\head_reg[0]_0 (\head_reg[0] ),
        .\head_reg[3]_0 (push_vld_reg_n_0),
        .net_hsr_src_hit(net_hsr_src_hit),
        .\store_reg[11][7]_0 (\store_reg[11][7] ),
        .\store_reg[15][28]_0 (\store_reg[15][28] ),
        .\store_reg[15][47]_0 (\store_reg[15][47] ),
        .\store_reg[1][13]_0 (\store_reg[1][13] ),
        .\store_reg[4][40]_0 (\store_reg[4][40] ),
        .\store_reg[5][34]_0 (\store_reg[5][34] ),
        .\store_reg[8][19]_0 (\store_reg[8][19] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module gig_eth_hsr_fifo_async_17x16_blk_mem_gen_generic_cstr
   (D,
    rd_clk,
    wr_clk,
    tmp_ram_rd_en,
    E,
    SR,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    din);
  output [16:0]D;
  input rd_clk;
  input wr_clk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [0:0]SR;
  input [3:0]Q;
  input [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [16:0]din;

  wire [16:0]D;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [16:0]din;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  gig_eth_hsr_fifo_async_17x16_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(E),
        .Q(Q),
        .SR(SR),
        .din(din),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module gig_eth_hsr_fifo_async_17x16_blk_mem_gen_prim_width
   (D,
    rd_clk,
    wr_clk,
    tmp_ram_rd_en,
    E,
    SR,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    din);
  output [16:0]D;
  input rd_clk;
  input wr_clk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [0:0]SR;
  input [3:0]Q;
  input [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [16:0]din;

  wire [16:0]D;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [16:0]din;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  gig_eth_hsr_fifo_async_17x16_blk_mem_gen_prim_wrapper \prim_noinit.ram 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(E),
        .Q(Q),
        .SR(SR),
        .din(din),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module gig_eth_hsr_fifo_async_17x16_blk_mem_gen_prim_wrapper
   (D,
    rd_clk,
    wr_clk,
    tmp_ram_rd_en,
    E,
    SR,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    din);
  output [16:0]D;
  input rd_clk;
  input wr_clk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [0:0]SR;
  input [3:0]Q;
  input [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input [16:0]din;

  wire [16:0]D;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_9 ;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [16:0]din;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(rd_clk),
        .CLKBWRCLK(wr_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,din[8:5],1'b0,1'b0,1'b0,din[4:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,din[16:13],1'b0,1'b0,1'b0,1'b0,din[12:9]}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_3 ,D[8:5],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_10 ,D[4:0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_19 ,D[16:13],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_27 ,D[12:9]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(tmp_ram_rd_en),
        .ENBWREN(E),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(SR),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({E,E,E,E}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module gig_eth_hsr_fifo_async_17x16_blk_mem_gen_top
   (D,
    rd_clk,
    wr_clk,
    tmp_ram_rd_en,
    E,
    SR,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    din);
  output [16:0]D;
  input rd_clk;
  input wr_clk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [0:0]SR;
  input [3:0]Q;
  input [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [16:0]din;

  wire [16:0]D;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [16:0]din;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  gig_eth_hsr_fifo_async_17x16_blk_mem_gen_generic_cstr \valid.cstr 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(E),
        .Q(Q),
        .SR(SR),
        .din(din),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2" *) 
module gig_eth_hsr_fifo_async_17x16_blk_mem_gen_v8_4_2
   (D,
    rd_clk,
    wr_clk,
    tmp_ram_rd_en,
    E,
    SR,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    din);
  output [16:0]D;
  input rd_clk;
  input wr_clk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [0:0]SR;
  input [3:0]Q;
  input [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [16:0]din;

  wire [16:0]D;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [16:0]din;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  gig_eth_hsr_fifo_async_17x16_blk_mem_gen_v8_4_2_synth inst_blk_mem_gen
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(E),
        .Q(Q),
        .SR(SR),
        .din(din),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2_synth" *) 
module gig_eth_hsr_fifo_async_17x16_blk_mem_gen_v8_4_2_synth
   (D,
    rd_clk,
    wr_clk,
    tmp_ram_rd_en,
    E,
    SR,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    din);
  output [16:0]D;
  input rd_clk;
  input wr_clk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [0:0]SR;
  input [3:0]Q;
  input [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [16:0]din;

  wire [16:0]D;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [16:0]din;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  gig_eth_hsr_fifo_async_17x16_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(E),
        .Q(Q),
        .SR(SR),
        .din(din),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "clk_x_pntrs" *) 
module gig_eth_hsr_fifo_async_17x16_clk_x_pntrs
   (ram_full_fb_i_reg,
    RD_PNTR_WR,
    D,
    \dest_out_bin_ff_reg[0] ,
    WR_PNTR_RD,
    \dest_out_bin_ff_reg[2] ,
    wr_en_0,
    out,
    wr_en,
    \gaf.ram_almost_full_i_reg ,
    Q,
    \gaf.ram_almost_full_i_i_3_0 ,
    \gaf.ram_almost_full_i_i_2_0 ,
    \src_gray_ff_reg[3] ,
    \src_gray_ff_reg[3]_0 ,
    ram_empty_fb_i_reg,
    almost_full,
    wr_clk,
    rd_clk);
  output ram_full_fb_i_reg;
  output [2:0]RD_PNTR_WR;
  output [1:0]D;
  output \dest_out_bin_ff_reg[0] ;
  output [3:0]WR_PNTR_RD;
  output \dest_out_bin_ff_reg[2] ;
  output wr_en_0;
  input out;
  input wr_en;
  input \gaf.ram_almost_full_i_reg ;
  input [3:0]Q;
  input [3:0]\gaf.ram_almost_full_i_i_3_0 ;
  input [3:0]\gaf.ram_almost_full_i_i_2_0 ;
  input [3:0]\src_gray_ff_reg[3] ;
  input [3:0]\src_gray_ff_reg[3]_0 ;
  input ram_empty_fb_i_reg;
  input almost_full;
  input wr_clk;
  input rd_clk;

  wire [1:0]D;
  wire [3:0]Q;
  wire [2:0]RD_PNTR_WR;
  wire [3:0]WR_PNTR_RD;
  wire almost_full;
  wire \dest_out_bin_ff_reg[0] ;
  wire \dest_out_bin_ff_reg[2] ;
  wire [3:0]\gaf.ram_almost_full_i_i_2_0 ;
  wire [3:0]\gaf.ram_almost_full_i_i_3_0 ;
  wire \gaf.ram_almost_full_i_i_4_n_0 ;
  wire \gaf.ram_almost_full_i_i_5_n_0 ;
  wire \gaf.ram_almost_full_i_reg ;
  wire \gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1 ;
  wire \gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2 ;
  wire \gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp3 ;
  wire out;
  wire [3:3]p_25_out;
  wire ram_empty_fb_i_reg;
  wire ram_empty_i_i_2_n_0;
  wire ram_full_fb_i_reg;
  wire ram_full_i_i_3_n_0;
  wire rd_clk;
  wire [3:0]\src_gray_ff_reg[3] ;
  wire [3:0]\src_gray_ff_reg[3]_0 ;
  wire wr_clk;
  wire \wr_data_count_i[4]_i_2_n_0 ;
  wire \wr_data_count_i[4]_i_3_n_0 ;
  wire wr_en;
  wire wr_en_0;

  LUT6 #(
    .INIT(64'h0960900909600960)) 
    \g_rd.gvalid_low.rd_dc_i[4]_i_3 
       (.I0(WR_PNTR_RD[2]),
        .I1(\src_gray_ff_reg[3]_0 [2]),
        .I2(WR_PNTR_RD[1]),
        .I3(\src_gray_ff_reg[3]_0 [1]),
        .I4(WR_PNTR_RD[0]),
        .I5(\src_gray_ff_reg[3]_0 [0]),
        .O(\dest_out_bin_ff_reg[2] ));
  LUT6 #(
    .INIT(64'h00FF00F8000000F8)) 
    \gaf.ram_almost_full_i_i_1 
       (.I0(\gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp3 ),
        .I1(wr_en),
        .I2(\gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2 ),
        .I3(\gaf.ram_almost_full_i_reg ),
        .I4(out),
        .I5(almost_full),
        .O(wr_en_0));
  LUT5 #(
    .INIT(32'h90090000)) 
    \gaf.ram_almost_full_i_i_2 
       (.I0(\gaf.ram_almost_full_i_i_2_0 [1]),
        .I1(RD_PNTR_WR[1]),
        .I2(\gaf.ram_almost_full_i_i_2_0 [0]),
        .I3(RD_PNTR_WR[0]),
        .I4(\gaf.ram_almost_full_i_i_4_n_0 ),
        .O(\gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp3 ));
  LUT5 #(
    .INIT(32'h90090000)) 
    \gaf.ram_almost_full_i_i_3 
       (.I0(\gaf.ram_almost_full_i_i_3_0 [1]),
        .I1(RD_PNTR_WR[1]),
        .I2(\gaf.ram_almost_full_i_i_3_0 [0]),
        .I3(RD_PNTR_WR[0]),
        .I4(\gaf.ram_almost_full_i_i_5_n_0 ),
        .O(\gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gaf.ram_almost_full_i_i_4 
       (.I0(RD_PNTR_WR[2]),
        .I1(\gaf.ram_almost_full_i_i_2_0 [2]),
        .I2(p_25_out),
        .I3(\gaf.ram_almost_full_i_i_2_0 [3]),
        .O(\gaf.ram_almost_full_i_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gaf.ram_almost_full_i_i_5 
       (.I0(RD_PNTR_WR[2]),
        .I1(\gaf.ram_almost_full_i_i_3_0 [2]),
        .I2(p_25_out),
        .I3(\gaf.ram_almost_full_i_i_3_0 [3]),
        .O(\gaf.ram_almost_full_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF82000082)) 
    ram_empty_i_i_1
       (.I0(ram_empty_i_i_2_n_0),
        .I1(WR_PNTR_RD[0]),
        .I2(\src_gray_ff_reg[3]_0 [0]),
        .I3(WR_PNTR_RD[1]),
        .I4(\src_gray_ff_reg[3]_0 [1]),
        .I5(ram_empty_fb_i_reg),
        .O(\dest_out_bin_ff_reg[0] ));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_empty_i_i_2
       (.I0(WR_PNTR_RD[2]),
        .I1(\src_gray_ff_reg[3]_0 [2]),
        .I2(WR_PNTR_RD[3]),
        .I3(\src_gray_ff_reg[3]_0 [3]),
        .O(ram_empty_i_i_2_n_0));
  LUT5 #(
    .INIT(32'h0000FF20)) 
    ram_full_i_i_1
       (.I0(\gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2 ),
        .I1(out),
        .I2(wr_en),
        .I3(\gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1 ),
        .I4(\gaf.ram_almost_full_i_reg ),
        .O(ram_full_fb_i_reg));
  LUT5 #(
    .INIT(32'h90090000)) 
    ram_full_i_i_2
       (.I0(Q[1]),
        .I1(RD_PNTR_WR[1]),
        .I2(Q[0]),
        .I3(RD_PNTR_WR[0]),
        .I4(ram_full_i_i_3_n_0),
        .O(\gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_full_i_i_3
       (.I0(RD_PNTR_WR[2]),
        .I1(Q[2]),
        .I2(p_25_out),
        .I3(Q[3]),
        .O(ram_full_i_i_3_n_0));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* REG_OUTPUT = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  gig_eth_hsr_fifo_async_17x16_xpm_cdc_gray rd_pntr_cdc_inst
       (.dest_clk(wr_clk),
        .dest_out_bin({p_25_out,RD_PNTR_WR}),
        .src_clk(rd_clk),
        .src_in_bin(\src_gray_ff_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h3C96693C693CC369)) 
    \wr_data_count_i[3]_i_1 
       (.I0(\wr_data_count_i[4]_i_2_n_0 ),
        .I1(\src_gray_ff_reg[3] [3]),
        .I2(p_25_out),
        .I3(RD_PNTR_WR[2]),
        .I4(\src_gray_ff_reg[3] [2]),
        .I5(\wr_data_count_i[4]_i_3_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0090600090000090)) 
    \wr_data_count_i[4]_i_1 
       (.I0(\src_gray_ff_reg[3] [3]),
        .I1(p_25_out),
        .I2(\wr_data_count_i[4]_i_2_n_0 ),
        .I3(\wr_data_count_i[4]_i_3_n_0 ),
        .I4(RD_PNTR_WR[2]),
        .I5(\src_gray_ff_reg[3] [2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \wr_data_count_i[4]_i_2 
       (.I0(RD_PNTR_WR[0]),
        .I1(\src_gray_ff_reg[3] [0]),
        .I2(RD_PNTR_WR[1]),
        .I3(\src_gray_ff_reg[3] [1]),
        .O(\wr_data_count_i[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hDD4D)) 
    \wr_data_count_i[4]_i_3 
       (.I0(RD_PNTR_WR[1]),
        .I1(\src_gray_ff_reg[3] [1]),
        .I2(RD_PNTR_WR[0]),
        .I3(\src_gray_ff_reg[3] [0]),
        .O(\wr_data_count_i[4]_i_3_n_0 ));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* REG_OUTPUT = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  gig_eth_hsr_fifo_async_17x16_xpm_cdc_gray__2 wr_pntr_cdc_inst
       (.dest_clk(rd_clk),
        .dest_out_bin(WR_PNTR_RD),
        .src_clk(wr_clk),
        .src_in_bin(\src_gray_ff_reg[3] ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module gig_eth_hsr_fifo_async_17x16_fifo_generator_ramfifo
   (wr_rst_busy,
    AR,
    empty,
    VALID,
    full,
    dout,
    rd_data_count,
    wr_data_count,
    almost_full,
    wr_en,
    rst,
    wr_clk,
    rd_clk,
    din,
    rd_en);
  output wr_rst_busy;
  output [0:0]AR;
  output empty;
  output VALID;
  output full;
  output [16:0]dout;
  output [4:0]rd_data_count;
  output [4:0]wr_data_count;
  output almost_full;
  input wr_en;
  input rst;
  input wr_clk;
  input rd_clk;
  input [16:0]din;
  input rd_en;

  wire [0:0]AR;
  wire VALID;
  wire almost_full;
  wire [16:0]din;
  wire [16:0]dout;
  wire empty;
  wire full;
  wire \gntv_or_sync_fifo.gcx.clkx_n_0 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_11 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_12 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_4 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_5 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_6 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_3 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_1 ;
  wire [3:0]p_0_out;
  wire [3:0]p_13_out;
  wire [3:0]p_14_out;
  wire p_20_out;
  wire [3:0]p_24_out;
  wire [2:0]p_25_out;
  wire p_6_out;
  wire rd_clk;
  wire [4:0]rd_data_count;
  wire rd_en;
  wire rst;
  wire rst_full_ff_i;
  wire rst_full_gen_i;
  wire rstblk_n_0;
  wire tmp_ram_rd_en;
  wire wr_clk;
  wire [4:0]wr_data_count;
  wire wr_en;
  wire [3:0]wr_pntr_plus2;
  wire [3:0]wr_pntr_plus3;
  wire wr_rst_busy;

  gig_eth_hsr_fifo_async_17x16_clk_x_pntrs \gntv_or_sync_fifo.gcx.clkx 
       (.D({\gntv_or_sync_fifo.gcx.clkx_n_4 ,\gntv_or_sync_fifo.gcx.clkx_n_5 }),
        .Q(p_14_out),
        .RD_PNTR_WR(p_25_out),
        .WR_PNTR_RD(p_24_out),
        .almost_full(almost_full),
        .\dest_out_bin_ff_reg[0] (\gntv_or_sync_fifo.gcx.clkx_n_6 ),
        .\dest_out_bin_ff_reg[2] (\gntv_or_sync_fifo.gcx.clkx_n_11 ),
        .\gaf.ram_almost_full_i_i_2_0 (wr_pntr_plus3),
        .\gaf.ram_almost_full_i_i_3_0 (wr_pntr_plus2),
        .\gaf.ram_almost_full_i_reg (rst_full_gen_i),
        .out(\gntv_or_sync_fifo.gl0.wr_n_1 ),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_3 ),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_0 ),
        .rd_clk(rd_clk),
        .\src_gray_ff_reg[3] (p_13_out),
        .\src_gray_ff_reg[3]_0 (p_0_out),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_en_0(\gntv_or_sync_fifo.gcx.clkx_n_12 ));
  gig_eth_hsr_fifo_async_17x16_rd_logic \gntv_or_sync_fifo.gl0.rd 
       (.AS(AR),
        .E(p_6_out),
        .Q(p_0_out),
        .WR_PNTR_RD(p_24_out),
        .empty(empty),
        .\g_rd.gvalid_low.rd_dc_i_reg[4] (\gntv_or_sync_fifo.gcx.clkx_n_11 ),
        .\gc0.count_reg[0] (\gntv_or_sync_fifo.gl0.rd_n_3 ),
        .out(VALID),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_6 ),
        .rd_clk(rd_clk),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .tmp_ram_rd_en(tmp_ram_rd_en));
  gig_eth_hsr_fifo_async_17x16_wr_logic \gntv_or_sync_fifo.gl0.wr 
       (.AR(rstblk_n_0),
        .D({\gntv_or_sync_fifo.gcx.clkx_n_4 ,\gntv_or_sync_fifo.gcx.clkx_n_5 }),
        .E(p_20_out),
        .Q(p_13_out),
        .RD_PNTR_WR(p_25_out),
        .almost_full(almost_full),
        .full(full),
        .\gaf.ram_almost_full_i_reg (rst_full_ff_i),
        .\gaf.ram_almost_full_i_reg_0 (\gntv_or_sync_fifo.gcx.clkx_n_12 ),
        .\gic0.gc1.count_d1_reg[3] (wr_pntr_plus2),
        .\gic0.gc1.count_d2_reg[3] (p_14_out),
        .\gic0.gc1.count_reg[3] (wr_pntr_plus3),
        .out(\gntv_or_sync_fifo.gl0.wr_n_1 ),
        .ram_full_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_0 ),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en));
  gig_eth_hsr_fifo_async_17x16_memory \gntv_or_sync_fifo.mem 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (p_13_out),
        .E(p_20_out),
        .Q(p_0_out),
        .SR(AR),
        .din(din),
        .dout(dout),
        .\goreg_bm.dout_i_reg[16]_0 (p_6_out),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
  gig_eth_hsr_fifo_async_17x16_reset_blk_ramfifo rstblk
       (.AR(rstblk_n_0),
        .SR(AR),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (rst_full_gen_i),
        .out(rst_full_ff_i),
        .rd_clk(rd_clk),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module gig_eth_hsr_fifo_async_17x16_fifo_generator_top
   (wr_rst_busy,
    AS,
    empty,
    VALID,
    full,
    dout,
    rd_data_count,
    wr_data_count,
    almost_full,
    wr_en,
    rst,
    wr_clk,
    rd_clk,
    din,
    rd_en);
  output wr_rst_busy;
  output [0:0]AS;
  output empty;
  output VALID;
  output full;
  output [16:0]dout;
  output [4:0]rd_data_count;
  output [4:0]wr_data_count;
  output almost_full;
  input wr_en;
  input rst;
  input wr_clk;
  input rd_clk;
  input [16:0]din;
  input rd_en;

  wire [0:0]AS;
  wire VALID;
  wire almost_full;
  wire [16:0]din;
  wire [16:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire [4:0]rd_data_count;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire [4:0]wr_data_count;
  wire wr_en;
  wire wr_rst_busy;

  gig_eth_hsr_fifo_async_17x16_fifo_generator_ramfifo \grf.rf 
       (.AR(AS),
        .VALID(VALID),
        .almost_full(almost_full),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_clk(rd_clk),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* C_ADD_NGC_CONSTRAINT = "0" *) (* C_APPLICATION_TYPE_AXIS = "0" *) (* C_APPLICATION_TYPE_RACH = "0" *) 
(* C_APPLICATION_TYPE_RDCH = "0" *) (* C_APPLICATION_TYPE_WACH = "0" *) (* C_APPLICATION_TYPE_WDCH = "0" *) 
(* C_APPLICATION_TYPE_WRCH = "0" *) (* C_AXIS_TDATA_WIDTH = "8" *) (* C_AXIS_TDEST_WIDTH = "1" *) 
(* C_AXIS_TID_WIDTH = "1" *) (* C_AXIS_TKEEP_WIDTH = "1" *) (* C_AXIS_TSTRB_WIDTH = "1" *) 
(* C_AXIS_TUSER_WIDTH = "4" *) (* C_AXIS_TYPE = "0" *) (* C_AXI_ADDR_WIDTH = "32" *) 
(* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) (* C_AXI_BUSER_WIDTH = "1" *) 
(* C_AXI_DATA_WIDTH = "64" *) (* C_AXI_ID_WIDTH = "1" *) (* C_AXI_LEN_WIDTH = "8" *) 
(* C_AXI_LOCK_WIDTH = "1" *) (* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_TYPE = "1" *) 
(* C_AXI_WUSER_WIDTH = "1" *) (* C_COMMON_CLOCK = "0" *) (* C_COUNT_TYPE = "0" *) 
(* C_DATA_COUNT_WIDTH = "4" *) (* C_DEFAULT_VALUE = "BlankString" *) (* C_DIN_WIDTH = "17" *) 
(* C_DIN_WIDTH_AXIS = "1" *) (* C_DIN_WIDTH_RACH = "32" *) (* C_DIN_WIDTH_RDCH = "64" *) 
(* C_DIN_WIDTH_WACH = "1" *) (* C_DIN_WIDTH_WDCH = "64" *) (* C_DIN_WIDTH_WRCH = "2" *) 
(* C_DOUT_RST_VAL = "0" *) (* C_DOUT_WIDTH = "17" *) (* C_ENABLE_RLOCS = "0" *) 
(* C_ENABLE_RST_SYNC = "1" *) (* C_EN_SAFETY_CKT = "0" *) (* C_ERROR_INJECTION_TYPE = "0" *) 
(* C_ERROR_INJECTION_TYPE_AXIS = "0" *) (* C_ERROR_INJECTION_TYPE_RACH = "0" *) (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
(* C_ERROR_INJECTION_TYPE_WACH = "0" *) (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
(* C_FAMILY = "zynq" *) (* C_FULL_FLAGS_RST_VAL = "1" *) (* C_HAS_ALMOST_EMPTY = "0" *) 
(* C_HAS_ALMOST_FULL = "1" *) (* C_HAS_AXIS_TDATA = "1" *) (* C_HAS_AXIS_TDEST = "0" *) 
(* C_HAS_AXIS_TID = "0" *) (* C_HAS_AXIS_TKEEP = "0" *) (* C_HAS_AXIS_TLAST = "0" *) 
(* C_HAS_AXIS_TREADY = "1" *) (* C_HAS_AXIS_TSTRB = "0" *) (* C_HAS_AXIS_TUSER = "1" *) 
(* C_HAS_AXI_ARUSER = "0" *) (* C_HAS_AXI_AWUSER = "0" *) (* C_HAS_AXI_BUSER = "0" *) 
(* C_HAS_AXI_ID = "0" *) (* C_HAS_AXI_RD_CHANNEL = "1" *) (* C_HAS_AXI_RUSER = "0" *) 
(* C_HAS_AXI_WR_CHANNEL = "1" *) (* C_HAS_AXI_WUSER = "0" *) (* C_HAS_BACKUP = "0" *) 
(* C_HAS_DATA_COUNT = "0" *) (* C_HAS_DATA_COUNTS_AXIS = "0" *) (* C_HAS_DATA_COUNTS_RACH = "0" *) 
(* C_HAS_DATA_COUNTS_RDCH = "0" *) (* C_HAS_DATA_COUNTS_WACH = "0" *) (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
(* C_HAS_DATA_COUNTS_WRCH = "0" *) (* C_HAS_INT_CLK = "0" *) (* C_HAS_MASTER_CE = "0" *) 
(* C_HAS_MEMINIT_FILE = "0" *) (* C_HAS_OVERFLOW = "0" *) (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
(* C_HAS_PROG_FLAGS_RACH = "0" *) (* C_HAS_PROG_FLAGS_RDCH = "0" *) (* C_HAS_PROG_FLAGS_WACH = "0" *) 
(* C_HAS_PROG_FLAGS_WDCH = "0" *) (* C_HAS_PROG_FLAGS_WRCH = "0" *) (* C_HAS_RD_DATA_COUNT = "1" *) 
(* C_HAS_RD_RST = "0" *) (* C_HAS_RST = "1" *) (* C_HAS_SLAVE_CE = "0" *) 
(* C_HAS_SRST = "0" *) (* C_HAS_UNDERFLOW = "0" *) (* C_HAS_VALID = "1" *) 
(* C_HAS_WR_ACK = "0" *) (* C_HAS_WR_DATA_COUNT = "1" *) (* C_HAS_WR_RST = "0" *) 
(* C_IMPLEMENTATION_TYPE = "2" *) (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
(* C_IMPLEMENTATION_TYPE_RDCH = "1" *) (* C_IMPLEMENTATION_TYPE_WACH = "1" *) (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
(* C_IMPLEMENTATION_TYPE_WRCH = "1" *) (* C_INIT_WR_PNTR_VAL = "0" *) (* C_INTERFACE_TYPE = "0" *) 
(* C_MEMORY_TYPE = "1" *) (* C_MIF_FILE_NAME = "BlankString" *) (* C_MSGON_VAL = "1" *) 
(* C_OPTIMIZATION_MODE = "0" *) (* C_OVERFLOW_LOW = "0" *) (* C_POWER_SAVING_MODE = "0" *) 
(* C_PRELOAD_LATENCY = "0" *) (* C_PRELOAD_REGS = "1" *) (* C_PRIM_FIFO_TYPE = "512x36" *) 
(* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
(* C_PRIM_FIFO_TYPE_WACH = "512x36" *) (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) (* C_PROG_EMPTY_TYPE = "0" *) 
(* C_PROG_EMPTY_TYPE_AXIS = "0" *) (* C_PROG_EMPTY_TYPE_RACH = "0" *) (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
(* C_PROG_EMPTY_TYPE_WACH = "0" *) (* C_PROG_EMPTY_TYPE_WDCH = "0" *) (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL = "15" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) (* C_PROG_FULL_THRESH_NEGATE_VAL = "14" *) (* C_PROG_FULL_TYPE = "0" *) 
(* C_PROG_FULL_TYPE_AXIS = "0" *) (* C_PROG_FULL_TYPE_RACH = "0" *) (* C_PROG_FULL_TYPE_RDCH = "0" *) 
(* C_PROG_FULL_TYPE_WACH = "0" *) (* C_PROG_FULL_TYPE_WDCH = "0" *) (* C_PROG_FULL_TYPE_WRCH = "0" *) 
(* C_RACH_TYPE = "0" *) (* C_RDCH_TYPE = "0" *) (* C_RD_DATA_COUNT_WIDTH = "5" *) 
(* C_RD_DEPTH = "16" *) (* C_RD_FREQ = "1" *) (* C_RD_PNTR_WIDTH = "4" *) 
(* C_REG_SLICE_MODE_AXIS = "0" *) (* C_REG_SLICE_MODE_RACH = "0" *) (* C_REG_SLICE_MODE_RDCH = "0" *) 
(* C_REG_SLICE_MODE_WACH = "0" *) (* C_REG_SLICE_MODE_WDCH = "0" *) (* C_REG_SLICE_MODE_WRCH = "0" *) 
(* C_SELECT_XPM = "0" *) (* C_SYNCHRONIZER_STAGE = "2" *) (* C_UNDERFLOW_LOW = "0" *) 
(* C_USE_COMMON_OVERFLOW = "0" *) (* C_USE_COMMON_UNDERFLOW = "0" *) (* C_USE_DEFAULT_SETTINGS = "0" *) 
(* C_USE_DOUT_RST = "1" *) (* C_USE_ECC = "0" *) (* C_USE_ECC_AXIS = "0" *) 
(* C_USE_ECC_RACH = "0" *) (* C_USE_ECC_RDCH = "0" *) (* C_USE_ECC_WACH = "0" *) 
(* C_USE_ECC_WDCH = "0" *) (* C_USE_ECC_WRCH = "0" *) (* C_USE_EMBEDDED_REG = "0" *) 
(* C_USE_FIFO16_FLAGS = "0" *) (* C_USE_FWFT_DATA_COUNT = "1" *) (* C_USE_PIPELINE_REG = "0" *) 
(* C_VALID_LOW = "0" *) (* C_WACH_TYPE = "0" *) (* C_WDCH_TYPE = "0" *) 
(* C_WRCH_TYPE = "0" *) (* C_WR_ACK_LOW = "0" *) (* C_WR_DATA_COUNT_WIDTH = "5" *) 
(* C_WR_DEPTH = "16" *) (* C_WR_DEPTH_AXIS = "1024" *) (* C_WR_DEPTH_RACH = "16" *) 
(* C_WR_DEPTH_RDCH = "1024" *) (* C_WR_DEPTH_WACH = "16" *) (* C_WR_DEPTH_WDCH = "1024" *) 
(* C_WR_DEPTH_WRCH = "16" *) (* C_WR_FREQ = "1" *) (* C_WR_PNTR_WIDTH = "4" *) 
(* C_WR_PNTR_WIDTH_AXIS = "10" *) (* C_WR_PNTR_WIDTH_RACH = "4" *) (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
(* C_WR_PNTR_WIDTH_WACH = "4" *) (* C_WR_PNTR_WIDTH_WDCH = "10" *) (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
(* C_WR_RESPONSE_LATENCY = "1" *) (* ORIG_REF_NAME = "fifo_generator_v13_2_3" *) 
module gig_eth_hsr_fifo_async_17x16_fifo_generator_v13_2_3
   (backup,
    backup_marker,
    clk,
    rst,
    srst,
    wr_clk,
    wr_rst,
    rd_clk,
    rd_rst,
    din,
    wr_en,
    rd_en,
    prog_empty_thresh,
    prog_empty_thresh_assert,
    prog_empty_thresh_negate,
    prog_full_thresh,
    prog_full_thresh_assert,
    prog_full_thresh_negate,
    int_clk,
    injectdbiterr,
    injectsbiterr,
    sleep,
    dout,
    full,
    almost_full,
    wr_ack,
    overflow,
    empty,
    almost_empty,
    valid,
    underflow,
    data_count,
    rd_data_count,
    wr_data_count,
    prog_full,
    prog_empty,
    sbiterr,
    dbiterr,
    wr_rst_busy,
    rd_rst_busy,
    m_aclk,
    s_aclk,
    s_aresetn,
    m_aclk_en,
    s_aclk_en,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awregion,
    s_axi_awuser,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wuser,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_bvalid,
    s_axi_bready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arregion,
    s_axi_aruser,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_ruser,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    axi_aw_injectsbiterr,
    axi_aw_injectdbiterr,
    axi_aw_prog_full_thresh,
    axi_aw_prog_empty_thresh,
    axi_aw_data_count,
    axi_aw_wr_data_count,
    axi_aw_rd_data_count,
    axi_aw_sbiterr,
    axi_aw_dbiterr,
    axi_aw_overflow,
    axi_aw_underflow,
    axi_aw_prog_full,
    axi_aw_prog_empty,
    axi_w_injectsbiterr,
    axi_w_injectdbiterr,
    axi_w_prog_full_thresh,
    axi_w_prog_empty_thresh,
    axi_w_data_count,
    axi_w_wr_data_count,
    axi_w_rd_data_count,
    axi_w_sbiterr,
    axi_w_dbiterr,
    axi_w_overflow,
    axi_w_underflow,
    axi_w_prog_full,
    axi_w_prog_empty,
    axi_b_injectsbiterr,
    axi_b_injectdbiterr,
    axi_b_prog_full_thresh,
    axi_b_prog_empty_thresh,
    axi_b_data_count,
    axi_b_wr_data_count,
    axi_b_rd_data_count,
    axi_b_sbiterr,
    axi_b_dbiterr,
    axi_b_overflow,
    axi_b_underflow,
    axi_b_prog_full,
    axi_b_prog_empty,
    axi_ar_injectsbiterr,
    axi_ar_injectdbiterr,
    axi_ar_prog_full_thresh,
    axi_ar_prog_empty_thresh,
    axi_ar_data_count,
    axi_ar_wr_data_count,
    axi_ar_rd_data_count,
    axi_ar_sbiterr,
    axi_ar_dbiterr,
    axi_ar_overflow,
    axi_ar_underflow,
    axi_ar_prog_full,
    axi_ar_prog_empty,
    axi_r_injectsbiterr,
    axi_r_injectdbiterr,
    axi_r_prog_full_thresh,
    axi_r_prog_empty_thresh,
    axi_r_data_count,
    axi_r_wr_data_count,
    axi_r_rd_data_count,
    axi_r_sbiterr,
    axi_r_dbiterr,
    axi_r_overflow,
    axi_r_underflow,
    axi_r_prog_full,
    axi_r_prog_empty,
    axis_injectsbiterr,
    axis_injectdbiterr,
    axis_prog_full_thresh,
    axis_prog_empty_thresh,
    axis_data_count,
    axis_wr_data_count,
    axis_rd_data_count,
    axis_sbiterr,
    axis_dbiterr,
    axis_overflow,
    axis_underflow,
    axis_prog_full,
    axis_prog_empty);
  input backup;
  input backup_marker;
  input clk;
  input rst;
  input srst;
  input wr_clk;
  input wr_rst;
  input rd_clk;
  input rd_rst;
  input [16:0]din;
  input wr_en;
  input rd_en;
  input [3:0]prog_empty_thresh;
  input [3:0]prog_empty_thresh_assert;
  input [3:0]prog_empty_thresh_negate;
  input [3:0]prog_full_thresh;
  input [3:0]prog_full_thresh_assert;
  input [3:0]prog_full_thresh_negate;
  input int_clk;
  input injectdbiterr;
  input injectsbiterr;
  input sleep;
  output [16:0]dout;
  output full;
  output almost_full;
  output wr_ack;
  output overflow;
  output empty;
  output almost_empty;
  output valid;
  output underflow;
  output [3:0]data_count;
  output [4:0]rd_data_count;
  output [4:0]wr_data_count;
  output prog_full;
  output prog_empty;
  output sbiterr;
  output dbiterr;
  output wr_rst_busy;
  output rd_rst_busy;
  input m_aclk;
  input s_aclk;
  input s_aresetn;
  input m_aclk_en;
  input s_aclk_en;
  input [0:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [0:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [3:0]s_axi_awregion;
  input [0:0]s_axi_awuser;
  input s_axi_awvalid;
  output s_axi_awready;
  input [0:0]s_axi_wid;
  input [63:0]s_axi_wdata;
  input [7:0]s_axi_wstrb;
  input s_axi_wlast;
  input [0:0]s_axi_wuser;
  input s_axi_wvalid;
  output s_axi_wready;
  output [0:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output s_axi_bvalid;
  input s_axi_bready;
  output [0:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [0:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [0:0]m_axi_awuser;
  output m_axi_awvalid;
  input m_axi_awready;
  output [0:0]m_axi_wid;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  output m_axi_wlast;
  output [0:0]m_axi_wuser;
  output m_axi_wvalid;
  input m_axi_wready;
  input [0:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input m_axi_bvalid;
  output m_axi_bready;
  input [0:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [0:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [3:0]s_axi_arregion;
  input [0:0]s_axi_aruser;
  input s_axi_arvalid;
  output s_axi_arready;
  output [0:0]s_axi_rid;
  output [63:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output [0:0]s_axi_ruser;
  output s_axi_rvalid;
  input s_axi_rready;
  output [0:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [0:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [0:0]m_axi_aruser;
  output m_axi_arvalid;
  input m_axi_arready;
  input [0:0]m_axi_rid;
  input [63:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input [0:0]m_axi_ruser;
  input m_axi_rvalid;
  output m_axi_rready;
  input s_axis_tvalid;
  output s_axis_tready;
  input [7:0]s_axis_tdata;
  input [0:0]s_axis_tstrb;
  input [0:0]s_axis_tkeep;
  input s_axis_tlast;
  input [0:0]s_axis_tid;
  input [0:0]s_axis_tdest;
  input [3:0]s_axis_tuser;
  output m_axis_tvalid;
  input m_axis_tready;
  output [7:0]m_axis_tdata;
  output [0:0]m_axis_tstrb;
  output [0:0]m_axis_tkeep;
  output m_axis_tlast;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tdest;
  output [3:0]m_axis_tuser;
  input axi_aw_injectsbiterr;
  input axi_aw_injectdbiterr;
  input [3:0]axi_aw_prog_full_thresh;
  input [3:0]axi_aw_prog_empty_thresh;
  output [4:0]axi_aw_data_count;
  output [4:0]axi_aw_wr_data_count;
  output [4:0]axi_aw_rd_data_count;
  output axi_aw_sbiterr;
  output axi_aw_dbiterr;
  output axi_aw_overflow;
  output axi_aw_underflow;
  output axi_aw_prog_full;
  output axi_aw_prog_empty;
  input axi_w_injectsbiterr;
  input axi_w_injectdbiterr;
  input [9:0]axi_w_prog_full_thresh;
  input [9:0]axi_w_prog_empty_thresh;
  output [10:0]axi_w_data_count;
  output [10:0]axi_w_wr_data_count;
  output [10:0]axi_w_rd_data_count;
  output axi_w_sbiterr;
  output axi_w_dbiterr;
  output axi_w_overflow;
  output axi_w_underflow;
  output axi_w_prog_full;
  output axi_w_prog_empty;
  input axi_b_injectsbiterr;
  input axi_b_injectdbiterr;
  input [3:0]axi_b_prog_full_thresh;
  input [3:0]axi_b_prog_empty_thresh;
  output [4:0]axi_b_data_count;
  output [4:0]axi_b_wr_data_count;
  output [4:0]axi_b_rd_data_count;
  output axi_b_sbiterr;
  output axi_b_dbiterr;
  output axi_b_overflow;
  output axi_b_underflow;
  output axi_b_prog_full;
  output axi_b_prog_empty;
  input axi_ar_injectsbiterr;
  input axi_ar_injectdbiterr;
  input [3:0]axi_ar_prog_full_thresh;
  input [3:0]axi_ar_prog_empty_thresh;
  output [4:0]axi_ar_data_count;
  output [4:0]axi_ar_wr_data_count;
  output [4:0]axi_ar_rd_data_count;
  output axi_ar_sbiterr;
  output axi_ar_dbiterr;
  output axi_ar_overflow;
  output axi_ar_underflow;
  output axi_ar_prog_full;
  output axi_ar_prog_empty;
  input axi_r_injectsbiterr;
  input axi_r_injectdbiterr;
  input [9:0]axi_r_prog_full_thresh;
  input [9:0]axi_r_prog_empty_thresh;
  output [10:0]axi_r_data_count;
  output [10:0]axi_r_wr_data_count;
  output [10:0]axi_r_rd_data_count;
  output axi_r_sbiterr;
  output axi_r_dbiterr;
  output axi_r_overflow;
  output axi_r_underflow;
  output axi_r_prog_full;
  output axi_r_prog_empty;
  input axis_injectsbiterr;
  input axis_injectdbiterr;
  input [9:0]axis_prog_full_thresh;
  input [9:0]axis_prog_empty_thresh;
  output [10:0]axis_data_count;
  output [10:0]axis_wr_data_count;
  output [10:0]axis_rd_data_count;
  output axis_sbiterr;
  output axis_dbiterr;
  output axis_overflow;
  output axis_underflow;
  output axis_prog_full;
  output axis_prog_empty;

  wire \<const0> ;
  wire \<const1> ;
  wire almost_full;
  wire [16:0]din;
  wire [16:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire [4:0]rd_data_count;
  wire rd_en;
  wire rd_rst_busy;
  wire rst;
  wire valid;
  wire wr_clk;
  wire [4:0]wr_data_count;
  wire wr_en;
  wire wr_rst_busy;

  assign almost_empty = \<const0> ;
  assign axi_ar_data_count[4] = \<const0> ;
  assign axi_ar_data_count[3] = \<const0> ;
  assign axi_ar_data_count[2] = \<const0> ;
  assign axi_ar_data_count[1] = \<const0> ;
  assign axi_ar_data_count[0] = \<const0> ;
  assign axi_ar_dbiterr = \<const0> ;
  assign axi_ar_overflow = \<const0> ;
  assign axi_ar_prog_empty = \<const1> ;
  assign axi_ar_prog_full = \<const0> ;
  assign axi_ar_rd_data_count[4] = \<const0> ;
  assign axi_ar_rd_data_count[3] = \<const0> ;
  assign axi_ar_rd_data_count[2] = \<const0> ;
  assign axi_ar_rd_data_count[1] = \<const0> ;
  assign axi_ar_rd_data_count[0] = \<const0> ;
  assign axi_ar_sbiterr = \<const0> ;
  assign axi_ar_underflow = \<const0> ;
  assign axi_ar_wr_data_count[4] = \<const0> ;
  assign axi_ar_wr_data_count[3] = \<const0> ;
  assign axi_ar_wr_data_count[2] = \<const0> ;
  assign axi_ar_wr_data_count[1] = \<const0> ;
  assign axi_ar_wr_data_count[0] = \<const0> ;
  assign axi_aw_data_count[4] = \<const0> ;
  assign axi_aw_data_count[3] = \<const0> ;
  assign axi_aw_data_count[2] = \<const0> ;
  assign axi_aw_data_count[1] = \<const0> ;
  assign axi_aw_data_count[0] = \<const0> ;
  assign axi_aw_dbiterr = \<const0> ;
  assign axi_aw_overflow = \<const0> ;
  assign axi_aw_prog_empty = \<const1> ;
  assign axi_aw_prog_full = \<const0> ;
  assign axi_aw_rd_data_count[4] = \<const0> ;
  assign axi_aw_rd_data_count[3] = \<const0> ;
  assign axi_aw_rd_data_count[2] = \<const0> ;
  assign axi_aw_rd_data_count[1] = \<const0> ;
  assign axi_aw_rd_data_count[0] = \<const0> ;
  assign axi_aw_sbiterr = \<const0> ;
  assign axi_aw_underflow = \<const0> ;
  assign axi_aw_wr_data_count[4] = \<const0> ;
  assign axi_aw_wr_data_count[3] = \<const0> ;
  assign axi_aw_wr_data_count[2] = \<const0> ;
  assign axi_aw_wr_data_count[1] = \<const0> ;
  assign axi_aw_wr_data_count[0] = \<const0> ;
  assign axi_b_data_count[4] = \<const0> ;
  assign axi_b_data_count[3] = \<const0> ;
  assign axi_b_data_count[2] = \<const0> ;
  assign axi_b_data_count[1] = \<const0> ;
  assign axi_b_data_count[0] = \<const0> ;
  assign axi_b_dbiterr = \<const0> ;
  assign axi_b_overflow = \<const0> ;
  assign axi_b_prog_empty = \<const1> ;
  assign axi_b_prog_full = \<const0> ;
  assign axi_b_rd_data_count[4] = \<const0> ;
  assign axi_b_rd_data_count[3] = \<const0> ;
  assign axi_b_rd_data_count[2] = \<const0> ;
  assign axi_b_rd_data_count[1] = \<const0> ;
  assign axi_b_rd_data_count[0] = \<const0> ;
  assign axi_b_sbiterr = \<const0> ;
  assign axi_b_underflow = \<const0> ;
  assign axi_b_wr_data_count[4] = \<const0> ;
  assign axi_b_wr_data_count[3] = \<const0> ;
  assign axi_b_wr_data_count[2] = \<const0> ;
  assign axi_b_wr_data_count[1] = \<const0> ;
  assign axi_b_wr_data_count[0] = \<const0> ;
  assign axi_r_data_count[10] = \<const0> ;
  assign axi_r_data_count[9] = \<const0> ;
  assign axi_r_data_count[8] = \<const0> ;
  assign axi_r_data_count[7] = \<const0> ;
  assign axi_r_data_count[6] = \<const0> ;
  assign axi_r_data_count[5] = \<const0> ;
  assign axi_r_data_count[4] = \<const0> ;
  assign axi_r_data_count[3] = \<const0> ;
  assign axi_r_data_count[2] = \<const0> ;
  assign axi_r_data_count[1] = \<const0> ;
  assign axi_r_data_count[0] = \<const0> ;
  assign axi_r_dbiterr = \<const0> ;
  assign axi_r_overflow = \<const0> ;
  assign axi_r_prog_empty = \<const1> ;
  assign axi_r_prog_full = \<const0> ;
  assign axi_r_rd_data_count[10] = \<const0> ;
  assign axi_r_rd_data_count[9] = \<const0> ;
  assign axi_r_rd_data_count[8] = \<const0> ;
  assign axi_r_rd_data_count[7] = \<const0> ;
  assign axi_r_rd_data_count[6] = \<const0> ;
  assign axi_r_rd_data_count[5] = \<const0> ;
  assign axi_r_rd_data_count[4] = \<const0> ;
  assign axi_r_rd_data_count[3] = \<const0> ;
  assign axi_r_rd_data_count[2] = \<const0> ;
  assign axi_r_rd_data_count[1] = \<const0> ;
  assign axi_r_rd_data_count[0] = \<const0> ;
  assign axi_r_sbiterr = \<const0> ;
  assign axi_r_underflow = \<const0> ;
  assign axi_r_wr_data_count[10] = \<const0> ;
  assign axi_r_wr_data_count[9] = \<const0> ;
  assign axi_r_wr_data_count[8] = \<const0> ;
  assign axi_r_wr_data_count[7] = \<const0> ;
  assign axi_r_wr_data_count[6] = \<const0> ;
  assign axi_r_wr_data_count[5] = \<const0> ;
  assign axi_r_wr_data_count[4] = \<const0> ;
  assign axi_r_wr_data_count[3] = \<const0> ;
  assign axi_r_wr_data_count[2] = \<const0> ;
  assign axi_r_wr_data_count[1] = \<const0> ;
  assign axi_r_wr_data_count[0] = \<const0> ;
  assign axi_w_data_count[10] = \<const0> ;
  assign axi_w_data_count[9] = \<const0> ;
  assign axi_w_data_count[8] = \<const0> ;
  assign axi_w_data_count[7] = \<const0> ;
  assign axi_w_data_count[6] = \<const0> ;
  assign axi_w_data_count[5] = \<const0> ;
  assign axi_w_data_count[4] = \<const0> ;
  assign axi_w_data_count[3] = \<const0> ;
  assign axi_w_data_count[2] = \<const0> ;
  assign axi_w_data_count[1] = \<const0> ;
  assign axi_w_data_count[0] = \<const0> ;
  assign axi_w_dbiterr = \<const0> ;
  assign axi_w_overflow = \<const0> ;
  assign axi_w_prog_empty = \<const1> ;
  assign axi_w_prog_full = \<const0> ;
  assign axi_w_rd_data_count[10] = \<const0> ;
  assign axi_w_rd_data_count[9] = \<const0> ;
  assign axi_w_rd_data_count[8] = \<const0> ;
  assign axi_w_rd_data_count[7] = \<const0> ;
  assign axi_w_rd_data_count[6] = \<const0> ;
  assign axi_w_rd_data_count[5] = \<const0> ;
  assign axi_w_rd_data_count[4] = \<const0> ;
  assign axi_w_rd_data_count[3] = \<const0> ;
  assign axi_w_rd_data_count[2] = \<const0> ;
  assign axi_w_rd_data_count[1] = \<const0> ;
  assign axi_w_rd_data_count[0] = \<const0> ;
  assign axi_w_sbiterr = \<const0> ;
  assign axi_w_underflow = \<const0> ;
  assign axi_w_wr_data_count[10] = \<const0> ;
  assign axi_w_wr_data_count[9] = \<const0> ;
  assign axi_w_wr_data_count[8] = \<const0> ;
  assign axi_w_wr_data_count[7] = \<const0> ;
  assign axi_w_wr_data_count[6] = \<const0> ;
  assign axi_w_wr_data_count[5] = \<const0> ;
  assign axi_w_wr_data_count[4] = \<const0> ;
  assign axi_w_wr_data_count[3] = \<const0> ;
  assign axi_w_wr_data_count[2] = \<const0> ;
  assign axi_w_wr_data_count[1] = \<const0> ;
  assign axi_w_wr_data_count[0] = \<const0> ;
  assign axis_data_count[10] = \<const0> ;
  assign axis_data_count[9] = \<const0> ;
  assign axis_data_count[8] = \<const0> ;
  assign axis_data_count[7] = \<const0> ;
  assign axis_data_count[6] = \<const0> ;
  assign axis_data_count[5] = \<const0> ;
  assign axis_data_count[4] = \<const0> ;
  assign axis_data_count[3] = \<const0> ;
  assign axis_data_count[2] = \<const0> ;
  assign axis_data_count[1] = \<const0> ;
  assign axis_data_count[0] = \<const0> ;
  assign axis_dbiterr = \<const0> ;
  assign axis_overflow = \<const0> ;
  assign axis_prog_empty = \<const1> ;
  assign axis_prog_full = \<const0> ;
  assign axis_rd_data_count[10] = \<const0> ;
  assign axis_rd_data_count[9] = \<const0> ;
  assign axis_rd_data_count[8] = \<const0> ;
  assign axis_rd_data_count[7] = \<const0> ;
  assign axis_rd_data_count[6] = \<const0> ;
  assign axis_rd_data_count[5] = \<const0> ;
  assign axis_rd_data_count[4] = \<const0> ;
  assign axis_rd_data_count[3] = \<const0> ;
  assign axis_rd_data_count[2] = \<const0> ;
  assign axis_rd_data_count[1] = \<const0> ;
  assign axis_rd_data_count[0] = \<const0> ;
  assign axis_sbiterr = \<const0> ;
  assign axis_underflow = \<const0> ;
  assign axis_wr_data_count[10] = \<const0> ;
  assign axis_wr_data_count[9] = \<const0> ;
  assign axis_wr_data_count[8] = \<const0> ;
  assign axis_wr_data_count[7] = \<const0> ;
  assign axis_wr_data_count[6] = \<const0> ;
  assign axis_wr_data_count[5] = \<const0> ;
  assign axis_wr_data_count[4] = \<const0> ;
  assign axis_wr_data_count[3] = \<const0> ;
  assign axis_wr_data_count[2] = \<const0> ;
  assign axis_wr_data_count[1] = \<const0> ;
  assign axis_wr_data_count[0] = \<const0> ;
  assign data_count[3] = \<const0> ;
  assign data_count[2] = \<const0> ;
  assign data_count[1] = \<const0> ;
  assign data_count[0] = \<const0> ;
  assign dbiterr = \<const0> ;
  assign m_axi_araddr[31] = \<const0> ;
  assign m_axi_araddr[30] = \<const0> ;
  assign m_axi_araddr[29] = \<const0> ;
  assign m_axi_araddr[28] = \<const0> ;
  assign m_axi_araddr[27] = \<const0> ;
  assign m_axi_araddr[26] = \<const0> ;
  assign m_axi_araddr[25] = \<const0> ;
  assign m_axi_araddr[24] = \<const0> ;
  assign m_axi_araddr[23] = \<const0> ;
  assign m_axi_araddr[22] = \<const0> ;
  assign m_axi_araddr[21] = \<const0> ;
  assign m_axi_araddr[20] = \<const0> ;
  assign m_axi_araddr[19] = \<const0> ;
  assign m_axi_araddr[18] = \<const0> ;
  assign m_axi_araddr[17] = \<const0> ;
  assign m_axi_araddr[16] = \<const0> ;
  assign m_axi_araddr[15] = \<const0> ;
  assign m_axi_araddr[14] = \<const0> ;
  assign m_axi_araddr[13] = \<const0> ;
  assign m_axi_araddr[12] = \<const0> ;
  assign m_axi_araddr[11] = \<const0> ;
  assign m_axi_araddr[10] = \<const0> ;
  assign m_axi_araddr[9] = \<const0> ;
  assign m_axi_araddr[8] = \<const0> ;
  assign m_axi_araddr[7] = \<const0> ;
  assign m_axi_araddr[6] = \<const0> ;
  assign m_axi_araddr[5] = \<const0> ;
  assign m_axi_araddr[4] = \<const0> ;
  assign m_axi_araddr[3] = \<const0> ;
  assign m_axi_araddr[2] = \<const0> ;
  assign m_axi_araddr[1] = \<const0> ;
  assign m_axi_araddr[0] = \<const0> ;
  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const0> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const0> ;
  assign m_axi_arcache[0] = \<const0> ;
  assign m_axi_arid[0] = \<const0> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3] = \<const0> ;
  assign m_axi_arlen[2] = \<const0> ;
  assign m_axi_arlen[1] = \<const0> ;
  assign m_axi_arlen[0] = \<const0> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const0> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_arvalid = \<const0> ;
  assign m_axi_awaddr[31] = \<const0> ;
  assign m_axi_awaddr[30] = \<const0> ;
  assign m_axi_awaddr[29] = \<const0> ;
  assign m_axi_awaddr[28] = \<const0> ;
  assign m_axi_awaddr[27] = \<const0> ;
  assign m_axi_awaddr[26] = \<const0> ;
  assign m_axi_awaddr[25] = \<const0> ;
  assign m_axi_awaddr[24] = \<const0> ;
  assign m_axi_awaddr[23] = \<const0> ;
  assign m_axi_awaddr[22] = \<const0> ;
  assign m_axi_awaddr[21] = \<const0> ;
  assign m_axi_awaddr[20] = \<const0> ;
  assign m_axi_awaddr[19] = \<const0> ;
  assign m_axi_awaddr[18] = \<const0> ;
  assign m_axi_awaddr[17] = \<const0> ;
  assign m_axi_awaddr[16] = \<const0> ;
  assign m_axi_awaddr[15] = \<const0> ;
  assign m_axi_awaddr[14] = \<const0> ;
  assign m_axi_awaddr[13] = \<const0> ;
  assign m_axi_awaddr[12] = \<const0> ;
  assign m_axi_awaddr[11] = \<const0> ;
  assign m_axi_awaddr[10] = \<const0> ;
  assign m_axi_awaddr[9] = \<const0> ;
  assign m_axi_awaddr[8] = \<const0> ;
  assign m_axi_awaddr[7] = \<const0> ;
  assign m_axi_awaddr[6] = \<const0> ;
  assign m_axi_awaddr[5] = \<const0> ;
  assign m_axi_awaddr[4] = \<const0> ;
  assign m_axi_awaddr[3] = \<const0> ;
  assign m_axi_awaddr[2] = \<const0> ;
  assign m_axi_awaddr[1] = \<const0> ;
  assign m_axi_awaddr[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \<const0> ;
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const0> ;
  assign m_axi_awcache[0] = \<const0> ;
  assign m_axi_awid[0] = \<const0> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3] = \<const0> ;
  assign m_axi_awlen[2] = \<const0> ;
  assign m_axi_awlen[1] = \<const0> ;
  assign m_axi_awlen[0] = \<const0> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \<const0> ;
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_awvalid = \<const0> ;
  assign m_axi_bready = \<const0> ;
  assign m_axi_rready = \<const0> ;
  assign m_axi_wdata[63] = \<const0> ;
  assign m_axi_wdata[62] = \<const0> ;
  assign m_axi_wdata[61] = \<const0> ;
  assign m_axi_wdata[60] = \<const0> ;
  assign m_axi_wdata[59] = \<const0> ;
  assign m_axi_wdata[58] = \<const0> ;
  assign m_axi_wdata[57] = \<const0> ;
  assign m_axi_wdata[56] = \<const0> ;
  assign m_axi_wdata[55] = \<const0> ;
  assign m_axi_wdata[54] = \<const0> ;
  assign m_axi_wdata[53] = \<const0> ;
  assign m_axi_wdata[52] = \<const0> ;
  assign m_axi_wdata[51] = \<const0> ;
  assign m_axi_wdata[50] = \<const0> ;
  assign m_axi_wdata[49] = \<const0> ;
  assign m_axi_wdata[48] = \<const0> ;
  assign m_axi_wdata[47] = \<const0> ;
  assign m_axi_wdata[46] = \<const0> ;
  assign m_axi_wdata[45] = \<const0> ;
  assign m_axi_wdata[44] = \<const0> ;
  assign m_axi_wdata[43] = \<const0> ;
  assign m_axi_wdata[42] = \<const0> ;
  assign m_axi_wdata[41] = \<const0> ;
  assign m_axi_wdata[40] = \<const0> ;
  assign m_axi_wdata[39] = \<const0> ;
  assign m_axi_wdata[38] = \<const0> ;
  assign m_axi_wdata[37] = \<const0> ;
  assign m_axi_wdata[36] = \<const0> ;
  assign m_axi_wdata[35] = \<const0> ;
  assign m_axi_wdata[34] = \<const0> ;
  assign m_axi_wdata[33] = \<const0> ;
  assign m_axi_wdata[32] = \<const0> ;
  assign m_axi_wdata[31] = \<const0> ;
  assign m_axi_wdata[30] = \<const0> ;
  assign m_axi_wdata[29] = \<const0> ;
  assign m_axi_wdata[28] = \<const0> ;
  assign m_axi_wdata[27] = \<const0> ;
  assign m_axi_wdata[26] = \<const0> ;
  assign m_axi_wdata[25] = \<const0> ;
  assign m_axi_wdata[24] = \<const0> ;
  assign m_axi_wdata[23] = \<const0> ;
  assign m_axi_wdata[22] = \<const0> ;
  assign m_axi_wdata[21] = \<const0> ;
  assign m_axi_wdata[20] = \<const0> ;
  assign m_axi_wdata[19] = \<const0> ;
  assign m_axi_wdata[18] = \<const0> ;
  assign m_axi_wdata[17] = \<const0> ;
  assign m_axi_wdata[16] = \<const0> ;
  assign m_axi_wdata[15] = \<const0> ;
  assign m_axi_wdata[14] = \<const0> ;
  assign m_axi_wdata[13] = \<const0> ;
  assign m_axi_wdata[12] = \<const0> ;
  assign m_axi_wdata[11] = \<const0> ;
  assign m_axi_wdata[10] = \<const0> ;
  assign m_axi_wdata[9] = \<const0> ;
  assign m_axi_wdata[8] = \<const0> ;
  assign m_axi_wdata[7] = \<const0> ;
  assign m_axi_wdata[6] = \<const0> ;
  assign m_axi_wdata[5] = \<const0> ;
  assign m_axi_wdata[4] = \<const0> ;
  assign m_axi_wdata[3] = \<const0> ;
  assign m_axi_wdata[2] = \<const0> ;
  assign m_axi_wdata[1] = \<const0> ;
  assign m_axi_wdata[0] = \<const0> ;
  assign m_axi_wid[0] = \<const0> ;
  assign m_axi_wlast = \<const0> ;
  assign m_axi_wstrb[7] = \<const0> ;
  assign m_axi_wstrb[6] = \<const0> ;
  assign m_axi_wstrb[5] = \<const0> ;
  assign m_axi_wstrb[4] = \<const0> ;
  assign m_axi_wstrb[3] = \<const0> ;
  assign m_axi_wstrb[2] = \<const0> ;
  assign m_axi_wstrb[1] = \<const0> ;
  assign m_axi_wstrb[0] = \<const0> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axi_wvalid = \<const0> ;
  assign m_axis_tdata[7] = \<const0> ;
  assign m_axis_tdata[6] = \<const0> ;
  assign m_axis_tdata[5] = \<const0> ;
  assign m_axis_tdata[4] = \<const0> ;
  assign m_axis_tdata[3] = \<const0> ;
  assign m_axis_tdata[2] = \<const0> ;
  assign m_axis_tdata[1] = \<const0> ;
  assign m_axis_tdata[0] = \<const0> ;
  assign m_axis_tdest[0] = \<const0> ;
  assign m_axis_tid[0] = \<const0> ;
  assign m_axis_tkeep[0] = \<const0> ;
  assign m_axis_tlast = \<const0> ;
  assign m_axis_tstrb[0] = \<const0> ;
  assign m_axis_tuser[3] = \<const0> ;
  assign m_axis_tuser[2] = \<const0> ;
  assign m_axis_tuser[1] = \<const0> ;
  assign m_axis_tuser[0] = \<const0> ;
  assign m_axis_tvalid = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_buser[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_rdata[63] = \<const0> ;
  assign s_axi_rdata[62] = \<const0> ;
  assign s_axi_rdata[61] = \<const0> ;
  assign s_axi_rdata[60] = \<const0> ;
  assign s_axi_rdata[59] = \<const0> ;
  assign s_axi_rdata[58] = \<const0> ;
  assign s_axi_rdata[57] = \<const0> ;
  assign s_axi_rdata[56] = \<const0> ;
  assign s_axi_rdata[55] = \<const0> ;
  assign s_axi_rdata[54] = \<const0> ;
  assign s_axi_rdata[53] = \<const0> ;
  assign s_axi_rdata[52] = \<const0> ;
  assign s_axi_rdata[51] = \<const0> ;
  assign s_axi_rdata[50] = \<const0> ;
  assign s_axi_rdata[49] = \<const0> ;
  assign s_axi_rdata[48] = \<const0> ;
  assign s_axi_rdata[47] = \<const0> ;
  assign s_axi_rdata[46] = \<const0> ;
  assign s_axi_rdata[45] = \<const0> ;
  assign s_axi_rdata[44] = \<const0> ;
  assign s_axi_rdata[43] = \<const0> ;
  assign s_axi_rdata[42] = \<const0> ;
  assign s_axi_rdata[41] = \<const0> ;
  assign s_axi_rdata[40] = \<const0> ;
  assign s_axi_rdata[39] = \<const0> ;
  assign s_axi_rdata[38] = \<const0> ;
  assign s_axi_rdata[37] = \<const0> ;
  assign s_axi_rdata[36] = \<const0> ;
  assign s_axi_rdata[35] = \<const0> ;
  assign s_axi_rdata[34] = \<const0> ;
  assign s_axi_rdata[33] = \<const0> ;
  assign s_axi_rdata[32] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_ruser[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign s_axis_tready = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  gig_eth_hsr_fifo_async_17x16_fifo_generator_v13_2_3_synth inst_fifo_gen
       (.AR(rd_rst_busy),
        .VALID(valid),
        .almost_full(almost_full),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_clk(rd_clk),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_3_synth" *) 
module gig_eth_hsr_fifo_async_17x16_fifo_generator_v13_2_3_synth
   (wr_rst_busy,
    AR,
    empty,
    VALID,
    full,
    dout,
    rd_data_count,
    wr_data_count,
    almost_full,
    wr_en,
    rst,
    wr_clk,
    rd_clk,
    din,
    rd_en);
  output wr_rst_busy;
  output [0:0]AR;
  output empty;
  output VALID;
  output full;
  output [16:0]dout;
  output [4:0]rd_data_count;
  output [4:0]wr_data_count;
  output almost_full;
  input wr_en;
  input rst;
  input wr_clk;
  input rd_clk;
  input [16:0]din;
  input rd_en;

  wire [0:0]AR;
  wire VALID;
  wire almost_full;
  wire [16:0]din;
  wire [16:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire [4:0]rd_data_count;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire [4:0]wr_data_count;
  wire wr_en;
  wire wr_rst_busy;

  gig_eth_hsr_fifo_async_17x16_fifo_generator_top \gconvfifo.rf 
       (.AS(AR),
        .VALID(VALID),
        .almost_full(almost_full),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_clk(rd_clk),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module gig_eth_hsr_fifo_async_17x16_memory
   (dout,
    rd_clk,
    wr_clk,
    tmp_ram_rd_en,
    E,
    SR,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    din,
    \goreg_bm.dout_i_reg[16]_0 );
  output [16:0]dout;
  input rd_clk;
  input wr_clk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [0:0]SR;
  input [3:0]Q;
  input [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [16:0]din;
  input [0:0]\goreg_bm.dout_i_reg[16]_0 ;

  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [16:0]din;
  wire [16:0]dout;
  wire [16:0]doutb;
  wire [0:0]\goreg_bm.dout_i_reg[16]_0 ;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  gig_eth_hsr_fifo_async_17x16_blk_mem_gen_v8_4_2 \gbm.gbmg.gbmga.ngecc.bmg 
       (.D(doutb),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(E),
        .Q(Q),
        .SR(SR),
        .din(din),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[0] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[16]_0 ),
        .D(doutb[0]),
        .Q(dout[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[10] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[16]_0 ),
        .D(doutb[10]),
        .Q(dout[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[11] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[16]_0 ),
        .D(doutb[11]),
        .Q(dout[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[12] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[16]_0 ),
        .D(doutb[12]),
        .Q(dout[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[13] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[16]_0 ),
        .D(doutb[13]),
        .Q(dout[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[14] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[16]_0 ),
        .D(doutb[14]),
        .Q(dout[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[15] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[16]_0 ),
        .D(doutb[15]),
        .Q(dout[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[16] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[16]_0 ),
        .D(doutb[16]),
        .Q(dout[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[1] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[16]_0 ),
        .D(doutb[1]),
        .Q(dout[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[2] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[16]_0 ),
        .D(doutb[2]),
        .Q(dout[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[3] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[16]_0 ),
        .D(doutb[3]),
        .Q(dout[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[4] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[16]_0 ),
        .D(doutb[4]),
        .Q(dout[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[5] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[16]_0 ),
        .D(doutb[5]),
        .Q(dout[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[6] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[16]_0 ),
        .D(doutb[6]),
        .Q(dout[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[7] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[16]_0 ),
        .D(doutb[7]),
        .Q(dout[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[8] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[16]_0 ),
        .D(doutb[8]),
        .Q(dout[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[9] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[16]_0 ),
        .D(doutb[9]),
        .Q(dout[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module gig_eth_hsr_fifo_async_17x16_rd_bin_cntr
   (\gc0.count_reg[0]_0 ,
    D,
    \dest_out_bin_ff_reg[2] ,
    Q,
    WR_PNTR_RD,
    E,
    out,
    \g_rd.gvalid_low.rd_dc_i_reg[2] ,
    rd_clk,
    AS);
  output \gc0.count_reg[0]_0 ;
  output [0:0]D;
  output [0:0]\dest_out_bin_ff_reg[2] ;
  output [3:0]Q;
  input [3:0]WR_PNTR_RD;
  input [0:0]E;
  input out;
  input [0:0]\g_rd.gvalid_low.rd_dc_i_reg[2] ;
  input rd_clk;
  input [0:0]AS;

  wire [0:0]AS;
  wire [0:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [3:0]WR_PNTR_RD;
  wire [0:0]\dest_out_bin_ff_reg[2] ;
  wire [1:1]diff_wr_rd;
  wire \g_rd.gvalid_low.rd_dc_i[2]_i_3_n_0 ;
  wire [0:0]\g_rd.gvalid_low.rd_dc_i_reg[2] ;
  wire \gc0.count_reg[0]_0 ;
  wire out;
  wire [3:0]plusOp__0;
  wire ram_empty_i_i_4_n_0;
  wire rd_clk;
  wire [3:0]rd_pntr_plus1;

  LUT6 #(
    .INIT(64'h8228288200000000)) 
    \g_rd.gvalid_low.rd_dc_i[2]_i_1 
       (.I0(out),
        .I1(diff_wr_rd),
        .I2(WR_PNTR_RD[2]),
        .I3(Q[2]),
        .I4(\g_rd.gvalid_low.rd_dc_i[2]_i_3_n_0 ),
        .I5(\g_rd.gvalid_low.rd_dc_i_reg[2] ),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \g_rd.gvalid_low.rd_dc_i[2]_i_2 
       (.I0(Q[0]),
        .I1(WR_PNTR_RD[0]),
        .I2(Q[1]),
        .I3(WR_PNTR_RD[1]),
        .O(diff_wr_rd));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hDD4D)) 
    \g_rd.gvalid_low.rd_dc_i[2]_i_3 
       (.I0(Q[1]),
        .I1(WR_PNTR_RD[1]),
        .I2(Q[0]),
        .I3(WR_PNTR_RD[0]),
        .O(\g_rd.gvalid_low.rd_dc_i[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \g_rd.gvalid_low.rd_dc_i[4]_i_2 
       (.I0(\g_rd.gvalid_low.rd_dc_i[2]_i_3_n_0 ),
        .I1(WR_PNTR_RD[2]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(WR_PNTR_RD[3]),
        .O(\dest_out_bin_ff_reg[2] ));
  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1 
       (.I0(rd_pntr_plus1[0]),
        .O(plusOp__0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1 
       (.I0(rd_pntr_plus1[0]),
        .I1(rd_pntr_plus1[1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1 
       (.I0(rd_pntr_plus1[0]),
        .I1(rd_pntr_plus1[1]),
        .I2(rd_pntr_plus1[2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1 
       (.I0(rd_pntr_plus1[1]),
        .I1(rd_pntr_plus1[0]),
        .I2(rd_pntr_plus1[2]),
        .I3(rd_pntr_plus1[3]),
        .O(plusOp__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AS),
        .D(rd_pntr_plus1[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AS),
        .D(rd_pntr_plus1[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AS),
        .D(rd_pntr_plus1[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AS),
        .D(rd_pntr_plus1[3]),
        .Q(Q[3]));
  FDPE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(plusOp__0[0]),
        .PRE(AS),
        .Q(rd_pntr_plus1[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AS),
        .D(plusOp__0[1]),
        .Q(rd_pntr_plus1[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AS),
        .D(plusOp__0[2]),
        .Q(rd_pntr_plus1[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AS),
        .D(plusOp__0[3]),
        .Q(rd_pntr_plus1[3]));
  LUT6 #(
    .INIT(64'h8200008200000000)) 
    ram_empty_i_i_3
       (.I0(ram_empty_i_i_4_n_0),
        .I1(rd_pntr_plus1[0]),
        .I2(WR_PNTR_RD[0]),
        .I3(rd_pntr_plus1[1]),
        .I4(WR_PNTR_RD[1]),
        .I5(E),
        .O(\gc0.count_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_empty_i_i_4
       (.I0(rd_pntr_plus1[2]),
        .I1(WR_PNTR_RD[2]),
        .I2(rd_pntr_plus1[3]),
        .I3(WR_PNTR_RD[3]),
        .O(ram_empty_i_i_4_n_0));
endmodule

(* ORIG_REF_NAME = "rd_dc_fwft_ext_as" *) 
module gig_eth_hsr_fifo_async_17x16_rd_dc_fwft_ext_as
   (rd_data_count,
    D,
    rd_clk,
    AS);
  output [4:0]rd_data_count;
  input [4:0]D;
  input rd_clk;
  input [0:0]AS;

  wire [0:0]AS;
  wire [4:0]D;
  wire rd_clk;
  wire [4:0]rd_data_count;

  FDCE #(
    .INIT(1'b0)) 
    \g_rd.gvalid_low.rd_dc_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(AS),
        .D(D[0]),
        .Q(rd_data_count[0]));
  FDCE #(
    .INIT(1'b0)) 
    \g_rd.gvalid_low.rd_dc_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(AS),
        .D(D[1]),
        .Q(rd_data_count[1]));
  FDCE #(
    .INIT(1'b0)) 
    \g_rd.gvalid_low.rd_dc_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(AS),
        .D(D[2]),
        .Q(rd_data_count[2]));
  FDCE #(
    .INIT(1'b0)) 
    \g_rd.gvalid_low.rd_dc_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(AS),
        .D(D[3]),
        .Q(rd_data_count[3]));
  FDCE #(
    .INIT(1'b0)) 
    \g_rd.gvalid_low.rd_dc_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(AS),
        .D(D[4]),
        .Q(rd_data_count[4]));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module gig_eth_hsr_fifo_async_17x16_rd_fwft
   (out,
    empty,
    \gpregsm1.user_valid_reg_0 ,
    tmp_ram_rd_en,
    E,
    ram_empty_fb_i_reg,
    D,
    rd_clk,
    AS,
    rd_en,
    \gpregsm1.curr_fwft_state_reg[1]_0 ,
    \g_rd.gvalid_low.rd_dc_i_reg[4] ,
    diff_wr_rd,
    WR_PNTR_RD,
    Q);
  output [0:0]out;
  output empty;
  output \gpregsm1.user_valid_reg_0 ;
  output tmp_ram_rd_en;
  output [0:0]E;
  output [0:0]ram_empty_fb_i_reg;
  output [3:0]D;
  input rd_clk;
  input [0:0]AS;
  input rd_en;
  input \gpregsm1.curr_fwft_state_reg[1]_0 ;
  input \g_rd.gvalid_low.rd_dc_i_reg[4] ;
  input [0:0]diff_wr_rd;
  input [1:0]WR_PNTR_RD;
  input [1:0]Q;

  wire [0:0]AS;
  wire [3:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [1:0]WR_PNTR_RD;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i0;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  wire [0:0]diff_wr_rd;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i0;
  wire \g_rd.gvalid_low.rd_dc_i_reg[4] ;
  wire \gpregsm1.curr_fwft_state_reg[1]_0 ;
  wire [1:0]next_fwft_state;
  wire [0:0]ram_empty_fb_i_reg;
  wire rd_clk;
  wire rd_en;
  wire tmp_ram_rd_en;
  (* DONT_TOUCH *) wire user_valid;

  assign empty = empty_fwft_i;
  assign \gpregsm1.user_valid_reg_0  = user_valid;
  assign out[0] = curr_fwft_state[1];
  LUT5 #(
    .INIT(32'hFFFF4555)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1 
       (.I0(\gpregsm1.curr_fwft_state_reg[1]_0 ),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .I4(AS),
        .O(tmp_ram_rd_en));
  LUT5 #(
    .INIT(32'hFFCB8000)) 
    aempty_fwft_fb_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(\gpregsm1.curr_fwft_state_reg[1]_0 ),
        .I4(aempty_fwft_fb_i),
        .O(aempty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(AS),
        .Q(aempty_fwft_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(AS),
        .Q(aempty_fwft_i));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_i),
        .O(empty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(AS),
        .Q(empty_fwft_fb_i));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_o_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_o_i),
        .O(empty_fwft_fb_o_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i0),
        .PRE(AS),
        .Q(empty_fwft_fb_o_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(AS),
        .Q(empty_fwft_i));
  LUT4 #(
    .INIT(16'h28AA)) 
    \g_rd.gvalid_low.rd_dc_i[0]_i_1 
       (.I0(user_valid),
        .I1(WR_PNTR_RD[0]),
        .I2(Q[0]),
        .I3(curr_fwft_state[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hA20808A200000000)) 
    \g_rd.gvalid_low.rd_dc_i[1]_i_1 
       (.I0(user_valid),
        .I1(Q[0]),
        .I2(WR_PNTR_RD[0]),
        .I3(Q[1]),
        .I4(WR_PNTR_RD[1]),
        .I5(curr_fwft_state[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h2800)) 
    \g_rd.gvalid_low.rd_dc_i[3]_i_1 
       (.I0(user_valid),
        .I1(\g_rd.gvalid_low.rd_dc_i_reg[4] ),
        .I2(diff_wr_rd),
        .I3(curr_fwft_state[1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h8000)) 
    \g_rd.gvalid_low.rd_dc_i[4]_i_1 
       (.I0(user_valid),
        .I1(diff_wr_rd),
        .I2(\g_rd.gvalid_low.rd_dc_i_reg[4] ),
        .I3(curr_fwft_state[1]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h4555)) 
    \gc0.count_d1[3]_i_1 
       (.I0(\gpregsm1.curr_fwft_state_reg[1]_0 ),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .O(ram_empty_fb_i_reg));
  LUT3 #(
    .INIT(8'hA2)) 
    \goreg_bm.dout_i[16]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(rd_en),
        .O(E));
  LUT3 #(
    .INIT(8'hBA)) 
    \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state[0]));
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .I3(\gpregsm1.curr_fwft_state_reg[1]_0 ),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(AS),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(AS),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(AS),
        .D(next_fwft_state[0]),
        .Q(user_valid));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module gig_eth_hsr_fifo_async_17x16_rd_logic
   (empty,
    out,
    tmp_ram_rd_en,
    \gc0.count_reg[0] ,
    E,
    Q,
    rd_data_count,
    ram_empty_fb_i_reg,
    rd_clk,
    AS,
    rd_en,
    WR_PNTR_RD,
    \g_rd.gvalid_low.rd_dc_i_reg[4] );
  output empty;
  output out;
  output tmp_ram_rd_en;
  output \gc0.count_reg[0] ;
  output [0:0]E;
  output [3:0]Q;
  output [4:0]rd_data_count;
  input ram_empty_fb_i_reg;
  input rd_clk;
  input [0:0]AS;
  input rd_en;
  input [3:0]WR_PNTR_RD;
  input \g_rd.gvalid_low.rd_dc_i_reg[4] ;

  wire [0:0]AS;
  wire [0:0]E;
  wire [3:0]Q;
  wire [3:0]WR_PNTR_RD;
  wire [3:3]diff_wr_rd;
  wire empty;
  wire \g_rd.gvalid_low.rd_dc_i_reg[4] ;
  wire \gc0.count_reg[0] ;
  wire \gr1.gr1_int.rfwft_n_6 ;
  wire \gr1.gr1_int.rfwft_n_7 ;
  wire \gr1.gr1_int.rfwft_n_8 ;
  wire \gr1.gr1_int.rfwft_n_9 ;
  wire out;
  wire p_2_out;
  wire p_3_out;
  wire p_8_out;
  wire ram_empty_fb_i_reg;
  wire rd_clk;
  wire [4:0]rd_data_count;
  wire rd_en;
  wire rpntr_n_1;
  wire tmp_ram_rd_en;

  gig_eth_hsr_fifo_async_17x16_rd_fwft \gr1.gr1_int.rfwft 
       (.AS(AS),
        .D({\gr1.gr1_int.rfwft_n_6 ,\gr1.gr1_int.rfwft_n_7 ,\gr1.gr1_int.rfwft_n_8 ,\gr1.gr1_int.rfwft_n_9 }),
        .E(E),
        .Q(Q[1:0]),
        .WR_PNTR_RD(WR_PNTR_RD[1:0]),
        .diff_wr_rd(diff_wr_rd),
        .empty(empty),
        .\g_rd.gvalid_low.rd_dc_i_reg[4] (\g_rd.gvalid_low.rd_dc_i_reg[4] ),
        .\gpregsm1.curr_fwft_state_reg[1]_0 (p_2_out),
        .\gpregsm1.user_valid_reg_0 (out),
        .out(p_3_out),
        .ram_empty_fb_i_reg(p_8_out),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .tmp_ram_rd_en(tmp_ram_rd_en));
  gig_eth_hsr_fifo_async_17x16_rd_dc_fwft_ext_as \gr1.grdc2.rdc 
       (.AS(AS),
        .D({\gr1.gr1_int.rfwft_n_6 ,\gr1.gr1_int.rfwft_n_7 ,rpntr_n_1,\gr1.gr1_int.rfwft_n_8 ,\gr1.gr1_int.rfwft_n_9 }),
        .rd_clk(rd_clk),
        .rd_data_count(rd_data_count));
  gig_eth_hsr_fifo_async_17x16_rd_status_flags_as \gras.rsts 
       (.AS(AS),
        .out(p_2_out),
        .ram_empty_fb_i_reg_0(ram_empty_fb_i_reg),
        .rd_clk(rd_clk));
  gig_eth_hsr_fifo_async_17x16_rd_bin_cntr rpntr
       (.AS(AS),
        .D(rpntr_n_1),
        .E(p_8_out),
        .Q(Q),
        .WR_PNTR_RD(WR_PNTR_RD),
        .\dest_out_bin_ff_reg[2] (diff_wr_rd),
        .\g_rd.gvalid_low.rd_dc_i_reg[2] (p_3_out),
        .\gc0.count_reg[0]_0 (\gc0.count_reg[0] ),
        .out(out),
        .rd_clk(rd_clk));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_as" *) 
module gig_eth_hsr_fifo_async_17x16_rd_status_flags_as
   (out,
    ram_empty_fb_i_reg_0,
    rd_clk,
    AS);
  output out;
  input ram_empty_fb_i_reg_0;
  input rd_clk;
  input [0:0]AS;

  wire [0:0]AS;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  wire ram_empty_fb_i_reg_0;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire rd_clk;

  assign out = ram_empty_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(ram_empty_fb_i_reg_0),
        .PRE(AS),
        .Q(ram_empty_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(ram_empty_fb_i_reg_0),
        .PRE(AS),
        .Q(ram_empty_i));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module gig_eth_hsr_fifo_async_17x16_reset_blk_ramfifo
   (AR,
    SR,
    out,
    \grstd1.grst_full.grst_f.rst_d3_reg_0 ,
    wr_rst_busy,
    rst,
    wr_clk,
    rd_clk);
  output [0:0]AR;
  output [0:0]SR;
  output out;
  output \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  output wr_rst_busy;
  input rst;
  input wr_clk;
  input rd_clk;

  wire [0:0]AR;
  wire [0:0]SR;
  wire dest_out;
  wire \grstd1.grst_full.grst_f.rst_d3_i_1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0 ;
  wire rd_clk;
  wire [3:0]rd_rst_wr_ext;
  wire rst;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;
  wire sckt_rd_rst_wr;
  wire wr_clk;
  wire wr_rst_busy;
  wire [1:0]wr_rst_rd_ext;

  assign \grstd1.grst_full.grst_f.rst_d3_reg_0  = rst_d3;
  assign out = rst_d2;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_rst_busy),
        .PRE(rst_wr_reg2),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(rst_wr_reg2),
        .Q(rst_d2));
  LUT2 #(
    .INIT(4'hE)) 
    \grstd1.grst_full.grst_f.rst_d3_i_1 
       (.I0(rst_d2),
        .I1(AR),
        .O(\grstd1.grst_full.grst_f.rst_d3_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_i_1_n_0 ),
        .PRE(rst_wr_reg2),
        .Q(rst_d3));
  FDCE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(rst_wr_reg2),
        .D(sckt_rd_rst_wr),
        .Q(rd_rst_wr_ext[0]));
  FDCE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(rst_wr_reg2),
        .D(rd_rst_wr_ext[0]),
        .Q(rd_rst_wr_ext[1]));
  FDCE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(rst_wr_reg2),
        .D(rd_rst_wr_ext[1]),
        .Q(rd_rst_wr_ext[2]));
  FDCE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(rst_wr_reg2),
        .D(rd_rst_wr_ext[2]),
        .Q(rd_rst_wr_ext[3]));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* INV_DEF_VAL = "1'b1" *) 
  (* RST_ACTIVE_HIGH = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  gig_eth_hsr_fifo_async_17x16_xpm_cdc_async_rst \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst 
       (.dest_arst(rst_rd_reg2),
        .dest_clk(rd_clk),
        .src_arst(rst));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1 
       (.I0(SR),
        .I1(wr_rst_rd_ext[1]),
        .O(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0 ));
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0 ),
        .PRE(rst_rd_reg2),
        .Q(SR));
  LUT3 #(
    .INIT(8'h8A)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1 
       (.I0(AR),
        .I1(rd_rst_wr_ext[0]),
        .I2(rd_rst_wr_ext[1]),
        .O(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0 ));
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0 ),
        .PRE(rst_wr_reg2),
        .Q(AR));
  LUT5 #(
    .INIT(32'hAAAA08AA)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1 
       (.I0(wr_rst_busy),
        .I1(rd_rst_wr_ext[1]),
        .I2(rd_rst_wr_ext[0]),
        .I3(rd_rst_wr_ext[3]),
        .I4(rd_rst_wr_ext[2]),
        .O(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0 ));
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0 ),
        .PRE(rst_wr_reg2),
        .Q(wr_rst_busy));
  FDCE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(rst_rd_reg2),
        .D(dest_out),
        .Q(wr_rst_rd_ext[0]));
  FDCE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(rst_rd_reg2),
        .D(wr_rst_rd_ext[0]),
        .Q(wr_rst_rd_ext[1]));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  gig_eth_hsr_fifo_async_17x16_xpm_cdc_single \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
       (.dest_clk(wr_clk),
        .dest_out(sckt_rd_rst_wr),
        .src_clk(rd_clk),
        .src_in(SR));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  gig_eth_hsr_fifo_async_17x16_xpm_cdc_single__2 \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
       (.dest_clk(rd_clk),
        .dest_out(dest_out),
        .src_clk(wr_clk),
        .src_in(AR));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* INV_DEF_VAL = "1'b1" *) 
  (* RST_ACTIVE_HIGH = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  gig_eth_hsr_fifo_async_17x16_xpm_cdc_async_rst__2 \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst 
       (.dest_arst(rst_wr_reg2),
        .dest_clk(wr_clk),
        .src_arst(rst));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module gig_eth_hsr_fifo_async_17x16_wr_bin_cntr
   (D,
    Q,
    \gic0.gc1.count_reg[3]_0 ,
    \gic0.gc1.count_d1_reg[3]_0 ,
    \gic0.gc1.count_d2_reg[3]_0 ,
    RD_PNTR_WR,
    E,
    wr_clk,
    AR);
  output [2:0]D;
  output [3:0]Q;
  output [3:0]\gic0.gc1.count_reg[3]_0 ;
  output [3:0]\gic0.gc1.count_d1_reg[3]_0 ;
  output [3:0]\gic0.gc1.count_d2_reg[3]_0 ;
  input [2:0]RD_PNTR_WR;
  input [0:0]E;
  input wr_clk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]RD_PNTR_WR;
  wire [3:0]\gic0.gc1.count_d1_reg[3]_0 ;
  wire [3:0]\gic0.gc1.count_d2_reg[3]_0 ;
  wire [3:0]\gic0.gc1.count_reg[3]_0 ;
  wire [3:0]plusOp;
  wire wr_clk;

  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gic0.gc1.count[0]_i_1 
       (.I0(\gic0.gc1.count_reg[3]_0 [0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc1.count[1]_i_1 
       (.I0(\gic0.gc1.count_reg[3]_0 [0]),
        .I1(\gic0.gc1.count_reg[3]_0 [1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gic0.gc1.count[2]_i_1 
       (.I0(\gic0.gc1.count_reg[3]_0 [0]),
        .I1(\gic0.gc1.count_reg[3]_0 [1]),
        .I2(\gic0.gc1.count_reg[3]_0 [2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gic0.gc1.count[3]_i_1 
       (.I0(\gic0.gc1.count_reg[3]_0 [1]),
        .I1(\gic0.gc1.count_reg[3]_0 [0]),
        .I2(\gic0.gc1.count_reg[3]_0 [2]),
        .I3(\gic0.gc1.count_reg[3]_0 [3]),
        .O(plusOp[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d1_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc1.count_reg[3]_0 [0]),
        .Q(\gic0.gc1.count_d1_reg[3]_0 [0]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc1.count_d1_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\gic0.gc1.count_reg[3]_0 [1]),
        .PRE(AR),
        .Q(\gic0.gc1.count_d1_reg[3]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d1_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc1.count_reg[3]_0 [2]),
        .Q(\gic0.gc1.count_d1_reg[3]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d1_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc1.count_reg[3]_0 [3]),
        .Q(\gic0.gc1.count_d1_reg[3]_0 [3]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc1.count_d2_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\gic0.gc1.count_d1_reg[3]_0 [0]),
        .PRE(AR),
        .Q(\gic0.gc1.count_d2_reg[3]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d2_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc1.count_d1_reg[3]_0 [1]),
        .Q(\gic0.gc1.count_d2_reg[3]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d2_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc1.count_d1_reg[3]_0 [2]),
        .Q(\gic0.gc1.count_d2_reg[3]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d2_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc1.count_d1_reg[3]_0 [3]),
        .Q(\gic0.gc1.count_d2_reg[3]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d3_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc1.count_d2_reg[3]_0 [0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d3_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc1.count_d2_reg[3]_0 [1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d3_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc1.count_d2_reg[3]_0 [2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d3_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc1.count_d2_reg[3]_0 [3]),
        .Q(Q[3]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc1.count_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(plusOp[0]),
        .PRE(AR),
        .Q(\gic0.gc1.count_reg[3]_0 [0]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc1.count_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(plusOp[1]),
        .PRE(AR),
        .Q(\gic0.gc1.count_reg[3]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[2]),
        .Q(\gic0.gc1.count_reg[3]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[3]),
        .Q(\gic0.gc1.count_reg[3]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_data_count_i[0]_i_1 
       (.I0(Q[0]),
        .I1(RD_PNTR_WR[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h9699)) 
    \wr_data_count_i[1]_i_1 
       (.I0(Q[1]),
        .I1(RD_PNTR_WR[1]),
        .I2(Q[0]),
        .I3(RD_PNTR_WR[0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h6966696666966966)) 
    \wr_data_count_i[2]_i_1 
       (.I0(Q[2]),
        .I1(RD_PNTR_WR[2]),
        .I2(RD_PNTR_WR[1]),
        .I3(Q[1]),
        .I4(RD_PNTR_WR[0]),
        .I5(Q[0]),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "wr_dc_fwft_ext_as" *) 
module gig_eth_hsr_fifo_async_17x16_wr_dc_fwft_ext_as
   (wr_data_count,
    D,
    wr_clk,
    AR);
  output [4:0]wr_data_count;
  input [4:0]D;
  input wr_clk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [4:0]D;
  wire wr_clk;
  wire [4:0]wr_data_count;

  FDCE #(
    .INIT(1'b0)) 
    \wr_data_count_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[0]),
        .Q(wr_data_count[0]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[1]),
        .Q(wr_data_count[1]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[2]),
        .Q(wr_data_count[2]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[3]),
        .Q(wr_data_count[3]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[4]),
        .Q(wr_data_count[4]));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module gig_eth_hsr_fifo_async_17x16_wr_logic
   (full,
    out,
    almost_full,
    Q,
    E,
    \gic0.gc1.count_reg[3] ,
    \gic0.gc1.count_d1_reg[3] ,
    \gic0.gc1.count_d2_reg[3] ,
    wr_data_count,
    ram_full_i_reg,
    wr_clk,
    \gaf.ram_almost_full_i_reg ,
    \gaf.ram_almost_full_i_reg_0 ,
    RD_PNTR_WR,
    wr_en,
    AR,
    D);
  output full;
  output out;
  output almost_full;
  output [3:0]Q;
  output [0:0]E;
  output [3:0]\gic0.gc1.count_reg[3] ;
  output [3:0]\gic0.gc1.count_d1_reg[3] ;
  output [3:0]\gic0.gc1.count_d2_reg[3] ;
  output [4:0]wr_data_count;
  input ram_full_i_reg;
  input wr_clk;
  input \gaf.ram_almost_full_i_reg ;
  input \gaf.ram_almost_full_i_reg_0 ;
  input [2:0]RD_PNTR_WR;
  input wr_en;
  input [0:0]AR;
  input [1:0]D;

  wire [0:0]AR;
  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]RD_PNTR_WR;
  wire almost_full;
  wire full;
  wire \gaf.ram_almost_full_i_reg ;
  wire \gaf.ram_almost_full_i_reg_0 ;
  wire [3:0]\gic0.gc1.count_d1_reg[3] ;
  wire [3:0]\gic0.gc1.count_d2_reg[3] ;
  wire [3:0]\gic0.gc1.count_reg[3] ;
  wire out;
  wire ram_full_i_reg;
  wire wpntr_n_0;
  wire wpntr_n_1;
  wire wpntr_n_2;
  wire wr_clk;
  wire [4:0]wr_data_count;
  wire wr_en;

  gig_eth_hsr_fifo_async_17x16_wr_dc_fwft_ext_as \gwas.gwdc1.wdcext 
       (.AR(AR),
        .D({D,wpntr_n_0,wpntr_n_1,wpntr_n_2}),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count));
  gig_eth_hsr_fifo_async_17x16_wr_status_flags_as \gwas.wsts 
       (.E(E),
        .almost_full(almost_full),
        .full(full),
        .\gaf.ram_almost_full_i_reg_0 (\gaf.ram_almost_full_i_reg ),
        .\gaf.ram_almost_full_i_reg_1 (\gaf.ram_almost_full_i_reg_0 ),
        .out(out),
        .ram_full_i_reg_0(ram_full_i_reg),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  gig_eth_hsr_fifo_async_17x16_wr_bin_cntr wpntr
       (.AR(AR),
        .D({wpntr_n_0,wpntr_n_1,wpntr_n_2}),
        .E(E),
        .Q(Q),
        .RD_PNTR_WR(RD_PNTR_WR),
        .\gic0.gc1.count_d1_reg[3]_0 (\gic0.gc1.count_d1_reg[3] ),
        .\gic0.gc1.count_d2_reg[3]_0 (\gic0.gc1.count_d2_reg[3] ),
        .\gic0.gc1.count_reg[3]_0 (\gic0.gc1.count_reg[3] ),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_as" *) 
module gig_eth_hsr_fifo_async_17x16_wr_status_flags_as
   (full,
    out,
    almost_full,
    E,
    ram_full_i_reg_0,
    wr_clk,
    \gaf.ram_almost_full_i_reg_0 ,
    \gaf.ram_almost_full_i_reg_1 ,
    wr_en);
  output full;
  output out;
  output almost_full;
  output [0:0]E;
  input ram_full_i_reg_0;
  input wr_clk;
  input \gaf.ram_almost_full_i_reg_0 ;
  input \gaf.ram_almost_full_i_reg_1 ;
  input wr_en;

  wire [0:0]E;
  wire almost_full;
  wire \gaf.ram_almost_full_i_reg_0 ;
  wire \gaf.ram_almost_full_i_reg_1 ;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;
  wire ram_full_i_reg_0;
  wire wr_clk;
  wire wr_en;

  assign full = ram_full_i;
  assign out = ram_full_fb_i;
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(E));
  FDPE #(
    .INIT(1'b1)) 
    \gaf.ram_almost_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gaf.ram_almost_full_i_reg_1 ),
        .PRE(\gaf.ram_almost_full_i_reg_0 ),
        .Q(almost_full));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_full_i_reg_0),
        .PRE(\gaf.ram_almost_full_i_reg_0 ),
        .Q(ram_full_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_full_i_reg_0),
        .PRE(\gaf.ram_almost_full_i_reg_0 ),
        .Q(ram_full_i));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module gig_eth_hsr_fifo_async_36x16_blk_mem_gen_generic_cstr
   (D,
    rd_clk,
    wr_clk,
    tmp_ram_rd_en,
    E,
    SR,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    din);
  output [35:0]D;
  input rd_clk;
  input wr_clk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [0:0]SR;
  input [3:0]Q;
  input [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [35:0]din;

  wire [35:0]D;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [35:0]din;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  gig_eth_hsr_fifo_async_36x16_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(E),
        .Q(Q),
        .SR(SR),
        .din(din),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module gig_eth_hsr_fifo_async_36x16_blk_mem_gen_prim_width
   (D,
    rd_clk,
    wr_clk,
    tmp_ram_rd_en,
    E,
    SR,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    din);
  output [35:0]D;
  input rd_clk;
  input wr_clk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [0:0]SR;
  input [3:0]Q;
  input [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [35:0]din;

  wire [35:0]D;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [35:0]din;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  gig_eth_hsr_fifo_async_36x16_blk_mem_gen_prim_wrapper \prim_noinit.ram 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(E),
        .Q(Q),
        .SR(SR),
        .din(din),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module gig_eth_hsr_fifo_async_36x16_blk_mem_gen_prim_wrapper
   (D,
    rd_clk,
    wr_clk,
    tmp_ram_rd_en,
    E,
    SR,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    din);
  output [35:0]D;
  input rd_clk;
  input wr_clk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [0:0]SR;
  input [3:0]Q;
  input [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input [35:0]din;

  wire [35:0]D;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [35:0]din;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(rd_clk),
        .CLKBWRCLK(wr_clk),
        .DIADI({din[16:9],din[7:0]}),
        .DIBDI({din[34:27],din[25:18]}),
        .DIPADIP({din[17],din[8]}),
        .DIPBDIP({din[35],din[26]}),
        .DOADO({D[16:9],D[7:0]}),
        .DOBDO({D[34:27],D[25:18]}),
        .DOPADOP({D[17],D[8]}),
        .DOPBDOP({D[35],D[26]}),
        .ENARDEN(tmp_ram_rd_en),
        .ENBWREN(E),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(SR),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({E,E,E,E}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module gig_eth_hsr_fifo_async_36x16_blk_mem_gen_top
   (D,
    rd_clk,
    wr_clk,
    tmp_ram_rd_en,
    E,
    SR,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    din);
  output [35:0]D;
  input rd_clk;
  input wr_clk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [0:0]SR;
  input [3:0]Q;
  input [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [35:0]din;

  wire [35:0]D;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [35:0]din;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  gig_eth_hsr_fifo_async_36x16_blk_mem_gen_generic_cstr \valid.cstr 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(E),
        .Q(Q),
        .SR(SR),
        .din(din),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2" *) 
module gig_eth_hsr_fifo_async_36x16_blk_mem_gen_v8_4_2
   (D,
    rd_clk,
    wr_clk,
    tmp_ram_rd_en,
    E,
    SR,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    din);
  output [35:0]D;
  input rd_clk;
  input wr_clk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [0:0]SR;
  input [3:0]Q;
  input [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [35:0]din;

  wire [35:0]D;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [35:0]din;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  gig_eth_hsr_fifo_async_36x16_blk_mem_gen_v8_4_2_synth inst_blk_mem_gen
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(E),
        .Q(Q),
        .SR(SR),
        .din(din),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2_synth" *) 
module gig_eth_hsr_fifo_async_36x16_blk_mem_gen_v8_4_2_synth
   (D,
    rd_clk,
    wr_clk,
    tmp_ram_rd_en,
    E,
    SR,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    din);
  output [35:0]D;
  input rd_clk;
  input wr_clk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [0:0]SR;
  input [3:0]Q;
  input [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [35:0]din;

  wire [35:0]D;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [35:0]din;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  gig_eth_hsr_fifo_async_36x16_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(E),
        .Q(Q),
        .SR(SR),
        .din(din),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "clk_x_pntrs" *) 
module gig_eth_hsr_fifo_async_36x16_clk_x_pntrs
   (ram_full_fb_i_reg,
    RD_PNTR_WR,
    D,
    \dest_out_bin_ff_reg[0] ,
    WR_PNTR_RD,
    \dest_out_bin_ff_reg[2] ,
    wr_en_0,
    out,
    wr_en,
    \gaf.ram_almost_full_i_reg ,
    Q,
    \gaf.ram_almost_full_i_i_3_0 ,
    \gaf.ram_almost_full_i_i_2_0 ,
    \src_gray_ff_reg[3] ,
    \src_gray_ff_reg[3]_0 ,
    ram_empty_fb_i_reg,
    almost_full,
    wr_clk,
    rd_clk);
  output ram_full_fb_i_reg;
  output [2:0]RD_PNTR_WR;
  output [1:0]D;
  output \dest_out_bin_ff_reg[0] ;
  output [3:0]WR_PNTR_RD;
  output \dest_out_bin_ff_reg[2] ;
  output wr_en_0;
  input out;
  input wr_en;
  input \gaf.ram_almost_full_i_reg ;
  input [3:0]Q;
  input [3:0]\gaf.ram_almost_full_i_i_3_0 ;
  input [3:0]\gaf.ram_almost_full_i_i_2_0 ;
  input [3:0]\src_gray_ff_reg[3] ;
  input [3:0]\src_gray_ff_reg[3]_0 ;
  input ram_empty_fb_i_reg;
  input almost_full;
  input wr_clk;
  input rd_clk;

  wire [1:0]D;
  wire [3:0]Q;
  wire [2:0]RD_PNTR_WR;
  wire [3:0]WR_PNTR_RD;
  wire almost_full;
  wire \dest_out_bin_ff_reg[0] ;
  wire \dest_out_bin_ff_reg[2] ;
  wire [3:0]\gaf.ram_almost_full_i_i_2_0 ;
  wire [3:0]\gaf.ram_almost_full_i_i_3_0 ;
  wire \gaf.ram_almost_full_i_i_4_n_0 ;
  wire \gaf.ram_almost_full_i_i_5_n_0 ;
  wire \gaf.ram_almost_full_i_reg ;
  wire \gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1 ;
  wire \gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2 ;
  wire \gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp3 ;
  wire out;
  wire [3:3]p_25_out;
  wire ram_empty_fb_i_reg;
  wire ram_empty_i_i_2_n_0;
  wire ram_full_fb_i_reg;
  wire ram_full_i_i_3_n_0;
  wire rd_clk;
  wire [3:0]\src_gray_ff_reg[3] ;
  wire [3:0]\src_gray_ff_reg[3]_0 ;
  wire wr_clk;
  wire \wr_data_count_i[4]_i_2_n_0 ;
  wire \wr_data_count_i[4]_i_3_n_0 ;
  wire wr_en;
  wire wr_en_0;

  LUT6 #(
    .INIT(64'h0960900909600960)) 
    \g_rd.gvalid_low.rd_dc_i[4]_i_3 
       (.I0(WR_PNTR_RD[2]),
        .I1(\src_gray_ff_reg[3]_0 [2]),
        .I2(WR_PNTR_RD[1]),
        .I3(\src_gray_ff_reg[3]_0 [1]),
        .I4(WR_PNTR_RD[0]),
        .I5(\src_gray_ff_reg[3]_0 [0]),
        .O(\dest_out_bin_ff_reg[2] ));
  LUT6 #(
    .INIT(64'h00FF00F8000000F8)) 
    \gaf.ram_almost_full_i_i_1 
       (.I0(\gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp3 ),
        .I1(wr_en),
        .I2(\gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2 ),
        .I3(\gaf.ram_almost_full_i_reg ),
        .I4(out),
        .I5(almost_full),
        .O(wr_en_0));
  LUT5 #(
    .INIT(32'h90090000)) 
    \gaf.ram_almost_full_i_i_2 
       (.I0(\gaf.ram_almost_full_i_i_2_0 [1]),
        .I1(RD_PNTR_WR[1]),
        .I2(\gaf.ram_almost_full_i_i_2_0 [0]),
        .I3(RD_PNTR_WR[0]),
        .I4(\gaf.ram_almost_full_i_i_4_n_0 ),
        .O(\gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp3 ));
  LUT5 #(
    .INIT(32'h90090000)) 
    \gaf.ram_almost_full_i_i_3 
       (.I0(\gaf.ram_almost_full_i_i_3_0 [1]),
        .I1(RD_PNTR_WR[1]),
        .I2(\gaf.ram_almost_full_i_i_3_0 [0]),
        .I3(RD_PNTR_WR[0]),
        .I4(\gaf.ram_almost_full_i_i_5_n_0 ),
        .O(\gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gaf.ram_almost_full_i_i_4 
       (.I0(RD_PNTR_WR[2]),
        .I1(\gaf.ram_almost_full_i_i_2_0 [2]),
        .I2(p_25_out),
        .I3(\gaf.ram_almost_full_i_i_2_0 [3]),
        .O(\gaf.ram_almost_full_i_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gaf.ram_almost_full_i_i_5 
       (.I0(RD_PNTR_WR[2]),
        .I1(\gaf.ram_almost_full_i_i_3_0 [2]),
        .I2(p_25_out),
        .I3(\gaf.ram_almost_full_i_i_3_0 [3]),
        .O(\gaf.ram_almost_full_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF82000082)) 
    ram_empty_i_i_1
       (.I0(ram_empty_i_i_2_n_0),
        .I1(WR_PNTR_RD[0]),
        .I2(\src_gray_ff_reg[3]_0 [0]),
        .I3(WR_PNTR_RD[1]),
        .I4(\src_gray_ff_reg[3]_0 [1]),
        .I5(ram_empty_fb_i_reg),
        .O(\dest_out_bin_ff_reg[0] ));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_empty_i_i_2
       (.I0(WR_PNTR_RD[2]),
        .I1(\src_gray_ff_reg[3]_0 [2]),
        .I2(WR_PNTR_RD[3]),
        .I3(\src_gray_ff_reg[3]_0 [3]),
        .O(ram_empty_i_i_2_n_0));
  LUT5 #(
    .INIT(32'h0000FF20)) 
    ram_full_i_i_1
       (.I0(\gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2 ),
        .I1(out),
        .I2(wr_en),
        .I3(\gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1 ),
        .I4(\gaf.ram_almost_full_i_reg ),
        .O(ram_full_fb_i_reg));
  LUT5 #(
    .INIT(32'h90090000)) 
    ram_full_i_i_2
       (.I0(Q[1]),
        .I1(RD_PNTR_WR[1]),
        .I2(Q[0]),
        .I3(RD_PNTR_WR[0]),
        .I4(ram_full_i_i_3_n_0),
        .O(\gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_full_i_i_3
       (.I0(RD_PNTR_WR[2]),
        .I1(Q[2]),
        .I2(p_25_out),
        .I3(Q[3]),
        .O(ram_full_i_i_3_n_0));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* REG_OUTPUT = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  gig_eth_hsr_fifo_async_36x16_xpm_cdc_gray rd_pntr_cdc_inst
       (.dest_clk(wr_clk),
        .dest_out_bin({p_25_out,RD_PNTR_WR}),
        .src_clk(rd_clk),
        .src_in_bin(\src_gray_ff_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h3C96693C693CC369)) 
    \wr_data_count_i[3]_i_1 
       (.I0(\wr_data_count_i[4]_i_2_n_0 ),
        .I1(\src_gray_ff_reg[3] [3]),
        .I2(p_25_out),
        .I3(RD_PNTR_WR[2]),
        .I4(\src_gray_ff_reg[3] [2]),
        .I5(\wr_data_count_i[4]_i_3_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0090600090000090)) 
    \wr_data_count_i[4]_i_1 
       (.I0(\src_gray_ff_reg[3] [3]),
        .I1(p_25_out),
        .I2(\wr_data_count_i[4]_i_2_n_0 ),
        .I3(\wr_data_count_i[4]_i_3_n_0 ),
        .I4(RD_PNTR_WR[2]),
        .I5(\src_gray_ff_reg[3] [2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \wr_data_count_i[4]_i_2 
       (.I0(RD_PNTR_WR[0]),
        .I1(\src_gray_ff_reg[3] [0]),
        .I2(RD_PNTR_WR[1]),
        .I3(\src_gray_ff_reg[3] [1]),
        .O(\wr_data_count_i[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hDD4D)) 
    \wr_data_count_i[4]_i_3 
       (.I0(RD_PNTR_WR[1]),
        .I1(\src_gray_ff_reg[3] [1]),
        .I2(RD_PNTR_WR[0]),
        .I3(\src_gray_ff_reg[3] [0]),
        .O(\wr_data_count_i[4]_i_3_n_0 ));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* REG_OUTPUT = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  gig_eth_hsr_fifo_async_36x16_xpm_cdc_gray__2 wr_pntr_cdc_inst
       (.dest_clk(rd_clk),
        .dest_out_bin(WR_PNTR_RD),
        .src_clk(wr_clk),
        .src_in_bin(\src_gray_ff_reg[3] ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module gig_eth_hsr_fifo_async_36x16_fifo_generator_ramfifo
   (wr_rst_busy,
    AR,
    empty,
    VALID,
    full,
    dout,
    rd_data_count,
    wr_data_count,
    almost_full,
    wr_en,
    rst,
    wr_clk,
    rd_clk,
    din,
    rd_en);
  output wr_rst_busy;
  output [0:0]AR;
  output empty;
  output VALID;
  output full;
  output [35:0]dout;
  output [4:0]rd_data_count;
  output [4:0]wr_data_count;
  output almost_full;
  input wr_en;
  input rst;
  input wr_clk;
  input rd_clk;
  input [35:0]din;
  input rd_en;

  wire [0:0]AR;
  wire VALID;
  wire almost_full;
  wire [35:0]din;
  wire [35:0]dout;
  wire empty;
  wire full;
  wire \gntv_or_sync_fifo.gcx.clkx_n_0 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_11 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_12 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_4 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_5 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_6 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_3 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_1 ;
  wire [3:0]p_0_out;
  wire [3:0]p_13_out;
  wire [3:0]p_14_out;
  wire p_20_out;
  wire [3:0]p_24_out;
  wire [2:0]p_25_out;
  wire p_6_out;
  wire rd_clk;
  wire [4:0]rd_data_count;
  wire rd_en;
  wire rst;
  wire rst_full_ff_i;
  wire rst_full_gen_i;
  wire rstblk_n_0;
  wire tmp_ram_rd_en;
  wire wr_clk;
  wire [4:0]wr_data_count;
  wire wr_en;
  wire [3:0]wr_pntr_plus2;
  wire [3:0]wr_pntr_plus3;
  wire wr_rst_busy;

  gig_eth_hsr_fifo_async_36x16_clk_x_pntrs \gntv_or_sync_fifo.gcx.clkx 
       (.D({\gntv_or_sync_fifo.gcx.clkx_n_4 ,\gntv_or_sync_fifo.gcx.clkx_n_5 }),
        .Q(p_14_out),
        .RD_PNTR_WR(p_25_out),
        .WR_PNTR_RD(p_24_out),
        .almost_full(almost_full),
        .\dest_out_bin_ff_reg[0] (\gntv_or_sync_fifo.gcx.clkx_n_6 ),
        .\dest_out_bin_ff_reg[2] (\gntv_or_sync_fifo.gcx.clkx_n_11 ),
        .\gaf.ram_almost_full_i_i_2_0 (wr_pntr_plus3),
        .\gaf.ram_almost_full_i_i_3_0 (wr_pntr_plus2),
        .\gaf.ram_almost_full_i_reg (rst_full_gen_i),
        .out(\gntv_or_sync_fifo.gl0.wr_n_1 ),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_3 ),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_0 ),
        .rd_clk(rd_clk),
        .\src_gray_ff_reg[3] (p_13_out),
        .\src_gray_ff_reg[3]_0 (p_0_out),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_en_0(\gntv_or_sync_fifo.gcx.clkx_n_12 ));
  gig_eth_hsr_fifo_async_36x16_rd_logic \gntv_or_sync_fifo.gl0.rd 
       (.AS(AR),
        .E(p_6_out),
        .Q(p_0_out),
        .WR_PNTR_RD(p_24_out),
        .empty(empty),
        .\g_rd.gvalid_low.rd_dc_i_reg[4] (\gntv_or_sync_fifo.gcx.clkx_n_11 ),
        .\gc0.count_reg[0] (\gntv_or_sync_fifo.gl0.rd_n_3 ),
        .out(VALID),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_6 ),
        .rd_clk(rd_clk),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .tmp_ram_rd_en(tmp_ram_rd_en));
  gig_eth_hsr_fifo_async_36x16_wr_logic \gntv_or_sync_fifo.gl0.wr 
       (.AR(rstblk_n_0),
        .D({\gntv_or_sync_fifo.gcx.clkx_n_4 ,\gntv_or_sync_fifo.gcx.clkx_n_5 }),
        .E(p_20_out),
        .Q(p_13_out),
        .RD_PNTR_WR(p_25_out),
        .almost_full(almost_full),
        .full(full),
        .\gaf.ram_almost_full_i_reg (rst_full_ff_i),
        .\gaf.ram_almost_full_i_reg_0 (\gntv_or_sync_fifo.gcx.clkx_n_12 ),
        .\gic0.gc1.count_d1_reg[3] (wr_pntr_plus2),
        .\gic0.gc1.count_d2_reg[3] (p_14_out),
        .\gic0.gc1.count_reg[3] (wr_pntr_plus3),
        .out(\gntv_or_sync_fifo.gl0.wr_n_1 ),
        .ram_full_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_0 ),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en));
  gig_eth_hsr_fifo_async_36x16_memory \gntv_or_sync_fifo.mem 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (p_13_out),
        .E(p_20_out),
        .Q(p_0_out),
        .SR(AR),
        .din(din),
        .dout(dout),
        .\goreg_bm.dout_i_reg[35]_0 (p_6_out),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
  gig_eth_hsr_fifo_async_36x16_reset_blk_ramfifo rstblk
       (.AR(rstblk_n_0),
        .SR(AR),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (rst_full_gen_i),
        .out(rst_full_ff_i),
        .rd_clk(rd_clk),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module gig_eth_hsr_fifo_async_36x16_fifo_generator_top
   (wr_rst_busy,
    AS,
    empty,
    VALID,
    full,
    dout,
    rd_data_count,
    wr_data_count,
    almost_full,
    wr_en,
    rst,
    wr_clk,
    rd_clk,
    din,
    rd_en);
  output wr_rst_busy;
  output [0:0]AS;
  output empty;
  output VALID;
  output full;
  output [35:0]dout;
  output [4:0]rd_data_count;
  output [4:0]wr_data_count;
  output almost_full;
  input wr_en;
  input rst;
  input wr_clk;
  input rd_clk;
  input [35:0]din;
  input rd_en;

  wire [0:0]AS;
  wire VALID;
  wire almost_full;
  wire [35:0]din;
  wire [35:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire [4:0]rd_data_count;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire [4:0]wr_data_count;
  wire wr_en;
  wire wr_rst_busy;

  gig_eth_hsr_fifo_async_36x16_fifo_generator_ramfifo \grf.rf 
       (.AR(AS),
        .VALID(VALID),
        .almost_full(almost_full),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_clk(rd_clk),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* C_ADD_NGC_CONSTRAINT = "0" *) (* C_APPLICATION_TYPE_AXIS = "0" *) (* C_APPLICATION_TYPE_RACH = "0" *) 
(* C_APPLICATION_TYPE_RDCH = "0" *) (* C_APPLICATION_TYPE_WACH = "0" *) (* C_APPLICATION_TYPE_WDCH = "0" *) 
(* C_APPLICATION_TYPE_WRCH = "0" *) (* C_AXIS_TDATA_WIDTH = "8" *) (* C_AXIS_TDEST_WIDTH = "1" *) 
(* C_AXIS_TID_WIDTH = "1" *) (* C_AXIS_TKEEP_WIDTH = "1" *) (* C_AXIS_TSTRB_WIDTH = "1" *) 
(* C_AXIS_TUSER_WIDTH = "4" *) (* C_AXIS_TYPE = "0" *) (* C_AXI_ADDR_WIDTH = "32" *) 
(* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) (* C_AXI_BUSER_WIDTH = "1" *) 
(* C_AXI_DATA_WIDTH = "64" *) (* C_AXI_ID_WIDTH = "1" *) (* C_AXI_LEN_WIDTH = "8" *) 
(* C_AXI_LOCK_WIDTH = "1" *) (* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_TYPE = "1" *) 
(* C_AXI_WUSER_WIDTH = "1" *) (* C_COMMON_CLOCK = "0" *) (* C_COUNT_TYPE = "0" *) 
(* C_DATA_COUNT_WIDTH = "4" *) (* C_DEFAULT_VALUE = "BlankString" *) (* C_DIN_WIDTH = "36" *) 
(* C_DIN_WIDTH_AXIS = "1" *) (* C_DIN_WIDTH_RACH = "32" *) (* C_DIN_WIDTH_RDCH = "64" *) 
(* C_DIN_WIDTH_WACH = "1" *) (* C_DIN_WIDTH_WDCH = "64" *) (* C_DIN_WIDTH_WRCH = "2" *) 
(* C_DOUT_RST_VAL = "0" *) (* C_DOUT_WIDTH = "36" *) (* C_ENABLE_RLOCS = "0" *) 
(* C_ENABLE_RST_SYNC = "1" *) (* C_EN_SAFETY_CKT = "0" *) (* C_ERROR_INJECTION_TYPE = "0" *) 
(* C_ERROR_INJECTION_TYPE_AXIS = "0" *) (* C_ERROR_INJECTION_TYPE_RACH = "0" *) (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
(* C_ERROR_INJECTION_TYPE_WACH = "0" *) (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
(* C_FAMILY = "zynq" *) (* C_FULL_FLAGS_RST_VAL = "1" *) (* C_HAS_ALMOST_EMPTY = "0" *) 
(* C_HAS_ALMOST_FULL = "1" *) (* C_HAS_AXIS_TDATA = "1" *) (* C_HAS_AXIS_TDEST = "0" *) 
(* C_HAS_AXIS_TID = "0" *) (* C_HAS_AXIS_TKEEP = "0" *) (* C_HAS_AXIS_TLAST = "0" *) 
(* C_HAS_AXIS_TREADY = "1" *) (* C_HAS_AXIS_TSTRB = "0" *) (* C_HAS_AXIS_TUSER = "1" *) 
(* C_HAS_AXI_ARUSER = "0" *) (* C_HAS_AXI_AWUSER = "0" *) (* C_HAS_AXI_BUSER = "0" *) 
(* C_HAS_AXI_ID = "0" *) (* C_HAS_AXI_RD_CHANNEL = "1" *) (* C_HAS_AXI_RUSER = "0" *) 
(* C_HAS_AXI_WR_CHANNEL = "1" *) (* C_HAS_AXI_WUSER = "0" *) (* C_HAS_BACKUP = "0" *) 
(* C_HAS_DATA_COUNT = "0" *) (* C_HAS_DATA_COUNTS_AXIS = "0" *) (* C_HAS_DATA_COUNTS_RACH = "0" *) 
(* C_HAS_DATA_COUNTS_RDCH = "0" *) (* C_HAS_DATA_COUNTS_WACH = "0" *) (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
(* C_HAS_DATA_COUNTS_WRCH = "0" *) (* C_HAS_INT_CLK = "0" *) (* C_HAS_MASTER_CE = "0" *) 
(* C_HAS_MEMINIT_FILE = "0" *) (* C_HAS_OVERFLOW = "0" *) (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
(* C_HAS_PROG_FLAGS_RACH = "0" *) (* C_HAS_PROG_FLAGS_RDCH = "0" *) (* C_HAS_PROG_FLAGS_WACH = "0" *) 
(* C_HAS_PROG_FLAGS_WDCH = "0" *) (* C_HAS_PROG_FLAGS_WRCH = "0" *) (* C_HAS_RD_DATA_COUNT = "1" *) 
(* C_HAS_RD_RST = "0" *) (* C_HAS_RST = "1" *) (* C_HAS_SLAVE_CE = "0" *) 
(* C_HAS_SRST = "0" *) (* C_HAS_UNDERFLOW = "0" *) (* C_HAS_VALID = "1" *) 
(* C_HAS_WR_ACK = "0" *) (* C_HAS_WR_DATA_COUNT = "1" *) (* C_HAS_WR_RST = "0" *) 
(* C_IMPLEMENTATION_TYPE = "2" *) (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
(* C_IMPLEMENTATION_TYPE_RDCH = "1" *) (* C_IMPLEMENTATION_TYPE_WACH = "1" *) (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
(* C_IMPLEMENTATION_TYPE_WRCH = "1" *) (* C_INIT_WR_PNTR_VAL = "0" *) (* C_INTERFACE_TYPE = "0" *) 
(* C_MEMORY_TYPE = "1" *) (* C_MIF_FILE_NAME = "BlankString" *) (* C_MSGON_VAL = "1" *) 
(* C_OPTIMIZATION_MODE = "0" *) (* C_OVERFLOW_LOW = "0" *) (* C_POWER_SAVING_MODE = "0" *) 
(* C_PRELOAD_LATENCY = "0" *) (* C_PRELOAD_REGS = "1" *) (* C_PRIM_FIFO_TYPE = "512x36" *) 
(* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
(* C_PRIM_FIFO_TYPE_WACH = "512x36" *) (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) (* C_PROG_EMPTY_TYPE = "0" *) 
(* C_PROG_EMPTY_TYPE_AXIS = "0" *) (* C_PROG_EMPTY_TYPE_RACH = "0" *) (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
(* C_PROG_EMPTY_TYPE_WACH = "0" *) (* C_PROG_EMPTY_TYPE_WDCH = "0" *) (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL = "15" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) (* C_PROG_FULL_THRESH_NEGATE_VAL = "14" *) (* C_PROG_FULL_TYPE = "0" *) 
(* C_PROG_FULL_TYPE_AXIS = "0" *) (* C_PROG_FULL_TYPE_RACH = "0" *) (* C_PROG_FULL_TYPE_RDCH = "0" *) 
(* C_PROG_FULL_TYPE_WACH = "0" *) (* C_PROG_FULL_TYPE_WDCH = "0" *) (* C_PROG_FULL_TYPE_WRCH = "0" *) 
(* C_RACH_TYPE = "0" *) (* C_RDCH_TYPE = "0" *) (* C_RD_DATA_COUNT_WIDTH = "5" *) 
(* C_RD_DEPTH = "16" *) (* C_RD_FREQ = "1" *) (* C_RD_PNTR_WIDTH = "4" *) 
(* C_REG_SLICE_MODE_AXIS = "0" *) (* C_REG_SLICE_MODE_RACH = "0" *) (* C_REG_SLICE_MODE_RDCH = "0" *) 
(* C_REG_SLICE_MODE_WACH = "0" *) (* C_REG_SLICE_MODE_WDCH = "0" *) (* C_REG_SLICE_MODE_WRCH = "0" *) 
(* C_SELECT_XPM = "0" *) (* C_SYNCHRONIZER_STAGE = "2" *) (* C_UNDERFLOW_LOW = "0" *) 
(* C_USE_COMMON_OVERFLOW = "0" *) (* C_USE_COMMON_UNDERFLOW = "0" *) (* C_USE_DEFAULT_SETTINGS = "0" *) 
(* C_USE_DOUT_RST = "1" *) (* C_USE_ECC = "0" *) (* C_USE_ECC_AXIS = "0" *) 
(* C_USE_ECC_RACH = "0" *) (* C_USE_ECC_RDCH = "0" *) (* C_USE_ECC_WACH = "0" *) 
(* C_USE_ECC_WDCH = "0" *) (* C_USE_ECC_WRCH = "0" *) (* C_USE_EMBEDDED_REG = "0" *) 
(* C_USE_FIFO16_FLAGS = "0" *) (* C_USE_FWFT_DATA_COUNT = "1" *) (* C_USE_PIPELINE_REG = "0" *) 
(* C_VALID_LOW = "0" *) (* C_WACH_TYPE = "0" *) (* C_WDCH_TYPE = "0" *) 
(* C_WRCH_TYPE = "0" *) (* C_WR_ACK_LOW = "0" *) (* C_WR_DATA_COUNT_WIDTH = "5" *) 
(* C_WR_DEPTH = "16" *) (* C_WR_DEPTH_AXIS = "1024" *) (* C_WR_DEPTH_RACH = "16" *) 
(* C_WR_DEPTH_RDCH = "1024" *) (* C_WR_DEPTH_WACH = "16" *) (* C_WR_DEPTH_WDCH = "1024" *) 
(* C_WR_DEPTH_WRCH = "16" *) (* C_WR_FREQ = "1" *) (* C_WR_PNTR_WIDTH = "4" *) 
(* C_WR_PNTR_WIDTH_AXIS = "10" *) (* C_WR_PNTR_WIDTH_RACH = "4" *) (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
(* C_WR_PNTR_WIDTH_WACH = "4" *) (* C_WR_PNTR_WIDTH_WDCH = "10" *) (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
(* C_WR_RESPONSE_LATENCY = "1" *) (* ORIG_REF_NAME = "fifo_generator_v13_2_3" *) 
module gig_eth_hsr_fifo_async_36x16_fifo_generator_v13_2_3
   (backup,
    backup_marker,
    clk,
    rst,
    srst,
    wr_clk,
    wr_rst,
    rd_clk,
    rd_rst,
    din,
    wr_en,
    rd_en,
    prog_empty_thresh,
    prog_empty_thresh_assert,
    prog_empty_thresh_negate,
    prog_full_thresh,
    prog_full_thresh_assert,
    prog_full_thresh_negate,
    int_clk,
    injectdbiterr,
    injectsbiterr,
    sleep,
    dout,
    full,
    almost_full,
    wr_ack,
    overflow,
    empty,
    almost_empty,
    valid,
    underflow,
    data_count,
    rd_data_count,
    wr_data_count,
    prog_full,
    prog_empty,
    sbiterr,
    dbiterr,
    wr_rst_busy,
    rd_rst_busy,
    m_aclk,
    s_aclk,
    s_aresetn,
    m_aclk_en,
    s_aclk_en,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awregion,
    s_axi_awuser,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wuser,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_bvalid,
    s_axi_bready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arregion,
    s_axi_aruser,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_ruser,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    axi_aw_injectsbiterr,
    axi_aw_injectdbiterr,
    axi_aw_prog_full_thresh,
    axi_aw_prog_empty_thresh,
    axi_aw_data_count,
    axi_aw_wr_data_count,
    axi_aw_rd_data_count,
    axi_aw_sbiterr,
    axi_aw_dbiterr,
    axi_aw_overflow,
    axi_aw_underflow,
    axi_aw_prog_full,
    axi_aw_prog_empty,
    axi_w_injectsbiterr,
    axi_w_injectdbiterr,
    axi_w_prog_full_thresh,
    axi_w_prog_empty_thresh,
    axi_w_data_count,
    axi_w_wr_data_count,
    axi_w_rd_data_count,
    axi_w_sbiterr,
    axi_w_dbiterr,
    axi_w_overflow,
    axi_w_underflow,
    axi_w_prog_full,
    axi_w_prog_empty,
    axi_b_injectsbiterr,
    axi_b_injectdbiterr,
    axi_b_prog_full_thresh,
    axi_b_prog_empty_thresh,
    axi_b_data_count,
    axi_b_wr_data_count,
    axi_b_rd_data_count,
    axi_b_sbiterr,
    axi_b_dbiterr,
    axi_b_overflow,
    axi_b_underflow,
    axi_b_prog_full,
    axi_b_prog_empty,
    axi_ar_injectsbiterr,
    axi_ar_injectdbiterr,
    axi_ar_prog_full_thresh,
    axi_ar_prog_empty_thresh,
    axi_ar_data_count,
    axi_ar_wr_data_count,
    axi_ar_rd_data_count,
    axi_ar_sbiterr,
    axi_ar_dbiterr,
    axi_ar_overflow,
    axi_ar_underflow,
    axi_ar_prog_full,
    axi_ar_prog_empty,
    axi_r_injectsbiterr,
    axi_r_injectdbiterr,
    axi_r_prog_full_thresh,
    axi_r_prog_empty_thresh,
    axi_r_data_count,
    axi_r_wr_data_count,
    axi_r_rd_data_count,
    axi_r_sbiterr,
    axi_r_dbiterr,
    axi_r_overflow,
    axi_r_underflow,
    axi_r_prog_full,
    axi_r_prog_empty,
    axis_injectsbiterr,
    axis_injectdbiterr,
    axis_prog_full_thresh,
    axis_prog_empty_thresh,
    axis_data_count,
    axis_wr_data_count,
    axis_rd_data_count,
    axis_sbiterr,
    axis_dbiterr,
    axis_overflow,
    axis_underflow,
    axis_prog_full,
    axis_prog_empty);
  input backup;
  input backup_marker;
  input clk;
  input rst;
  input srst;
  input wr_clk;
  input wr_rst;
  input rd_clk;
  input rd_rst;
  input [35:0]din;
  input wr_en;
  input rd_en;
  input [3:0]prog_empty_thresh;
  input [3:0]prog_empty_thresh_assert;
  input [3:0]prog_empty_thresh_negate;
  input [3:0]prog_full_thresh;
  input [3:0]prog_full_thresh_assert;
  input [3:0]prog_full_thresh_negate;
  input int_clk;
  input injectdbiterr;
  input injectsbiterr;
  input sleep;
  output [35:0]dout;
  output full;
  output almost_full;
  output wr_ack;
  output overflow;
  output empty;
  output almost_empty;
  output valid;
  output underflow;
  output [3:0]data_count;
  output [4:0]rd_data_count;
  output [4:0]wr_data_count;
  output prog_full;
  output prog_empty;
  output sbiterr;
  output dbiterr;
  output wr_rst_busy;
  output rd_rst_busy;
  input m_aclk;
  input s_aclk;
  input s_aresetn;
  input m_aclk_en;
  input s_aclk_en;
  input [0:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [0:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [3:0]s_axi_awregion;
  input [0:0]s_axi_awuser;
  input s_axi_awvalid;
  output s_axi_awready;
  input [0:0]s_axi_wid;
  input [63:0]s_axi_wdata;
  input [7:0]s_axi_wstrb;
  input s_axi_wlast;
  input [0:0]s_axi_wuser;
  input s_axi_wvalid;
  output s_axi_wready;
  output [0:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output s_axi_bvalid;
  input s_axi_bready;
  output [0:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [0:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [0:0]m_axi_awuser;
  output m_axi_awvalid;
  input m_axi_awready;
  output [0:0]m_axi_wid;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  output m_axi_wlast;
  output [0:0]m_axi_wuser;
  output m_axi_wvalid;
  input m_axi_wready;
  input [0:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input m_axi_bvalid;
  output m_axi_bready;
  input [0:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [0:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [3:0]s_axi_arregion;
  input [0:0]s_axi_aruser;
  input s_axi_arvalid;
  output s_axi_arready;
  output [0:0]s_axi_rid;
  output [63:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output [0:0]s_axi_ruser;
  output s_axi_rvalid;
  input s_axi_rready;
  output [0:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [0:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [0:0]m_axi_aruser;
  output m_axi_arvalid;
  input m_axi_arready;
  input [0:0]m_axi_rid;
  input [63:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input [0:0]m_axi_ruser;
  input m_axi_rvalid;
  output m_axi_rready;
  input s_axis_tvalid;
  output s_axis_tready;
  input [7:0]s_axis_tdata;
  input [0:0]s_axis_tstrb;
  input [0:0]s_axis_tkeep;
  input s_axis_tlast;
  input [0:0]s_axis_tid;
  input [0:0]s_axis_tdest;
  input [3:0]s_axis_tuser;
  output m_axis_tvalid;
  input m_axis_tready;
  output [7:0]m_axis_tdata;
  output [0:0]m_axis_tstrb;
  output [0:0]m_axis_tkeep;
  output m_axis_tlast;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tdest;
  output [3:0]m_axis_tuser;
  input axi_aw_injectsbiterr;
  input axi_aw_injectdbiterr;
  input [3:0]axi_aw_prog_full_thresh;
  input [3:0]axi_aw_prog_empty_thresh;
  output [4:0]axi_aw_data_count;
  output [4:0]axi_aw_wr_data_count;
  output [4:0]axi_aw_rd_data_count;
  output axi_aw_sbiterr;
  output axi_aw_dbiterr;
  output axi_aw_overflow;
  output axi_aw_underflow;
  output axi_aw_prog_full;
  output axi_aw_prog_empty;
  input axi_w_injectsbiterr;
  input axi_w_injectdbiterr;
  input [9:0]axi_w_prog_full_thresh;
  input [9:0]axi_w_prog_empty_thresh;
  output [10:0]axi_w_data_count;
  output [10:0]axi_w_wr_data_count;
  output [10:0]axi_w_rd_data_count;
  output axi_w_sbiterr;
  output axi_w_dbiterr;
  output axi_w_overflow;
  output axi_w_underflow;
  output axi_w_prog_full;
  output axi_w_prog_empty;
  input axi_b_injectsbiterr;
  input axi_b_injectdbiterr;
  input [3:0]axi_b_prog_full_thresh;
  input [3:0]axi_b_prog_empty_thresh;
  output [4:0]axi_b_data_count;
  output [4:0]axi_b_wr_data_count;
  output [4:0]axi_b_rd_data_count;
  output axi_b_sbiterr;
  output axi_b_dbiterr;
  output axi_b_overflow;
  output axi_b_underflow;
  output axi_b_prog_full;
  output axi_b_prog_empty;
  input axi_ar_injectsbiterr;
  input axi_ar_injectdbiterr;
  input [3:0]axi_ar_prog_full_thresh;
  input [3:0]axi_ar_prog_empty_thresh;
  output [4:0]axi_ar_data_count;
  output [4:0]axi_ar_wr_data_count;
  output [4:0]axi_ar_rd_data_count;
  output axi_ar_sbiterr;
  output axi_ar_dbiterr;
  output axi_ar_overflow;
  output axi_ar_underflow;
  output axi_ar_prog_full;
  output axi_ar_prog_empty;
  input axi_r_injectsbiterr;
  input axi_r_injectdbiterr;
  input [9:0]axi_r_prog_full_thresh;
  input [9:0]axi_r_prog_empty_thresh;
  output [10:0]axi_r_data_count;
  output [10:0]axi_r_wr_data_count;
  output [10:0]axi_r_rd_data_count;
  output axi_r_sbiterr;
  output axi_r_dbiterr;
  output axi_r_overflow;
  output axi_r_underflow;
  output axi_r_prog_full;
  output axi_r_prog_empty;
  input axis_injectsbiterr;
  input axis_injectdbiterr;
  input [9:0]axis_prog_full_thresh;
  input [9:0]axis_prog_empty_thresh;
  output [10:0]axis_data_count;
  output [10:0]axis_wr_data_count;
  output [10:0]axis_rd_data_count;
  output axis_sbiterr;
  output axis_dbiterr;
  output axis_overflow;
  output axis_underflow;
  output axis_prog_full;
  output axis_prog_empty;

  wire \<const0> ;
  wire \<const1> ;
  wire almost_full;
  wire [35:0]din;
  wire [35:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire [4:0]rd_data_count;
  wire rd_en;
  wire rd_rst_busy;
  wire rst;
  wire valid;
  wire wr_clk;
  wire [4:0]wr_data_count;
  wire wr_en;
  wire wr_rst_busy;

  assign almost_empty = \<const0> ;
  assign axi_ar_data_count[4] = \<const0> ;
  assign axi_ar_data_count[3] = \<const0> ;
  assign axi_ar_data_count[2] = \<const0> ;
  assign axi_ar_data_count[1] = \<const0> ;
  assign axi_ar_data_count[0] = \<const0> ;
  assign axi_ar_dbiterr = \<const0> ;
  assign axi_ar_overflow = \<const0> ;
  assign axi_ar_prog_empty = \<const1> ;
  assign axi_ar_prog_full = \<const0> ;
  assign axi_ar_rd_data_count[4] = \<const0> ;
  assign axi_ar_rd_data_count[3] = \<const0> ;
  assign axi_ar_rd_data_count[2] = \<const0> ;
  assign axi_ar_rd_data_count[1] = \<const0> ;
  assign axi_ar_rd_data_count[0] = \<const0> ;
  assign axi_ar_sbiterr = \<const0> ;
  assign axi_ar_underflow = \<const0> ;
  assign axi_ar_wr_data_count[4] = \<const0> ;
  assign axi_ar_wr_data_count[3] = \<const0> ;
  assign axi_ar_wr_data_count[2] = \<const0> ;
  assign axi_ar_wr_data_count[1] = \<const0> ;
  assign axi_ar_wr_data_count[0] = \<const0> ;
  assign axi_aw_data_count[4] = \<const0> ;
  assign axi_aw_data_count[3] = \<const0> ;
  assign axi_aw_data_count[2] = \<const0> ;
  assign axi_aw_data_count[1] = \<const0> ;
  assign axi_aw_data_count[0] = \<const0> ;
  assign axi_aw_dbiterr = \<const0> ;
  assign axi_aw_overflow = \<const0> ;
  assign axi_aw_prog_empty = \<const1> ;
  assign axi_aw_prog_full = \<const0> ;
  assign axi_aw_rd_data_count[4] = \<const0> ;
  assign axi_aw_rd_data_count[3] = \<const0> ;
  assign axi_aw_rd_data_count[2] = \<const0> ;
  assign axi_aw_rd_data_count[1] = \<const0> ;
  assign axi_aw_rd_data_count[0] = \<const0> ;
  assign axi_aw_sbiterr = \<const0> ;
  assign axi_aw_underflow = \<const0> ;
  assign axi_aw_wr_data_count[4] = \<const0> ;
  assign axi_aw_wr_data_count[3] = \<const0> ;
  assign axi_aw_wr_data_count[2] = \<const0> ;
  assign axi_aw_wr_data_count[1] = \<const0> ;
  assign axi_aw_wr_data_count[0] = \<const0> ;
  assign axi_b_data_count[4] = \<const0> ;
  assign axi_b_data_count[3] = \<const0> ;
  assign axi_b_data_count[2] = \<const0> ;
  assign axi_b_data_count[1] = \<const0> ;
  assign axi_b_data_count[0] = \<const0> ;
  assign axi_b_dbiterr = \<const0> ;
  assign axi_b_overflow = \<const0> ;
  assign axi_b_prog_empty = \<const1> ;
  assign axi_b_prog_full = \<const0> ;
  assign axi_b_rd_data_count[4] = \<const0> ;
  assign axi_b_rd_data_count[3] = \<const0> ;
  assign axi_b_rd_data_count[2] = \<const0> ;
  assign axi_b_rd_data_count[1] = \<const0> ;
  assign axi_b_rd_data_count[0] = \<const0> ;
  assign axi_b_sbiterr = \<const0> ;
  assign axi_b_underflow = \<const0> ;
  assign axi_b_wr_data_count[4] = \<const0> ;
  assign axi_b_wr_data_count[3] = \<const0> ;
  assign axi_b_wr_data_count[2] = \<const0> ;
  assign axi_b_wr_data_count[1] = \<const0> ;
  assign axi_b_wr_data_count[0] = \<const0> ;
  assign axi_r_data_count[10] = \<const0> ;
  assign axi_r_data_count[9] = \<const0> ;
  assign axi_r_data_count[8] = \<const0> ;
  assign axi_r_data_count[7] = \<const0> ;
  assign axi_r_data_count[6] = \<const0> ;
  assign axi_r_data_count[5] = \<const0> ;
  assign axi_r_data_count[4] = \<const0> ;
  assign axi_r_data_count[3] = \<const0> ;
  assign axi_r_data_count[2] = \<const0> ;
  assign axi_r_data_count[1] = \<const0> ;
  assign axi_r_data_count[0] = \<const0> ;
  assign axi_r_dbiterr = \<const0> ;
  assign axi_r_overflow = \<const0> ;
  assign axi_r_prog_empty = \<const1> ;
  assign axi_r_prog_full = \<const0> ;
  assign axi_r_rd_data_count[10] = \<const0> ;
  assign axi_r_rd_data_count[9] = \<const0> ;
  assign axi_r_rd_data_count[8] = \<const0> ;
  assign axi_r_rd_data_count[7] = \<const0> ;
  assign axi_r_rd_data_count[6] = \<const0> ;
  assign axi_r_rd_data_count[5] = \<const0> ;
  assign axi_r_rd_data_count[4] = \<const0> ;
  assign axi_r_rd_data_count[3] = \<const0> ;
  assign axi_r_rd_data_count[2] = \<const0> ;
  assign axi_r_rd_data_count[1] = \<const0> ;
  assign axi_r_rd_data_count[0] = \<const0> ;
  assign axi_r_sbiterr = \<const0> ;
  assign axi_r_underflow = \<const0> ;
  assign axi_r_wr_data_count[10] = \<const0> ;
  assign axi_r_wr_data_count[9] = \<const0> ;
  assign axi_r_wr_data_count[8] = \<const0> ;
  assign axi_r_wr_data_count[7] = \<const0> ;
  assign axi_r_wr_data_count[6] = \<const0> ;
  assign axi_r_wr_data_count[5] = \<const0> ;
  assign axi_r_wr_data_count[4] = \<const0> ;
  assign axi_r_wr_data_count[3] = \<const0> ;
  assign axi_r_wr_data_count[2] = \<const0> ;
  assign axi_r_wr_data_count[1] = \<const0> ;
  assign axi_r_wr_data_count[0] = \<const0> ;
  assign axi_w_data_count[10] = \<const0> ;
  assign axi_w_data_count[9] = \<const0> ;
  assign axi_w_data_count[8] = \<const0> ;
  assign axi_w_data_count[7] = \<const0> ;
  assign axi_w_data_count[6] = \<const0> ;
  assign axi_w_data_count[5] = \<const0> ;
  assign axi_w_data_count[4] = \<const0> ;
  assign axi_w_data_count[3] = \<const0> ;
  assign axi_w_data_count[2] = \<const0> ;
  assign axi_w_data_count[1] = \<const0> ;
  assign axi_w_data_count[0] = \<const0> ;
  assign axi_w_dbiterr = \<const0> ;
  assign axi_w_overflow = \<const0> ;
  assign axi_w_prog_empty = \<const1> ;
  assign axi_w_prog_full = \<const0> ;
  assign axi_w_rd_data_count[10] = \<const0> ;
  assign axi_w_rd_data_count[9] = \<const0> ;
  assign axi_w_rd_data_count[8] = \<const0> ;
  assign axi_w_rd_data_count[7] = \<const0> ;
  assign axi_w_rd_data_count[6] = \<const0> ;
  assign axi_w_rd_data_count[5] = \<const0> ;
  assign axi_w_rd_data_count[4] = \<const0> ;
  assign axi_w_rd_data_count[3] = \<const0> ;
  assign axi_w_rd_data_count[2] = \<const0> ;
  assign axi_w_rd_data_count[1] = \<const0> ;
  assign axi_w_rd_data_count[0] = \<const0> ;
  assign axi_w_sbiterr = \<const0> ;
  assign axi_w_underflow = \<const0> ;
  assign axi_w_wr_data_count[10] = \<const0> ;
  assign axi_w_wr_data_count[9] = \<const0> ;
  assign axi_w_wr_data_count[8] = \<const0> ;
  assign axi_w_wr_data_count[7] = \<const0> ;
  assign axi_w_wr_data_count[6] = \<const0> ;
  assign axi_w_wr_data_count[5] = \<const0> ;
  assign axi_w_wr_data_count[4] = \<const0> ;
  assign axi_w_wr_data_count[3] = \<const0> ;
  assign axi_w_wr_data_count[2] = \<const0> ;
  assign axi_w_wr_data_count[1] = \<const0> ;
  assign axi_w_wr_data_count[0] = \<const0> ;
  assign axis_data_count[10] = \<const0> ;
  assign axis_data_count[9] = \<const0> ;
  assign axis_data_count[8] = \<const0> ;
  assign axis_data_count[7] = \<const0> ;
  assign axis_data_count[6] = \<const0> ;
  assign axis_data_count[5] = \<const0> ;
  assign axis_data_count[4] = \<const0> ;
  assign axis_data_count[3] = \<const0> ;
  assign axis_data_count[2] = \<const0> ;
  assign axis_data_count[1] = \<const0> ;
  assign axis_data_count[0] = \<const0> ;
  assign axis_dbiterr = \<const0> ;
  assign axis_overflow = \<const0> ;
  assign axis_prog_empty = \<const1> ;
  assign axis_prog_full = \<const0> ;
  assign axis_rd_data_count[10] = \<const0> ;
  assign axis_rd_data_count[9] = \<const0> ;
  assign axis_rd_data_count[8] = \<const0> ;
  assign axis_rd_data_count[7] = \<const0> ;
  assign axis_rd_data_count[6] = \<const0> ;
  assign axis_rd_data_count[5] = \<const0> ;
  assign axis_rd_data_count[4] = \<const0> ;
  assign axis_rd_data_count[3] = \<const0> ;
  assign axis_rd_data_count[2] = \<const0> ;
  assign axis_rd_data_count[1] = \<const0> ;
  assign axis_rd_data_count[0] = \<const0> ;
  assign axis_sbiterr = \<const0> ;
  assign axis_underflow = \<const0> ;
  assign axis_wr_data_count[10] = \<const0> ;
  assign axis_wr_data_count[9] = \<const0> ;
  assign axis_wr_data_count[8] = \<const0> ;
  assign axis_wr_data_count[7] = \<const0> ;
  assign axis_wr_data_count[6] = \<const0> ;
  assign axis_wr_data_count[5] = \<const0> ;
  assign axis_wr_data_count[4] = \<const0> ;
  assign axis_wr_data_count[3] = \<const0> ;
  assign axis_wr_data_count[2] = \<const0> ;
  assign axis_wr_data_count[1] = \<const0> ;
  assign axis_wr_data_count[0] = \<const0> ;
  assign data_count[3] = \<const0> ;
  assign data_count[2] = \<const0> ;
  assign data_count[1] = \<const0> ;
  assign data_count[0] = \<const0> ;
  assign dbiterr = \<const0> ;
  assign m_axi_araddr[31] = \<const0> ;
  assign m_axi_araddr[30] = \<const0> ;
  assign m_axi_araddr[29] = \<const0> ;
  assign m_axi_araddr[28] = \<const0> ;
  assign m_axi_araddr[27] = \<const0> ;
  assign m_axi_araddr[26] = \<const0> ;
  assign m_axi_araddr[25] = \<const0> ;
  assign m_axi_araddr[24] = \<const0> ;
  assign m_axi_araddr[23] = \<const0> ;
  assign m_axi_araddr[22] = \<const0> ;
  assign m_axi_araddr[21] = \<const0> ;
  assign m_axi_araddr[20] = \<const0> ;
  assign m_axi_araddr[19] = \<const0> ;
  assign m_axi_araddr[18] = \<const0> ;
  assign m_axi_araddr[17] = \<const0> ;
  assign m_axi_araddr[16] = \<const0> ;
  assign m_axi_araddr[15] = \<const0> ;
  assign m_axi_araddr[14] = \<const0> ;
  assign m_axi_araddr[13] = \<const0> ;
  assign m_axi_araddr[12] = \<const0> ;
  assign m_axi_araddr[11] = \<const0> ;
  assign m_axi_araddr[10] = \<const0> ;
  assign m_axi_araddr[9] = \<const0> ;
  assign m_axi_araddr[8] = \<const0> ;
  assign m_axi_araddr[7] = \<const0> ;
  assign m_axi_araddr[6] = \<const0> ;
  assign m_axi_araddr[5] = \<const0> ;
  assign m_axi_araddr[4] = \<const0> ;
  assign m_axi_araddr[3] = \<const0> ;
  assign m_axi_araddr[2] = \<const0> ;
  assign m_axi_araddr[1] = \<const0> ;
  assign m_axi_araddr[0] = \<const0> ;
  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const0> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const0> ;
  assign m_axi_arcache[0] = \<const0> ;
  assign m_axi_arid[0] = \<const0> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3] = \<const0> ;
  assign m_axi_arlen[2] = \<const0> ;
  assign m_axi_arlen[1] = \<const0> ;
  assign m_axi_arlen[0] = \<const0> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const0> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_arvalid = \<const0> ;
  assign m_axi_awaddr[31] = \<const0> ;
  assign m_axi_awaddr[30] = \<const0> ;
  assign m_axi_awaddr[29] = \<const0> ;
  assign m_axi_awaddr[28] = \<const0> ;
  assign m_axi_awaddr[27] = \<const0> ;
  assign m_axi_awaddr[26] = \<const0> ;
  assign m_axi_awaddr[25] = \<const0> ;
  assign m_axi_awaddr[24] = \<const0> ;
  assign m_axi_awaddr[23] = \<const0> ;
  assign m_axi_awaddr[22] = \<const0> ;
  assign m_axi_awaddr[21] = \<const0> ;
  assign m_axi_awaddr[20] = \<const0> ;
  assign m_axi_awaddr[19] = \<const0> ;
  assign m_axi_awaddr[18] = \<const0> ;
  assign m_axi_awaddr[17] = \<const0> ;
  assign m_axi_awaddr[16] = \<const0> ;
  assign m_axi_awaddr[15] = \<const0> ;
  assign m_axi_awaddr[14] = \<const0> ;
  assign m_axi_awaddr[13] = \<const0> ;
  assign m_axi_awaddr[12] = \<const0> ;
  assign m_axi_awaddr[11] = \<const0> ;
  assign m_axi_awaddr[10] = \<const0> ;
  assign m_axi_awaddr[9] = \<const0> ;
  assign m_axi_awaddr[8] = \<const0> ;
  assign m_axi_awaddr[7] = \<const0> ;
  assign m_axi_awaddr[6] = \<const0> ;
  assign m_axi_awaddr[5] = \<const0> ;
  assign m_axi_awaddr[4] = \<const0> ;
  assign m_axi_awaddr[3] = \<const0> ;
  assign m_axi_awaddr[2] = \<const0> ;
  assign m_axi_awaddr[1] = \<const0> ;
  assign m_axi_awaddr[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \<const0> ;
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const0> ;
  assign m_axi_awcache[0] = \<const0> ;
  assign m_axi_awid[0] = \<const0> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3] = \<const0> ;
  assign m_axi_awlen[2] = \<const0> ;
  assign m_axi_awlen[1] = \<const0> ;
  assign m_axi_awlen[0] = \<const0> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \<const0> ;
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_awvalid = \<const0> ;
  assign m_axi_bready = \<const0> ;
  assign m_axi_rready = \<const0> ;
  assign m_axi_wdata[63] = \<const0> ;
  assign m_axi_wdata[62] = \<const0> ;
  assign m_axi_wdata[61] = \<const0> ;
  assign m_axi_wdata[60] = \<const0> ;
  assign m_axi_wdata[59] = \<const0> ;
  assign m_axi_wdata[58] = \<const0> ;
  assign m_axi_wdata[57] = \<const0> ;
  assign m_axi_wdata[56] = \<const0> ;
  assign m_axi_wdata[55] = \<const0> ;
  assign m_axi_wdata[54] = \<const0> ;
  assign m_axi_wdata[53] = \<const0> ;
  assign m_axi_wdata[52] = \<const0> ;
  assign m_axi_wdata[51] = \<const0> ;
  assign m_axi_wdata[50] = \<const0> ;
  assign m_axi_wdata[49] = \<const0> ;
  assign m_axi_wdata[48] = \<const0> ;
  assign m_axi_wdata[47] = \<const0> ;
  assign m_axi_wdata[46] = \<const0> ;
  assign m_axi_wdata[45] = \<const0> ;
  assign m_axi_wdata[44] = \<const0> ;
  assign m_axi_wdata[43] = \<const0> ;
  assign m_axi_wdata[42] = \<const0> ;
  assign m_axi_wdata[41] = \<const0> ;
  assign m_axi_wdata[40] = \<const0> ;
  assign m_axi_wdata[39] = \<const0> ;
  assign m_axi_wdata[38] = \<const0> ;
  assign m_axi_wdata[37] = \<const0> ;
  assign m_axi_wdata[36] = \<const0> ;
  assign m_axi_wdata[35] = \<const0> ;
  assign m_axi_wdata[34] = \<const0> ;
  assign m_axi_wdata[33] = \<const0> ;
  assign m_axi_wdata[32] = \<const0> ;
  assign m_axi_wdata[31] = \<const0> ;
  assign m_axi_wdata[30] = \<const0> ;
  assign m_axi_wdata[29] = \<const0> ;
  assign m_axi_wdata[28] = \<const0> ;
  assign m_axi_wdata[27] = \<const0> ;
  assign m_axi_wdata[26] = \<const0> ;
  assign m_axi_wdata[25] = \<const0> ;
  assign m_axi_wdata[24] = \<const0> ;
  assign m_axi_wdata[23] = \<const0> ;
  assign m_axi_wdata[22] = \<const0> ;
  assign m_axi_wdata[21] = \<const0> ;
  assign m_axi_wdata[20] = \<const0> ;
  assign m_axi_wdata[19] = \<const0> ;
  assign m_axi_wdata[18] = \<const0> ;
  assign m_axi_wdata[17] = \<const0> ;
  assign m_axi_wdata[16] = \<const0> ;
  assign m_axi_wdata[15] = \<const0> ;
  assign m_axi_wdata[14] = \<const0> ;
  assign m_axi_wdata[13] = \<const0> ;
  assign m_axi_wdata[12] = \<const0> ;
  assign m_axi_wdata[11] = \<const0> ;
  assign m_axi_wdata[10] = \<const0> ;
  assign m_axi_wdata[9] = \<const0> ;
  assign m_axi_wdata[8] = \<const0> ;
  assign m_axi_wdata[7] = \<const0> ;
  assign m_axi_wdata[6] = \<const0> ;
  assign m_axi_wdata[5] = \<const0> ;
  assign m_axi_wdata[4] = \<const0> ;
  assign m_axi_wdata[3] = \<const0> ;
  assign m_axi_wdata[2] = \<const0> ;
  assign m_axi_wdata[1] = \<const0> ;
  assign m_axi_wdata[0] = \<const0> ;
  assign m_axi_wid[0] = \<const0> ;
  assign m_axi_wlast = \<const0> ;
  assign m_axi_wstrb[7] = \<const0> ;
  assign m_axi_wstrb[6] = \<const0> ;
  assign m_axi_wstrb[5] = \<const0> ;
  assign m_axi_wstrb[4] = \<const0> ;
  assign m_axi_wstrb[3] = \<const0> ;
  assign m_axi_wstrb[2] = \<const0> ;
  assign m_axi_wstrb[1] = \<const0> ;
  assign m_axi_wstrb[0] = \<const0> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axi_wvalid = \<const0> ;
  assign m_axis_tdata[7] = \<const0> ;
  assign m_axis_tdata[6] = \<const0> ;
  assign m_axis_tdata[5] = \<const0> ;
  assign m_axis_tdata[4] = \<const0> ;
  assign m_axis_tdata[3] = \<const0> ;
  assign m_axis_tdata[2] = \<const0> ;
  assign m_axis_tdata[1] = \<const0> ;
  assign m_axis_tdata[0] = \<const0> ;
  assign m_axis_tdest[0] = \<const0> ;
  assign m_axis_tid[0] = \<const0> ;
  assign m_axis_tkeep[0] = \<const0> ;
  assign m_axis_tlast = \<const0> ;
  assign m_axis_tstrb[0] = \<const0> ;
  assign m_axis_tuser[3] = \<const0> ;
  assign m_axis_tuser[2] = \<const0> ;
  assign m_axis_tuser[1] = \<const0> ;
  assign m_axis_tuser[0] = \<const0> ;
  assign m_axis_tvalid = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_buser[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_rdata[63] = \<const0> ;
  assign s_axi_rdata[62] = \<const0> ;
  assign s_axi_rdata[61] = \<const0> ;
  assign s_axi_rdata[60] = \<const0> ;
  assign s_axi_rdata[59] = \<const0> ;
  assign s_axi_rdata[58] = \<const0> ;
  assign s_axi_rdata[57] = \<const0> ;
  assign s_axi_rdata[56] = \<const0> ;
  assign s_axi_rdata[55] = \<const0> ;
  assign s_axi_rdata[54] = \<const0> ;
  assign s_axi_rdata[53] = \<const0> ;
  assign s_axi_rdata[52] = \<const0> ;
  assign s_axi_rdata[51] = \<const0> ;
  assign s_axi_rdata[50] = \<const0> ;
  assign s_axi_rdata[49] = \<const0> ;
  assign s_axi_rdata[48] = \<const0> ;
  assign s_axi_rdata[47] = \<const0> ;
  assign s_axi_rdata[46] = \<const0> ;
  assign s_axi_rdata[45] = \<const0> ;
  assign s_axi_rdata[44] = \<const0> ;
  assign s_axi_rdata[43] = \<const0> ;
  assign s_axi_rdata[42] = \<const0> ;
  assign s_axi_rdata[41] = \<const0> ;
  assign s_axi_rdata[40] = \<const0> ;
  assign s_axi_rdata[39] = \<const0> ;
  assign s_axi_rdata[38] = \<const0> ;
  assign s_axi_rdata[37] = \<const0> ;
  assign s_axi_rdata[36] = \<const0> ;
  assign s_axi_rdata[35] = \<const0> ;
  assign s_axi_rdata[34] = \<const0> ;
  assign s_axi_rdata[33] = \<const0> ;
  assign s_axi_rdata[32] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_ruser[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign s_axis_tready = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  gig_eth_hsr_fifo_async_36x16_fifo_generator_v13_2_3_synth inst_fifo_gen
       (.AR(rd_rst_busy),
        .VALID(valid),
        .almost_full(almost_full),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_clk(rd_clk),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_3_synth" *) 
module gig_eth_hsr_fifo_async_36x16_fifo_generator_v13_2_3_synth
   (wr_rst_busy,
    AR,
    empty,
    VALID,
    full,
    dout,
    rd_data_count,
    wr_data_count,
    almost_full,
    wr_en,
    rst,
    wr_clk,
    rd_clk,
    din,
    rd_en);
  output wr_rst_busy;
  output [0:0]AR;
  output empty;
  output VALID;
  output full;
  output [35:0]dout;
  output [4:0]rd_data_count;
  output [4:0]wr_data_count;
  output almost_full;
  input wr_en;
  input rst;
  input wr_clk;
  input rd_clk;
  input [35:0]din;
  input rd_en;

  wire [0:0]AR;
  wire VALID;
  wire almost_full;
  wire [35:0]din;
  wire [35:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire [4:0]rd_data_count;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire [4:0]wr_data_count;
  wire wr_en;
  wire wr_rst_busy;

  gig_eth_hsr_fifo_async_36x16_fifo_generator_top \gconvfifo.rf 
       (.AS(AR),
        .VALID(VALID),
        .almost_full(almost_full),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_clk(rd_clk),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module gig_eth_hsr_fifo_async_36x16_memory
   (dout,
    rd_clk,
    wr_clk,
    tmp_ram_rd_en,
    E,
    SR,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    din,
    \goreg_bm.dout_i_reg[35]_0 );
  output [35:0]dout;
  input rd_clk;
  input wr_clk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [0:0]SR;
  input [3:0]Q;
  input [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [35:0]din;
  input [0:0]\goreg_bm.dout_i_reg[35]_0 ;

  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [35:0]din;
  wire [35:0]dout;
  wire [35:0]doutb;
  wire [0:0]\goreg_bm.dout_i_reg[35]_0 ;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  gig_eth_hsr_fifo_async_36x16_blk_mem_gen_v8_4_2 \gbm.gbmg.gbmga.ngecc.bmg 
       (.D(doutb),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(E),
        .Q(Q),
        .SR(SR),
        .din(din),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[0] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[0]),
        .Q(dout[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[10] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[10]),
        .Q(dout[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[11] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[11]),
        .Q(dout[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[12] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[12]),
        .Q(dout[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[13] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[13]),
        .Q(dout[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[14] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[14]),
        .Q(dout[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[15] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[15]),
        .Q(dout[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[16] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[16]),
        .Q(dout[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[17] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[17]),
        .Q(dout[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[18] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[18]),
        .Q(dout[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[19] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[19]),
        .Q(dout[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[1] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[1]),
        .Q(dout[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[20] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[20]),
        .Q(dout[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[21] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[21]),
        .Q(dout[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[22] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[22]),
        .Q(dout[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[23] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[23]),
        .Q(dout[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[24] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[24]),
        .Q(dout[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[25] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[25]),
        .Q(dout[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[26] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[26]),
        .Q(dout[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[27] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[27]),
        .Q(dout[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[28] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[28]),
        .Q(dout[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[29] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[29]),
        .Q(dout[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[2] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[2]),
        .Q(dout[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[30] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[30]),
        .Q(dout[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[31] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[31]),
        .Q(dout[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[32] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[32]),
        .Q(dout[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[33] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[33]),
        .Q(dout[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[34] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[34]),
        .Q(dout[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[35] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[35]),
        .Q(dout[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[3] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[3]),
        .Q(dout[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[4] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[4]),
        .Q(dout[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[5] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[5]),
        .Q(dout[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[6] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[6]),
        .Q(dout[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[7] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[7]),
        .Q(dout[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[8] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[8]),
        .Q(dout[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[9] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[9]),
        .Q(dout[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module gig_eth_hsr_fifo_async_36x16_rd_bin_cntr
   (\gc0.count_reg[0]_0 ,
    D,
    \dest_out_bin_ff_reg[2] ,
    Q,
    WR_PNTR_RD,
    E,
    out,
    \g_rd.gvalid_low.rd_dc_i_reg[2] ,
    rd_clk,
    AS);
  output \gc0.count_reg[0]_0 ;
  output [0:0]D;
  output [0:0]\dest_out_bin_ff_reg[2] ;
  output [3:0]Q;
  input [3:0]WR_PNTR_RD;
  input [0:0]E;
  input out;
  input [0:0]\g_rd.gvalid_low.rd_dc_i_reg[2] ;
  input rd_clk;
  input [0:0]AS;

  wire [0:0]AS;
  wire [0:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [3:0]WR_PNTR_RD;
  wire [0:0]\dest_out_bin_ff_reg[2] ;
  wire [1:1]diff_wr_rd;
  wire \g_rd.gvalid_low.rd_dc_i[2]_i_3_n_0 ;
  wire [0:0]\g_rd.gvalid_low.rd_dc_i_reg[2] ;
  wire \gc0.count_reg[0]_0 ;
  wire out;
  wire [3:0]plusOp__0;
  wire ram_empty_i_i_4_n_0;
  wire rd_clk;
  wire [3:0]rd_pntr_plus1;

  LUT6 #(
    .INIT(64'h8228288200000000)) 
    \g_rd.gvalid_low.rd_dc_i[2]_i_1 
       (.I0(out),
        .I1(diff_wr_rd),
        .I2(WR_PNTR_RD[2]),
        .I3(Q[2]),
        .I4(\g_rd.gvalid_low.rd_dc_i[2]_i_3_n_0 ),
        .I5(\g_rd.gvalid_low.rd_dc_i_reg[2] ),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \g_rd.gvalid_low.rd_dc_i[2]_i_2 
       (.I0(Q[0]),
        .I1(WR_PNTR_RD[0]),
        .I2(Q[1]),
        .I3(WR_PNTR_RD[1]),
        .O(diff_wr_rd));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hDD4D)) 
    \g_rd.gvalid_low.rd_dc_i[2]_i_3 
       (.I0(Q[1]),
        .I1(WR_PNTR_RD[1]),
        .I2(Q[0]),
        .I3(WR_PNTR_RD[0]),
        .O(\g_rd.gvalid_low.rd_dc_i[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \g_rd.gvalid_low.rd_dc_i[4]_i_2 
       (.I0(\g_rd.gvalid_low.rd_dc_i[2]_i_3_n_0 ),
        .I1(WR_PNTR_RD[2]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(WR_PNTR_RD[3]),
        .O(\dest_out_bin_ff_reg[2] ));
  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1 
       (.I0(rd_pntr_plus1[0]),
        .O(plusOp__0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1 
       (.I0(rd_pntr_plus1[0]),
        .I1(rd_pntr_plus1[1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1 
       (.I0(rd_pntr_plus1[0]),
        .I1(rd_pntr_plus1[1]),
        .I2(rd_pntr_plus1[2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1 
       (.I0(rd_pntr_plus1[1]),
        .I1(rd_pntr_plus1[0]),
        .I2(rd_pntr_plus1[2]),
        .I3(rd_pntr_plus1[3]),
        .O(plusOp__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AS),
        .D(rd_pntr_plus1[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AS),
        .D(rd_pntr_plus1[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AS),
        .D(rd_pntr_plus1[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AS),
        .D(rd_pntr_plus1[3]),
        .Q(Q[3]));
  FDPE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(plusOp__0[0]),
        .PRE(AS),
        .Q(rd_pntr_plus1[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AS),
        .D(plusOp__0[1]),
        .Q(rd_pntr_plus1[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AS),
        .D(plusOp__0[2]),
        .Q(rd_pntr_plus1[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AS),
        .D(plusOp__0[3]),
        .Q(rd_pntr_plus1[3]));
  LUT6 #(
    .INIT(64'h8200008200000000)) 
    ram_empty_i_i_3
       (.I0(ram_empty_i_i_4_n_0),
        .I1(rd_pntr_plus1[0]),
        .I2(WR_PNTR_RD[0]),
        .I3(rd_pntr_plus1[1]),
        .I4(WR_PNTR_RD[1]),
        .I5(E),
        .O(\gc0.count_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_empty_i_i_4
       (.I0(rd_pntr_plus1[2]),
        .I1(WR_PNTR_RD[2]),
        .I2(rd_pntr_plus1[3]),
        .I3(WR_PNTR_RD[3]),
        .O(ram_empty_i_i_4_n_0));
endmodule

(* ORIG_REF_NAME = "rd_dc_fwft_ext_as" *) 
module gig_eth_hsr_fifo_async_36x16_rd_dc_fwft_ext_as
   (rd_data_count,
    D,
    rd_clk,
    AS);
  output [4:0]rd_data_count;
  input [4:0]D;
  input rd_clk;
  input [0:0]AS;

  wire [0:0]AS;
  wire [4:0]D;
  wire rd_clk;
  wire [4:0]rd_data_count;

  FDCE #(
    .INIT(1'b0)) 
    \g_rd.gvalid_low.rd_dc_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(AS),
        .D(D[0]),
        .Q(rd_data_count[0]));
  FDCE #(
    .INIT(1'b0)) 
    \g_rd.gvalid_low.rd_dc_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(AS),
        .D(D[1]),
        .Q(rd_data_count[1]));
  FDCE #(
    .INIT(1'b0)) 
    \g_rd.gvalid_low.rd_dc_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(AS),
        .D(D[2]),
        .Q(rd_data_count[2]));
  FDCE #(
    .INIT(1'b0)) 
    \g_rd.gvalid_low.rd_dc_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(AS),
        .D(D[3]),
        .Q(rd_data_count[3]));
  FDCE #(
    .INIT(1'b0)) 
    \g_rd.gvalid_low.rd_dc_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(AS),
        .D(D[4]),
        .Q(rd_data_count[4]));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module gig_eth_hsr_fifo_async_36x16_rd_fwft
   (out,
    empty,
    \gpregsm1.user_valid_reg_0 ,
    tmp_ram_rd_en,
    E,
    ram_empty_fb_i_reg,
    D,
    rd_clk,
    AS,
    rd_en,
    \gpregsm1.curr_fwft_state_reg[1]_0 ,
    \g_rd.gvalid_low.rd_dc_i_reg[4] ,
    diff_wr_rd,
    WR_PNTR_RD,
    Q);
  output [0:0]out;
  output empty;
  output \gpregsm1.user_valid_reg_0 ;
  output tmp_ram_rd_en;
  output [0:0]E;
  output [0:0]ram_empty_fb_i_reg;
  output [3:0]D;
  input rd_clk;
  input [0:0]AS;
  input rd_en;
  input \gpregsm1.curr_fwft_state_reg[1]_0 ;
  input \g_rd.gvalid_low.rd_dc_i_reg[4] ;
  input [0:0]diff_wr_rd;
  input [1:0]WR_PNTR_RD;
  input [1:0]Q;

  wire [0:0]AS;
  wire [3:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [1:0]WR_PNTR_RD;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i0;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  wire [0:0]diff_wr_rd;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i0;
  wire \g_rd.gvalid_low.rd_dc_i_reg[4] ;
  wire \gpregsm1.curr_fwft_state_reg[1]_0 ;
  wire [1:0]next_fwft_state;
  wire [0:0]ram_empty_fb_i_reg;
  wire rd_clk;
  wire rd_en;
  wire tmp_ram_rd_en;
  (* DONT_TOUCH *) wire user_valid;

  assign empty = empty_fwft_i;
  assign \gpregsm1.user_valid_reg_0  = user_valid;
  assign out[0] = curr_fwft_state[1];
  LUT5 #(
    .INIT(32'hFFFF4555)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1 
       (.I0(\gpregsm1.curr_fwft_state_reg[1]_0 ),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .I4(AS),
        .O(tmp_ram_rd_en));
  LUT5 #(
    .INIT(32'hFFCB8000)) 
    aempty_fwft_fb_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(\gpregsm1.curr_fwft_state_reg[1]_0 ),
        .I4(aempty_fwft_fb_i),
        .O(aempty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(AS),
        .Q(aempty_fwft_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(AS),
        .Q(aempty_fwft_i));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_i),
        .O(empty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(AS),
        .Q(empty_fwft_fb_i));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_o_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_o_i),
        .O(empty_fwft_fb_o_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i0),
        .PRE(AS),
        .Q(empty_fwft_fb_o_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(AS),
        .Q(empty_fwft_i));
  LUT4 #(
    .INIT(16'h28AA)) 
    \g_rd.gvalid_low.rd_dc_i[0]_i_1 
       (.I0(user_valid),
        .I1(WR_PNTR_RD[0]),
        .I2(Q[0]),
        .I3(curr_fwft_state[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hA20808A200000000)) 
    \g_rd.gvalid_low.rd_dc_i[1]_i_1 
       (.I0(user_valid),
        .I1(Q[0]),
        .I2(WR_PNTR_RD[0]),
        .I3(Q[1]),
        .I4(WR_PNTR_RD[1]),
        .I5(curr_fwft_state[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h2800)) 
    \g_rd.gvalid_low.rd_dc_i[3]_i_1 
       (.I0(user_valid),
        .I1(\g_rd.gvalid_low.rd_dc_i_reg[4] ),
        .I2(diff_wr_rd),
        .I3(curr_fwft_state[1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h8000)) 
    \g_rd.gvalid_low.rd_dc_i[4]_i_1 
       (.I0(user_valid),
        .I1(diff_wr_rd),
        .I2(\g_rd.gvalid_low.rd_dc_i_reg[4] ),
        .I3(curr_fwft_state[1]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h4555)) 
    \gc0.count_d1[3]_i_1 
       (.I0(\gpregsm1.curr_fwft_state_reg[1]_0 ),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .O(ram_empty_fb_i_reg));
  LUT3 #(
    .INIT(8'hA2)) 
    \goreg_bm.dout_i[35]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(rd_en),
        .O(E));
  LUT3 #(
    .INIT(8'hBA)) 
    \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state[0]));
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .I3(\gpregsm1.curr_fwft_state_reg[1]_0 ),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(AS),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(AS),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(AS),
        .D(next_fwft_state[0]),
        .Q(user_valid));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module gig_eth_hsr_fifo_async_36x16_rd_logic
   (empty,
    out,
    tmp_ram_rd_en,
    \gc0.count_reg[0] ,
    E,
    Q,
    rd_data_count,
    ram_empty_fb_i_reg,
    rd_clk,
    AS,
    rd_en,
    WR_PNTR_RD,
    \g_rd.gvalid_low.rd_dc_i_reg[4] );
  output empty;
  output out;
  output tmp_ram_rd_en;
  output \gc0.count_reg[0] ;
  output [0:0]E;
  output [3:0]Q;
  output [4:0]rd_data_count;
  input ram_empty_fb_i_reg;
  input rd_clk;
  input [0:0]AS;
  input rd_en;
  input [3:0]WR_PNTR_RD;
  input \g_rd.gvalid_low.rd_dc_i_reg[4] ;

  wire [0:0]AS;
  wire [0:0]E;
  wire [3:0]Q;
  wire [3:0]WR_PNTR_RD;
  wire [3:3]diff_wr_rd;
  wire empty;
  wire \g_rd.gvalid_low.rd_dc_i_reg[4] ;
  wire \gc0.count_reg[0] ;
  wire \gr1.gr1_int.rfwft_n_6 ;
  wire \gr1.gr1_int.rfwft_n_7 ;
  wire \gr1.gr1_int.rfwft_n_8 ;
  wire \gr1.gr1_int.rfwft_n_9 ;
  wire out;
  wire p_2_out;
  wire p_3_out;
  wire p_8_out;
  wire ram_empty_fb_i_reg;
  wire rd_clk;
  wire [4:0]rd_data_count;
  wire rd_en;
  wire rpntr_n_1;
  wire tmp_ram_rd_en;

  gig_eth_hsr_fifo_async_36x16_rd_fwft \gr1.gr1_int.rfwft 
       (.AS(AS),
        .D({\gr1.gr1_int.rfwft_n_6 ,\gr1.gr1_int.rfwft_n_7 ,\gr1.gr1_int.rfwft_n_8 ,\gr1.gr1_int.rfwft_n_9 }),
        .E(E),
        .Q(Q[1:0]),
        .WR_PNTR_RD(WR_PNTR_RD[1:0]),
        .diff_wr_rd(diff_wr_rd),
        .empty(empty),
        .\g_rd.gvalid_low.rd_dc_i_reg[4] (\g_rd.gvalid_low.rd_dc_i_reg[4] ),
        .\gpregsm1.curr_fwft_state_reg[1]_0 (p_2_out),
        .\gpregsm1.user_valid_reg_0 (out),
        .out(p_3_out),
        .ram_empty_fb_i_reg(p_8_out),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .tmp_ram_rd_en(tmp_ram_rd_en));
  gig_eth_hsr_fifo_async_36x16_rd_dc_fwft_ext_as \gr1.grdc2.rdc 
       (.AS(AS),
        .D({\gr1.gr1_int.rfwft_n_6 ,\gr1.gr1_int.rfwft_n_7 ,rpntr_n_1,\gr1.gr1_int.rfwft_n_8 ,\gr1.gr1_int.rfwft_n_9 }),
        .rd_clk(rd_clk),
        .rd_data_count(rd_data_count));
  gig_eth_hsr_fifo_async_36x16_rd_status_flags_as \gras.rsts 
       (.AS(AS),
        .out(p_2_out),
        .ram_empty_fb_i_reg_0(ram_empty_fb_i_reg),
        .rd_clk(rd_clk));
  gig_eth_hsr_fifo_async_36x16_rd_bin_cntr rpntr
       (.AS(AS),
        .D(rpntr_n_1),
        .E(p_8_out),
        .Q(Q),
        .WR_PNTR_RD(WR_PNTR_RD),
        .\dest_out_bin_ff_reg[2] (diff_wr_rd),
        .\g_rd.gvalid_low.rd_dc_i_reg[2] (p_3_out),
        .\gc0.count_reg[0]_0 (\gc0.count_reg[0] ),
        .out(out),
        .rd_clk(rd_clk));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_as" *) 
module gig_eth_hsr_fifo_async_36x16_rd_status_flags_as
   (out,
    ram_empty_fb_i_reg_0,
    rd_clk,
    AS);
  output out;
  input ram_empty_fb_i_reg_0;
  input rd_clk;
  input [0:0]AS;

  wire [0:0]AS;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  wire ram_empty_fb_i_reg_0;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire rd_clk;

  assign out = ram_empty_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(ram_empty_fb_i_reg_0),
        .PRE(AS),
        .Q(ram_empty_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(ram_empty_fb_i_reg_0),
        .PRE(AS),
        .Q(ram_empty_i));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module gig_eth_hsr_fifo_async_36x16_reset_blk_ramfifo
   (AR,
    SR,
    out,
    \grstd1.grst_full.grst_f.rst_d3_reg_0 ,
    wr_rst_busy,
    rst,
    wr_clk,
    rd_clk);
  output [0:0]AR;
  output [0:0]SR;
  output out;
  output \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  output wr_rst_busy;
  input rst;
  input wr_clk;
  input rd_clk;

  wire [0:0]AR;
  wire [0:0]SR;
  wire dest_out;
  wire \grstd1.grst_full.grst_f.rst_d3_i_1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0 ;
  wire rd_clk;
  wire [3:0]rd_rst_wr_ext;
  wire rst;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;
  wire sckt_rd_rst_wr;
  wire wr_clk;
  wire wr_rst_busy;
  wire [1:0]wr_rst_rd_ext;

  assign \grstd1.grst_full.grst_f.rst_d3_reg_0  = rst_d3;
  assign out = rst_d2;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_rst_busy),
        .PRE(rst_wr_reg2),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(rst_wr_reg2),
        .Q(rst_d2));
  LUT2 #(
    .INIT(4'hE)) 
    \grstd1.grst_full.grst_f.rst_d3_i_1 
       (.I0(rst_d2),
        .I1(AR),
        .O(\grstd1.grst_full.grst_f.rst_d3_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_i_1_n_0 ),
        .PRE(rst_wr_reg2),
        .Q(rst_d3));
  FDCE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(rst_wr_reg2),
        .D(sckt_rd_rst_wr),
        .Q(rd_rst_wr_ext[0]));
  FDCE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(rst_wr_reg2),
        .D(rd_rst_wr_ext[0]),
        .Q(rd_rst_wr_ext[1]));
  FDCE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(rst_wr_reg2),
        .D(rd_rst_wr_ext[1]),
        .Q(rd_rst_wr_ext[2]));
  FDCE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(rst_wr_reg2),
        .D(rd_rst_wr_ext[2]),
        .Q(rd_rst_wr_ext[3]));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* INV_DEF_VAL = "1'b1" *) 
  (* RST_ACTIVE_HIGH = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  gig_eth_hsr_fifo_async_36x16_xpm_cdc_async_rst \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst 
       (.dest_arst(rst_rd_reg2),
        .dest_clk(rd_clk),
        .src_arst(rst));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1 
       (.I0(SR),
        .I1(wr_rst_rd_ext[1]),
        .O(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0 ));
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0 ),
        .PRE(rst_rd_reg2),
        .Q(SR));
  LUT3 #(
    .INIT(8'h8A)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1 
       (.I0(AR),
        .I1(rd_rst_wr_ext[0]),
        .I2(rd_rst_wr_ext[1]),
        .O(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0 ));
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0 ),
        .PRE(rst_wr_reg2),
        .Q(AR));
  LUT5 #(
    .INIT(32'hAAAA08AA)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1 
       (.I0(wr_rst_busy),
        .I1(rd_rst_wr_ext[1]),
        .I2(rd_rst_wr_ext[0]),
        .I3(rd_rst_wr_ext[3]),
        .I4(rd_rst_wr_ext[2]),
        .O(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0 ));
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0 ),
        .PRE(rst_wr_reg2),
        .Q(wr_rst_busy));
  FDCE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(rst_rd_reg2),
        .D(dest_out),
        .Q(wr_rst_rd_ext[0]));
  FDCE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(rst_rd_reg2),
        .D(wr_rst_rd_ext[0]),
        .Q(wr_rst_rd_ext[1]));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  gig_eth_hsr_fifo_async_36x16_xpm_cdc_single \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
       (.dest_clk(wr_clk),
        .dest_out(sckt_rd_rst_wr),
        .src_clk(rd_clk),
        .src_in(SR));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  gig_eth_hsr_fifo_async_36x16_xpm_cdc_single__2 \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
       (.dest_clk(rd_clk),
        .dest_out(dest_out),
        .src_clk(wr_clk),
        .src_in(AR));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* INV_DEF_VAL = "1'b1" *) 
  (* RST_ACTIVE_HIGH = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  gig_eth_hsr_fifo_async_36x16_xpm_cdc_async_rst__2 \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst 
       (.dest_arst(rst_wr_reg2),
        .dest_clk(wr_clk),
        .src_arst(rst));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module gig_eth_hsr_fifo_async_36x16_wr_bin_cntr
   (D,
    Q,
    \gic0.gc1.count_reg[3]_0 ,
    \gic0.gc1.count_d1_reg[3]_0 ,
    \gic0.gc1.count_d2_reg[3]_0 ,
    RD_PNTR_WR,
    E,
    wr_clk,
    AR);
  output [2:0]D;
  output [3:0]Q;
  output [3:0]\gic0.gc1.count_reg[3]_0 ;
  output [3:0]\gic0.gc1.count_d1_reg[3]_0 ;
  output [3:0]\gic0.gc1.count_d2_reg[3]_0 ;
  input [2:0]RD_PNTR_WR;
  input [0:0]E;
  input wr_clk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]RD_PNTR_WR;
  wire [3:0]\gic0.gc1.count_d1_reg[3]_0 ;
  wire [3:0]\gic0.gc1.count_d2_reg[3]_0 ;
  wire [3:0]\gic0.gc1.count_reg[3]_0 ;
  wire [3:0]plusOp;
  wire wr_clk;

  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gic0.gc1.count[0]_i_1 
       (.I0(\gic0.gc1.count_reg[3]_0 [0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc1.count[1]_i_1 
       (.I0(\gic0.gc1.count_reg[3]_0 [0]),
        .I1(\gic0.gc1.count_reg[3]_0 [1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gic0.gc1.count[2]_i_1 
       (.I0(\gic0.gc1.count_reg[3]_0 [0]),
        .I1(\gic0.gc1.count_reg[3]_0 [1]),
        .I2(\gic0.gc1.count_reg[3]_0 [2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gic0.gc1.count[3]_i_1 
       (.I0(\gic0.gc1.count_reg[3]_0 [1]),
        .I1(\gic0.gc1.count_reg[3]_0 [0]),
        .I2(\gic0.gc1.count_reg[3]_0 [2]),
        .I3(\gic0.gc1.count_reg[3]_0 [3]),
        .O(plusOp[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d1_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc1.count_reg[3]_0 [0]),
        .Q(\gic0.gc1.count_d1_reg[3]_0 [0]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc1.count_d1_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\gic0.gc1.count_reg[3]_0 [1]),
        .PRE(AR),
        .Q(\gic0.gc1.count_d1_reg[3]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d1_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc1.count_reg[3]_0 [2]),
        .Q(\gic0.gc1.count_d1_reg[3]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d1_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc1.count_reg[3]_0 [3]),
        .Q(\gic0.gc1.count_d1_reg[3]_0 [3]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc1.count_d2_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\gic0.gc1.count_d1_reg[3]_0 [0]),
        .PRE(AR),
        .Q(\gic0.gc1.count_d2_reg[3]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d2_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc1.count_d1_reg[3]_0 [1]),
        .Q(\gic0.gc1.count_d2_reg[3]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d2_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc1.count_d1_reg[3]_0 [2]),
        .Q(\gic0.gc1.count_d2_reg[3]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d2_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc1.count_d1_reg[3]_0 [3]),
        .Q(\gic0.gc1.count_d2_reg[3]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d3_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc1.count_d2_reg[3]_0 [0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d3_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc1.count_d2_reg[3]_0 [1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d3_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc1.count_d2_reg[3]_0 [2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d3_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc1.count_d2_reg[3]_0 [3]),
        .Q(Q[3]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc1.count_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(plusOp[0]),
        .PRE(AR),
        .Q(\gic0.gc1.count_reg[3]_0 [0]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc1.count_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(plusOp[1]),
        .PRE(AR),
        .Q(\gic0.gc1.count_reg[3]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[2]),
        .Q(\gic0.gc1.count_reg[3]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[3]),
        .Q(\gic0.gc1.count_reg[3]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_data_count_i[0]_i_1 
       (.I0(Q[0]),
        .I1(RD_PNTR_WR[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h9699)) 
    \wr_data_count_i[1]_i_1 
       (.I0(Q[1]),
        .I1(RD_PNTR_WR[1]),
        .I2(Q[0]),
        .I3(RD_PNTR_WR[0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h6966696666966966)) 
    \wr_data_count_i[2]_i_1 
       (.I0(Q[2]),
        .I1(RD_PNTR_WR[2]),
        .I2(RD_PNTR_WR[1]),
        .I3(Q[1]),
        .I4(RD_PNTR_WR[0]),
        .I5(Q[0]),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "wr_dc_fwft_ext_as" *) 
module gig_eth_hsr_fifo_async_36x16_wr_dc_fwft_ext_as
   (wr_data_count,
    D,
    wr_clk,
    AR);
  output [4:0]wr_data_count;
  input [4:0]D;
  input wr_clk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [4:0]D;
  wire wr_clk;
  wire [4:0]wr_data_count;

  FDCE #(
    .INIT(1'b0)) 
    \wr_data_count_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[0]),
        .Q(wr_data_count[0]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[1]),
        .Q(wr_data_count[1]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[2]),
        .Q(wr_data_count[2]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[3]),
        .Q(wr_data_count[3]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[4]),
        .Q(wr_data_count[4]));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module gig_eth_hsr_fifo_async_36x16_wr_logic
   (full,
    out,
    almost_full,
    Q,
    E,
    \gic0.gc1.count_reg[3] ,
    \gic0.gc1.count_d1_reg[3] ,
    \gic0.gc1.count_d2_reg[3] ,
    wr_data_count,
    ram_full_i_reg,
    wr_clk,
    \gaf.ram_almost_full_i_reg ,
    \gaf.ram_almost_full_i_reg_0 ,
    RD_PNTR_WR,
    wr_en,
    AR,
    D);
  output full;
  output out;
  output almost_full;
  output [3:0]Q;
  output [0:0]E;
  output [3:0]\gic0.gc1.count_reg[3] ;
  output [3:0]\gic0.gc1.count_d1_reg[3] ;
  output [3:0]\gic0.gc1.count_d2_reg[3] ;
  output [4:0]wr_data_count;
  input ram_full_i_reg;
  input wr_clk;
  input \gaf.ram_almost_full_i_reg ;
  input \gaf.ram_almost_full_i_reg_0 ;
  input [2:0]RD_PNTR_WR;
  input wr_en;
  input [0:0]AR;
  input [1:0]D;

  wire [0:0]AR;
  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]RD_PNTR_WR;
  wire almost_full;
  wire full;
  wire \gaf.ram_almost_full_i_reg ;
  wire \gaf.ram_almost_full_i_reg_0 ;
  wire [3:0]\gic0.gc1.count_d1_reg[3] ;
  wire [3:0]\gic0.gc1.count_d2_reg[3] ;
  wire [3:0]\gic0.gc1.count_reg[3] ;
  wire out;
  wire ram_full_i_reg;
  wire wpntr_n_0;
  wire wpntr_n_1;
  wire wpntr_n_2;
  wire wr_clk;
  wire [4:0]wr_data_count;
  wire wr_en;

  gig_eth_hsr_fifo_async_36x16_wr_dc_fwft_ext_as \gwas.gwdc1.wdcext 
       (.AR(AR),
        .D({D,wpntr_n_0,wpntr_n_1,wpntr_n_2}),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count));
  gig_eth_hsr_fifo_async_36x16_wr_status_flags_as \gwas.wsts 
       (.E(E),
        .almost_full(almost_full),
        .full(full),
        .\gaf.ram_almost_full_i_reg_0 (\gaf.ram_almost_full_i_reg ),
        .\gaf.ram_almost_full_i_reg_1 (\gaf.ram_almost_full_i_reg_0 ),
        .out(out),
        .ram_full_i_reg_0(ram_full_i_reg),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  gig_eth_hsr_fifo_async_36x16_wr_bin_cntr wpntr
       (.AR(AR),
        .D({wpntr_n_0,wpntr_n_1,wpntr_n_2}),
        .E(E),
        .Q(Q),
        .RD_PNTR_WR(RD_PNTR_WR),
        .\gic0.gc1.count_d1_reg[3]_0 (\gic0.gc1.count_d1_reg[3] ),
        .\gic0.gc1.count_d2_reg[3]_0 (\gic0.gc1.count_d2_reg[3] ),
        .\gic0.gc1.count_reg[3]_0 (\gic0.gc1.count_reg[3] ),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_as" *) 
module gig_eth_hsr_fifo_async_36x16_wr_status_flags_as
   (full,
    out,
    almost_full,
    E,
    ram_full_i_reg_0,
    wr_clk,
    \gaf.ram_almost_full_i_reg_0 ,
    \gaf.ram_almost_full_i_reg_1 ,
    wr_en);
  output full;
  output out;
  output almost_full;
  output [0:0]E;
  input ram_full_i_reg_0;
  input wr_clk;
  input \gaf.ram_almost_full_i_reg_0 ;
  input \gaf.ram_almost_full_i_reg_1 ;
  input wr_en;

  wire [0:0]E;
  wire almost_full;
  wire \gaf.ram_almost_full_i_reg_0 ;
  wire \gaf.ram_almost_full_i_reg_1 ;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;
  wire ram_full_i_reg_0;
  wire wr_clk;
  wire wr_en;

  assign full = ram_full_i;
  assign out = ram_full_fb_i;
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(E));
  FDPE #(
    .INIT(1'b1)) 
    \gaf.ram_almost_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gaf.ram_almost_full_i_reg_1 ),
        .PRE(\gaf.ram_almost_full_i_reg_0 ),
        .Q(almost_full));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_full_i_reg_0),
        .PRE(\gaf.ram_almost_full_i_reg_0 ),
        .Q(ram_full_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_full_i_reg_0),
        .PRE(\gaf.ram_almost_full_i_reg_0 ),
        .Q(ram_full_i));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module gig_eth_hsr_fifo_async_36x512_blk_mem_gen_generic_cstr
   (D,
    rd_clk,
    wr_clk,
    tmp_ram_rd_en,
    E,
    SR,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    Q,
    din);
  output [35:0]D;
  input rd_clk;
  input wr_clk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [0:0]SR;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [8:0]Q;
  input [35:0]din;

  wire [35:0]D;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [8:0]Q;
  wire [0:0]SR;
  wire [35:0]din;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  gig_eth_hsr_fifo_async_36x512_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(E),
        .Q(Q),
        .SR(SR),
        .din(din),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module gig_eth_hsr_fifo_async_36x512_blk_mem_gen_prim_width
   (D,
    rd_clk,
    wr_clk,
    tmp_ram_rd_en,
    E,
    SR,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    Q,
    din);
  output [35:0]D;
  input rd_clk;
  input wr_clk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [0:0]SR;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [8:0]Q;
  input [35:0]din;

  wire [35:0]D;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [8:0]Q;
  wire [0:0]SR;
  wire [35:0]din;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  gig_eth_hsr_fifo_async_36x512_blk_mem_gen_prim_wrapper \prim_noinit.ram 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(E),
        .Q(Q),
        .SR(SR),
        .din(din),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module gig_eth_hsr_fifo_async_36x512_blk_mem_gen_prim_wrapper
   (D,
    rd_clk,
    wr_clk,
    tmp_ram_rd_en,
    E,
    SR,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    Q,
    din);
  output [35:0]D;
  input rd_clk;
  input wr_clk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [0:0]SR;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input [8:0]Q;
  input [35:0]din;

  wire [35:0]D;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [0:0]E;
  wire [8:0]Q;
  wire [0:0]SR;
  wire [35:0]din;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({Q,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(rd_clk),
        .CLKBWRCLK(wr_clk),
        .DIADI({din[16:9],din[7:0]}),
        .DIBDI({din[34:27],din[25:18]}),
        .DIPADIP({din[17],din[8]}),
        .DIPBDIP({din[35],din[26]}),
        .DOADO({D[16:9],D[7:0]}),
        .DOBDO({D[34:27],D[25:18]}),
        .DOPADOP({D[17],D[8]}),
        .DOPBDOP({D[35],D[26]}),
        .ENARDEN(tmp_ram_rd_en),
        .ENBWREN(E),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(SR),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({E,E,E,E}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module gig_eth_hsr_fifo_async_36x512_blk_mem_gen_top
   (D,
    rd_clk,
    wr_clk,
    tmp_ram_rd_en,
    E,
    SR,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    Q,
    din);
  output [35:0]D;
  input rd_clk;
  input wr_clk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [0:0]SR;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [8:0]Q;
  input [35:0]din;

  wire [35:0]D;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [8:0]Q;
  wire [0:0]SR;
  wire [35:0]din;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  gig_eth_hsr_fifo_async_36x512_blk_mem_gen_generic_cstr \valid.cstr 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(E),
        .Q(Q),
        .SR(SR),
        .din(din),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2" *) 
module gig_eth_hsr_fifo_async_36x512_blk_mem_gen_v8_4_2
   (D,
    rd_clk,
    wr_clk,
    tmp_ram_rd_en,
    E,
    SR,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    Q,
    din);
  output [35:0]D;
  input rd_clk;
  input wr_clk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [0:0]SR;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [8:0]Q;
  input [35:0]din;

  wire [35:0]D;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [8:0]Q;
  wire [0:0]SR;
  wire [35:0]din;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  gig_eth_hsr_fifo_async_36x512_blk_mem_gen_v8_4_2_synth inst_blk_mem_gen
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(E),
        .Q(Q),
        .SR(SR),
        .din(din),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2_synth" *) 
module gig_eth_hsr_fifo_async_36x512_blk_mem_gen_v8_4_2_synth
   (D,
    rd_clk,
    wr_clk,
    tmp_ram_rd_en,
    E,
    SR,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    Q,
    din);
  output [35:0]D;
  input rd_clk;
  input wr_clk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [0:0]SR;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [8:0]Q;
  input [35:0]din;

  wire [35:0]D;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [8:0]Q;
  wire [0:0]SR;
  wire [35:0]din;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  gig_eth_hsr_fifo_async_36x512_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(E),
        .Q(Q),
        .SR(SR),
        .din(din),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "clk_x_pntrs" *) 
module gig_eth_hsr_fifo_async_36x512_clk_x_pntrs
   (\dest_out_bin_ff_reg[8] ,
    WR_PNTR_RD,
    \dest_out_bin_ff_reg[7] ,
    \dest_out_bin_ff_reg[5] ,
    \dest_out_bin_ff_reg[2] ,
    \dest_out_bin_ff_reg[0] ,
    S,
    \dest_out_bin_ff_reg[3] ,
    \dest_out_bin_ff_reg[8]_0 ,
    v1_reg,
    RD_PNTR_WR,
    v1_reg_0,
    v1_reg_1,
    v1_reg_2,
    D,
    \dest_out_bin_ff_reg[7]_0 ,
    Q,
    \gmux.gm[3].gms.ms ,
    \gmux.gm[3].gms.ms_0 ,
    \gmux.gm[3].gms.ms_1 ,
    \gmux.gm[4].gms.ms ,
    out,
    \g_rd.gvalid_low.rd_dc_i_reg[9] ,
    diff_wr_rd,
    \g_rd.gvalid_low.rd_dc_i_reg[5] ,
    wr_clk,
    \src_gray_ff_reg[8] ,
    rd_clk);
  output \dest_out_bin_ff_reg[8] ;
  output [7:0]WR_PNTR_RD;
  output \dest_out_bin_ff_reg[7] ;
  output \dest_out_bin_ff_reg[5] ;
  output \dest_out_bin_ff_reg[2] ;
  output \dest_out_bin_ff_reg[0] ;
  output [3:0]S;
  output [3:0]\dest_out_bin_ff_reg[3] ;
  output [0:0]\dest_out_bin_ff_reg[8]_0 ;
  output [3:0]v1_reg;
  output [8:0]RD_PNTR_WR;
  output [3:0]v1_reg_0;
  output [3:0]v1_reg_1;
  output [0:0]v1_reg_2;
  output [5:0]D;
  output \dest_out_bin_ff_reg[7]_0 ;
  input [8:0]Q;
  input [7:0]\gmux.gm[3].gms.ms ;
  input [7:0]\gmux.gm[3].gms.ms_0 ;
  input [7:0]\gmux.gm[3].gms.ms_1 ;
  input [0:0]\gmux.gm[4].gms.ms ;
  input out;
  input [0:0]\g_rd.gvalid_low.rd_dc_i_reg[9] ;
  input [7:0]diff_wr_rd;
  input \g_rd.gvalid_low.rd_dc_i_reg[5] ;
  input wr_clk;
  input [8:0]\src_gray_ff_reg[8] ;
  input rd_clk;

  wire [5:0]D;
  wire [8:0]Q;
  wire [8:0]RD_PNTR_WR;
  wire [3:0]S;
  wire [7:0]WR_PNTR_RD;
  wire \dest_out_bin_ff_reg[0] ;
  wire \dest_out_bin_ff_reg[2] ;
  wire [3:0]\dest_out_bin_ff_reg[3] ;
  wire \dest_out_bin_ff_reg[5] ;
  wire \dest_out_bin_ff_reg[7] ;
  wire \dest_out_bin_ff_reg[7]_0 ;
  wire \dest_out_bin_ff_reg[8] ;
  wire [0:0]\dest_out_bin_ff_reg[8]_0 ;
  wire [7:0]diff_wr_rd;
  wire \g_rd.gvalid_low.rd_dc_i_reg[5] ;
  wire [0:0]\g_rd.gvalid_low.rd_dc_i_reg[9] ;
  wire [7:0]\gmux.gm[3].gms.ms ;
  wire [7:0]\gmux.gm[3].gms.ms_0 ;
  wire [7:0]\gmux.gm[3].gms.ms_1 ;
  wire [0:0]\gmux.gm[4].gms.ms ;
  wire out;
  wire [8:8]p_24_out;
  wire rd_clk;
  wire [8:0]\src_gray_ff_reg[8] ;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;
  wire [3:0]v1_reg_1;
  wire [0:0]v1_reg_2;
  wire wr_clk;

  LUT5 #(
    .INIT(32'h08808080)) 
    \g_rd.gvalid_low.rd_dc_i[3]_i_1 
       (.I0(\g_rd.gvalid_low.rd_dc_i_reg[9] ),
        .I1(out),
        .I2(diff_wr_rd[2]),
        .I3(diff_wr_rd[0]),
        .I4(diff_wr_rd[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0880808080808080)) 
    \g_rd.gvalid_low.rd_dc_i[4]_i_1 
       (.I0(\g_rd.gvalid_low.rd_dc_i_reg[9] ),
        .I1(out),
        .I2(diff_wr_rd[3]),
        .I3(diff_wr_rd[1]),
        .I4(diff_wr_rd[0]),
        .I5(diff_wr_rd[2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h2888888888888888)) 
    \g_rd.gvalid_low.rd_dc_i[5]_i_1 
       (.I0(\g_rd.gvalid_low.rd_dc_i_reg[5] ),
        .I1(diff_wr_rd[4]),
        .I2(diff_wr_rd[2]),
        .I3(diff_wr_rd[0]),
        .I4(diff_wr_rd[1]),
        .I5(diff_wr_rd[3]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h08808080)) 
    \g_rd.gvalid_low.rd_dc_i[7]_i_1 
       (.I0(\g_rd.gvalid_low.rd_dc_i_reg[9] ),
        .I1(out),
        .I2(diff_wr_rd[6]),
        .I3(\dest_out_bin_ff_reg[7]_0 ),
        .I4(diff_wr_rd[5]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h0880808080808080)) 
    \g_rd.gvalid_low.rd_dc_i[8]_i_1 
       (.I0(\g_rd.gvalid_low.rd_dc_i_reg[9] ),
        .I1(out),
        .I2(diff_wr_rd[7]),
        .I3(diff_wr_rd[6]),
        .I4(diff_wr_rd[5]),
        .I5(\dest_out_bin_ff_reg[7]_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \g_rd.gvalid_low.rd_dc_i[9]_i_1 
       (.I0(out),
        .I1(\g_rd.gvalid_low.rd_dc_i_reg[9] ),
        .I2(diff_wr_rd[7]),
        .I3(diff_wr_rd[6]),
        .I4(diff_wr_rd[5]),
        .I5(\dest_out_bin_ff_reg[7]_0 ),
        .O(D[5]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \g_rd.gvalid_low.rd_dc_i[9]_i_2 
       (.I0(diff_wr_rd[3]),
        .I1(diff_wr_rd[1]),
        .I2(diff_wr_rd[0]),
        .I3(diff_wr_rd[2]),
        .I4(diff_wr_rd[4]),
        .O(\dest_out_bin_ff_reg[7]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1 
       (.I0(RD_PNTR_WR[0]),
        .I1(\gmux.gm[3].gms.ms [0]),
        .I2(RD_PNTR_WR[1]),
        .I3(\gmux.gm[3].gms.ms [1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__0 
       (.I0(RD_PNTR_WR[0]),
        .I1(\gmux.gm[3].gms.ms_0 [0]),
        .I2(RD_PNTR_WR[1]),
        .I3(\gmux.gm[3].gms.ms_0 [1]),
        .O(v1_reg_0[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__1 
       (.I0(RD_PNTR_WR[0]),
        .I1(\gmux.gm[3].gms.ms_1 [0]),
        .I2(RD_PNTR_WR[1]),
        .I3(\gmux.gm[3].gms.ms_1 [1]),
        .O(v1_reg_1[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__3 
       (.I0(WR_PNTR_RD[0]),
        .I1(Q[0]),
        .I2(WR_PNTR_RD[1]),
        .I3(Q[1]),
        .O(\dest_out_bin_ff_reg[0] ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1 
       (.I0(RD_PNTR_WR[2]),
        .I1(\gmux.gm[3].gms.ms [2]),
        .I2(RD_PNTR_WR[3]),
        .I3(\gmux.gm[3].gms.ms [3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__0 
       (.I0(RD_PNTR_WR[2]),
        .I1(\gmux.gm[3].gms.ms_0 [2]),
        .I2(RD_PNTR_WR[3]),
        .I3(\gmux.gm[3].gms.ms_0 [3]),
        .O(v1_reg_0[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__1 
       (.I0(RD_PNTR_WR[2]),
        .I1(\gmux.gm[3].gms.ms_1 [2]),
        .I2(RD_PNTR_WR[3]),
        .I3(\gmux.gm[3].gms.ms_1 [3]),
        .O(v1_reg_1[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__3 
       (.I0(WR_PNTR_RD[2]),
        .I1(Q[2]),
        .I2(WR_PNTR_RD[3]),
        .I3(Q[3]),
        .O(\dest_out_bin_ff_reg[2] ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1 
       (.I0(RD_PNTR_WR[4]),
        .I1(\gmux.gm[3].gms.ms [4]),
        .I2(RD_PNTR_WR[5]),
        .I3(\gmux.gm[3].gms.ms [5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__0 
       (.I0(RD_PNTR_WR[4]),
        .I1(\gmux.gm[3].gms.ms_0 [4]),
        .I2(RD_PNTR_WR[5]),
        .I3(\gmux.gm[3].gms.ms_0 [5]),
        .O(v1_reg_0[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__1 
       (.I0(RD_PNTR_WR[4]),
        .I1(\gmux.gm[3].gms.ms_1 [4]),
        .I2(RD_PNTR_WR[5]),
        .I3(\gmux.gm[3].gms.ms_1 [5]),
        .O(v1_reg_1[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__3 
       (.I0(WR_PNTR_RD[5]),
        .I1(Q[5]),
        .I2(WR_PNTR_RD[4]),
        .I3(Q[4]),
        .O(\dest_out_bin_ff_reg[5] ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1 
       (.I0(RD_PNTR_WR[6]),
        .I1(\gmux.gm[3].gms.ms [6]),
        .I2(RD_PNTR_WR[7]),
        .I3(\gmux.gm[3].gms.ms [7]),
        .O(v1_reg[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__0 
       (.I0(RD_PNTR_WR[6]),
        .I1(\gmux.gm[3].gms.ms_0 [6]),
        .I2(RD_PNTR_WR[7]),
        .I3(\gmux.gm[3].gms.ms_0 [7]),
        .O(v1_reg_0[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__1 
       (.I0(RD_PNTR_WR[6]),
        .I1(\gmux.gm[3].gms.ms_1 [6]),
        .I2(RD_PNTR_WR[7]),
        .I3(\gmux.gm[3].gms.ms_1 [7]),
        .O(v1_reg_1[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__3 
       (.I0(WR_PNTR_RD[7]),
        .I1(Q[7]),
        .I2(WR_PNTR_RD[6]),
        .I3(Q[6]),
        .O(\dest_out_bin_ff_reg[7] ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__2 
       (.I0(p_24_out),
        .I1(\gmux.gm[4].gms.ms ),
        .O(v1_reg_2));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__3 
       (.I0(p_24_out),
        .I1(Q[8]),
        .O(\dest_out_bin_ff_reg[8] ));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__0_i_1__0
       (.I0(WR_PNTR_RD[7]),
        .I1(Q[7]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__0_i_2__0
       (.I0(WR_PNTR_RD[6]),
        .I1(Q[6]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__0_i_3__0
       (.I0(WR_PNTR_RD[5]),
        .I1(Q[5]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__0_i_4__0
       (.I0(WR_PNTR_RD[4]),
        .I1(Q[4]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__1_i_1__0
       (.I0(p_24_out),
        .I1(Q[8]),
        .O(\dest_out_bin_ff_reg[8]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_1__0
       (.I0(WR_PNTR_RD[3]),
        .I1(Q[3]),
        .O(\dest_out_bin_ff_reg[3] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_2__0
       (.I0(WR_PNTR_RD[2]),
        .I1(Q[2]),
        .O(\dest_out_bin_ff_reg[3] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_3__0
       (.I0(WR_PNTR_RD[1]),
        .I1(Q[1]),
        .O(\dest_out_bin_ff_reg[3] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_4__0
       (.I0(WR_PNTR_RD[0]),
        .I1(Q[0]),
        .O(\dest_out_bin_ff_reg[3] [0]));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* REG_OUTPUT = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "9" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  gig_eth_hsr_fifo_async_36x512_xpm_cdc_gray rd_pntr_cdc_inst
       (.dest_clk(wr_clk),
        .dest_out_bin(RD_PNTR_WR),
        .src_clk(rd_clk),
        .src_in_bin(Q));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* REG_OUTPUT = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "9" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  gig_eth_hsr_fifo_async_36x512_xpm_cdc_gray__2 wr_pntr_cdc_inst
       (.dest_clk(rd_clk),
        .dest_out_bin({p_24_out,WR_PNTR_RD}),
        .src_clk(wr_clk),
        .src_in_bin(\src_gray_ff_reg[8] ));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module gig_eth_hsr_fifo_async_36x512_compare
   (comp1,
    \gmux.gm[4].gms.ms_0 ,
    v1_reg);
  output comp1;
  input [3:0]\gmux.gm[4].gms.ms_0 ;
  input [0:0]v1_reg;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp1;
  wire [3:0]\gmux.gm[4].gms.ms_0 ;
  wire [0:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(\gmux.gm[4].gms.ms_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],v1_reg}));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module gig_eth_hsr_fifo_async_36x512_compare_0
   (comp2,
    ram_full_fb_i_reg,
    \gmux.gm[4].gms.ms_0 ,
    v1_reg_0,
    out,
    wr_en,
    comp1,
    ram_full_i_reg);
  output comp2;
  output ram_full_fb_i_reg;
  input [3:0]\gmux.gm[4].gms.ms_0 ;
  input [0:0]v1_reg_0;
  input out;
  input wr_en;
  input comp1;
  input ram_full_i_reg;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp1;
  wire comp2;
  wire [3:0]\gmux.gm[4].gms.ms_0 ;
  wire out;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire [0:0]v1_reg_0;
  wire wr_en;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(\gmux.gm[4].gms.ms_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp2}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],v1_reg_0}));
  LUT5 #(
    .INIT(32'h0000FF20)) 
    ram_full_i_i_1
       (.I0(comp2),
        .I1(out),
        .I2(wr_en),
        .I3(comp1),
        .I4(ram_full_i_reg),
        .O(ram_full_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module gig_eth_hsr_fifo_async_36x512_compare_1
   (wr_en_0,
    \gmux.gm[4].gms.ms_0 ,
    v1_reg_1,
    wr_en,
    comp2,
    \gaf.ram_almost_full_i_reg ,
    out,
    almost_full);
  output wr_en_0;
  input [3:0]\gmux.gm[4].gms.ms_0 ;
  input [0:0]v1_reg_1;
  input wr_en;
  input comp2;
  input \gaf.ram_almost_full_i_reg ;
  input out;
  input almost_full;

  wire almost_full;
  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp2;
  wire comp3;
  wire \gaf.ram_almost_full_i_reg ;
  wire [3:0]\gmux.gm[4].gms.ms_0 ;
  wire out;
  wire [0:0]v1_reg_1;
  wire wr_en;
  wire wr_en_0;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h00FF00F8000000F8)) 
    \gaf.ram_almost_full_i_i_1 
       (.I0(comp3),
        .I1(wr_en),
        .I2(comp2),
        .I3(\gaf.ram_almost_full_i_reg ),
        .I4(out),
        .I5(almost_full),
        .O(wr_en_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(\gmux.gm[4].gms.ms_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp3}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],v1_reg_1}));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module gig_eth_hsr_fifo_async_36x512_compare_2
   (comp0,
    \gmux.gm[1].gms.ms_0 ,
    \gmux.gm[2].gms.ms_0 ,
    \gmux.gm[3].gms.ms_0 ,
    \gmux.gm[4].gms.ms_0 ,
    ram_empty_fb_i_reg);
  output comp0;
  input \gmux.gm[1].gms.ms_0 ;
  input \gmux.gm[2].gms.ms_0 ;
  input \gmux.gm[3].gms.ms_0 ;
  input \gmux.gm[4].gms.ms_0 ;
  input ram_empty_fb_i_reg;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp0;
  wire \gmux.gm[1].gms.ms_0 ;
  wire \gmux.gm[2].gms.ms_0 ;
  wire \gmux.gm[3].gms.ms_0 ;
  wire \gmux.gm[4].gms.ms_0 ;
  wire ram_empty_fb_i_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S({\gmux.gm[4].gms.ms_0 ,\gmux.gm[3].gms.ms_0 ,\gmux.gm[2].gms.ms_0 ,\gmux.gm[1].gms.ms_0 }));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],ram_empty_fb_i_reg}));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module gig_eth_hsr_fifo_async_36x512_compare_3
   (\gpregsm1.curr_fwft_state_reg[0] ,
    \gmux.gm[1].gms.ms_0 ,
    \gmux.gm[2].gms.ms_0 ,
    \gmux.gm[3].gms.ms_0 ,
    \gmux.gm[4].gms.ms_0 ,
    v1_reg,
    ram_empty_fb_i_reg,
    rd_en,
    out,
    comp0);
  output \gpregsm1.curr_fwft_state_reg[0] ;
  input \gmux.gm[1].gms.ms_0 ;
  input \gmux.gm[2].gms.ms_0 ;
  input \gmux.gm[3].gms.ms_0 ;
  input \gmux.gm[4].gms.ms_0 ;
  input [0:0]v1_reg;
  input [1:0]ram_empty_fb_i_reg;
  input rd_en;
  input out;
  input comp0;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp0;
  wire comp1;
  wire \gmux.gm[1].gms.ms_0 ;
  wire \gmux.gm[2].gms.ms_0 ;
  wire \gmux.gm[3].gms.ms_0 ;
  wire \gmux.gm[4].gms.ms_0 ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire out;
  wire [1:0]ram_empty_fb_i_reg;
  wire rd_en;
  wire [0:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S({\gmux.gm[4].gms.ms_0 ,\gmux.gm[3].gms.ms_0 ,\gmux.gm[2].gms.ms_0 ,\gmux.gm[1].gms.ms_0 }));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],v1_reg}));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000DF00)) 
    ram_empty_i_i_1
       (.I0(ram_empty_fb_i_reg[0]),
        .I1(rd_en),
        .I2(ram_empty_fb_i_reg[1]),
        .I3(comp1),
        .I4(out),
        .I5(comp0),
        .O(\gpregsm1.curr_fwft_state_reg[0] ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module gig_eth_hsr_fifo_async_36x512_fifo_generator_ramfifo
   (wr_rst_busy,
    AR,
    empty,
    VALID,
    full,
    dout,
    rd_data_count,
    wr_data_count,
    almost_full,
    wr_en,
    rst,
    wr_clk,
    rd_clk,
    din,
    rd_en);
  output wr_rst_busy;
  output [0:0]AR;
  output empty;
  output VALID;
  output full;
  output [35:0]dout;
  output [9:0]rd_data_count;
  output [9:0]wr_data_count;
  output almost_full;
  input wr_en;
  input rst;
  input wr_clk;
  input rd_clk;
  input [35:0]din;
  input rd_en;

  wire [0:0]AR;
  wire VALID;
  wire almost_full;
  wire [8:1]diff_wr_rd;
  wire [35:0]din;
  wire [35:0]dout;
  wire empty;
  wire full;
  wire \gntv_or_sync_fifo.gcx.clkx_n_0 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_10 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_11 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_12 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_13 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_14 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_15 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_16 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_17 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_18 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_19 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_20 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_21 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_44 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_45 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_46 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_47 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_48 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_49 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_50 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_9 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_14 ;
  wire [4:4]\gras.rsts/c1/v1_reg ;
  wire [3:0]\gwas.wsts/c1/v1_reg ;
  wire [3:0]\gwas.wsts/c2/v1_reg ;
  wire [3:0]\gwas.wsts/gaf.c3/v1_reg ;
  wire [8:0]p_0_out;
  wire [8:0]p_13_out;
  wire [7:0]p_14_out;
  wire p_20_out;
  wire [7:0]p_24_out;
  wire [8:0]p_25_out;
  wire p_3_out;
  wire p_6_out;
  wire rd_clk;
  wire [9:0]rd_data_count;
  wire rd_en;
  wire [8:8]rd_pntr_plus1;
  wire rst;
  wire rst_full_ff_i;
  wire rst_full_gen_i;
  wire rstblk_n_0;
  wire tmp_ram_rd_en;
  wire wr_clk;
  wire [9:0]wr_data_count;
  wire wr_en;
  wire [7:0]wr_pntr_plus2;
  wire [7:0]wr_pntr_plus3;
  wire wr_rst_busy;

  gig_eth_hsr_fifo_async_36x512_clk_x_pntrs \gntv_or_sync_fifo.gcx.clkx 
       (.D({\gntv_or_sync_fifo.gcx.clkx_n_44 ,\gntv_or_sync_fifo.gcx.clkx_n_45 ,\gntv_or_sync_fifo.gcx.clkx_n_46 ,\gntv_or_sync_fifo.gcx.clkx_n_47 ,\gntv_or_sync_fifo.gcx.clkx_n_48 ,\gntv_or_sync_fifo.gcx.clkx_n_49 }),
        .Q(p_0_out),
        .RD_PNTR_WR(p_25_out),
        .S({\gntv_or_sync_fifo.gcx.clkx_n_13 ,\gntv_or_sync_fifo.gcx.clkx_n_14 ,\gntv_or_sync_fifo.gcx.clkx_n_15 ,\gntv_or_sync_fifo.gcx.clkx_n_16 }),
        .WR_PNTR_RD(p_24_out),
        .\dest_out_bin_ff_reg[0] (\gntv_or_sync_fifo.gcx.clkx_n_12 ),
        .\dest_out_bin_ff_reg[2] (\gntv_or_sync_fifo.gcx.clkx_n_11 ),
        .\dest_out_bin_ff_reg[3] ({\gntv_or_sync_fifo.gcx.clkx_n_17 ,\gntv_or_sync_fifo.gcx.clkx_n_18 ,\gntv_or_sync_fifo.gcx.clkx_n_19 ,\gntv_or_sync_fifo.gcx.clkx_n_20 }),
        .\dest_out_bin_ff_reg[5] (\gntv_or_sync_fifo.gcx.clkx_n_10 ),
        .\dest_out_bin_ff_reg[7] (\gntv_or_sync_fifo.gcx.clkx_n_9 ),
        .\dest_out_bin_ff_reg[7]_0 (\gntv_or_sync_fifo.gcx.clkx_n_50 ),
        .\dest_out_bin_ff_reg[8] (\gntv_or_sync_fifo.gcx.clkx_n_0 ),
        .\dest_out_bin_ff_reg[8]_0 (\gntv_or_sync_fifo.gcx.clkx_n_21 ),
        .diff_wr_rd(diff_wr_rd),
        .\g_rd.gvalid_low.rd_dc_i_reg[5] (\gntv_or_sync_fifo.gl0.rd_n_14 ),
        .\g_rd.gvalid_low.rd_dc_i_reg[9] (p_3_out),
        .\gmux.gm[3].gms.ms (p_14_out),
        .\gmux.gm[3].gms.ms_0 (wr_pntr_plus2),
        .\gmux.gm[3].gms.ms_1 (wr_pntr_plus3),
        .\gmux.gm[4].gms.ms (rd_pntr_plus1),
        .out(VALID),
        .rd_clk(rd_clk),
        .\src_gray_ff_reg[8] (p_13_out),
        .v1_reg(\gwas.wsts/c1/v1_reg ),
        .v1_reg_0(\gwas.wsts/c2/v1_reg ),
        .v1_reg_1(\gwas.wsts/gaf.c3/v1_reg ),
        .v1_reg_2(\gras.rsts/c1/v1_reg ),
        .wr_clk(wr_clk));
  gig_eth_hsr_fifo_async_36x512_rd_logic \gntv_or_sync_fifo.gl0.rd 
       (.AR(AR),
        .D({\gntv_or_sync_fifo.gcx.clkx_n_44 ,\gntv_or_sync_fifo.gcx.clkx_n_45 ,\gntv_or_sync_fifo.gcx.clkx_n_46 ,\gntv_or_sync_fifo.gcx.clkx_n_47 ,\gntv_or_sync_fifo.gcx.clkx_n_48 ,\gntv_or_sync_fifo.gcx.clkx_n_49 }),
        .E(p_6_out),
        .Q(rd_pntr_plus1),
        .S({\gntv_or_sync_fifo.gcx.clkx_n_13 ,\gntv_or_sync_fifo.gcx.clkx_n_14 ,\gntv_or_sync_fifo.gcx.clkx_n_15 ,\gntv_or_sync_fifo.gcx.clkx_n_16 }),
        .WR_PNTR_RD(p_24_out),
        .\dest_out_bin_ff_reg[7] (diff_wr_rd),
        .empty(empty),
        .\g_rd.gvalid_low.rd_dc_i_reg[5] ({\gntv_or_sync_fifo.gcx.clkx_n_17 ,\gntv_or_sync_fifo.gcx.clkx_n_18 ,\gntv_or_sync_fifo.gcx.clkx_n_19 ,\gntv_or_sync_fifo.gcx.clkx_n_20 }),
        .\g_rd.gvalid_low.rd_dc_i_reg[6] (\gntv_or_sync_fifo.gcx.clkx_n_50 ),
        .\g_rd.gvalid_low.rd_dc_i_reg[9] (\gntv_or_sync_fifo.gcx.clkx_n_21 ),
        .\gc0.count_d1_reg[8] (p_0_out),
        .\gmux.gm[1].gms.ms (\gntv_or_sync_fifo.gcx.clkx_n_12 ),
        .\gmux.gm[2].gms.ms (\gntv_or_sync_fifo.gcx.clkx_n_11 ),
        .\gmux.gm[3].gms.ms (\gntv_or_sync_fifo.gcx.clkx_n_10 ),
        .\gmux.gm[4].gms.ms (\gntv_or_sync_fifo.gcx.clkx_n_9 ),
        .\gpregsm1.user_valid_reg (VALID),
        .\gpregsm1.user_valid_reg_0 (\gntv_or_sync_fifo.gl0.rd_n_14 ),
        .out(p_3_out),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_0 ),
        .rd_clk(rd_clk),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .v1_reg(\gras.rsts/c1/v1_reg ));
  gig_eth_hsr_fifo_async_36x512_wr_logic \gntv_or_sync_fifo.gl0.wr 
       (.AR(rstblk_n_0),
        .E(p_20_out),
        .Q(p_13_out),
        .RD_PNTR_WR(p_25_out),
        .almost_full(almost_full),
        .full(full),
        .\gaf.ram_almost_full_i_reg (rst_full_gen_i),
        .\gic0.gc1.count_d1_reg[7] (wr_pntr_plus2),
        .\gic0.gc1.count_d2_reg[7] (p_14_out),
        .\gic0.gc1.count_reg[7] (wr_pntr_plus3),
        .\gmux.gm[4].gms.ms (\gwas.wsts/c1/v1_reg ),
        .\gmux.gm[4].gms.ms_0 (\gwas.wsts/c2/v1_reg ),
        .\gmux.gm[4].gms.ms_1 (\gwas.wsts/gaf.c3/v1_reg ),
        .out(rst_full_ff_i),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en));
  gig_eth_hsr_fifo_async_36x512_memory \gntv_or_sync_fifo.mem 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (p_0_out),
        .E(p_20_out),
        .Q(p_13_out),
        .SR(AR),
        .din(din),
        .dout(dout),
        .\goreg_bm.dout_i_reg[35]_0 (p_6_out),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
  gig_eth_hsr_fifo_async_36x512_reset_blk_ramfifo rstblk
       (.AR(rstblk_n_0),
        .SR(AR),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (rst_full_gen_i),
        .out(rst_full_ff_i),
        .rd_clk(rd_clk),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module gig_eth_hsr_fifo_async_36x512_fifo_generator_top
   (wr_rst_busy,
    AR,
    empty,
    VALID,
    full,
    dout,
    rd_data_count,
    wr_data_count,
    almost_full,
    wr_en,
    rst,
    wr_clk,
    rd_clk,
    din,
    rd_en);
  output wr_rst_busy;
  output [0:0]AR;
  output empty;
  output VALID;
  output full;
  output [35:0]dout;
  output [9:0]rd_data_count;
  output [9:0]wr_data_count;
  output almost_full;
  input wr_en;
  input rst;
  input wr_clk;
  input rd_clk;
  input [35:0]din;
  input rd_en;

  wire [0:0]AR;
  wire VALID;
  wire almost_full;
  wire [35:0]din;
  wire [35:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire [9:0]rd_data_count;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire [9:0]wr_data_count;
  wire wr_en;
  wire wr_rst_busy;

  gig_eth_hsr_fifo_async_36x512_fifo_generator_ramfifo \grf.rf 
       (.AR(AR),
        .VALID(VALID),
        .almost_full(almost_full),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_clk(rd_clk),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* C_ADD_NGC_CONSTRAINT = "0" *) (* C_APPLICATION_TYPE_AXIS = "0" *) (* C_APPLICATION_TYPE_RACH = "0" *) 
(* C_APPLICATION_TYPE_RDCH = "0" *) (* C_APPLICATION_TYPE_WACH = "0" *) (* C_APPLICATION_TYPE_WDCH = "0" *) 
(* C_APPLICATION_TYPE_WRCH = "0" *) (* C_AXIS_TDATA_WIDTH = "8" *) (* C_AXIS_TDEST_WIDTH = "1" *) 
(* C_AXIS_TID_WIDTH = "1" *) (* C_AXIS_TKEEP_WIDTH = "1" *) (* C_AXIS_TSTRB_WIDTH = "1" *) 
(* C_AXIS_TUSER_WIDTH = "4" *) (* C_AXIS_TYPE = "0" *) (* C_AXI_ADDR_WIDTH = "32" *) 
(* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) (* C_AXI_BUSER_WIDTH = "1" *) 
(* C_AXI_DATA_WIDTH = "64" *) (* C_AXI_ID_WIDTH = "1" *) (* C_AXI_LEN_WIDTH = "8" *) 
(* C_AXI_LOCK_WIDTH = "1" *) (* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_TYPE = "1" *) 
(* C_AXI_WUSER_WIDTH = "1" *) (* C_COMMON_CLOCK = "0" *) (* C_COUNT_TYPE = "0" *) 
(* C_DATA_COUNT_WIDTH = "9" *) (* C_DEFAULT_VALUE = "BlankString" *) (* C_DIN_WIDTH = "36" *) 
(* C_DIN_WIDTH_AXIS = "1" *) (* C_DIN_WIDTH_RACH = "32" *) (* C_DIN_WIDTH_RDCH = "64" *) 
(* C_DIN_WIDTH_WACH = "1" *) (* C_DIN_WIDTH_WDCH = "64" *) (* C_DIN_WIDTH_WRCH = "2" *) 
(* C_DOUT_RST_VAL = "0" *) (* C_DOUT_WIDTH = "36" *) (* C_ENABLE_RLOCS = "0" *) 
(* C_ENABLE_RST_SYNC = "1" *) (* C_EN_SAFETY_CKT = "0" *) (* C_ERROR_INJECTION_TYPE = "0" *) 
(* C_ERROR_INJECTION_TYPE_AXIS = "0" *) (* C_ERROR_INJECTION_TYPE_RACH = "0" *) (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
(* C_ERROR_INJECTION_TYPE_WACH = "0" *) (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
(* C_FAMILY = "zynq" *) (* C_FULL_FLAGS_RST_VAL = "1" *) (* C_HAS_ALMOST_EMPTY = "0" *) 
(* C_HAS_ALMOST_FULL = "1" *) (* C_HAS_AXIS_TDATA = "1" *) (* C_HAS_AXIS_TDEST = "0" *) 
(* C_HAS_AXIS_TID = "0" *) (* C_HAS_AXIS_TKEEP = "0" *) (* C_HAS_AXIS_TLAST = "0" *) 
(* C_HAS_AXIS_TREADY = "1" *) (* C_HAS_AXIS_TSTRB = "0" *) (* C_HAS_AXIS_TUSER = "1" *) 
(* C_HAS_AXI_ARUSER = "0" *) (* C_HAS_AXI_AWUSER = "0" *) (* C_HAS_AXI_BUSER = "0" *) 
(* C_HAS_AXI_ID = "0" *) (* C_HAS_AXI_RD_CHANNEL = "1" *) (* C_HAS_AXI_RUSER = "0" *) 
(* C_HAS_AXI_WR_CHANNEL = "1" *) (* C_HAS_AXI_WUSER = "0" *) (* C_HAS_BACKUP = "0" *) 
(* C_HAS_DATA_COUNT = "0" *) (* C_HAS_DATA_COUNTS_AXIS = "0" *) (* C_HAS_DATA_COUNTS_RACH = "0" *) 
(* C_HAS_DATA_COUNTS_RDCH = "0" *) (* C_HAS_DATA_COUNTS_WACH = "0" *) (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
(* C_HAS_DATA_COUNTS_WRCH = "0" *) (* C_HAS_INT_CLK = "0" *) (* C_HAS_MASTER_CE = "0" *) 
(* C_HAS_MEMINIT_FILE = "0" *) (* C_HAS_OVERFLOW = "0" *) (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
(* C_HAS_PROG_FLAGS_RACH = "0" *) (* C_HAS_PROG_FLAGS_RDCH = "0" *) (* C_HAS_PROG_FLAGS_WACH = "0" *) 
(* C_HAS_PROG_FLAGS_WDCH = "0" *) (* C_HAS_PROG_FLAGS_WRCH = "0" *) (* C_HAS_RD_DATA_COUNT = "1" *) 
(* C_HAS_RD_RST = "0" *) (* C_HAS_RST = "1" *) (* C_HAS_SLAVE_CE = "0" *) 
(* C_HAS_SRST = "0" *) (* C_HAS_UNDERFLOW = "0" *) (* C_HAS_VALID = "1" *) 
(* C_HAS_WR_ACK = "0" *) (* C_HAS_WR_DATA_COUNT = "1" *) (* C_HAS_WR_RST = "0" *) 
(* C_IMPLEMENTATION_TYPE = "2" *) (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
(* C_IMPLEMENTATION_TYPE_RDCH = "1" *) (* C_IMPLEMENTATION_TYPE_WACH = "1" *) (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
(* C_IMPLEMENTATION_TYPE_WRCH = "1" *) (* C_INIT_WR_PNTR_VAL = "0" *) (* C_INTERFACE_TYPE = "0" *) 
(* C_MEMORY_TYPE = "1" *) (* C_MIF_FILE_NAME = "BlankString" *) (* C_MSGON_VAL = "1" *) 
(* C_OPTIMIZATION_MODE = "0" *) (* C_OVERFLOW_LOW = "0" *) (* C_POWER_SAVING_MODE = "0" *) 
(* C_PRELOAD_LATENCY = "0" *) (* C_PRELOAD_REGS = "1" *) (* C_PRIM_FIFO_TYPE = "512x36" *) 
(* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
(* C_PRIM_FIFO_TYPE_WACH = "512x36" *) (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) (* C_PROG_EMPTY_TYPE = "0" *) 
(* C_PROG_EMPTY_TYPE_AXIS = "0" *) (* C_PROG_EMPTY_TYPE_RACH = "0" *) (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
(* C_PROG_EMPTY_TYPE_WACH = "0" *) (* C_PROG_EMPTY_TYPE_WDCH = "0" *) (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL = "511" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) (* C_PROG_FULL_THRESH_NEGATE_VAL = "510" *) (* C_PROG_FULL_TYPE = "0" *) 
(* C_PROG_FULL_TYPE_AXIS = "0" *) (* C_PROG_FULL_TYPE_RACH = "0" *) (* C_PROG_FULL_TYPE_RDCH = "0" *) 
(* C_PROG_FULL_TYPE_WACH = "0" *) (* C_PROG_FULL_TYPE_WDCH = "0" *) (* C_PROG_FULL_TYPE_WRCH = "0" *) 
(* C_RACH_TYPE = "0" *) (* C_RDCH_TYPE = "0" *) (* C_RD_DATA_COUNT_WIDTH = "10" *) 
(* C_RD_DEPTH = "512" *) (* C_RD_FREQ = "1" *) (* C_RD_PNTR_WIDTH = "9" *) 
(* C_REG_SLICE_MODE_AXIS = "0" *) (* C_REG_SLICE_MODE_RACH = "0" *) (* C_REG_SLICE_MODE_RDCH = "0" *) 
(* C_REG_SLICE_MODE_WACH = "0" *) (* C_REG_SLICE_MODE_WDCH = "0" *) (* C_REG_SLICE_MODE_WRCH = "0" *) 
(* C_SELECT_XPM = "0" *) (* C_SYNCHRONIZER_STAGE = "2" *) (* C_UNDERFLOW_LOW = "0" *) 
(* C_USE_COMMON_OVERFLOW = "0" *) (* C_USE_COMMON_UNDERFLOW = "0" *) (* C_USE_DEFAULT_SETTINGS = "0" *) 
(* C_USE_DOUT_RST = "1" *) (* C_USE_ECC = "0" *) (* C_USE_ECC_AXIS = "0" *) 
(* C_USE_ECC_RACH = "0" *) (* C_USE_ECC_RDCH = "0" *) (* C_USE_ECC_WACH = "0" *) 
(* C_USE_ECC_WDCH = "0" *) (* C_USE_ECC_WRCH = "0" *) (* C_USE_EMBEDDED_REG = "0" *) 
(* C_USE_FIFO16_FLAGS = "0" *) (* C_USE_FWFT_DATA_COUNT = "1" *) (* C_USE_PIPELINE_REG = "0" *) 
(* C_VALID_LOW = "0" *) (* C_WACH_TYPE = "0" *) (* C_WDCH_TYPE = "0" *) 
(* C_WRCH_TYPE = "0" *) (* C_WR_ACK_LOW = "0" *) (* C_WR_DATA_COUNT_WIDTH = "10" *) 
(* C_WR_DEPTH = "512" *) (* C_WR_DEPTH_AXIS = "1024" *) (* C_WR_DEPTH_RACH = "16" *) 
(* C_WR_DEPTH_RDCH = "1024" *) (* C_WR_DEPTH_WACH = "16" *) (* C_WR_DEPTH_WDCH = "1024" *) 
(* C_WR_DEPTH_WRCH = "16" *) (* C_WR_FREQ = "1" *) (* C_WR_PNTR_WIDTH = "9" *) 
(* C_WR_PNTR_WIDTH_AXIS = "10" *) (* C_WR_PNTR_WIDTH_RACH = "4" *) (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
(* C_WR_PNTR_WIDTH_WACH = "4" *) (* C_WR_PNTR_WIDTH_WDCH = "10" *) (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
(* C_WR_RESPONSE_LATENCY = "1" *) (* ORIG_REF_NAME = "fifo_generator_v13_2_3" *) 
module gig_eth_hsr_fifo_async_36x512_fifo_generator_v13_2_3
   (backup,
    backup_marker,
    clk,
    rst,
    srst,
    wr_clk,
    wr_rst,
    rd_clk,
    rd_rst,
    din,
    wr_en,
    rd_en,
    prog_empty_thresh,
    prog_empty_thresh_assert,
    prog_empty_thresh_negate,
    prog_full_thresh,
    prog_full_thresh_assert,
    prog_full_thresh_negate,
    int_clk,
    injectdbiterr,
    injectsbiterr,
    sleep,
    dout,
    full,
    almost_full,
    wr_ack,
    overflow,
    empty,
    almost_empty,
    valid,
    underflow,
    data_count,
    rd_data_count,
    wr_data_count,
    prog_full,
    prog_empty,
    sbiterr,
    dbiterr,
    wr_rst_busy,
    rd_rst_busy,
    m_aclk,
    s_aclk,
    s_aresetn,
    m_aclk_en,
    s_aclk_en,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awregion,
    s_axi_awuser,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wuser,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_bvalid,
    s_axi_bready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arregion,
    s_axi_aruser,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_ruser,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    axi_aw_injectsbiterr,
    axi_aw_injectdbiterr,
    axi_aw_prog_full_thresh,
    axi_aw_prog_empty_thresh,
    axi_aw_data_count,
    axi_aw_wr_data_count,
    axi_aw_rd_data_count,
    axi_aw_sbiterr,
    axi_aw_dbiterr,
    axi_aw_overflow,
    axi_aw_underflow,
    axi_aw_prog_full,
    axi_aw_prog_empty,
    axi_w_injectsbiterr,
    axi_w_injectdbiterr,
    axi_w_prog_full_thresh,
    axi_w_prog_empty_thresh,
    axi_w_data_count,
    axi_w_wr_data_count,
    axi_w_rd_data_count,
    axi_w_sbiterr,
    axi_w_dbiterr,
    axi_w_overflow,
    axi_w_underflow,
    axi_w_prog_full,
    axi_w_prog_empty,
    axi_b_injectsbiterr,
    axi_b_injectdbiterr,
    axi_b_prog_full_thresh,
    axi_b_prog_empty_thresh,
    axi_b_data_count,
    axi_b_wr_data_count,
    axi_b_rd_data_count,
    axi_b_sbiterr,
    axi_b_dbiterr,
    axi_b_overflow,
    axi_b_underflow,
    axi_b_prog_full,
    axi_b_prog_empty,
    axi_ar_injectsbiterr,
    axi_ar_injectdbiterr,
    axi_ar_prog_full_thresh,
    axi_ar_prog_empty_thresh,
    axi_ar_data_count,
    axi_ar_wr_data_count,
    axi_ar_rd_data_count,
    axi_ar_sbiterr,
    axi_ar_dbiterr,
    axi_ar_overflow,
    axi_ar_underflow,
    axi_ar_prog_full,
    axi_ar_prog_empty,
    axi_r_injectsbiterr,
    axi_r_injectdbiterr,
    axi_r_prog_full_thresh,
    axi_r_prog_empty_thresh,
    axi_r_data_count,
    axi_r_wr_data_count,
    axi_r_rd_data_count,
    axi_r_sbiterr,
    axi_r_dbiterr,
    axi_r_overflow,
    axi_r_underflow,
    axi_r_prog_full,
    axi_r_prog_empty,
    axis_injectsbiterr,
    axis_injectdbiterr,
    axis_prog_full_thresh,
    axis_prog_empty_thresh,
    axis_data_count,
    axis_wr_data_count,
    axis_rd_data_count,
    axis_sbiterr,
    axis_dbiterr,
    axis_overflow,
    axis_underflow,
    axis_prog_full,
    axis_prog_empty);
  input backup;
  input backup_marker;
  input clk;
  input rst;
  input srst;
  input wr_clk;
  input wr_rst;
  input rd_clk;
  input rd_rst;
  input [35:0]din;
  input wr_en;
  input rd_en;
  input [8:0]prog_empty_thresh;
  input [8:0]prog_empty_thresh_assert;
  input [8:0]prog_empty_thresh_negate;
  input [8:0]prog_full_thresh;
  input [8:0]prog_full_thresh_assert;
  input [8:0]prog_full_thresh_negate;
  input int_clk;
  input injectdbiterr;
  input injectsbiterr;
  input sleep;
  output [35:0]dout;
  output full;
  output almost_full;
  output wr_ack;
  output overflow;
  output empty;
  output almost_empty;
  output valid;
  output underflow;
  output [8:0]data_count;
  output [9:0]rd_data_count;
  output [9:0]wr_data_count;
  output prog_full;
  output prog_empty;
  output sbiterr;
  output dbiterr;
  output wr_rst_busy;
  output rd_rst_busy;
  input m_aclk;
  input s_aclk;
  input s_aresetn;
  input m_aclk_en;
  input s_aclk_en;
  input [0:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [0:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [3:0]s_axi_awregion;
  input [0:0]s_axi_awuser;
  input s_axi_awvalid;
  output s_axi_awready;
  input [0:0]s_axi_wid;
  input [63:0]s_axi_wdata;
  input [7:0]s_axi_wstrb;
  input s_axi_wlast;
  input [0:0]s_axi_wuser;
  input s_axi_wvalid;
  output s_axi_wready;
  output [0:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output s_axi_bvalid;
  input s_axi_bready;
  output [0:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [0:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [0:0]m_axi_awuser;
  output m_axi_awvalid;
  input m_axi_awready;
  output [0:0]m_axi_wid;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  output m_axi_wlast;
  output [0:0]m_axi_wuser;
  output m_axi_wvalid;
  input m_axi_wready;
  input [0:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input m_axi_bvalid;
  output m_axi_bready;
  input [0:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [0:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [3:0]s_axi_arregion;
  input [0:0]s_axi_aruser;
  input s_axi_arvalid;
  output s_axi_arready;
  output [0:0]s_axi_rid;
  output [63:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output [0:0]s_axi_ruser;
  output s_axi_rvalid;
  input s_axi_rready;
  output [0:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [0:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [0:0]m_axi_aruser;
  output m_axi_arvalid;
  input m_axi_arready;
  input [0:0]m_axi_rid;
  input [63:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input [0:0]m_axi_ruser;
  input m_axi_rvalid;
  output m_axi_rready;
  input s_axis_tvalid;
  output s_axis_tready;
  input [7:0]s_axis_tdata;
  input [0:0]s_axis_tstrb;
  input [0:0]s_axis_tkeep;
  input s_axis_tlast;
  input [0:0]s_axis_tid;
  input [0:0]s_axis_tdest;
  input [3:0]s_axis_tuser;
  output m_axis_tvalid;
  input m_axis_tready;
  output [7:0]m_axis_tdata;
  output [0:0]m_axis_tstrb;
  output [0:0]m_axis_tkeep;
  output m_axis_tlast;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tdest;
  output [3:0]m_axis_tuser;
  input axi_aw_injectsbiterr;
  input axi_aw_injectdbiterr;
  input [3:0]axi_aw_prog_full_thresh;
  input [3:0]axi_aw_prog_empty_thresh;
  output [4:0]axi_aw_data_count;
  output [4:0]axi_aw_wr_data_count;
  output [4:0]axi_aw_rd_data_count;
  output axi_aw_sbiterr;
  output axi_aw_dbiterr;
  output axi_aw_overflow;
  output axi_aw_underflow;
  output axi_aw_prog_full;
  output axi_aw_prog_empty;
  input axi_w_injectsbiterr;
  input axi_w_injectdbiterr;
  input [9:0]axi_w_prog_full_thresh;
  input [9:0]axi_w_prog_empty_thresh;
  output [10:0]axi_w_data_count;
  output [10:0]axi_w_wr_data_count;
  output [10:0]axi_w_rd_data_count;
  output axi_w_sbiterr;
  output axi_w_dbiterr;
  output axi_w_overflow;
  output axi_w_underflow;
  output axi_w_prog_full;
  output axi_w_prog_empty;
  input axi_b_injectsbiterr;
  input axi_b_injectdbiterr;
  input [3:0]axi_b_prog_full_thresh;
  input [3:0]axi_b_prog_empty_thresh;
  output [4:0]axi_b_data_count;
  output [4:0]axi_b_wr_data_count;
  output [4:0]axi_b_rd_data_count;
  output axi_b_sbiterr;
  output axi_b_dbiterr;
  output axi_b_overflow;
  output axi_b_underflow;
  output axi_b_prog_full;
  output axi_b_prog_empty;
  input axi_ar_injectsbiterr;
  input axi_ar_injectdbiterr;
  input [3:0]axi_ar_prog_full_thresh;
  input [3:0]axi_ar_prog_empty_thresh;
  output [4:0]axi_ar_data_count;
  output [4:0]axi_ar_wr_data_count;
  output [4:0]axi_ar_rd_data_count;
  output axi_ar_sbiterr;
  output axi_ar_dbiterr;
  output axi_ar_overflow;
  output axi_ar_underflow;
  output axi_ar_prog_full;
  output axi_ar_prog_empty;
  input axi_r_injectsbiterr;
  input axi_r_injectdbiterr;
  input [9:0]axi_r_prog_full_thresh;
  input [9:0]axi_r_prog_empty_thresh;
  output [10:0]axi_r_data_count;
  output [10:0]axi_r_wr_data_count;
  output [10:0]axi_r_rd_data_count;
  output axi_r_sbiterr;
  output axi_r_dbiterr;
  output axi_r_overflow;
  output axi_r_underflow;
  output axi_r_prog_full;
  output axi_r_prog_empty;
  input axis_injectsbiterr;
  input axis_injectdbiterr;
  input [9:0]axis_prog_full_thresh;
  input [9:0]axis_prog_empty_thresh;
  output [10:0]axis_data_count;
  output [10:0]axis_wr_data_count;
  output [10:0]axis_rd_data_count;
  output axis_sbiterr;
  output axis_dbiterr;
  output axis_overflow;
  output axis_underflow;
  output axis_prog_full;
  output axis_prog_empty;

  wire \<const0> ;
  wire \<const1> ;
  wire almost_full;
  wire [35:0]din;
  wire [35:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire [9:0]rd_data_count;
  wire rd_en;
  wire rd_rst_busy;
  wire rst;
  wire valid;
  wire wr_clk;
  wire [9:0]wr_data_count;
  wire wr_en;
  wire wr_rst_busy;

  assign almost_empty = \<const0> ;
  assign axi_ar_data_count[4] = \<const0> ;
  assign axi_ar_data_count[3] = \<const0> ;
  assign axi_ar_data_count[2] = \<const0> ;
  assign axi_ar_data_count[1] = \<const0> ;
  assign axi_ar_data_count[0] = \<const0> ;
  assign axi_ar_dbiterr = \<const0> ;
  assign axi_ar_overflow = \<const0> ;
  assign axi_ar_prog_empty = \<const1> ;
  assign axi_ar_prog_full = \<const0> ;
  assign axi_ar_rd_data_count[4] = \<const0> ;
  assign axi_ar_rd_data_count[3] = \<const0> ;
  assign axi_ar_rd_data_count[2] = \<const0> ;
  assign axi_ar_rd_data_count[1] = \<const0> ;
  assign axi_ar_rd_data_count[0] = \<const0> ;
  assign axi_ar_sbiterr = \<const0> ;
  assign axi_ar_underflow = \<const0> ;
  assign axi_ar_wr_data_count[4] = \<const0> ;
  assign axi_ar_wr_data_count[3] = \<const0> ;
  assign axi_ar_wr_data_count[2] = \<const0> ;
  assign axi_ar_wr_data_count[1] = \<const0> ;
  assign axi_ar_wr_data_count[0] = \<const0> ;
  assign axi_aw_data_count[4] = \<const0> ;
  assign axi_aw_data_count[3] = \<const0> ;
  assign axi_aw_data_count[2] = \<const0> ;
  assign axi_aw_data_count[1] = \<const0> ;
  assign axi_aw_data_count[0] = \<const0> ;
  assign axi_aw_dbiterr = \<const0> ;
  assign axi_aw_overflow = \<const0> ;
  assign axi_aw_prog_empty = \<const1> ;
  assign axi_aw_prog_full = \<const0> ;
  assign axi_aw_rd_data_count[4] = \<const0> ;
  assign axi_aw_rd_data_count[3] = \<const0> ;
  assign axi_aw_rd_data_count[2] = \<const0> ;
  assign axi_aw_rd_data_count[1] = \<const0> ;
  assign axi_aw_rd_data_count[0] = \<const0> ;
  assign axi_aw_sbiterr = \<const0> ;
  assign axi_aw_underflow = \<const0> ;
  assign axi_aw_wr_data_count[4] = \<const0> ;
  assign axi_aw_wr_data_count[3] = \<const0> ;
  assign axi_aw_wr_data_count[2] = \<const0> ;
  assign axi_aw_wr_data_count[1] = \<const0> ;
  assign axi_aw_wr_data_count[0] = \<const0> ;
  assign axi_b_data_count[4] = \<const0> ;
  assign axi_b_data_count[3] = \<const0> ;
  assign axi_b_data_count[2] = \<const0> ;
  assign axi_b_data_count[1] = \<const0> ;
  assign axi_b_data_count[0] = \<const0> ;
  assign axi_b_dbiterr = \<const0> ;
  assign axi_b_overflow = \<const0> ;
  assign axi_b_prog_empty = \<const1> ;
  assign axi_b_prog_full = \<const0> ;
  assign axi_b_rd_data_count[4] = \<const0> ;
  assign axi_b_rd_data_count[3] = \<const0> ;
  assign axi_b_rd_data_count[2] = \<const0> ;
  assign axi_b_rd_data_count[1] = \<const0> ;
  assign axi_b_rd_data_count[0] = \<const0> ;
  assign axi_b_sbiterr = \<const0> ;
  assign axi_b_underflow = \<const0> ;
  assign axi_b_wr_data_count[4] = \<const0> ;
  assign axi_b_wr_data_count[3] = \<const0> ;
  assign axi_b_wr_data_count[2] = \<const0> ;
  assign axi_b_wr_data_count[1] = \<const0> ;
  assign axi_b_wr_data_count[0] = \<const0> ;
  assign axi_r_data_count[10] = \<const0> ;
  assign axi_r_data_count[9] = \<const0> ;
  assign axi_r_data_count[8] = \<const0> ;
  assign axi_r_data_count[7] = \<const0> ;
  assign axi_r_data_count[6] = \<const0> ;
  assign axi_r_data_count[5] = \<const0> ;
  assign axi_r_data_count[4] = \<const0> ;
  assign axi_r_data_count[3] = \<const0> ;
  assign axi_r_data_count[2] = \<const0> ;
  assign axi_r_data_count[1] = \<const0> ;
  assign axi_r_data_count[0] = \<const0> ;
  assign axi_r_dbiterr = \<const0> ;
  assign axi_r_overflow = \<const0> ;
  assign axi_r_prog_empty = \<const1> ;
  assign axi_r_prog_full = \<const0> ;
  assign axi_r_rd_data_count[10] = \<const0> ;
  assign axi_r_rd_data_count[9] = \<const0> ;
  assign axi_r_rd_data_count[8] = \<const0> ;
  assign axi_r_rd_data_count[7] = \<const0> ;
  assign axi_r_rd_data_count[6] = \<const0> ;
  assign axi_r_rd_data_count[5] = \<const0> ;
  assign axi_r_rd_data_count[4] = \<const0> ;
  assign axi_r_rd_data_count[3] = \<const0> ;
  assign axi_r_rd_data_count[2] = \<const0> ;
  assign axi_r_rd_data_count[1] = \<const0> ;
  assign axi_r_rd_data_count[0] = \<const0> ;
  assign axi_r_sbiterr = \<const0> ;
  assign axi_r_underflow = \<const0> ;
  assign axi_r_wr_data_count[10] = \<const0> ;
  assign axi_r_wr_data_count[9] = \<const0> ;
  assign axi_r_wr_data_count[8] = \<const0> ;
  assign axi_r_wr_data_count[7] = \<const0> ;
  assign axi_r_wr_data_count[6] = \<const0> ;
  assign axi_r_wr_data_count[5] = \<const0> ;
  assign axi_r_wr_data_count[4] = \<const0> ;
  assign axi_r_wr_data_count[3] = \<const0> ;
  assign axi_r_wr_data_count[2] = \<const0> ;
  assign axi_r_wr_data_count[1] = \<const0> ;
  assign axi_r_wr_data_count[0] = \<const0> ;
  assign axi_w_data_count[10] = \<const0> ;
  assign axi_w_data_count[9] = \<const0> ;
  assign axi_w_data_count[8] = \<const0> ;
  assign axi_w_data_count[7] = \<const0> ;
  assign axi_w_data_count[6] = \<const0> ;
  assign axi_w_data_count[5] = \<const0> ;
  assign axi_w_data_count[4] = \<const0> ;
  assign axi_w_data_count[3] = \<const0> ;
  assign axi_w_data_count[2] = \<const0> ;
  assign axi_w_data_count[1] = \<const0> ;
  assign axi_w_data_count[0] = \<const0> ;
  assign axi_w_dbiterr = \<const0> ;
  assign axi_w_overflow = \<const0> ;
  assign axi_w_prog_empty = \<const1> ;
  assign axi_w_prog_full = \<const0> ;
  assign axi_w_rd_data_count[10] = \<const0> ;
  assign axi_w_rd_data_count[9] = \<const0> ;
  assign axi_w_rd_data_count[8] = \<const0> ;
  assign axi_w_rd_data_count[7] = \<const0> ;
  assign axi_w_rd_data_count[6] = \<const0> ;
  assign axi_w_rd_data_count[5] = \<const0> ;
  assign axi_w_rd_data_count[4] = \<const0> ;
  assign axi_w_rd_data_count[3] = \<const0> ;
  assign axi_w_rd_data_count[2] = \<const0> ;
  assign axi_w_rd_data_count[1] = \<const0> ;
  assign axi_w_rd_data_count[0] = \<const0> ;
  assign axi_w_sbiterr = \<const0> ;
  assign axi_w_underflow = \<const0> ;
  assign axi_w_wr_data_count[10] = \<const0> ;
  assign axi_w_wr_data_count[9] = \<const0> ;
  assign axi_w_wr_data_count[8] = \<const0> ;
  assign axi_w_wr_data_count[7] = \<const0> ;
  assign axi_w_wr_data_count[6] = \<const0> ;
  assign axi_w_wr_data_count[5] = \<const0> ;
  assign axi_w_wr_data_count[4] = \<const0> ;
  assign axi_w_wr_data_count[3] = \<const0> ;
  assign axi_w_wr_data_count[2] = \<const0> ;
  assign axi_w_wr_data_count[1] = \<const0> ;
  assign axi_w_wr_data_count[0] = \<const0> ;
  assign axis_data_count[10] = \<const0> ;
  assign axis_data_count[9] = \<const0> ;
  assign axis_data_count[8] = \<const0> ;
  assign axis_data_count[7] = \<const0> ;
  assign axis_data_count[6] = \<const0> ;
  assign axis_data_count[5] = \<const0> ;
  assign axis_data_count[4] = \<const0> ;
  assign axis_data_count[3] = \<const0> ;
  assign axis_data_count[2] = \<const0> ;
  assign axis_data_count[1] = \<const0> ;
  assign axis_data_count[0] = \<const0> ;
  assign axis_dbiterr = \<const0> ;
  assign axis_overflow = \<const0> ;
  assign axis_prog_empty = \<const1> ;
  assign axis_prog_full = \<const0> ;
  assign axis_rd_data_count[10] = \<const0> ;
  assign axis_rd_data_count[9] = \<const0> ;
  assign axis_rd_data_count[8] = \<const0> ;
  assign axis_rd_data_count[7] = \<const0> ;
  assign axis_rd_data_count[6] = \<const0> ;
  assign axis_rd_data_count[5] = \<const0> ;
  assign axis_rd_data_count[4] = \<const0> ;
  assign axis_rd_data_count[3] = \<const0> ;
  assign axis_rd_data_count[2] = \<const0> ;
  assign axis_rd_data_count[1] = \<const0> ;
  assign axis_rd_data_count[0] = \<const0> ;
  assign axis_sbiterr = \<const0> ;
  assign axis_underflow = \<const0> ;
  assign axis_wr_data_count[10] = \<const0> ;
  assign axis_wr_data_count[9] = \<const0> ;
  assign axis_wr_data_count[8] = \<const0> ;
  assign axis_wr_data_count[7] = \<const0> ;
  assign axis_wr_data_count[6] = \<const0> ;
  assign axis_wr_data_count[5] = \<const0> ;
  assign axis_wr_data_count[4] = \<const0> ;
  assign axis_wr_data_count[3] = \<const0> ;
  assign axis_wr_data_count[2] = \<const0> ;
  assign axis_wr_data_count[1] = \<const0> ;
  assign axis_wr_data_count[0] = \<const0> ;
  assign data_count[8] = \<const0> ;
  assign data_count[7] = \<const0> ;
  assign data_count[6] = \<const0> ;
  assign data_count[5] = \<const0> ;
  assign data_count[4] = \<const0> ;
  assign data_count[3] = \<const0> ;
  assign data_count[2] = \<const0> ;
  assign data_count[1] = \<const0> ;
  assign data_count[0] = \<const0> ;
  assign dbiterr = \<const0> ;
  assign m_axi_araddr[31] = \<const0> ;
  assign m_axi_araddr[30] = \<const0> ;
  assign m_axi_araddr[29] = \<const0> ;
  assign m_axi_araddr[28] = \<const0> ;
  assign m_axi_araddr[27] = \<const0> ;
  assign m_axi_araddr[26] = \<const0> ;
  assign m_axi_araddr[25] = \<const0> ;
  assign m_axi_araddr[24] = \<const0> ;
  assign m_axi_araddr[23] = \<const0> ;
  assign m_axi_araddr[22] = \<const0> ;
  assign m_axi_araddr[21] = \<const0> ;
  assign m_axi_araddr[20] = \<const0> ;
  assign m_axi_araddr[19] = \<const0> ;
  assign m_axi_araddr[18] = \<const0> ;
  assign m_axi_araddr[17] = \<const0> ;
  assign m_axi_araddr[16] = \<const0> ;
  assign m_axi_araddr[15] = \<const0> ;
  assign m_axi_araddr[14] = \<const0> ;
  assign m_axi_araddr[13] = \<const0> ;
  assign m_axi_araddr[12] = \<const0> ;
  assign m_axi_araddr[11] = \<const0> ;
  assign m_axi_araddr[10] = \<const0> ;
  assign m_axi_araddr[9] = \<const0> ;
  assign m_axi_araddr[8] = \<const0> ;
  assign m_axi_araddr[7] = \<const0> ;
  assign m_axi_araddr[6] = \<const0> ;
  assign m_axi_araddr[5] = \<const0> ;
  assign m_axi_araddr[4] = \<const0> ;
  assign m_axi_araddr[3] = \<const0> ;
  assign m_axi_araddr[2] = \<const0> ;
  assign m_axi_araddr[1] = \<const0> ;
  assign m_axi_araddr[0] = \<const0> ;
  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const0> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const0> ;
  assign m_axi_arcache[0] = \<const0> ;
  assign m_axi_arid[0] = \<const0> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3] = \<const0> ;
  assign m_axi_arlen[2] = \<const0> ;
  assign m_axi_arlen[1] = \<const0> ;
  assign m_axi_arlen[0] = \<const0> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const0> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_arvalid = \<const0> ;
  assign m_axi_awaddr[31] = \<const0> ;
  assign m_axi_awaddr[30] = \<const0> ;
  assign m_axi_awaddr[29] = \<const0> ;
  assign m_axi_awaddr[28] = \<const0> ;
  assign m_axi_awaddr[27] = \<const0> ;
  assign m_axi_awaddr[26] = \<const0> ;
  assign m_axi_awaddr[25] = \<const0> ;
  assign m_axi_awaddr[24] = \<const0> ;
  assign m_axi_awaddr[23] = \<const0> ;
  assign m_axi_awaddr[22] = \<const0> ;
  assign m_axi_awaddr[21] = \<const0> ;
  assign m_axi_awaddr[20] = \<const0> ;
  assign m_axi_awaddr[19] = \<const0> ;
  assign m_axi_awaddr[18] = \<const0> ;
  assign m_axi_awaddr[17] = \<const0> ;
  assign m_axi_awaddr[16] = \<const0> ;
  assign m_axi_awaddr[15] = \<const0> ;
  assign m_axi_awaddr[14] = \<const0> ;
  assign m_axi_awaddr[13] = \<const0> ;
  assign m_axi_awaddr[12] = \<const0> ;
  assign m_axi_awaddr[11] = \<const0> ;
  assign m_axi_awaddr[10] = \<const0> ;
  assign m_axi_awaddr[9] = \<const0> ;
  assign m_axi_awaddr[8] = \<const0> ;
  assign m_axi_awaddr[7] = \<const0> ;
  assign m_axi_awaddr[6] = \<const0> ;
  assign m_axi_awaddr[5] = \<const0> ;
  assign m_axi_awaddr[4] = \<const0> ;
  assign m_axi_awaddr[3] = \<const0> ;
  assign m_axi_awaddr[2] = \<const0> ;
  assign m_axi_awaddr[1] = \<const0> ;
  assign m_axi_awaddr[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \<const0> ;
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const0> ;
  assign m_axi_awcache[0] = \<const0> ;
  assign m_axi_awid[0] = \<const0> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3] = \<const0> ;
  assign m_axi_awlen[2] = \<const0> ;
  assign m_axi_awlen[1] = \<const0> ;
  assign m_axi_awlen[0] = \<const0> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \<const0> ;
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_awvalid = \<const0> ;
  assign m_axi_bready = \<const0> ;
  assign m_axi_rready = \<const0> ;
  assign m_axi_wdata[63] = \<const0> ;
  assign m_axi_wdata[62] = \<const0> ;
  assign m_axi_wdata[61] = \<const0> ;
  assign m_axi_wdata[60] = \<const0> ;
  assign m_axi_wdata[59] = \<const0> ;
  assign m_axi_wdata[58] = \<const0> ;
  assign m_axi_wdata[57] = \<const0> ;
  assign m_axi_wdata[56] = \<const0> ;
  assign m_axi_wdata[55] = \<const0> ;
  assign m_axi_wdata[54] = \<const0> ;
  assign m_axi_wdata[53] = \<const0> ;
  assign m_axi_wdata[52] = \<const0> ;
  assign m_axi_wdata[51] = \<const0> ;
  assign m_axi_wdata[50] = \<const0> ;
  assign m_axi_wdata[49] = \<const0> ;
  assign m_axi_wdata[48] = \<const0> ;
  assign m_axi_wdata[47] = \<const0> ;
  assign m_axi_wdata[46] = \<const0> ;
  assign m_axi_wdata[45] = \<const0> ;
  assign m_axi_wdata[44] = \<const0> ;
  assign m_axi_wdata[43] = \<const0> ;
  assign m_axi_wdata[42] = \<const0> ;
  assign m_axi_wdata[41] = \<const0> ;
  assign m_axi_wdata[40] = \<const0> ;
  assign m_axi_wdata[39] = \<const0> ;
  assign m_axi_wdata[38] = \<const0> ;
  assign m_axi_wdata[37] = \<const0> ;
  assign m_axi_wdata[36] = \<const0> ;
  assign m_axi_wdata[35] = \<const0> ;
  assign m_axi_wdata[34] = \<const0> ;
  assign m_axi_wdata[33] = \<const0> ;
  assign m_axi_wdata[32] = \<const0> ;
  assign m_axi_wdata[31] = \<const0> ;
  assign m_axi_wdata[30] = \<const0> ;
  assign m_axi_wdata[29] = \<const0> ;
  assign m_axi_wdata[28] = \<const0> ;
  assign m_axi_wdata[27] = \<const0> ;
  assign m_axi_wdata[26] = \<const0> ;
  assign m_axi_wdata[25] = \<const0> ;
  assign m_axi_wdata[24] = \<const0> ;
  assign m_axi_wdata[23] = \<const0> ;
  assign m_axi_wdata[22] = \<const0> ;
  assign m_axi_wdata[21] = \<const0> ;
  assign m_axi_wdata[20] = \<const0> ;
  assign m_axi_wdata[19] = \<const0> ;
  assign m_axi_wdata[18] = \<const0> ;
  assign m_axi_wdata[17] = \<const0> ;
  assign m_axi_wdata[16] = \<const0> ;
  assign m_axi_wdata[15] = \<const0> ;
  assign m_axi_wdata[14] = \<const0> ;
  assign m_axi_wdata[13] = \<const0> ;
  assign m_axi_wdata[12] = \<const0> ;
  assign m_axi_wdata[11] = \<const0> ;
  assign m_axi_wdata[10] = \<const0> ;
  assign m_axi_wdata[9] = \<const0> ;
  assign m_axi_wdata[8] = \<const0> ;
  assign m_axi_wdata[7] = \<const0> ;
  assign m_axi_wdata[6] = \<const0> ;
  assign m_axi_wdata[5] = \<const0> ;
  assign m_axi_wdata[4] = \<const0> ;
  assign m_axi_wdata[3] = \<const0> ;
  assign m_axi_wdata[2] = \<const0> ;
  assign m_axi_wdata[1] = \<const0> ;
  assign m_axi_wdata[0] = \<const0> ;
  assign m_axi_wid[0] = \<const0> ;
  assign m_axi_wlast = \<const0> ;
  assign m_axi_wstrb[7] = \<const0> ;
  assign m_axi_wstrb[6] = \<const0> ;
  assign m_axi_wstrb[5] = \<const0> ;
  assign m_axi_wstrb[4] = \<const0> ;
  assign m_axi_wstrb[3] = \<const0> ;
  assign m_axi_wstrb[2] = \<const0> ;
  assign m_axi_wstrb[1] = \<const0> ;
  assign m_axi_wstrb[0] = \<const0> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axi_wvalid = \<const0> ;
  assign m_axis_tdata[7] = \<const0> ;
  assign m_axis_tdata[6] = \<const0> ;
  assign m_axis_tdata[5] = \<const0> ;
  assign m_axis_tdata[4] = \<const0> ;
  assign m_axis_tdata[3] = \<const0> ;
  assign m_axis_tdata[2] = \<const0> ;
  assign m_axis_tdata[1] = \<const0> ;
  assign m_axis_tdata[0] = \<const0> ;
  assign m_axis_tdest[0] = \<const0> ;
  assign m_axis_tid[0] = \<const0> ;
  assign m_axis_tkeep[0] = \<const0> ;
  assign m_axis_tlast = \<const0> ;
  assign m_axis_tstrb[0] = \<const0> ;
  assign m_axis_tuser[3] = \<const0> ;
  assign m_axis_tuser[2] = \<const0> ;
  assign m_axis_tuser[1] = \<const0> ;
  assign m_axis_tuser[0] = \<const0> ;
  assign m_axis_tvalid = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_buser[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_rdata[63] = \<const0> ;
  assign s_axi_rdata[62] = \<const0> ;
  assign s_axi_rdata[61] = \<const0> ;
  assign s_axi_rdata[60] = \<const0> ;
  assign s_axi_rdata[59] = \<const0> ;
  assign s_axi_rdata[58] = \<const0> ;
  assign s_axi_rdata[57] = \<const0> ;
  assign s_axi_rdata[56] = \<const0> ;
  assign s_axi_rdata[55] = \<const0> ;
  assign s_axi_rdata[54] = \<const0> ;
  assign s_axi_rdata[53] = \<const0> ;
  assign s_axi_rdata[52] = \<const0> ;
  assign s_axi_rdata[51] = \<const0> ;
  assign s_axi_rdata[50] = \<const0> ;
  assign s_axi_rdata[49] = \<const0> ;
  assign s_axi_rdata[48] = \<const0> ;
  assign s_axi_rdata[47] = \<const0> ;
  assign s_axi_rdata[46] = \<const0> ;
  assign s_axi_rdata[45] = \<const0> ;
  assign s_axi_rdata[44] = \<const0> ;
  assign s_axi_rdata[43] = \<const0> ;
  assign s_axi_rdata[42] = \<const0> ;
  assign s_axi_rdata[41] = \<const0> ;
  assign s_axi_rdata[40] = \<const0> ;
  assign s_axi_rdata[39] = \<const0> ;
  assign s_axi_rdata[38] = \<const0> ;
  assign s_axi_rdata[37] = \<const0> ;
  assign s_axi_rdata[36] = \<const0> ;
  assign s_axi_rdata[35] = \<const0> ;
  assign s_axi_rdata[34] = \<const0> ;
  assign s_axi_rdata[33] = \<const0> ;
  assign s_axi_rdata[32] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_ruser[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign s_axis_tready = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  gig_eth_hsr_fifo_async_36x512_fifo_generator_v13_2_3_synth inst_fifo_gen
       (.AR(rd_rst_busy),
        .VALID(valid),
        .almost_full(almost_full),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_clk(rd_clk),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_3_synth" *) 
module gig_eth_hsr_fifo_async_36x512_fifo_generator_v13_2_3_synth
   (wr_rst_busy,
    AR,
    empty,
    VALID,
    full,
    dout,
    rd_data_count,
    wr_data_count,
    almost_full,
    wr_en,
    rst,
    wr_clk,
    rd_clk,
    din,
    rd_en);
  output wr_rst_busy;
  output [0:0]AR;
  output empty;
  output VALID;
  output full;
  output [35:0]dout;
  output [9:0]rd_data_count;
  output [9:0]wr_data_count;
  output almost_full;
  input wr_en;
  input rst;
  input wr_clk;
  input rd_clk;
  input [35:0]din;
  input rd_en;

  wire [0:0]AR;
  wire VALID;
  wire almost_full;
  wire [35:0]din;
  wire [35:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire [9:0]rd_data_count;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire [9:0]wr_data_count;
  wire wr_en;
  wire wr_rst_busy;

  gig_eth_hsr_fifo_async_36x512_fifo_generator_top \gconvfifo.rf 
       (.AR(AR),
        .VALID(VALID),
        .almost_full(almost_full),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_clk(rd_clk),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module gig_eth_hsr_fifo_async_36x512_memory
   (dout,
    rd_clk,
    wr_clk,
    tmp_ram_rd_en,
    E,
    SR,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    Q,
    din,
    \goreg_bm.dout_i_reg[35]_0 );
  output [35:0]dout;
  input rd_clk;
  input wr_clk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [0:0]SR;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [8:0]Q;
  input [35:0]din;
  input [0:0]\goreg_bm.dout_i_reg[35]_0 ;

  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [8:0]Q;
  wire [0:0]SR;
  wire [35:0]din;
  wire [35:0]dout;
  wire [35:0]doutb;
  wire [0:0]\goreg_bm.dout_i_reg[35]_0 ;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  gig_eth_hsr_fifo_async_36x512_blk_mem_gen_v8_4_2 \gbm.gbmg.gbmga.ngecc.bmg 
       (.D(doutb),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(E),
        .Q(Q),
        .SR(SR),
        .din(din),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[0] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[0]),
        .Q(dout[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[10] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[10]),
        .Q(dout[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[11] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[11]),
        .Q(dout[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[12] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[12]),
        .Q(dout[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[13] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[13]),
        .Q(dout[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[14] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[14]),
        .Q(dout[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[15] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[15]),
        .Q(dout[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[16] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[16]),
        .Q(dout[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[17] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[17]),
        .Q(dout[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[18] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[18]),
        .Q(dout[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[19] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[19]),
        .Q(dout[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[1] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[1]),
        .Q(dout[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[20] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[20]),
        .Q(dout[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[21] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[21]),
        .Q(dout[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[22] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[22]),
        .Q(dout[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[23] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[23]),
        .Q(dout[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[24] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[24]),
        .Q(dout[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[25] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[25]),
        .Q(dout[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[26] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[26]),
        .Q(dout[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[27] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[27]),
        .Q(dout[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[28] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[28]),
        .Q(dout[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[29] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[29]),
        .Q(dout[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[2] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[2]),
        .Q(dout[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[30] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[30]),
        .Q(dout[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[31] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[31]),
        .Q(dout[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[32] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[32]),
        .Q(dout[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[33] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[33]),
        .Q(dout[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[34] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[34]),
        .Q(dout[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[35] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[35]),
        .Q(dout[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[3] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[3]),
        .Q(dout[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[4] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[4]),
        .Q(dout[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[5] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[5]),
        .Q(dout[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[6] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[6]),
        .Q(dout[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[7] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[7]),
        .Q(dout[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[8] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[8]),
        .Q(dout[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[9] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[9]),
        .Q(dout[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module gig_eth_hsr_fifo_async_36x512_rd_bin_cntr
   (\gc0.count_reg[7]_0 ,
    \gc0.count_reg[5]_0 ,
    \gc0.count_reg[2]_0 ,
    \gc0.count_reg[0]_0 ,
    Q,
    \gc0.count_d1_reg[8]_0 ,
    WR_PNTR_RD,
    E,
    rd_clk,
    AR);
  output \gc0.count_reg[7]_0 ;
  output \gc0.count_reg[5]_0 ;
  output \gc0.count_reg[2]_0 ;
  output \gc0.count_reg[0]_0 ;
  output [0:0]Q;
  output [8:0]\gc0.count_d1_reg[8]_0 ;
  input [7:0]WR_PNTR_RD;
  input [0:0]E;
  input rd_clk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire [0:0]Q;
  wire [7:0]WR_PNTR_RD;
  wire \gc0.count[8]_i_2_n_0 ;
  wire [8:0]\gc0.count_d1_reg[8]_0 ;
  wire \gc0.count_reg[0]_0 ;
  wire \gc0.count_reg[2]_0 ;
  wire \gc0.count_reg[5]_0 ;
  wire \gc0.count_reg[7]_0 ;
  wire [8:0]plusOp__0;
  wire rd_clk;
  wire [7:0]rd_pntr_plus1;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1 
       (.I0(rd_pntr_plus1[0]),
        .O(plusOp__0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1 
       (.I0(rd_pntr_plus1[0]),
        .I1(rd_pntr_plus1[1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1 
       (.I0(rd_pntr_plus1[1]),
        .I1(rd_pntr_plus1[0]),
        .I2(rd_pntr_plus1[2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1 
       (.I0(rd_pntr_plus1[2]),
        .I1(rd_pntr_plus1[0]),
        .I2(rd_pntr_plus1[1]),
        .I3(rd_pntr_plus1[3]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[4]_i_1 
       (.I0(rd_pntr_plus1[3]),
        .I1(rd_pntr_plus1[1]),
        .I2(rd_pntr_plus1[0]),
        .I3(rd_pntr_plus1[2]),
        .I4(rd_pntr_plus1[4]),
        .O(plusOp__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gc0.count[5]_i_1 
       (.I0(rd_pntr_plus1[4]),
        .I1(rd_pntr_plus1[2]),
        .I2(rd_pntr_plus1[0]),
        .I3(rd_pntr_plus1[1]),
        .I4(rd_pntr_plus1[3]),
        .I5(rd_pntr_plus1[5]),
        .O(plusOp__0[5]));
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[6]_i_1 
       (.I0(rd_pntr_plus1[5]),
        .I1(\gc0.count[8]_i_2_n_0 ),
        .I2(rd_pntr_plus1[6]),
        .O(plusOp__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[7]_i_1 
       (.I0(\gc0.count[8]_i_2_n_0 ),
        .I1(rd_pntr_plus1[5]),
        .I2(rd_pntr_plus1[6]),
        .I3(rd_pntr_plus1[7]),
        .O(plusOp__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[8]_i_1 
       (.I0(\gc0.count[8]_i_2_n_0 ),
        .I1(rd_pntr_plus1[7]),
        .I2(rd_pntr_plus1[6]),
        .I3(rd_pntr_plus1[5]),
        .I4(Q),
        .O(plusOp__0[8]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \gc0.count[8]_i_2 
       (.I0(rd_pntr_plus1[3]),
        .I1(rd_pntr_plus1[1]),
        .I2(rd_pntr_plus1[0]),
        .I3(rd_pntr_plus1[2]),
        .I4(rd_pntr_plus1[4]),
        .O(\gc0.count[8]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(rd_pntr_plus1[0]),
        .Q(\gc0.count_d1_reg[8]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(rd_pntr_plus1[1]),
        .Q(\gc0.count_d1_reg[8]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(rd_pntr_plus1[2]),
        .Q(\gc0.count_d1_reg[8]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(rd_pntr_plus1[3]),
        .Q(\gc0.count_d1_reg[8]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(rd_pntr_plus1[4]),
        .Q(\gc0.count_d1_reg[8]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(rd_pntr_plus1[5]),
        .Q(\gc0.count_d1_reg[8]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[6] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(rd_pntr_plus1[6]),
        .Q(\gc0.count_d1_reg[8]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[7] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(rd_pntr_plus1[7]),
        .Q(\gc0.count_d1_reg[8]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[8] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(Q),
        .Q(\gc0.count_d1_reg[8]_0 [8]));
  FDPE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(plusOp__0[0]),
        .PRE(AR),
        .Q(rd_pntr_plus1[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[1]),
        .Q(rd_pntr_plus1[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[2]),
        .Q(rd_pntr_plus1[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[3]),
        .Q(rd_pntr_plus1[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[4]),
        .Q(rd_pntr_plus1[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[5] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[5]),
        .Q(rd_pntr_plus1[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[6] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[6]),
        .Q(rd_pntr_plus1[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[7] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[7]),
        .Q(rd_pntr_plus1[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[8] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[8]),
        .Q(Q));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__2 
       (.I0(rd_pntr_plus1[0]),
        .I1(WR_PNTR_RD[0]),
        .I2(rd_pntr_plus1[1]),
        .I3(WR_PNTR_RD[1]),
        .O(\gc0.count_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__2 
       (.I0(rd_pntr_plus1[2]),
        .I1(WR_PNTR_RD[2]),
        .I2(rd_pntr_plus1[3]),
        .I3(WR_PNTR_RD[3]),
        .O(\gc0.count_reg[2]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__2 
       (.I0(rd_pntr_plus1[5]),
        .I1(WR_PNTR_RD[5]),
        .I2(rd_pntr_plus1[4]),
        .I3(WR_PNTR_RD[4]),
        .O(\gc0.count_reg[5]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__2 
       (.I0(rd_pntr_plus1[7]),
        .I1(WR_PNTR_RD[7]),
        .I2(rd_pntr_plus1[6]),
        .I3(WR_PNTR_RD[6]),
        .O(\gc0.count_reg[7]_0 ));
endmodule

(* ORIG_REF_NAME = "rd_dc_fwft_ext_as" *) 
module gig_eth_hsr_fifo_async_36x512_rd_dc_fwft_ext_as
   (\dest_out_bin_ff_reg[7] ,
    O,
    rd_data_count,
    WR_PNTR_RD,
    \g_rd.gvalid_low.rd_dc_i_reg[5]_0 ,
    S,
    \g_rd.gvalid_low.rd_dc_i_reg[9]_0 ,
    D,
    rd_clk,
    AR);
  output [7:0]\dest_out_bin_ff_reg[7] ;
  output [0:0]O;
  output [9:0]rd_data_count;
  input [7:0]WR_PNTR_RD;
  input [3:0]\g_rd.gvalid_low.rd_dc_i_reg[5]_0 ;
  input [3:0]S;
  input [0:0]\g_rd.gvalid_low.rd_dc_i_reg[9]_0 ;
  input [9:0]D;
  input rd_clk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [9:0]D;
  wire [0:0]O;
  wire [3:0]S;
  wire [7:0]WR_PNTR_RD;
  wire [7:0]\dest_out_bin_ff_reg[7] ;
  wire [3:0]\g_rd.gvalid_low.rd_dc_i_reg[5]_0 ;
  wire [0:0]\g_rd.gvalid_low.rd_dc_i_reg[9]_0 ;
  wire minusOp_carry__0_n_0;
  wire minusOp_carry__0_n_1;
  wire minusOp_carry__0_n_2;
  wire minusOp_carry__0_n_3;
  wire minusOp_carry_n_0;
  wire minusOp_carry_n_1;
  wire minusOp_carry_n_2;
  wire minusOp_carry_n_3;
  wire rd_clk;
  wire [9:0]rd_data_count;
  wire [3:0]NLW_minusOp_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_minusOp_carry__1_O_UNCONNECTED;

  FDCE #(
    .INIT(1'b0)) 
    \g_rd.gvalid_low.rd_dc_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[0]),
        .Q(rd_data_count[0]));
  FDCE #(
    .INIT(1'b0)) 
    \g_rd.gvalid_low.rd_dc_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[1]),
        .Q(rd_data_count[1]));
  FDCE #(
    .INIT(1'b0)) 
    \g_rd.gvalid_low.rd_dc_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[2]),
        .Q(rd_data_count[2]));
  FDCE #(
    .INIT(1'b0)) 
    \g_rd.gvalid_low.rd_dc_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[3]),
        .Q(rd_data_count[3]));
  FDCE #(
    .INIT(1'b0)) 
    \g_rd.gvalid_low.rd_dc_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[4]),
        .Q(rd_data_count[4]));
  FDCE #(
    .INIT(1'b0)) 
    \g_rd.gvalid_low.rd_dc_i_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[5]),
        .Q(rd_data_count[5]));
  FDCE #(
    .INIT(1'b0)) 
    \g_rd.gvalid_low.rd_dc_i_reg[6] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[6]),
        .Q(rd_data_count[6]));
  FDCE #(
    .INIT(1'b0)) 
    \g_rd.gvalid_low.rd_dc_i_reg[7] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[7]),
        .Q(rd_data_count[7]));
  FDCE #(
    .INIT(1'b0)) 
    \g_rd.gvalid_low.rd_dc_i_reg[8] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[8]),
        .Q(rd_data_count[8]));
  FDCE #(
    .INIT(1'b0)) 
    \g_rd.gvalid_low.rd_dc_i_reg[9] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[9]),
        .Q(rd_data_count[9]));
  CARRY4 minusOp_carry
       (.CI(1'b0),
        .CO({minusOp_carry_n_0,minusOp_carry_n_1,minusOp_carry_n_2,minusOp_carry_n_3}),
        .CYINIT(1'b1),
        .DI(WR_PNTR_RD[3:0]),
        .O({\dest_out_bin_ff_reg[7] [2:0],O}),
        .S(\g_rd.gvalid_low.rd_dc_i_reg[5]_0 ));
  CARRY4 minusOp_carry__0
       (.CI(minusOp_carry_n_0),
        .CO({minusOp_carry__0_n_0,minusOp_carry__0_n_1,minusOp_carry__0_n_2,minusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(WR_PNTR_RD[7:4]),
        .O(\dest_out_bin_ff_reg[7] [6:3]),
        .S(S));
  CARRY4 minusOp_carry__1
       (.CI(minusOp_carry__0_n_0),
        .CO(NLW_minusOp_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_minusOp_carry__1_O_UNCONNECTED[3:1],\dest_out_bin_ff_reg[7] [7]}),
        .S({1'b0,1'b0,1'b0,\g_rd.gvalid_low.rd_dc_i_reg[9]_0 }));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module gig_eth_hsr_fifo_async_36x512_rd_fwft
   (out,
    empty,
    \gpregsm1.user_valid_reg_0 ,
    E,
    tmp_ram_rd_en,
    \gpregsm1.curr_fwft_state_reg[1]_0 ,
    D,
    \gpregsm1.user_valid_reg_1 ,
    rd_clk,
    AR,
    rd_en,
    aempty_fwft_i_reg_0,
    \g_rd.gvalid_low.rd_dc_i_reg[6] ,
    \g_rd.gvalid_low.rd_dc_i_reg[6]_0 ,
    O);
  output [1:0]out;
  output empty;
  output \gpregsm1.user_valid_reg_0 ;
  output [0:0]E;
  output tmp_ram_rd_en;
  output [0:0]\gpregsm1.curr_fwft_state_reg[1]_0 ;
  output [3:0]D;
  output \gpregsm1.user_valid_reg_1 ;
  input rd_clk;
  input [0:0]AR;
  input rd_en;
  input aempty_fwft_i_reg_0;
  input [2:0]\g_rd.gvalid_low.rd_dc_i_reg[6] ;
  input \g_rd.gvalid_low.rd_dc_i_reg[6]_0 ;
  input [0:0]O;

  wire [0:0]AR;
  wire [3:0]D;
  wire [0:0]E;
  wire [0:0]O;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i0;
  wire aempty_fwft_i_reg_0;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i0;
  wire [2:0]\g_rd.gvalid_low.rd_dc_i_reg[6] ;
  wire \g_rd.gvalid_low.rd_dc_i_reg[6]_0 ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[1]_0 ;
  wire \gpregsm1.user_valid_reg_1 ;
  wire [1:0]next_fwft_state;
  wire rd_clk;
  wire rd_en;
  wire tmp_ram_rd_en;
  (* DONT_TOUCH *) wire user_valid;

  assign empty = empty_fwft_i;
  assign \gpregsm1.user_valid_reg_0  = user_valid;
  assign out[1:0] = curr_fwft_state;
  LUT5 #(
    .INIT(32'hFFFF5155)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1 
       (.I0(aempty_fwft_i_reg_0),
        .I1(curr_fwft_state[0]),
        .I2(rd_en),
        .I3(curr_fwft_state[1]),
        .I4(AR),
        .O(tmp_ram_rd_en));
  LUT5 #(
    .INIT(32'hF8E0C0F0)) 
    aempty_fwft_fb_i_i_1
       (.I0(rd_en),
        .I1(aempty_fwft_i_reg_0),
        .I2(aempty_fwft_fb_i),
        .I3(curr_fwft_state[1]),
        .I4(curr_fwft_state[0]),
        .O(aempty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(AR),
        .Q(aempty_fwft_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(AR),
        .Q(aempty_fwft_i));
  LUT4 #(
    .INIT(16'h88EA)) 
    empty_fwft_fb_i_i_1
       (.I0(empty_fwft_fb_i),
        .I1(curr_fwft_state[0]),
        .I2(rd_en),
        .I3(curr_fwft_state[1]),
        .O(empty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(AR),
        .Q(empty_fwft_fb_i));
  LUT4 #(
    .INIT(16'h88EA)) 
    empty_fwft_fb_o_i_i_1
       (.I0(empty_fwft_fb_o_i),
        .I1(curr_fwft_state[0]),
        .I2(rd_en),
        .I3(curr_fwft_state[1]),
        .O(empty_fwft_fb_o_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i0),
        .PRE(AR),
        .Q(empty_fwft_fb_o_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(AR),
        .Q(empty_fwft_i));
  LUT3 #(
    .INIT(8'hB0)) 
    \g_rd.gvalid_low.rd_dc_i[0]_i_1 
       (.I0(O),
        .I1(curr_fwft_state[1]),
        .I2(user_valid),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \g_rd.gvalid_low.rd_dc_i[1]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(user_valid),
        .I2(\g_rd.gvalid_low.rd_dc_i_reg[6] [0]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h0880)) 
    \g_rd.gvalid_low.rd_dc_i[2]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(user_valid),
        .I2(\g_rd.gvalid_low.rd_dc_i_reg[6] [1]),
        .I3(\g_rd.gvalid_low.rd_dc_i_reg[6] [0]),
        .O(D[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \g_rd.gvalid_low.rd_dc_i[5]_i_2 
       (.I0(user_valid),
        .I1(curr_fwft_state[1]),
        .O(\gpregsm1.user_valid_reg_1 ));
  LUT4 #(
    .INIT(16'h0880)) 
    \g_rd.gvalid_low.rd_dc_i[6]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(user_valid),
        .I2(\g_rd.gvalid_low.rd_dc_i_reg[6] [2]),
        .I3(\g_rd.gvalid_low.rd_dc_i_reg[6]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h00DF)) 
    \gc0.count_d1[8]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .I3(aempty_fwft_i_reg_0),
        .O(\gpregsm1.curr_fwft_state_reg[1]_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \goreg_bm.dout_i[35]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .O(E));
  LUT3 #(
    .INIT(8'hAE)) 
    \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(rd_en),
        .O(next_fwft_state[0]));
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .I3(aempty_fwft_i_reg_0),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(next_fwft_state[0]),
        .Q(user_valid));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module gig_eth_hsr_fifo_async_36x512_rd_logic
   (out,
    empty,
    \gpregsm1.user_valid_reg ,
    \dest_out_bin_ff_reg[7] ,
    Q,
    E,
    tmp_ram_rd_en,
    \gpregsm1.user_valid_reg_0 ,
    \gc0.count_d1_reg[8] ,
    rd_data_count,
    \gmux.gm[1].gms.ms ,
    \gmux.gm[2].gms.ms ,
    \gmux.gm[3].gms.ms ,
    \gmux.gm[4].gms.ms ,
    ram_empty_fb_i_reg,
    v1_reg,
    rd_clk,
    AR,
    WR_PNTR_RD,
    \g_rd.gvalid_low.rd_dc_i_reg[5] ,
    S,
    \g_rd.gvalid_low.rd_dc_i_reg[9] ,
    rd_en,
    \g_rd.gvalid_low.rd_dc_i_reg[6] ,
    D);
  output [0:0]out;
  output empty;
  output \gpregsm1.user_valid_reg ;
  output [7:0]\dest_out_bin_ff_reg[7] ;
  output [0:0]Q;
  output [0:0]E;
  output tmp_ram_rd_en;
  output \gpregsm1.user_valid_reg_0 ;
  output [8:0]\gc0.count_d1_reg[8] ;
  output [9:0]rd_data_count;
  input \gmux.gm[1].gms.ms ;
  input \gmux.gm[2].gms.ms ;
  input \gmux.gm[3].gms.ms ;
  input \gmux.gm[4].gms.ms ;
  input ram_empty_fb_i_reg;
  input [0:0]v1_reg;
  input rd_clk;
  input [0:0]AR;
  input [7:0]WR_PNTR_RD;
  input [3:0]\g_rd.gvalid_low.rd_dc_i_reg[5] ;
  input [3:0]S;
  input [0:0]\g_rd.gvalid_low.rd_dc_i_reg[9] ;
  input rd_en;
  input \g_rd.gvalid_low.rd_dc_i_reg[6] ;
  input [5:0]D;

  wire [0:0]AR;
  wire [5:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [3:0]S;
  wire [7:0]WR_PNTR_RD;
  wire [7:0]\dest_out_bin_ff_reg[7] ;
  wire [0:0]diff_wr_rd;
  wire empty;
  wire [3:0]\g_rd.gvalid_low.rd_dc_i_reg[5] ;
  wire \g_rd.gvalid_low.rd_dc_i_reg[6] ;
  wire [0:0]\g_rd.gvalid_low.rd_dc_i_reg[9] ;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire \gmux.gm[1].gms.ms ;
  wire \gmux.gm[2].gms.ms ;
  wire \gmux.gm[3].gms.ms ;
  wire \gmux.gm[4].gms.ms ;
  wire \gpregsm1.user_valid_reg ;
  wire \gpregsm1.user_valid_reg_0 ;
  wire \gr1.gr1_int.rfwft_n_10 ;
  wire \gr1.gr1_int.rfwft_n_7 ;
  wire \gr1.gr1_int.rfwft_n_8 ;
  wire \gr1.gr1_int.rfwft_n_9 ;
  wire [0:0]out;
  wire [0:0]p_0_in;
  wire p_2_out;
  wire p_8_out;
  wire ram_empty_fb_i_reg;
  wire rd_clk;
  wire [9:0]rd_data_count;
  wire rd_en;
  wire rpntr_n_0;
  wire rpntr_n_1;
  wire rpntr_n_2;
  wire rpntr_n_3;
  wire tmp_ram_rd_en;
  wire [0:0]v1_reg;

  gig_eth_hsr_fifo_async_36x512_rd_fwft \gr1.gr1_int.rfwft 
       (.AR(AR),
        .D({\gr1.gr1_int.rfwft_n_7 ,\gr1.gr1_int.rfwft_n_8 ,\gr1.gr1_int.rfwft_n_9 ,\gr1.gr1_int.rfwft_n_10 }),
        .E(E),
        .O(diff_wr_rd),
        .aempty_fwft_i_reg_0(p_2_out),
        .empty(empty),
        .\g_rd.gvalid_low.rd_dc_i_reg[6] ({\dest_out_bin_ff_reg[7] [5],\dest_out_bin_ff_reg[7] [1:0]}),
        .\g_rd.gvalid_low.rd_dc_i_reg[6]_0 (\g_rd.gvalid_low.rd_dc_i_reg[6] ),
        .\gpregsm1.curr_fwft_state_reg[1]_0 (p_8_out),
        .\gpregsm1.user_valid_reg_0 (\gpregsm1.user_valid_reg ),
        .\gpregsm1.user_valid_reg_1 (\gpregsm1.user_valid_reg_0 ),
        .out({out,p_0_in}),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .tmp_ram_rd_en(tmp_ram_rd_en));
  gig_eth_hsr_fifo_async_36x512_rd_dc_fwft_ext_as \gr1.grdc2.rdc 
       (.AR(AR),
        .D({D[5:3],\gr1.gr1_int.rfwft_n_7 ,D[2:0],\gr1.gr1_int.rfwft_n_8 ,\gr1.gr1_int.rfwft_n_9 ,\gr1.gr1_int.rfwft_n_10 }),
        .O(diff_wr_rd),
        .S(S),
        .WR_PNTR_RD(WR_PNTR_RD),
        .\dest_out_bin_ff_reg[7] (\dest_out_bin_ff_reg[7] ),
        .\g_rd.gvalid_low.rd_dc_i_reg[5]_0 (\g_rd.gvalid_low.rd_dc_i_reg[5] ),
        .\g_rd.gvalid_low.rd_dc_i_reg[9]_0 (\g_rd.gvalid_low.rd_dc_i_reg[9] ),
        .rd_clk(rd_clk),
        .rd_data_count(rd_data_count));
  gig_eth_hsr_fifo_async_36x512_rd_status_flags_as \gras.rsts 
       (.AR(AR),
        .\gmux.gm[1].gms.ms (\gmux.gm[1].gms.ms ),
        .\gmux.gm[1].gms.ms_0 (rpntr_n_3),
        .\gmux.gm[2].gms.ms (\gmux.gm[2].gms.ms ),
        .\gmux.gm[2].gms.ms_0 (rpntr_n_2),
        .\gmux.gm[3].gms.ms (\gmux.gm[3].gms.ms ),
        .\gmux.gm[3].gms.ms_0 (rpntr_n_1),
        .\gmux.gm[4].gms.ms (\gmux.gm[4].gms.ms ),
        .\gmux.gm[4].gms.ms_0 (rpntr_n_0),
        .out(p_2_out),
        .ram_empty_fb_i_reg_0(ram_empty_fb_i_reg),
        .ram_empty_fb_i_reg_1({out,p_0_in}),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .v1_reg(v1_reg));
  gig_eth_hsr_fifo_async_36x512_rd_bin_cntr rpntr
       (.AR(AR),
        .E(p_8_out),
        .Q(Q),
        .WR_PNTR_RD(WR_PNTR_RD),
        .\gc0.count_d1_reg[8]_0 (\gc0.count_d1_reg[8] ),
        .\gc0.count_reg[0]_0 (rpntr_n_3),
        .\gc0.count_reg[2]_0 (rpntr_n_2),
        .\gc0.count_reg[5]_0 (rpntr_n_1),
        .\gc0.count_reg[7]_0 (rpntr_n_0),
        .rd_clk(rd_clk));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_as" *) 
module gig_eth_hsr_fifo_async_36x512_rd_status_flags_as
   (out,
    \gmux.gm[1].gms.ms ,
    \gmux.gm[2].gms.ms ,
    \gmux.gm[3].gms.ms ,
    \gmux.gm[4].gms.ms ,
    ram_empty_fb_i_reg_0,
    \gmux.gm[1].gms.ms_0 ,
    \gmux.gm[2].gms.ms_0 ,
    \gmux.gm[3].gms.ms_0 ,
    \gmux.gm[4].gms.ms_0 ,
    v1_reg,
    rd_clk,
    AR,
    ram_empty_fb_i_reg_1,
    rd_en);
  output out;
  input \gmux.gm[1].gms.ms ;
  input \gmux.gm[2].gms.ms ;
  input \gmux.gm[3].gms.ms ;
  input \gmux.gm[4].gms.ms ;
  input ram_empty_fb_i_reg_0;
  input \gmux.gm[1].gms.ms_0 ;
  input \gmux.gm[2].gms.ms_0 ;
  input \gmux.gm[3].gms.ms_0 ;
  input \gmux.gm[4].gms.ms_0 ;
  input [0:0]v1_reg;
  input rd_clk;
  input [0:0]AR;
  input [1:0]ram_empty_fb_i_reg_1;
  input rd_en;

  wire [0:0]AR;
  wire c1_n_0;
  wire comp0;
  wire \gmux.gm[1].gms.ms ;
  wire \gmux.gm[1].gms.ms_0 ;
  wire \gmux.gm[2].gms.ms ;
  wire \gmux.gm[2].gms.ms_0 ;
  wire \gmux.gm[3].gms.ms ;
  wire \gmux.gm[3].gms.ms_0 ;
  wire \gmux.gm[4].gms.ms ;
  wire \gmux.gm[4].gms.ms_0 ;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  wire ram_empty_fb_i_reg_0;
  wire [1:0]ram_empty_fb_i_reg_1;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire [0:0]v1_reg;

  assign out = ram_empty_fb_i;
  gig_eth_hsr_fifo_async_36x512_compare_2 c0
       (.comp0(comp0),
        .\gmux.gm[1].gms.ms_0 (\gmux.gm[1].gms.ms ),
        .\gmux.gm[2].gms.ms_0 (\gmux.gm[2].gms.ms ),
        .\gmux.gm[3].gms.ms_0 (\gmux.gm[3].gms.ms ),
        .\gmux.gm[4].gms.ms_0 (\gmux.gm[4].gms.ms ),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg_0));
  gig_eth_hsr_fifo_async_36x512_compare_3 c1
       (.comp0(comp0),
        .\gmux.gm[1].gms.ms_0 (\gmux.gm[1].gms.ms_0 ),
        .\gmux.gm[2].gms.ms_0 (\gmux.gm[2].gms.ms_0 ),
        .\gmux.gm[3].gms.ms_0 (\gmux.gm[3].gms.ms_0 ),
        .\gmux.gm[4].gms.ms_0 (\gmux.gm[4].gms.ms_0 ),
        .\gpregsm1.curr_fwft_state_reg[0] (c1_n_0),
        .out(ram_empty_fb_i),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg_1),
        .rd_en(rd_en),
        .v1_reg(v1_reg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(c1_n_0),
        .PRE(AR),
        .Q(ram_empty_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(c1_n_0),
        .PRE(AR),
        .Q(ram_empty_i));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module gig_eth_hsr_fifo_async_36x512_reset_blk_ramfifo
   (AR,
    SR,
    out,
    \grstd1.grst_full.grst_f.rst_d3_reg_0 ,
    wr_rst_busy,
    rst,
    wr_clk,
    rd_clk);
  output [0:0]AR;
  output [0:0]SR;
  output out;
  output \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  output wr_rst_busy;
  input rst;
  input wr_clk;
  input rd_clk;

  wire [0:0]AR;
  wire [0:0]SR;
  wire dest_out;
  wire \grstd1.grst_full.grst_f.rst_d3_i_1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0 ;
  wire rd_clk;
  wire [3:0]rd_rst_wr_ext;
  wire rst;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;
  wire sckt_rd_rst_wr;
  wire wr_clk;
  wire wr_rst_busy;
  wire [1:0]wr_rst_rd_ext;

  assign \grstd1.grst_full.grst_f.rst_d3_reg_0  = rst_d3;
  assign out = rst_d2;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_rst_busy),
        .PRE(rst_wr_reg2),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(rst_wr_reg2),
        .Q(rst_d2));
  LUT2 #(
    .INIT(4'hE)) 
    \grstd1.grst_full.grst_f.rst_d3_i_1 
       (.I0(rst_d2),
        .I1(AR),
        .O(\grstd1.grst_full.grst_f.rst_d3_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_i_1_n_0 ),
        .PRE(rst_wr_reg2),
        .Q(rst_d3));
  FDCE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(rst_wr_reg2),
        .D(sckt_rd_rst_wr),
        .Q(rd_rst_wr_ext[0]));
  FDCE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(rst_wr_reg2),
        .D(rd_rst_wr_ext[0]),
        .Q(rd_rst_wr_ext[1]));
  FDCE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(rst_wr_reg2),
        .D(rd_rst_wr_ext[1]),
        .Q(rd_rst_wr_ext[2]));
  FDCE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(rst_wr_reg2),
        .D(rd_rst_wr_ext[2]),
        .Q(rd_rst_wr_ext[3]));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* INV_DEF_VAL = "1'b1" *) 
  (* RST_ACTIVE_HIGH = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  gig_eth_hsr_fifo_async_36x512_xpm_cdc_async_rst \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst 
       (.dest_arst(rst_rd_reg2),
        .dest_clk(rd_clk),
        .src_arst(rst));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1 
       (.I0(SR),
        .I1(wr_rst_rd_ext[1]),
        .O(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0 ));
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0 ),
        .PRE(rst_rd_reg2),
        .Q(SR));
  LUT3 #(
    .INIT(8'h8A)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1 
       (.I0(AR),
        .I1(rd_rst_wr_ext[0]),
        .I2(rd_rst_wr_ext[1]),
        .O(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0 ));
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0 ),
        .PRE(rst_wr_reg2),
        .Q(AR));
  LUT5 #(
    .INIT(32'hAAAA08AA)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1 
       (.I0(wr_rst_busy),
        .I1(rd_rst_wr_ext[1]),
        .I2(rd_rst_wr_ext[0]),
        .I3(rd_rst_wr_ext[3]),
        .I4(rd_rst_wr_ext[2]),
        .O(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0 ));
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0 ),
        .PRE(rst_wr_reg2),
        .Q(wr_rst_busy));
  FDCE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(rst_rd_reg2),
        .D(dest_out),
        .Q(wr_rst_rd_ext[0]));
  FDCE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(rst_rd_reg2),
        .D(wr_rst_rd_ext[0]),
        .Q(wr_rst_rd_ext[1]));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  gig_eth_hsr_fifo_async_36x512_xpm_cdc_single \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
       (.dest_clk(wr_clk),
        .dest_out(sckt_rd_rst_wr),
        .src_clk(rd_clk),
        .src_in(SR));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  gig_eth_hsr_fifo_async_36x512_xpm_cdc_single__2 \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
       (.dest_clk(rd_clk),
        .dest_out(dest_out),
        .src_clk(wr_clk),
        .src_in(AR));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* INV_DEF_VAL = "1'b1" *) 
  (* RST_ACTIVE_HIGH = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  gig_eth_hsr_fifo_async_36x512_xpm_cdc_async_rst__2 \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst 
       (.dest_arst(rst_wr_reg2),
        .dest_clk(wr_clk),
        .src_arst(rst));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module gig_eth_hsr_fifo_async_36x512_wr_bin_cntr
   (S,
    Q,
    \gic0.gc1.count_d3_reg[7]_0 ,
    \gic0.gc1.count_d3_reg[8]_0 ,
    \gic0.gc1.count_reg[7]_0 ,
    v1_reg,
    v1_reg_0,
    v1_reg_1,
    D,
    \gic0.gc1.count_d1_reg[7]_0 ,
    \gic0.gc1.count_d2_reg[7]_0 ,
    RD_PNTR_WR,
    O,
    \wr_data_count_i_reg[9] ,
    \wr_data_count_i_reg[9]_0 ,
    E,
    wr_clk,
    AR);
  output [3:0]S;
  output [8:0]Q;
  output [3:0]\gic0.gc1.count_d3_reg[7]_0 ;
  output [0:0]\gic0.gc1.count_d3_reg[8]_0 ;
  output [7:0]\gic0.gc1.count_reg[7]_0 ;
  output [0:0]v1_reg;
  output [0:0]v1_reg_0;
  output [0:0]v1_reg_1;
  output [8:0]D;
  output [7:0]\gic0.gc1.count_d1_reg[7]_0 ;
  output [7:0]\gic0.gc1.count_d2_reg[7]_0 ;
  input [8:0]RD_PNTR_WR;
  input [2:0]O;
  input [0:0]\wr_data_count_i_reg[9] ;
  input [3:0]\wr_data_count_i_reg[9]_0 ;
  input [0:0]E;
  input wr_clk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [8:0]D;
  wire [0:0]E;
  wire [2:0]O;
  wire [8:0]Q;
  wire [8:0]RD_PNTR_WR;
  wire [3:0]S;
  wire \gic0.gc1.count[8]_i_2_n_0 ;
  wire [7:0]\gic0.gc1.count_d1_reg[7]_0 ;
  wire [7:0]\gic0.gc1.count_d2_reg[7]_0 ;
  wire [3:0]\gic0.gc1.count_d3_reg[7]_0 ;
  wire [0:0]\gic0.gc1.count_d3_reg[8]_0 ;
  wire [7:0]\gic0.gc1.count_reg[7]_0 ;
  wire [8:8]p_14_out;
  wire [8:0]plusOp;
  wire [0:0]v1_reg;
  wire [0:0]v1_reg_0;
  wire [0:0]v1_reg_1;
  wire wr_clk;
  wire \wr_data_count_i[9]_i_2_n_0 ;
  wire [0:0]\wr_data_count_i_reg[9] ;
  wire [3:0]\wr_data_count_i_reg[9]_0 ;
  wire [8:8]wr_pntr_plus2;
  wire [8:8]wr_pntr_plus3;

  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gic0.gc1.count[0]_i_1 
       (.I0(\gic0.gc1.count_reg[7]_0 [0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc1.count[1]_i_1 
       (.I0(\gic0.gc1.count_reg[7]_0 [0]),
        .I1(\gic0.gc1.count_reg[7]_0 [1]),
        .O(plusOp[1]));
  LUT3 #(
    .INIT(8'h78)) 
    \gic0.gc1.count[2]_i_1 
       (.I0(\gic0.gc1.count_reg[7]_0 [0]),
        .I1(\gic0.gc1.count_reg[7]_0 [1]),
        .I2(\gic0.gc1.count_reg[7]_0 [2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gic0.gc1.count[3]_i_1 
       (.I0(\gic0.gc1.count_reg[7]_0 [1]),
        .I1(\gic0.gc1.count_reg[7]_0 [0]),
        .I2(\gic0.gc1.count_reg[7]_0 [2]),
        .I3(\gic0.gc1.count_reg[7]_0 [3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gic0.gc1.count[4]_i_1 
       (.I0(\gic0.gc1.count_reg[7]_0 [2]),
        .I1(\gic0.gc1.count_reg[7]_0 [0]),
        .I2(\gic0.gc1.count_reg[7]_0 [1]),
        .I3(\gic0.gc1.count_reg[7]_0 [3]),
        .I4(\gic0.gc1.count_reg[7]_0 [4]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gic0.gc1.count[5]_i_1 
       (.I0(\gic0.gc1.count_reg[7]_0 [3]),
        .I1(\gic0.gc1.count_reg[7]_0 [1]),
        .I2(\gic0.gc1.count_reg[7]_0 [0]),
        .I3(\gic0.gc1.count_reg[7]_0 [2]),
        .I4(\gic0.gc1.count_reg[7]_0 [4]),
        .I5(\gic0.gc1.count_reg[7]_0 [5]),
        .O(plusOp[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc1.count[6]_i_1 
       (.I0(\gic0.gc1.count[8]_i_2_n_0 ),
        .I1(\gic0.gc1.count_reg[7]_0 [6]),
        .O(plusOp[6]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gic0.gc1.count[7]_i_1 
       (.I0(\gic0.gc1.count[8]_i_2_n_0 ),
        .I1(\gic0.gc1.count_reg[7]_0 [6]),
        .I2(\gic0.gc1.count_reg[7]_0 [7]),
        .O(plusOp[7]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gic0.gc1.count[8]_i_1 
       (.I0(\gic0.gc1.count_reg[7]_0 [6]),
        .I1(\gic0.gc1.count[8]_i_2_n_0 ),
        .I2(\gic0.gc1.count_reg[7]_0 [7]),
        .I3(wr_pntr_plus3),
        .O(plusOp[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gic0.gc1.count[8]_i_2 
       (.I0(\gic0.gc1.count_reg[7]_0 [5]),
        .I1(\gic0.gc1.count_reg[7]_0 [3]),
        .I2(\gic0.gc1.count_reg[7]_0 [1]),
        .I3(\gic0.gc1.count_reg[7]_0 [0]),
        .I4(\gic0.gc1.count_reg[7]_0 [2]),
        .I5(\gic0.gc1.count_reg[7]_0 [4]),
        .O(\gic0.gc1.count[8]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d1_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc1.count_reg[7]_0 [0]),
        .Q(\gic0.gc1.count_d1_reg[7]_0 [0]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc1.count_d1_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\gic0.gc1.count_reg[7]_0 [1]),
        .PRE(AR),
        .Q(\gic0.gc1.count_d1_reg[7]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d1_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc1.count_reg[7]_0 [2]),
        .Q(\gic0.gc1.count_d1_reg[7]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d1_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc1.count_reg[7]_0 [3]),
        .Q(\gic0.gc1.count_d1_reg[7]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d1_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc1.count_reg[7]_0 [4]),
        .Q(\gic0.gc1.count_d1_reg[7]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d1_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc1.count_reg[7]_0 [5]),
        .Q(\gic0.gc1.count_d1_reg[7]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d1_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc1.count_reg[7]_0 [6]),
        .Q(\gic0.gc1.count_d1_reg[7]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d1_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc1.count_reg[7]_0 [7]),
        .Q(\gic0.gc1.count_d1_reg[7]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d1_reg[8] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus3),
        .Q(wr_pntr_plus2));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc1.count_d2_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\gic0.gc1.count_d1_reg[7]_0 [0]),
        .PRE(AR),
        .Q(\gic0.gc1.count_d2_reg[7]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d2_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc1.count_d1_reg[7]_0 [1]),
        .Q(\gic0.gc1.count_d2_reg[7]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d2_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc1.count_d1_reg[7]_0 [2]),
        .Q(\gic0.gc1.count_d2_reg[7]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d2_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc1.count_d1_reg[7]_0 [3]),
        .Q(\gic0.gc1.count_d2_reg[7]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d2_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc1.count_d1_reg[7]_0 [4]),
        .Q(\gic0.gc1.count_d2_reg[7]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d2_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc1.count_d1_reg[7]_0 [5]),
        .Q(\gic0.gc1.count_d2_reg[7]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d2_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc1.count_d1_reg[7]_0 [6]),
        .Q(\gic0.gc1.count_d2_reg[7]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d2_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc1.count_d1_reg[7]_0 [7]),
        .Q(\gic0.gc1.count_d2_reg[7]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d2_reg[8] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2),
        .Q(p_14_out));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d3_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc1.count_d2_reg[7]_0 [0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d3_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc1.count_d2_reg[7]_0 [1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d3_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc1.count_d2_reg[7]_0 [2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d3_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc1.count_d2_reg[7]_0 [3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d3_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc1.count_d2_reg[7]_0 [4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d3_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc1.count_d2_reg[7]_0 [5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d3_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc1.count_d2_reg[7]_0 [6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d3_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc1.count_d2_reg[7]_0 [7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d3_reg[8] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(p_14_out),
        .Q(Q[8]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc1.count_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(plusOp[0]),
        .PRE(AR),
        .Q(\gic0.gc1.count_reg[7]_0 [0]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc1.count_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(plusOp[1]),
        .PRE(AR),
        .Q(\gic0.gc1.count_reg[7]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[2]),
        .Q(\gic0.gc1.count_reg[7]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[3]),
        .Q(\gic0.gc1.count_reg[7]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[4]),
        .Q(\gic0.gc1.count_reg[7]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[5]),
        .Q(\gic0.gc1.count_reg[7]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[6]),
        .Q(\gic0.gc1.count_reg[7]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[7]),
        .Q(\gic0.gc1.count_reg[7]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_reg[8] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[8]),
        .Q(wr_pntr_plus3));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1 
       (.I0(p_14_out),
        .I1(RD_PNTR_WR[8]),
        .O(v1_reg));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__0 
       (.I0(wr_pntr_plus2),
        .I1(RD_PNTR_WR[8]),
        .O(v1_reg_0));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__1 
       (.I0(wr_pntr_plus3),
        .I1(RD_PNTR_WR[8]),
        .O(v1_reg_1));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__0_i_1
       (.I0(Q[7]),
        .I1(RD_PNTR_WR[7]),
        .O(\gic0.gc1.count_d3_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__0_i_2
       (.I0(Q[6]),
        .I1(RD_PNTR_WR[6]),
        .O(\gic0.gc1.count_d3_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__0_i_3
       (.I0(Q[5]),
        .I1(RD_PNTR_WR[5]),
        .O(\gic0.gc1.count_d3_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__0_i_4
       (.I0(Q[4]),
        .I1(RD_PNTR_WR[4]),
        .O(\gic0.gc1.count_d3_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__1_i_1
       (.I0(Q[8]),
        .I1(RD_PNTR_WR[8]),
        .O(\gic0.gc1.count_d3_reg[8]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_1
       (.I0(Q[3]),
        .I1(RD_PNTR_WR[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_2
       (.I0(Q[2]),
        .I1(RD_PNTR_WR[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_3
       (.I0(Q[1]),
        .I1(RD_PNTR_WR[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_4
       (.I0(Q[0]),
        .I1(RD_PNTR_WR[0]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_data_count_i[1]_i_1 
       (.I0(O[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_data_count_i[2]_i_1 
       (.I0(O[0]),
        .I1(O[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wr_data_count_i[3]_i_1 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wr_data_count_i[4]_i_1 
       (.I0(O[1]),
        .I1(O[0]),
        .I2(O[2]),
        .I3(\wr_data_count_i_reg[9]_0 [0]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wr_data_count_i[5]_i_1 
       (.I0(O[2]),
        .I1(O[0]),
        .I2(O[1]),
        .I3(\wr_data_count_i_reg[9]_0 [0]),
        .I4(\wr_data_count_i_reg[9]_0 [1]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wr_data_count_i[6]_i_1 
       (.I0(\wr_data_count_i_reg[9]_0 [0]),
        .I1(O[1]),
        .I2(O[0]),
        .I3(O[2]),
        .I4(\wr_data_count_i_reg[9]_0 [1]),
        .I5(\wr_data_count_i_reg[9]_0 [2]),
        .O(D[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \wr_data_count_i[7]_i_1 
       (.I0(\wr_data_count_i[9]_i_2_n_0 ),
        .I1(\wr_data_count_i_reg[9]_0 [3]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wr_data_count_i[8]_i_1 
       (.I0(\wr_data_count_i[9]_i_2_n_0 ),
        .I1(\wr_data_count_i_reg[9]_0 [3]),
        .I2(\wr_data_count_i_reg[9] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \wr_data_count_i[9]_i_1 
       (.I0(\wr_data_count_i_reg[9] ),
        .I1(\wr_data_count_i[9]_i_2_n_0 ),
        .I2(\wr_data_count_i_reg[9]_0 [3]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \wr_data_count_i[9]_i_2 
       (.I0(\wr_data_count_i_reg[9]_0 [2]),
        .I1(\wr_data_count_i_reg[9]_0 [0]),
        .I2(O[1]),
        .I3(O[0]),
        .I4(O[2]),
        .I5(\wr_data_count_i_reg[9]_0 [1]),
        .O(\wr_data_count_i[9]_i_2_n_0 ));
endmodule

(* ORIG_REF_NAME = "wr_dc_fwft_ext_as" *) 
module gig_eth_hsr_fifo_async_36x512_wr_dc_fwft_ext_as
   (O,
    \gic0.gc1.count_d3_reg[7] ,
    \gic0.gc1.count_d3_reg[7]_0 ,
    wr_data_count,
    Q,
    S,
    \wr_data_count_i_reg[9]_0 ,
    \wr_data_count_i_reg[9]_1 ,
    D,
    wr_clk,
    AR);
  output [2:0]O;
  output [3:0]\gic0.gc1.count_d3_reg[7] ;
  output [0:0]\gic0.gc1.count_d3_reg[7]_0 ;
  output [9:0]wr_data_count;
  input [7:0]Q;
  input [3:0]S;
  input [3:0]\wr_data_count_i_reg[9]_0 ;
  input [0:0]\wr_data_count_i_reg[9]_1 ;
  input [8:0]D;
  input wr_clk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [8:0]D;
  wire [2:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire [3:0]\gic0.gc1.count_d3_reg[7] ;
  wire [0:0]\gic0.gc1.count_d3_reg[7]_0 ;
  wire minusOp_carry__0_n_0;
  wire minusOp_carry__0_n_1;
  wire minusOp_carry__0_n_2;
  wire minusOp_carry__0_n_3;
  wire minusOp_carry_n_0;
  wire minusOp_carry_n_1;
  wire minusOp_carry_n_2;
  wire minusOp_carry_n_3;
  wire minusOp_carry_n_7;
  wire wr_clk;
  wire [9:0]wr_data_count;
  wire [3:0]\wr_data_count_i_reg[9]_0 ;
  wire [0:0]\wr_data_count_i_reg[9]_1 ;
  wire [3:0]NLW_minusOp_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_minusOp_carry__1_O_UNCONNECTED;

  CARRY4 minusOp_carry
       (.CI(1'b0),
        .CO({minusOp_carry_n_0,minusOp_carry_n_1,minusOp_carry_n_2,minusOp_carry_n_3}),
        .CYINIT(1'b1),
        .DI(Q[3:0]),
        .O({O,minusOp_carry_n_7}),
        .S(S));
  CARRY4 minusOp_carry__0
       (.CI(minusOp_carry_n_0),
        .CO({minusOp_carry__0_n_0,minusOp_carry__0_n_1,minusOp_carry__0_n_2,minusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(\gic0.gc1.count_d3_reg[7] ),
        .S(\wr_data_count_i_reg[9]_0 ));
  CARRY4 minusOp_carry__1
       (.CI(minusOp_carry__0_n_0),
        .CO(NLW_minusOp_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_minusOp_carry__1_O_UNCONNECTED[3:1],\gic0.gc1.count_d3_reg[7]_0 }),
        .S({1'b0,1'b0,1'b0,\wr_data_count_i_reg[9]_1 }));
  FDCE #(
    .INIT(1'b0)) 
    \wr_data_count_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(minusOp_carry_n_7),
        .Q(wr_data_count[0]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[0]),
        .Q(wr_data_count[1]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[1]),
        .Q(wr_data_count[2]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[2]),
        .Q(wr_data_count[3]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[3]),
        .Q(wr_data_count[4]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_data_count_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[4]),
        .Q(wr_data_count[5]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_data_count_i_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[5]),
        .Q(wr_data_count[6]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_data_count_i_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[6]),
        .Q(wr_data_count[7]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_data_count_i_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[7]),
        .Q(wr_data_count[8]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_data_count_i_reg[9] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[8]),
        .Q(wr_data_count[9]));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module gig_eth_hsr_fifo_async_36x512_wr_logic
   (full,
    Q,
    almost_full,
    E,
    \gic0.gc1.count_reg[7] ,
    \gic0.gc1.count_d2_reg[7] ,
    \gic0.gc1.count_d1_reg[7] ,
    wr_data_count,
    \gmux.gm[4].gms.ms ,
    \gmux.gm[4].gms.ms_0 ,
    \gmux.gm[4].gms.ms_1 ,
    wr_clk,
    out,
    wr_en,
    \gaf.ram_almost_full_i_reg ,
    RD_PNTR_WR,
    AR);
  output full;
  output [8:0]Q;
  output almost_full;
  output [0:0]E;
  output [7:0]\gic0.gc1.count_reg[7] ;
  output [7:0]\gic0.gc1.count_d2_reg[7] ;
  output [7:0]\gic0.gc1.count_d1_reg[7] ;
  output [9:0]wr_data_count;
  input [3:0]\gmux.gm[4].gms.ms ;
  input [3:0]\gmux.gm[4].gms.ms_0 ;
  input [3:0]\gmux.gm[4].gms.ms_1 ;
  input wr_clk;
  input out;
  input wr_en;
  input \gaf.ram_almost_full_i_reg ;
  input [8:0]RD_PNTR_WR;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire [8:0]Q;
  wire [8:0]RD_PNTR_WR;
  wire almost_full;
  wire [4:4]\c1/v1_reg ;
  wire [4:4]\c2/v1_reg ;
  wire full;
  wire [4:4]\gaf.c3/v1_reg ;
  wire \gaf.ram_almost_full_i_reg ;
  wire [7:0]\gic0.gc1.count_d1_reg[7] ;
  wire [7:0]\gic0.gc1.count_d2_reg[7] ;
  wire [7:0]\gic0.gc1.count_reg[7] ;
  wire [3:0]\gmux.gm[4].gms.ms ;
  wire [3:0]\gmux.gm[4].gms.ms_0 ;
  wire [3:0]\gmux.gm[4].gms.ms_1 ;
  wire \gwas.gwdc1.wdcext_n_0 ;
  wire \gwas.gwdc1.wdcext_n_1 ;
  wire \gwas.gwdc1.wdcext_n_2 ;
  wire \gwas.gwdc1.wdcext_n_3 ;
  wire \gwas.gwdc1.wdcext_n_4 ;
  wire \gwas.gwdc1.wdcext_n_5 ;
  wire \gwas.gwdc1.wdcext_n_6 ;
  wire \gwas.gwdc1.wdcext_n_7 ;
  wire out;
  wire wpntr_n_0;
  wire wpntr_n_1;
  wire wpntr_n_13;
  wire wpntr_n_14;
  wire wpntr_n_15;
  wire wpntr_n_16;
  wire wpntr_n_17;
  wire wpntr_n_2;
  wire wpntr_n_29;
  wire wpntr_n_3;
  wire wpntr_n_30;
  wire wpntr_n_31;
  wire wpntr_n_32;
  wire wpntr_n_33;
  wire wpntr_n_34;
  wire wpntr_n_35;
  wire wpntr_n_36;
  wire wpntr_n_37;
  wire wr_clk;
  wire [9:0]wr_data_count;
  wire wr_en;

  gig_eth_hsr_fifo_async_36x512_wr_dc_fwft_ext_as \gwas.gwdc1.wdcext 
       (.AR(AR),
        .D({wpntr_n_29,wpntr_n_30,wpntr_n_31,wpntr_n_32,wpntr_n_33,wpntr_n_34,wpntr_n_35,wpntr_n_36,wpntr_n_37}),
        .O({\gwas.gwdc1.wdcext_n_0 ,\gwas.gwdc1.wdcext_n_1 ,\gwas.gwdc1.wdcext_n_2 }),
        .Q(Q[7:0]),
        .S({wpntr_n_0,wpntr_n_1,wpntr_n_2,wpntr_n_3}),
        .\gic0.gc1.count_d3_reg[7] ({\gwas.gwdc1.wdcext_n_3 ,\gwas.gwdc1.wdcext_n_4 ,\gwas.gwdc1.wdcext_n_5 ,\gwas.gwdc1.wdcext_n_6 }),
        .\gic0.gc1.count_d3_reg[7]_0 (\gwas.gwdc1.wdcext_n_7 ),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .\wr_data_count_i_reg[9]_0 ({wpntr_n_13,wpntr_n_14,wpntr_n_15,wpntr_n_16}),
        .\wr_data_count_i_reg[9]_1 (wpntr_n_17));
  gig_eth_hsr_fifo_async_36x512_wr_status_flags_as \gwas.wsts 
       (.E(E),
        .almost_full(almost_full),
        .full(full),
        .\gaf.ram_almost_full_i_reg_0 (\gaf.ram_almost_full_i_reg ),
        .\gmux.gm[4].gms.ms (\gmux.gm[4].gms.ms ),
        .\gmux.gm[4].gms.ms_0 (\gmux.gm[4].gms.ms_0 ),
        .\gmux.gm[4].gms.ms_1 (\gmux.gm[4].gms.ms_1 ),
        .out(out),
        .v1_reg(\c1/v1_reg ),
        .v1_reg_0(\c2/v1_reg ),
        .v1_reg_1(\gaf.c3/v1_reg ),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  gig_eth_hsr_fifo_async_36x512_wr_bin_cntr wpntr
       (.AR(AR),
        .D({wpntr_n_29,wpntr_n_30,wpntr_n_31,wpntr_n_32,wpntr_n_33,wpntr_n_34,wpntr_n_35,wpntr_n_36,wpntr_n_37}),
        .E(E),
        .O({\gwas.gwdc1.wdcext_n_0 ,\gwas.gwdc1.wdcext_n_1 ,\gwas.gwdc1.wdcext_n_2 }),
        .Q(Q),
        .RD_PNTR_WR(RD_PNTR_WR),
        .S({wpntr_n_0,wpntr_n_1,wpntr_n_2,wpntr_n_3}),
        .\gic0.gc1.count_d1_reg[7]_0 (\gic0.gc1.count_d1_reg[7] ),
        .\gic0.gc1.count_d2_reg[7]_0 (\gic0.gc1.count_d2_reg[7] ),
        .\gic0.gc1.count_d3_reg[7]_0 ({wpntr_n_13,wpntr_n_14,wpntr_n_15,wpntr_n_16}),
        .\gic0.gc1.count_d3_reg[8]_0 (wpntr_n_17),
        .\gic0.gc1.count_reg[7]_0 (\gic0.gc1.count_reg[7] ),
        .v1_reg(\c1/v1_reg ),
        .v1_reg_0(\c2/v1_reg ),
        .v1_reg_1(\gaf.c3/v1_reg ),
        .wr_clk(wr_clk),
        .\wr_data_count_i_reg[9] (\gwas.gwdc1.wdcext_n_7 ),
        .\wr_data_count_i_reg[9]_0 ({\gwas.gwdc1.wdcext_n_3 ,\gwas.gwdc1.wdcext_n_4 ,\gwas.gwdc1.wdcext_n_5 ,\gwas.gwdc1.wdcext_n_6 }));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_as" *) 
module gig_eth_hsr_fifo_async_36x512_wr_status_flags_as
   (full,
    almost_full,
    E,
    \gmux.gm[4].gms.ms ,
    v1_reg,
    \gmux.gm[4].gms.ms_0 ,
    v1_reg_0,
    \gmux.gm[4].gms.ms_1 ,
    v1_reg_1,
    wr_clk,
    out,
    wr_en,
    \gaf.ram_almost_full_i_reg_0 );
  output full;
  output almost_full;
  output [0:0]E;
  input [3:0]\gmux.gm[4].gms.ms ;
  input [0:0]v1_reg;
  input [3:0]\gmux.gm[4].gms.ms_0 ;
  input [0:0]v1_reg_0;
  input [3:0]\gmux.gm[4].gms.ms_1 ;
  input [0:0]v1_reg_1;
  input wr_clk;
  input out;
  input wr_en;
  input \gaf.ram_almost_full_i_reg_0 ;

  wire [0:0]E;
  wire almost_full;
  wire c2_n_1;
  wire comp1;
  wire comp2;
  wire \gaf.c3_n_0 ;
  wire \gaf.ram_almost_full_i_reg_0 ;
  wire [3:0]\gmux.gm[4].gms.ms ;
  wire [3:0]\gmux.gm[4].gms.ms_0 ;
  wire [3:0]\gmux.gm[4].gms.ms_1 ;
  wire out;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;
  wire [0:0]v1_reg;
  wire [0:0]v1_reg_0;
  wire [0:0]v1_reg_1;
  wire wr_clk;
  wire wr_en;

  assign full = ram_full_i;
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(E));
  gig_eth_hsr_fifo_async_36x512_compare c1
       (.comp1(comp1),
        .\gmux.gm[4].gms.ms_0 (\gmux.gm[4].gms.ms ),
        .v1_reg(v1_reg));
  gig_eth_hsr_fifo_async_36x512_compare_0 c2
       (.comp1(comp1),
        .comp2(comp2),
        .\gmux.gm[4].gms.ms_0 (\gmux.gm[4].gms.ms_0 ),
        .out(ram_full_fb_i),
        .ram_full_fb_i_reg(c2_n_1),
        .ram_full_i_reg(\gaf.ram_almost_full_i_reg_0 ),
        .v1_reg_0(v1_reg_0),
        .wr_en(wr_en));
  gig_eth_hsr_fifo_async_36x512_compare_1 \gaf.c3 
       (.almost_full(almost_full),
        .comp2(comp2),
        .\gaf.ram_almost_full_i_reg (\gaf.ram_almost_full_i_reg_0 ),
        .\gmux.gm[4].gms.ms_0 (\gmux.gm[4].gms.ms_1 ),
        .out(ram_full_fb_i),
        .v1_reg_1(v1_reg_1),
        .wr_en(wr_en),
        .wr_en_0(\gaf.c3_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \gaf.ram_almost_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gaf.c3_n_0 ),
        .PRE(out),
        .Q(almost_full));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(c2_n_1),
        .PRE(out),
        .Q(ram_full_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(c2_n_1),
        .PRE(out),
        .Q(ram_full_i));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module gig_eth_hsr_fifo_sync_36x16_blk_mem_gen_generic_cstr
   (D,
    clk,
    tmp_ram_rd_en,
    E,
    SR,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    din);
  output [35:0]D;
  input clk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [0:0]SR;
  input [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input [35:0]din;

  wire [35:0]D;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [0:0]E;
  wire [0:0]SR;
  wire clk;
  wire [35:0]din;
  wire tmp_ram_rd_en;

  gig_eth_hsr_fifo_sync_36x16_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .E(E),
        .SR(SR),
        .clk(clk),
        .din(din),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module gig_eth_hsr_fifo_sync_36x16_blk_mem_gen_prim_width
   (D,
    clk,
    tmp_ram_rd_en,
    E,
    SR,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    din);
  output [35:0]D;
  input clk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [0:0]SR;
  input [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input [35:0]din;

  wire [35:0]D;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [0:0]E;
  wire [0:0]SR;
  wire clk;
  wire [35:0]din;
  wire tmp_ram_rd_en;

  gig_eth_hsr_fifo_sync_36x16_blk_mem_gen_prim_wrapper \prim_noinit.ram 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .E(E),
        .SR(SR),
        .clk(clk),
        .din(din),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module gig_eth_hsr_fifo_sync_36x16_blk_mem_gen_prim_wrapper
   (D,
    clk,
    tmp_ram_rd_en,
    E,
    SR,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ,
    din);
  output [35:0]D;
  input clk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [0:0]SR;
  input [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ;
  input [35:0]din;

  wire [35:0]D;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ;
  wire [0:0]E;
  wire [0:0]SR;
  wire clk;
  wire [35:0]din;
  wire tmp_ram_rd_en;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DIADI({din[16:9],din[7:0]}),
        .DIBDI({din[34:27],din[25:18]}),
        .DIPADIP({din[17],din[8]}),
        .DIPBDIP({din[35],din[26]}),
        .DOADO({D[16:9],D[7:0]}),
        .DOBDO({D[34:27],D[25:18]}),
        .DOPADOP({D[17],D[8]}),
        .DOPBDOP({D[35],D[26]}),
        .ENARDEN(tmp_ram_rd_en),
        .ENBWREN(E),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(SR),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({E,E,E,E}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module gig_eth_hsr_fifo_sync_36x16_blk_mem_gen_top
   (D,
    clk,
    tmp_ram_rd_en,
    E,
    SR,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    din);
  output [35:0]D;
  input clk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [0:0]SR;
  input [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input [35:0]din;

  wire [35:0]D;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [0:0]E;
  wire [0:0]SR;
  wire clk;
  wire [35:0]din;
  wire tmp_ram_rd_en;

  gig_eth_hsr_fifo_sync_36x16_blk_mem_gen_generic_cstr \valid.cstr 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .E(E),
        .SR(SR),
        .clk(clk),
        .din(din),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2" *) 
module gig_eth_hsr_fifo_sync_36x16_blk_mem_gen_v8_4_2
   (D,
    clk,
    tmp_ram_rd_en,
    E,
    SR,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    din);
  output [35:0]D;
  input clk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [0:0]SR;
  input [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input [35:0]din;

  wire [35:0]D;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [0:0]E;
  wire [0:0]SR;
  wire clk;
  wire [35:0]din;
  wire tmp_ram_rd_en;

  gig_eth_hsr_fifo_sync_36x16_blk_mem_gen_v8_4_2_synth inst_blk_mem_gen
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .E(E),
        .SR(SR),
        .clk(clk),
        .din(din),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2_synth" *) 
module gig_eth_hsr_fifo_sync_36x16_blk_mem_gen_v8_4_2_synth
   (D,
    clk,
    tmp_ram_rd_en,
    E,
    SR,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    din);
  output [35:0]D;
  input clk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [0:0]SR;
  input [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input [35:0]din;

  wire [35:0]D;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [0:0]E;
  wire [0:0]SR;
  wire clk;
  wire [35:0]din;
  wire tmp_ram_rd_en;

  gig_eth_hsr_fifo_sync_36x16_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .E(E),
        .SR(SR),
        .clk(clk),
        .din(din),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "dc_ss_fwft" *) 
module gig_eth_hsr_fifo_sync_36x16_dc_ss_fwft
   (Q,
    rd_en,
    out,
    ram_rd_en_temp__0,
    \count_reg[4] ,
    clk,
    AR);
  output [4:0]Q;
  input rd_en;
  input out;
  input ram_rd_en_temp__0;
  input [0:0]\count_reg[4] ;
  input clk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [4:0]Q;
  wire clk;
  wire [0:0]\count_reg[4] ;
  wire out;
  wire ram_rd_en_temp__0;
  wire rd_en;

  gig_eth_hsr_fifo_sync_36x16_updn_cntr dc
       (.AR(AR),
        .Q(Q),
        .clk(clk),
        .\count_reg[4]_0 (\count_reg[4] ),
        .out(out),
        .ram_rd_en_temp__0(ram_rd_en_temp__0),
        .rd_en(rd_en));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module gig_eth_hsr_fifo_sync_36x16_fifo_generator_ramfifo
   (data_count,
    VALID,
    empty,
    full,
    almost_full,
    wr_rst_busy,
    dout,
    rd_en,
    rst,
    clk,
    din,
    wr_en);
  output [4:0]data_count;
  output VALID;
  output empty;
  output full;
  output almost_full;
  output wr_rst_busy;
  output [35:0]dout;
  input rd_en;
  input rst;
  input clk;
  input [35:0]din;
  input wr_en;

  wire VALID;
  wire almost_full;
  wire clk;
  wire [4:0]data_count;
  wire [35:0]din;
  wire [35:0]dout;
  wire empty;
  wire full;
  wire \gntv_or_sync_fifo.gl0.wr_n_0 ;
  wire \gr1.gdcf.dc/cntr_en ;
  wire \gwss.wsts/p_2_out ;
  wire \gwss.wsts/ram_full_comb ;
  wire [3:0]p_0_out;
  wire [3:0]p_12_out;
  wire [3:0]p_13_out;
  wire p_19_out;
  wire p_6_out;
  wire rd_en;
  wire rst;
  wire rst_full_ff_i;
  wire rst_full_gen_i;
  wire rstblk_n_3;
  wire tmp_ram_rd_en;
  wire wr_en;
  wire [3:0]wr_pntr_plus2;
  wire wr_rst_busy;

  gig_eth_hsr_fifo_sync_36x16_rd_logic \gntv_or_sync_fifo.gl0.rd 
       (.AR(rstblk_n_3),
        .E(p_19_out),
        .Q(data_count),
        .almost_full(almost_full),
        .clk(clk),
        .\count_reg[4] (\gr1.gdcf.dc/cntr_en ),
        .empty(empty),
        .\gaf.gaf0.ram_afull_i_i_2 (wr_pntr_plus2),
        .\gaf.gaf0.ram_afull_i_reg (rst_full_gen_i),
        .\gc0.count_d1_reg[3] (p_0_out),
        .\gpregsm1.curr_fwft_state_reg[1] (p_6_out),
        .out(VALID),
        .p_2_out(\gwss.wsts/p_2_out ),
        .ram_empty_fb_i_i_3(p_12_out),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_0 ),
        .ram_full_comb(\gwss.wsts/ram_full_comb ),
        .ram_full_fb_i_i_2(p_13_out),
        .rd_en(rd_en),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_en(wr_en));
  gig_eth_hsr_fifo_sync_36x16_wr_logic \gntv_or_sync_fifo.gl0.wr 
       (.AR(rstblk_n_3),
        .E(p_19_out),
        .Q(wr_pntr_plus2),
        .VALID(VALID),
        .almost_full(almost_full),
        .clk(clk),
        .full(full),
        .\gaf.gaf0.ram_afull_i_reg (rst_full_ff_i),
        .\gcc0.gc1.gsym.count_d1_reg[3] (p_13_out),
        .\gcc0.gc1.gsym.count_d2_reg[3] (p_12_out),
        .out(\gntv_or_sync_fifo.gl0.wr_n_0 ),
        .p_2_out(\gwss.wsts/p_2_out ),
        .ram_full_comb(\gwss.wsts/ram_full_comb ),
        .ram_full_fb_i_reg(\gr1.gdcf.dc/cntr_en ),
        .rd_en(rd_en),
        .wr_en(wr_en));
  gig_eth_hsr_fifo_sync_36x16_memory \gntv_or_sync_fifo.mem 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (p_0_out),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (p_12_out),
        .E(p_19_out),
        .SR(rstblk_n_3),
        .clk(clk),
        .din(din),
        .dout(dout),
        .\goreg_bm.dout_i_reg[35]_0 (p_6_out),
        .tmp_ram_rd_en(tmp_ram_rd_en));
  gig_eth_hsr_fifo_sync_36x16_reset_blk_ramfifo rstblk
       (.SR(rstblk_n_3),
        .clk(clk),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (rst_full_gen_i),
        .out(rst_full_ff_i),
        .rst(rst),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module gig_eth_hsr_fifo_sync_36x16_fifo_generator_top
   (DATA_COUNT,
    VALID,
    empty,
    full,
    almost_full,
    wr_rst_busy,
    dout,
    rd_en,
    rst,
    clk,
    din,
    wr_en);
  output [4:0]DATA_COUNT;
  output VALID;
  output empty;
  output full;
  output almost_full;
  output wr_rst_busy;
  output [35:0]dout;
  input rd_en;
  input rst;
  input clk;
  input [35:0]din;
  input wr_en;

  wire [4:0]DATA_COUNT;
  wire VALID;
  wire almost_full;
  wire clk;
  wire [35:0]din;
  wire [35:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire rst;
  wire wr_en;
  wire wr_rst_busy;

  gig_eth_hsr_fifo_sync_36x16_fifo_generator_ramfifo \grf.rf 
       (.VALID(VALID),
        .almost_full(almost_full),
        .clk(clk),
        .data_count(DATA_COUNT),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_en(rd_en),
        .rst(rst),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* C_ADD_NGC_CONSTRAINT = "0" *) (* C_APPLICATION_TYPE_AXIS = "0" *) (* C_APPLICATION_TYPE_RACH = "0" *) 
(* C_APPLICATION_TYPE_RDCH = "0" *) (* C_APPLICATION_TYPE_WACH = "0" *) (* C_APPLICATION_TYPE_WDCH = "0" *) 
(* C_APPLICATION_TYPE_WRCH = "0" *) (* C_AXIS_TDATA_WIDTH = "8" *) (* C_AXIS_TDEST_WIDTH = "1" *) 
(* C_AXIS_TID_WIDTH = "1" *) (* C_AXIS_TKEEP_WIDTH = "1" *) (* C_AXIS_TSTRB_WIDTH = "1" *) 
(* C_AXIS_TUSER_WIDTH = "4" *) (* C_AXIS_TYPE = "0" *) (* C_AXI_ADDR_WIDTH = "32" *) 
(* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) (* C_AXI_BUSER_WIDTH = "1" *) 
(* C_AXI_DATA_WIDTH = "64" *) (* C_AXI_ID_WIDTH = "1" *) (* C_AXI_LEN_WIDTH = "8" *) 
(* C_AXI_LOCK_WIDTH = "1" *) (* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_TYPE = "1" *) 
(* C_AXI_WUSER_WIDTH = "1" *) (* C_COMMON_CLOCK = "1" *) (* C_COUNT_TYPE = "0" *) 
(* C_DATA_COUNT_WIDTH = "5" *) (* C_DEFAULT_VALUE = "BlankString" *) (* C_DIN_WIDTH = "36" *) 
(* C_DIN_WIDTH_AXIS = "1" *) (* C_DIN_WIDTH_RACH = "32" *) (* C_DIN_WIDTH_RDCH = "64" *) 
(* C_DIN_WIDTH_WACH = "1" *) (* C_DIN_WIDTH_WDCH = "64" *) (* C_DIN_WIDTH_WRCH = "2" *) 
(* C_DOUT_RST_VAL = "0" *) (* C_DOUT_WIDTH = "36" *) (* C_ENABLE_RLOCS = "0" *) 
(* C_ENABLE_RST_SYNC = "1" *) (* C_EN_SAFETY_CKT = "0" *) (* C_ERROR_INJECTION_TYPE = "0" *) 
(* C_ERROR_INJECTION_TYPE_AXIS = "0" *) (* C_ERROR_INJECTION_TYPE_RACH = "0" *) (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
(* C_ERROR_INJECTION_TYPE_WACH = "0" *) (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
(* C_FAMILY = "zynq" *) (* C_FULL_FLAGS_RST_VAL = "1" *) (* C_HAS_ALMOST_EMPTY = "0" *) 
(* C_HAS_ALMOST_FULL = "1" *) (* C_HAS_AXIS_TDATA = "1" *) (* C_HAS_AXIS_TDEST = "0" *) 
(* C_HAS_AXIS_TID = "0" *) (* C_HAS_AXIS_TKEEP = "0" *) (* C_HAS_AXIS_TLAST = "0" *) 
(* C_HAS_AXIS_TREADY = "1" *) (* C_HAS_AXIS_TSTRB = "0" *) (* C_HAS_AXIS_TUSER = "1" *) 
(* C_HAS_AXI_ARUSER = "0" *) (* C_HAS_AXI_AWUSER = "0" *) (* C_HAS_AXI_BUSER = "0" *) 
(* C_HAS_AXI_ID = "0" *) (* C_HAS_AXI_RD_CHANNEL = "1" *) (* C_HAS_AXI_RUSER = "0" *) 
(* C_HAS_AXI_WR_CHANNEL = "1" *) (* C_HAS_AXI_WUSER = "0" *) (* C_HAS_BACKUP = "0" *) 
(* C_HAS_DATA_COUNT = "1" *) (* C_HAS_DATA_COUNTS_AXIS = "0" *) (* C_HAS_DATA_COUNTS_RACH = "0" *) 
(* C_HAS_DATA_COUNTS_RDCH = "0" *) (* C_HAS_DATA_COUNTS_WACH = "0" *) (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
(* C_HAS_DATA_COUNTS_WRCH = "0" *) (* C_HAS_INT_CLK = "0" *) (* C_HAS_MASTER_CE = "0" *) 
(* C_HAS_MEMINIT_FILE = "0" *) (* C_HAS_OVERFLOW = "0" *) (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
(* C_HAS_PROG_FLAGS_RACH = "0" *) (* C_HAS_PROG_FLAGS_RDCH = "0" *) (* C_HAS_PROG_FLAGS_WACH = "0" *) 
(* C_HAS_PROG_FLAGS_WDCH = "0" *) (* C_HAS_PROG_FLAGS_WRCH = "0" *) (* C_HAS_RD_DATA_COUNT = "0" *) 
(* C_HAS_RD_RST = "0" *) (* C_HAS_RST = "1" *) (* C_HAS_SLAVE_CE = "0" *) 
(* C_HAS_SRST = "0" *) (* C_HAS_UNDERFLOW = "0" *) (* C_HAS_VALID = "1" *) 
(* C_HAS_WR_ACK = "0" *) (* C_HAS_WR_DATA_COUNT = "0" *) (* C_HAS_WR_RST = "0" *) 
(* C_IMPLEMENTATION_TYPE = "0" *) (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
(* C_IMPLEMENTATION_TYPE_RDCH = "1" *) (* C_IMPLEMENTATION_TYPE_WACH = "1" *) (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
(* C_IMPLEMENTATION_TYPE_WRCH = "1" *) (* C_INIT_WR_PNTR_VAL = "0" *) (* C_INTERFACE_TYPE = "0" *) 
(* C_MEMORY_TYPE = "1" *) (* C_MIF_FILE_NAME = "BlankString" *) (* C_MSGON_VAL = "1" *) 
(* C_OPTIMIZATION_MODE = "0" *) (* C_OVERFLOW_LOW = "0" *) (* C_POWER_SAVING_MODE = "0" *) 
(* C_PRELOAD_LATENCY = "0" *) (* C_PRELOAD_REGS = "1" *) (* C_PRIM_FIFO_TYPE = "512x36" *) 
(* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
(* C_PRIM_FIFO_TYPE_WACH = "512x36" *) (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) (* C_PROG_EMPTY_TYPE = "0" *) 
(* C_PROG_EMPTY_TYPE_AXIS = "0" *) (* C_PROG_EMPTY_TYPE_RACH = "0" *) (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
(* C_PROG_EMPTY_TYPE_WACH = "0" *) (* C_PROG_EMPTY_TYPE_WDCH = "0" *) (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL = "15" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) (* C_PROG_FULL_THRESH_NEGATE_VAL = "14" *) (* C_PROG_FULL_TYPE = "0" *) 
(* C_PROG_FULL_TYPE_AXIS = "0" *) (* C_PROG_FULL_TYPE_RACH = "0" *) (* C_PROG_FULL_TYPE_RDCH = "0" *) 
(* C_PROG_FULL_TYPE_WACH = "0" *) (* C_PROG_FULL_TYPE_WDCH = "0" *) (* C_PROG_FULL_TYPE_WRCH = "0" *) 
(* C_RACH_TYPE = "0" *) (* C_RDCH_TYPE = "0" *) (* C_RD_DATA_COUNT_WIDTH = "5" *) 
(* C_RD_DEPTH = "16" *) (* C_RD_FREQ = "1" *) (* C_RD_PNTR_WIDTH = "4" *) 
(* C_REG_SLICE_MODE_AXIS = "0" *) (* C_REG_SLICE_MODE_RACH = "0" *) (* C_REG_SLICE_MODE_RDCH = "0" *) 
(* C_REG_SLICE_MODE_WACH = "0" *) (* C_REG_SLICE_MODE_WDCH = "0" *) (* C_REG_SLICE_MODE_WRCH = "0" *) 
(* C_SELECT_XPM = "0" *) (* C_SYNCHRONIZER_STAGE = "2" *) (* C_UNDERFLOW_LOW = "0" *) 
(* C_USE_COMMON_OVERFLOW = "0" *) (* C_USE_COMMON_UNDERFLOW = "0" *) (* C_USE_DEFAULT_SETTINGS = "0" *) 
(* C_USE_DOUT_RST = "1" *) (* C_USE_ECC = "0" *) (* C_USE_ECC_AXIS = "0" *) 
(* C_USE_ECC_RACH = "0" *) (* C_USE_ECC_RDCH = "0" *) (* C_USE_ECC_WACH = "0" *) 
(* C_USE_ECC_WDCH = "0" *) (* C_USE_ECC_WRCH = "0" *) (* C_USE_EMBEDDED_REG = "0" *) 
(* C_USE_FIFO16_FLAGS = "0" *) (* C_USE_FWFT_DATA_COUNT = "1" *) (* C_USE_PIPELINE_REG = "0" *) 
(* C_VALID_LOW = "0" *) (* C_WACH_TYPE = "0" *) (* C_WDCH_TYPE = "0" *) 
(* C_WRCH_TYPE = "0" *) (* C_WR_ACK_LOW = "0" *) (* C_WR_DATA_COUNT_WIDTH = "5" *) 
(* C_WR_DEPTH = "16" *) (* C_WR_DEPTH_AXIS = "1024" *) (* C_WR_DEPTH_RACH = "16" *) 
(* C_WR_DEPTH_RDCH = "1024" *) (* C_WR_DEPTH_WACH = "16" *) (* C_WR_DEPTH_WDCH = "1024" *) 
(* C_WR_DEPTH_WRCH = "16" *) (* C_WR_FREQ = "1" *) (* C_WR_PNTR_WIDTH = "4" *) 
(* C_WR_PNTR_WIDTH_AXIS = "10" *) (* C_WR_PNTR_WIDTH_RACH = "4" *) (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
(* C_WR_PNTR_WIDTH_WACH = "4" *) (* C_WR_PNTR_WIDTH_WDCH = "10" *) (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
(* C_WR_RESPONSE_LATENCY = "1" *) (* ORIG_REF_NAME = "fifo_generator_v13_2_3" *) 
module gig_eth_hsr_fifo_sync_36x16_fifo_generator_v13_2_3
   (backup,
    backup_marker,
    clk,
    rst,
    srst,
    wr_clk,
    wr_rst,
    rd_clk,
    rd_rst,
    din,
    wr_en,
    rd_en,
    prog_empty_thresh,
    prog_empty_thresh_assert,
    prog_empty_thresh_negate,
    prog_full_thresh,
    prog_full_thresh_assert,
    prog_full_thresh_negate,
    int_clk,
    injectdbiterr,
    injectsbiterr,
    sleep,
    dout,
    full,
    almost_full,
    wr_ack,
    overflow,
    empty,
    almost_empty,
    valid,
    underflow,
    data_count,
    rd_data_count,
    wr_data_count,
    prog_full,
    prog_empty,
    sbiterr,
    dbiterr,
    wr_rst_busy,
    rd_rst_busy,
    m_aclk,
    s_aclk,
    s_aresetn,
    m_aclk_en,
    s_aclk_en,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awregion,
    s_axi_awuser,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wuser,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_bvalid,
    s_axi_bready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arregion,
    s_axi_aruser,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_ruser,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    axi_aw_injectsbiterr,
    axi_aw_injectdbiterr,
    axi_aw_prog_full_thresh,
    axi_aw_prog_empty_thresh,
    axi_aw_data_count,
    axi_aw_wr_data_count,
    axi_aw_rd_data_count,
    axi_aw_sbiterr,
    axi_aw_dbiterr,
    axi_aw_overflow,
    axi_aw_underflow,
    axi_aw_prog_full,
    axi_aw_prog_empty,
    axi_w_injectsbiterr,
    axi_w_injectdbiterr,
    axi_w_prog_full_thresh,
    axi_w_prog_empty_thresh,
    axi_w_data_count,
    axi_w_wr_data_count,
    axi_w_rd_data_count,
    axi_w_sbiterr,
    axi_w_dbiterr,
    axi_w_overflow,
    axi_w_underflow,
    axi_w_prog_full,
    axi_w_prog_empty,
    axi_b_injectsbiterr,
    axi_b_injectdbiterr,
    axi_b_prog_full_thresh,
    axi_b_prog_empty_thresh,
    axi_b_data_count,
    axi_b_wr_data_count,
    axi_b_rd_data_count,
    axi_b_sbiterr,
    axi_b_dbiterr,
    axi_b_overflow,
    axi_b_underflow,
    axi_b_prog_full,
    axi_b_prog_empty,
    axi_ar_injectsbiterr,
    axi_ar_injectdbiterr,
    axi_ar_prog_full_thresh,
    axi_ar_prog_empty_thresh,
    axi_ar_data_count,
    axi_ar_wr_data_count,
    axi_ar_rd_data_count,
    axi_ar_sbiterr,
    axi_ar_dbiterr,
    axi_ar_overflow,
    axi_ar_underflow,
    axi_ar_prog_full,
    axi_ar_prog_empty,
    axi_r_injectsbiterr,
    axi_r_injectdbiterr,
    axi_r_prog_full_thresh,
    axi_r_prog_empty_thresh,
    axi_r_data_count,
    axi_r_wr_data_count,
    axi_r_rd_data_count,
    axi_r_sbiterr,
    axi_r_dbiterr,
    axi_r_overflow,
    axi_r_underflow,
    axi_r_prog_full,
    axi_r_prog_empty,
    axis_injectsbiterr,
    axis_injectdbiterr,
    axis_prog_full_thresh,
    axis_prog_empty_thresh,
    axis_data_count,
    axis_wr_data_count,
    axis_rd_data_count,
    axis_sbiterr,
    axis_dbiterr,
    axis_overflow,
    axis_underflow,
    axis_prog_full,
    axis_prog_empty);
  input backup;
  input backup_marker;
  input clk;
  input rst;
  input srst;
  input wr_clk;
  input wr_rst;
  input rd_clk;
  input rd_rst;
  input [35:0]din;
  input wr_en;
  input rd_en;
  input [3:0]prog_empty_thresh;
  input [3:0]prog_empty_thresh_assert;
  input [3:0]prog_empty_thresh_negate;
  input [3:0]prog_full_thresh;
  input [3:0]prog_full_thresh_assert;
  input [3:0]prog_full_thresh_negate;
  input int_clk;
  input injectdbiterr;
  input injectsbiterr;
  input sleep;
  output [35:0]dout;
  output full;
  output almost_full;
  output wr_ack;
  output overflow;
  output empty;
  output almost_empty;
  output valid;
  output underflow;
  output [4:0]data_count;
  output [4:0]rd_data_count;
  output [4:0]wr_data_count;
  output prog_full;
  output prog_empty;
  output sbiterr;
  output dbiterr;
  output wr_rst_busy;
  output rd_rst_busy;
  input m_aclk;
  input s_aclk;
  input s_aresetn;
  input m_aclk_en;
  input s_aclk_en;
  input [0:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [0:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [3:0]s_axi_awregion;
  input [0:0]s_axi_awuser;
  input s_axi_awvalid;
  output s_axi_awready;
  input [0:0]s_axi_wid;
  input [63:0]s_axi_wdata;
  input [7:0]s_axi_wstrb;
  input s_axi_wlast;
  input [0:0]s_axi_wuser;
  input s_axi_wvalid;
  output s_axi_wready;
  output [0:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output s_axi_bvalid;
  input s_axi_bready;
  output [0:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [0:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [0:0]m_axi_awuser;
  output m_axi_awvalid;
  input m_axi_awready;
  output [0:0]m_axi_wid;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  output m_axi_wlast;
  output [0:0]m_axi_wuser;
  output m_axi_wvalid;
  input m_axi_wready;
  input [0:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input m_axi_bvalid;
  output m_axi_bready;
  input [0:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [0:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [3:0]s_axi_arregion;
  input [0:0]s_axi_aruser;
  input s_axi_arvalid;
  output s_axi_arready;
  output [0:0]s_axi_rid;
  output [63:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output [0:0]s_axi_ruser;
  output s_axi_rvalid;
  input s_axi_rready;
  output [0:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [0:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [0:0]m_axi_aruser;
  output m_axi_arvalid;
  input m_axi_arready;
  input [0:0]m_axi_rid;
  input [63:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input [0:0]m_axi_ruser;
  input m_axi_rvalid;
  output m_axi_rready;
  input s_axis_tvalid;
  output s_axis_tready;
  input [7:0]s_axis_tdata;
  input [0:0]s_axis_tstrb;
  input [0:0]s_axis_tkeep;
  input s_axis_tlast;
  input [0:0]s_axis_tid;
  input [0:0]s_axis_tdest;
  input [3:0]s_axis_tuser;
  output m_axis_tvalid;
  input m_axis_tready;
  output [7:0]m_axis_tdata;
  output [0:0]m_axis_tstrb;
  output [0:0]m_axis_tkeep;
  output m_axis_tlast;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tdest;
  output [3:0]m_axis_tuser;
  input axi_aw_injectsbiterr;
  input axi_aw_injectdbiterr;
  input [3:0]axi_aw_prog_full_thresh;
  input [3:0]axi_aw_prog_empty_thresh;
  output [4:0]axi_aw_data_count;
  output [4:0]axi_aw_wr_data_count;
  output [4:0]axi_aw_rd_data_count;
  output axi_aw_sbiterr;
  output axi_aw_dbiterr;
  output axi_aw_overflow;
  output axi_aw_underflow;
  output axi_aw_prog_full;
  output axi_aw_prog_empty;
  input axi_w_injectsbiterr;
  input axi_w_injectdbiterr;
  input [9:0]axi_w_prog_full_thresh;
  input [9:0]axi_w_prog_empty_thresh;
  output [10:0]axi_w_data_count;
  output [10:0]axi_w_wr_data_count;
  output [10:0]axi_w_rd_data_count;
  output axi_w_sbiterr;
  output axi_w_dbiterr;
  output axi_w_overflow;
  output axi_w_underflow;
  output axi_w_prog_full;
  output axi_w_prog_empty;
  input axi_b_injectsbiterr;
  input axi_b_injectdbiterr;
  input [3:0]axi_b_prog_full_thresh;
  input [3:0]axi_b_prog_empty_thresh;
  output [4:0]axi_b_data_count;
  output [4:0]axi_b_wr_data_count;
  output [4:0]axi_b_rd_data_count;
  output axi_b_sbiterr;
  output axi_b_dbiterr;
  output axi_b_overflow;
  output axi_b_underflow;
  output axi_b_prog_full;
  output axi_b_prog_empty;
  input axi_ar_injectsbiterr;
  input axi_ar_injectdbiterr;
  input [3:0]axi_ar_prog_full_thresh;
  input [3:0]axi_ar_prog_empty_thresh;
  output [4:0]axi_ar_data_count;
  output [4:0]axi_ar_wr_data_count;
  output [4:0]axi_ar_rd_data_count;
  output axi_ar_sbiterr;
  output axi_ar_dbiterr;
  output axi_ar_overflow;
  output axi_ar_underflow;
  output axi_ar_prog_full;
  output axi_ar_prog_empty;
  input axi_r_injectsbiterr;
  input axi_r_injectdbiterr;
  input [9:0]axi_r_prog_full_thresh;
  input [9:0]axi_r_prog_empty_thresh;
  output [10:0]axi_r_data_count;
  output [10:0]axi_r_wr_data_count;
  output [10:0]axi_r_rd_data_count;
  output axi_r_sbiterr;
  output axi_r_dbiterr;
  output axi_r_overflow;
  output axi_r_underflow;
  output axi_r_prog_full;
  output axi_r_prog_empty;
  input axis_injectsbiterr;
  input axis_injectdbiterr;
  input [9:0]axis_prog_full_thresh;
  input [9:0]axis_prog_empty_thresh;
  output [10:0]axis_data_count;
  output [10:0]axis_wr_data_count;
  output [10:0]axis_rd_data_count;
  output axis_sbiterr;
  output axis_dbiterr;
  output axis_overflow;
  output axis_underflow;
  output axis_prog_full;
  output axis_prog_empty;

  wire \<const0> ;
  wire \<const1> ;
  wire almost_full;
  wire clk;
  wire [4:0]data_count;
  wire [35:0]din;
  wire [35:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire rst;
  wire valid;
  wire wr_en;
  wire wr_rst_busy;

  assign almost_empty = \<const0> ;
  assign axi_ar_data_count[4] = \<const0> ;
  assign axi_ar_data_count[3] = \<const0> ;
  assign axi_ar_data_count[2] = \<const0> ;
  assign axi_ar_data_count[1] = \<const0> ;
  assign axi_ar_data_count[0] = \<const0> ;
  assign axi_ar_dbiterr = \<const0> ;
  assign axi_ar_overflow = \<const0> ;
  assign axi_ar_prog_empty = \<const1> ;
  assign axi_ar_prog_full = \<const0> ;
  assign axi_ar_rd_data_count[4] = \<const0> ;
  assign axi_ar_rd_data_count[3] = \<const0> ;
  assign axi_ar_rd_data_count[2] = \<const0> ;
  assign axi_ar_rd_data_count[1] = \<const0> ;
  assign axi_ar_rd_data_count[0] = \<const0> ;
  assign axi_ar_sbiterr = \<const0> ;
  assign axi_ar_underflow = \<const0> ;
  assign axi_ar_wr_data_count[4] = \<const0> ;
  assign axi_ar_wr_data_count[3] = \<const0> ;
  assign axi_ar_wr_data_count[2] = \<const0> ;
  assign axi_ar_wr_data_count[1] = \<const0> ;
  assign axi_ar_wr_data_count[0] = \<const0> ;
  assign axi_aw_data_count[4] = \<const0> ;
  assign axi_aw_data_count[3] = \<const0> ;
  assign axi_aw_data_count[2] = \<const0> ;
  assign axi_aw_data_count[1] = \<const0> ;
  assign axi_aw_data_count[0] = \<const0> ;
  assign axi_aw_dbiterr = \<const0> ;
  assign axi_aw_overflow = \<const0> ;
  assign axi_aw_prog_empty = \<const1> ;
  assign axi_aw_prog_full = \<const0> ;
  assign axi_aw_rd_data_count[4] = \<const0> ;
  assign axi_aw_rd_data_count[3] = \<const0> ;
  assign axi_aw_rd_data_count[2] = \<const0> ;
  assign axi_aw_rd_data_count[1] = \<const0> ;
  assign axi_aw_rd_data_count[0] = \<const0> ;
  assign axi_aw_sbiterr = \<const0> ;
  assign axi_aw_underflow = \<const0> ;
  assign axi_aw_wr_data_count[4] = \<const0> ;
  assign axi_aw_wr_data_count[3] = \<const0> ;
  assign axi_aw_wr_data_count[2] = \<const0> ;
  assign axi_aw_wr_data_count[1] = \<const0> ;
  assign axi_aw_wr_data_count[0] = \<const0> ;
  assign axi_b_data_count[4] = \<const0> ;
  assign axi_b_data_count[3] = \<const0> ;
  assign axi_b_data_count[2] = \<const0> ;
  assign axi_b_data_count[1] = \<const0> ;
  assign axi_b_data_count[0] = \<const0> ;
  assign axi_b_dbiterr = \<const0> ;
  assign axi_b_overflow = \<const0> ;
  assign axi_b_prog_empty = \<const1> ;
  assign axi_b_prog_full = \<const0> ;
  assign axi_b_rd_data_count[4] = \<const0> ;
  assign axi_b_rd_data_count[3] = \<const0> ;
  assign axi_b_rd_data_count[2] = \<const0> ;
  assign axi_b_rd_data_count[1] = \<const0> ;
  assign axi_b_rd_data_count[0] = \<const0> ;
  assign axi_b_sbiterr = \<const0> ;
  assign axi_b_underflow = \<const0> ;
  assign axi_b_wr_data_count[4] = \<const0> ;
  assign axi_b_wr_data_count[3] = \<const0> ;
  assign axi_b_wr_data_count[2] = \<const0> ;
  assign axi_b_wr_data_count[1] = \<const0> ;
  assign axi_b_wr_data_count[0] = \<const0> ;
  assign axi_r_data_count[10] = \<const0> ;
  assign axi_r_data_count[9] = \<const0> ;
  assign axi_r_data_count[8] = \<const0> ;
  assign axi_r_data_count[7] = \<const0> ;
  assign axi_r_data_count[6] = \<const0> ;
  assign axi_r_data_count[5] = \<const0> ;
  assign axi_r_data_count[4] = \<const0> ;
  assign axi_r_data_count[3] = \<const0> ;
  assign axi_r_data_count[2] = \<const0> ;
  assign axi_r_data_count[1] = \<const0> ;
  assign axi_r_data_count[0] = \<const0> ;
  assign axi_r_dbiterr = \<const0> ;
  assign axi_r_overflow = \<const0> ;
  assign axi_r_prog_empty = \<const1> ;
  assign axi_r_prog_full = \<const0> ;
  assign axi_r_rd_data_count[10] = \<const0> ;
  assign axi_r_rd_data_count[9] = \<const0> ;
  assign axi_r_rd_data_count[8] = \<const0> ;
  assign axi_r_rd_data_count[7] = \<const0> ;
  assign axi_r_rd_data_count[6] = \<const0> ;
  assign axi_r_rd_data_count[5] = \<const0> ;
  assign axi_r_rd_data_count[4] = \<const0> ;
  assign axi_r_rd_data_count[3] = \<const0> ;
  assign axi_r_rd_data_count[2] = \<const0> ;
  assign axi_r_rd_data_count[1] = \<const0> ;
  assign axi_r_rd_data_count[0] = \<const0> ;
  assign axi_r_sbiterr = \<const0> ;
  assign axi_r_underflow = \<const0> ;
  assign axi_r_wr_data_count[10] = \<const0> ;
  assign axi_r_wr_data_count[9] = \<const0> ;
  assign axi_r_wr_data_count[8] = \<const0> ;
  assign axi_r_wr_data_count[7] = \<const0> ;
  assign axi_r_wr_data_count[6] = \<const0> ;
  assign axi_r_wr_data_count[5] = \<const0> ;
  assign axi_r_wr_data_count[4] = \<const0> ;
  assign axi_r_wr_data_count[3] = \<const0> ;
  assign axi_r_wr_data_count[2] = \<const0> ;
  assign axi_r_wr_data_count[1] = \<const0> ;
  assign axi_r_wr_data_count[0] = \<const0> ;
  assign axi_w_data_count[10] = \<const0> ;
  assign axi_w_data_count[9] = \<const0> ;
  assign axi_w_data_count[8] = \<const0> ;
  assign axi_w_data_count[7] = \<const0> ;
  assign axi_w_data_count[6] = \<const0> ;
  assign axi_w_data_count[5] = \<const0> ;
  assign axi_w_data_count[4] = \<const0> ;
  assign axi_w_data_count[3] = \<const0> ;
  assign axi_w_data_count[2] = \<const0> ;
  assign axi_w_data_count[1] = \<const0> ;
  assign axi_w_data_count[0] = \<const0> ;
  assign axi_w_dbiterr = \<const0> ;
  assign axi_w_overflow = \<const0> ;
  assign axi_w_prog_empty = \<const1> ;
  assign axi_w_prog_full = \<const0> ;
  assign axi_w_rd_data_count[10] = \<const0> ;
  assign axi_w_rd_data_count[9] = \<const0> ;
  assign axi_w_rd_data_count[8] = \<const0> ;
  assign axi_w_rd_data_count[7] = \<const0> ;
  assign axi_w_rd_data_count[6] = \<const0> ;
  assign axi_w_rd_data_count[5] = \<const0> ;
  assign axi_w_rd_data_count[4] = \<const0> ;
  assign axi_w_rd_data_count[3] = \<const0> ;
  assign axi_w_rd_data_count[2] = \<const0> ;
  assign axi_w_rd_data_count[1] = \<const0> ;
  assign axi_w_rd_data_count[0] = \<const0> ;
  assign axi_w_sbiterr = \<const0> ;
  assign axi_w_underflow = \<const0> ;
  assign axi_w_wr_data_count[10] = \<const0> ;
  assign axi_w_wr_data_count[9] = \<const0> ;
  assign axi_w_wr_data_count[8] = \<const0> ;
  assign axi_w_wr_data_count[7] = \<const0> ;
  assign axi_w_wr_data_count[6] = \<const0> ;
  assign axi_w_wr_data_count[5] = \<const0> ;
  assign axi_w_wr_data_count[4] = \<const0> ;
  assign axi_w_wr_data_count[3] = \<const0> ;
  assign axi_w_wr_data_count[2] = \<const0> ;
  assign axi_w_wr_data_count[1] = \<const0> ;
  assign axi_w_wr_data_count[0] = \<const0> ;
  assign axis_data_count[10] = \<const0> ;
  assign axis_data_count[9] = \<const0> ;
  assign axis_data_count[8] = \<const0> ;
  assign axis_data_count[7] = \<const0> ;
  assign axis_data_count[6] = \<const0> ;
  assign axis_data_count[5] = \<const0> ;
  assign axis_data_count[4] = \<const0> ;
  assign axis_data_count[3] = \<const0> ;
  assign axis_data_count[2] = \<const0> ;
  assign axis_data_count[1] = \<const0> ;
  assign axis_data_count[0] = \<const0> ;
  assign axis_dbiterr = \<const0> ;
  assign axis_overflow = \<const0> ;
  assign axis_prog_empty = \<const1> ;
  assign axis_prog_full = \<const0> ;
  assign axis_rd_data_count[10] = \<const0> ;
  assign axis_rd_data_count[9] = \<const0> ;
  assign axis_rd_data_count[8] = \<const0> ;
  assign axis_rd_data_count[7] = \<const0> ;
  assign axis_rd_data_count[6] = \<const0> ;
  assign axis_rd_data_count[5] = \<const0> ;
  assign axis_rd_data_count[4] = \<const0> ;
  assign axis_rd_data_count[3] = \<const0> ;
  assign axis_rd_data_count[2] = \<const0> ;
  assign axis_rd_data_count[1] = \<const0> ;
  assign axis_rd_data_count[0] = \<const0> ;
  assign axis_sbiterr = \<const0> ;
  assign axis_underflow = \<const0> ;
  assign axis_wr_data_count[10] = \<const0> ;
  assign axis_wr_data_count[9] = \<const0> ;
  assign axis_wr_data_count[8] = \<const0> ;
  assign axis_wr_data_count[7] = \<const0> ;
  assign axis_wr_data_count[6] = \<const0> ;
  assign axis_wr_data_count[5] = \<const0> ;
  assign axis_wr_data_count[4] = \<const0> ;
  assign axis_wr_data_count[3] = \<const0> ;
  assign axis_wr_data_count[2] = \<const0> ;
  assign axis_wr_data_count[1] = \<const0> ;
  assign axis_wr_data_count[0] = \<const0> ;
  assign dbiterr = \<const0> ;
  assign m_axi_araddr[31] = \<const0> ;
  assign m_axi_araddr[30] = \<const0> ;
  assign m_axi_araddr[29] = \<const0> ;
  assign m_axi_araddr[28] = \<const0> ;
  assign m_axi_araddr[27] = \<const0> ;
  assign m_axi_araddr[26] = \<const0> ;
  assign m_axi_araddr[25] = \<const0> ;
  assign m_axi_araddr[24] = \<const0> ;
  assign m_axi_araddr[23] = \<const0> ;
  assign m_axi_araddr[22] = \<const0> ;
  assign m_axi_araddr[21] = \<const0> ;
  assign m_axi_araddr[20] = \<const0> ;
  assign m_axi_araddr[19] = \<const0> ;
  assign m_axi_araddr[18] = \<const0> ;
  assign m_axi_araddr[17] = \<const0> ;
  assign m_axi_araddr[16] = \<const0> ;
  assign m_axi_araddr[15] = \<const0> ;
  assign m_axi_araddr[14] = \<const0> ;
  assign m_axi_araddr[13] = \<const0> ;
  assign m_axi_araddr[12] = \<const0> ;
  assign m_axi_araddr[11] = \<const0> ;
  assign m_axi_araddr[10] = \<const0> ;
  assign m_axi_araddr[9] = \<const0> ;
  assign m_axi_araddr[8] = \<const0> ;
  assign m_axi_araddr[7] = \<const0> ;
  assign m_axi_araddr[6] = \<const0> ;
  assign m_axi_araddr[5] = \<const0> ;
  assign m_axi_araddr[4] = \<const0> ;
  assign m_axi_araddr[3] = \<const0> ;
  assign m_axi_araddr[2] = \<const0> ;
  assign m_axi_araddr[1] = \<const0> ;
  assign m_axi_araddr[0] = \<const0> ;
  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const0> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const0> ;
  assign m_axi_arcache[0] = \<const0> ;
  assign m_axi_arid[0] = \<const0> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3] = \<const0> ;
  assign m_axi_arlen[2] = \<const0> ;
  assign m_axi_arlen[1] = \<const0> ;
  assign m_axi_arlen[0] = \<const0> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const0> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_arvalid = \<const0> ;
  assign m_axi_awaddr[31] = \<const0> ;
  assign m_axi_awaddr[30] = \<const0> ;
  assign m_axi_awaddr[29] = \<const0> ;
  assign m_axi_awaddr[28] = \<const0> ;
  assign m_axi_awaddr[27] = \<const0> ;
  assign m_axi_awaddr[26] = \<const0> ;
  assign m_axi_awaddr[25] = \<const0> ;
  assign m_axi_awaddr[24] = \<const0> ;
  assign m_axi_awaddr[23] = \<const0> ;
  assign m_axi_awaddr[22] = \<const0> ;
  assign m_axi_awaddr[21] = \<const0> ;
  assign m_axi_awaddr[20] = \<const0> ;
  assign m_axi_awaddr[19] = \<const0> ;
  assign m_axi_awaddr[18] = \<const0> ;
  assign m_axi_awaddr[17] = \<const0> ;
  assign m_axi_awaddr[16] = \<const0> ;
  assign m_axi_awaddr[15] = \<const0> ;
  assign m_axi_awaddr[14] = \<const0> ;
  assign m_axi_awaddr[13] = \<const0> ;
  assign m_axi_awaddr[12] = \<const0> ;
  assign m_axi_awaddr[11] = \<const0> ;
  assign m_axi_awaddr[10] = \<const0> ;
  assign m_axi_awaddr[9] = \<const0> ;
  assign m_axi_awaddr[8] = \<const0> ;
  assign m_axi_awaddr[7] = \<const0> ;
  assign m_axi_awaddr[6] = \<const0> ;
  assign m_axi_awaddr[5] = \<const0> ;
  assign m_axi_awaddr[4] = \<const0> ;
  assign m_axi_awaddr[3] = \<const0> ;
  assign m_axi_awaddr[2] = \<const0> ;
  assign m_axi_awaddr[1] = \<const0> ;
  assign m_axi_awaddr[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \<const0> ;
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const0> ;
  assign m_axi_awcache[0] = \<const0> ;
  assign m_axi_awid[0] = \<const0> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3] = \<const0> ;
  assign m_axi_awlen[2] = \<const0> ;
  assign m_axi_awlen[1] = \<const0> ;
  assign m_axi_awlen[0] = \<const0> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \<const0> ;
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_awvalid = \<const0> ;
  assign m_axi_bready = \<const0> ;
  assign m_axi_rready = \<const0> ;
  assign m_axi_wdata[63] = \<const0> ;
  assign m_axi_wdata[62] = \<const0> ;
  assign m_axi_wdata[61] = \<const0> ;
  assign m_axi_wdata[60] = \<const0> ;
  assign m_axi_wdata[59] = \<const0> ;
  assign m_axi_wdata[58] = \<const0> ;
  assign m_axi_wdata[57] = \<const0> ;
  assign m_axi_wdata[56] = \<const0> ;
  assign m_axi_wdata[55] = \<const0> ;
  assign m_axi_wdata[54] = \<const0> ;
  assign m_axi_wdata[53] = \<const0> ;
  assign m_axi_wdata[52] = \<const0> ;
  assign m_axi_wdata[51] = \<const0> ;
  assign m_axi_wdata[50] = \<const0> ;
  assign m_axi_wdata[49] = \<const0> ;
  assign m_axi_wdata[48] = \<const0> ;
  assign m_axi_wdata[47] = \<const0> ;
  assign m_axi_wdata[46] = \<const0> ;
  assign m_axi_wdata[45] = \<const0> ;
  assign m_axi_wdata[44] = \<const0> ;
  assign m_axi_wdata[43] = \<const0> ;
  assign m_axi_wdata[42] = \<const0> ;
  assign m_axi_wdata[41] = \<const0> ;
  assign m_axi_wdata[40] = \<const0> ;
  assign m_axi_wdata[39] = \<const0> ;
  assign m_axi_wdata[38] = \<const0> ;
  assign m_axi_wdata[37] = \<const0> ;
  assign m_axi_wdata[36] = \<const0> ;
  assign m_axi_wdata[35] = \<const0> ;
  assign m_axi_wdata[34] = \<const0> ;
  assign m_axi_wdata[33] = \<const0> ;
  assign m_axi_wdata[32] = \<const0> ;
  assign m_axi_wdata[31] = \<const0> ;
  assign m_axi_wdata[30] = \<const0> ;
  assign m_axi_wdata[29] = \<const0> ;
  assign m_axi_wdata[28] = \<const0> ;
  assign m_axi_wdata[27] = \<const0> ;
  assign m_axi_wdata[26] = \<const0> ;
  assign m_axi_wdata[25] = \<const0> ;
  assign m_axi_wdata[24] = \<const0> ;
  assign m_axi_wdata[23] = \<const0> ;
  assign m_axi_wdata[22] = \<const0> ;
  assign m_axi_wdata[21] = \<const0> ;
  assign m_axi_wdata[20] = \<const0> ;
  assign m_axi_wdata[19] = \<const0> ;
  assign m_axi_wdata[18] = \<const0> ;
  assign m_axi_wdata[17] = \<const0> ;
  assign m_axi_wdata[16] = \<const0> ;
  assign m_axi_wdata[15] = \<const0> ;
  assign m_axi_wdata[14] = \<const0> ;
  assign m_axi_wdata[13] = \<const0> ;
  assign m_axi_wdata[12] = \<const0> ;
  assign m_axi_wdata[11] = \<const0> ;
  assign m_axi_wdata[10] = \<const0> ;
  assign m_axi_wdata[9] = \<const0> ;
  assign m_axi_wdata[8] = \<const0> ;
  assign m_axi_wdata[7] = \<const0> ;
  assign m_axi_wdata[6] = \<const0> ;
  assign m_axi_wdata[5] = \<const0> ;
  assign m_axi_wdata[4] = \<const0> ;
  assign m_axi_wdata[3] = \<const0> ;
  assign m_axi_wdata[2] = \<const0> ;
  assign m_axi_wdata[1] = \<const0> ;
  assign m_axi_wdata[0] = \<const0> ;
  assign m_axi_wid[0] = \<const0> ;
  assign m_axi_wlast = \<const0> ;
  assign m_axi_wstrb[7] = \<const0> ;
  assign m_axi_wstrb[6] = \<const0> ;
  assign m_axi_wstrb[5] = \<const0> ;
  assign m_axi_wstrb[4] = \<const0> ;
  assign m_axi_wstrb[3] = \<const0> ;
  assign m_axi_wstrb[2] = \<const0> ;
  assign m_axi_wstrb[1] = \<const0> ;
  assign m_axi_wstrb[0] = \<const0> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axi_wvalid = \<const0> ;
  assign m_axis_tdata[7] = \<const0> ;
  assign m_axis_tdata[6] = \<const0> ;
  assign m_axis_tdata[5] = \<const0> ;
  assign m_axis_tdata[4] = \<const0> ;
  assign m_axis_tdata[3] = \<const0> ;
  assign m_axis_tdata[2] = \<const0> ;
  assign m_axis_tdata[1] = \<const0> ;
  assign m_axis_tdata[0] = \<const0> ;
  assign m_axis_tdest[0] = \<const0> ;
  assign m_axis_tid[0] = \<const0> ;
  assign m_axis_tkeep[0] = \<const0> ;
  assign m_axis_tlast = \<const0> ;
  assign m_axis_tstrb[0] = \<const0> ;
  assign m_axis_tuser[3] = \<const0> ;
  assign m_axis_tuser[2] = \<const0> ;
  assign m_axis_tuser[1] = \<const0> ;
  assign m_axis_tuser[0] = \<const0> ;
  assign m_axis_tvalid = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[4] = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = wr_rst_busy;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_buser[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_rdata[63] = \<const0> ;
  assign s_axi_rdata[62] = \<const0> ;
  assign s_axi_rdata[61] = \<const0> ;
  assign s_axi_rdata[60] = \<const0> ;
  assign s_axi_rdata[59] = \<const0> ;
  assign s_axi_rdata[58] = \<const0> ;
  assign s_axi_rdata[57] = \<const0> ;
  assign s_axi_rdata[56] = \<const0> ;
  assign s_axi_rdata[55] = \<const0> ;
  assign s_axi_rdata[54] = \<const0> ;
  assign s_axi_rdata[53] = \<const0> ;
  assign s_axi_rdata[52] = \<const0> ;
  assign s_axi_rdata[51] = \<const0> ;
  assign s_axi_rdata[50] = \<const0> ;
  assign s_axi_rdata[49] = \<const0> ;
  assign s_axi_rdata[48] = \<const0> ;
  assign s_axi_rdata[47] = \<const0> ;
  assign s_axi_rdata[46] = \<const0> ;
  assign s_axi_rdata[45] = \<const0> ;
  assign s_axi_rdata[44] = \<const0> ;
  assign s_axi_rdata[43] = \<const0> ;
  assign s_axi_rdata[42] = \<const0> ;
  assign s_axi_rdata[41] = \<const0> ;
  assign s_axi_rdata[40] = \<const0> ;
  assign s_axi_rdata[39] = \<const0> ;
  assign s_axi_rdata[38] = \<const0> ;
  assign s_axi_rdata[37] = \<const0> ;
  assign s_axi_rdata[36] = \<const0> ;
  assign s_axi_rdata[35] = \<const0> ;
  assign s_axi_rdata[34] = \<const0> ;
  assign s_axi_rdata[33] = \<const0> ;
  assign s_axi_rdata[32] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_ruser[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign s_axis_tready = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  gig_eth_hsr_fifo_sync_36x16_fifo_generator_v13_2_3_synth inst_fifo_gen
       (.VALID(valid),
        .almost_full(almost_full),
        .clk(clk),
        .data_count(data_count),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_en(rd_en),
        .rst(rst),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_3_synth" *) 
module gig_eth_hsr_fifo_sync_36x16_fifo_generator_v13_2_3_synth
   (data_count,
    VALID,
    empty,
    full,
    almost_full,
    wr_rst_busy,
    dout,
    rd_en,
    rst,
    clk,
    din,
    wr_en);
  output [4:0]data_count;
  output VALID;
  output empty;
  output full;
  output almost_full;
  output wr_rst_busy;
  output [35:0]dout;
  input rd_en;
  input rst;
  input clk;
  input [35:0]din;
  input wr_en;

  wire VALID;
  wire almost_full;
  wire clk;
  wire [4:0]data_count;
  wire [35:0]din;
  wire [35:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire rst;
  wire wr_en;
  wire wr_rst_busy;

  gig_eth_hsr_fifo_sync_36x16_fifo_generator_top \gconvfifo.rf 
       (.DATA_COUNT(data_count),
        .VALID(VALID),
        .almost_full(almost_full),
        .clk(clk),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_en(rd_en),
        .rst(rst),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module gig_eth_hsr_fifo_sync_36x16_memory
   (dout,
    clk,
    tmp_ram_rd_en,
    E,
    SR,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    din,
    \goreg_bm.dout_i_reg[35]_0 );
  output [35:0]dout;
  input clk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [0:0]SR;
  input [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input [35:0]din;
  input [0:0]\goreg_bm.dout_i_reg[35]_0 ;

  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [0:0]E;
  wire [0:0]SR;
  wire clk;
  wire [35:0]din;
  wire [35:0]dout;
  wire [35:0]doutb;
  wire [0:0]\goreg_bm.dout_i_reg[35]_0 ;
  wire tmp_ram_rd_en;

  gig_eth_hsr_fifo_sync_36x16_blk_mem_gen_v8_4_2 \gbm.gbmg.gbmga.ngecc.bmg 
       (.D(doutb),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .E(E),
        .SR(SR),
        .clk(clk),
        .din(din),
        .tmp_ram_rd_en(tmp_ram_rd_en));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[0] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[0]),
        .Q(dout[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[10] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[10]),
        .Q(dout[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[11] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[11]),
        .Q(dout[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[12] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[12]),
        .Q(dout[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[13] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[13]),
        .Q(dout[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[14] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[14]),
        .Q(dout[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[15] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[15]),
        .Q(dout[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[16] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[16]),
        .Q(dout[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[17] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[17]),
        .Q(dout[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[18] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[18]),
        .Q(dout[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[19] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[19]),
        .Q(dout[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[1] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[1]),
        .Q(dout[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[20] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[20]),
        .Q(dout[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[21] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[21]),
        .Q(dout[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[22] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[22]),
        .Q(dout[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[23] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[23]),
        .Q(dout[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[24] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[24]),
        .Q(dout[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[25] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[25]),
        .Q(dout[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[26] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[26]),
        .Q(dout[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[27] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[27]),
        .Q(dout[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[28] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[28]),
        .Q(dout[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[29] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[29]),
        .Q(dout[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[2] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[2]),
        .Q(dout[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[30] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[30]),
        .Q(dout[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[31] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[31]),
        .Q(dout[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[32] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[32]),
        .Q(dout[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[33] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[33]),
        .Q(dout[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[34] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[34]),
        .Q(dout[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[35] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[35]),
        .Q(dout[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[3] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[3]),
        .Q(dout[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[4] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[4]),
        .Q(dout[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[5] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[5]),
        .Q(dout[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[6] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[6]),
        .Q(dout[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[7] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[7]),
        .Q(dout[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[8] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[8]),
        .Q(dout[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[9] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[9]),
        .Q(dout[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module gig_eth_hsr_fifo_sync_36x16_rd_bin_cntr
   (ram_full_comb,
    p_2_out,
    ram_full_fb_i_reg,
    Q,
    wr_en,
    p_8_out,
    \gaf.gaf0.ram_afull_i_reg ,
    ram_empty_fb_i_reg,
    E,
    almost_full,
    out,
    ram_empty_fb_i_i_3_0,
    ram_full_fb_i_i_2_0,
    \gaf.gaf0.ram_afull_i_i_2_0 ,
    clk,
    AR);
  output ram_full_comb;
  output p_2_out;
  output ram_full_fb_i_reg;
  output [3:0]Q;
  input wr_en;
  input p_8_out;
  input \gaf.gaf0.ram_afull_i_reg ;
  input ram_empty_fb_i_reg;
  input [0:0]E;
  input almost_full;
  input out;
  input [3:0]ram_empty_fb_i_i_3_0;
  input [3:0]ram_full_fb_i_i_2_0;
  input [3:0]\gaf.gaf0.ram_afull_i_i_2_0 ;
  input clk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire [3:0]Q;
  wire almost_full;
  wire clk;
  wire [3:0]\gaf.gaf0.ram_afull_i_i_2_0 ;
  wire \gaf.gaf0.ram_afull_i_i_3_n_0 ;
  wire \gaf.gaf0.ram_afull_i_reg ;
  wire \gntv_or_sync_fifo.gl0.wr/gwss.wsts/comp0 ;
  wire \gntv_or_sync_fifo.gl0.wr/gwss.wsts/comp1 ;
  wire \gntv_or_sync_fifo.gl0.wr/gwss.wsts/p_0_in ;
  wire \grss.rsts/comp1 ;
  wire out;
  wire p_2_out;
  wire p_8_out;
  wire [3:0]plusOp;
  wire [3:0]ram_empty_fb_i_i_3_0;
  wire ram_empty_fb_i_i_4_n_0;
  wire ram_empty_fb_i_i_5_n_0;
  wire ram_empty_fb_i_reg;
  wire ram_full_comb;
  wire [3:0]ram_full_fb_i_i_2_0;
  wire ram_full_fb_i_i_3_n_0;
  wire ram_full_fb_i_reg;
  wire [3:0]rd_pntr_plus1;
  wire wr_en;

  LUT6 #(
    .INIT(64'h0088CFFF00880088)) 
    \gaf.gaf0.ram_afull_i_i_1 
       (.I0(\gntv_or_sync_fifo.gl0.wr/gwss.wsts/p_0_in ),
        .I1(E),
        .I2(\gntv_or_sync_fifo.gl0.wr/gwss.wsts/comp1 ),
        .I3(p_8_out),
        .I4(\gaf.gaf0.ram_afull_i_reg ),
        .I5(almost_full),
        .O(p_2_out));
  LUT5 #(
    .INIT(32'h90090000)) 
    \gaf.gaf0.ram_afull_i_i_2 
       (.I0(\gaf.gaf0.ram_afull_i_i_2_0 [1]),
        .I1(Q[1]),
        .I2(\gaf.gaf0.ram_afull_i_i_2_0 [0]),
        .I3(Q[0]),
        .I4(\gaf.gaf0.ram_afull_i_i_3_n_0 ),
        .O(\gntv_or_sync_fifo.gl0.wr/gwss.wsts/p_0_in ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gaf.gaf0.ram_afull_i_i_3 
       (.I0(Q[2]),
        .I1(\gaf.gaf0.ram_afull_i_i_2_0 [2]),
        .I2(Q[3]),
        .I3(\gaf.gaf0.ram_afull_i_i_2_0 [3]),
        .O(\gaf.gaf0.ram_afull_i_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1 
       (.I0(rd_pntr_plus1[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1 
       (.I0(rd_pntr_plus1[0]),
        .I1(rd_pntr_plus1[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1 
       (.I0(rd_pntr_plus1[0]),
        .I1(rd_pntr_plus1[1]),
        .I2(rd_pntr_plus1[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1 
       (.I0(rd_pntr_plus1[1]),
        .I1(rd_pntr_plus1[0]),
        .I2(rd_pntr_plus1[2]),
        .I3(rd_pntr_plus1[3]),
        .O(plusOp[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(clk),
        .CE(p_8_out),
        .CLR(AR),
        .D(rd_pntr_plus1[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(clk),
        .CE(p_8_out),
        .CLR(AR),
        .D(rd_pntr_plus1[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(clk),
        .CE(p_8_out),
        .CLR(AR),
        .D(rd_pntr_plus1[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(clk),
        .CE(p_8_out),
        .CLR(AR),
        .D(rd_pntr_plus1[3]),
        .Q(Q[3]));
  FDPE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(clk),
        .CE(p_8_out),
        .D(plusOp[0]),
        .PRE(AR),
        .Q(rd_pntr_plus1[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(clk),
        .CE(p_8_out),
        .CLR(AR),
        .D(plusOp[1]),
        .Q(rd_pntr_plus1[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(clk),
        .CE(p_8_out),
        .CLR(AR),
        .D(plusOp[2]),
        .Q(rd_pntr_plus1[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(clk),
        .CE(p_8_out),
        .CLR(AR),
        .D(plusOp[3]),
        .Q(rd_pntr_plus1[3]));
  LUT6 #(
    .INIT(64'hFF0FFFFF88008888)) 
    ram_empty_fb_i_i_1
       (.I0(p_8_out),
        .I1(\grss.rsts/comp1 ),
        .I2(\gntv_or_sync_fifo.gl0.wr/gwss.wsts/comp0 ),
        .I3(ram_empty_fb_i_reg),
        .I4(wr_en),
        .I5(out),
        .O(ram_full_fb_i_reg));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    ram_empty_fb_i_i_2
       (.I0(ram_empty_fb_i_i_3_0[1]),
        .I1(rd_pntr_plus1[1]),
        .I2(ram_empty_fb_i_i_3_0[0]),
        .I3(rd_pntr_plus1[0]),
        .I4(ram_empty_fb_i_i_4_n_0),
        .O(\grss.rsts/comp1 ));
  LUT5 #(
    .INIT(32'h90090000)) 
    ram_empty_fb_i_i_3
       (.I0(ram_empty_fb_i_i_3_0[1]),
        .I1(Q[1]),
        .I2(ram_empty_fb_i_i_3_0[0]),
        .I3(Q[0]),
        .I4(ram_empty_fb_i_i_5_n_0),
        .O(\gntv_or_sync_fifo.gl0.wr/gwss.wsts/comp0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_empty_fb_i_i_4
       (.I0(rd_pntr_plus1[2]),
        .I1(ram_empty_fb_i_i_3_0[2]),
        .I2(rd_pntr_plus1[3]),
        .I3(ram_empty_fb_i_i_3_0[3]),
        .O(ram_empty_fb_i_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_empty_fb_i_i_5
       (.I0(Q[2]),
        .I1(ram_empty_fb_i_i_3_0[2]),
        .I2(Q[3]),
        .I3(ram_empty_fb_i_i_3_0[3]),
        .O(ram_empty_fb_i_i_5_n_0));
  LUT6 #(
    .INIT(64'h00000FFF08080808)) 
    ram_full_fb_i_i_1
       (.I0(\gntv_or_sync_fifo.gl0.wr/gwss.wsts/comp1 ),
        .I1(wr_en),
        .I2(p_8_out),
        .I3(\gntv_or_sync_fifo.gl0.wr/gwss.wsts/comp0 ),
        .I4(\gaf.gaf0.ram_afull_i_reg ),
        .I5(ram_empty_fb_i_reg),
        .O(ram_full_comb));
  LUT5 #(
    .INIT(32'h90090000)) 
    ram_full_fb_i_i_2
       (.I0(ram_full_fb_i_i_2_0[1]),
        .I1(Q[1]),
        .I2(ram_full_fb_i_i_2_0[0]),
        .I3(Q[0]),
        .I4(ram_full_fb_i_i_3_n_0),
        .O(\gntv_or_sync_fifo.gl0.wr/gwss.wsts/comp1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_full_fb_i_i_3
       (.I0(Q[2]),
        .I1(ram_full_fb_i_i_2_0[2]),
        .I2(Q[3]),
        .I3(ram_full_fb_i_i_2_0[3]),
        .O(ram_full_fb_i_i_3_n_0));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module gig_eth_hsr_fifo_sync_36x16_rd_fwft
   (empty,
    out,
    tmp_ram_rd_en,
    ram_rd_en_temp__0,
    \gpregsm1.curr_fwft_state_reg[1]_0 ,
    p_8_out,
    clk,
    AR,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    rd_en);
  output empty;
  output out;
  output tmp_ram_rd_en;
  output ram_rd_en_temp__0;
  output [0:0]\gpregsm1.curr_fwft_state_reg[1]_0 ;
  output p_8_out;
  input clk;
  input [0:0]AR;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input rd_en;

  wire [0:0]AR;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i0;
  wire clk;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i0;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[1]_0 ;
  wire [1:0]next_fwft_state;
  wire p_8_out;
  wire ram_rd_en_temp__0;
  wire rd_en;
  wire tmp_ram_rd_en;
  (* DONT_TOUCH *) wire user_valid;

  assign empty = empty_fwft_i;
  assign out = user_valid;
  LUT5 #(
    .INIT(32'hFFFF4555)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .I4(AR),
        .O(tmp_ram_rd_en));
  LUT5 #(
    .INIT(32'hFFCB8000)) 
    aempty_fwft_fb_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .I4(aempty_fwft_fb_i),
        .O(aempty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(AR),
        .Q(aempty_fwft_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(AR),
        .Q(aempty_fwft_i));
  LUT2 #(
    .INIT(4'h8)) 
    \count[4]_i_3 
       (.I0(rd_en),
        .I1(user_valid),
        .O(ram_rd_en_temp__0));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_i),
        .O(empty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(AR),
        .Q(empty_fwft_fb_i));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_o_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_o_i),
        .O(empty_fwft_fb_o_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i0),
        .PRE(AR),
        .Q(empty_fwft_fb_o_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(AR),
        .Q(empty_fwft_i));
  LUT4 #(
    .INIT(16'h4555)) 
    \gc0.count_d1[3]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .O(p_8_out));
  LUT3 #(
    .INIT(8'hA2)) 
    \goreg_bm.dout_i[35]_i_2 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(rd_en),
        .O(\gpregsm1.curr_fwft_state_reg[1]_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state[0]));
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(next_fwft_state[0]),
        .Q(user_valid));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module gig_eth_hsr_fifo_sync_36x16_rd_logic
   (empty,
    out,
    Q,
    tmp_ram_rd_en,
    ram_full_comb,
    p_2_out,
    \gc0.count_d1_reg[3] ,
    \gpregsm1.curr_fwft_state_reg[1] ,
    clk,
    AR,
    rd_en,
    wr_en,
    \gaf.gaf0.ram_afull_i_reg ,
    ram_empty_fb_i_reg,
    E,
    almost_full,
    ram_empty_fb_i_i_3,
    ram_full_fb_i_i_2,
    \gaf.gaf0.ram_afull_i_i_2 ,
    \count_reg[4] );
  output empty;
  output out;
  output [4:0]Q;
  output tmp_ram_rd_en;
  output ram_full_comb;
  output p_2_out;
  output [3:0]\gc0.count_d1_reg[3] ;
  output [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  input clk;
  input [0:0]AR;
  input rd_en;
  input wr_en;
  input \gaf.gaf0.ram_afull_i_reg ;
  input ram_empty_fb_i_reg;
  input [0:0]E;
  input almost_full;
  input [3:0]ram_empty_fb_i_i_3;
  input [3:0]ram_full_fb_i_i_2;
  input [3:0]\gaf.gaf0.ram_afull_i_i_2 ;
  input [0:0]\count_reg[4] ;

  wire [0:0]AR;
  wire [0:0]E;
  wire [4:0]Q;
  wire almost_full;
  wire clk;
  wire [0:0]\count_reg[4] ;
  wire empty;
  wire [3:0]\gaf.gaf0.ram_afull_i_i_2 ;
  wire \gaf.gaf0.ram_afull_i_reg ;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire out;
  wire p_2_out;
  wire p_2_out__0;
  wire p_8_out;
  wire [3:0]ram_empty_fb_i_i_3;
  wire ram_empty_fb_i_reg;
  wire ram_full_comb;
  wire [3:0]ram_full_fb_i_i_2;
  wire ram_rd_en_temp__0;
  wire rd_en;
  wire rpntr_n_2;
  wire tmp_ram_rd_en;
  wire wr_en;

  gig_eth_hsr_fifo_sync_36x16_dc_ss_fwft \gr1.gdcf.dc 
       (.AR(AR),
        .Q(Q),
        .clk(clk),
        .\count_reg[4] (\count_reg[4] ),
        .out(out),
        .ram_rd_en_temp__0(ram_rd_en_temp__0),
        .rd_en(rd_en));
  gig_eth_hsr_fifo_sync_36x16_rd_fwft \gr1.gr1_int.rfwft 
       (.AR(AR),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (p_2_out__0),
        .clk(clk),
        .empty(empty),
        .\gpregsm1.curr_fwft_state_reg[1]_0 (\gpregsm1.curr_fwft_state_reg[1] ),
        .out(out),
        .p_8_out(p_8_out),
        .ram_rd_en_temp__0(ram_rd_en_temp__0),
        .rd_en(rd_en),
        .tmp_ram_rd_en(tmp_ram_rd_en));
  gig_eth_hsr_fifo_sync_36x16_rd_status_flags_ss \grss.rsts 
       (.AR(AR),
        .clk(clk),
        .out(p_2_out__0),
        .ram_empty_fb_i_reg_0(rpntr_n_2));
  gig_eth_hsr_fifo_sync_36x16_rd_bin_cntr rpntr
       (.AR(AR),
        .E(E),
        .Q(\gc0.count_d1_reg[3] ),
        .almost_full(almost_full),
        .clk(clk),
        .\gaf.gaf0.ram_afull_i_i_2_0 (\gaf.gaf0.ram_afull_i_i_2 ),
        .\gaf.gaf0.ram_afull_i_reg (\gaf.gaf0.ram_afull_i_reg ),
        .out(p_2_out__0),
        .p_2_out(p_2_out),
        .p_8_out(p_8_out),
        .ram_empty_fb_i_i_3_0(ram_empty_fb_i_i_3),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_full_comb(ram_full_comb),
        .ram_full_fb_i_i_2_0(ram_full_fb_i_i_2),
        .ram_full_fb_i_reg(rpntr_n_2),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module gig_eth_hsr_fifo_sync_36x16_rd_status_flags_ss
   (out,
    ram_empty_fb_i_reg_0,
    clk,
    AR);
  output out;
  input ram_empty_fb_i_reg_0;
  input clk;
  input [0:0]AR;

  wire [0:0]AR;
  wire clk;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  wire ram_empty_fb_i_reg_0;
  (* DONT_TOUCH *) wire ram_empty_i;

  assign out = ram_empty_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(ram_empty_fb_i_reg_0),
        .PRE(AR),
        .Q(ram_empty_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(ram_empty_fb_i_reg_0),
        .PRE(AR),
        .Q(ram_empty_i));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module gig_eth_hsr_fifo_sync_36x16_reset_blk_ramfifo
   (out,
    \grstd1.grst_full.grst_f.rst_d3_reg_0 ,
    wr_rst_busy,
    SR,
    rst,
    clk);
  output out;
  output \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  output wr_rst_busy;
  output [0:0]SR;
  input rst;
  input clk;

  wire [0:0]SR;
  wire clk;
  wire \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3] ;
  wire [3:1]p_0_in;
  wire p_2_out;
  wire rst;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;
  wire wr_rst_busy;

  assign \grstd1.grst_full.grst_f.rst_d3_reg_0  = rst_d3;
  assign out = rst_d2;
  LUT3 #(
    .INIT(8'hFE)) 
    \goreg_bm.dout_i[35]_i_1 
       (.I0(p_0_in[2]),
        .I1(p_0_in[1]),
        .I2(rst_wr_reg2),
        .O(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(clk),
        .CE(1'b1),
        .D(wr_rst_busy),
        .PRE(rst_wr_reg2),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(clk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(rst_wr_reg2),
        .Q(rst_d2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \grstd1.grst_full.grst_f.rst_d3_i_1 
       (.I0(rst_d2),
        .I1(rst_wr_reg2),
        .I2(p_0_in[1]),
        .I3(p_0_in[2]),
        .O(p_2_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(clk),
        .CE(1'b1),
        .D(p_2_out),
        .PRE(rst_wr_reg2),
        .Q(rst_d3));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(rst_wr_reg2),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(p_0_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3] ),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* INV_DEF_VAL = "1'b1" *) 
  (* RST_ACTIVE_HIGH = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  gig_eth_hsr_fifo_sync_36x16_xpm_cdc_async_rst \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst 
       (.dest_arst(rst_wr_reg2),
        .dest_clk(clk),
        .src_arst(rst));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    rd_rst_busy_INST_0
       (.I0(p_0_in[3]),
        .I1(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3] ),
        .I2(p_0_in[1]),
        .I3(p_0_in[2]),
        .I4(rst_wr_reg2),
        .O(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "updn_cntr" *) 
module gig_eth_hsr_fifo_sync_36x16_updn_cntr
   (Q,
    rd_en,
    out,
    ram_rd_en_temp__0,
    \count_reg[4]_0 ,
    clk,
    AR);
  output [4:0]Q;
  input rd_en;
  input out;
  input ram_rd_en_temp__0;
  input [0:0]\count_reg[4]_0 ;
  input clk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [4:0]Q;
  wire clk;
  wire \count[0]_i_1_n_0 ;
  wire \count[1]_i_1_n_0 ;
  wire \count[2]_i_1_n_0 ;
  wire \count[3]_i_1_n_0 ;
  wire \count[4]_i_2_n_0 ;
  wire [0:0]\count_reg[4]_0 ;
  wire out;
  wire ram_rd_en_temp__0;
  wire rd_en;

  LUT1 #(
    .INIT(2'h1)) 
    \count[0]_i_1 
       (.I0(Q[0]),
        .O(\count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h956A)) 
    \count[1]_i_1 
       (.I0(Q[0]),
        .I1(rd_en),
        .I2(out),
        .I3(Q[1]),
        .O(\count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hD52ABF40)) 
    \count[2]_i_1 
       (.I0(Q[0]),
        .I1(rd_en),
        .I2(out),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(\count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF7000FFF70008)) 
    \count[3]_i_1 
       (.I0(out),
        .I1(rd_en),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\count[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \count[4]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(ram_rd_en_temp__0),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(\count[4]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(clk),
        .CE(\count_reg[4]_0 ),
        .CLR(AR),
        .D(\count[0]_i_1_n_0 ),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(clk),
        .CE(\count_reg[4]_0 ),
        .CLR(AR),
        .D(\count[1]_i_1_n_0 ),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(clk),
        .CE(\count_reg[4]_0 ),
        .CLR(AR),
        .D(\count[2]_i_1_n_0 ),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(clk),
        .CE(\count_reg[4]_0 ),
        .CLR(AR),
        .D(\count[3]_i_1_n_0 ),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(clk),
        .CE(\count_reg[4]_0 ),
        .CLR(AR),
        .D(\count[4]_i_2_n_0 ),
        .Q(Q[4]));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module gig_eth_hsr_fifo_sync_36x16_wr_bin_cntr
   (Q,
    \gcc0.gc1.gsym.count_d1_reg[3]_0 ,
    \gcc0.gc1.gsym.count_d2_reg[3]_0 ,
    E,
    clk,
    AR);
  output [3:0]Q;
  output [3:0]\gcc0.gc1.gsym.count_d1_reg[3]_0 ;
  output [3:0]\gcc0.gc1.gsym.count_d2_reg[3]_0 ;
  input [0:0]E;
  input clk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire [3:0]Q;
  wire clk;
  wire [3:0]\gcc0.gc1.gsym.count_d1_reg[3]_0 ;
  wire [3:0]\gcc0.gc1.gsym.count_d2_reg[3]_0 ;
  wire [3:0]plusOp__0;

  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc1.gsym.count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp__0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc1.gsym.count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc1.gsym.count[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gcc0.gc1.gsym.count[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(plusOp__0[3]));
  FDPE #(
    .INIT(1'b1)) 
    \gcc0.gc1.gsym.count_d1_reg[0] 
       (.C(clk),
        .CE(E),
        .D(Q[0]),
        .PRE(AR),
        .Q(\gcc0.gc1.gsym.count_d1_reg[3]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_d1_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(Q[1]),
        .Q(\gcc0.gc1.gsym.count_d1_reg[3]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_d1_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(Q[2]),
        .Q(\gcc0.gc1.gsym.count_d1_reg[3]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_d1_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(Q[3]),
        .Q(\gcc0.gc1.gsym.count_d1_reg[3]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_d2_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(\gcc0.gc1.gsym.count_d1_reg[3]_0 [0]),
        .Q(\gcc0.gc1.gsym.count_d2_reg[3]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_d2_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(\gcc0.gc1.gsym.count_d1_reg[3]_0 [1]),
        .Q(\gcc0.gc1.gsym.count_d2_reg[3]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_d2_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(\gcc0.gc1.gsym.count_d1_reg[3]_0 [2]),
        .Q(\gcc0.gc1.gsym.count_d2_reg[3]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_d2_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(\gcc0.gc1.gsym.count_d1_reg[3]_0 [3]),
        .Q(\gcc0.gc1.gsym.count_d2_reg[3]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[0]),
        .Q(Q[0]));
  FDPE #(
    .INIT(1'b1)) 
    \gcc0.gc1.gsym.count_reg[1] 
       (.C(clk),
        .CE(E),
        .D(plusOp__0[1]),
        .PRE(AR),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[3]),
        .Q(Q[3]));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module gig_eth_hsr_fifo_sync_36x16_wr_logic
   (out,
    full,
    almost_full,
    ram_full_fb_i_reg,
    E,
    Q,
    \gcc0.gc1.gsym.count_d1_reg[3] ,
    \gcc0.gc1.gsym.count_d2_reg[3] ,
    ram_full_comb,
    clk,
    \gaf.gaf0.ram_afull_i_reg ,
    p_2_out,
    wr_en,
    VALID,
    rd_en,
    AR);
  output out;
  output full;
  output almost_full;
  output [0:0]ram_full_fb_i_reg;
  output [0:0]E;
  output [3:0]Q;
  output [3:0]\gcc0.gc1.gsym.count_d1_reg[3] ;
  output [3:0]\gcc0.gc1.gsym.count_d2_reg[3] ;
  input ram_full_comb;
  input clk;
  input \gaf.gaf0.ram_afull_i_reg ;
  input p_2_out;
  input wr_en;
  input VALID;
  input rd_en;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire [3:0]Q;
  wire VALID;
  wire almost_full;
  wire clk;
  wire full;
  wire \gaf.gaf0.ram_afull_i_reg ;
  wire [3:0]\gcc0.gc1.gsym.count_d1_reg[3] ;
  wire [3:0]\gcc0.gc1.gsym.count_d2_reg[3] ;
  wire out;
  wire p_2_out;
  wire ram_full_comb;
  wire [0:0]ram_full_fb_i_reg;
  wire rd_en;
  wire wr_en;

  gig_eth_hsr_fifo_sync_36x16_wr_status_flags_ss \gwss.wsts 
       (.E(E),
        .VALID(VALID),
        .almost_full(almost_full),
        .clk(clk),
        .full(full),
        .\gaf.gaf0.ram_afull_i_reg_0 (\gaf.gaf0.ram_afull_i_reg ),
        .out(out),
        .p_2_out(p_2_out),
        .ram_full_comb(ram_full_comb),
        .ram_full_fb_i_reg_0(ram_full_fb_i_reg),
        .rd_en(rd_en),
        .wr_en(wr_en));
  gig_eth_hsr_fifo_sync_36x16_wr_bin_cntr wpntr
       (.AR(AR),
        .E(E),
        .Q(Q),
        .clk(clk),
        .\gcc0.gc1.gsym.count_d1_reg[3]_0 (\gcc0.gc1.gsym.count_d1_reg[3] ),
        .\gcc0.gc1.gsym.count_d2_reg[3]_0 (\gcc0.gc1.gsym.count_d2_reg[3] ));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module gig_eth_hsr_fifo_sync_36x16_wr_status_flags_ss
   (out,
    full,
    almost_full,
    ram_full_fb_i_reg_0,
    E,
    ram_full_comb,
    clk,
    \gaf.gaf0.ram_afull_i_reg_0 ,
    p_2_out,
    wr_en,
    VALID,
    rd_en);
  output out;
  output full;
  output almost_full;
  output [0:0]ram_full_fb_i_reg_0;
  output [0:0]E;
  input ram_full_comb;
  input clk;
  input \gaf.gaf0.ram_afull_i_reg_0 ;
  input p_2_out;
  input wr_en;
  input VALID;
  input rd_en;

  wire [0:0]E;
  wire VALID;
  wire clk;
  wire \gaf.gaf0.ram_afull_i_reg_0 ;
  wire p_2_out;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  wire ram_full_comb;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  wire [0:0]ram_full_fb_i_reg_0;
  (* DONT_TOUCH *) wire ram_full_i;
  wire rd_en;
  wire wr_en;

  assign almost_full = ram_afull_i;
  assign full = ram_full_i;
  assign out = ram_full_fb_i;
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(E));
  LUT4 #(
    .INIT(16'hB444)) 
    \count[4]_i_1 
       (.I0(ram_full_fb_i),
        .I1(wr_en),
        .I2(VALID),
        .I3(rd_en),
        .O(ram_full_fb_i_reg_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \gaf.gaf0.ram_afull_i_reg 
       (.C(clk),
        .CE(1'b1),
        .D(p_2_out),
        .PRE(\gaf.gaf0.ram_afull_i_reg_0 ),
        .Q(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(ram_afull_fb));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(ram_full_comb),
        .PRE(\gaf.gaf0.ram_afull_i_reg_0 ),
        .Q(ram_full_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(ram_full_comb),
        .PRE(\gaf.gaf0.ram_afull_i_reg_0 ),
        .Q(ram_full_i));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module gig_eth_hsr_fifo_sync_36x512_blk_mem_gen_generic_cstr
   (D,
    clk,
    tmp_ram_rd_en,
    E,
    SR,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    din);
  output [35:0]D;
  input clk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [0:0]SR;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input [35:0]din;

  wire [35:0]D;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [0:0]E;
  wire [0:0]SR;
  wire clk;
  wire [35:0]din;
  wire tmp_ram_rd_en;

  gig_eth_hsr_fifo_sync_36x512_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .E(E),
        .SR(SR),
        .clk(clk),
        .din(din),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module gig_eth_hsr_fifo_sync_36x512_blk_mem_gen_prim_width
   (D,
    clk,
    tmp_ram_rd_en,
    E,
    SR,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    din);
  output [35:0]D;
  input clk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [0:0]SR;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input [35:0]din;

  wire [35:0]D;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [0:0]E;
  wire [0:0]SR;
  wire clk;
  wire [35:0]din;
  wire tmp_ram_rd_en;

  gig_eth_hsr_fifo_sync_36x512_blk_mem_gen_prim_wrapper \prim_noinit.ram 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .E(E),
        .SR(SR),
        .clk(clk),
        .din(din),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module gig_eth_hsr_fifo_sync_36x512_blk_mem_gen_prim_wrapper
   (D,
    clk,
    tmp_ram_rd_en,
    E,
    SR,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ,
    din);
  output [35:0]D;
  input clk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [0:0]SR;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ;
  input [35:0]din;

  wire [35:0]D;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ;
  wire [0:0]E;
  wire [0:0]SR;
  wire clk;
  wire [35:0]din;
  wire tmp_ram_rd_en;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DIADI({din[16:9],din[7:0]}),
        .DIBDI({din[34:27],din[25:18]}),
        .DIPADIP({din[17],din[8]}),
        .DIPBDIP({din[35],din[26]}),
        .DOADO({D[16:9],D[7:0]}),
        .DOBDO({D[34:27],D[25:18]}),
        .DOPADOP({D[17],D[8]}),
        .DOPBDOP({D[35],D[26]}),
        .ENARDEN(tmp_ram_rd_en),
        .ENBWREN(E),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(SR),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({E,E,E,E}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module gig_eth_hsr_fifo_sync_36x512_blk_mem_gen_top
   (D,
    clk,
    tmp_ram_rd_en,
    E,
    SR,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    din);
  output [35:0]D;
  input clk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [0:0]SR;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input [35:0]din;

  wire [35:0]D;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [0:0]E;
  wire [0:0]SR;
  wire clk;
  wire [35:0]din;
  wire tmp_ram_rd_en;

  gig_eth_hsr_fifo_sync_36x512_blk_mem_gen_generic_cstr \valid.cstr 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .E(E),
        .SR(SR),
        .clk(clk),
        .din(din),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2" *) 
module gig_eth_hsr_fifo_sync_36x512_blk_mem_gen_v8_4_2
   (D,
    clk,
    tmp_ram_rd_en,
    E,
    SR,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    din);
  output [35:0]D;
  input clk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [0:0]SR;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input [35:0]din;

  wire [35:0]D;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [0:0]E;
  wire [0:0]SR;
  wire clk;
  wire [35:0]din;
  wire tmp_ram_rd_en;

  gig_eth_hsr_fifo_sync_36x512_blk_mem_gen_v8_4_2_synth inst_blk_mem_gen
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .E(E),
        .SR(SR),
        .clk(clk),
        .din(din),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2_synth" *) 
module gig_eth_hsr_fifo_sync_36x512_blk_mem_gen_v8_4_2_synth
   (D,
    clk,
    tmp_ram_rd_en,
    E,
    SR,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    din);
  output [35:0]D;
  input clk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [0:0]SR;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input [35:0]din;

  wire [35:0]D;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [0:0]E;
  wire [0:0]SR;
  wire clk;
  wire [35:0]din;
  wire tmp_ram_rd_en;

  gig_eth_hsr_fifo_sync_36x512_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .E(E),
        .SR(SR),
        .clk(clk),
        .din(din),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module gig_eth_hsr_fifo_sync_36x512_compare
   (comp0,
    \gmux.gm[4].gms.ms_0 ,
    v1_reg);
  output comp0;
  input [3:0]\gmux.gm[4].gms.ms_0 ;
  input [0:0]v1_reg;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp0;
  wire [3:0]\gmux.gm[4].gms.ms_0 ;
  wire [0:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(\gmux.gm[4].gms.ms_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],v1_reg}));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module gig_eth_hsr_fifo_sync_36x512_compare_0
   (comp1,
    ram_full_comb,
    \gmux.gm[4].gms.ms_0 ,
    v1_reg_0,
    wr_en,
    p_8_out,
    comp0,
    ram_full_i_reg,
    out);
  output comp1;
  output ram_full_comb;
  input [3:0]\gmux.gm[4].gms.ms_0 ;
  input [0:0]v1_reg_0;
  input wr_en;
  input p_8_out;
  input comp0;
  input ram_full_i_reg;
  input out;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp0;
  wire comp1;
  wire [3:0]\gmux.gm[4].gms.ms_0 ;
  wire out;
  wire p_8_out;
  wire ram_full_comb;
  wire ram_full_i_reg;
  wire [0:0]v1_reg_0;
  wire wr_en;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(\gmux.gm[4].gms.ms_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],v1_reg_0}));
  LUT6 #(
    .INIT(64'h00000FFF08080808)) 
    ram_full_fb_i_i_1
       (.I0(comp1),
        .I1(wr_en),
        .I2(p_8_out),
        .I3(comp0),
        .I4(ram_full_i_reg),
        .I5(out),
        .O(ram_full_comb));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module gig_eth_hsr_fifo_sync_36x512_compare_1
   (p_2_out,
    \gmux.gm[4].gms.ms_0 ,
    v1_reg_1,
    E,
    comp1,
    p_8_out,
    \gaf.gaf0.ram_afull_i_reg ,
    almost_full);
  output p_2_out;
  input [3:0]\gmux.gm[4].gms.ms_0 ;
  input [0:0]v1_reg_1;
  input [0:0]E;
  input comp1;
  input p_8_out;
  input \gaf.gaf0.ram_afull_i_reg ;
  input almost_full;

  wire [0:0]E;
  wire almost_full;
  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp1;
  wire \gaf.gaf0.ram_afull_i_reg ;
  wire [3:0]\gmux.gm[4].gms.ms_0 ;
  wire p_0_in;
  wire p_2_out;
  wire p_8_out;
  wire [0:0]v1_reg_1;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0088CFFF00880088)) 
    \gaf.gaf0.ram_afull_i_i_1 
       (.I0(p_0_in),
        .I1(E),
        .I2(comp1),
        .I3(p_8_out),
        .I4(\gaf.gaf0.ram_afull_i_reg ),
        .I5(almost_full),
        .O(p_2_out));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(\gmux.gm[4].gms.ms_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],p_0_in}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],v1_reg_1}));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module gig_eth_hsr_fifo_sync_36x512_compare_2
   (comp0,
    \gmux.gm[1].gms.ms_0 ,
    \gmux.gm[2].gms.ms_0 ,
    \gmux.gm[3].gms.ms_0 ,
    \gmux.gm[4].gms.ms_0 ,
    ram_empty_i_reg);
  output comp0;
  input \gmux.gm[1].gms.ms_0 ;
  input \gmux.gm[2].gms.ms_0 ;
  input \gmux.gm[3].gms.ms_0 ;
  input \gmux.gm[4].gms.ms_0 ;
  input ram_empty_i_reg;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp0;
  wire \gmux.gm[1].gms.ms_0 ;
  wire \gmux.gm[2].gms.ms_0 ;
  wire \gmux.gm[3].gms.ms_0 ;
  wire \gmux.gm[4].gms.ms_0 ;
  wire ram_empty_i_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S({\gmux.gm[4].gms.ms_0 ,\gmux.gm[3].gms.ms_0 ,\gmux.gm[2].gms.ms_0 ,\gmux.gm[1].gms.ms_0 }));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],ram_empty_i_reg}));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module gig_eth_hsr_fifo_sync_36x512_compare_3
   (ram_full_fb_i_reg,
    v1_reg,
    ram_empty_i_reg,
    E,
    comp0,
    ram_empty_i_reg_0,
    wr_en,
    out);
  output ram_full_fb_i_reg;
  input [3:0]v1_reg;
  input [0:0]ram_empty_i_reg;
  input [0:0]E;
  input comp0;
  input ram_empty_i_reg_0;
  input wr_en;
  input out;

  wire [0:0]E;
  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp0;
  wire comp1;
  wire out;
  wire [0:0]ram_empty_i_reg;
  wire ram_empty_i_reg_0;
  wire ram_full_fb_i_reg;
  wire [3:0]v1_reg;
  wire wr_en;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],ram_empty_i_reg}));
  LUT6 #(
    .INIT(64'hFF0FFFFF88008888)) 
    ram_empty_fb_i_i_1
       (.I0(E),
        .I1(comp1),
        .I2(comp0),
        .I3(ram_empty_i_reg_0),
        .I4(wr_en),
        .I5(out),
        .O(ram_full_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "dc_ss_fwft" *) 
module gig_eth_hsr_fifo_sync_36x512_dc_ss_fwft
   (Q,
    valid,
    rd_en,
    \count_reg[9] ,
    clk,
    AR);
  output [9:0]Q;
  input valid;
  input rd_en;
  input [0:0]\count_reg[9] ;
  input clk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [9:0]Q;
  wire clk;
  wire [0:0]\count_reg[9] ;
  wire rd_en;
  wire valid;

  gig_eth_hsr_fifo_sync_36x512_updn_cntr dc
       (.AR(AR),
        .Q(Q),
        .clk(clk),
        .\count_reg[9]_0 (\count_reg[9] ),
        .rd_en(rd_en),
        .valid(valid));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module gig_eth_hsr_fifo_sync_36x512_fifo_generator_ramfifo
   (data_count,
    valid,
    empty,
    full,
    almost_full,
    wr_rst_busy,
    dout,
    rd_en,
    rst,
    clk,
    din,
    wr_en);
  output [9:0]data_count;
  output valid;
  output empty;
  output full;
  output almost_full;
  output wr_rst_busy;
  output [35:0]dout;
  input rd_en;
  input rst;
  input clk;
  input [35:0]din;
  input wr_en;

  wire almost_full;
  wire clk;
  wire [9:0]data_count;
  wire [35:0]din;
  wire [35:0]dout;
  wire empty;
  wire full;
  wire \gntv_or_sync_fifo.gl0.wr_n_0 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_31 ;
  wire \gr1.gdcf.dc/cntr_en ;
  wire [4:4]\grss.rsts/c2/v1_reg ;
  wire [3:0]\gwss.wsts/c0/v1_reg ;
  wire [3:0]\gwss.wsts/c1/v1_reg ;
  wire [3:0]\gwss.wsts/gaf.c2/v1_reg ;
  wire [8:0]p_0_out;
  wire [8:0]p_12_out;
  wire [7:0]p_13_out;
  wire p_19_out;
  wire p_6_out;
  wire p_8_out;
  wire rd_en;
  wire [8:8]rd_pntr_plus1;
  wire rst;
  wire rst_full_ff_i;
  wire rst_full_gen_i;
  wire rstblk_n_3;
  wire tmp_ram_rd_en;
  wire valid;
  wire wr_en;
  wire [7:0]wr_pntr_plus2;
  wire wr_rst_busy;

  gig_eth_hsr_fifo_sync_36x512_rd_logic \gntv_or_sync_fifo.gl0.rd 
       (.AR(rstblk_n_3),
        .E(p_6_out),
        .Q(data_count),
        .clk(clk),
        .\count_reg[9] (\gr1.gdcf.dc/cntr_en ),
        .empty(empty),
        .\gc0.count_d1_reg[8] (p_0_out),
        .\gc0.count_reg[8] (rd_pntr_plus1),
        .\gmux.gm[3].gms.ms (p_12_out[7:0]),
        .\gmux.gm[3].gms.ms_0 (p_13_out),
        .\gmux.gm[3].gms.ms_1 (wr_pntr_plus2),
        .out(\gntv_or_sync_fifo.gl0.wr_n_0 ),
        .p_8_out(p_8_out),
        .ram_empty_i_reg(\gntv_or_sync_fifo.gl0.wr_n_31 ),
        .ram_empty_i_reg_0(\grss.rsts/c2/v1_reg ),
        .rd_en(rd_en),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .v1_reg(\gwss.wsts/c0/v1_reg ),
        .v1_reg_0(\gwss.wsts/c1/v1_reg ),
        .v1_reg_1(\gwss.wsts/gaf.c2/v1_reg ),
        .valid(valid),
        .wr_en(wr_en));
  gig_eth_hsr_fifo_sync_36x512_wr_logic \gntv_or_sync_fifo.gl0.wr 
       (.AR(rstblk_n_3),
        .E(p_19_out),
        .Q(wr_pntr_plus2),
        .almost_full(almost_full),
        .clk(clk),
        .full(full),
        .\gaf.gaf0.ram_afull_i_reg (rst_full_ff_i),
        .\gaf.gaf0.ram_afull_i_reg_0 (rst_full_gen_i),
        .\gcc0.gc1.gsym.count_d1_reg[7] (p_13_out),
        .\gcc0.gc1.gsym.count_d2_reg[8] (p_12_out),
        .\gcc0.gc1.gsym.count_d2_reg[8]_0 (\grss.rsts/c2/v1_reg ),
        .\gcc0.gc1.gsym.count_d2_reg[8]_1 (\gntv_or_sync_fifo.gl0.wr_n_31 ),
        .\gmux.gm[4].gms.ms (\gwss.wsts/c0/v1_reg ),
        .\gmux.gm[4].gms.ms_0 (\gwss.wsts/c1/v1_reg ),
        .\gmux.gm[4].gms.ms_1 (\gwss.wsts/gaf.c2/v1_reg ),
        .\gmux.gm[4].gms.ms_2 (p_0_out[8]),
        .\gmux.gm[4].gms.ms_3 (rd_pntr_plus1),
        .out(\gntv_or_sync_fifo.gl0.wr_n_0 ),
        .p_8_out(p_8_out),
        .ram_full_fb_i_reg(\gr1.gdcf.dc/cntr_en ),
        .rd_en(rd_en),
        .valid(valid),
        .wr_en(wr_en));
  gig_eth_hsr_fifo_sync_36x512_memory \gntv_or_sync_fifo.mem 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (p_0_out),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (p_12_out),
        .E(p_19_out),
        .SR(rstblk_n_3),
        .clk(clk),
        .din(din),
        .dout(dout),
        .\goreg_bm.dout_i_reg[35]_0 (p_6_out),
        .tmp_ram_rd_en(tmp_ram_rd_en));
  gig_eth_hsr_fifo_sync_36x512_reset_blk_ramfifo rstblk
       (.SR(rstblk_n_3),
        .clk(clk),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (rst_full_gen_i),
        .out(rst_full_ff_i),
        .rst(rst),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module gig_eth_hsr_fifo_sync_36x512_fifo_generator_top
   (DATA_COUNT,
    valid,
    empty,
    full,
    almost_full,
    wr_rst_busy,
    dout,
    rd_en,
    rst,
    clk,
    din,
    wr_en);
  output [9:0]DATA_COUNT;
  output valid;
  output empty;
  output full;
  output almost_full;
  output wr_rst_busy;
  output [35:0]dout;
  input rd_en;
  input rst;
  input clk;
  input [35:0]din;
  input wr_en;

  wire [9:0]DATA_COUNT;
  wire almost_full;
  wire clk;
  wire [35:0]din;
  wire [35:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire rst;
  wire valid;
  wire wr_en;
  wire wr_rst_busy;

  gig_eth_hsr_fifo_sync_36x512_fifo_generator_ramfifo \grf.rf 
       (.almost_full(almost_full),
        .clk(clk),
        .data_count(DATA_COUNT),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_en(rd_en),
        .rst(rst),
        .valid(valid),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* C_ADD_NGC_CONSTRAINT = "0" *) (* C_APPLICATION_TYPE_AXIS = "0" *) (* C_APPLICATION_TYPE_RACH = "0" *) 
(* C_APPLICATION_TYPE_RDCH = "0" *) (* C_APPLICATION_TYPE_WACH = "0" *) (* C_APPLICATION_TYPE_WDCH = "0" *) 
(* C_APPLICATION_TYPE_WRCH = "0" *) (* C_AXIS_TDATA_WIDTH = "8" *) (* C_AXIS_TDEST_WIDTH = "1" *) 
(* C_AXIS_TID_WIDTH = "1" *) (* C_AXIS_TKEEP_WIDTH = "1" *) (* C_AXIS_TSTRB_WIDTH = "1" *) 
(* C_AXIS_TUSER_WIDTH = "4" *) (* C_AXIS_TYPE = "0" *) (* C_AXI_ADDR_WIDTH = "32" *) 
(* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) (* C_AXI_BUSER_WIDTH = "1" *) 
(* C_AXI_DATA_WIDTH = "64" *) (* C_AXI_ID_WIDTH = "1" *) (* C_AXI_LEN_WIDTH = "8" *) 
(* C_AXI_LOCK_WIDTH = "1" *) (* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_TYPE = "1" *) 
(* C_AXI_WUSER_WIDTH = "1" *) (* C_COMMON_CLOCK = "1" *) (* C_COUNT_TYPE = "0" *) 
(* C_DATA_COUNT_WIDTH = "10" *) (* C_DEFAULT_VALUE = "BlankString" *) (* C_DIN_WIDTH = "36" *) 
(* C_DIN_WIDTH_AXIS = "1" *) (* C_DIN_WIDTH_RACH = "32" *) (* C_DIN_WIDTH_RDCH = "64" *) 
(* C_DIN_WIDTH_WACH = "1" *) (* C_DIN_WIDTH_WDCH = "64" *) (* C_DIN_WIDTH_WRCH = "2" *) 
(* C_DOUT_RST_VAL = "0" *) (* C_DOUT_WIDTH = "36" *) (* C_ENABLE_RLOCS = "0" *) 
(* C_ENABLE_RST_SYNC = "1" *) (* C_EN_SAFETY_CKT = "0" *) (* C_ERROR_INJECTION_TYPE = "0" *) 
(* C_ERROR_INJECTION_TYPE_AXIS = "0" *) (* C_ERROR_INJECTION_TYPE_RACH = "0" *) (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
(* C_ERROR_INJECTION_TYPE_WACH = "0" *) (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
(* C_FAMILY = "zynq" *) (* C_FULL_FLAGS_RST_VAL = "1" *) (* C_HAS_ALMOST_EMPTY = "0" *) 
(* C_HAS_ALMOST_FULL = "1" *) (* C_HAS_AXIS_TDATA = "1" *) (* C_HAS_AXIS_TDEST = "0" *) 
(* C_HAS_AXIS_TID = "0" *) (* C_HAS_AXIS_TKEEP = "0" *) (* C_HAS_AXIS_TLAST = "0" *) 
(* C_HAS_AXIS_TREADY = "1" *) (* C_HAS_AXIS_TSTRB = "0" *) (* C_HAS_AXIS_TUSER = "1" *) 
(* C_HAS_AXI_ARUSER = "0" *) (* C_HAS_AXI_AWUSER = "0" *) (* C_HAS_AXI_BUSER = "0" *) 
(* C_HAS_AXI_ID = "0" *) (* C_HAS_AXI_RD_CHANNEL = "1" *) (* C_HAS_AXI_RUSER = "0" *) 
(* C_HAS_AXI_WR_CHANNEL = "1" *) (* C_HAS_AXI_WUSER = "0" *) (* C_HAS_BACKUP = "0" *) 
(* C_HAS_DATA_COUNT = "1" *) (* C_HAS_DATA_COUNTS_AXIS = "0" *) (* C_HAS_DATA_COUNTS_RACH = "0" *) 
(* C_HAS_DATA_COUNTS_RDCH = "0" *) (* C_HAS_DATA_COUNTS_WACH = "0" *) (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
(* C_HAS_DATA_COUNTS_WRCH = "0" *) (* C_HAS_INT_CLK = "0" *) (* C_HAS_MASTER_CE = "0" *) 
(* C_HAS_MEMINIT_FILE = "0" *) (* C_HAS_OVERFLOW = "0" *) (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
(* C_HAS_PROG_FLAGS_RACH = "0" *) (* C_HAS_PROG_FLAGS_RDCH = "0" *) (* C_HAS_PROG_FLAGS_WACH = "0" *) 
(* C_HAS_PROG_FLAGS_WDCH = "0" *) (* C_HAS_PROG_FLAGS_WRCH = "0" *) (* C_HAS_RD_DATA_COUNT = "0" *) 
(* C_HAS_RD_RST = "0" *) (* C_HAS_RST = "1" *) (* C_HAS_SLAVE_CE = "0" *) 
(* C_HAS_SRST = "0" *) (* C_HAS_UNDERFLOW = "0" *) (* C_HAS_VALID = "1" *) 
(* C_HAS_WR_ACK = "0" *) (* C_HAS_WR_DATA_COUNT = "0" *) (* C_HAS_WR_RST = "0" *) 
(* C_IMPLEMENTATION_TYPE = "0" *) (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
(* C_IMPLEMENTATION_TYPE_RDCH = "1" *) (* C_IMPLEMENTATION_TYPE_WACH = "1" *) (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
(* C_IMPLEMENTATION_TYPE_WRCH = "1" *) (* C_INIT_WR_PNTR_VAL = "0" *) (* C_INTERFACE_TYPE = "0" *) 
(* C_MEMORY_TYPE = "1" *) (* C_MIF_FILE_NAME = "BlankString" *) (* C_MSGON_VAL = "1" *) 
(* C_OPTIMIZATION_MODE = "0" *) (* C_OVERFLOW_LOW = "0" *) (* C_POWER_SAVING_MODE = "0" *) 
(* C_PRELOAD_LATENCY = "0" *) (* C_PRELOAD_REGS = "1" *) (* C_PRIM_FIFO_TYPE = "512x36" *) 
(* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
(* C_PRIM_FIFO_TYPE_WACH = "512x36" *) (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) (* C_PROG_EMPTY_TYPE = "0" *) 
(* C_PROG_EMPTY_TYPE_AXIS = "0" *) (* C_PROG_EMPTY_TYPE_RACH = "0" *) (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
(* C_PROG_EMPTY_TYPE_WACH = "0" *) (* C_PROG_EMPTY_TYPE_WDCH = "0" *) (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL = "511" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) (* C_PROG_FULL_THRESH_NEGATE_VAL = "510" *) (* C_PROG_FULL_TYPE = "0" *) 
(* C_PROG_FULL_TYPE_AXIS = "0" *) (* C_PROG_FULL_TYPE_RACH = "0" *) (* C_PROG_FULL_TYPE_RDCH = "0" *) 
(* C_PROG_FULL_TYPE_WACH = "0" *) (* C_PROG_FULL_TYPE_WDCH = "0" *) (* C_PROG_FULL_TYPE_WRCH = "0" *) 
(* C_RACH_TYPE = "0" *) (* C_RDCH_TYPE = "0" *) (* C_RD_DATA_COUNT_WIDTH = "10" *) 
(* C_RD_DEPTH = "512" *) (* C_RD_FREQ = "1" *) (* C_RD_PNTR_WIDTH = "9" *) 
(* C_REG_SLICE_MODE_AXIS = "0" *) (* C_REG_SLICE_MODE_RACH = "0" *) (* C_REG_SLICE_MODE_RDCH = "0" *) 
(* C_REG_SLICE_MODE_WACH = "0" *) (* C_REG_SLICE_MODE_WDCH = "0" *) (* C_REG_SLICE_MODE_WRCH = "0" *) 
(* C_SELECT_XPM = "0" *) (* C_SYNCHRONIZER_STAGE = "2" *) (* C_UNDERFLOW_LOW = "0" *) 
(* C_USE_COMMON_OVERFLOW = "0" *) (* C_USE_COMMON_UNDERFLOW = "0" *) (* C_USE_DEFAULT_SETTINGS = "0" *) 
(* C_USE_DOUT_RST = "1" *) (* C_USE_ECC = "0" *) (* C_USE_ECC_AXIS = "0" *) 
(* C_USE_ECC_RACH = "0" *) (* C_USE_ECC_RDCH = "0" *) (* C_USE_ECC_WACH = "0" *) 
(* C_USE_ECC_WDCH = "0" *) (* C_USE_ECC_WRCH = "0" *) (* C_USE_EMBEDDED_REG = "0" *) 
(* C_USE_FIFO16_FLAGS = "0" *) (* C_USE_FWFT_DATA_COUNT = "1" *) (* C_USE_PIPELINE_REG = "0" *) 
(* C_VALID_LOW = "0" *) (* C_WACH_TYPE = "0" *) (* C_WDCH_TYPE = "0" *) 
(* C_WRCH_TYPE = "0" *) (* C_WR_ACK_LOW = "0" *) (* C_WR_DATA_COUNT_WIDTH = "10" *) 
(* C_WR_DEPTH = "512" *) (* C_WR_DEPTH_AXIS = "1024" *) (* C_WR_DEPTH_RACH = "16" *) 
(* C_WR_DEPTH_RDCH = "1024" *) (* C_WR_DEPTH_WACH = "16" *) (* C_WR_DEPTH_WDCH = "1024" *) 
(* C_WR_DEPTH_WRCH = "16" *) (* C_WR_FREQ = "1" *) (* C_WR_PNTR_WIDTH = "9" *) 
(* C_WR_PNTR_WIDTH_AXIS = "10" *) (* C_WR_PNTR_WIDTH_RACH = "4" *) (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
(* C_WR_PNTR_WIDTH_WACH = "4" *) (* C_WR_PNTR_WIDTH_WDCH = "10" *) (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
(* C_WR_RESPONSE_LATENCY = "1" *) (* ORIG_REF_NAME = "fifo_generator_v13_2_3" *) 
module gig_eth_hsr_fifo_sync_36x512_fifo_generator_v13_2_3
   (backup,
    backup_marker,
    clk,
    rst,
    srst,
    wr_clk,
    wr_rst,
    rd_clk,
    rd_rst,
    din,
    wr_en,
    rd_en,
    prog_empty_thresh,
    prog_empty_thresh_assert,
    prog_empty_thresh_negate,
    prog_full_thresh,
    prog_full_thresh_assert,
    prog_full_thresh_negate,
    int_clk,
    injectdbiterr,
    injectsbiterr,
    sleep,
    dout,
    full,
    almost_full,
    wr_ack,
    overflow,
    empty,
    almost_empty,
    valid,
    underflow,
    data_count,
    rd_data_count,
    wr_data_count,
    prog_full,
    prog_empty,
    sbiterr,
    dbiterr,
    wr_rst_busy,
    rd_rst_busy,
    m_aclk,
    s_aclk,
    s_aresetn,
    m_aclk_en,
    s_aclk_en,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awregion,
    s_axi_awuser,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wuser,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_bvalid,
    s_axi_bready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arregion,
    s_axi_aruser,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_ruser,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    axi_aw_injectsbiterr,
    axi_aw_injectdbiterr,
    axi_aw_prog_full_thresh,
    axi_aw_prog_empty_thresh,
    axi_aw_data_count,
    axi_aw_wr_data_count,
    axi_aw_rd_data_count,
    axi_aw_sbiterr,
    axi_aw_dbiterr,
    axi_aw_overflow,
    axi_aw_underflow,
    axi_aw_prog_full,
    axi_aw_prog_empty,
    axi_w_injectsbiterr,
    axi_w_injectdbiterr,
    axi_w_prog_full_thresh,
    axi_w_prog_empty_thresh,
    axi_w_data_count,
    axi_w_wr_data_count,
    axi_w_rd_data_count,
    axi_w_sbiterr,
    axi_w_dbiterr,
    axi_w_overflow,
    axi_w_underflow,
    axi_w_prog_full,
    axi_w_prog_empty,
    axi_b_injectsbiterr,
    axi_b_injectdbiterr,
    axi_b_prog_full_thresh,
    axi_b_prog_empty_thresh,
    axi_b_data_count,
    axi_b_wr_data_count,
    axi_b_rd_data_count,
    axi_b_sbiterr,
    axi_b_dbiterr,
    axi_b_overflow,
    axi_b_underflow,
    axi_b_prog_full,
    axi_b_prog_empty,
    axi_ar_injectsbiterr,
    axi_ar_injectdbiterr,
    axi_ar_prog_full_thresh,
    axi_ar_prog_empty_thresh,
    axi_ar_data_count,
    axi_ar_wr_data_count,
    axi_ar_rd_data_count,
    axi_ar_sbiterr,
    axi_ar_dbiterr,
    axi_ar_overflow,
    axi_ar_underflow,
    axi_ar_prog_full,
    axi_ar_prog_empty,
    axi_r_injectsbiterr,
    axi_r_injectdbiterr,
    axi_r_prog_full_thresh,
    axi_r_prog_empty_thresh,
    axi_r_data_count,
    axi_r_wr_data_count,
    axi_r_rd_data_count,
    axi_r_sbiterr,
    axi_r_dbiterr,
    axi_r_overflow,
    axi_r_underflow,
    axi_r_prog_full,
    axi_r_prog_empty,
    axis_injectsbiterr,
    axis_injectdbiterr,
    axis_prog_full_thresh,
    axis_prog_empty_thresh,
    axis_data_count,
    axis_wr_data_count,
    axis_rd_data_count,
    axis_sbiterr,
    axis_dbiterr,
    axis_overflow,
    axis_underflow,
    axis_prog_full,
    axis_prog_empty);
  input backup;
  input backup_marker;
  input clk;
  input rst;
  input srst;
  input wr_clk;
  input wr_rst;
  input rd_clk;
  input rd_rst;
  input [35:0]din;
  input wr_en;
  input rd_en;
  input [8:0]prog_empty_thresh;
  input [8:0]prog_empty_thresh_assert;
  input [8:0]prog_empty_thresh_negate;
  input [8:0]prog_full_thresh;
  input [8:0]prog_full_thresh_assert;
  input [8:0]prog_full_thresh_negate;
  input int_clk;
  input injectdbiterr;
  input injectsbiterr;
  input sleep;
  output [35:0]dout;
  output full;
  output almost_full;
  output wr_ack;
  output overflow;
  output empty;
  output almost_empty;
  output valid;
  output underflow;
  output [9:0]data_count;
  output [9:0]rd_data_count;
  output [9:0]wr_data_count;
  output prog_full;
  output prog_empty;
  output sbiterr;
  output dbiterr;
  output wr_rst_busy;
  output rd_rst_busy;
  input m_aclk;
  input s_aclk;
  input s_aresetn;
  input m_aclk_en;
  input s_aclk_en;
  input [0:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [0:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [3:0]s_axi_awregion;
  input [0:0]s_axi_awuser;
  input s_axi_awvalid;
  output s_axi_awready;
  input [0:0]s_axi_wid;
  input [63:0]s_axi_wdata;
  input [7:0]s_axi_wstrb;
  input s_axi_wlast;
  input [0:0]s_axi_wuser;
  input s_axi_wvalid;
  output s_axi_wready;
  output [0:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output s_axi_bvalid;
  input s_axi_bready;
  output [0:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [0:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [0:0]m_axi_awuser;
  output m_axi_awvalid;
  input m_axi_awready;
  output [0:0]m_axi_wid;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  output m_axi_wlast;
  output [0:0]m_axi_wuser;
  output m_axi_wvalid;
  input m_axi_wready;
  input [0:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input m_axi_bvalid;
  output m_axi_bready;
  input [0:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [0:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [3:0]s_axi_arregion;
  input [0:0]s_axi_aruser;
  input s_axi_arvalid;
  output s_axi_arready;
  output [0:0]s_axi_rid;
  output [63:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output [0:0]s_axi_ruser;
  output s_axi_rvalid;
  input s_axi_rready;
  output [0:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [0:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [0:0]m_axi_aruser;
  output m_axi_arvalid;
  input m_axi_arready;
  input [0:0]m_axi_rid;
  input [63:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input [0:0]m_axi_ruser;
  input m_axi_rvalid;
  output m_axi_rready;
  input s_axis_tvalid;
  output s_axis_tready;
  input [7:0]s_axis_tdata;
  input [0:0]s_axis_tstrb;
  input [0:0]s_axis_tkeep;
  input s_axis_tlast;
  input [0:0]s_axis_tid;
  input [0:0]s_axis_tdest;
  input [3:0]s_axis_tuser;
  output m_axis_tvalid;
  input m_axis_tready;
  output [7:0]m_axis_tdata;
  output [0:0]m_axis_tstrb;
  output [0:0]m_axis_tkeep;
  output m_axis_tlast;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tdest;
  output [3:0]m_axis_tuser;
  input axi_aw_injectsbiterr;
  input axi_aw_injectdbiterr;
  input [3:0]axi_aw_prog_full_thresh;
  input [3:0]axi_aw_prog_empty_thresh;
  output [4:0]axi_aw_data_count;
  output [4:0]axi_aw_wr_data_count;
  output [4:0]axi_aw_rd_data_count;
  output axi_aw_sbiterr;
  output axi_aw_dbiterr;
  output axi_aw_overflow;
  output axi_aw_underflow;
  output axi_aw_prog_full;
  output axi_aw_prog_empty;
  input axi_w_injectsbiterr;
  input axi_w_injectdbiterr;
  input [9:0]axi_w_prog_full_thresh;
  input [9:0]axi_w_prog_empty_thresh;
  output [10:0]axi_w_data_count;
  output [10:0]axi_w_wr_data_count;
  output [10:0]axi_w_rd_data_count;
  output axi_w_sbiterr;
  output axi_w_dbiterr;
  output axi_w_overflow;
  output axi_w_underflow;
  output axi_w_prog_full;
  output axi_w_prog_empty;
  input axi_b_injectsbiterr;
  input axi_b_injectdbiterr;
  input [3:0]axi_b_prog_full_thresh;
  input [3:0]axi_b_prog_empty_thresh;
  output [4:0]axi_b_data_count;
  output [4:0]axi_b_wr_data_count;
  output [4:0]axi_b_rd_data_count;
  output axi_b_sbiterr;
  output axi_b_dbiterr;
  output axi_b_overflow;
  output axi_b_underflow;
  output axi_b_prog_full;
  output axi_b_prog_empty;
  input axi_ar_injectsbiterr;
  input axi_ar_injectdbiterr;
  input [3:0]axi_ar_prog_full_thresh;
  input [3:0]axi_ar_prog_empty_thresh;
  output [4:0]axi_ar_data_count;
  output [4:0]axi_ar_wr_data_count;
  output [4:0]axi_ar_rd_data_count;
  output axi_ar_sbiterr;
  output axi_ar_dbiterr;
  output axi_ar_overflow;
  output axi_ar_underflow;
  output axi_ar_prog_full;
  output axi_ar_prog_empty;
  input axi_r_injectsbiterr;
  input axi_r_injectdbiterr;
  input [9:0]axi_r_prog_full_thresh;
  input [9:0]axi_r_prog_empty_thresh;
  output [10:0]axi_r_data_count;
  output [10:0]axi_r_wr_data_count;
  output [10:0]axi_r_rd_data_count;
  output axi_r_sbiterr;
  output axi_r_dbiterr;
  output axi_r_overflow;
  output axi_r_underflow;
  output axi_r_prog_full;
  output axi_r_prog_empty;
  input axis_injectsbiterr;
  input axis_injectdbiterr;
  input [9:0]axis_prog_full_thresh;
  input [9:0]axis_prog_empty_thresh;
  output [10:0]axis_data_count;
  output [10:0]axis_wr_data_count;
  output [10:0]axis_rd_data_count;
  output axis_sbiterr;
  output axis_dbiterr;
  output axis_overflow;
  output axis_underflow;
  output axis_prog_full;
  output axis_prog_empty;

  wire \<const0> ;
  wire \<const1> ;
  wire almost_full;
  wire clk;
  wire [9:0]data_count;
  wire [35:0]din;
  wire [35:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire rst;
  wire valid;
  wire wr_en;
  wire wr_rst_busy;

  assign almost_empty = \<const0> ;
  assign axi_ar_data_count[4] = \<const0> ;
  assign axi_ar_data_count[3] = \<const0> ;
  assign axi_ar_data_count[2] = \<const0> ;
  assign axi_ar_data_count[1] = \<const0> ;
  assign axi_ar_data_count[0] = \<const0> ;
  assign axi_ar_dbiterr = \<const0> ;
  assign axi_ar_overflow = \<const0> ;
  assign axi_ar_prog_empty = \<const1> ;
  assign axi_ar_prog_full = \<const0> ;
  assign axi_ar_rd_data_count[4] = \<const0> ;
  assign axi_ar_rd_data_count[3] = \<const0> ;
  assign axi_ar_rd_data_count[2] = \<const0> ;
  assign axi_ar_rd_data_count[1] = \<const0> ;
  assign axi_ar_rd_data_count[0] = \<const0> ;
  assign axi_ar_sbiterr = \<const0> ;
  assign axi_ar_underflow = \<const0> ;
  assign axi_ar_wr_data_count[4] = \<const0> ;
  assign axi_ar_wr_data_count[3] = \<const0> ;
  assign axi_ar_wr_data_count[2] = \<const0> ;
  assign axi_ar_wr_data_count[1] = \<const0> ;
  assign axi_ar_wr_data_count[0] = \<const0> ;
  assign axi_aw_data_count[4] = \<const0> ;
  assign axi_aw_data_count[3] = \<const0> ;
  assign axi_aw_data_count[2] = \<const0> ;
  assign axi_aw_data_count[1] = \<const0> ;
  assign axi_aw_data_count[0] = \<const0> ;
  assign axi_aw_dbiterr = \<const0> ;
  assign axi_aw_overflow = \<const0> ;
  assign axi_aw_prog_empty = \<const1> ;
  assign axi_aw_prog_full = \<const0> ;
  assign axi_aw_rd_data_count[4] = \<const0> ;
  assign axi_aw_rd_data_count[3] = \<const0> ;
  assign axi_aw_rd_data_count[2] = \<const0> ;
  assign axi_aw_rd_data_count[1] = \<const0> ;
  assign axi_aw_rd_data_count[0] = \<const0> ;
  assign axi_aw_sbiterr = \<const0> ;
  assign axi_aw_underflow = \<const0> ;
  assign axi_aw_wr_data_count[4] = \<const0> ;
  assign axi_aw_wr_data_count[3] = \<const0> ;
  assign axi_aw_wr_data_count[2] = \<const0> ;
  assign axi_aw_wr_data_count[1] = \<const0> ;
  assign axi_aw_wr_data_count[0] = \<const0> ;
  assign axi_b_data_count[4] = \<const0> ;
  assign axi_b_data_count[3] = \<const0> ;
  assign axi_b_data_count[2] = \<const0> ;
  assign axi_b_data_count[1] = \<const0> ;
  assign axi_b_data_count[0] = \<const0> ;
  assign axi_b_dbiterr = \<const0> ;
  assign axi_b_overflow = \<const0> ;
  assign axi_b_prog_empty = \<const1> ;
  assign axi_b_prog_full = \<const0> ;
  assign axi_b_rd_data_count[4] = \<const0> ;
  assign axi_b_rd_data_count[3] = \<const0> ;
  assign axi_b_rd_data_count[2] = \<const0> ;
  assign axi_b_rd_data_count[1] = \<const0> ;
  assign axi_b_rd_data_count[0] = \<const0> ;
  assign axi_b_sbiterr = \<const0> ;
  assign axi_b_underflow = \<const0> ;
  assign axi_b_wr_data_count[4] = \<const0> ;
  assign axi_b_wr_data_count[3] = \<const0> ;
  assign axi_b_wr_data_count[2] = \<const0> ;
  assign axi_b_wr_data_count[1] = \<const0> ;
  assign axi_b_wr_data_count[0] = \<const0> ;
  assign axi_r_data_count[10] = \<const0> ;
  assign axi_r_data_count[9] = \<const0> ;
  assign axi_r_data_count[8] = \<const0> ;
  assign axi_r_data_count[7] = \<const0> ;
  assign axi_r_data_count[6] = \<const0> ;
  assign axi_r_data_count[5] = \<const0> ;
  assign axi_r_data_count[4] = \<const0> ;
  assign axi_r_data_count[3] = \<const0> ;
  assign axi_r_data_count[2] = \<const0> ;
  assign axi_r_data_count[1] = \<const0> ;
  assign axi_r_data_count[0] = \<const0> ;
  assign axi_r_dbiterr = \<const0> ;
  assign axi_r_overflow = \<const0> ;
  assign axi_r_prog_empty = \<const1> ;
  assign axi_r_prog_full = \<const0> ;
  assign axi_r_rd_data_count[10] = \<const0> ;
  assign axi_r_rd_data_count[9] = \<const0> ;
  assign axi_r_rd_data_count[8] = \<const0> ;
  assign axi_r_rd_data_count[7] = \<const0> ;
  assign axi_r_rd_data_count[6] = \<const0> ;
  assign axi_r_rd_data_count[5] = \<const0> ;
  assign axi_r_rd_data_count[4] = \<const0> ;
  assign axi_r_rd_data_count[3] = \<const0> ;
  assign axi_r_rd_data_count[2] = \<const0> ;
  assign axi_r_rd_data_count[1] = \<const0> ;
  assign axi_r_rd_data_count[0] = \<const0> ;
  assign axi_r_sbiterr = \<const0> ;
  assign axi_r_underflow = \<const0> ;
  assign axi_r_wr_data_count[10] = \<const0> ;
  assign axi_r_wr_data_count[9] = \<const0> ;
  assign axi_r_wr_data_count[8] = \<const0> ;
  assign axi_r_wr_data_count[7] = \<const0> ;
  assign axi_r_wr_data_count[6] = \<const0> ;
  assign axi_r_wr_data_count[5] = \<const0> ;
  assign axi_r_wr_data_count[4] = \<const0> ;
  assign axi_r_wr_data_count[3] = \<const0> ;
  assign axi_r_wr_data_count[2] = \<const0> ;
  assign axi_r_wr_data_count[1] = \<const0> ;
  assign axi_r_wr_data_count[0] = \<const0> ;
  assign axi_w_data_count[10] = \<const0> ;
  assign axi_w_data_count[9] = \<const0> ;
  assign axi_w_data_count[8] = \<const0> ;
  assign axi_w_data_count[7] = \<const0> ;
  assign axi_w_data_count[6] = \<const0> ;
  assign axi_w_data_count[5] = \<const0> ;
  assign axi_w_data_count[4] = \<const0> ;
  assign axi_w_data_count[3] = \<const0> ;
  assign axi_w_data_count[2] = \<const0> ;
  assign axi_w_data_count[1] = \<const0> ;
  assign axi_w_data_count[0] = \<const0> ;
  assign axi_w_dbiterr = \<const0> ;
  assign axi_w_overflow = \<const0> ;
  assign axi_w_prog_empty = \<const1> ;
  assign axi_w_prog_full = \<const0> ;
  assign axi_w_rd_data_count[10] = \<const0> ;
  assign axi_w_rd_data_count[9] = \<const0> ;
  assign axi_w_rd_data_count[8] = \<const0> ;
  assign axi_w_rd_data_count[7] = \<const0> ;
  assign axi_w_rd_data_count[6] = \<const0> ;
  assign axi_w_rd_data_count[5] = \<const0> ;
  assign axi_w_rd_data_count[4] = \<const0> ;
  assign axi_w_rd_data_count[3] = \<const0> ;
  assign axi_w_rd_data_count[2] = \<const0> ;
  assign axi_w_rd_data_count[1] = \<const0> ;
  assign axi_w_rd_data_count[0] = \<const0> ;
  assign axi_w_sbiterr = \<const0> ;
  assign axi_w_underflow = \<const0> ;
  assign axi_w_wr_data_count[10] = \<const0> ;
  assign axi_w_wr_data_count[9] = \<const0> ;
  assign axi_w_wr_data_count[8] = \<const0> ;
  assign axi_w_wr_data_count[7] = \<const0> ;
  assign axi_w_wr_data_count[6] = \<const0> ;
  assign axi_w_wr_data_count[5] = \<const0> ;
  assign axi_w_wr_data_count[4] = \<const0> ;
  assign axi_w_wr_data_count[3] = \<const0> ;
  assign axi_w_wr_data_count[2] = \<const0> ;
  assign axi_w_wr_data_count[1] = \<const0> ;
  assign axi_w_wr_data_count[0] = \<const0> ;
  assign axis_data_count[10] = \<const0> ;
  assign axis_data_count[9] = \<const0> ;
  assign axis_data_count[8] = \<const0> ;
  assign axis_data_count[7] = \<const0> ;
  assign axis_data_count[6] = \<const0> ;
  assign axis_data_count[5] = \<const0> ;
  assign axis_data_count[4] = \<const0> ;
  assign axis_data_count[3] = \<const0> ;
  assign axis_data_count[2] = \<const0> ;
  assign axis_data_count[1] = \<const0> ;
  assign axis_data_count[0] = \<const0> ;
  assign axis_dbiterr = \<const0> ;
  assign axis_overflow = \<const0> ;
  assign axis_prog_empty = \<const1> ;
  assign axis_prog_full = \<const0> ;
  assign axis_rd_data_count[10] = \<const0> ;
  assign axis_rd_data_count[9] = \<const0> ;
  assign axis_rd_data_count[8] = \<const0> ;
  assign axis_rd_data_count[7] = \<const0> ;
  assign axis_rd_data_count[6] = \<const0> ;
  assign axis_rd_data_count[5] = \<const0> ;
  assign axis_rd_data_count[4] = \<const0> ;
  assign axis_rd_data_count[3] = \<const0> ;
  assign axis_rd_data_count[2] = \<const0> ;
  assign axis_rd_data_count[1] = \<const0> ;
  assign axis_rd_data_count[0] = \<const0> ;
  assign axis_sbiterr = \<const0> ;
  assign axis_underflow = \<const0> ;
  assign axis_wr_data_count[10] = \<const0> ;
  assign axis_wr_data_count[9] = \<const0> ;
  assign axis_wr_data_count[8] = \<const0> ;
  assign axis_wr_data_count[7] = \<const0> ;
  assign axis_wr_data_count[6] = \<const0> ;
  assign axis_wr_data_count[5] = \<const0> ;
  assign axis_wr_data_count[4] = \<const0> ;
  assign axis_wr_data_count[3] = \<const0> ;
  assign axis_wr_data_count[2] = \<const0> ;
  assign axis_wr_data_count[1] = \<const0> ;
  assign axis_wr_data_count[0] = \<const0> ;
  assign dbiterr = \<const0> ;
  assign m_axi_araddr[31] = \<const0> ;
  assign m_axi_araddr[30] = \<const0> ;
  assign m_axi_araddr[29] = \<const0> ;
  assign m_axi_araddr[28] = \<const0> ;
  assign m_axi_araddr[27] = \<const0> ;
  assign m_axi_araddr[26] = \<const0> ;
  assign m_axi_araddr[25] = \<const0> ;
  assign m_axi_araddr[24] = \<const0> ;
  assign m_axi_araddr[23] = \<const0> ;
  assign m_axi_araddr[22] = \<const0> ;
  assign m_axi_araddr[21] = \<const0> ;
  assign m_axi_araddr[20] = \<const0> ;
  assign m_axi_araddr[19] = \<const0> ;
  assign m_axi_araddr[18] = \<const0> ;
  assign m_axi_araddr[17] = \<const0> ;
  assign m_axi_araddr[16] = \<const0> ;
  assign m_axi_araddr[15] = \<const0> ;
  assign m_axi_araddr[14] = \<const0> ;
  assign m_axi_araddr[13] = \<const0> ;
  assign m_axi_araddr[12] = \<const0> ;
  assign m_axi_araddr[11] = \<const0> ;
  assign m_axi_araddr[10] = \<const0> ;
  assign m_axi_araddr[9] = \<const0> ;
  assign m_axi_araddr[8] = \<const0> ;
  assign m_axi_araddr[7] = \<const0> ;
  assign m_axi_araddr[6] = \<const0> ;
  assign m_axi_araddr[5] = \<const0> ;
  assign m_axi_araddr[4] = \<const0> ;
  assign m_axi_araddr[3] = \<const0> ;
  assign m_axi_araddr[2] = \<const0> ;
  assign m_axi_araddr[1] = \<const0> ;
  assign m_axi_araddr[0] = \<const0> ;
  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const0> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const0> ;
  assign m_axi_arcache[0] = \<const0> ;
  assign m_axi_arid[0] = \<const0> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3] = \<const0> ;
  assign m_axi_arlen[2] = \<const0> ;
  assign m_axi_arlen[1] = \<const0> ;
  assign m_axi_arlen[0] = \<const0> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const0> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_arvalid = \<const0> ;
  assign m_axi_awaddr[31] = \<const0> ;
  assign m_axi_awaddr[30] = \<const0> ;
  assign m_axi_awaddr[29] = \<const0> ;
  assign m_axi_awaddr[28] = \<const0> ;
  assign m_axi_awaddr[27] = \<const0> ;
  assign m_axi_awaddr[26] = \<const0> ;
  assign m_axi_awaddr[25] = \<const0> ;
  assign m_axi_awaddr[24] = \<const0> ;
  assign m_axi_awaddr[23] = \<const0> ;
  assign m_axi_awaddr[22] = \<const0> ;
  assign m_axi_awaddr[21] = \<const0> ;
  assign m_axi_awaddr[20] = \<const0> ;
  assign m_axi_awaddr[19] = \<const0> ;
  assign m_axi_awaddr[18] = \<const0> ;
  assign m_axi_awaddr[17] = \<const0> ;
  assign m_axi_awaddr[16] = \<const0> ;
  assign m_axi_awaddr[15] = \<const0> ;
  assign m_axi_awaddr[14] = \<const0> ;
  assign m_axi_awaddr[13] = \<const0> ;
  assign m_axi_awaddr[12] = \<const0> ;
  assign m_axi_awaddr[11] = \<const0> ;
  assign m_axi_awaddr[10] = \<const0> ;
  assign m_axi_awaddr[9] = \<const0> ;
  assign m_axi_awaddr[8] = \<const0> ;
  assign m_axi_awaddr[7] = \<const0> ;
  assign m_axi_awaddr[6] = \<const0> ;
  assign m_axi_awaddr[5] = \<const0> ;
  assign m_axi_awaddr[4] = \<const0> ;
  assign m_axi_awaddr[3] = \<const0> ;
  assign m_axi_awaddr[2] = \<const0> ;
  assign m_axi_awaddr[1] = \<const0> ;
  assign m_axi_awaddr[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \<const0> ;
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const0> ;
  assign m_axi_awcache[0] = \<const0> ;
  assign m_axi_awid[0] = \<const0> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3] = \<const0> ;
  assign m_axi_awlen[2] = \<const0> ;
  assign m_axi_awlen[1] = \<const0> ;
  assign m_axi_awlen[0] = \<const0> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \<const0> ;
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_awvalid = \<const0> ;
  assign m_axi_bready = \<const0> ;
  assign m_axi_rready = \<const0> ;
  assign m_axi_wdata[63] = \<const0> ;
  assign m_axi_wdata[62] = \<const0> ;
  assign m_axi_wdata[61] = \<const0> ;
  assign m_axi_wdata[60] = \<const0> ;
  assign m_axi_wdata[59] = \<const0> ;
  assign m_axi_wdata[58] = \<const0> ;
  assign m_axi_wdata[57] = \<const0> ;
  assign m_axi_wdata[56] = \<const0> ;
  assign m_axi_wdata[55] = \<const0> ;
  assign m_axi_wdata[54] = \<const0> ;
  assign m_axi_wdata[53] = \<const0> ;
  assign m_axi_wdata[52] = \<const0> ;
  assign m_axi_wdata[51] = \<const0> ;
  assign m_axi_wdata[50] = \<const0> ;
  assign m_axi_wdata[49] = \<const0> ;
  assign m_axi_wdata[48] = \<const0> ;
  assign m_axi_wdata[47] = \<const0> ;
  assign m_axi_wdata[46] = \<const0> ;
  assign m_axi_wdata[45] = \<const0> ;
  assign m_axi_wdata[44] = \<const0> ;
  assign m_axi_wdata[43] = \<const0> ;
  assign m_axi_wdata[42] = \<const0> ;
  assign m_axi_wdata[41] = \<const0> ;
  assign m_axi_wdata[40] = \<const0> ;
  assign m_axi_wdata[39] = \<const0> ;
  assign m_axi_wdata[38] = \<const0> ;
  assign m_axi_wdata[37] = \<const0> ;
  assign m_axi_wdata[36] = \<const0> ;
  assign m_axi_wdata[35] = \<const0> ;
  assign m_axi_wdata[34] = \<const0> ;
  assign m_axi_wdata[33] = \<const0> ;
  assign m_axi_wdata[32] = \<const0> ;
  assign m_axi_wdata[31] = \<const0> ;
  assign m_axi_wdata[30] = \<const0> ;
  assign m_axi_wdata[29] = \<const0> ;
  assign m_axi_wdata[28] = \<const0> ;
  assign m_axi_wdata[27] = \<const0> ;
  assign m_axi_wdata[26] = \<const0> ;
  assign m_axi_wdata[25] = \<const0> ;
  assign m_axi_wdata[24] = \<const0> ;
  assign m_axi_wdata[23] = \<const0> ;
  assign m_axi_wdata[22] = \<const0> ;
  assign m_axi_wdata[21] = \<const0> ;
  assign m_axi_wdata[20] = \<const0> ;
  assign m_axi_wdata[19] = \<const0> ;
  assign m_axi_wdata[18] = \<const0> ;
  assign m_axi_wdata[17] = \<const0> ;
  assign m_axi_wdata[16] = \<const0> ;
  assign m_axi_wdata[15] = \<const0> ;
  assign m_axi_wdata[14] = \<const0> ;
  assign m_axi_wdata[13] = \<const0> ;
  assign m_axi_wdata[12] = \<const0> ;
  assign m_axi_wdata[11] = \<const0> ;
  assign m_axi_wdata[10] = \<const0> ;
  assign m_axi_wdata[9] = \<const0> ;
  assign m_axi_wdata[8] = \<const0> ;
  assign m_axi_wdata[7] = \<const0> ;
  assign m_axi_wdata[6] = \<const0> ;
  assign m_axi_wdata[5] = \<const0> ;
  assign m_axi_wdata[4] = \<const0> ;
  assign m_axi_wdata[3] = \<const0> ;
  assign m_axi_wdata[2] = \<const0> ;
  assign m_axi_wdata[1] = \<const0> ;
  assign m_axi_wdata[0] = \<const0> ;
  assign m_axi_wid[0] = \<const0> ;
  assign m_axi_wlast = \<const0> ;
  assign m_axi_wstrb[7] = \<const0> ;
  assign m_axi_wstrb[6] = \<const0> ;
  assign m_axi_wstrb[5] = \<const0> ;
  assign m_axi_wstrb[4] = \<const0> ;
  assign m_axi_wstrb[3] = \<const0> ;
  assign m_axi_wstrb[2] = \<const0> ;
  assign m_axi_wstrb[1] = \<const0> ;
  assign m_axi_wstrb[0] = \<const0> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axi_wvalid = \<const0> ;
  assign m_axis_tdata[7] = \<const0> ;
  assign m_axis_tdata[6] = \<const0> ;
  assign m_axis_tdata[5] = \<const0> ;
  assign m_axis_tdata[4] = \<const0> ;
  assign m_axis_tdata[3] = \<const0> ;
  assign m_axis_tdata[2] = \<const0> ;
  assign m_axis_tdata[1] = \<const0> ;
  assign m_axis_tdata[0] = \<const0> ;
  assign m_axis_tdest[0] = \<const0> ;
  assign m_axis_tid[0] = \<const0> ;
  assign m_axis_tkeep[0] = \<const0> ;
  assign m_axis_tlast = \<const0> ;
  assign m_axis_tstrb[0] = \<const0> ;
  assign m_axis_tuser[3] = \<const0> ;
  assign m_axis_tuser[2] = \<const0> ;
  assign m_axis_tuser[1] = \<const0> ;
  assign m_axis_tuser[0] = \<const0> ;
  assign m_axis_tvalid = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[9] = \<const0> ;
  assign rd_data_count[8] = \<const0> ;
  assign rd_data_count[7] = \<const0> ;
  assign rd_data_count[6] = \<const0> ;
  assign rd_data_count[5] = \<const0> ;
  assign rd_data_count[4] = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = wr_rst_busy;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_buser[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_rdata[63] = \<const0> ;
  assign s_axi_rdata[62] = \<const0> ;
  assign s_axi_rdata[61] = \<const0> ;
  assign s_axi_rdata[60] = \<const0> ;
  assign s_axi_rdata[59] = \<const0> ;
  assign s_axi_rdata[58] = \<const0> ;
  assign s_axi_rdata[57] = \<const0> ;
  assign s_axi_rdata[56] = \<const0> ;
  assign s_axi_rdata[55] = \<const0> ;
  assign s_axi_rdata[54] = \<const0> ;
  assign s_axi_rdata[53] = \<const0> ;
  assign s_axi_rdata[52] = \<const0> ;
  assign s_axi_rdata[51] = \<const0> ;
  assign s_axi_rdata[50] = \<const0> ;
  assign s_axi_rdata[49] = \<const0> ;
  assign s_axi_rdata[48] = \<const0> ;
  assign s_axi_rdata[47] = \<const0> ;
  assign s_axi_rdata[46] = \<const0> ;
  assign s_axi_rdata[45] = \<const0> ;
  assign s_axi_rdata[44] = \<const0> ;
  assign s_axi_rdata[43] = \<const0> ;
  assign s_axi_rdata[42] = \<const0> ;
  assign s_axi_rdata[41] = \<const0> ;
  assign s_axi_rdata[40] = \<const0> ;
  assign s_axi_rdata[39] = \<const0> ;
  assign s_axi_rdata[38] = \<const0> ;
  assign s_axi_rdata[37] = \<const0> ;
  assign s_axi_rdata[36] = \<const0> ;
  assign s_axi_rdata[35] = \<const0> ;
  assign s_axi_rdata[34] = \<const0> ;
  assign s_axi_rdata[33] = \<const0> ;
  assign s_axi_rdata[32] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_ruser[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign s_axis_tready = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[9] = \<const0> ;
  assign wr_data_count[8] = \<const0> ;
  assign wr_data_count[7] = \<const0> ;
  assign wr_data_count[6] = \<const0> ;
  assign wr_data_count[5] = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  gig_eth_hsr_fifo_sync_36x512_fifo_generator_v13_2_3_synth inst_fifo_gen
       (.almost_full(almost_full),
        .clk(clk),
        .data_count(data_count),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_en(rd_en),
        .rst(rst),
        .valid(valid),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_3_synth" *) 
module gig_eth_hsr_fifo_sync_36x512_fifo_generator_v13_2_3_synth
   (data_count,
    valid,
    empty,
    full,
    almost_full,
    wr_rst_busy,
    dout,
    rd_en,
    rst,
    clk,
    din,
    wr_en);
  output [9:0]data_count;
  output valid;
  output empty;
  output full;
  output almost_full;
  output wr_rst_busy;
  output [35:0]dout;
  input rd_en;
  input rst;
  input clk;
  input [35:0]din;
  input wr_en;

  wire almost_full;
  wire clk;
  wire [9:0]data_count;
  wire [35:0]din;
  wire [35:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire rst;
  wire valid;
  wire wr_en;
  wire wr_rst_busy;

  gig_eth_hsr_fifo_sync_36x512_fifo_generator_top \gconvfifo.rf 
       (.DATA_COUNT(data_count),
        .almost_full(almost_full),
        .clk(clk),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_en(rd_en),
        .rst(rst),
        .valid(valid),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module gig_eth_hsr_fifo_sync_36x512_memory
   (dout,
    clk,
    tmp_ram_rd_en,
    E,
    SR,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    din,
    \goreg_bm.dout_i_reg[35]_0 );
  output [35:0]dout;
  input clk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input [0:0]SR;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input [35:0]din;
  input [0:0]\goreg_bm.dout_i_reg[35]_0 ;

  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [0:0]E;
  wire [0:0]SR;
  wire clk;
  wire [35:0]din;
  wire [35:0]dout;
  wire [35:0]doutb;
  wire [0:0]\goreg_bm.dout_i_reg[35]_0 ;
  wire tmp_ram_rd_en;

  gig_eth_hsr_fifo_sync_36x512_blk_mem_gen_v8_4_2 \gbm.gbmg.gbmga.ngecc.bmg 
       (.D(doutb),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .E(E),
        .SR(SR),
        .clk(clk),
        .din(din),
        .tmp_ram_rd_en(tmp_ram_rd_en));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[0] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[0]),
        .Q(dout[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[10] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[10]),
        .Q(dout[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[11] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[11]),
        .Q(dout[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[12] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[12]),
        .Q(dout[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[13] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[13]),
        .Q(dout[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[14] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[14]),
        .Q(dout[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[15] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[15]),
        .Q(dout[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[16] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[16]),
        .Q(dout[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[17] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[17]),
        .Q(dout[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[18] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[18]),
        .Q(dout[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[19] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[19]),
        .Q(dout[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[1] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[1]),
        .Q(dout[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[20] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[20]),
        .Q(dout[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[21] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[21]),
        .Q(dout[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[22] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[22]),
        .Q(dout[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[23] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[23]),
        .Q(dout[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[24] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[24]),
        .Q(dout[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[25] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[25]),
        .Q(dout[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[26] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[26]),
        .Q(dout[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[27] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[27]),
        .Q(dout[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[28] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[28]),
        .Q(dout[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[29] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[29]),
        .Q(dout[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[2] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[2]),
        .Q(dout[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[30] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[30]),
        .Q(dout[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[31] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[31]),
        .Q(dout[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[32] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[32]),
        .Q(dout[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[33] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[33]),
        .Q(dout[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[34] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[34]),
        .Q(dout[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[35] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[35]),
        .Q(dout[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[3] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[3]),
        .Q(dout[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[4] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[4]),
        .Q(dout[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[5] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[5]),
        .Q(dout[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[6] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[6]),
        .Q(dout[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[7] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[7]),
        .Q(dout[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[8] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[8]),
        .Q(dout[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[9] 
       (.C(clk),
        .CE(\goreg_bm.dout_i_reg[35]_0 ),
        .D(doutb[9]),
        .Q(dout[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module gig_eth_hsr_fifo_sync_36x512_rd_bin_cntr
   (\gc0.count_reg[8]_0 ,
    v1_reg,
    Q,
    v1_reg_2,
    v1_reg_0,
    v1_reg_1,
    \gc0.count_d1_reg[0]_0 ,
    \gc0.count_d1_reg[2]_0 ,
    \gc0.count_d1_reg[4]_0 ,
    \gc0.count_d1_reg[6]_0 ,
    \gmux.gm[3].gms.ms ,
    \gmux.gm[3].gms.ms_0 ,
    \gmux.gm[3].gms.ms_1 ,
    E,
    clk,
    AR);
  output [0:0]\gc0.count_reg[8]_0 ;
  output [3:0]v1_reg;
  output [8:0]Q;
  output [3:0]v1_reg_2;
  output [3:0]v1_reg_0;
  output [3:0]v1_reg_1;
  output \gc0.count_d1_reg[0]_0 ;
  output \gc0.count_d1_reg[2]_0 ;
  output \gc0.count_d1_reg[4]_0 ;
  output \gc0.count_d1_reg[6]_0 ;
  input [7:0]\gmux.gm[3].gms.ms ;
  input [7:0]\gmux.gm[3].gms.ms_0 ;
  input [7:0]\gmux.gm[3].gms.ms_1 ;
  input [0:0]E;
  input clk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire [8:0]Q;
  wire clk;
  wire \gc0.count[8]_i_2_n_0 ;
  wire \gc0.count_d1_reg[0]_0 ;
  wire \gc0.count_d1_reg[2]_0 ;
  wire \gc0.count_d1_reg[4]_0 ;
  wire \gc0.count_d1_reg[6]_0 ;
  wire [0:0]\gc0.count_reg[8]_0 ;
  wire [7:0]\gmux.gm[3].gms.ms ;
  wire [7:0]\gmux.gm[3].gms.ms_0 ;
  wire [7:0]\gmux.gm[3].gms.ms_1 ;
  wire [8:0]plusOp;
  wire [7:0]rd_pntr_plus1;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;
  wire [3:0]v1_reg_1;
  wire [3:0]v1_reg_2;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1 
       (.I0(rd_pntr_plus1[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1 
       (.I0(rd_pntr_plus1[0]),
        .I1(rd_pntr_plus1[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1 
       (.I0(rd_pntr_plus1[0]),
        .I1(rd_pntr_plus1[1]),
        .I2(rd_pntr_plus1[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1 
       (.I0(rd_pntr_plus1[1]),
        .I1(rd_pntr_plus1[0]),
        .I2(rd_pntr_plus1[2]),
        .I3(rd_pntr_plus1[3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[4]_i_1 
       (.I0(rd_pntr_plus1[2]),
        .I1(rd_pntr_plus1[0]),
        .I2(rd_pntr_plus1[1]),
        .I3(rd_pntr_plus1[3]),
        .I4(rd_pntr_plus1[4]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gc0.count[5]_i_1 
       (.I0(rd_pntr_plus1[3]),
        .I1(rd_pntr_plus1[1]),
        .I2(rd_pntr_plus1[0]),
        .I3(rd_pntr_plus1[2]),
        .I4(rd_pntr_plus1[4]),
        .I5(rd_pntr_plus1[5]),
        .O(plusOp[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[6]_i_1 
       (.I0(\gc0.count[8]_i_2_n_0 ),
        .I1(rd_pntr_plus1[6]),
        .O(plusOp[6]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[7]_i_1 
       (.I0(\gc0.count[8]_i_2_n_0 ),
        .I1(rd_pntr_plus1[6]),
        .I2(rd_pntr_plus1[7]),
        .O(plusOp[7]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[8]_i_1 
       (.I0(rd_pntr_plus1[6]),
        .I1(\gc0.count[8]_i_2_n_0 ),
        .I2(rd_pntr_plus1[7]),
        .I3(\gc0.count_reg[8]_0 ),
        .O(plusOp[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gc0.count[8]_i_2 
       (.I0(rd_pntr_plus1[5]),
        .I1(rd_pntr_plus1[3]),
        .I2(rd_pntr_plus1[1]),
        .I3(rd_pntr_plus1[0]),
        .I4(rd_pntr_plus1[2]),
        .I5(rd_pntr_plus1[4]),
        .O(\gc0.count[8]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(rd_pntr_plus1[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(rd_pntr_plus1[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(rd_pntr_plus1[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(rd_pntr_plus1[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(rd_pntr_plus1[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(rd_pntr_plus1[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(rd_pntr_plus1[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(rd_pntr_plus1[7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[8] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(\gc0.count_reg[8]_0 ),
        .Q(Q[8]));
  FDPE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(clk),
        .CE(E),
        .D(plusOp[0]),
        .PRE(AR),
        .Q(rd_pntr_plus1[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[1]),
        .Q(rd_pntr_plus1[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[2]),
        .Q(rd_pntr_plus1[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[3]),
        .Q(rd_pntr_plus1[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[4]),
        .Q(rd_pntr_plus1[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[5]),
        .Q(rd_pntr_plus1[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[6]),
        .Q(rd_pntr_plus1[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[7]),
        .Q(rd_pntr_plus1[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[8] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[8]),
        .Q(\gc0.count_reg[8]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1 
       (.I0(Q[0]),
        .I1(\gmux.gm[3].gms.ms [0]),
        .I2(Q[1]),
        .I3(\gmux.gm[3].gms.ms [1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__0 
       (.I0(rd_pntr_plus1[0]),
        .I1(\gmux.gm[3].gms.ms [0]),
        .I2(rd_pntr_plus1[1]),
        .I3(\gmux.gm[3].gms.ms [1]),
        .O(v1_reg_2[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__1 
       (.I0(Q[0]),
        .I1(\gmux.gm[3].gms.ms_0 [0]),
        .I2(Q[1]),
        .I3(\gmux.gm[3].gms.ms_0 [1]),
        .O(v1_reg_0[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__2 
       (.I0(Q[0]),
        .I1(\gmux.gm[3].gms.ms_1 [0]),
        .I2(Q[1]),
        .I3(\gmux.gm[3].gms.ms_1 [1]),
        .O(v1_reg_1[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__3 
       (.I0(Q[0]),
        .I1(\gmux.gm[3].gms.ms [0]),
        .I2(Q[1]),
        .I3(\gmux.gm[3].gms.ms [1]),
        .O(\gc0.count_d1_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1 
       (.I0(Q[2]),
        .I1(\gmux.gm[3].gms.ms [2]),
        .I2(Q[3]),
        .I3(\gmux.gm[3].gms.ms [3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__0 
       (.I0(rd_pntr_plus1[2]),
        .I1(\gmux.gm[3].gms.ms [2]),
        .I2(rd_pntr_plus1[3]),
        .I3(\gmux.gm[3].gms.ms [3]),
        .O(v1_reg_2[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__1 
       (.I0(Q[2]),
        .I1(\gmux.gm[3].gms.ms_0 [2]),
        .I2(Q[3]),
        .I3(\gmux.gm[3].gms.ms_0 [3]),
        .O(v1_reg_0[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__2 
       (.I0(Q[2]),
        .I1(\gmux.gm[3].gms.ms_1 [2]),
        .I2(Q[3]),
        .I3(\gmux.gm[3].gms.ms_1 [3]),
        .O(v1_reg_1[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__3 
       (.I0(Q[2]),
        .I1(\gmux.gm[3].gms.ms [2]),
        .I2(Q[3]),
        .I3(\gmux.gm[3].gms.ms [3]),
        .O(\gc0.count_d1_reg[2]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1 
       (.I0(Q[4]),
        .I1(\gmux.gm[3].gms.ms [4]),
        .I2(Q[5]),
        .I3(\gmux.gm[3].gms.ms [5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__0 
       (.I0(rd_pntr_plus1[4]),
        .I1(\gmux.gm[3].gms.ms [4]),
        .I2(rd_pntr_plus1[5]),
        .I3(\gmux.gm[3].gms.ms [5]),
        .O(v1_reg_2[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__1 
       (.I0(Q[4]),
        .I1(\gmux.gm[3].gms.ms_0 [4]),
        .I2(Q[5]),
        .I3(\gmux.gm[3].gms.ms_0 [5]),
        .O(v1_reg_0[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__2 
       (.I0(Q[4]),
        .I1(\gmux.gm[3].gms.ms_1 [4]),
        .I2(Q[5]),
        .I3(\gmux.gm[3].gms.ms_1 [5]),
        .O(v1_reg_1[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__3 
       (.I0(Q[4]),
        .I1(\gmux.gm[3].gms.ms [4]),
        .I2(Q[5]),
        .I3(\gmux.gm[3].gms.ms [5]),
        .O(\gc0.count_d1_reg[4]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1 
       (.I0(Q[6]),
        .I1(\gmux.gm[3].gms.ms [6]),
        .I2(Q[7]),
        .I3(\gmux.gm[3].gms.ms [7]),
        .O(v1_reg[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__0 
       (.I0(rd_pntr_plus1[6]),
        .I1(\gmux.gm[3].gms.ms [6]),
        .I2(rd_pntr_plus1[7]),
        .I3(\gmux.gm[3].gms.ms [7]),
        .O(v1_reg_2[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__1 
       (.I0(Q[6]),
        .I1(\gmux.gm[3].gms.ms_0 [6]),
        .I2(Q[7]),
        .I3(\gmux.gm[3].gms.ms_0 [7]),
        .O(v1_reg_0[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__2 
       (.I0(Q[6]),
        .I1(\gmux.gm[3].gms.ms_1 [6]),
        .I2(Q[7]),
        .I3(\gmux.gm[3].gms.ms_1 [7]),
        .O(v1_reg_1[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__3 
       (.I0(Q[6]),
        .I1(\gmux.gm[3].gms.ms [6]),
        .I2(Q[7]),
        .I3(\gmux.gm[3].gms.ms [7]),
        .O(\gc0.count_d1_reg[6]_0 ));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module gig_eth_hsr_fifo_sync_36x512_rd_fwft
   (empty,
    valid,
    tmp_ram_rd_en,
    E,
    ram_empty_fb_i_reg,
    clk,
    AR,
    out,
    rd_en);
  output empty;
  output valid;
  output tmp_ram_rd_en;
  output [0:0]E;
  output [0:0]ram_empty_fb_i_reg;
  input clk;
  input [0:0]AR;
  input out;
  input rd_en;

  wire [0:0]AR;
  wire [0:0]E;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i0;
  wire clk;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i0;
  wire [1:0]next_fwft_state;
  wire out;
  wire [0:0]ram_empty_fb_i_reg;
  wire rd_en;
  wire tmp_ram_rd_en;
  (* DONT_TOUCH *) wire user_valid;

  assign empty = empty_fwft_i;
  assign valid = user_valid;
  LUT5 #(
    .INIT(32'hFFFF4555)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1 
       (.I0(out),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .I4(AR),
        .O(tmp_ram_rd_en));
  LUT5 #(
    .INIT(32'hFFCB8000)) 
    aempty_fwft_fb_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(out),
        .I4(aempty_fwft_fb_i),
        .O(aempty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(AR),
        .Q(aempty_fwft_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(AR),
        .Q(aempty_fwft_i));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_i),
        .O(empty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(AR),
        .Q(empty_fwft_fb_i));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_o_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_o_i),
        .O(empty_fwft_fb_o_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i0),
        .PRE(AR),
        .Q(empty_fwft_fb_o_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(AR),
        .Q(empty_fwft_i));
  LUT4 #(
    .INIT(16'h4555)) 
    \gc0.count_d1[8]_i_1 
       (.I0(out),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .O(ram_empty_fb_i_reg));
  LUT3 #(
    .INIT(8'hA2)) 
    \goreg_bm.dout_i[35]_i_2 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(rd_en),
        .O(E));
  LUT3 #(
    .INIT(8'hBA)) 
    \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state[0]));
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .I3(out),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(next_fwft_state[0]),
        .Q(user_valid));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module gig_eth_hsr_fifo_sync_36x512_rd_logic
   (empty,
    valid,
    Q,
    tmp_ram_rd_en,
    p_8_out,
    \gc0.count_reg[8] ,
    v1_reg,
    \gc0.count_d1_reg[8] ,
    E,
    v1_reg_0,
    v1_reg_1,
    ram_empty_i_reg,
    ram_empty_i_reg_0,
    clk,
    AR,
    rd_en,
    out,
    wr_en,
    \gmux.gm[3].gms.ms ,
    \gmux.gm[3].gms.ms_0 ,
    \gmux.gm[3].gms.ms_1 ,
    \count_reg[9] );
  output empty;
  output valid;
  output [9:0]Q;
  output tmp_ram_rd_en;
  output p_8_out;
  output [0:0]\gc0.count_reg[8] ;
  output [3:0]v1_reg;
  output [8:0]\gc0.count_d1_reg[8] ;
  output [0:0]E;
  output [3:0]v1_reg_0;
  output [3:0]v1_reg_1;
  input ram_empty_i_reg;
  input [0:0]ram_empty_i_reg_0;
  input clk;
  input [0:0]AR;
  input rd_en;
  input out;
  input wr_en;
  input [7:0]\gmux.gm[3].gms.ms ;
  input [7:0]\gmux.gm[3].gms.ms_0 ;
  input [7:0]\gmux.gm[3].gms.ms_1 ;
  input [0:0]\count_reg[9] ;

  wire [0:0]AR;
  wire [0:0]E;
  wire [9:0]Q;
  wire [3:0]\c2/v1_reg ;
  wire clk;
  wire [0:0]\count_reg[9] ;
  wire empty;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [0:0]\gc0.count_reg[8] ;
  wire [7:0]\gmux.gm[3].gms.ms ;
  wire [7:0]\gmux.gm[3].gms.ms_0 ;
  wire [7:0]\gmux.gm[3].gms.ms_1 ;
  wire out;
  wire p_2_out;
  wire p_8_out;
  wire ram_empty_i_reg;
  wire [0:0]ram_empty_i_reg_0;
  wire rd_en;
  wire rpntr_n_26;
  wire rpntr_n_27;
  wire rpntr_n_28;
  wire rpntr_n_29;
  wire tmp_ram_rd_en;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;
  wire [3:0]v1_reg_1;
  wire valid;
  wire wr_en;

  gig_eth_hsr_fifo_sync_36x512_dc_ss_fwft \gr1.gdcf.dc 
       (.AR(AR),
        .Q(Q),
        .clk(clk),
        .\count_reg[9] (\count_reg[9] ),
        .rd_en(rd_en),
        .valid(valid));
  gig_eth_hsr_fifo_sync_36x512_rd_fwft \gr1.gr1_int.rfwft 
       (.AR(AR),
        .E(E),
        .clk(clk),
        .empty(empty),
        .out(p_2_out),
        .ram_empty_fb_i_reg(p_8_out),
        .rd_en(rd_en),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .valid(valid));
  gig_eth_hsr_fifo_sync_36x512_rd_status_flags_ss \grss.rsts 
       (.AR(AR),
        .E(p_8_out),
        .clk(clk),
        .\gmux.gm[1].gms.ms (rpntr_n_26),
        .\gmux.gm[2].gms.ms (rpntr_n_27),
        .\gmux.gm[3].gms.ms (rpntr_n_28),
        .\gmux.gm[4].gms.ms (rpntr_n_29),
        .out(p_2_out),
        .ram_empty_i_reg_0(ram_empty_i_reg),
        .ram_empty_i_reg_1(ram_empty_i_reg_0),
        .ram_empty_i_reg_2(out),
        .v1_reg(\c2/v1_reg ),
        .wr_en(wr_en));
  gig_eth_hsr_fifo_sync_36x512_rd_bin_cntr rpntr
       (.AR(AR),
        .E(p_8_out),
        .Q(\gc0.count_d1_reg[8] ),
        .clk(clk),
        .\gc0.count_d1_reg[0]_0 (rpntr_n_26),
        .\gc0.count_d1_reg[2]_0 (rpntr_n_27),
        .\gc0.count_d1_reg[4]_0 (rpntr_n_28),
        .\gc0.count_d1_reg[6]_0 (rpntr_n_29),
        .\gc0.count_reg[8]_0 (\gc0.count_reg[8] ),
        .\gmux.gm[3].gms.ms (\gmux.gm[3].gms.ms ),
        .\gmux.gm[3].gms.ms_0 (\gmux.gm[3].gms.ms_0 ),
        .\gmux.gm[3].gms.ms_1 (\gmux.gm[3].gms.ms_1 ),
        .v1_reg(v1_reg),
        .v1_reg_0(v1_reg_0),
        .v1_reg_1(v1_reg_1),
        .v1_reg_2(\c2/v1_reg ));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module gig_eth_hsr_fifo_sync_36x512_rd_status_flags_ss
   (out,
    \gmux.gm[1].gms.ms ,
    \gmux.gm[2].gms.ms ,
    \gmux.gm[3].gms.ms ,
    \gmux.gm[4].gms.ms ,
    ram_empty_i_reg_0,
    v1_reg,
    ram_empty_i_reg_1,
    clk,
    AR,
    E,
    ram_empty_i_reg_2,
    wr_en);
  output out;
  input \gmux.gm[1].gms.ms ;
  input \gmux.gm[2].gms.ms ;
  input \gmux.gm[3].gms.ms ;
  input \gmux.gm[4].gms.ms ;
  input ram_empty_i_reg_0;
  input [3:0]v1_reg;
  input [0:0]ram_empty_i_reg_1;
  input clk;
  input [0:0]AR;
  input [0:0]E;
  input ram_empty_i_reg_2;
  input wr_en;

  wire [0:0]AR;
  wire [0:0]E;
  wire c2_n_0;
  wire clk;
  wire comp0;
  wire \gmux.gm[1].gms.ms ;
  wire \gmux.gm[2].gms.ms ;
  wire \gmux.gm[3].gms.ms ;
  wire \gmux.gm[4].gms.ms ;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire ram_empty_i_reg_0;
  wire [0:0]ram_empty_i_reg_1;
  wire ram_empty_i_reg_2;
  wire [3:0]v1_reg;
  wire wr_en;

  assign out = ram_empty_fb_i;
  gig_eth_hsr_fifo_sync_36x512_compare_2 c1
       (.comp0(comp0),
        .\gmux.gm[1].gms.ms_0 (\gmux.gm[1].gms.ms ),
        .\gmux.gm[2].gms.ms_0 (\gmux.gm[2].gms.ms ),
        .\gmux.gm[3].gms.ms_0 (\gmux.gm[3].gms.ms ),
        .\gmux.gm[4].gms.ms_0 (\gmux.gm[4].gms.ms ),
        .ram_empty_i_reg(ram_empty_i_reg_0));
  gig_eth_hsr_fifo_sync_36x512_compare_3 c2
       (.E(E),
        .comp0(comp0),
        .out(ram_empty_fb_i),
        .ram_empty_i_reg(ram_empty_i_reg_1),
        .ram_empty_i_reg_0(ram_empty_i_reg_2),
        .ram_full_fb_i_reg(c2_n_0),
        .v1_reg(v1_reg),
        .wr_en(wr_en));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(c2_n_0),
        .PRE(AR),
        .Q(ram_empty_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(c2_n_0),
        .PRE(AR),
        .Q(ram_empty_i));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module gig_eth_hsr_fifo_sync_36x512_reset_blk_ramfifo
   (out,
    \grstd1.grst_full.grst_f.rst_d3_reg_0 ,
    wr_rst_busy,
    SR,
    rst,
    clk);
  output out;
  output \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  output wr_rst_busy;
  output [0:0]SR;
  input rst;
  input clk;

  wire [0:0]SR;
  wire clk;
  wire \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3] ;
  wire [3:1]p_0_in;
  wire p_2_out;
  wire rst;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;
  wire wr_rst_busy;

  assign \grstd1.grst_full.grst_f.rst_d3_reg_0  = rst_d3;
  assign out = rst_d2;
  LUT3 #(
    .INIT(8'hFE)) 
    \goreg_bm.dout_i[35]_i_1 
       (.I0(p_0_in[2]),
        .I1(p_0_in[1]),
        .I2(rst_wr_reg2),
        .O(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(clk),
        .CE(1'b1),
        .D(wr_rst_busy),
        .PRE(rst_wr_reg2),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(clk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(rst_wr_reg2),
        .Q(rst_d2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \grstd1.grst_full.grst_f.rst_d3_i_1 
       (.I0(rst_d2),
        .I1(rst_wr_reg2),
        .I2(p_0_in[1]),
        .I3(p_0_in[2]),
        .O(p_2_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(clk),
        .CE(1'b1),
        .D(p_2_out),
        .PRE(rst_wr_reg2),
        .Q(rst_d3));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(rst_wr_reg2),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(p_0_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3] ),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* INV_DEF_VAL = "1'b1" *) 
  (* RST_ACTIVE_HIGH = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  gig_eth_hsr_fifo_sync_36x512_xpm_cdc_async_rst \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst 
       (.dest_arst(rst_wr_reg2),
        .dest_clk(clk),
        .src_arst(rst));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    rd_rst_busy_INST_0
       (.I0(p_0_in[3]),
        .I1(\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3] ),
        .I2(p_0_in[1]),
        .I3(p_0_in[2]),
        .I4(rst_wr_reg2),
        .O(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "updn_cntr" *) 
module gig_eth_hsr_fifo_sync_36x512_updn_cntr
   (Q,
    valid,
    rd_en,
    \count_reg[9]_0 ,
    clk,
    AR);
  output [9:0]Q;
  input valid;
  input rd_en;
  input [0:0]\count_reg[9]_0 ;
  input clk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [9:0]Q;
  wire clk;
  wire \count[0]_i_1_n_0 ;
  wire \count[4]_i_2_n_0 ;
  wire \count[4]_i_3_n_0 ;
  wire \count[4]_i_4_n_0 ;
  wire \count[4]_i_5_n_0 ;
  wire \count[4]_i_6_n_0 ;
  wire \count[8]_i_2_n_0 ;
  wire \count[8]_i_3_n_0 ;
  wire \count[8]_i_4_n_0 ;
  wire \count[8]_i_5_n_0 ;
  wire \count[9]_i_3_n_0 ;
  wire \count_reg[4]_i_1_n_0 ;
  wire \count_reg[4]_i_1_n_1 ;
  wire \count_reg[4]_i_1_n_2 ;
  wire \count_reg[4]_i_1_n_3 ;
  wire \count_reg[4]_i_1_n_4 ;
  wire \count_reg[4]_i_1_n_5 ;
  wire \count_reg[4]_i_1_n_6 ;
  wire \count_reg[4]_i_1_n_7 ;
  wire \count_reg[8]_i_1_n_0 ;
  wire \count_reg[8]_i_1_n_1 ;
  wire \count_reg[8]_i_1_n_2 ;
  wire \count_reg[8]_i_1_n_3 ;
  wire \count_reg[8]_i_1_n_4 ;
  wire \count_reg[8]_i_1_n_5 ;
  wire \count_reg[8]_i_1_n_6 ;
  wire \count_reg[8]_i_1_n_7 ;
  wire [0:0]\count_reg[9]_0 ;
  wire \count_reg[9]_i_2_n_7 ;
  wire rd_en;
  wire valid;
  wire [3:0]\NLW_count_reg[9]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_count_reg[9]_i_2_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count[0]_i_1 
       (.I0(Q[0]),
        .O(\count[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count[4]_i_2 
       (.I0(Q[1]),
        .O(\count[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \count[4]_i_3 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(\count[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \count[4]_i_4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\count[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \count[4]_i_5 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\count[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \count[4]_i_6 
       (.I0(Q[1]),
        .I1(valid),
        .I2(rd_en),
        .O(\count[4]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \count[8]_i_2 
       (.I0(Q[7]),
        .I1(Q[8]),
        .O(\count[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \count[8]_i_3 
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(\count[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \count[8]_i_4 
       (.I0(Q[5]),
        .I1(Q[6]),
        .O(\count[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \count[8]_i_5 
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\count[8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \count[9]_i_3 
       (.I0(Q[8]),
        .I1(Q[9]),
        .O(\count[9]_i_3_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(clk),
        .CE(\count_reg[9]_0 ),
        .CLR(AR),
        .D(\count[0]_i_1_n_0 ),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(clk),
        .CE(\count_reg[9]_0 ),
        .CLR(AR),
        .D(\count_reg[4]_i_1_n_7 ),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(clk),
        .CE(\count_reg[9]_0 ),
        .CLR(AR),
        .D(\count_reg[4]_i_1_n_6 ),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(clk),
        .CE(\count_reg[9]_0 ),
        .CLR(AR),
        .D(\count_reg[4]_i_1_n_5 ),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(clk),
        .CE(\count_reg[9]_0 ),
        .CLR(AR),
        .D(\count_reg[4]_i_1_n_4 ),
        .Q(Q[4]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \count_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\count_reg[4]_i_1_n_0 ,\count_reg[4]_i_1_n_1 ,\count_reg[4]_i_1_n_2 ,\count_reg[4]_i_1_n_3 }),
        .CYINIT(Q[0]),
        .DI({Q[3:1],\count[4]_i_2_n_0 }),
        .O({\count_reg[4]_i_1_n_4 ,\count_reg[4]_i_1_n_5 ,\count_reg[4]_i_1_n_6 ,\count_reg[4]_i_1_n_7 }),
        .S({\count[4]_i_3_n_0 ,\count[4]_i_4_n_0 ,\count[4]_i_5_n_0 ,\count[4]_i_6_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[5] 
       (.C(clk),
        .CE(\count_reg[9]_0 ),
        .CLR(AR),
        .D(\count_reg[8]_i_1_n_7 ),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[6] 
       (.C(clk),
        .CE(\count_reg[9]_0 ),
        .CLR(AR),
        .D(\count_reg[8]_i_1_n_6 ),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[7] 
       (.C(clk),
        .CE(\count_reg[9]_0 ),
        .CLR(AR),
        .D(\count_reg[8]_i_1_n_5 ),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[8] 
       (.C(clk),
        .CE(\count_reg[9]_0 ),
        .CLR(AR),
        .D(\count_reg[8]_i_1_n_4 ),
        .Q(Q[8]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \count_reg[8]_i_1 
       (.CI(\count_reg[4]_i_1_n_0 ),
        .CO({\count_reg[8]_i_1_n_0 ,\count_reg[8]_i_1_n_1 ,\count_reg[8]_i_1_n_2 ,\count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O({\count_reg[8]_i_1_n_4 ,\count_reg[8]_i_1_n_5 ,\count_reg[8]_i_1_n_6 ,\count_reg[8]_i_1_n_7 }),
        .S({\count[8]_i_2_n_0 ,\count[8]_i_3_n_0 ,\count[8]_i_4_n_0 ,\count[8]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[9] 
       (.C(clk),
        .CE(\count_reg[9]_0 ),
        .CLR(AR),
        .D(\count_reg[9]_i_2_n_7 ),
        .Q(Q[9]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \count_reg[9]_i_2 
       (.CI(\count_reg[8]_i_1_n_0 ),
        .CO(\NLW_count_reg[9]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_count_reg[9]_i_2_O_UNCONNECTED [3:1],\count_reg[9]_i_2_n_7 }),
        .S({1'b0,1'b0,1'b0,\count[9]_i_3_n_0 }));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module gig_eth_hsr_fifo_sync_36x512_wr_bin_cntr
   (Q,
    v1_reg,
    \gcc0.gc1.gsym.count_d2_reg[8]_0 ,
    \gcc0.gc1.gsym.count_d2_reg[8]_1 ,
    v1_reg_0,
    v1_reg_1,
    \gcc0.gc1.gsym.count_d2_reg[8]_2 ,
    \gcc0.gc1.gsym.count_d1_reg[7]_0 ,
    \gmux.gm[4].gms.ms ,
    \gmux.gm[4].gms.ms_0 ,
    E,
    clk,
    AR);
  output [7:0]Q;
  output [0:0]v1_reg;
  output [8:0]\gcc0.gc1.gsym.count_d2_reg[8]_0 ;
  output [0:0]\gcc0.gc1.gsym.count_d2_reg[8]_1 ;
  output [0:0]v1_reg_0;
  output [0:0]v1_reg_1;
  output \gcc0.gc1.gsym.count_d2_reg[8]_2 ;
  output [7:0]\gcc0.gc1.gsym.count_d1_reg[7]_0 ;
  input [0:0]\gmux.gm[4].gms.ms ;
  input [0:0]\gmux.gm[4].gms.ms_0 ;
  input [0:0]E;
  input clk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire [7:0]Q;
  wire clk;
  wire \gcc0.gc1.gsym.count[8]_i_2_n_0 ;
  wire [7:0]\gcc0.gc1.gsym.count_d1_reg[7]_0 ;
  wire [8:0]\gcc0.gc1.gsym.count_d2_reg[8]_0 ;
  wire [0:0]\gcc0.gc1.gsym.count_d2_reg[8]_1 ;
  wire \gcc0.gc1.gsym.count_d2_reg[8]_2 ;
  wire [0:0]\gmux.gm[4].gms.ms ;
  wire [0:0]\gmux.gm[4].gms.ms_0 ;
  wire [8:8]p_13_out;
  wire [8:0]plusOp__0;
  wire [0:0]v1_reg;
  wire [0:0]v1_reg_0;
  wire [0:0]v1_reg_1;
  wire [8:8]wr_pntr_plus2;

  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc1.gsym.count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp__0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc1.gsym.count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc1.gsym.count[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gcc0.gc1.gsym.count[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gcc0.gc1.gsym.count[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(plusOp__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gcc0.gc1.gsym.count[5]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(plusOp__0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc1.gsym.count[6]_i_1 
       (.I0(\gcc0.gc1.gsym.count[8]_i_2_n_0 ),
        .I1(Q[6]),
        .O(plusOp__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc1.gsym.count[7]_i_1 
       (.I0(\gcc0.gc1.gsym.count[8]_i_2_n_0 ),
        .I1(Q[6]),
        .I2(Q[7]),
        .O(plusOp__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gcc0.gc1.gsym.count[8]_i_1 
       (.I0(Q[6]),
        .I1(\gcc0.gc1.gsym.count[8]_i_2_n_0 ),
        .I2(Q[7]),
        .I3(wr_pntr_plus2),
        .O(plusOp__0[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gcc0.gc1.gsym.count[8]_i_2 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\gcc0.gc1.gsym.count[8]_i_2_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \gcc0.gc1.gsym.count_d1_reg[0] 
       (.C(clk),
        .CE(E),
        .D(Q[0]),
        .PRE(AR),
        .Q(\gcc0.gc1.gsym.count_d1_reg[7]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_d1_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(Q[1]),
        .Q(\gcc0.gc1.gsym.count_d1_reg[7]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_d1_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(Q[2]),
        .Q(\gcc0.gc1.gsym.count_d1_reg[7]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_d1_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(Q[3]),
        .Q(\gcc0.gc1.gsym.count_d1_reg[7]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_d1_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(Q[4]),
        .Q(\gcc0.gc1.gsym.count_d1_reg[7]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_d1_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(Q[5]),
        .Q(\gcc0.gc1.gsym.count_d1_reg[7]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_d1_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(Q[6]),
        .Q(\gcc0.gc1.gsym.count_d1_reg[7]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_d1_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(Q[7]),
        .Q(\gcc0.gc1.gsym.count_d1_reg[7]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_d1_reg[8] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2),
        .Q(p_13_out));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_d2_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(\gcc0.gc1.gsym.count_d1_reg[7]_0 [0]),
        .Q(\gcc0.gc1.gsym.count_d2_reg[8]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_d2_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(\gcc0.gc1.gsym.count_d1_reg[7]_0 [1]),
        .Q(\gcc0.gc1.gsym.count_d2_reg[8]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_d2_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(\gcc0.gc1.gsym.count_d1_reg[7]_0 [2]),
        .Q(\gcc0.gc1.gsym.count_d2_reg[8]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_d2_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(\gcc0.gc1.gsym.count_d1_reg[7]_0 [3]),
        .Q(\gcc0.gc1.gsym.count_d2_reg[8]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_d2_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(\gcc0.gc1.gsym.count_d1_reg[7]_0 [4]),
        .Q(\gcc0.gc1.gsym.count_d2_reg[8]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_d2_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(\gcc0.gc1.gsym.count_d1_reg[7]_0 [5]),
        .Q(\gcc0.gc1.gsym.count_d2_reg[8]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_d2_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(\gcc0.gc1.gsym.count_d1_reg[7]_0 [6]),
        .Q(\gcc0.gc1.gsym.count_d2_reg[8]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_d2_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(\gcc0.gc1.gsym.count_d1_reg[7]_0 [7]),
        .Q(\gcc0.gc1.gsym.count_d2_reg[8]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_d2_reg[8] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out),
        .Q(\gcc0.gc1.gsym.count_d2_reg[8]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[0]),
        .Q(Q[0]));
  FDPE #(
    .INIT(1'b1)) 
    \gcc0.gc1.gsym.count_reg[1] 
       (.C(clk),
        .CE(E),
        .D(plusOp__0[1]),
        .PRE(AR),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc1.gsym.count_reg[8] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[8]),
        .Q(wr_pntr_plus2));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1 
       (.I0(\gcc0.gc1.gsym.count_d2_reg[8]_0 [8]),
        .I1(\gmux.gm[4].gms.ms ),
        .O(v1_reg));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__0 
       (.I0(\gcc0.gc1.gsym.count_d2_reg[8]_0 [8]),
        .I1(\gmux.gm[4].gms.ms_0 ),
        .O(\gcc0.gc1.gsym.count_d2_reg[8]_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__1 
       (.I0(p_13_out),
        .I1(\gmux.gm[4].gms.ms ),
        .O(v1_reg_0));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__2 
       (.I0(wr_pntr_plus2),
        .I1(\gmux.gm[4].gms.ms ),
        .O(v1_reg_1));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__3 
       (.I0(\gcc0.gc1.gsym.count_d2_reg[8]_0 [8]),
        .I1(\gmux.gm[4].gms.ms ),
        .O(\gcc0.gc1.gsym.count_d2_reg[8]_2 ));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module gig_eth_hsr_fifo_sync_36x512_wr_logic
   (out,
    full,
    almost_full,
    ram_full_fb_i_reg,
    E,
    Q,
    \gcc0.gc1.gsym.count_d2_reg[8] ,
    \gcc0.gc1.gsym.count_d2_reg[8]_0 ,
    \gcc0.gc1.gsym.count_d1_reg[7] ,
    \gcc0.gc1.gsym.count_d2_reg[8]_1 ,
    \gmux.gm[4].gms.ms ,
    \gmux.gm[4].gms.ms_0 ,
    \gmux.gm[4].gms.ms_1 ,
    clk,
    \gaf.gaf0.ram_afull_i_reg ,
    wr_en,
    valid,
    rd_en,
    p_8_out,
    \gaf.gaf0.ram_afull_i_reg_0 ,
    \gmux.gm[4].gms.ms_2 ,
    \gmux.gm[4].gms.ms_3 ,
    AR);
  output out;
  output full;
  output almost_full;
  output [0:0]ram_full_fb_i_reg;
  output [0:0]E;
  output [7:0]Q;
  output [8:0]\gcc0.gc1.gsym.count_d2_reg[8] ;
  output [0:0]\gcc0.gc1.gsym.count_d2_reg[8]_0 ;
  output [7:0]\gcc0.gc1.gsym.count_d1_reg[7] ;
  output \gcc0.gc1.gsym.count_d2_reg[8]_1 ;
  input [3:0]\gmux.gm[4].gms.ms ;
  input [3:0]\gmux.gm[4].gms.ms_0 ;
  input [3:0]\gmux.gm[4].gms.ms_1 ;
  input clk;
  input \gaf.gaf0.ram_afull_i_reg ;
  input wr_en;
  input valid;
  input rd_en;
  input p_8_out;
  input \gaf.gaf0.ram_afull_i_reg_0 ;
  input [0:0]\gmux.gm[4].gms.ms_2 ;
  input [0:0]\gmux.gm[4].gms.ms_3 ;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire [7:0]Q;
  wire almost_full;
  wire [4:4]\c0/v1_reg ;
  wire [4:4]\c1/v1_reg ;
  wire clk;
  wire full;
  wire [4:4]\gaf.c2/v1_reg ;
  wire \gaf.gaf0.ram_afull_i_reg ;
  wire \gaf.gaf0.ram_afull_i_reg_0 ;
  wire [7:0]\gcc0.gc1.gsym.count_d1_reg[7] ;
  wire [8:0]\gcc0.gc1.gsym.count_d2_reg[8] ;
  wire [0:0]\gcc0.gc1.gsym.count_d2_reg[8]_0 ;
  wire \gcc0.gc1.gsym.count_d2_reg[8]_1 ;
  wire [3:0]\gmux.gm[4].gms.ms ;
  wire [3:0]\gmux.gm[4].gms.ms_0 ;
  wire [3:0]\gmux.gm[4].gms.ms_1 ;
  wire [0:0]\gmux.gm[4].gms.ms_2 ;
  wire [0:0]\gmux.gm[4].gms.ms_3 ;
  wire out;
  wire p_8_out;
  wire [0:0]ram_full_fb_i_reg;
  wire rd_en;
  wire valid;
  wire wr_en;

  gig_eth_hsr_fifo_sync_36x512_wr_status_flags_ss \gwss.wsts 
       (.E(E),
        .almost_full(almost_full),
        .clk(clk),
        .full(full),
        .\gaf.gaf0.ram_afull_i_reg_0 (\gaf.gaf0.ram_afull_i_reg ),
        .\gaf.gaf0.ram_afull_i_reg_1 (\gaf.gaf0.ram_afull_i_reg_0 ),
        .\gmux.gm[4].gms.ms (\gmux.gm[4].gms.ms ),
        .\gmux.gm[4].gms.ms_0 (\gmux.gm[4].gms.ms_0 ),
        .\gmux.gm[4].gms.ms_1 (\gmux.gm[4].gms.ms_1 ),
        .out(out),
        .p_8_out(p_8_out),
        .ram_full_fb_i_reg_0(ram_full_fb_i_reg),
        .rd_en(rd_en),
        .v1_reg(\c0/v1_reg ),
        .v1_reg_0(\c1/v1_reg ),
        .v1_reg_1(\gaf.c2/v1_reg ),
        .valid(valid),
        .wr_en(wr_en));
  gig_eth_hsr_fifo_sync_36x512_wr_bin_cntr wpntr
       (.AR(AR),
        .E(E),
        .Q(Q),
        .clk(clk),
        .\gcc0.gc1.gsym.count_d1_reg[7]_0 (\gcc0.gc1.gsym.count_d1_reg[7] ),
        .\gcc0.gc1.gsym.count_d2_reg[8]_0 (\gcc0.gc1.gsym.count_d2_reg[8] ),
        .\gcc0.gc1.gsym.count_d2_reg[8]_1 (\gcc0.gc1.gsym.count_d2_reg[8]_0 ),
        .\gcc0.gc1.gsym.count_d2_reg[8]_2 (\gcc0.gc1.gsym.count_d2_reg[8]_1 ),
        .\gmux.gm[4].gms.ms (\gmux.gm[4].gms.ms_2 ),
        .\gmux.gm[4].gms.ms_0 (\gmux.gm[4].gms.ms_3 ),
        .v1_reg(\c0/v1_reg ),
        .v1_reg_0(\c1/v1_reg ),
        .v1_reg_1(\gaf.c2/v1_reg ));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module gig_eth_hsr_fifo_sync_36x512_wr_status_flags_ss
   (out,
    full,
    almost_full,
    ram_full_fb_i_reg_0,
    E,
    \gmux.gm[4].gms.ms ,
    v1_reg,
    \gmux.gm[4].gms.ms_0 ,
    v1_reg_0,
    \gmux.gm[4].gms.ms_1 ,
    v1_reg_1,
    clk,
    \gaf.gaf0.ram_afull_i_reg_0 ,
    wr_en,
    valid,
    rd_en,
    p_8_out,
    \gaf.gaf0.ram_afull_i_reg_1 );
  output out;
  output full;
  output almost_full;
  output [0:0]ram_full_fb_i_reg_0;
  output [0:0]E;
  input [3:0]\gmux.gm[4].gms.ms ;
  input [0:0]v1_reg;
  input [3:0]\gmux.gm[4].gms.ms_0 ;
  input [0:0]v1_reg_0;
  input [3:0]\gmux.gm[4].gms.ms_1 ;
  input [0:0]v1_reg_1;
  input clk;
  input \gaf.gaf0.ram_afull_i_reg_0 ;
  input wr_en;
  input valid;
  input rd_en;
  input p_8_out;
  input \gaf.gaf0.ram_afull_i_reg_1 ;

  wire [0:0]E;
  wire clk;
  wire comp0;
  wire comp1;
  wire \gaf.gaf0.ram_afull_i_reg_0 ;
  wire \gaf.gaf0.ram_afull_i_reg_1 ;
  wire [3:0]\gmux.gm[4].gms.ms ;
  wire [3:0]\gmux.gm[4].gms.ms_0 ;
  wire [3:0]\gmux.gm[4].gms.ms_1 ;
  wire p_2_out;
  wire p_8_out;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  wire ram_full_comb;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  wire [0:0]ram_full_fb_i_reg_0;
  (* DONT_TOUCH *) wire ram_full_i;
  wire rd_en;
  wire [0:0]v1_reg;
  wire [0:0]v1_reg_0;
  wire [0:0]v1_reg_1;
  wire valid;
  wire wr_en;

  assign almost_full = ram_afull_i;
  assign full = ram_full_i;
  assign out = ram_full_fb_i;
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(E));
  gig_eth_hsr_fifo_sync_36x512_compare c0
       (.comp0(comp0),
        .\gmux.gm[4].gms.ms_0 (\gmux.gm[4].gms.ms ),
        .v1_reg(v1_reg));
  gig_eth_hsr_fifo_sync_36x512_compare_0 c1
       (.comp0(comp0),
        .comp1(comp1),
        .\gmux.gm[4].gms.ms_0 (\gmux.gm[4].gms.ms_0 ),
        .out(ram_full_fb_i),
        .p_8_out(p_8_out),
        .ram_full_comb(ram_full_comb),
        .ram_full_i_reg(\gaf.gaf0.ram_afull_i_reg_1 ),
        .v1_reg_0(v1_reg_0),
        .wr_en(wr_en));
  LUT4 #(
    .INIT(16'hB444)) 
    \count[9]_i_1 
       (.I0(ram_full_fb_i),
        .I1(wr_en),
        .I2(valid),
        .I3(rd_en),
        .O(ram_full_fb_i_reg_0));
  gig_eth_hsr_fifo_sync_36x512_compare_1 \gaf.c2 
       (.E(E),
        .almost_full(ram_afull_i),
        .comp1(comp1),
        .\gaf.gaf0.ram_afull_i_reg (\gaf.gaf0.ram_afull_i_reg_1 ),
        .\gmux.gm[4].gms.ms_0 (\gmux.gm[4].gms.ms_1 ),
        .p_2_out(p_2_out),
        .p_8_out(p_8_out),
        .v1_reg_1(v1_reg_1));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \gaf.gaf0.ram_afull_i_reg 
       (.C(clk),
        .CE(1'b1),
        .D(p_2_out),
        .PRE(\gaf.gaf0.ram_afull_i_reg_0 ),
        .Q(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(ram_afull_fb));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(ram_full_comb),
        .PRE(\gaf.gaf0.ram_afull_i_reg_0 ),
        .Q(ram_full_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(ram_full_comb),
        .PRE(\gaf.gaf0.ram_afull_i_reg_0 ),
        .Q(ram_full_i));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl;// ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
