

================================================================
== Vivado HLS Report for 'p_word'
================================================================
* Date:           Sat Feb 20 20:54:02 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        sha256_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.147|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    2|    2| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     51|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     63|
|Register         |        -|      -|      26|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      26|    114|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |sum2_fu_83_p2                |     +    |      0|  0|  15|           2|           6|
    |sum4_fu_93_p2                |     +    |      0|  0|  15|           2|           6|
    |sum_fu_72_p2                 |     +    |      0|  0|  15|           1|           6|
    |ap_block_pp0_stage0_11001    |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_subdone  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0|  51|           8|          22|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  15|          3|    1|          3|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |c_address0               |  15|          3|    6|         18|
    |c_address1               |  15|          3|    6|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         13|   15|         43|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                    |  2|   0|    2|          0|
    |ap_enable_reg_pp0_iter0_reg  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |  1|   0|    1|          0|
    |c_load_1_reg_134             |  8|   0|    8|          0|
    |c_load_reg_129               |  8|   0|    8|          0|
    |tmp_reg_118                  |  6|   0|    6|          0|
    +-----------------------------+---+----+-----+-----------+
    |Total                        | 26|   0|   26|          0|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |     _word    | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |     _word    | return value |
|ap_start    |  in |    1| ap_ctrl_hs |     _word    | return value |
|ap_done     | out |    1| ap_ctrl_hs |     _word    | return value |
|ap_idle     | out |    1| ap_ctrl_hs |     _word    | return value |
|ap_ready    | out |    1| ap_ctrl_hs |     _word    | return value |
|ap_ce       |  in |    1| ap_ctrl_hs |     _word    | return value |
|ap_return   | out |   32| ap_ctrl_hs |     _word    | return value |
|c_address0  | out |    6|  ap_memory |       c      |     array    |
|c_ce0       | out |    1|  ap_memory |       c      |     array    |
|c_q0        |  in |    8|  ap_memory |       c      |     array    |
|c_address1  | out |    6|  ap_memory |       c      |     array    |
|c_ce1       | out |    1|  ap_memory |       c      |     array    |
|c_q1        |  in |    8|  ap_memory |       c      |     array    |
|c_offset    |  in |    7|   ap_none  |   c_offset   |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

