
*** Running vivado
    with args -log system_axi_ddr_cntrl_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_axi_ddr_cntrl_0.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source system_axi_ddr_cntrl_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/projects/adi_hdl/library'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/projects/ghdl/library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx_/Vivado/2021.1/data/ip'.
Command: synth_design -top system_axi_ddr_cntrl_0 -part xcku040-ffva1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15300
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1291.742 ; gain = 143.812
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_axi_ddr_cntrl_0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ip_top/system_axi_ddr_cntrl_0.sv:73]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ddr_cntrl_0_ddr4' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ip_top/system_axi_ddr_cntrl_0_ddr4.sv:165]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_infrastructure' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:68]
INFO: [Synth 8-6157] synthesizing module 'MMCME3_ADV' [C:/Xilinx_/Vivado/2021.1/scripts/rt/data/unisim_comp.v:60154]
INFO: [Synth 8-6155] done synthesizing module 'MMCME3_ADV' (1#1) [C:/Xilinx_/Vivado/2021.1/scripts/rt/data/unisim_comp.v:60154]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx_/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (2#1) [C:/Xilinx_/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_infrastructure' (3#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:68]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ddr_cntrl_0_ddr4_mem_intfc' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ip_top/system_axi_ddr_cntrl_0_ddr4_mem_intfc.sv:70]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ddr_cntrl_0_phy' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/ip_top/system_axi_ddr_cntrl_0_phy.sv:80]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ddr_cntrl_0_phy_ddr4' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/phy/system_axi_ddr_cntrl_0_phy_ddr4.sv:90]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy_byte_wrapper' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy_bitslice_wrapper' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'RXTX_BITSLICE' [C:/Xilinx_/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100707]
INFO: [Synth 8-6155] done synthesizing module 'RXTX_BITSLICE' (4#1) [C:/Xilinx_/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100707]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_bitslice_wrapper' (5#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'RXTX_BITSLICE__parameterized0' [C:/Xilinx_/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100707]
INFO: [Synth 8-6155] done synthesizing module 'RXTX_BITSLICE__parameterized0' (5#1) [C:/Xilinx_/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100707]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0' (5#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'RXTX_BITSLICE__parameterized1' [C:/Xilinx_/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100707]
INFO: [Synth 8-6155] done synthesizing module 'RXTX_BITSLICE__parameterized1' (5#1) [C:/Xilinx_/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100707]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1' (5#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy_tristate_wrapper' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'TX_BITSLICE_TRI' [C:/Xilinx_/Vivado/2021.1/scripts/rt/data/unisim_comp.v:101972]
INFO: [Synth 8-6155] done synthesizing module 'TX_BITSLICE_TRI' (6#1) [C:/Xilinx_/Vivado/2021.1/scripts/rt/data/unisim_comp.v:101972]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_tristate_wrapper' (7#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy_control_wrapper' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'BITSLICE_CONTROL' [C:/Xilinx_/Vivado/2021.1/scripts/rt/data/unisim_comp.v:740]
INFO: [Synth 8-6155] done synthesizing module 'BITSLICE_CONTROL' (8#1) [C:/Xilinx_/Vivado/2021.1/scripts/rt/data/unisim_comp.v:740]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_control_wrapper' (9#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'BITSLICE_CONTROL__parameterized0' [C:/Xilinx_/Vivado/2021.1/scripts/rt/data/unisim_comp.v:740]
INFO: [Synth 8-6155] done synthesizing module 'BITSLICE_CONTROL__parameterized0' (9#1) [C:/Xilinx_/Vivado/2021.1/scripts/rt/data/unisim_comp.v:740]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized0' (9#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy_riuor_wrapper' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'RIU_OR' [C:/Xilinx_/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100607]
INFO: [Synth 8-6155] done synthesizing module 'RIU_OR' (10#1) [C:/Xilinx_/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100607]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_riuor_wrapper' (11#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [C:/Xilinx_/Vivado/2021.1/scripts/rt/data/unisim_comp.v:59102]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (12#1) [C:/Xilinx_/Vivado/2021.1/scripts/rt/data/unisim_comp.v:59102]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_byte_wrapper' (13#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized1' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'BITSLICE_CONTROL__parameterized1' [C:/Xilinx_/Vivado/2021.1/scripts/rt/data/unisim_comp.v:740]
INFO: [Synth 8-6155] done synthesizing module 'BITSLICE_CONTROL__parameterized1' (13#1) [C:/Xilinx_/Vivado/2021.1/scripts/rt/data/unisim_comp.v:740]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized1' (13#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized0' (13#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized1' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized1' (13#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized2' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized2' (13#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy' (14#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv:68]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [C:/Xilinx_/Vivado/2021.1/scripts/rt/data/unisim_comp.v:66298]
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (15#1) [C:/Xilinx_/Vivado/2021.1/scripts/rt/data/unisim_comp.v:66298]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_pll' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv:67]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [C:/Xilinx_/Vivado/2021.1/scripts/rt/data/unisim_comp.v:51672]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (16#1) [C:/Xilinx_/Vivado/2021.1/scripts/rt/data/unisim_comp.v:51672]
INFO: [Synth 8-6157] synthesizing module 'PLLE3_ADV' [C:/Xilinx_/Vivado/2021.1/scripts/rt/data/unisim_comp.v:84587]
INFO: [Synth 8-6155] done synthesizing module 'PLLE3_ADV' (17#1) [C:/Xilinx_/Vivado/2021.1/scripts/rt/data/unisim_comp.v:84587]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_pll' (18#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv:67]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_iob' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv:72]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_iob_byte' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv:93]
INFO: [Synth 8-6157] synthesizing module 'HPIO_VREF' [C:/Xilinx_/Vivado/2021.1/scripts/rt/data/unisim_comp.v:51436]
INFO: [Synth 8-6155] done synthesizing module 'HPIO_VREF' (19#1) [C:/Xilinx_/Vivado/2021.1/scripts/rt/data/unisim_comp.v:51436]
INFO: [Synth 8-6157] synthesizing module 'IOBUFE3' [C:/Xilinx_/Vivado/2021.1/scripts/rt/data/unisim_comp.v:56433]
INFO: [Synth 8-6155] done synthesizing module 'IOBUFE3' (20#1) [C:/Xilinx_/Vivado/2021.1/scripts/rt/data/unisim_comp.v:56433]
INFO: [Synth 8-6157] synthesizing module 'IOBUFDS' [C:/Xilinx_/Vivado/2021.1/scripts/rt/data/unisim_comp.v:56205]
INFO: [Synth 8-6155] done synthesizing module 'IOBUFDS' (21#1) [C:/Xilinx_/Vivado/2021.1/scripts/rt/data/unisim_comp.v:56205]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_iob_byte' (22#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv:93]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_iob_byte__parameterized0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv:93]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx_/Vivado/2021.1/scripts/rt/data/unisim_comp.v:66312]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (23#1) [C:/Xilinx_/Vivado/2021.1/scripts/rt/data/unisim_comp.v:66312]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_iob_byte__parameterized0' (23#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv:93]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_iob_byte__parameterized1' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv:93]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_iob_byte__parameterized1' (23#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv:93]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_iob_byte__parameterized2' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv:93]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_iob_byte__parameterized2' (23#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv:93]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_iob' (24#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ddr_cntrl_0_phy_ddr4' (25#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/phy/system_axi_ddr_cntrl_0_phy_ddr4.sv:90]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ddr_cntrl_0_phy' (26#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/ip_top/system_axi_ddr_cntrl_0_phy.sv:80]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_mc' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_mc_group' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_group.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_mc_group' (27#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_group.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_mc_act_timer' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_act_timer.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_mc_act_rank' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_act_rank.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_mc_act_rank' (28#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_act_rank.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_mc_act_timer' (29#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_act_timer.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_mc_arb_a' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_arb_a.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_mc_arb_a' (30#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_arb_a.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_mc_rd_wr' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_rd_wr.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_mc_wtr' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_wtr.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_mc_wtr' (31#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_wtr.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_mc_rd_wr' (32#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_rd_wr.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_mc_arb_c' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_mc_arb_c' (33#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_mc_arb_mux_p' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_mc_arb_p' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_arb_p.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_mc_arb_p' (34#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_arb_p.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_mc_cmd_mux_ap' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_mc_cmd_mux_ap' (35#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_mc_arb_mux_p' (36#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_mc_ctl' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_ctl.sv:68]
INFO: [Synth 8-155] case statement is not full and has no default [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_ctl.sv:392]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_cal_mc_odt' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_mc_odt.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_cal_mc_odt' (37#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_mc_odt.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_mc_ctl' (38#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_ctl.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_mc_cmd_mux_c' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_mc_cmd_mux_c' (39#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_mc_ref' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_ref.sv:68]
INFO: [Synth 8-226] default block is never used [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_ref.sv:386]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_mc_ref' (40#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_ref.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_mc_periodic' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_periodic.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_mc_periodic' (41#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_periodic.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_mc_ecc' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_ecc.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_mc_ecc' (42#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_ecc.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_mc' (43#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_ui' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui.sv:71]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_ui_cmd' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui_cmd.sv:70]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_ui_cmd' (44#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui_cmd.sv:70]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_ui_wr_data' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv:131]
INFO: [Synth 8-6157] synthesizing module 'RAM32M' [C:/Xilinx_/Vivado/2021.1/scripts/rt/data/unisim_comp.v:93030]
INFO: [Synth 8-6155] done synthesizing module 'RAM32M' (45#1) [C:/Xilinx_/Vivado/2021.1/scripts/rt/data/unisim_comp.v:93030]
INFO: [Synth 8-155] case statement is not full and has no default [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv:362]
INFO: [Synth 8-155] case statement is not full and has no default [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv:405]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_ui_wr_data' (46#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv:131]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_ui_rd_data' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:140]
INFO: [Synth 8-155] case statement is not full and has no default [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:627]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_ui_rd_data' (47#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:140]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_ui' (48#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui.sv:71]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_cal_top' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_top.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_cal' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal.sv:70]
INFO: [Synth 8-155] case statement is not full and has no default [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal.sv:2028]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_cal_addr_decode' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:89]
INFO: [Synth 8-155] case statement is not full and has no default [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1399]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_cal_cplx' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:68]
INFO: [Synth 8-226] default block is never used [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:598]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_cal_cplx_data' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_cplx_data.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_cal_cplx_data' (49#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_cplx_data.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_cal_cplx' (50#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_cal_mc_odt__parameterized0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_mc_odt.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_cal_mc_odt__parameterized0' (50#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_mc_odt.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_cal_addr_decode' (51#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:89]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_cal_config_rom' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_config_rom.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_cal_config_rom' (52#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_config_rom.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_chipscope_xsdb_slave' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_chipscope_xsdb_slave' (53#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv:29]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_cal_xsdb_arbiter' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_cal_sync' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_cal_sync' (54#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_cal_sync__parameterized0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_cal_sync__parameterized0' (54#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_cal_sync__parameterized1' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_cal_sync__parameterized1' (54#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_cal_sync__parameterized2' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_cal_sync__parameterized2' (54#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_cal_sync__parameterized3' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_cal_sync__parameterized3' (54#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_cal_xsdb_arbiter' (55#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_cal_xsdb_bram' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_cfg_mem_mod' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_dp_AB9.sv:66]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_bram_tdp' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_dp_AB9.sv:174]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_bram_tdp' (56#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_dp_AB9.sv:174]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_cfg_mem_mod' (57#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_dp_AB9.sv:66]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_cal_xsdb_bram' (58#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_cal' (59#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal.sv:70]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_cal_pi' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_pi.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_cal_rd_en' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_rd_en.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_cal_rd_en' (60#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_rd_en.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_cal_read' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_read.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_cal_read' (61#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_read.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_cal_write' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_write.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_cal_wr_byte' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_byte.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_cal_wr_bit' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_cal_wr_bit' (62#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_cal_wr_byte' (63#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_byte.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_cal_write' (64#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_write.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_cal_pi' (65#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_pi.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_cal_top' (66#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_top.sv:69]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ddr_cntrl_0_ddr4_cal_riu' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/system_axi_ddr_cntrl_0_ddr4_cal_riu.sv:89]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ddr_cntrl_0_microblaze_mcs' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_0/synth/system_axi_ddr_cntrl_0_microblaze_mcs.v:60]
INFO: [Synth 8-6157] synthesizing module 'bd_02d8' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/synth/bd_02d8.v:10]
INFO: [Synth 8-638] synthesizing module 'bd_02d8_dlmb_0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_3/synth/bd_02d8_dlmb_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 3 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/c2ed/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_3/synth/bd_02d8_dlmb_0.vhd:165]
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/c2ed/hdl/lmb_v10_v3_0_vh_rfs.vhd:141]
INFO: [Synth 8-3491] module 'FDS' declared at 'C:/Xilinx_/Vivado/2021.1/scripts/rt/data/unisim_comp.v:27960' bound to instance 'POR_FF_I' of component 'FDS' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/c2ed/hdl/lmb_v10_v3_0_vh_rfs.vhd:171]
INFO: [Synth 8-6157] synthesizing module 'FDS' [C:/Xilinx_/Vivado/2021.1/scripts/rt/data/unisim_comp.v:27960]
INFO: [Synth 8-6155] done synthesizing module 'FDS' (67#1) [C:/Xilinx_/Vivado/2021.1/scripts/rt/data/unisim_comp.v:27960]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (68#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/c2ed/hdl/lmb_v10_v3_0_vh_rfs.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'bd_02d8_dlmb_0' (69#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_3/synth/bd_02d8_dlmb_0.vhd:89]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'bd_02d8_dlmb_0' is unconnected for instance 'dlmb' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/synth/bd_02d8.v:259]
WARNING: [Synth 8-7023] instance 'dlmb' of module 'bd_02d8_dlmb_0' has 25 connections declared, but only 24 given [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/synth/bd_02d8.v:259]
INFO: [Synth 8-638] synthesizing module 'bd_02d8_dlmb_cntlr_0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_4/synth/bd_02d8_dlmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3134' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_4/synth/bd_02d8_dlmb_cntlr_0.vhd:226]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3259]
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2527' bound to instance 'lmb_mux_I' of component 'lmb_mux' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3511]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2614]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2110' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2681]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_19_pselect_mask' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_19_pselect_mask' (70#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (71#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2614]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (72#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3259]
INFO: [Synth 8-256] done synthesizing module 'bd_02d8_dlmb_cntlr_0' (73#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_4/synth/bd_02d8_dlmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_02d8_ilmb_0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_2/synth/bd_02d8_ilmb_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 2 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/c2ed/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_2/synth/bd_02d8_ilmb_0.vhd:165]
INFO: [Synth 8-638] synthesizing module 'lmb_v10__parameterized1' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/c2ed/hdl/lmb_v10_v3_0_vh_rfs.vhd:141]
INFO: [Synth 8-3491] module 'FDS' declared at 'C:/Xilinx_/Vivado/2021.1/scripts/rt/data/unisim_comp.v:27960' bound to instance 'POR_FF_I' of component 'FDS' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/c2ed/hdl/lmb_v10_v3_0_vh_rfs.vhd:171]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10__parameterized1' (73#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/c2ed/hdl/lmb_v10_v3_0_vh_rfs.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'bd_02d8_ilmb_0' (74#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_2/synth/bd_02d8_ilmb_0.vhd:89]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'bd_02d8_ilmb_0' is unconnected for instance 'ilmb' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/synth/bd_02d8.v:307]
WARNING: [Synth 8-7023] instance 'ilmb' of module 'bd_02d8_ilmb_0' has 25 connections declared, but only 24 given [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/synth/bd_02d8.v:307]
INFO: [Synth 8-638] synthesizing module 'bd_02d8_ilmb_cntlr_0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_5/synth/bd_02d8_ilmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3134' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_5/synth/bd_02d8_ilmb_cntlr_0.vhd:226]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized1' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3259]
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2527' bound to instance 'lmb_mux_I' of component 'lmb_mux' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3511]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized1' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2614]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2110' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2681]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_19_pselect_mask__parameterized0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_19_pselect_mask__parameterized0' (74#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized1' (74#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2614]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized1' (74#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3259]
INFO: [Synth 8-256] done synthesizing module 'bd_02d8_ilmb_cntlr_0' (75#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_5/synth/bd_02d8_ilmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_02d8_iomodule_0_0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_10/synth/bd_02d8_iomodule_0_0.vhd:85]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_INSTANCE bound to: iomodule - type: string 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000010000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_HIGHADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_IO_BASEADDR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_USE_IO_BUS bound to: 1 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_UART_FREQ bound to: 100000000 - type: integer 
	Parameter C_UART_ASYNC bound to: 0 - type: integer 
	Parameter C_UART_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'iomodule' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:9912' bound to instance 'U0' of component 'iomodule' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_10/synth/bd_02d8_iomodule_0_0.vhd:294]
INFO: [Synth 8-638] synthesizing module 'iomodule' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:10121]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:9745' bound to instance 'pselect_mask_reg' of component 'pselect_mask' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:10469]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_7_pselect_mask' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:9760]
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_7_pselect_mask' (76#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:9760]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:9745' bound to instance 'pselect_mask_io' of component 'pselect_mask' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:10514]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_7_pselect_mask__parameterized0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:9760]
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_7_pselect_mask__parameterized0' (76#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:9760]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_UART_FREQ bound to: 100000000 - type: integer 
	Parameter C_UART_ASYNC bound to: 0 - type: integer 
	Parameter C_UART_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'Iomodule_core' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:8539' bound to instance 'IOModule_Core_I1' of component 'iomodule_core' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:10694]
INFO: [Synth 8-638] synthesizing module 'Iomodule_core' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:8753]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_UART_FREQ bound to: 100000000 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 199 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_UART_ASYNC bound to: 0 - type: integer 
	Parameter C_UART_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'UART' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:7692' bound to instance 'UART_I1' of component 'UART' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:9072]
INFO: [Synth 8-638] synthesizing module 'UART' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:7743]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 136 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'UART_Core' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:7145' bound to instance 'UART_Core_I' of component 'UART_Core' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:7862]
INFO: [Synth 8-638] synthesizing module 'UART_Core' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:7189]
INFO: [Synth 8-256] done synthesizing module 'UART_Core' (77#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:7189]
INFO: [Synth 8-256] done synthesizing module 'UART' (78#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:7743]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:2505' bound to instance 'FIT_I1' of component 'FIT_Module' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:9125]
INFO: [Synth 8-638] synthesizing module 'FIT_Module' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:2533]
INFO: [Synth 8-256] done synthesizing module 'FIT_Module' (79#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:2533]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:2505' bound to instance 'FIT_I2' of component 'FIT_Module' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:9148]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:2505' bound to instance 'FIT_I3' of component 'FIT_Module' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:9171]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:2505' bound to instance 'FIT_I4' of component 'FIT_Module' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:9194]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:4280' bound to instance 'PIT_I1' of component 'PIT_Module' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:9232]
INFO: [Synth 8-638] synthesizing module 'PIT_Module' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:4311]
INFO: [Synth 8-256] done synthesizing module 'PIT_Module' (80#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:4311]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:4280' bound to instance 'PIT_I2' of component 'PIT_Module' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:9271]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:4280' bound to instance 'PIT_I3' of component 'PIT_Module' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:9310]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:4280' bound to instance 'PIT_I4' of component 'PIT_Module' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:9349]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:3194' bound to instance 'GPO_I1' of component 'GPO_Module' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:9377]
INFO: [Synth 8-638] synthesizing module 'GPO_Module' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:3218]
INFO: [Synth 8-256] done synthesizing module 'GPO_Module' (81#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:3218]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:3194' bound to instance 'GPO_I2' of component 'GPO_Module' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:9396]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:3194' bound to instance 'GPO_I3' of component 'GPO_Module' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:9415]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:3194' bound to instance 'GPO_I4' of component 'GPO_Module' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:9434]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:3022' bound to instance 'GPI_I1' of component 'GPI_Module' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:9456]
INFO: [Synth 8-638] synthesizing module 'GPI_Module' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:3038]
INFO: [Synth 8-256] done synthesizing module 'GPI_Module' (82#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:3038]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:3022' bound to instance 'GPI_I2' of component 'GPI_Module' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:9472]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:3022' bound to instance 'GPI_I3' of component 'GPI_Module' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:9488]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:3022' bound to instance 'GPI_I4' of component 'GPI_Module' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:9504]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 170 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INTC_ENABLED bound to: 0 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 32'b00000000000000001111111111111111 
	Parameter C_INTC_POSITIVE bound to: 32'b11111111111111111111111111111111 
	Parameter C_INTC_ASYNC_INTR bound to: 32'b11111111111111110000000000000000 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
INFO: [Synth 8-3491] module 'intr_ctrl' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:3374' bound to instance 'intr_ctrl_I1' of component 'intr_ctrl' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:9546]
INFO: [Synth 8-638] synthesizing module 'intr_ctrl' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:3420]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:1018' bound to instance 'fdr_i' of component 'MB_FDR' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:4176]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_7_MB_FDR' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:1034]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDR' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:1063]
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_7_MB_FDR' (83#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:1034]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:1018' bound to instance 'fdr_i' of component 'MB_FDR' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:4176]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:1018' bound to instance 'fdr_i' of component 'MB_FDR' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:4176]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:1018' bound to instance 'fdr_i' of component 'MB_FDR' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:4176]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:1018' bound to instance 'fdr_i' of component 'MB_FDR' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:4176]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:1018' bound to instance 'fdr_i' of component 'MB_FDR' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:4176]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:1018' bound to instance 'fdr_i' of component 'MB_FDR' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:4176]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:1018' bound to instance 'fdr_i' of component 'MB_FDR' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:4176]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:1018' bound to instance 'fdr_i' of component 'MB_FDR' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:4176]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:1018' bound to instance 'fdr_i' of component 'MB_FDR' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:4176]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:1018' bound to instance 'fdr_i' of component 'MB_FDR' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:4176]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:1018' bound to instance 'fdr_i' of component 'MB_FDR' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:4176]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:1018' bound to instance 'fdr_i' of component 'MB_FDR' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:4176]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:1018' bound to instance 'fdr_i' of component 'MB_FDR' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:4176]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:1018' bound to instance 'fdr_i' of component 'MB_FDR' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:4176]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:1018' bound to instance 'fdr_i' of component 'MB_FDR' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:4176]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:1018' bound to instance 'fdr_i' of component 'MB_FDR' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:4176]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:1018' bound to instance 'fdr_i' of component 'MB_FDR' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:4176]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:1018' bound to instance 'fdr_i' of component 'MB_FDR' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:4176]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:1018' bound to instance 'fdr_i' of component 'MB_FDR' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:4176]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:1018' bound to instance 'fdr_i' of component 'MB_FDR' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:4176]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:1018' bound to instance 'fdr_i' of component 'MB_FDR' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:4176]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:1018' bound to instance 'fdr_i' of component 'MB_FDR' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:4176]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:1018' bound to instance 'fdr_i' of component 'MB_FDR' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:4176]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:1018' bound to instance 'fdr_i' of component 'MB_FDR' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:4176]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:1018' bound to instance 'fdr_i' of component 'MB_FDR' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:4176]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:1018' bound to instance 'fdr_i' of component 'MB_FDR' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:4176]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:1018' bound to instance 'fdr_i' of component 'MB_FDR' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:4176]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:1018' bound to instance 'fdr_i' of component 'MB_FDR' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:4176]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:1018' bound to instance 'fdr_i' of component 'MB_FDR' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:4176]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:1018' bound to instance 'fdr_i' of component 'MB_FDR' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:4176]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:1018' bound to instance 'fdr_i' of component 'MB_FDR' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:4176]
INFO: [Synth 8-256] done synthesizing module 'intr_ctrl' (84#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:3420]
INFO: [Synth 8-256] done synthesizing module 'Iomodule_core' (85#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:8753]
INFO: [Synth 8-256] done synthesizing module 'iomodule' (86#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/6556/hdl/iomodule_v3_1_vh_rfs.vhd:10121]
INFO: [Synth 8-256] done synthesizing module 'bd_02d8_iomodule_0_0' (87#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_10/synth/bd_02d8_iomodule_0_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'bd_02d8_lmb_bram_I_0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_6/synth/bd_02d8_lmb_bram_I_0.vhd:80]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintexu - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: bd_02d8_lmb_bram_I_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 16 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     5.015361 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/2985/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_6/synth/bd_02d8_lmb_bram_I_0.vhd:255]
INFO: [Synth 8-256] done synthesizing module 'bd_02d8_lmb_bram_I_0' (98#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_6/synth/bd_02d8_lmb_bram_I_0.vhd:80]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'bd_02d8_lmb_bram_I_0' is unconnected for instance 'lmb_bram_I' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/synth/bd_02d8.v:375]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'bd_02d8_lmb_bram_I_0' is unconnected for instance 'lmb_bram_I' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/synth/bd_02d8.v:375]
WARNING: [Synth 8-7023] instance 'lmb_bram_I' of module 'bd_02d8_lmb_bram_I_0' has 16 connections declared, but only 14 given [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/synth/bd_02d8.v:375]
INFO: [Synth 8-638] synthesizing module 'bd_02d8_microblaze_I_0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_0/synth/bd_02d8_microblaze_I_0.vhd:118]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_LMB_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: bd_02d8_microblaze_I_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_D_AXI bound to: 0 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter G_TEMPLATE_LIST bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 1 - type: integer 
	Parameter C_USE_BARREL bound to: 1 - type: integer 
	Parameter C_USE_DIV bound to: 1 - type: integer 
	Parameter C_USE_HW_MUL bound to: 1 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 17 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 0 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 1 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 1 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/774d/hdl/microblaze_v11_0_vh_rfs.vhd:164683' bound to instance 'U0' of component 'MicroBlaze' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_0/synth/bd_02d8_microblaze_I_0.vhd:820]
INFO: [Synth 8-256] done synthesizing module 'bd_02d8_microblaze_I_0' (148#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_0/synth/bd_02d8_microblaze_I_0.vhd:118]
WARNING: [Synth 8-7071] port 'Interrupt_Ack' of module 'bd_02d8_microblaze_I_0' is unconnected for instance 'microblaze_I' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/synth/bd_02d8.v:392]
WARNING: [Synth 8-7023] instance 'microblaze_I' of module 'bd_02d8_microblaze_I_0' has 54 connections declared, but only 53 given [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/synth/bd_02d8.v:392]
INFO: [Synth 8-638] synthesizing module 'bd_02d8_rst_0_0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_1/synth/bd_02d8_rst_0_0.vhd:74]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_1/synth/bd_02d8_rst_0_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx_/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100945' bound to instance 'POR_SRL_I' of component 'SRL16' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx_/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100945]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (149#1) [C:/Xilinx_/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100945]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (150#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (151#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (152#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (153#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (154#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_02d8_rst_0_0' (155#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_1/synth/bd_02d8_rst_0_0.vhd:74]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'bd_02d8_rst_0_0' is unconnected for instance 'rst_0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/synth/bd_02d8.v:446]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_02d8_rst_0_0' is unconnected for instance 'rst_0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/synth/bd_02d8.v:446]
WARNING: [Synth 8-7023] instance 'rst_0' of module 'bd_02d8_rst_0_0' has 10 connections declared, but only 8 given [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/synth/bd_02d8.v:446]
INFO: [Synth 8-638] synthesizing module 'bd_02d8_second_dlmb_cntlr_0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_7/synth/bd_02d8_second_dlmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000010111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3134' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_7/synth/bd_02d8_second_dlmb_cntlr_0.vhd:226]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized3' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3259]
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2527' bound to instance 'lmb_mux_I' of component 'lmb_mux' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3511]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized3' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2614]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2110' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2681]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_19_pselect_mask__parameterized1' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_19_pselect_mask__parameterized1' (155#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized3' (155#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2614]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized3' (155#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3259]
INFO: [Synth 8-256] done synthesizing module 'bd_02d8_second_dlmb_cntlr_0' (156#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_7/synth/bd_02d8_second_dlmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_02d8_second_ilmb_cntlr_0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_8/synth/bd_02d8_second_ilmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000010111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3134' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_8/synth/bd_02d8_second_ilmb_cntlr_0.vhd:226]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized5' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3259]
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2527' bound to instance 'lmb_mux_I' of component 'lmb_mux' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3511]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized5' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2614]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2110' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2681]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_19_pselect_mask__parameterized2' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_19_pselect_mask__parameterized2' (156#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized5' (156#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2614]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized5' (156#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3259]
INFO: [Synth 8-256] done synthesizing module 'bd_02d8_second_ilmb_cntlr_0' (157#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_8/synth/bd_02d8_second_ilmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_02d8_second_lmb_bram_I_0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_9/synth/bd_02d8_second_lmb_bram_I_0.vhd:80]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintexu - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: bd_02d8_second_lmb_bram_I_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 8 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.839147 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/2985/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_9/synth/bd_02d8_second_lmb_bram_I_0.vhd:255]
INFO: [Synth 8-256] done synthesizing module 'bd_02d8_second_lmb_bram_I_0' (158#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_9/synth/bd_02d8_second_lmb_bram_I_0.vhd:80]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'bd_02d8_second_lmb_bram_I_0' is unconnected for instance 'second_lmb_bram_I' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/synth/bd_02d8.v:498]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'bd_02d8_second_lmb_bram_I_0' is unconnected for instance 'second_lmb_bram_I' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/synth/bd_02d8.v:498]
WARNING: [Synth 8-7023] instance 'second_lmb_bram_I' of module 'bd_02d8_second_lmb_bram_I_0' has 16 connections declared, but only 14 given [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/synth/bd_02d8.v:498]
INFO: [Synth 8-6155] done synthesizing module 'bd_02d8' (159#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/synth/bd_02d8.v:10]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ddr_cntrl_0_microblaze_mcs' (160#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_0/synth/system_axi_ddr_cntrl_0_microblaze_mcs.v:60]
WARNING: [Synth 8-7071] port 'TRACE_data_access' of module 'system_axi_ddr_cntrl_0_microblaze_mcs' is unconnected for instance 'mcs0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/system_axi_ddr_cntrl_0_ddr4_cal_riu.sv:227]
WARNING: [Synth 8-7071] port 'TRACE_data_address' of module 'system_axi_ddr_cntrl_0_microblaze_mcs' is unconnected for instance 'mcs0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/system_axi_ddr_cntrl_0_ddr4_cal_riu.sv:227]
WARNING: [Synth 8-7071] port 'TRACE_data_byte_enable' of module 'system_axi_ddr_cntrl_0_microblaze_mcs' is unconnected for instance 'mcs0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/system_axi_ddr_cntrl_0_ddr4_cal_riu.sv:227]
WARNING: [Synth 8-7071] port 'TRACE_data_read' of module 'system_axi_ddr_cntrl_0_microblaze_mcs' is unconnected for instance 'mcs0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/system_axi_ddr_cntrl_0_ddr4_cal_riu.sv:227]
WARNING: [Synth 8-7071] port 'TRACE_data_write' of module 'system_axi_ddr_cntrl_0_microblaze_mcs' is unconnected for instance 'mcs0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/system_axi_ddr_cntrl_0_ddr4_cal_riu.sv:227]
WARNING: [Synth 8-7071] port 'TRACE_data_write_value' of module 'system_axi_ddr_cntrl_0_microblaze_mcs' is unconnected for instance 'mcs0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/system_axi_ddr_cntrl_0_ddr4_cal_riu.sv:227]
WARNING: [Synth 8-7071] port 'TRACE_dcache_hit' of module 'system_axi_ddr_cntrl_0_microblaze_mcs' is unconnected for instance 'mcs0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/system_axi_ddr_cntrl_0_ddr4_cal_riu.sv:227]
WARNING: [Synth 8-7071] port 'TRACE_dcache_rdy' of module 'system_axi_ddr_cntrl_0_microblaze_mcs' is unconnected for instance 'mcs0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/system_axi_ddr_cntrl_0_ddr4_cal_riu.sv:227]
WARNING: [Synth 8-7071] port 'TRACE_dcache_read' of module 'system_axi_ddr_cntrl_0_microblaze_mcs' is unconnected for instance 'mcs0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/system_axi_ddr_cntrl_0_ddr4_cal_riu.sv:227]
WARNING: [Synth 8-7071] port 'TRACE_dcache_req' of module 'system_axi_ddr_cntrl_0_microblaze_mcs' is unconnected for instance 'mcs0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/system_axi_ddr_cntrl_0_ddr4_cal_riu.sv:227]
WARNING: [Synth 8-7071] port 'TRACE_delay_slot' of module 'system_axi_ddr_cntrl_0_microblaze_mcs' is unconnected for instance 'mcs0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/system_axi_ddr_cntrl_0_ddr4_cal_riu.sv:227]
WARNING: [Synth 8-7071] port 'TRACE_ex_piperun' of module 'system_axi_ddr_cntrl_0_microblaze_mcs' is unconnected for instance 'mcs0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/system_axi_ddr_cntrl_0_ddr4_cal_riu.sv:227]
WARNING: [Synth 8-7071] port 'TRACE_exception_kind' of module 'system_axi_ddr_cntrl_0_microblaze_mcs' is unconnected for instance 'mcs0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/system_axi_ddr_cntrl_0_ddr4_cal_riu.sv:227]
WARNING: [Synth 8-7071] port 'TRACE_exception_taken' of module 'system_axi_ddr_cntrl_0_microblaze_mcs' is unconnected for instance 'mcs0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/system_axi_ddr_cntrl_0_ddr4_cal_riu.sv:227]
WARNING: [Synth 8-7071] port 'TRACE_icache_hit' of module 'system_axi_ddr_cntrl_0_microblaze_mcs' is unconnected for instance 'mcs0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/system_axi_ddr_cntrl_0_ddr4_cal_riu.sv:227]
WARNING: [Synth 8-7071] port 'TRACE_icache_rdy' of module 'system_axi_ddr_cntrl_0_microblaze_mcs' is unconnected for instance 'mcs0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/system_axi_ddr_cntrl_0_ddr4_cal_riu.sv:227]
WARNING: [Synth 8-7071] port 'TRACE_icache_req' of module 'system_axi_ddr_cntrl_0_microblaze_mcs' is unconnected for instance 'mcs0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/system_axi_ddr_cntrl_0_ddr4_cal_riu.sv:227]
WARNING: [Synth 8-7071] port 'TRACE_instruction' of module 'system_axi_ddr_cntrl_0_microblaze_mcs' is unconnected for instance 'mcs0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/system_axi_ddr_cntrl_0_ddr4_cal_riu.sv:227]
WARNING: [Synth 8-7071] port 'TRACE_jump_hit' of module 'system_axi_ddr_cntrl_0_microblaze_mcs' is unconnected for instance 'mcs0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/system_axi_ddr_cntrl_0_ddr4_cal_riu.sv:227]
WARNING: [Synth 8-7071] port 'TRACE_jump_taken' of module 'system_axi_ddr_cntrl_0_microblaze_mcs' is unconnected for instance 'mcs0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/system_axi_ddr_cntrl_0_ddr4_cal_riu.sv:227]
WARNING: [Synth 8-7071] port 'TRACE_mb_halted' of module 'system_axi_ddr_cntrl_0_microblaze_mcs' is unconnected for instance 'mcs0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/system_axi_ddr_cntrl_0_ddr4_cal_riu.sv:227]
WARNING: [Synth 8-7071] port 'TRACE_mem_piperun' of module 'system_axi_ddr_cntrl_0_microblaze_mcs' is unconnected for instance 'mcs0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/system_axi_ddr_cntrl_0_ddr4_cal_riu.sv:227]
WARNING: [Synth 8-7071] port 'TRACE_msr_reg' of module 'system_axi_ddr_cntrl_0_microblaze_mcs' is unconnected for instance 'mcs0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/system_axi_ddr_cntrl_0_ddr4_cal_riu.sv:227]
WARNING: [Synth 8-7071] port 'TRACE_new_reg_value' of module 'system_axi_ddr_cntrl_0_microblaze_mcs' is unconnected for instance 'mcs0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/system_axi_ddr_cntrl_0_ddr4_cal_riu.sv:227]
WARNING: [Synth 8-7071] port 'TRACE_of_piperun' of module 'system_axi_ddr_cntrl_0_microblaze_mcs' is unconnected for instance 'mcs0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/system_axi_ddr_cntrl_0_ddr4_cal_riu.sv:227]
WARNING: [Synth 8-7071] port 'TRACE_pid_reg' of module 'system_axi_ddr_cntrl_0_microblaze_mcs' is unconnected for instance 'mcs0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/system_axi_ddr_cntrl_0_ddr4_cal_riu.sv:227]
WARNING: [Synth 8-7071] port 'TRACE_reg_addr' of module 'system_axi_ddr_cntrl_0_microblaze_mcs' is unconnected for instance 'mcs0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/system_axi_ddr_cntrl_0_ddr4_cal_riu.sv:227]
WARNING: [Synth 8-7071] port 'TRACE_reg_write' of module 'system_axi_ddr_cntrl_0_microblaze_mcs' is unconnected for instance 'mcs0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/system_axi_ddr_cntrl_0_ddr4_cal_riu.sv:227]
WARNING: [Synth 8-7071] port 'TRACE_valid_instr' of module 'system_axi_ddr_cntrl_0_microblaze_mcs' is unconnected for instance 'mcs0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/system_axi_ddr_cntrl_0_ddr4_cal_riu.sv:227]
WARNING: [Synth 8-7023] instance 'mcs0' of module 'system_axi_ddr_cntrl_0_microblaze_mcs' has 40 connections declared, but only 11 given [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/system_axi_ddr_cntrl_0_ddr4_cal_riu.sv:227]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ddr_cntrl_0_ddr4_cal_riu' (161#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/system_axi_ddr_cntrl_0_ddr4_cal_riu.sv:89]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_cal_sync__parameterized4' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_cal_sync__parameterized4' (161#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_cal_sync__parameterized5' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_cal_sync__parameterized5' (161#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_cal_sync__parameterized6' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_cal_sync__parameterized6' (161#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_cal_sync__parameterized7' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_cal_sync__parameterized7' (161#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_cal_sync__parameterized8' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_cal_sync__parameterized8' (161#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_cal_sync__parameterized9' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_cal_sync__parameterized9' (161#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ddr_cntrl_0_ddr4_mem_intfc' (162#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ip_top/system_axi_ddr_cntrl_0_ddr4_mem_intfc.sv:70]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_axi' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi.sv:83]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_axi_register_slice' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_register_slice.sv:78]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_axic_register_slice' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axic_register_slice.sv:77]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_axic_register_slice' (163#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axic_register_slice.sv:77]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_axic_register_slice__parameterized0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axic_register_slice.sv:77]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_axic_register_slice__parameterized0' (163#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axic_register_slice.sv:77]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_axic_register_slice__parameterized1' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axic_register_slice.sv:77]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_axic_register_slice__parameterized1' (163#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axic_register_slice.sv:77]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_axic_register_slice__parameterized2' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axic_register_slice.sv:77]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_axic_register_slice__parameterized2' (163#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axic_register_slice.sv:77]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_axi_register_slice' (164#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_register_slice.sv:78]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_axi_aw_channel' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_aw_channel.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_axi_cmd_translator' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv:70]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_axi_incr_cmd' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv:76]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_axi_incr_cmd' (165#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv:76]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_axi_wrap_cmd' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv:111]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_axi_wrap_cmd' (166#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv:111]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_axi_cmd_translator' (167#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv:70]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_axi_wr_cmd_fsm' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_wr_cmd_fsm.sv:89]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_axi_wr_cmd_fsm' (168#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_wr_cmd_fsm.sv:89]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_axi_aw_channel' (169#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_aw_channel.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_axi_w_channel' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_w_channel.sv:76]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_axi_w_channel' (170#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_w_channel.sv:76]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_axi_b_channel' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_b_channel.sv:97]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_axi_fifo' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_fifo.sv:82]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_axi_fifo' (171#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_fifo.sv:82]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_axi_b_channel' (172#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_b_channel.sv:97]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_axi_ar_channel' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_ar_channel.sv:67]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_axi_cmd_translator__parameterized0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv:70]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_axi_incr_cmd__parameterized0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv:76]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_axi_incr_cmd__parameterized0' (172#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv:76]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_axi_wrap_cmd__parameterized0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv:111]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_axi_wrap_cmd__parameterized0' (172#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv:111]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_axi_cmd_translator__parameterized0' (172#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv:70]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_axi_cmd_fsm' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_cmd_fsm.sv:85]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_axi_cmd_fsm' (173#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_cmd_fsm.sv:85]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_axi_ar_channel' (174#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_ar_channel.sv:67]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_axi_r_channel' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_r_channel.sv:78]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_axi_fifo__parameterized0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_fifo.sv:82]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_axi_fifo__parameterized0' (174#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_fifo.sv:82]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_axi_fifo__parameterized1' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_fifo.sv:82]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_axi_fifo__parameterized1' (174#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_fifo.sv:82]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_axi_r_channel' (175#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_r_channel.sv:78]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_12_axi_cmd_arbiter' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_cmd_arbiter.sv:73]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_axi_cmd_arbiter' (176#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_cmd_arbiter.sv:73]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_12_axi' (177#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi.sv:83]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ddr_cntrl_0_ddr4' (178#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ip_top/system_axi_ddr_cntrl_0_ddr4.sv:165]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ddr_cntrl_0' (179#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ip_top/system_axi_ddr_cntrl_0.sv:73]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:25 ; elapsed = 00:01:28 . Memory (MB): peak = 1951.395 ; gain = 803.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:30 ; elapsed = 00:01:32 . Memory (MB): peak = 1970.145 ; gain = 822.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:30 ; elapsed = 00:01:32 . Memory (MB): peak = 1970.145 ; gain = 822.215
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1970.145 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1011 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_0/bd_02d8_microblaze_I_0.xdc] for cell 'inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_0/bd_02d8_microblaze_I_0.xdc] for cell 'inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_0/bd_02d8_microblaze_I_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_axi_ddr_cntrl_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_axi_ddr_cntrl_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_1/bd_02d8_rst_0_0_board.xdc] for cell 'inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_1/bd_02d8_rst_0_0_board.xdc] for cell 'inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_1/bd_02d8_rst_0_0.xdc] for cell 'inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_1/bd_02d8_rst_0_0.xdc] for cell 'inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_2/bd_02d8_ilmb_0.xdc] for cell 'inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_2/bd_02d8_ilmb_0.xdc] for cell 'inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_3/bd_02d8_dlmb_0.xdc] for cell 'inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_3/bd_02d8_dlmb_0.xdc] for cell 'inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_10/bd_02d8_iomodule_0_0_board.xdc] for cell 'inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_10/bd_02d8_iomodule_0_0_board.xdc] for cell 'inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_0/system_axi_ddr_cntrl_0_microblaze_mcs_board.xdc] for cell 'inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_0/system_axi_ddr_cntrl_0_microblaze_mcs_board.xdc] for cell 'inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc] for cell 'inst'
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc:257]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc:258]
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_axi_ddr_cntrl_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_axi_ddr_cntrl_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
write_xdc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2118.910 ; gain = 10.672
Parsing XDC File [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_axi_ddr_cntrl_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_axi_ddr_cntrl_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_axi_ddr_cntrl_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_axi_ddr_cntrl_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_axi_ddr_cntrl_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_board.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 2118.910 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 741 instances were transformed.
  BUFG => BUFGCE: 9 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  FDR => FDRE: 170 instances
  FDS => FDSE: 3 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 8 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  MULT_AND => LUT2: 1 instance 
  MUXCY_L => MUXCY: 189 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 204 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2120.715 ; gain = 1.805
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:19 ; elapsed = 00:02:19 . Memory (MB): peak = 2120.715 ; gain = 972.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-e
INFO: [Synth 8-802] inferred FSM for state register 'gr_cas_state_reg' in module 'ddr4_v2_2_12_mc_group'
INFO: [Synth 8-802] inferred FSM for state register 'grSt_reg' in module 'ddr4_v2_2_12_mc_group'
INFO: [Synth 8-802] inferred FSM for state register 'sre_sm_ps_reg' in module 'ddr4_v2_2_12_mc_ref'
INFO: [Synth 8-802] inferred FSM for state register 'periodic_state_reg' in module 'ddr4_v2_2_12_mc_periodic'
INFO: [Synth 8-802] inferred FSM for state register 'inject_state_reg' in module 'ddr4_v2_2_12_mc_periodic'
INFO: [Synth 8-802] inferred FSM for state register 'cplx_state_reg' in module 'ddr4_v2_2_12_cal_cplx'
INFO: [Synth 8-802] inferred FSM for state register 'seq_state_reg' in module 'ddr4_v2_2_12_cal_cplx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ddr4_v2_2_12_axi_r_channel'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                CAS_IDLE |                              000 |                              000
              RMW_RDWAIT |                              001 |                              010
            RMW_DATAWAIT |                              010 |                              011
              RMW_WRWAIT |                              011 |                              100
                CAS_WAIT |                              100 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gr_cas_state_reg' using encoding 'sequential' in module 'ddr4_v2_2_12_mc_group'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  grIDLE |                              110 |                              000
                grACCEPT |                              001 |                              001
               grPREWAIT |                              100 |                              010
               grAUTOPRE |                              101 |                              101
                   grACT |                              010 |                              100
               grACTWAIT |                              011 |                              011
                grCASFSM |                              000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'grSt_reg' using encoding 'sequential' in module 'ddr4_v2_2_12_mc_group'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             SRE_SM_IDLE |                         00000001 |                              000
              SRE_SM_REQ |                         00000010 |                              001
          SRE_SM_VT_STOP |                         00000100 |                              010
           SRE_SM_MC_CHK |                         00001000 |                              011
          SRE_SM_REF_REQ |                         00010000 |                              100
              SRE_SM_ISS |                         00100000 |                              101
             SRE_SM_WAIT |                         01000000 |                              110
             SRE_SM_DONE |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sre_sm_ps_reg' using encoding 'one-hot' in module 'ddr4_v2_2_12_mc_ref'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
                    INIT |                             0001 |                             0001
           WAIT_INTERVAL |                             0010 |                             0010
                READ_INJ |                             0011 |                             0011
           WAIT_READ_INJ |                             0100 |                             0100
                 GAP_INJ |                             0101 |                             0101
            WAIT_GAP_INJ |                             0110 |                             0110
           UPDATE_STATUS |                             0111 |                             0111
            CHECK_ENABLE |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'periodic_state_reg' using encoding 'sequential' in module 'ddr4_v2_2_12_mc_periodic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
      INJ_BLOCK_READ_CAS |                             0001 |                             0110
      INJ_WAIT_CAS_BLOCK |                             0010 |                             0111
            INJ_WAIT_REF |                             0011 |                             0001
           INJ_BLOCK_REF |                             0100 |                             0010
            INJ_BLOCK_NI |                             0101 |                             0011
           INJ_ISSUE_TXN |                             0110 |                             0100
     INJ_WAIT_TXN_RETURN |                             0111 |                             0101
                INJ_DONE |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'inject_state_reg' using encoding 'sequential' in module 'ddr4_v2_2_12_mc_periodic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SEQ_IDLE |                             0000 |                             0000
            SEQ_INIT_ROW |                             0001 |                             0001
            SEQ_INIT_COL |                             0010 |                             0010
           SEQ_ISSUE_ACT |                             0011 |                             0011
            SEQ_ACT_WAIT |                             0100 |                             0100
              SEQ_INC_BG |                             0101 |                             0101
             SEQ_INIT_BG |                             0110 |                             0110
           SEQ_ISSUE_CAS |                             0111 |                             0111
            SEQ_CAS_WAIT |                             1000 |                             1001
           SEQ_INIT_PREA |                             1001 |                             1010
          SEQ_ISSUE_PREA |                             1010 |                             1011
           SEQ_PREA_WAIT |                             1011 |                             1100
            SEQ_INC_PREA |                             1100 |                             1101
                SEQ_DONE |                             1101 |                             1111
             SEQ_INC_ROW |                             1110 |                             1110
            SEQ_GAP_WAIT |                             1111 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'seq_state_reg' using encoding 'sequential' in module 'ddr4_v2_2_12_cal_cplx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
                    INIT |                             0001 |                             0001
         WR_CAL_WR_START |                             0010 |                             0110
     WR_CAL_WR_WAIT_DONE |                             0011 |                             0111
         WR_CAL_DM_START |                             0100 |                             1000
     WR_CAL_DM_WAIT_DONE |                             0101 |                             1001
         WR_CAL_RD_START |                             0110 |                             1010
     WR_CAL_RD_WAIT_DONE |                             0111 |                             1011
         RD_CAL_WR_START |                             1000 |                             0010
     RD_CAL_WR_WAIT_DONE |                             1001 |                             0011
         RD_CAL_RD_START |                             1010 |                             0100
     RD_CAL_RD_WAIT_DONE |                             1011 |                             0101
             UPDATE_LOGS |                             1100 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cplx_state_reg' using encoding 'sequential' in module 'ddr4_v2_2_12_cal_cplx'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "ddr4_v2_2_12_bram_tdp:/mem_reg"
INFO: [Synth 8-3971] The signal "ddr4_v2_2_12_bram_tdp:/mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:55 ; elapsed = 00:02:58 . Memory (MB): peak = 2120.715 ; gain = 972.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 1     
	   2 Input   31 Bit       Adders := 2     
	   2 Input   18 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 3     
	   3 Input   15 Bit       Adders := 1     
	   3 Input   10 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 12    
	   2 Input    8 Bit       Adders := 17    
	   2 Input    7 Bit       Adders := 13    
	   2 Input    6 Bit       Adders := 96    
	   3 Input    5 Bit       Adders := 67    
	   2 Input    5 Bit       Adders := 118   
	   4 Input    5 Bit       Adders := 1     
	   3 Input    4 Bit       Adders := 128   
	   2 Input    4 Bit       Adders := 290   
	   4 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 7     
	   2 Input    2 Bit       Adders := 117   
	   4 Input    2 Bit       Adders := 4     
	   3 Input    2 Bit       Adders := 5     
	   2 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input    512 Bit         XORs := 1     
	   2 Input     64 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 87    
	   4 Input      1 Bit         XORs := 16    
	   3 Input      1 Bit         XORs := 1     
+---XORs : 
	               17 Bit    Wide XORs := 16    
	                2 Bit    Wide XORs := 16    
+---Registers : 
	             4096 Bit    Registers := 1     
	             1040 Bit    Registers := 1     
	              576 Bit    Registers := 1     
	              512 Bit    Registers := 12    
	              160 Bit    Registers := 2     
	              144 Bit    Registers := 1     
	              136 Bit    Registers := 1     
	              128 Bit    Registers := 5     
	              104 Bit    Registers := 5     
	               64 Bit    Registers := 29    
	               60 Bit    Registers := 1     
	               56 Bit    Registers := 1     
	               49 Bit    Registers := 40    
	               48 Bit    Registers := 16    
	               43 Bit    Registers := 3     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 60    
	               31 Bit    Registers := 4     
	               30 Bit    Registers := 16    
	               28 Bit    Registers := 5     
	               24 Bit    Registers := 74    
	               20 Bit    Registers := 9     
	               19 Bit    Registers := 192   
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 8     
	               16 Bit    Registers := 20    
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 3     
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 29    
	                9 Bit    Registers := 21    
	                8 Bit    Registers := 80    
	                7 Bit    Registers := 39    
	                6 Bit    Registers := 193   
	                5 Bit    Registers := 185   
	                4 Bit    Registers := 315   
	                3 Bit    Registers := 21    
	                2 Bit    Registers := 494   
	                1 Bit    Registers := 1331  
+---RAMs : 
	              36K Bit	(4096 X 9 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input  512 Bit        Muxes := 11    
	  16 Input  144 Bit        Muxes := 1     
	   2 Input  144 Bit        Muxes := 1     
	   2 Input  136 Bit        Muxes := 3     
	  16 Input  136 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 28    
	  50 Input   64 Bit        Muxes := 5     
	   3 Input   64 Bit        Muxes := 8     
	   2 Input   63 Bit        Muxes := 4     
	  50 Input   63 Bit        Muxes := 4     
	  12 Input   63 Bit        Muxes := 1     
	  11 Input   63 Bit        Muxes := 1     
	  10 Input   63 Bit        Muxes := 1     
	   9 Input   63 Bit        Muxes := 1     
	  50 Input   56 Bit        Muxes := 1     
	   2 Input   56 Bit        Muxes := 1     
	   3 Input   49 Bit        Muxes := 4     
	   2 Input   49 Bit        Muxes := 20    
	   4 Input   49 Bit        Muxes := 8     
	  50 Input   48 Bit        Muxes := 2     
	   3 Input   43 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 2     
	   3 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 26    
	  50 Input   32 Bit        Muxes := 1     
	  32 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 6     
	   2 Input   31 Bit        Muxes := 10    
	   2 Input   30 Bit        Muxes := 32    
	   2 Input   29 Bit        Muxes := 2     
	   2 Input   28 Bit        Muxes := 8     
	   2 Input   26 Bit        Muxes := 1     
	   4 Input   24 Bit        Muxes := 72    
	   2 Input   24 Bit        Muxes := 72    
	   2 Input   20 Bit        Muxes := 4     
	   4 Input   19 Bit        Muxes := 20    
	   2 Input   17 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 12    
	  16 Input   16 Bit        Muxes := 1     
	   3 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 10    
	   3 Input   14 Bit        Muxes := 1     
	  64 Input   12 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 74    
	   7 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 123   
	   4 Input    8 Bit        Muxes := 13    
	   3 Input    8 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 2     
	  16 Input    8 Bit        Muxes := 3     
	 188 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 7     
	  19 Input    7 Bit        Muxes := 1     
	   3 Input    7 Bit        Muxes := 2     
	 188 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 105   
	  16 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 164   
	   4 Input    5 Bit        Muxes := 34    
	   3 Input    5 Bit        Muxes := 7     
	  25 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 673   
	   4 Input    4 Bit        Muxes := 23    
	  13 Input    4 Bit        Muxes := 3     
	   3 Input    4 Bit        Muxes := 4     
	   5 Input    4 Bit        Muxes := 5     
	   9 Input    4 Bit        Muxes := 2     
	  16 Input    4 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 162   
	  14 Input    3 Bit        Muxes := 4     
	   8 Input    3 Bit        Muxes := 1     
	  13 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 283   
	  13 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 11    
	   4 Input    2 Bit        Muxes := 6     
	   3 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 1033  
	   4 Input    1 Bit        Muxes := 198   
	   5 Input    1 Bit        Muxes := 202   
	   7 Input    1 Bit        Muxes := 30    
	  13 Input    1 Bit        Muxes := 21    
	  19 Input    1 Bit        Muxes := 12    
	   9 Input    1 Bit        Muxes := 104   
	   3 Input    1 Bit        Muxes := 24    
	  16 Input    1 Bit        Muxes := 17    
	  50 Input    1 Bit        Muxes := 46    
	   6 Input    1 Bit        Muxes := 5     
	  32 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/u_ddr_cali_5/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg"
INFO: [Synth 8-3971] The signal "inst/u_ddr_cali_5/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-4471] merging register 'bgr[1].u_ddr_mc_group/ref_req_dly1_reg' into 'bgr[0].u_ddr_mc_group/ref_req_dly1_reg' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_group.sv:967]
INFO: [Synth 8-4471] merging register 'bgr[1].u_ddr_mc_group/ref_req_dly2_reg' into 'bgr[0].u_ddr_mc_group/ref_req_dly2_reg' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_group.sv:968]
INFO: [Synth 8-4471] merging register 'bgr[1].u_ddr_mc_group/ref_req_dly3_reg' into 'bgr[0].u_ddr_mc_group/ref_req_dly3_reg' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_group.sv:969]
INFO: [Synth 8-4471] merging register 'bgr[1].u_ddr_mc_group/ref_req_dly4_reg' into 'bgr[0].u_ddr_mc_group/ref_req_dly4_reg' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_group.sv:970]
INFO: [Synth 8-4471] merging register 'bgr[1].u_ddr_mc_group/cmd_l_rank_cas_reg[0:0]' into 'bgr[0].u_ddr_mc_group/cmd_l_rank_cas_reg[0:0]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_group.sv:884]
INFO: [Synth 8-4471] merging register 'bgr[2].u_ddr_mc_group/ref_req_dly1_reg' into 'bgr[0].u_ddr_mc_group/ref_req_dly1_reg' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_group.sv:967]
INFO: [Synth 8-4471] merging register 'bgr[2].u_ddr_mc_group/ref_req_dly2_reg' into 'bgr[0].u_ddr_mc_group/ref_req_dly2_reg' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_group.sv:968]
INFO: [Synth 8-4471] merging register 'bgr[2].u_ddr_mc_group/ref_req_dly3_reg' into 'bgr[0].u_ddr_mc_group/ref_req_dly3_reg' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_group.sv:969]
INFO: [Synth 8-4471] merging register 'bgr[2].u_ddr_mc_group/ref_req_dly4_reg' into 'bgr[0].u_ddr_mc_group/ref_req_dly4_reg' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_group.sv:970]
INFO: [Synth 8-4471] merging register 'bgr[2].u_ddr_mc_group/cmd_l_rank_cas_reg[0:0]' into 'bgr[0].u_ddr_mc_group/cmd_l_rank_cas_reg[0:0]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_group.sv:884]
INFO: [Synth 8-4471] merging register 'bgr[3].u_ddr_mc_group/ref_req_dly1_reg' into 'bgr[0].u_ddr_mc_group/ref_req_dly1_reg' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_group.sv:967]
INFO: [Synth 8-4471] merging register 'bgr[3].u_ddr_mc_group/ref_req_dly2_reg' into 'bgr[0].u_ddr_mc_group/ref_req_dly2_reg' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_group.sv:968]
INFO: [Synth 8-4471] merging register 'bgr[3].u_ddr_mc_group/ref_req_dly3_reg' into 'bgr[0].u_ddr_mc_group/ref_req_dly3_reg' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_group.sv:969]
INFO: [Synth 8-4471] merging register 'bgr[3].u_ddr_mc_group/ref_req_dly4_reg' into 'bgr[0].u_ddr_mc_group/ref_req_dly4_reg' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_group.sv:970]
INFO: [Synth 8-4471] merging register 'bgr[3].u_ddr_mc_group/cmd_l_rank_cas_reg[0:0]' into 'bgr[0].u_ddr_mc_group/cmd_l_rank_cas_reg[0:0]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_group.sv:884]
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port O4[3] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port O4[2] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port O4[1] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port O4[0] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port ecc_err_addr[51] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port ecc_err_addr[50] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port ecc_err_addr[49] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port ecc_err_addr[48] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port ecc_err_addr[47] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port ecc_err_addr[46] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port ecc_err_addr[45] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port ecc_err_addr[44] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port ecc_err_addr[43] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port ecc_err_addr[42] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port ecc_err_addr[41] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port ecc_err_addr[40] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port ecc_err_addr[39] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port ecc_err_addr[38] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port ecc_err_addr[37] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port ecc_err_addr[36] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port ecc_err_addr[35] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port ecc_err_addr[34] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port ecc_err_addr[33] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port ecc_err_addr[32] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port ecc_err_addr[31] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port ecc_err_addr[30] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port ecc_err_addr[29] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port ecc_err_addr[28] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port ecc_err_addr[27] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port ecc_err_addr[26] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port ecc_err_addr[25] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port ecc_err_addr[24] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port ecc_err_addr[23] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port ecc_err_addr[22] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port ecc_err_addr[21] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port ecc_err_addr[20] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port ecc_err_addr[19] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port ecc_err_addr[18] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port ecc_err_addr[17] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port ecc_err_addr[16] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port ecc_err_addr[15] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port ecc_err_addr[14] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port ecc_err_addr[13] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port ecc_err_addr[12] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port ecc_err_addr[11] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port ecc_err_addr[10] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port ecc_err_addr[9] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port ecc_err_addr[8] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port ecc_err_addr[7] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port ecc_err_addr[6] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port ecc_err_addr[5] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port ecc_err_addr[4] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port ecc_err_addr[3] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port ecc_err_addr[2] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port ecc_err_addr[1] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port ecc_err_addr[0] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port eccSingle[7] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port eccSingle[6] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port eccSingle[5] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port eccSingle[4] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port eccSingle[3] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port eccSingle[2] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port eccSingle[1] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port eccSingle[0] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port eccMultiple[7] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port eccMultiple[6] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port eccMultiple[5] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port eccMultiple[4] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port eccMultiple[3] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port eccMultiple[2] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port eccMultiple[1] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB0 has port eccMultiple[0] driven by constant 0
WARNING: [Synth 8-7129] Port winGroupAT[1] in module ddr4_v2_2_12_mc_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port win_group_cas[1] in module ddr4_v2_2_12_mc_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port winGroupPT[1] in module ddr4_v2_2_12_mc_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port winPortC[3] in module ddr4_v2_2_12_mc_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port winPortC[2] in module ddr4_v2_2_12_mc_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port winPortC[1] in module ddr4_v2_2_12_mc_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port winPortC[0] in module ddr4_v2_2_12_mc_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port winLRankAT[0] in module ddr4_v2_2_12_mc_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port win_l_rank_cas[0] in module ddr4_v2_2_12_mc_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port winLRankPT[0] in module ddr4_v2_2_12_mc_ctl is either unconnected or has no load
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][7]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][5]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][4]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][3]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][2]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][1]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_ctl/\u_ddr_mc_odt/odt_shift_reg[0][0] )
INFO: [Synth 8-3886] merging instance 'bgr[3].u_ddr_mc_group/periodic_read_address_reg[47]' (FDRE) to 'bgr[3].u_ddr_mc_group/periodic_read_address_reg[45]'
INFO: [Synth 8-3886] merging instance 'bgr[2].u_ddr_mc_group/periodic_read_address_reg[47]' (FDRE) to 'bgr[2].u_ddr_mc_group/periodic_read_address_reg[45]'
INFO: [Synth 8-3886] merging instance 'bgr[1].u_ddr_mc_group/periodic_read_address_reg[47]' (FDRE) to 'bgr[1].u_ddr_mc_group/periodic_read_address_reg[45]'
INFO: [Synth 8-3886] merging instance 'bgr[0].u_ddr_mc_group/periodic_read_address_reg[47]' (FDRE) to 'bgr[0].u_ddr_mc_group/periodic_read_address_reg[45]'
INFO: [Synth 8-3886] merging instance 'bgr[3].u_ddr_mc_group/periodic_read_address_reg[48]' (FDSE) to 'bgr[3].u_ddr_mc_group/periodic_read_address_reg[44]'
INFO: [Synth 8-3886] merging instance 'bgr[2].u_ddr_mc_group/periodic_read_address_reg[48]' (FDSE) to 'bgr[2].u_ddr_mc_group/periodic_read_address_reg[44]'
INFO: [Synth 8-3886] merging instance 'bgr[1].u_ddr_mc_group/periodic_read_address_reg[48]' (FDSE) to 'bgr[1].u_ddr_mc_group/periodic_read_address_reg[44]'
INFO: [Synth 8-3886] merging instance 'bgr[0].u_ddr_mc_group/periodic_read_address_reg[48]' (FDSE) to 'bgr[0].u_ddr_mc_group/periodic_read_address_reg[44]'
INFO: [Synth 8-3886] merging instance 'bgr[0].u_ddr_mc_group/periodic_read_address_reg[45]' (FDRE) to 'bgr[0].u_ddr_mc_group/periodic_read_address_reg[46]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[0].u_ddr_mc_group/periodic_read_address_reg[46] )
INFO: [Synth 8-3886] merging instance 'bgr[1].u_ddr_mc_group/periodic_read_address_reg[45]' (FDRE) to 'bgr[1].u_ddr_mc_group/periodic_read_address_reg[46]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/periodic_read_address_reg[46] )
INFO: [Synth 8-3886] merging instance 'bgr[2].u_ddr_mc_group/periodic_read_address_reg[45]' (FDRE) to 'bgr[2].u_ddr_mc_group/periodic_read_address_reg[46]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/periodic_read_address_reg[46] )
INFO: [Synth 8-3886] merging instance 'bgr[3].u_ddr_mc_group/periodic_read_address_reg[45]' (FDRE) to 'bgr[3].u_ddr_mc_group/periodic_read_address_reg[46]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/periodic_read_address_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_ref/\int_refLRank_reg[0] )
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ref/mcCKc_reg[0]' (FD) to 'u_ddr_mc_ref/mcCKt_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ref/mcCKc_reg[1]' (FD) to 'u_ddr_mc_ref/mcCKt_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ref/mcCKc_reg[2]' (FD) to 'u_ddr_mc_ref/mcCKt_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ref/mcCKc_reg[3]' (FD) to 'u_ddr_mc_ref/mcCKt_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ref/mcCKc_reg[4]' (FD) to 'u_ddr_mc_ref/mcCKt_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ref/mcCKc_reg[5]' (FD) to 'u_ddr_mc_ref/mcCKt_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ref/mcCKc_reg[6]' (FD) to 'u_ddr_mc_ref/mcCKt_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ref/mcCKc_reg[7]' (FD) to 'u_ddr_mc_ref/mcCKt_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ref/mcCKt_reg[0]' (FD) to 'u_ddr_mc_ref/mcCKt_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ref/mcCKt_reg[1]' (FD) to 'u_ddr_mc_ref/mcCKt_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ref/mcCKt_reg[2]' (FD) to 'u_ddr_mc_ref/mcCKt_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ref/mcCKt_reg[3]' (FD) to 'u_ddr_mc_ref/mcCKt_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ref/mcCKt_reg[4]' (FD) to 'u_ddr_mc_ref/mcCKt_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ref/mcCKt_reg[5]' (FD) to 'u_ddr_mc_ref/mcCKt_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_mc_ref/\mcCKt_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_ref/\mcCKt_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[0].u_ddr_mc_group/cmdLRankP_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/cmdLRankP_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/cmdLRankP_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/cmdLRankP_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[0].u_ddr_mc_group/cmd_l_rank_cas_reg[0] )
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][6]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][15]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][14]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][13]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][12]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][11]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][9]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][23]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][22]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][21]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][19]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][18]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][17]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][16]'
INFO: [Synth 8-3886] merging instance 'bgr[0].u_ddr_mc_group/ref_req_dly1_reg' (FD) to 'bgr[1].u_ddr_mc_group/periodic_read_or_ref_block_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/periodic_read_block_dly1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/periodic_read_block_dly1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/periodic_read_block_dly1_reg )
INFO: [Synth 8-3886] merging instance 'bgr[1].u_ddr_mc_group/periodic_read_or_ref_block_reg' (FD) to 'bgr[2].u_ddr_mc_group/periodic_read_or_ref_block_reg'
INFO: [Synth 8-3886] merging instance 'bgr[2].u_ddr_mc_group/periodic_read_or_ref_block_reg' (FD) to 'bgr[3].u_ddr_mc_group/periodic_read_or_ref_block_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/periodic_read_block_dly2_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/periodic_read_block_dly2_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/periodic_read_block_dly2_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/periodic_read_block_dly3_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/periodic_read_block_dly3_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/periodic_read_block_dly3_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/txn_fifo_output_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/txn_fifo_output_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/txn_fifo_output_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/periodic_read_push_safe_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/select_periodic_read_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/periodic_read_push_safe_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/select_periodic_read_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/periodic_read_push_safe_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/select_periodic_read_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/txn_fifo_output_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/txn_fifo_output_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/txn_fifo_output_reg[3] )
INFO: [Synth 8-3886] merging instance 'bgr[3].u_ddr_mc_group/cas_pend_fifo_reg[3][48]' (FDE) to 'bgr[3].u_ddr_mc_group/cas_pend_fifo_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'bgr[3].u_ddr_mc_group/cas_pend_fifo_reg[2][48]' (FDE) to 'bgr[3].u_ddr_mc_group/cas_pend_fifo_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'bgr[3].u_ddr_mc_group/cas_pend_fifo_reg[1][48]' (FDE) to 'bgr[3].u_ddr_mc_group/cas_pend_fifo_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'bgr[3].u_ddr_mc_group/cas_pend_fifo_reg[0][48]' (FDE) to 'bgr[3].u_ddr_mc_group/cas_pend_fifo_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'bgr[2].u_ddr_mc_group/cas_pend_fifo_reg[3][48]' (FDE) to 'bgr[2].u_ddr_mc_group/cas_pend_fifo_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'bgr[2].u_ddr_mc_group/cas_pend_fifo_reg[2][48]' (FDE) to 'bgr[2].u_ddr_mc_group/cas_pend_fifo_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'bgr[2].u_ddr_mc_group/cas_pend_fifo_reg[1][48]' (FDE) to 'bgr[2].u_ddr_mc_group/cas_pend_fifo_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'bgr[2].u_ddr_mc_group/cas_pend_fifo_reg[0][48]' (FDE) to 'bgr[2].u_ddr_mc_group/cas_pend_fifo_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'bgr[1].u_ddr_mc_group/cas_pend_fifo_reg[3][48]' (FDE) to 'bgr[1].u_ddr_mc_group/cas_pend_fifo_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'bgr[1].u_ddr_mc_group/cas_pend_fifo_reg[2][48]' (FDE) to 'bgr[1].u_ddr_mc_group/cas_pend_fifo_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'bgr[1].u_ddr_mc_group/cas_pend_fifo_reg[1][48]' (FDE) to 'bgr[1].u_ddr_mc_group/cas_pend_fifo_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'bgr[1].u_ddr_mc_group/cas_pend_fifo_reg[0][48]' (FDE) to 'bgr[1].u_ddr_mc_group/cas_pend_fifo_reg[0][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/cas_pend_fifo_reg[3][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/cas_pend_fifo_reg[2][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/cas_pend_fifo_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/cas_pend_fifo_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/cas_pend_fifo_reg[3][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/cas_pend_fifo_reg[2][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/cas_pend_fifo_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/cas_pend_fifo_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/cas_pend_fifo_reg[3][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/cas_pend_fifo_reg[2][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/cas_pend_fifo_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/cas_pend_fifo_reg[0][3] )
INFO: [Synth 8-4471] merging register 'wtrs[1].u_ddr_mc_wtr/casSlot2_dly_reg' into 'wtrs[0].u_ddr_mc_wtr/casSlot2_dly_reg' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_wtr.sv:110]
INFO: [Synth 8-4471] merging register 'wtrs[2].u_ddr_mc_wtr/casSlot2_dly_reg' into 'wtrs[0].u_ddr_mc_wtr/casSlot2_dly_reg' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_wtr.sv:110]
INFO: [Synth 8-4471] merging register 'wtrs[3].u_ddr_mc_wtr/casSlot2_dly_reg' into 'wtrs[0].u_ddr_mc_wtr/casSlot2_dly_reg' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_wtr.sv:110]
INFO: [Synth 8-4471] merging register 'u_ddr_mc_periodic/periodic_config_read_enable_reg' into 'u_ddr_mc_periodic/periodic_config_gap_enable_reg' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_periodic.sv:235]
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB1 has port win_l_rank_cas[0] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_12_mc__GB1 has port readMode driven by constant 0
WARNING: [Synth 8-3936] Found unconnected internal register 'wr_cas_delay_line_ff_reg' and it is trimmed from '14' to '13' bits. [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:702]
WARNING: [Synth 8-7129] Port cplx_config[31] in module ddr4_v2_2_12_cal_cplx is either unconnected or has no load
WARNING: [Synth 8-7129] Port cplx_config[30] in module ddr4_v2_2_12_cal_cplx is either unconnected or has no load
WARNING: [Synth 8-7129] Port cplx_config[29] in module ddr4_v2_2_12_cal_cplx is either unconnected or has no load
WARNING: [Synth 8-7129] Port cplx_config[28] in module ddr4_v2_2_12_cal_cplx is either unconnected or has no load
WARNING: [Synth 8-7129] Port cplx_config[27] in module ddr4_v2_2_12_cal_cplx is either unconnected or has no load
WARNING: [Synth 8-7129] Port cplx_config[26] in module ddr4_v2_2_12_cal_cplx is either unconnected or has no load
WARNING: [Synth 8-7129] Port cplx_config[25] in module ddr4_v2_2_12_cal_cplx is either unconnected or has no load
WARNING: [Synth 8-7129] Port cplx_config[24] in module ddr4_v2_2_12_cal_cplx is either unconnected or has no load
WARNING: [Synth 8-7129] Port cplx_config[23] in module ddr4_v2_2_12_cal_cplx is either unconnected or has no load
WARNING: [Synth 8-7129] Port cplx_config[22] in module ddr4_v2_2_12_cal_cplx is either unconnected or has no load
WARNING: [Synth 8-7129] Port cplx_config[21] in module ddr4_v2_2_12_cal_cplx is either unconnected or has no load
WARNING: [Synth 8-7129] Port cplx_config[20] in module ddr4_v2_2_12_cal_cplx is either unconnected or has no load
WARNING: [Synth 8-7129] Port cplx_config[19] in module ddr4_v2_2_12_cal_cplx is either unconnected or has no load
WARNING: [Synth 8-7129] Port cplx_config[18] in module ddr4_v2_2_12_cal_cplx is either unconnected or has no load
WARNING: [Synth 8-7129] Port cplx_config[17] in module ddr4_v2_2_12_cal_cplx is either unconnected or has no load
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/wr_cas_delay_line_ff_reg[0]' (FD) to 'u_ddr_cal_cplx/cplx_issue_cas_wr_reg'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_DMOut_n_reg[0]' (FDR) to 'u_ddr_cal_cplx/cplx_DMOut_n_reg[56]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_DMOut_n_reg[1]' (FDR) to 'u_ddr_cal_cplx/cplx_DMOut_n_reg[57]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_DMOut_n_reg[2]' (FDR) to 'u_ddr_cal_cplx/cplx_DMOut_n_reg[58]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_DMOut_n_reg[3]' (FDR) to 'u_ddr_cal_cplx/cplx_DMOut_n_reg[59]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_DMOut_n_reg[4]' (FDR) to 'u_ddr_cal_cplx/cplx_DMOut_n_reg[60]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_DMOut_n_reg[5]' (FDR) to 'u_ddr_cal_cplx/cplx_DMOut_n_reg[61]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_DMOut_n_reg[6]' (FDR) to 'u_ddr_cal_cplx/cplx_DMOut_n_reg[62]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_DMOut_n_reg[7]' (FDR) to 'u_ddr_cal_cplx/cplx_DMOut_n_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_DMOut_n_reg[8]' (FDR) to 'u_ddr_cal_cplx/cplx_DMOut_n_reg[56]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_DMOut_n_reg[9]' (FDR) to 'u_ddr_cal_cplx/cplx_DMOut_n_reg[57]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_DMOut_n_reg[10]' (FDR) to 'u_ddr_cal_cplx/cplx_DMOut_n_reg[58]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_DMOut_n_reg[11]' (FDR) to 'u_ddr_cal_cplx/cplx_DMOut_n_reg[59]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_DMOut_n_reg[12]' (FDR) to 'u_ddr_cal_cplx/cplx_DMOut_n_reg[60]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_DMOut_n_reg[13]' (FDR) to 'u_ddr_cal_cplx/cplx_DMOut_n_reg[61]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_DMOut_n_reg[14]' (FDR) to 'u_ddr_cal_cplx/cplx_DMOut_n_reg[62]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_DMOut_n_reg[15]' (FDR) to 'u_ddr_cal_cplx/cplx_DMOut_n_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_DMOut_n_reg[16]' (FDR) to 'u_ddr_cal_cplx/cplx_DMOut_n_reg[56]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_DMOut_n_reg[17]' (FDR) to 'u_ddr_cal_cplx/cplx_DMOut_n_reg[57]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_DMOut_n_reg[18]' (FDR) to 'u_ddr_cal_cplx/cplx_DMOut_n_reg[58]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_DMOut_n_reg[19]' (FDR) to 'u_ddr_cal_cplx/cplx_DMOut_n_reg[59]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_DMOut_n_reg[20]' (FDR) to 'u_ddr_cal_cplx/cplx_DMOut_n_reg[60]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_DMOut_n_reg[21]' (FDR) to 'u_ddr_cal_cplx/cplx_DMOut_n_reg[61]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_DMOut_n_reg[22]' (FDR) to 'u_ddr_cal_cplx/cplx_DMOut_n_reg[62]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_DMOut_n_reg[23]' (FDR) to 'u_ddr_cal_cplx/cplx_DMOut_n_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_DMOut_n_reg[24]' (FDR) to 'u_ddr_cal_cplx/cplx_DMOut_n_reg[56]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_DMOut_n_reg[25]' (FDR) to 'u_ddr_cal_cplx/cplx_DMOut_n_reg[57]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_DMOut_n_reg[26]' (FDR) to 'u_ddr_cal_cplx/cplx_DMOut_n_reg[58]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_DMOut_n_reg[27]' (FDR) to 'u_ddr_cal_cplx/cplx_DMOut_n_reg[59]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_DMOut_n_reg[28]' (FDR) to 'u_ddr_cal_cplx/cplx_DMOut_n_reg[60]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_DMOut_n_reg[29]' (FDR) to 'u_ddr_cal_cplx/cplx_DMOut_n_reg[61]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_DMOut_n_reg[30]' (FDR) to 'u_ddr_cal_cplx/cplx_DMOut_n_reg[62]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_DMOut_n_reg[31]' (FDR) to 'u_ddr_cal_cplx/cplx_DMOut_n_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_DMOut_n_reg[32]' (FDR) to 'u_ddr_cal_cplx/cplx_DMOut_n_reg[56]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_DMOut_n_reg[33]' (FDR) to 'u_ddr_cal_cplx/cplx_DMOut_n_reg[57]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_DMOut_n_reg[34]' (FDR) to 'u_ddr_cal_cplx/cplx_DMOut_n_reg[58]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_DMOut_n_reg[35]' (FDR) to 'u_ddr_cal_cplx/cplx_DMOut_n_reg[59]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_DMOut_n_reg[36]' (FDR) to 'u_ddr_cal_cplx/cplx_DMOut_n_reg[60]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_DMOut_n_reg[37]' (FDR) to 'u_ddr_cal_cplx/cplx_DMOut_n_reg[61]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_DMOut_n_reg[38]' (FDR) to 'u_ddr_cal_cplx/cplx_DMOut_n_reg[62]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_DMOut_n_reg[39]' (FDR) to 'u_ddr_cal_cplx/cplx_DMOut_n_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_DMOut_n_reg[40]' (FDR) to 'u_ddr_cal_cplx/cplx_DMOut_n_reg[56]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_DMOut_n_reg[41]' (FDR) to 'u_ddr_cal_cplx/cplx_DMOut_n_reg[57]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_DMOut_n_reg[42]' (FDR) to 'u_ddr_cal_cplx/cplx_DMOut_n_reg[58]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_DMOut_n_reg[43]' (FDR) to 'u_ddr_cal_cplx/cplx_DMOut_n_reg[59]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_DMOut_n_reg[44]' (FDR) to 'u_ddr_cal_cplx/cplx_DMOut_n_reg[60]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_DMOut_n_reg[45]' (FDR) to 'u_ddr_cal_cplx/cplx_DMOut_n_reg[61]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_DMOut_n_reg[46]' (FDR) to 'u_ddr_cal_cplx/cplx_DMOut_n_reg[62]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_DMOut_n_reg[47]' (FDR) to 'u_ddr_cal_cplx/cplx_DMOut_n_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_DMOut_n_reg[48]' (FDR) to 'u_ddr_cal_cplx/cplx_DMOut_n_reg[56]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_DMOut_n_reg[49]' (FDR) to 'u_ddr_cal_cplx/cplx_DMOut_n_reg[57]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_DMOut_n_reg[50]' (FDR) to 'u_ddr_cal_cplx/cplx_DMOut_n_reg[58]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_DMOut_n_reg[51]' (FDR) to 'u_ddr_cal_cplx/cplx_DMOut_n_reg[59]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_DMOut_n_reg[52]' (FDR) to 'u_ddr_cal_cplx/cplx_DMOut_n_reg[60]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_DMOut_n_reg[53]' (FDR) to 'u_ddr_cal_cplx/cplx_DMOut_n_reg[61]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_DMOut_n_reg[54]' (FDR) to 'u_ddr_cal_cplx/cplx_DMOut_n_reg[62]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_DMOut_n_reg[55]' (FDR) to 'u_ddr_cal_cplx/cplx_DMOut_n_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_BG_cmd_reg[0]' (FD) to 'u_ddr_cal_cplx/cplx_BA_cmd_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_ADR_cmd_reg[9]' (FDR) to 'u_ddr_cal_cplx/cplx_ADR_cmd_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_ADR_cmd_reg[10]' (FDR) to 'u_ddr_cal_cplx/cplx_ADR_cmd_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_ADR_cmd_reg[11]' (FDR) to 'u_ddr_cal_cplx/cplx_ADR_cmd_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_ADR_cmd_reg[12]' (FDR) to 'u_ddr_cal_cplx/cplx_ADR_cmd_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_ADR_cmd_reg[13]' (FDR) to 'u_ddr_cal_cplx/cplx_ADR_cmd_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_ADR_cmd_reg[14]' (FDR) to 'u_ddr_cal_cplx/cplx_ADR_cmd_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_ADR_cmd_reg[15]' (FDR) to 'u_ddr_cal_cplx/cplx_ADR_cmd_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_ADR_cmd_reg[16] )
INFO: [Synth 8-3886] merging instance 'clb2phy_wrcs1_low_reg[0]' (FDRE) to 'clb2phy_wrcs1_low_reg[31]'
INFO: [Synth 8-3886] merging instance 'clb2phy_wrcs1_low_reg[1]' (FDRE) to 'clb2phy_wrcs1_low_reg[31]'
INFO: [Synth 8-3886] merging instance 'clb2phy_wrcs1_low_reg[2]' (FDRE) to 'clb2phy_wrcs1_low_reg[31]'
INFO: [Synth 8-3886] merging instance 'clb2phy_wrcs1_low_reg[3]' (FDRE) to 'clb2phy_wrcs1_low_reg[31]'
INFO: [Synth 8-3886] merging instance 'clb2phy_wrcs1_low_reg[4]' (FDRE) to 'clb2phy_wrcs1_low_reg[31]'
INFO: [Synth 8-3886] merging instance 'clb2phy_wrcs1_low_reg[5]' (FDRE) to 'clb2phy_wrcs1_low_reg[31]'
INFO: [Synth 8-3886] merging instance 'clb2phy_wrcs1_low_reg[6]' (FDRE) to 'clb2phy_wrcs1_low_reg[31]'
INFO: [Synth 8-3886] merging instance 'clb2phy_wrcs1_low_reg[7]' (FDRE) to 'clb2phy_wrcs1_low_reg[31]'
INFO: [Synth 8-3886] merging instance 'clb2phy_wrcs1_low_reg[8]' (FDRE) to 'clb2phy_wrcs1_low_reg[31]'
INFO: [Synth 8-3886] merging instance 'clb2phy_wrcs1_low_reg[9]' (FDRE) to 'clb2phy_wrcs1_low_reg[31]'
INFO: [Synth 8-3886] merging instance 'clb2phy_wrcs1_low_reg[10]' (FDRE) to 'clb2phy_wrcs1_low_reg[31]'
INFO: [Synth 8-3886] merging instance 'clb2phy_wrcs1_low_reg[11]' (FDRE) to 'clb2phy_wrcs1_low_reg[31]'
INFO: [Synth 8-3886] merging instance 'clb2phy_wrcs1_low_reg[12]' (FDRE) to 'clb2phy_wrcs1_low_reg[31]'
INFO: [Synth 8-3886] merging instance 'clb2phy_wrcs1_low_reg[13]' (FDRE) to 'clb2phy_wrcs1_low_reg[31]'
INFO: [Synth 8-3886] merging instance 'clb2phy_wrcs1_low_reg[14]' (FDRE) to 'clb2phy_wrcs1_low_reg[31]'
INFO: [Synth 8-3886] merging instance 'clb2phy_wrcs1_low_reg[15]' (FDRE) to 'clb2phy_wrcs1_low_reg[31]'
INFO: [Synth 8-3886] merging instance 'clb2phy_wrcs1_low_reg[16]' (FDRE) to 'clb2phy_wrcs1_low_reg[31]'
INFO: [Synth 8-3886] merging instance 'clb2phy_wrcs1_low_reg[17]' (FDRE) to 'clb2phy_wrcs1_low_reg[31]'
INFO: [Synth 8-3886] merging instance 'clb2phy_wrcs1_low_reg[18]' (FDRE) to 'clb2phy_wrcs1_low_reg[31]'
INFO: [Synth 8-3886] merging instance 'clb2phy_wrcs1_low_reg[19]' (FDRE) to 'clb2phy_wrcs1_low_reg[31]'
INFO: [Synth 8-3886] merging instance 'clb2phy_wrcs1_low_reg[20]' (FDRE) to 'clb2phy_wrcs1_low_reg[31]'
INFO: [Synth 8-3886] merging instance 'clb2phy_wrcs1_low_reg[21]' (FDRE) to 'clb2phy_wrcs1_low_reg[31]'
INFO: [Synth 8-3886] merging instance 'clb2phy_wrcs1_low_reg[22]' (FDRE) to 'clb2phy_wrcs1_low_reg[31]'
INFO: [Synth 8-3886] merging instance 'clb2phy_wrcs1_low_reg[23]' (FDRE) to 'clb2phy_wrcs1_low_reg[31]'
INFO: [Synth 8-3886] merging instance 'clb2phy_wrcs1_low_reg[24]' (FDRE) to 'clb2phy_wrcs1_low_reg[31]'
INFO: [Synth 8-3886] merging instance 'clb2phy_wrcs1_low_reg[25]' (FDRE) to 'clb2phy_wrcs1_low_reg[31]'
INFO: [Synth 8-3886] merging instance 'clb2phy_wrcs1_low_reg[26]' (FDRE) to 'clb2phy_wrcs1_low_reg[31]'
INFO: [Synth 8-3886] merging instance 'clb2phy_wrcs1_low_reg[27]' (FDRE) to 'clb2phy_wrcs1_low_reg[31]'
INFO: [Synth 8-3886] merging instance 'clb2phy_wrcs1_low_reg[28]' (FDRE) to 'clb2phy_wrcs1_low_reg[31]'
INFO: [Synth 8-3886] merging instance 'clb2phy_wrcs1_low_reg[29]' (FDRE) to 'clb2phy_wrcs1_low_reg[31]'
INFO: [Synth 8-3886] merging instance 'clb2phy_wrcs1_low_reg[30]' (FDRE) to 'clb2phy_wrcs1_low_reg[31]'
INFO: [Synth 8-3886] merging instance 'cal_r0_status_reg[63]' (FDRE) to 'cal_r0_status_reg[64]'
INFO: [Synth 8-3886] merging instance 'cal_r0_status_reg[64]' (FDRE) to 'cal_r0_status_reg[65]'
INFO: [Synth 8-3886] merging instance 'cal_r0_status_reg[65]' (FDRE) to 'cal_r0_status_reg[66]'
INFO: [Synth 8-3886] merging instance 'cal_r0_status_reg[66]' (FDRE) to 'cal_r0_status_reg[67]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cal_r1_status_reg[127] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_cal_cplx/\cplx_RAS_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_ADR_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_cal_odt/odt_shift_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cal_r2_status_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_cal_odt/odt_shift_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_cal_odt/odt_shift_reg[0][14] )
INFO: [Synth 8-5546] ROM "rs2mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'genBit[1].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[2].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[3].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[4].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[5].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[6].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[7].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'u_ddr_mc_wr_dm/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[1].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[2].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[3].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[4].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[5].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[6].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[7].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'u_ddr_mc_wr_dm/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[1].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[2].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[3].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[4].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[5].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[6].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[7].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'u_ddr_mc_wr_dm/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[1].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[2].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[3].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[4].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[5].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[6].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[7].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'u_ddr_mc_wr_dm/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[1].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[2].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[3].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[4].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[5].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[6].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[7].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'u_ddr_mc_wr_dm/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[1].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[2].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[3].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[4].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[5].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[6].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[7].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'u_ddr_mc_wr_dm/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[1].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[2].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[3].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[4].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[5].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[6].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[7].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'u_ddr_mc_wr_dm/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[1].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[2].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[3].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[4].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[5].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[6].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'genBit[7].u_ddr_mc_wr_bit/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-4471] merging register 'u_ddr_mc_wr_dm/wosp_reg[2:1]' into 'genBit[0].u_ddr_mc_wr_bit/wosp_reg[2:1]' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:89]
INFO: [Synth 8-5546] ROM "rs2mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design ddr4_v2_2_12_cal_pi__GB0 has port rdDataEnd driven by constant 1
WARNING: [Synth 8-7129] Port casSlot[0] in module ddr4_v2_2_12_cal_rd_en__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mccasSlot2 in module ddr4_v2_2_12_cal_rd_en__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port calrdCAS in module ddr4_v2_2_12_cal_rd_en__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mcrdCAS in module ddr4_v2_2_12_cal_rd_en__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL0[5] in module ddr4_v2_2_12_cal_rd_en__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL0[4] in module ddr4_v2_2_12_cal_rd_en__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL1[5] in module ddr4_v2_2_12_cal_rd_en__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL1[4] in module ddr4_v2_2_12_cal_rd_en__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL2[5] in module ddr4_v2_2_12_cal_rd_en__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL2[4] in module ddr4_v2_2_12_cal_rd_en__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL3[5] in module ddr4_v2_2_12_cal_rd_en__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL3[4] in module ddr4_v2_2_12_cal_rd_en__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port calRank[1] in module ddr4_v2_2_12_cal_rd_en__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port calRank[0] in module ddr4_v2_2_12_cal_rd_en__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mcwinRank[1] in module ddr4_v2_2_12_cal_rd_en__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mcwinRank[0] in module ddr4_v2_2_12_cal_rd_en__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port calDone in module ddr4_v2_2_12_cal_rd_en__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port casSlot[0] in module ddr4_v2_2_12_cal_rd_en__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mccasSlot2 in module ddr4_v2_2_12_cal_rd_en__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port calrdCAS in module ddr4_v2_2_12_cal_rd_en__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mcrdCAS in module ddr4_v2_2_12_cal_rd_en__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL0[5] in module ddr4_v2_2_12_cal_rd_en__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL0[4] in module ddr4_v2_2_12_cal_rd_en__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL1[5] in module ddr4_v2_2_12_cal_rd_en__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL1[4] in module ddr4_v2_2_12_cal_rd_en__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL2[5] in module ddr4_v2_2_12_cal_rd_en__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL2[4] in module ddr4_v2_2_12_cal_rd_en__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL3[5] in module ddr4_v2_2_12_cal_rd_en__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL3[4] in module ddr4_v2_2_12_cal_rd_en__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port calRank[1] in module ddr4_v2_2_12_cal_rd_en__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port calRank[0] in module ddr4_v2_2_12_cal_rd_en__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mcwinRank[1] in module ddr4_v2_2_12_cal_rd_en__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mcwinRank[0] in module ddr4_v2_2_12_cal_rd_en__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port calDone in module ddr4_v2_2_12_cal_rd_en__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port casSlot[0] in module ddr4_v2_2_12_cal_rd_en__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mccasSlot2 in module ddr4_v2_2_12_cal_rd_en__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port calrdCAS in module ddr4_v2_2_12_cal_rd_en__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mcrdCAS in module ddr4_v2_2_12_cal_rd_en__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL0[5] in module ddr4_v2_2_12_cal_rd_en__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL0[4] in module ddr4_v2_2_12_cal_rd_en__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL1[5] in module ddr4_v2_2_12_cal_rd_en__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL1[4] in module ddr4_v2_2_12_cal_rd_en__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL2[5] in module ddr4_v2_2_12_cal_rd_en__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL2[4] in module ddr4_v2_2_12_cal_rd_en__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL3[5] in module ddr4_v2_2_12_cal_rd_en__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL3[4] in module ddr4_v2_2_12_cal_rd_en__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port calRank[1] in module ddr4_v2_2_12_cal_rd_en__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port calRank[0] in module ddr4_v2_2_12_cal_rd_en__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mcwinRank[1] in module ddr4_v2_2_12_cal_rd_en__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mcwinRank[0] in module ddr4_v2_2_12_cal_rd_en__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port calDone in module ddr4_v2_2_12_cal_rd_en__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module ddr4_v2_2_12_cal_wr_byte is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module ddr4_v2_2_12_cal_wr_byte__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module ddr4_v2_2_12_cal_wr_byte__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module ddr4_v2_2_12_cal_wr_byte__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module ddr4_v2_2_12_cal_wr_byte__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module ddr4_v2_2_12_cal_wr_byte__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module ddr4_v2_2_12_cal_wr_byte__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module ddr4_v2_2_12_cal_wr_byte__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port casSlot[1] in module ddr4_v2_2_12_cal_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port casSlot[0] in module ddr4_v2_2_12_cal_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port winRank[1] in module ddr4_v2_2_12_cal_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port winRank[0] in module ddr4_v2_2_12_cal_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port wrCAS in module ddr4_v2_2_12_cal_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port cal_oe_dis_low[7] in module ddr4_v2_2_12_cal_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port cal_oe_dis_low[6] in module ddr4_v2_2_12_cal_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port cal_oe_dis_low[5] in module ddr4_v2_2_12_cal_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port cal_oe_dis_low[4] in module ddr4_v2_2_12_cal_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port cal_oe_dis_low[3] in module ddr4_v2_2_12_cal_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port cal_oe_dis_low[2] in module ddr4_v2_2_12_cal_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port cal_oe_dis_low[1] in module ddr4_v2_2_12_cal_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port cal_oe_dis_upp[7] in module ddr4_v2_2_12_cal_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port cal_oe_dis_upp[6] in module ddr4_v2_2_12_cal_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port cal_oe_dis_upp[5] in module ddr4_v2_2_12_cal_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port cal_oe_dis_upp[4] in module ddr4_v2_2_12_cal_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port cal_oe_dis_upp[3] in module ddr4_v2_2_12_cal_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port cal_oe_dis_upp[2] in module ddr4_v2_2_12_cal_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port cal_oe_dis_upp[1] in module ddr4_v2_2_12_cal_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port casSlot[0] in module ddr4_v2_2_12_cal_rd_en__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mccasSlot2 in module ddr4_v2_2_12_cal_rd_en__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port calrdCAS in module ddr4_v2_2_12_cal_rd_en__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mcrdCAS in module ddr4_v2_2_12_cal_rd_en__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL0[5] in module ddr4_v2_2_12_cal_rd_en__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL0[4] in module ddr4_v2_2_12_cal_rd_en__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL1[5] in module ddr4_v2_2_12_cal_rd_en__1 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rdEn[2].u_ddr_mc_rd_en_upp /\rsMask_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rdEn[3].u_ddr_mc_rd_en_upp /\rsMask_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rdEn[4].u_ddr_mc_rd_en_upp /\rsMask_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rdEn[6].u_ddr_mc_rd_en_upp /\rsMask_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_write/\oe_0_mux_cal_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_write/\wrQ_reg[13][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_write/\wrQ_reg[12][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_write/\wrQ_reg[11][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_write/\wrQ_reg[10][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_write/\wrQ_reg[9][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_write/\wrQ_reg[8][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_write/\wrQ_reg[7][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_write/\wrQ_reg[6][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_write/\wrQ_reg[5][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_write/\wrQ_reg[4][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_write/\wrQ_reg[3][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_write/\wrQ_reg[2][9] )
INFO: [Synth 8-5546] ROM "rs2mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-7129] Port casSlot[0] in module ddr4_v2_2_12_cal_rd_en__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mccasSlot2 in module ddr4_v2_2_12_cal_rd_en__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port calrdCAS in module ddr4_v2_2_12_cal_rd_en__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mcrdCAS in module ddr4_v2_2_12_cal_rd_en__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL0[5] in module ddr4_v2_2_12_cal_rd_en__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL0[4] in module ddr4_v2_2_12_cal_rd_en__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL1[5] in module ddr4_v2_2_12_cal_rd_en__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL1[4] in module ddr4_v2_2_12_cal_rd_en__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL2[5] in module ddr4_v2_2_12_cal_rd_en__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL2[4] in module ddr4_v2_2_12_cal_rd_en__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL3[5] in module ddr4_v2_2_12_cal_rd_en__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL3[4] in module ddr4_v2_2_12_cal_rd_en__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port calRank[1] in module ddr4_v2_2_12_cal_rd_en__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port calRank[0] in module ddr4_v2_2_12_cal_rd_en__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mcwinRank[1] in module ddr4_v2_2_12_cal_rd_en__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mcwinRank[0] in module ddr4_v2_2_12_cal_rd_en__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port calDone in module ddr4_v2_2_12_cal_rd_en__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port casSlot[0] in module ddr4_v2_2_12_cal_rd_en__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mccasSlot2 in module ddr4_v2_2_12_cal_rd_en__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port calrdCAS in module ddr4_v2_2_12_cal_rd_en__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mcrdCAS in module ddr4_v2_2_12_cal_rd_en__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL0[5] in module ddr4_v2_2_12_cal_rd_en__8 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rdEn[0].u_ddr_mc_rd_en_upp /\rsMask_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rdEn[5].u_ddr_mc_rd_en_upp /\rsMask_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rdEn[7].u_ddr_mc_rd_en_low /\rsMask_reg[0][18] )
INFO: [Synth 8-5546] ROM "rs2mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rdEn[4].u_ddr_mc_rd_en_low /\rsMask_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rdEn[5].u_ddr_mc_rd_en_low /\rsMask_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rdEn[6].u_ddr_mc_rd_en_low /\rsMask_reg[0][18] )
INFO: [Synth 8-5546] ROM "rs2mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2mask0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-7129] Port casSlot[0] in module ddr4_v2_2_12_cal_rd_en is either unconnected or has no load
WARNING: [Synth 8-7129] Port mccasSlot2 in module ddr4_v2_2_12_cal_rd_en is either unconnected or has no load
WARNING: [Synth 8-7129] Port calrdCAS in module ddr4_v2_2_12_cal_rd_en is either unconnected or has no load
WARNING: [Synth 8-7129] Port mcrdCAS in module ddr4_v2_2_12_cal_rd_en is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL0[5] in module ddr4_v2_2_12_cal_rd_en is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL0[4] in module ddr4_v2_2_12_cal_rd_en is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL1[5] in module ddr4_v2_2_12_cal_rd_en is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL1[4] in module ddr4_v2_2_12_cal_rd_en is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL2[5] in module ddr4_v2_2_12_cal_rd_en is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL2[4] in module ddr4_v2_2_12_cal_rd_en is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL3[5] in module ddr4_v2_2_12_cal_rd_en is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL3[4] in module ddr4_v2_2_12_cal_rd_en is either unconnected or has no load
WARNING: [Synth 8-7129] Port calRank[1] in module ddr4_v2_2_12_cal_rd_en is either unconnected or has no load
WARNING: [Synth 8-7129] Port calRank[0] in module ddr4_v2_2_12_cal_rd_en is either unconnected or has no load
WARNING: [Synth 8-7129] Port mcwinRank[1] in module ddr4_v2_2_12_cal_rd_en is either unconnected or has no load
WARNING: [Synth 8-7129] Port mcwinRank[0] in module ddr4_v2_2_12_cal_rd_en is either unconnected or has no load
WARNING: [Synth 8-7129] Port calDone in module ddr4_v2_2_12_cal_rd_en is either unconnected or has no load
WARNING: [Synth 8-7129] Port casSlot[0] in module ddr4_v2_2_12_cal_rd_en__15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mccasSlot2 in module ddr4_v2_2_12_cal_rd_en__15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port calrdCAS in module ddr4_v2_2_12_cal_rd_en__15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mcrdCAS in module ddr4_v2_2_12_cal_rd_en__15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL0[5] in module ddr4_v2_2_12_cal_rd_en__15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL0[4] in module ddr4_v2_2_12_cal_rd_en__15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL1[5] in module ddr4_v2_2_12_cal_rd_en__15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL1[4] in module ddr4_v2_2_12_cal_rd_en__15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL2[5] in module ddr4_v2_2_12_cal_rd_en__15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL2[4] in module ddr4_v2_2_12_cal_rd_en__15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL3[5] in module ddr4_v2_2_12_cal_rd_en__15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL3[4] in module ddr4_v2_2_12_cal_rd_en__15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port calRank[1] in module ddr4_v2_2_12_cal_rd_en__15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port calRank[0] in module ddr4_v2_2_12_cal_rd_en__15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mcwinRank[1] in module ddr4_v2_2_12_cal_rd_en__15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mcwinRank[0] in module ddr4_v2_2_12_cal_rd_en__15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port calDone in module ddr4_v2_2_12_cal_rd_en__15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port casSlot[0] in module ddr4_v2_2_12_cal_rd_en__14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mccasSlot2 in module ddr4_v2_2_12_cal_rd_en__14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port calrdCAS in module ddr4_v2_2_12_cal_rd_en__14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mcrdCAS in module ddr4_v2_2_12_cal_rd_en__14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL0[5] in module ddr4_v2_2_12_cal_rd_en__14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL0[4] in module ddr4_v2_2_12_cal_rd_en__14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL1[5] in module ddr4_v2_2_12_cal_rd_en__14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL1[4] in module ddr4_v2_2_12_cal_rd_en__14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL2[5] in module ddr4_v2_2_12_cal_rd_en__14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL2[4] in module ddr4_v2_2_12_cal_rd_en__14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL3[5] in module ddr4_v2_2_12_cal_rd_en__14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL3[4] in module ddr4_v2_2_12_cal_rd_en__14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port calRank[1] in module ddr4_v2_2_12_cal_rd_en__14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port calRank[0] in module ddr4_v2_2_12_cal_rd_en__14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mcwinRank[1] in module ddr4_v2_2_12_cal_rd_en__14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mcwinRank[0] in module ddr4_v2_2_12_cal_rd_en__14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port calDone in module ddr4_v2_2_12_cal_rd_en__14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port casSlot[0] in module ddr4_v2_2_12_cal_rd_en__13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mccasSlot2 in module ddr4_v2_2_12_cal_rd_en__13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port calrdCAS in module ddr4_v2_2_12_cal_rd_en__13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mcrdCAS in module ddr4_v2_2_12_cal_rd_en__13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL0[5] in module ddr4_v2_2_12_cal_rd_en__13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL0[4] in module ddr4_v2_2_12_cal_rd_en__13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL1[5] in module ddr4_v2_2_12_cal_rd_en__13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL1[4] in module ddr4_v2_2_12_cal_rd_en__13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL2[5] in module ddr4_v2_2_12_cal_rd_en__13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL2[4] in module ddr4_v2_2_12_cal_rd_en__13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL3[5] in module ddr4_v2_2_12_cal_rd_en__13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mCL3[4] in module ddr4_v2_2_12_cal_rd_en__13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port calRank[1] in module ddr4_v2_2_12_cal_rd_en__13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port calRank[0] in module ddr4_v2_2_12_cal_rd_en__13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mcwinRank[1] in module ddr4_v2_2_12_cal_rd_en__13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mcwinRank[0] in module ddr4_v2_2_12_cal_rd_en__13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port calDone in module ddr4_v2_2_12_cal_rd_en__13 is either unconnected or has no load
INFO: [Synth 8-3886] merging instance 'rdEn[0].u_ddr_mc_rd_en_low/rsMask_reg[7][0]' (FD) to 'rdEn[0].u_ddr_mc_rd_en_low/rsMask_reg[7][1]'
INFO: [Synth 8-3886] merging instance 'rdEn[0].u_ddr_mc_rd_en_low/rsMask_reg[5][0]' (FD) to 'rdEn[0].u_ddr_mc_rd_en_low/rsMask_reg[5][1]'
INFO: [Synth 8-3886] merging instance 'rdEn[0].u_ddr_mc_rd_en_low/rsMask_reg[3][0]' (FD) to 'rdEn[0].u_ddr_mc_rd_en_low/rsMask_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'rdEn[0].u_ddr_mc_rd_en_low/rsMask_reg[1][0]' (FD) to 'rdEn[0].u_ddr_mc_rd_en_low/rsMask_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'rdEn[0].u_ddr_mc_rd_en_low/rsMask_reg[6][17]' (FD) to 'rdEn[0].u_ddr_mc_rd_en_low/rsMask_reg[6][18]'
INFO: [Synth 8-3886] merging instance 'rdEn[0].u_ddr_mc_rd_en_low/rsMask_reg[4][17]' (FD) to 'rdEn[0].u_ddr_mc_rd_en_low/rsMask_reg[6][18]'
INFO: [Synth 8-3886] merging instance 'rdEn[0].u_ddr_mc_rd_en_low/rsMask_reg[2][17]' (FD) to 'rdEn[0].u_ddr_mc_rd_en_low/rsMask_reg[6][18]'
INFO: [Synth 8-3886] merging instance 'rdEn[0].u_ddr_mc_rd_en_low/rsMask_reg[0][17]' (FD) to 'rdEn[0].u_ddr_mc_rd_en_low/rsMask_reg[6][18]'
INFO: [Synth 8-3886] merging instance 'rdEn[0].u_ddr_mc_rd_en_low/rsMask_reg[6][18]' (FD) to 'rdEn[0].u_ddr_mc_rd_en_low/rsMask_reg[4][18]'
INFO: [Synth 8-3886] merging instance 'rdEn[0].u_ddr_mc_rd_en_low/rsMask_reg[4][18]' (FD) to 'rdEn[0].u_ddr_mc_rd_en_low/rsMask_reg[2][18]'
INFO: [Synth 8-3886] merging instance 'rdEn[0].u_ddr_mc_rd_en_low/rsMask_reg[2][18]' (FD) to 'rdEn[0].u_ddr_mc_rd_en_low/rsMask_reg[0][18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rdEn[0].u_ddr_mc_rd_en_low /\rsMask_reg[0][18] )
INFO: [Synth 8-3886] merging instance 'rdEn[1].u_ddr_mc_rd_en_low/rsMask_reg[7][0]' (FD) to 'rdEn[1].u_ddr_mc_rd_en_low/rsMask_reg[7][1]'
INFO: [Synth 8-3886] merging instance 'rdEn[1].u_ddr_mc_rd_en_low/rsMask_reg[5][0]' (FD) to 'rdEn[1].u_ddr_mc_rd_en_low/rsMask_reg[5][1]'
INFO: [Synth 8-3886] merging instance 'rdEn[1].u_ddr_mc_rd_en_low/rsMask_reg[3][0]' (FD) to 'rdEn[1].u_ddr_mc_rd_en_low/rsMask_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'rdEn[1].u_ddr_mc_rd_en_low/rsMask_reg[1][0]' (FD) to 'rdEn[1].u_ddr_mc_rd_en_low/rsMask_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'rdEn[1].u_ddr_mc_rd_en_low/rsMask_reg[6][17]' (FD) to 'rdEn[1].u_ddr_mc_rd_en_low/rsMask_reg[6][18]'
INFO: [Synth 8-3886] merging instance 'rdEn[1].u_ddr_mc_rd_en_low/rsMask_reg[4][17]' (FD) to 'rdEn[1].u_ddr_mc_rd_en_low/rsMask_reg[6][18]'
INFO: [Synth 8-3886] merging instance 'rdEn[1].u_ddr_mc_rd_en_low/rsMask_reg[2][17]' (FD) to 'rdEn[1].u_ddr_mc_rd_en_low/rsMask_reg[6][18]'
INFO: [Synth 8-3886] merging instance 'rdEn[1].u_ddr_mc_rd_en_low/rsMask_reg[0][17]' (FD) to 'rdEn[1].u_ddr_mc_rd_en_low/rsMask_reg[6][18]'
INFO: [Synth 8-3886] merging instance 'rdEn[1].u_ddr_mc_rd_en_low/rsMask_reg[6][18]' (FD) to 'rdEn[1].u_ddr_mc_rd_en_low/rsMask_reg[4][18]'
INFO: [Synth 8-3886] merging instance 'rdEn[1].u_ddr_mc_rd_en_low/rsMask_reg[4][18]' (FD) to 'rdEn[1].u_ddr_mc_rd_en_low/rsMask_reg[2][18]'
INFO: [Synth 8-3886] merging instance 'rdEn[1].u_ddr_mc_rd_en_low/rsMask_reg[2][18]' (FD) to 'rdEn[1].u_ddr_mc_rd_en_low/rsMask_reg[0][18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rdEn[1].u_ddr_mc_rd_en_low /\rsMask_reg[0][18] )
INFO: [Synth 8-3886] merging instance 'rdEn[2].u_ddr_mc_rd_en_low/rsMask_reg[7][0]' (FD) to 'rdEn[2].u_ddr_mc_rd_en_low/rsMask_reg[7][1]'
INFO: [Synth 8-3886] merging instance 'rdEn[2].u_ddr_mc_rd_en_low/rsMask_reg[5][0]' (FD) to 'rdEn[2].u_ddr_mc_rd_en_low/rsMask_reg[5][1]'
INFO: [Synth 8-3886] merging instance 'rdEn[2].u_ddr_mc_rd_en_low/rsMask_reg[3][0]' (FD) to 'rdEn[2].u_ddr_mc_rd_en_low/rsMask_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'rdEn[2].u_ddr_mc_rd_en_low/rsMask_reg[1][0]' (FD) to 'rdEn[2].u_ddr_mc_rd_en_low/rsMask_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'rdEn[2].u_ddr_mc_rd_en_low/rsMask_reg[6][17]' (FD) to 'rdEn[2].u_ddr_mc_rd_en_low/rsMask_reg[6][18]'
INFO: [Synth 8-3886] merging instance 'rdEn[2].u_ddr_mc_rd_en_low/rsMask_reg[4][17]' (FD) to 'rdEn[2].u_ddr_mc_rd_en_low/rsMask_reg[6][18]'
INFO: [Synth 8-3886] merging instance 'rdEn[2].u_ddr_mc_rd_en_low/rsMask_reg[2][17]' (FD) to 'rdEn[2].u_ddr_mc_rd_en_low/rsMask_reg[6][18]'
INFO: [Synth 8-3886] merging instance 'rdEn[2].u_ddr_mc_rd_en_low/rsMask_reg[0][17]' (FD) to 'rdEn[2].u_ddr_mc_rd_en_low/rsMask_reg[6][18]'
INFO: [Synth 8-3886] merging instance 'rdEn[2].u_ddr_mc_rd_en_low/rsMask_reg[6][18]' (FD) to 'rdEn[2].u_ddr_mc_rd_en_low/rsMask_reg[4][18]'
INFO: [Synth 8-3886] merging instance 'rdEn[2].u_ddr_mc_rd_en_low/rsMask_reg[4][18]' (FD) to 'rdEn[2].u_ddr_mc_rd_en_low/rsMask_reg[2][18]'
INFO: [Synth 8-3886] merging instance 'rdEn[2].u_ddr_mc_rd_en_low/rsMask_reg[2][18]' (FD) to 'rdEn[2].u_ddr_mc_rd_en_low/rsMask_reg[0][18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rdEn[2].u_ddr_mc_rd_en_low /\rsMask_reg[0][18] )
INFO: [Synth 8-3886] merging instance 'rdEn[3].u_ddr_mc_rd_en_low/rsMask_reg[7][0]' (FD) to 'rdEn[3].u_ddr_mc_rd_en_low/rsMask_reg[7][1]'
INFO: [Synth 8-3886] merging instance 'rdEn[3].u_ddr_mc_rd_en_low/rsMask_reg[5][0]' (FD) to 'rdEn[3].u_ddr_mc_rd_en_low/rsMask_reg[5][1]'
INFO: [Synth 8-3886] merging instance 'rdEn[3].u_ddr_mc_rd_en_low/rsMask_reg[3][0]' (FD) to 'rdEn[3].u_ddr_mc_rd_en_low/rsMask_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'rdEn[3].u_ddr_mc_rd_en_low/rsMask_reg[1][0]' (FD) to 'rdEn[3].u_ddr_mc_rd_en_low/rsMask_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'rdEn[3].u_ddr_mc_rd_en_low/rsMask_reg[6][17]' (FD) to 'rdEn[3].u_ddr_mc_rd_en_low/rsMask_reg[6][18]'
INFO: [Synth 8-3886] merging instance 'rdEn[3].u_ddr_mc_rd_en_low/rsMask_reg[4][17]' (FD) to 'rdEn[3].u_ddr_mc_rd_en_low/rsMask_reg[6][18]'
INFO: [Synth 8-3886] merging instance 'rdEn[3].u_ddr_mc_rd_en_low/rsMask_reg[2][17]' (FD) to 'rdEn[3].u_ddr_mc_rd_en_low/rsMask_reg[6][18]'
INFO: [Synth 8-3886] merging instance 'rdEn[3].u_ddr_mc_rd_en_low/rsMask_reg[0][17]' (FD) to 'rdEn[3].u_ddr_mc_rd_en_low/rsMask_reg[6][18]'
INFO: [Synth 8-3886] merging instance 'rdEn[3].u_ddr_mc_rd_en_low/rsMask_reg[6][18]' (FD) to 'rdEn[3].u_ddr_mc_rd_en_low/rsMask_reg[4][18]'
INFO: [Synth 8-3886] merging instance 'rdEn[3].u_ddr_mc_rd_en_low/rsMask_reg[4][18]' (FD) to 'rdEn[3].u_ddr_mc_rd_en_low/rsMask_reg[2][18]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rdEn[3].u_ddr_mc_rd_en_low /\rsMask_reg[0][18] )
WARNING: [Synth 8-3917] design system_axi_ddr_cntrl_0_ddr4_mem_intfc__GC0 has port raw_not_ecc[7] driven by constant 0
WARNING: [Synth 8-3917] design system_axi_ddr_cntrl_0_ddr4_mem_intfc__GC0 has port raw_not_ecc[6] driven by constant 0
WARNING: [Synth 8-3917] design system_axi_ddr_cntrl_0_ddr4_mem_intfc__GC0 has port raw_not_ecc[5] driven by constant 0
WARNING: [Synth 8-3917] design system_axi_ddr_cntrl_0_ddr4_mem_intfc__GC0 has port raw_not_ecc[4] driven by constant 0
WARNING: [Synth 8-3917] design system_axi_ddr_cntrl_0_ddr4_mem_intfc__GC0 has port raw_not_ecc[3] driven by constant 0
WARNING: [Synth 8-3917] design system_axi_ddr_cntrl_0_ddr4_mem_intfc__GC0 has port raw_not_ecc[2] driven by constant 0
WARNING: [Synth 8-3917] design system_axi_ddr_cntrl_0_ddr4_mem_intfc__GC0 has port raw_not_ecc[1] driven by constant 0
WARNING: [Synth 8-3917] design system_axi_ddr_cntrl_0_ddr4_mem_intfc__GC0 has port raw_not_ecc[0] driven by constant 0
WARNING: [Synth 8-3917] design system_axi_ddr_cntrl_0_ddr4_mem_intfc__GC0 has port lr[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_cal_riu/mcs0 /inst/rst_0/U0/\EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_cal_riu/mcs0 /inst/microblaze_I/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/of_set_MSR_IE_hold_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_cal_riu/mcs0 /inst/microblaze_I/U0/\MicroBlaze_Core_I/No_Master_Debug_Logic.sleep_reset_mode_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_cal_riu/mcs0 /inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[16].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_cal_riu/mcs0 /inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[0].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_cal_riu/mcs0 /inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_cal_riu/mcs0 /inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_cal_riu/mcs0 /inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[17].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_cal_riu/mcs0 /inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[1].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_cal_riu/mcs0 /inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_cal_riu/mcs0 /inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_cal_riu/mcs0 /inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[18].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_cal_riu/mcs0 /inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[2].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_cal_riu/mcs0 /inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_cal_riu/mcs0 /inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_cal_riu/mcs0 /inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_cal_riu/mcs0 /inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[3].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_cal_riu/mcs0 /inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_cal_riu/mcs0 /inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_cal_riu/mcs0 /inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_cal_riu/mcs0 /inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_cal_riu/mcs0 /inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_cal_riu/mcs0 /inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_cal_riu/mcs0 /inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_cal_riu/mcs0 /inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_cal_riu/mcs0 /inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_cal_riu/mcs0 /inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_cal_riu/mcs0 /inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_cal_riu/mcs0 /inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_cal_riu/mcs0 /inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_cal_riu/mcs0 /inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_cal_riu/mcs0 /inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_cal_riu/mcs0 /inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[7].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_cal_riu/mcs0 /inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_cal_riu/mcs0 /inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_cal_riu/mcs0 /inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_cal_riu/mcs0 /inst/microblaze_I/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_cal_riu/mcs0 /inst/microblaze_I/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_cal_riu/mcs0 /inst/microblaze_I/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_cal_riu/mcs0 /inst/microblaze_I/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_cal_riu/mcs0 /inst/microblaze_I/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_cal_riu/mcs0 /inst/microblaze_I/U0/\MicroBlaze_Core_I/Performance.Core/Data_Flow_I /\Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_cal_riu/mcs0 /inst/microblaze_I/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_MSR_set_decode_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_cal_riu/mcs0 /inst/microblaze_I/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Sel_SPR_EA_I_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_cal_riu/mcs0 /inst/microblaze_I/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/of_pause_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_cal_riu/mcs0 /inst/microblaze_I/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Instr_Excep_combo_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_cal_riu/mcs0 /inst/microblaze_I/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_cal_riu/mcs0 /inst/microblaze_I/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Interrupt_Brk_combo_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_ui/u_ddr_ui_rd_data /\not_strict_mode.rd_buf.single_data_buf_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (POR_FF_I) is unused and will be removed from module lmb_v10.
WARNING: [Synth 8-3332] Sequential element (POR_FF_I) is unused and will be removed from module lmb_v10__parameterized1.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[0].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[1].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[2].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[3].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[7].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[16].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[17].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[18].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_reverse_mem_access_inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[17].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[18].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[19].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[20].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[21].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[22].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[23].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[24].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[26].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[27].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[31].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[17].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[17].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[18].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[18].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[19].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[19].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[20].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[20].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[21].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[21].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[22].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[22].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[23].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[23].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[24].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[24].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[25].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[26].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[26].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[27].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[27].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[29].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[31].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[31].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDRE/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDRE/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDRE/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDRE/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDRE/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDRE/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDRE/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDRE/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDRE/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDRE/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDRE/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDRE/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDRE/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDRE/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDRE/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDRE/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDRE/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDRE/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDRE/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDRE/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDRE/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDRE/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDRE/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:19 ; elapsed = 00:04:26 . Memory (MB): peak = 2120.715 ; gain = 972.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+----------------------------+------------+---------------+----------------+
|Module Name                 | RTL Object | Depth x Width | Implemented As | 
+----------------------------+------------+---------------+----------------+
|ddr4_v2_2_12_cal            | cmr        | 32x13         | LUT            | 
|system_axi_ddr_cntrl_0_ddr4 | cmr        | 32x13         | LUT            | 
+----------------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+--------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                     | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst/u_ddr_cali_5/DDR_XSDB_BRAM | mem_inst/gen_mem[0].inst/mem_reg | 4 K x 9(WRITE_FIRST)   | W | R | 4 K x 9(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
+--------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/Reset' to pin 'u_ddr_cal_riu/mcs0/inst/rst_0/U0/FDRE_inst/Q'
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 300 of d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc. [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc:300]
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:35 ; elapsed = 00:04:42 . Memory (MB): peak = 2120.715 ; gain = 972.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:44 ; elapsed = 00:05:52 . Memory (MB): peak = 2283.953 ; gain = 1136.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+--------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                     | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst/u_ddr_cali_5/DDR_XSDB_BRAM | mem_inst/gen_mem[0].inst/mem_reg | 4 K x 9(WRITE_FIRST)   | W | R | 4 K x 9(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
+--------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/u_ddr_cali_5/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:04 ; elapsed = 00:06:20 . Memory (MB): peak = 2283.953 ; gain = 1136.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:16 ; elapsed = 00:06:33 . Memory (MB): peak = 2283.953 ; gain = 1136.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:17 ; elapsed = 00:06:33 . Memory (MB): peak = 2283.953 ; gain = 1136.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:25 ; elapsed = 00:06:42 . Memory (MB): peak = 2283.953 ; gain = 1136.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:26 ; elapsed = 00:06:42 . Memory (MB): peak = 2283.953 ; gain = 1136.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:29 ; elapsed = 00:06:45 . Memory (MB): peak = 2283.953 ; gain = 1136.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:29 ; elapsed = 00:06:46 . Memory (MB): peak = 2283.953 ; gain = 1136.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                 | RTL Name                                                                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|blk_mem_gen_v8_4_4          | inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|MicroBlaze                  | MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg[0]                                 | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|system_axi_ddr_cntrl_0_ddr4 | u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/traffic_clr_error_r2_reg                                                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_ddr_cntrl_0_ddr4 | u_ddr4_mem_intfc/u_ddr_cal_top/phy_rden_or_stg_reg[3]                                                                                  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_ddr_cntrl_0_ddr4 | u_ddr4_mem_intfc/u_ddr_cal_top/phy_rden_and_stg_reg[3]                                                                                 | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_ddr_cntrl_0_ddr4 | u_ddr4_mem_intfc/u_ddr_cal_riu/riu_rd_val_r2_reg                                                                                       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_ddr_cntrl_0_ddr4 | u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/ref_req_dly4_reg                                                                       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name         | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | PC_Buffer_reg[3] | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[7]    | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31]   | 513    | 513        | 0      | 513     | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[29]   | 4      | 4          | 0      | 4       | 0      | 0      | 0      | 
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |AND2B1L          |     1|
|2     |BITSLICE_CONTROL |    20|
|5     |BUFG             |     9|
|6     |CARRY8           |    35|
|7     |DSP48E1          |     3|
|8     |HPIO_VREF        |     8|
|9     |LUT1             |   398|
|10    |LUT2             |  1366|
|11    |LUT3             |  5258|
|12    |LUT4             |  2507|
|13    |LUT5             |  3187|
|14    |LUT6             |  5311|
|16    |MMCME3_ADV       |     1|
|17    |MULT_AND         |     1|
|18    |MUXCY_L          |   153|
|19    |MUXF7            |   440|
|20    |PLLE3_ADV        |     3|
|21    |RAM32M           |   204|
|22    |RAMB18E2         |     1|
|23    |RAMB36E2         |    25|
|26    |RIU_OR           |    10|
|27    |RXTX_BITSLICE    |   105|
|30    |SRL16            |     1|
|31    |SRL16E           |    85|
|32    |SRLC32E          |   516|
|33    |TX_BITSLICE_TRI  |    20|
|34    |XORCY            |   126|
|35    |FDPE             |     2|
|36    |FDR              |    93|
|37    |FDRE             | 18280|
|38    |FDS              |     1|
|39    |FDSE             |   476|
|40    |IBUFDS           |     1|
|41    |IOBUFDS          |     8|
|42    |IOBUFE3          |    72|
|43    |OBUF             |    25|
|44    |OBUFDS           |     1|
+------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:30 ; elapsed = 00:06:46 . Memory (MB): peak = 2283.953 ; gain = 1136.023
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 380 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:19 ; elapsed = 00:06:10 . Memory (MB): peak = 2283.953 ; gain = 985.453
Synthesis Optimization Complete : Time (s): cpu = 00:06:30 ; elapsed = 00:06:48 . Memory (MB): peak = 2283.953 ; gain = 1136.023
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2283.953 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1183 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER with COMPENSATION=INTERNAL is optimized away to aid design routability
Generating merged BMM file for the design top 'system_axi_ddr_cntrl_0'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/sw/calibration_0/Debug/calibration_ddr.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2283.953 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 446 instances were transformed.
  (CARRY4) => CARRY8: 21 instances
  BUFG => BUFGCE: 9 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  FDR => FDRE: 93 instances
  FDS => FDSE: 1 instance 
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 8 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 31 instances
  MULT_AND => LUT2: 1 instance 
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 204 instances
  SRL16 => SRL16E: 1 instance 

Synth Design complete, checksum: f559ec90
INFO: [Common 17-83] Releasing license: Synthesis
1066 Infos, 428 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:59 ; elapsed = 00:07:19 . Memory (MB): peak = 2283.953 ; gain = 1136.023
INFO: [Common 17-1381] The checkpoint 'D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_axi_ddr_cntrl_0_synth_1/system_axi_ddr_cntrl_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2283.953 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2283.953 ; gain = 0.000
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_axi_ddr_cntrl_0, cache-ID = 20bef3449ca7ec6a
INFO: [Coretcl 2-1174] Renamed 1038 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_axi_ddr_cntrl_0_synth_1/system_axi_ddr_cntrl_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2283.953 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file system_axi_ddr_cntrl_0_utilization_synth.rpt -pb system_axi_ddr_cntrl_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2283.953 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Nov 30 22:54:07 2021...
