# Reading pref.tcl
# //  ModelSim SE-64 2020.4 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do dds_wave_ctrl_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap work rtl_work 
# Modifying C:/modeltech64_2020.4/win64/../modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/dds_wave_ctrl/rtl {D:/git-repository/fpga_training/dds_wave_ctrl/rtl/wave_select.v}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:50:44 on Sep 04,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/dds_wave_ctrl/rtl" D:/git-repository/fpga_training/dds_wave_ctrl/rtl/wave_select.v 
# -- Compiling module wave_select
# 
# Top level modules:
# 	wave_select
# End time: 18:50:44 on Sep 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/dds_wave_ctrl/rtl {D:/git-repository/fpga_training/dds_wave_ctrl/rtl/pulse_cnt.v}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:50:44 on Sep 04,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/dds_wave_ctrl/rtl" D:/git-repository/fpga_training/dds_wave_ctrl/rtl/pulse_cnt.v 
# -- Compiling module pulse_cnt
# 
# Top level modules:
# 	pulse_cnt
# End time: 18:50:44 on Sep 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/dds_wave_ctrl/rtl {D:/git-repository/fpga_training/dds_wave_ctrl/rtl/key_filter.v}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:50:44 on Sep 04,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/dds_wave_ctrl/rtl" D:/git-repository/fpga_training/dds_wave_ctrl/rtl/key_filter.v 
# -- Compiling module key_filter
# 
# Top level modules:
# 	key_filter
# End time: 18:50:44 on Sep 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/dds_wave_ctrl/rtl {D:/git-repository/fpga_training/dds_wave_ctrl/rtl/edge_detection.v}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:50:44 on Sep 04,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/dds_wave_ctrl/rtl" D:/git-repository/fpga_training/dds_wave_ctrl/rtl/edge_detection.v 
# -- Compiling module edge_detection
# 
# Top level modules:
# 	edge_detection
# End time: 18:50:45 on Sep 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/dds_wave_ctrl/rtl {D:/git-repository/fpga_training/dds_wave_ctrl/rtl/div_clk.v}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:50:45 on Sep 04,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/dds_wave_ctrl/rtl" D:/git-repository/fpga_training/dds_wave_ctrl/rtl/div_clk.v 
# -- Compiling module div_clk
# 
# Top level modules:
# 	div_clk
# End time: 18:50:45 on Sep 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/dds_wave_ctrl/rtl {D:/git-repository/fpga_training/dds_wave_ctrl/rtl/dds_wave_ctrl.v}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:50:45 on Sep 04,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/dds_wave_ctrl/rtl" D:/git-repository/fpga_training/dds_wave_ctrl/rtl/dds_wave_ctrl.v 
# -- Compiling module dds_wave_ctrl
# 
# Top level modules:
# 	dds_wave_ctrl
# End time: 18:50:45 on Sep 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/dds_wave_ctrl/rtl {D:/git-repository/fpga_training/dds_wave_ctrl/rtl/addr_ctrl.v}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:50:45 on Sep 04,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/dds_wave_ctrl/rtl" D:/git-repository/fpga_training/dds_wave_ctrl/rtl/addr_ctrl.v 
# -- Compiling module addr_ctrl
# 
# Top level modules:
# 	addr_ctrl
# End time: 18:50:45 on Sep 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/dds_wave_ctrl/prj {D:/git-repository/fpga_training/dds_wave_ctrl/prj/rom_sine.v}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:50:45 on Sep 04,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/dds_wave_ctrl/prj" D:/git-repository/fpga_training/dds_wave_ctrl/prj/rom_sine.v 
# -- Compiling module rom_sine
# 
# Top level modules:
# 	rom_sine
# End time: 18:50:45 on Sep 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/dds_wave_ctrl/prj {D:/git-repository/fpga_training/dds_wave_ctrl/prj/rom_sawtooth.v}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:50:45 on Sep 04,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/dds_wave_ctrl/prj" D:/git-repository/fpga_training/dds_wave_ctrl/prj/rom_sawtooth.v 
# -- Compiling module rom_sawtooth
# 
# Top level modules:
# 	rom_sawtooth
# End time: 18:50:45 on Sep 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/dds_wave_ctrl/prj {D:/git-repository/fpga_training/dds_wave_ctrl/prj/rom_square.v}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:50:45 on Sep 04,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/dds_wave_ctrl/prj" D:/git-repository/fpga_training/dds_wave_ctrl/prj/rom_square.v 
# -- Compiling module rom_square
# 
# Top level modules:
# 	rom_square
# End time: 18:50:45 on Sep 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/dds_wave_ctrl/prj {D:/git-repository/fpga_training/dds_wave_ctrl/prj/rom_triangular.v}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:50:45 on Sep 04,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/dds_wave_ctrl/prj" D:/git-repository/fpga_training/dds_wave_ctrl/prj/rom_triangular.v 
# -- Compiling module rom_triangular
# 
# Top level modules:
# 	rom_triangular
# End time: 18:50:46 on Sep 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/dds_wave_ctrl/prj/../sim {D:/git-repository/fpga_training/dds_wave_ctrl/prj/../sim/dds_wave_ctrl_tb.v}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:50:46 on Sep 04,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/dds_wave_ctrl/prj/../sim" D:/git-repository/fpga_training/dds_wave_ctrl/prj/../sim/dds_wave_ctrl_tb.v 
# -- Compiling module dds_wave_ctrl_tb
# 
# Top level modules:
# 	dds_wave_ctrl_tb
# End time: 18:50:46 on Sep 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  dds_wave_ctrl_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" dds_wave_ctrl_tb 
# Start time: 18:50:46 on Sep 04,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.dds_wave_ctrl_tb(fast)
# Loading work.dds_wave_ctrl(fast)
# Loading work.div_clk(fast)
# Loading work.addr_ctrl(fast)
# Loading work.rom_sine(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.rom_sawtooth(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.rom_square(fast)
# Loading altera_mf_ver.altsyncram(fast__2)
# Loading altera_mf_ver.altsyncram_body(fast__2)
# Loading work.rom_triangular(fast)
# Loading altera_mf_ver.altsyncram(fast__3)
# Loading altera_mf_ver.altsyncram_body(fast__3)
# Loading work.wave_select(fast)
# Loading work.key_filter(fast)
# Loading work.edge_detection(fast)
# Loading work.pulse_cnt(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : D:/git-repository/fpga_training/dds_wave_ctrl/prj/../sim/dds_wave_ctrl_tb.v(108)
#    Time: 150017040100 ps  Iteration: 0  Instance: /dds_wave_ctrl_tb
# Break in Module dds_wave_ctrl_tb at D:/git-repository/fpga_training/dds_wave_ctrl/prj/../sim/dds_wave_ctrl_tb.v line 108
