{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1597143392254 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1597143392255 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 11 13:56:31 2020 " "Processing started: Tue Aug 11 13:56:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1597143392255 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1597143392255 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ssegment -c ssegment " "Command: quartus_map --read_settings_files=on --write_settings_files=off ssegment -c ssegment" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1597143392255 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1597143392909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssegment.v 1 1 " "Found 1 design units, including 1 entities, in source file ssegment.v" { { "Info" "ISGN_ENTITY_NAME" "1 ssegment " "Found entity 1: ssegment" {  } { { "ssegment.v" "" { Text "C:/Users/Enver ASLAN/Desktop/FPGA/ssegment_switch/ssegment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597143392995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597143392995 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ssegment " "Elaborating entity \"ssegment\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1597143393029 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ssegment.v(18) " "Verilog HDL assignment warning at ssegment.v(18): truncated value with size 32 to match size of target (2)" {  } { { "ssegment.v" "" { Text "C:/Users/Enver ASLAN/Desktop/FPGA/ssegment_switch/ssegment.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597143393030 "|ssegment"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ssegment.v(30) " "Verilog HDL assignment warning at ssegment.v(30): truncated value with size 32 to match size of target (16)" {  } { { "ssegment.v" "" { Text "C:/Users/Enver ASLAN/Desktop/FPGA/ssegment_switch/ssegment.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597143393031 "|ssegment"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ssegment.v(36) " "Verilog HDL assignment warning at ssegment.v(36): truncated value with size 32 to match size of target (16)" {  } { { "ssegment.v" "" { Text "C:/Users/Enver ASLAN/Desktop/FPGA/ssegment_switch/ssegment.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597143393031 "|ssegment"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ssegment.v(26) " "Verilog HDL Case Statement information at ssegment.v(26): all case item expressions in this case statement are onehot" {  } { { "ssegment.v" "" { Text "C:/Users/Enver ASLAN/Desktop/FPGA/ssegment_switch/ssegment.v" 26 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1597143393031 "|ssegment"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk1 ssegment.v(56) " "Verilog HDL Always Construct warning at ssegment.v(56): variable \"clk1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ssegment.v" "" { Text "C:/Users/Enver ASLAN/Desktop/FPGA/ssegment_switch/ssegment.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1597143393033 "|ssegment"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 ssegment.v(56) " "Verilog HDL assignment warning at ssegment.v(56): truncated value with size 32 to match size of target (26)" {  } { { "ssegment.v" "" { Text "C:/Users/Enver ASLAN/Desktop/FPGA/ssegment_switch/ssegment.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597143393034 "|ssegment"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1597143393852 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1597143393993 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1597143394235 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597143394235 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "95 " "Implemented 95 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1597143394335 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1597143394335 ""} { "Info" "ICUT_CUT_TM_LCELLS" "81 " "Implemented 81 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1597143394335 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1597143394335 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4625 " "Peak virtual memory: 4625 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1597143394382 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 11 13:56:34 2020 " "Processing ended: Tue Aug 11 13:56:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1597143394382 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1597143394382 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1597143394382 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1597143394382 ""}
