===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 33.7458 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.8764 ( 10.1%)    4.8764 ( 14.5%)  FIR Parser
   23.7270 ( 49.0%)   14.4449 ( 42.8%)  'firrtl.circuit' Pipeline
    2.8932 (  6.0%)    1.6115 (  4.8%)    'firrtl.module' Pipeline
    2.5683 (  5.3%)    1.4343 (  4.3%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.3249 (  0.7%)    0.1772 (  0.5%)      LowerCHIRRTL
    0.2782 (  0.6%)    0.2782 (  0.8%)    InferWidths
    1.3616 (  2.8%)    1.3616 (  4.0%)    InferResets
    0.0751 (  0.2%)    0.0751 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0874 (  0.2%)    0.0874 (  0.3%)    PrefixModules
    1.7118 (  3.5%)    1.7118 (  5.1%)    LowerFIRRTLTypes
   10.3687 ( 21.4%)    5.7339 ( 17.0%)    'firrtl.module' Pipeline
    3.6825 (  7.6%)    2.0054 (  5.9%)      ExpandWhens
    6.6861 ( 13.8%)    3.7285 ( 11.0%)      Canonicalizer
    0.2864 (  0.6%)    0.2864 (  0.8%)    Inliner
    1.0438 (  2.2%)    1.0438 (  3.1%)    IMConstProp
    0.0404 (  0.1%)    0.0404 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    3.3813 (  7.0%)    1.9367 (  5.7%)    'firrtl.module' Pipeline
    3.3813 (  7.0%)    1.9367 (  5.7%)      Canonicalizer
    0.2375 (  0.5%)    0.2375 (  0.7%)    CreateSiFiveMetadata
    0.1476 (  0.3%)    0.1476 (  0.4%)    EmitOMIR
    0.0395 (  0.1%)    0.0395 (  0.1%)      (A) circt::firrtl::InstanceGraph
    2.9328 (  6.1%)    2.9328 (  8.7%)  LowerFIRRTLToHW
    1.9157 (  4.0%)    1.9157 (  5.7%)  HWMemSimImpl
   10.0357 ( 20.7%)    5.3711 ( 15.9%)  'hw.module' Pipeline
    0.1609 (  0.3%)    0.0878 (  0.3%)    HWCleanup
    3.1769 (  6.6%)    1.7230 (  5.1%)    CSE
    0.0062 (  0.0%)    0.0034 (  0.0%)      (A) DominanceInfo
    3.7812 (  7.8%)    1.9731 (  5.8%)    Canonicalizer
    0.0137 (  0.0%)    0.0070 (  0.0%)    HWLegalizeModules
    2.8391 (  5.9%)    1.5473 (  4.6%)    PrettifyVerilog
    4.1887 (  8.7%)    4.1887 ( 12.4%)  ExportVerilog
    0.0033 (  0.0%)    0.0033 (  0.0%)  Rest
   48.3990 (100.0%)   33.7458 (100.0%)  Total

{
  totalTime: 33.789,
  maxMemory: 894427136
}
