
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.105538                       # Number of seconds simulated
sim_ticks                                105537719352                       # Number of ticks simulated
final_tick                               635175436662                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 148439                       # Simulator instruction rate (inst/s)
host_op_rate                                   187694                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7094057                       # Simulator tick rate (ticks/s)
host_mem_usage                               16899704                       # Number of bytes of host memory used
host_seconds                                 14876.92                       # Real time elapsed on the host
sim_insts                                  2208319247                       # Number of instructions simulated
sim_ops                                    2792308073                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      4093312                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1591168                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5687552                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1411712                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1411712                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        31979                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        12431                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 44434                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11029                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11029                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        12128                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     38785299                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16980                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     15076771                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                53891178                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        12128                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16980                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              29108                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13376374                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13376374                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13376374                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        12128                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     38785299                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16980                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     15076771                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               67267552                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               253088057                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21412924                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17434225                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1918237                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8833867                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8136568                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2236107                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87052                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    193757888                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120535881                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21412924                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10372675                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25476273                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5743736                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       9520490                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11854092                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1917089                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    232548671                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.626741                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.994130                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       207072398     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2727267      1.17%     90.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2139828      0.92%     91.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2310726      0.99%     92.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1951904      0.84%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1108071      0.48%     93.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          758184      0.33%     93.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1930695      0.83%     94.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12549598      5.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    232548671                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.084607                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.476261                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       191406686                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     11910655                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25336069                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       107776                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3787481                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3652135                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6539                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145469396                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51767                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3787481                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       191662762                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        7960573                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2791201                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25188345                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1158297                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145252482                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2282                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        420656                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       569217                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        45893                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    203249920                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    676958973                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    676958973                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34799214                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34042                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17962                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3603835                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13983727                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7852825                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       295834                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1695631                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144739915                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34042                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137431090                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        83905                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20244792                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41346000                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1882                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    232548671                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.590978                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.296099                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    174492676     75.03%     75.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24511427     10.54%     85.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12390023      5.33%     90.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7981182      3.43%     94.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6570709      2.83%     97.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2586149      1.11%     98.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3185410      1.37%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       778730      0.33%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        52365      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    232548671                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         962041     75.40%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        145102     11.37%     86.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       168791     13.23%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113939150     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2016305      1.47%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13653451      9.93%     94.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7806104      5.68%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137431090                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.543017                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1275934                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009284                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    508770690                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    165019455                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133615556                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138707024                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       153557                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1832127                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           56                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          710                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       143259                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          556                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3787481                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        7188109                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       285239                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144773957                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          380                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13983727                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7852825                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17962                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        220955                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12603                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          710                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1148141                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1066649                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2214790                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134842494                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13520491                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2588596                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21325861                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19246180                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7805370                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.532789                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133617368                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133615556                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79394620                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213696236                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.527941                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371530                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22317986                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1942620                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    228761190                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.535346                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.388144                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    178972335     78.24%     78.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23327611     10.20%     88.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10839437      4.74%     93.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4821302      2.11%     95.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3655582      1.60%     96.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1542380      0.67%     97.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1531207      0.67%     98.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1096186      0.48%     98.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2975150      1.30%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    228761190                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2975150                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           370570389                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          293356227                       # The number of ROB writes
system.switch_cpus0.timesIdled                2869620                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               20539386                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.530881                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.530881                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.395119                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.395119                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609692755                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184106642                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138180836                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               253088057                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22644451                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18359301                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2086806                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9273161                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8576540                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2458103                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        98425                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    196199897                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             126244865                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22644451                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11034643                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27794441                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6367002                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4939450                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12125393                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2084745                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    233187098                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.665149                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.024565                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       205392657     88.08%     88.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1936552      0.83%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3516014      1.51%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3256641      1.40%     91.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2067479      0.89%     92.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1698386      0.73%     93.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          972970      0.42%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1005119      0.43%     94.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13341280      5.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    233187098                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089473                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.498818                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       194192145                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6965028                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27727529                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        49304                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4253087                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3930572                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          223                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     155003501                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1288                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4253087                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       194688962                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1297852                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      4518507                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27250148                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1178537                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     154871785                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        204349                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       503277                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    219646701                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    721418106                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    721418106                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    180768233                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        38878468                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35597                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17798                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4326768                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14635266                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7562836                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        85674                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1675835                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         153864146                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35596                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        145264590                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       122483                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     23253577                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     49009269                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    233187098                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.622953                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.296776                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    170554008     73.14%     73.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26510582     11.37%     84.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     14254048      6.11%     90.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7231322      3.10%     93.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8619062      3.70%     97.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2794259      1.20%     98.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2612236      1.12%     99.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       461661      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       149920      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    233187098                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         438041     59.49%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        153063     20.79%     80.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       145170     19.72%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    122162040     84.10%     84.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2082754      1.43%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17799      0.01%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13463515      9.27%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7538482      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     145264590                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.573969                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             736274                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005069                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    524575035                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    177153543                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    142125864                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     146000864                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       281142                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2850995                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          224                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        97564                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4253087                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         878358                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       120601                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    153899742                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         8922                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14635266                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7562836                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17798                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        104030                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          224                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1113000                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1163754                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2276754                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    143172743                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12989681                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2091847                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20527996                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20211302                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7538315                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.565703                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             142125900                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            142125864                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         82013707                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        228490593                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.561567                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358937                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    105279043                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    129629196                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     24270864                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35596                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2113280                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    228934011                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.566230                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.365959                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    174344822     76.16%     76.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25130040     10.98%     87.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     13034095      5.69%     92.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4187149      1.83%     94.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5756178      2.51%     97.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1929484      0.84%     98.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1116631      0.49%     98.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       987295      0.43%     98.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2448317      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    228934011                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    105279043                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     129629196                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19249543                       # Number of memory references committed
system.switch_cpus1.commit.loads             11784271                       # Number of loads committed
system.switch_cpus1.commit.membars              17798                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18710588                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        116785878                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2673560                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2448317                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           380385754                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          312053236                       # The number of ROB writes
system.switch_cpus1.timesIdled                3044558                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               19900959                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          105279043                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            129629196                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    105279043                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.403974                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.403974                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.415978                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.415978                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       643933569                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      198890770                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      143007340                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35596                       # number of misc regfile writes
system.l20.replacements                         31989                       # number of replacements
system.l20.tagsinuse                             2048                       # Cycle average of tags in use
system.l20.total_refs                          376003                       # Total number of references to valid blocks.
system.l20.sampled_refs                         34037                       # Sample count of references to valid blocks.
system.l20.avg_refs                         11.046890                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            0.120013                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.483343                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1694.253360                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           353.143284                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.000059                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000236                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.827272                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.172433                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        65463                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  65463                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10543                       # number of Writeback hits
system.l20.Writeback_hits::total                10543                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        65463                       # number of demand (read+write) hits
system.l20.demand_hits::total                   65463                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        65463                       # number of overall hits
system.l20.overall_hits::total                  65463                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        31979                       # number of ReadReq misses
system.l20.ReadReq_misses::total                31989                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        31979                       # number of demand (read+write) misses
system.l20.demand_misses::total                 31989                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        31979                       # number of overall misses
system.l20.overall_misses::total                31989                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1797943                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   6676361531                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     6678159474                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1797943                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   6676361531                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      6678159474                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1797943                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   6676361531                       # number of overall miss cycles
system.l20.overall_miss_latency::total     6678159474                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        97442                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              97452                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10543                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10543                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        97442                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               97452                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        97442                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              97452                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.328185                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.328254                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.328185                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.328254                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.328185                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.328254                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 179794.300000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 208773.305325                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 208764.246272                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 179794.300000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 208773.305325                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 208764.246272                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 179794.300000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 208773.305325                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 208764.246272                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5439                       # number of writebacks
system.l20.writebacks::total                     5439                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        31979                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           31989                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        31979                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            31989                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        31979                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           31989                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1199549                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4759317099                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4760516648                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1199549                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4759317099                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4760516648                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1199549                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4759317099                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4760516648                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.328185                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.328254                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.328185                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.328254                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.328185                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.328254                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 119954.900000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 148826.326621                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 148817.301197                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 119954.900000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 148826.326621                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 148817.301197                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 119954.900000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 148826.326621                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 148817.301197                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         12454                       # number of replacements
system.l21.tagsinuse                             2048                       # Cycle average of tags in use
system.l21.total_refs                          187027                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14502                       # Sample count of references to valid blocks.
system.l21.avg_refs                         12.896635                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           24.785385                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     1.580379                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1543.672835                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           477.961401                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.012102                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000772                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.753747                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.233380                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        28655                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  28655                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9458                       # number of Writeback hits
system.l21.Writeback_hits::total                 9458                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        28655                       # number of demand (read+write) hits
system.l21.demand_hits::total                   28655                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        28655                       # number of overall hits
system.l21.overall_hits::total                  28655                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        12431                       # number of ReadReq misses
system.l21.ReadReq_misses::total                12445                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        12431                       # number of demand (read+write) misses
system.l21.demand_misses::total                 12445                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        12431                       # number of overall misses
system.l21.overall_misses::total                12445                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2649836                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2550866791                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2553516627                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2649836                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2550866791                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2553516627                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2649836                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2550866791                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2553516627                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        41086                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              41100                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9458                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9458                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        41086                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               41100                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        41086                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              41100                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.302560                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.302798                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.302560                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.302798                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.302560                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.302798                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst       189274                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 205202.058644                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 205184.140378                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst       189274                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 205202.058644                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 205184.140378                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst       189274                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 205202.058644                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 205184.140378                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                5590                       # number of writebacks
system.l21.writebacks::total                     5590                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        12431                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           12445                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        12431                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            12445                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        12431                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           12445                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1805228                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1802995181                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1804800409                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1805228                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1802995181                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1804800409                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1805228                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1802995181                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1804800409                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.302560                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.302798                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.302560                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.302798                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.302560                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.302798                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 128944.857143                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 145040.236586                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 145022.130092                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 128944.857143                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 145040.236586                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 145022.130092                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 128944.857143                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 145040.236586                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 145022.130092                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.991749                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011861731                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849838.630713                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.991749                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016012                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876589                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11854081                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11854081                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11854081                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11854081                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11854081                       # number of overall hits
system.cpu0.icache.overall_hits::total       11854081                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2074272                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2074272                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2074272                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2074272                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2074272                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2074272                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11854092                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11854092                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11854092                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11854092                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11854092                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11854092                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 188570.181818                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 188570.181818                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 188570.181818                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 188570.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 188570.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 188570.181818                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1880943                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1880943                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1880943                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1880943                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1880943                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1880943                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 188094.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 188094.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 188094.300000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 188094.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 188094.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 188094.300000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97442                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190997057                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97698                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1954.974073                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.597630                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.402370                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916397                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083603                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10411856                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10411856                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677227                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677227                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17401                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17401                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18089083                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18089083                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18089083                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18089083                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       402527                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       402527                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           85                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           85                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       402612                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        402612                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       402612                       # number of overall misses
system.cpu0.dcache.overall_misses::total       402612                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  46758955922                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  46758955922                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      9652397                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      9652397                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  46768608319                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  46768608319                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  46768608319                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  46768608319                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10814383                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10814383                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17401                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17401                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18491695                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18491695                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18491695                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18491695                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037221                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037221                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000011                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000011                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021773                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021773                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021773                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021773                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 116163.526725                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 116163.526725                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 113557.611765                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 113557.611765                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 116162.976561                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 116162.976561                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 116162.976561                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 116162.976561                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10543                       # number of writebacks
system.cpu0.dcache.writebacks::total            10543                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       305085                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       305085                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           85                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       305170                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       305170                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       305170                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       305170                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97442                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97442                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97442                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97442                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97442                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97442                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  11252762130                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  11252762130                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  11252762130                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  11252762130                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  11252762130                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  11252762130                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.009010                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.009010                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005270                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005270                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005270                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005270                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 115481.641695                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 115481.641695                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 115481.641695                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 115481.641695                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 115481.641695                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 115481.641695                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.996874                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015173230                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2192598.768898                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996874                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12125378                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12125378                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12125378                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12125378                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12125378                       # number of overall hits
system.cpu1.icache.overall_hits::total       12125378                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3067429                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3067429                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3067429                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3067429                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3067429                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3067429                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12125393                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12125393                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12125393                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12125393                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12125393                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12125393                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 204495.266667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 204495.266667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 204495.266667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 204495.266667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 204495.266667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 204495.266667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2766036                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2766036                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2766036                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2766036                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2766036                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2766036                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       197574                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       197574                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       197574                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       197574                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       197574                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       197574                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 41086                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169416249                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 41342                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4097.920976                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.019470                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.980530                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910232                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089768                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9761203                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9761203                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7431460                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7431460                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17798                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17798                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17798                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17798                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17192663                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17192663                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17192663                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17192663                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       123640                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       123640                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       123640                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        123640                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       123640                       # number of overall misses
system.cpu1.dcache.overall_misses::total       123640                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  15786128557                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  15786128557                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  15786128557                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  15786128557                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  15786128557                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  15786128557                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9884843                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9884843                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7431460                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7431460                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17798                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17798                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17798                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17798                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17316303                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17316303                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17316303                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17316303                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012508                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012508                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007140                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007140                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007140                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007140                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 127678.166912                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 127678.166912                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 127678.166912                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 127678.166912                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 127678.166912                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 127678.166912                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9458                       # number of writebacks
system.cpu1.dcache.writebacks::total             9458                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        82554                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        82554                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        82554                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        82554                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        82554                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        82554                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        41086                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        41086                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        41086                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        41086                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        41086                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        41086                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4519097474                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4519097474                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4519097474                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4519097474                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4519097474                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4519097474                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004156                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004156                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002373                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002373                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002373                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002373                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 109991.176410                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 109991.176410                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 109991.176410                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 109991.176410                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 109991.176410                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 109991.176410                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
