$date
	Sat Oct 22 22:27:08 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#880753
b10010 !
1"
#880754
b10010 &
b10010 %
1$
#880755
0"
#880758
b1001 &
b1001 %
#880762
b11100 &
b11100 %
#880766
b1110 &
b1110 %
#880770
b111 &
b111 %
#880774
b10110 &
b10110 %
#880778
b1011 &
b1011 %
#880782
b100010 &
b100010 %
#880786
b10001 &
b10001 %
#880790
b110100 &
b110100 %
#880794
b11010 &
b11010 %
#880798
b1101 &
b1101 %
#880802
b101000 &
b101000 %
#880806
b10100 &
b10100 %
#880810
b1010 &
b1010 %
#880814
b101 &
b101 %
#880818
b10000 &
b10000 %
#880822
b1000 &
b1000 %
#880826
b100 &
b100 %
#880830
b10 &
b10 %
#880834
b1 &
b1 %
1#
#880838
b0 &
0#
b0 %
0$
#1899195
b10000 !
1"
#1899198
b10000 &
b10000 %
1$
#1899199
0"
#1899202
b1000 &
b1000 %
#1899206
b100 &
b100 %
#1899210
b10 &
b10 %
#1899214
b1 &
1#
b1 %
#1899218
b0 &
b0 %
0#
0$
#2849037
b11000 !
1"
#2849038
b11000 &
b11000 %
1$
#2849039
0"
#2849042
b1100 &
b1100 %
#2849046
b110 &
b110 %
#2849050
b11 &
b11 %
#2849054
b1010 &
b1010 %
#2849058
b101 &
b101 %
#2849062
b10000 &
b10000 %
#2849066
b1000 &
b1000 %
#2849070
b100 &
b100 %
#2849074
b10 &
b10 %
#2849078
b1 &
1#
b1 %
#2849082
b0 &
b0 %
0#
0$
#4500012
