=====
SETUP
1.336
16.953
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
9.545
10.100
u_v9958/u_v9958_core/u_vdp_command/n317_s2
10.817
11.372
u_v9958/u_v9958_core/u_vdp_command/n707_s0
11.769
12.318
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.318
12.353
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13
12.993
13.446
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
14.135
14.705
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7
14.706
15.223
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
15.642
16.191
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_4_s0
16.953
=====
SETUP
1.336
16.953
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
9.545
10.100
u_v9958/u_v9958_core/u_vdp_command/n317_s2
10.817
11.372
u_v9958/u_v9958_core/u_vdp_command/n707_s0
11.769
12.318
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.318
12.353
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13
12.993
13.446
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
14.135
14.705
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7
14.706
15.223
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
15.642
16.191
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_8_s0
16.953
=====
SETUP
1.409
16.880
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
9.545
10.100
u_v9958/u_v9958_core/u_vdp_command/n317_s2
10.817
11.372
u_v9958/u_v9958_core/u_vdp_command/n707_s0
11.769
12.318
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.318
12.353
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13
12.993
13.446
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
14.135
14.705
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7
14.706
15.223
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
15.642
16.191
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_0_s0
16.880
=====
SETUP
1.409
16.880
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
9.545
10.100
u_v9958/u_v9958_core/u_vdp_command/n317_s2
10.817
11.372
u_v9958/u_v9958_core/u_vdp_command/n707_s0
11.769
12.318
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.318
12.353
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13
12.993
13.446
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
14.135
14.705
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7
14.706
15.223
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
15.642
16.191
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_7_s0
16.880
=====
SETUP
1.423
16.867
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_text12/w_logical_vram_addr_nam_11_s3
7.849
8.302
u_v9958/u_v9958_core/u_vdp_text12/n74_s1
8.761
9.278
u_v9958/u_v9958_core/u_vdp_text12/n74_s0
9.705
10.254
u_v9958/u_v9958_core/u_vdp_text12/n967_s0
10.430
10.801
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_1_s0
11.228
11.783
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_1_s
11.783
11.886
u_v9958/u_v9958_core/u_vdp_colordec/n180_s7
12.547
13.102
u_v9958/u_v9958_core/u_vdp_colordec/n180_s1
14.494
14.956
u_v9958/u_v9958_core/u_vdp_colordec/n178_s6
14.959
15.508
u_v9958/u_v9958_core/u_vdp_colordec/n220_s1
15.682
16.231
u_v9958/u_v9958_core/u_vdp_colordec/n221_s0
16.405
16.867
u_v9958/u_v9958_core/u_vdp_colordec/ff_palette_addr_g5_0_s0
16.867
=====
SETUP
1.438
16.852
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_text12/w_logical_vram_addr_nam_11_s3
7.849
8.302
u_v9958/u_v9958_core/u_vdp_text12/n74_s1
8.761
9.278
u_v9958/u_v9958_core/u_vdp_text12/n74_s0
9.705
10.254
u_v9958/u_v9958_core/u_vdp_text12/n967_s0
10.430
10.801
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_1_s0
11.228
11.783
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_1_s
11.783
11.886
u_v9958/u_v9958_core/u_vdp_colordec/n180_s7
12.547
13.102
u_v9958/u_v9958_core/u_vdp_colordec/n180_s1
14.494
14.956
u_v9958/u_v9958_core/u_vdp_colordec/n178_s6
14.959
15.508
u_v9958/u_v9958_core/u_vdp_colordec/n178_s2
15.682
16.053
u_v9958/u_v9958_core/u_vdp_colordec/n179_s0
16.481
16.852
u_v9958/u_v9958_core/u_vdp_colordec/ff_palette_addr_2_s0
16.852
=====
SETUP
1.438
16.852
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_text12/w_logical_vram_addr_nam_11_s3
7.849
8.302
u_v9958/u_v9958_core/u_vdp_text12/n74_s1
8.761
9.278
u_v9958/u_v9958_core/u_vdp_text12/n74_s0
9.705
10.254
u_v9958/u_v9958_core/u_vdp_text12/n967_s0
10.430
10.801
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_1_s0
11.228
11.783
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_1_s
11.783
11.886
u_v9958/u_v9958_core/u_vdp_colordec/n180_s7
12.547
13.102
u_v9958/u_v9958_core/u_vdp_colordec/n180_s1
14.494
14.956
u_v9958/u_v9958_core/u_vdp_colordec/n178_s6
14.959
15.508
u_v9958/u_v9958_core/u_vdp_colordec/n178_s2
15.682
16.053
u_v9958/u_v9958_core/u_vdp_colordec/n178_s0
16.481
16.852
u_v9958/u_v9958_core/u_vdp_colordec/ff_palette_addr_3_s0
16.852
=====
SETUP
1.507
16.783
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_text12/w_logical_vram_addr_nam_11_s3
7.849
8.302
u_v9958/u_v9958_core/u_vdp_text12/n74_s1
8.761
9.278
u_v9958/u_v9958_core/u_vdp_text12/n74_s0
9.705
10.254
u_v9958/u_v9958_core/u_vdp_text12/n967_s0
10.430
10.801
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_1_s0
11.228
11.783
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_1_s
11.783
11.886
u_v9958/u_v9958_core/u_vdp_colordec/n180_s7
12.547
13.102
u_v9958/u_v9958_core/u_vdp_colordec/n180_s1
14.494
14.956
u_v9958/u_v9958_core/u_vdp_colordec/n178_s6
14.959
15.508
u_v9958/u_v9958_core/u_vdp_colordec/n220_s1
15.682
16.231
u_v9958/u_v9958_core/u_vdp_colordec/n220_s0
16.234
16.783
u_v9958/u_v9958_core/u_vdp_colordec/ff_palette_addr_g5_1_s0
16.783
=====
SETUP
1.552
16.738
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
9.545
10.100
u_v9958/u_v9958_core/u_vdp_command/n317_s2
10.817
11.372
u_v9958/u_v9958_core/u_vdp_command/n707_s0
11.769
12.318
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.318
12.353
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13
12.993
13.446
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
14.135
14.705
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7
14.706
15.223
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
15.642
16.191
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_6_s0
16.738
=====
SETUP
1.552
16.738
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
9.545
10.100
u_v9958/u_v9958_core/u_vdp_command/n317_s2
10.817
11.372
u_v9958/u_v9958_core/u_vdp_command/n707_s0
11.769
12.318
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.318
12.353
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13
12.993
13.446
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
14.135
14.705
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7
14.706
15.223
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
15.642
16.191
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s0
16.738
=====
SETUP
1.580
16.709
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
9.545
10.100
u_v9958/u_v9958_core/u_vdp_command/n317_s2
10.817
11.372
u_v9958/u_v9958_core/u_vdp_command/n707_s0
11.769
12.318
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.318
12.353
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13
12.993
13.446
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
14.135
14.705
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7
14.706
15.223
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
15.642
16.191
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_1_s0
16.709
=====
SETUP
1.580
16.709
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
9.545
10.100
u_v9958/u_v9958_core/u_vdp_command/n317_s2
10.817
11.372
u_v9958/u_v9958_core/u_vdp_command/n707_s0
11.769
12.318
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.318
12.353
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13
12.993
13.446
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
14.135
14.705
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7
14.706
15.223
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
15.642
16.191
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_2_s0
16.709
=====
SETUP
1.592
16.697
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
9.545
10.100
u_v9958/u_v9958_core/u_vdp_command/n317_s2
10.817
11.372
u_v9958/u_v9958_core/u_vdp_command/n707_s0
11.769
12.318
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.318
12.353
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13
12.993
13.446
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
14.135
14.705
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7
14.706
15.223
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
15.792
16.341
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s0
16.697
=====
SETUP
1.592
16.697
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
9.545
10.100
u_v9958/u_v9958_core/u_vdp_command/n317_s2
10.817
11.372
u_v9958/u_v9958_core/u_vdp_command/n707_s0
11.769
12.318
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.318
12.353
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13
12.993
13.446
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
14.135
14.705
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7
14.706
15.223
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
15.642
16.191
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_3_s0
16.697
=====
SETUP
1.592
16.697
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
9.545
10.100
u_v9958/u_v9958_core/u_vdp_command/n317_s2
10.817
11.372
u_v9958/u_v9958_core/u_vdp_command/n707_s0
11.769
12.318
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.318
12.353
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13
12.993
13.446
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
14.135
14.705
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7
14.706
15.223
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
15.642
16.191
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_5_s0
16.697
=====
SETUP
1.723
16.566
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
9.545
10.100
u_v9958/u_v9958_core/u_vdp_command/n317_s2
10.817
11.372
u_v9958/u_v9958_core/u_vdp_command/n707_s0
11.769
12.318
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.318
12.353
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13
12.993
13.446
u_v9958/u_v9958_core/u_vdp_command/n1790_s14
14.240
14.810
u_v9958/u_v9958_core/u_vdp_command/n1790_s12
14.982
15.552
u_v9958/u_v9958_core/u_vdp_command/n1790_s10
15.554
16.103
u_v9958/u_v9958_core/u_vdp_command/n1790_s7
16.104
16.566
u_v9958/u_v9958_core/u_vdp_command/ff_state_0_s0
16.566
=====
SETUP
1.852
16.437
18.289
u_v9958/u_v9958_core/u_ssg/ff_eightdotstate_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_graphic4567/w_pix_5_s1
9.997
10.546
u_v9958/u_v9958_core/u_vdp_graphic4567/w_pix_5_s0
10.718
11.235
u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_y_2_s
11.918
12.289
u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_y_3_s
12.289
12.759
u_v9958/u_v9958_core/u_vdp_graphic4567/n701_s
13.006
13.555
u_v9958/u_v9958_core/u_vdp_graphic4567/n700_s
13.555
14.025
u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_4_s3
14.033
14.550
u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_1_s3
14.956
15.473
u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_1_s2
15.888
16.437
u_v9958/u_v9958_core/u_vdp_graphic4567/p_yjk_b_1_s0
16.437
=====
SETUP
1.852
16.437
18.289
u_v9958/u_v9958_core/u_ssg/ff_eightdotstate_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_graphic4567/w_pix_5_s1
9.997
10.546
u_v9958/u_v9958_core/u_vdp_graphic4567/w_pix_5_s0
10.718
11.235
u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_y_2_s
11.918
12.289
u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_y_3_s
12.289
12.759
u_v9958/u_v9958_core/u_vdp_graphic4567/n701_s
13.006
13.555
u_v9958/u_v9958_core/u_vdp_graphic4567/n700_s
13.555
14.025
u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_4_s3
14.033
14.550
u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_1_s3
14.956
15.473
u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_2_s2
15.888
16.437
u_v9958/u_v9958_core/u_vdp_graphic4567/p_yjk_b_2_s0
16.437
=====
SETUP
1.852
16.437
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_text12/w_logical_vram_addr_nam_11_s3
7.849
8.302
u_v9958/u_v9958_core/u_vdp_text12/n74_s1
8.761
9.278
u_v9958/u_v9958_core/u_vdp_text12/n74_s0
9.705
10.254
u_v9958/u_v9958_core/u_vdp_text12/n967_s0
10.430
10.801
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_1_s0
11.228
11.783
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_1_s
11.783
11.886
u_v9958/u_v9958_core/u_vdp_colordec/n180_s7
12.547
13.102
u_v9958/u_v9958_core/u_vdp_colordec/n180_s1
14.494
14.956
u_v9958/u_v9958_core/u_vdp_colordec/n178_s6
14.959
15.508
u_v9958/u_v9958_core/u_vdp_colordec/n178_s2
15.682
16.053
u_v9958/u_v9958_core/u_vdp_colordec/n181_s0
16.066
16.437
u_v9958/u_v9958_core/u_vdp_colordec/ff_palette_addr_0_s0
16.437
=====
SETUP
1.852
16.437
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_text12/w_logical_vram_addr_nam_11_s3
7.849
8.302
u_v9958/u_v9958_core/u_vdp_text12/n74_s1
8.761
9.278
u_v9958/u_v9958_core/u_vdp_text12/n74_s0
9.705
10.254
u_v9958/u_v9958_core/u_vdp_text12/n967_s0
10.430
10.801
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_1_s0
11.228
11.783
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_1_s
11.783
11.886
u_v9958/u_v9958_core/u_vdp_colordec/n180_s7
12.547
13.102
u_v9958/u_v9958_core/u_vdp_colordec/n180_s1
14.494
14.956
u_v9958/u_v9958_core/u_vdp_colordec/n178_s6
14.959
15.508
u_v9958/u_v9958_core/u_vdp_colordec/n178_s2
15.682
16.053
u_v9958/u_v9958_core/u_vdp_colordec/n180_s0
16.066
16.437
u_v9958/u_v9958_core/u_vdp_colordec/ff_palette_addr_1_s0
16.437
=====
SETUP
2.097
16.192
18.289
u_v9958/u_v9958_core/u_ssg/ff_eightdotstate_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_graphic4567/w_pix_5_s1
9.997
10.546
u_v9958/u_v9958_core/u_vdp_graphic4567/w_pix_5_s0
10.718
11.235
u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_y_2_s
11.918
12.289
u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_y_3_s
12.289
12.759
u_v9958/u_v9958_core/u_vdp_graphic4567/n701_s
13.006
13.555
u_v9958/u_v9958_core/u_vdp_graphic4567/n700_s
13.555
14.025
u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_4_s3
14.033
14.550
u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_1_s3
14.956
15.473
u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_3_s2
15.730
16.192
u_v9958/u_v9958_core/u_vdp_graphic4567/p_yjk_b_3_s0
16.192
=====
SETUP
2.319
15.970
18.289
u_v9958/u_v9958_core/u_ssg/ff_eightdotstate_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_graphic4567/w_pix_5_s1
9.997
10.546
u_v9958/u_v9958_core/u_vdp_graphic4567/w_pix_5_s0
10.718
11.235
u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_y_2_s
11.918
12.289
u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_y_3_s
12.289
12.759
u_v9958/u_v9958_core/u_vdp_graphic4567/n701_s
13.006
13.555
u_v9958/u_v9958_core/u_vdp_graphic4567/n700_s
13.555
14.025
u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_4_s3
14.033
14.550
u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_1_s3
14.956
15.505
u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_4_s2
15.508
15.970
u_v9958/u_v9958_core/u_vdp_graphic4567/p_yjk_b_4_s0
15.970
=====
SETUP
2.411
15.878
18.289
u_v9958/u_v9958_core/u_ssg/ff_eightdotstate_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_graphic4567/w_pix_5_s1
9.997
10.546
u_v9958/u_v9958_core/u_vdp_graphic4567/w_pix_5_s0
10.718
11.235
u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_y_2_s
11.918
12.289
u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_y_3_s
12.289
12.759
u_v9958/u_v9958_core/u_vdp_graphic4567/n701_s
13.006
13.555
u_v9958/u_v9958_core/u_vdp_graphic4567/n700_s
13.555
14.025
u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_4_s3
14.033
14.582
u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_5_s3
14.758
15.328
u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_5_s2
15.329
15.878
u_v9958/u_v9958_core/u_vdp_graphic4567/p_yjk_b_5_s0
15.878
=====
SETUP
2.443
15.846
18.289
u_v9958/u_v9958_core/u_ssg/ff_eightdotstate_2_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_graphic4567/ff_local_dot_counter_x_8_s3
9.770
10.287
u_v9958/u_v9958_core/n524_s6
11.084
11.455
u_v9958/u_v9958_core/n524_s3
12.117
12.570
u_v9958/u_v9958_core/n1007_s7
13.084
13.601
u_v9958/u_v9958_core/ff_vram_access_address_16_s3
14.151
14.721
u_v9958/u_v9958_core/ff_vram_access_address_16_s2
14.722
15.271
u_v9958/u_v9958_core/ff_vram_access_address_14_s0
15.846
=====
SETUP
2.460
15.829
18.289
u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_6_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_wait_control/n315_s2671
8.735
9.106
u_v9958/u_v9958_core/u_vdp_wait_control/n315_s2642
10.277
10.730
u_v9958/u_v9958_core/u_vdp_wait_control/n315_s2639
11.419
11.872
u_v9958/u_v9958_core/u_vdp_wait_control/n359_s
12.435
12.806
u_v9958/u_v9958_core/u_vdp_wait_control/n358_s
12.806
12.841
u_v9958/u_v9958_core/u_vdp_wait_control/n357_s
12.841
12.876
u_v9958/u_v9958_core/u_vdp_wait_control/n356_s
12.876
12.911
u_v9958/u_v9958_core/u_vdp_wait_control/n355_s
12.911
12.947
u_v9958/u_v9958_core/u_vdp_wait_control/n354_s
12.947
12.982
u_v9958/u_v9958_core/u_vdp_wait_control/n353_s
12.982
13.017
u_v9958/u_v9958_core/u_vdp_wait_control/n384_s2
14.321
14.774
u_v9958/u_v9958_core/u_vdp_wait_control/n384_s0
14.774
14.877
u_v9958/u_v9958_core/u_vdp_wait_control/n433_s1
15.280
15.829
u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_15_s0
15.829
=====
HOLD
0.205
6.491
6.286
u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_adr_3_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s
6.491
=====
HOLD
0.205
6.491
6.286
u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_adr_2_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s
6.491
=====
HOLD
0.213
6.631
6.417
u_v9958/u_v9958_core/u_vdp_register/palette_data_g_in_2_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s
6.631
=====
HOLD
0.213
6.631
6.417
u_v9958/u_v9958_core/u_vdp_register/palette_data_g_in_1_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s
6.631
=====
HOLD
0.213
6.631
6.417
u_v9958/u_v9958_core/u_vdp_register/palette_data_rb_in_6_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s
6.631
=====
HOLD
0.315
6.493
6.178
u_v9958/u_v9958_core/u_sprite/ff_info_color_0_s0
6.168
6.370
u_v9958/u_v9958_core/u_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_0_s
6.493
=====
HOLD
0.335
6.753
6.417
u_v9958/u_v9958_core/u_vdp_register/palette_data_g_in_0_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s
6.753
=====
HOLD
0.335
6.753
6.417
u_v9958/u_v9958_core/u_vdp_register/palette_data_rb_in_5_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s
6.753
=====
HOLD
0.335
6.753
6.417
u_v9958/u_v9958_core/u_vdp_register/palette_data_rb_in_0_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s
6.753
=====
HOLD
0.337
6.754
6.417
u_v9958/u_v9958_core/u_vdp_register/palette_data_rb_in_1_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s
6.754
=====
HOLD
0.344
6.631
6.286
u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_adr_1_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s
6.631
=====
HOLD
0.344
6.631
6.286
u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_adr_0_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s
6.631
=====
HOLD
0.363
6.780
6.417
u_v9958/u_v9958_core/u_vdp_register/palette_data_rb_in_2_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s
6.780
=====
HOLD
0.370
6.656
6.286
u_debugger/ff_rom_address_10_s0
6.168
6.370
u_debugger/u_rom/ff_ram_ff_ram_0_5_s
6.656
=====
HOLD
0.370
6.656
6.286
u_debugger/ff_rom_address_10_s0
6.168
6.370
u_debugger/u_rom/ff_ram_ff_ram_0_3_s
6.656
=====
HOLD
0.425
6.605
6.179
u_v9958/u_v9958_core/u_sprite/ff_predraw_local_plane_num_1_s0
6.168
6.370
u_v9958/u_v9958_core/u_sprite/n1895_s0
6.373
6.605
u_v9958/u_v9958_core/u_sprite/ff_predraw_local_plane_num_1_s0
6.605
=====
HOLD
0.425
6.605
6.179
u_v9958/u_v9958_core/u_sprite/u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_0_s0
6.168
6.370
u_v9958/u_v9958_core/u_sprite/n1918_s3
6.373
6.605
u_v9958/u_v9958_core/u_sprite/u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_0_s0
6.605
=====
HOLD
0.425
6.605
6.179
u_v9958/u_v9958_core/u_vdp_graphic4567/ff_local_dot_counter_x_8_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_graphic4567/n989_s10
6.373
6.605
u_v9958/u_v9958_core/u_vdp_graphic4567/ff_local_dot_counter_x_8_s0
6.605
=====
HOLD
0.425
6.605
6.179
u_v9958/u_v9958_core/u_vdp_graphic4567/ff_fifo_write_address_3_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_graphic4567/n369_s3
6.373
6.605
u_v9958/u_v9958_core/u_vdp_graphic4567/ff_fifo_write_address_3_s0
6.605
=====
HOLD
0.425
6.605
6.179
u_v9958/u_v9958_core/u_ssg/ff_v_cnt_in_field_9_s0
6.168
6.370
u_v9958/u_v9958_core/u_ssg/n117_s2
6.373
6.605
u_v9958/u_v9958_core/u_ssg/ff_v_cnt_in_field_9_s0
6.605
=====
HOLD
0.425
6.605
6.179
u_sdram/ff_main_timer_2_s3
6.168
6.370
u_sdram/n214_s1
6.373
6.605
u_sdram/ff_main_timer_2_s3
6.605
=====
HOLD
0.425
6.605
6.179
u_sdram/ff_main_timer_3_s3
6.168
6.370
u_sdram/n213_s1
6.373
6.605
u_sdram/ff_main_timer_3_s3
6.605
=====
HOLD
0.425
6.605
6.179
u_sdram/ff_main_timer_4_s3
6.168
6.370
u_sdram/n212_s1
6.373
6.605
u_sdram/ff_main_timer_4_s3
6.605
=====
HOLD
0.425
6.605
6.179
u_sdram/ff_refresh_timer_3_s1
6.168
6.370
u_sdram/n15_s2
6.373
6.605
u_sdram/ff_refresh_timer_3_s1
6.605
=====
HOLD
0.425
6.605
6.179
u_sdram/ff_sdr_dq_mask_3_s1
6.168
6.370
u_sdram/n353_s5
6.373
6.605
u_sdram/ff_sdr_dq_mask_3_s1
6.605
