|PipelineCPU
clk => clk.IN4
PC_out[0] <= <GND>
PC_out[1] <= <GND>
PC_out[2] <= <GND>
PC_out[3] <= <GND>
PC_out[4] <= <GND>
PC_out[5] <= <GND>
PC_out[6] <= <GND>
PC_out[7] <= <GND>
PC_out[8] <= <GND>
PC_out[9] <= <GND>
PC_out[10] <= <GND>
PC_out[11] <= <GND>
PC_out[12] <= <GND>
PC_out[13] <= <GND>
PC_out[14] <= <GND>
PC_out[15] <= <GND>
PC_out[16] <= <GND>
PC_out[17] <= <GND>
PC_out[18] <= <GND>
PC_out[19] <= <GND>
PC_out[20] <= <GND>
PC_out[21] <= <GND>
PC_out[22] <= <GND>
PC_out[23] <= <GND>
PC_out[24] <= <GND>
PC_out[25] <= <GND>
PC_out[26] <= <GND>
PC_out[27] <= <GND>
PC_out[28] <= <GND>
PC_out[29] <= <GND>
PC_out[30] <= <GND>
PC_out[31] <= <GND>
Inst_IF_out[0] <= <GND>
Inst_IF_out[1] <= <GND>
Inst_IF_out[2] <= <GND>
Inst_IF_out[3] <= <GND>
Inst_IF_out[4] <= <GND>
Inst_IF_out[5] <= <GND>
Inst_IF_out[6] <= <GND>
Inst_IF_out[7] <= <GND>
Inst_IF_out[8] <= <GND>
Inst_IF_out[9] <= <GND>
Inst_IF_out[10] <= <GND>
Inst_IF_out[11] <= <GND>
Inst_IF_out[12] <= <GND>
Inst_IF_out[13] <= <GND>
Inst_IF_out[14] <= <GND>
Inst_IF_out[15] <= <GND>
Inst_IF_out[16] <= <GND>
Inst_IF_out[17] <= <GND>
Inst_IF_out[18] <= <GND>
Inst_IF_out[19] <= <GND>
Inst_IF_out[20] <= <GND>
Inst_IF_out[21] <= <GND>
Inst_IF_out[22] <= <GND>
Inst_IF_out[23] <= <GND>
Inst_IF_out[24] <= <GND>
Inst_IF_out[25] <= <GND>
Inst_IF_out[26] <= <GND>
Inst_IF_out[27] <= <GND>
Inst_IF_out[28] <= <GND>
Inst_IF_out[29] <= <GND>
Inst_IF_out[30] <= <GND>
Inst_IF_out[31] <= <GND>
Inst_ID_out[0] <= <GND>
Inst_ID_out[1] <= <GND>
Inst_ID_out[2] <= <GND>
Inst_ID_out[3] <= <GND>
Inst_ID_out[4] <= <GND>
Inst_ID_out[5] <= <GND>
Inst_ID_out[6] <= <GND>
Inst_ID_out[7] <= <GND>
Inst_ID_out[8] <= <GND>
Inst_ID_out[9] <= <GND>
Inst_ID_out[10] <= <GND>
Inst_ID_out[11] <= <GND>
Inst_ID_out[12] <= <GND>
Inst_ID_out[13] <= <GND>
Inst_ID_out[14] <= <GND>
Inst_ID_out[15] <= <GND>
Inst_ID_out[16] <= <GND>
Inst_ID_out[17] <= <GND>
Inst_ID_out[18] <= <GND>
Inst_ID_out[19] <= <GND>
Inst_ID_out[20] <= <GND>
Inst_ID_out[21] <= <GND>
Inst_ID_out[22] <= <GND>
Inst_ID_out[23] <= <GND>
Inst_ID_out[24] <= <GND>
Inst_ID_out[25] <= <GND>
Inst_ID_out[26] <= <GND>
Inst_ID_out[27] <= <GND>
Inst_ID_out[28] <= <GND>
Inst_ID_out[29] <= <GND>
Inst_ID_out[30] <= <GND>
Inst_ID_out[31] <= <GND>
A_in[0] <= <GND>
A_in[1] <= <GND>
A_in[2] <= <GND>
A_in[3] <= <GND>
A_in[4] <= <GND>
A_in[5] <= <GND>
A_in[6] <= <GND>
A_in[7] <= <GND>
A_in[8] <= <GND>
A_in[9] <= <GND>
A_in[10] <= <GND>
A_in[11] <= <GND>
A_in[12] <= <GND>
A_in[13] <= <GND>
A_in[14] <= <GND>
A_in[15] <= <GND>
A_in[16] <= <GND>
A_in[17] <= <GND>
A_in[18] <= <GND>
A_in[19] <= <GND>
A_in[20] <= <GND>
A_in[21] <= <GND>
A_in[22] <= <GND>
A_in[23] <= <GND>
A_in[24] <= <GND>
A_in[25] <= <GND>
A_in[26] <= <GND>
A_in[27] <= <GND>
A_in[28] <= <GND>
A_in[29] <= <GND>
A_in[30] <= <GND>
A_in[31] <= <GND>
B_in[0] <= <GND>
B_in[1] <= <GND>
B_in[2] <= <GND>
B_in[3] <= <GND>
B_in[4] <= <GND>
B_in[5] <= <GND>
B_in[6] <= <GND>
B_in[7] <= <GND>
B_in[8] <= <GND>
B_in[9] <= <GND>
B_in[10] <= <GND>
B_in[11] <= <GND>
B_in[12] <= <GND>
B_in[13] <= <GND>
B_in[14] <= <GND>
B_in[15] <= <GND>
B_in[16] <= <GND>
B_in[17] <= <GND>
B_in[18] <= <GND>
B_in[19] <= <GND>
B_in[20] <= <GND>
B_in[21] <= <GND>
B_in[22] <= <GND>
B_in[23] <= <GND>
B_in[24] <= <GND>
B_in[25] <= <GND>
B_in[26] <= <GND>
B_in[27] <= <GND>
B_in[28] <= <GND>
B_in[29] <= <GND>
B_in[30] <= <GND>
B_in[31] <= <GND>
ALU_out[0] <= <GND>
ALU_out[1] <= <GND>
ALU_out[2] <= <GND>
ALU_out[3] <= <GND>
ALU_out[4] <= <GND>
ALU_out[5] <= <GND>
ALU_out[6] <= <GND>
ALU_out[7] <= <GND>
ALU_out[8] <= <GND>
ALU_out[9] <= <GND>
ALU_out[10] <= <GND>
ALU_out[11] <= <GND>
ALU_out[12] <= <GND>
ALU_out[13] <= <GND>
ALU_out[14] <= <GND>
ALU_out[15] <= <GND>
ALU_out[16] <= <GND>
ALU_out[17] <= <GND>
ALU_out[18] <= <GND>
ALU_out[19] <= <GND>
ALU_out[20] <= <GND>
ALU_out[21] <= <GND>
ALU_out[22] <= <GND>
ALU_out[23] <= <GND>
ALU_out[24] <= <GND>
ALU_out[25] <= <GND>
ALU_out[26] <= <GND>
ALU_out[27] <= <GND>
ALU_out[28] <= <GND>
ALU_out[29] <= <GND>
ALU_out[30] <= <GND>
ALU_out[31] <= <GND>
Shift_out[0] <= <GND>
Shift_out[1] <= <GND>
Shift_out[2] <= <GND>
Shift_out[3] <= <GND>
Shift_out[4] <= <GND>
Shift_out[5] <= <GND>
Shift_out[6] <= <GND>
Shift_out[7] <= <GND>
Shift_out[8] <= <GND>
Shift_out[9] <= <GND>
Shift_out[10] <= <GND>
Shift_out[11] <= <GND>
Shift_out[12] <= <GND>
Shift_out[13] <= <GND>
Shift_out[14] <= <GND>
Shift_out[15] <= <GND>
Shift_out[16] <= <GND>
Shift_out[17] <= <GND>
Shift_out[18] <= <GND>
Shift_out[19] <= <GND>
Shift_out[20] <= <GND>
Shift_out[21] <= <GND>
Shift_out[22] <= <GND>
Shift_out[23] <= <GND>
Shift_out[24] <= <GND>
Shift_out[25] <= <GND>
Shift_out[26] <= <GND>
Shift_out[27] <= <GND>
Shift_out[28] <= <GND>
Shift_out[29] <= <GND>
Shift_out[30] <= <GND>
Shift_out[31] <= <GND>


|PipelineCPU|PC_count:pc
clk => PC[0]~reg0.CLK
clk => PC[1]~reg0.CLK
clk => PC[2]~reg0.CLK
clk => PC[3]~reg0.CLK
clk => PC[4]~reg0.CLK
clk => PC[5]~reg0.CLK
clk => PC[6]~reg0.CLK
clk => PC[7]~reg0.CLK
clk => PC[8]~reg0.CLK
clk => PC[9]~reg0.CLK
clk => PC[10]~reg0.CLK
clk => PC[11]~reg0.CLK
clk => PC[12]~reg0.CLK
clk => PC[13]~reg0.CLK
clk => PC[14]~reg0.CLK
clk => PC[15]~reg0.CLK
clk => PC[16]~reg0.CLK
clk => PC[17]~reg0.CLK
clk => PC[18]~reg0.CLK
clk => PC[19]~reg0.CLK
clk => PC[20]~reg0.CLK
clk => PC[21]~reg0.CLK
clk => PC[22]~reg0.CLK
clk => PC[23]~reg0.CLK
clk => PC[24]~reg0.CLK
clk => PC[25]~reg0.CLK
clk => PC[26]~reg0.CLK
clk => PC[27]~reg0.CLK
clk => PC[28]~reg0.CLK
clk => PC[29]~reg0.CLK
clk => PC[30]~reg0.CLK
clk => PC[31]~reg0.CLK
Keep => PC[0]~reg0.ENA
Keep => PC[1]~reg0.ENA
Keep => PC[2]~reg0.ENA
Keep => PC[3]~reg0.ENA
Keep => PC[4]~reg0.ENA
Keep => PC[5]~reg0.ENA
Keep => PC[6]~reg0.ENA
Keep => PC[7]~reg0.ENA
Keep => PC[8]~reg0.ENA
Keep => PC[9]~reg0.ENA
Keep => PC[10]~reg0.ENA
Keep => PC[11]~reg0.ENA
Keep => PC[12]~reg0.ENA
Keep => PC[13]~reg0.ENA
Keep => PC[14]~reg0.ENA
Keep => PC[15]~reg0.ENA
Keep => PC[16]~reg0.ENA
Keep => PC[17]~reg0.ENA
Keep => PC[18]~reg0.ENA
Keep => PC[19]~reg0.ENA
Keep => PC[20]~reg0.ENA
Keep => PC[21]~reg0.ENA
Keep => PC[22]~reg0.ENA
Keep => PC[23]~reg0.ENA
Keep => PC[24]~reg0.ENA
Keep => PC[25]~reg0.ENA
Keep => PC[26]~reg0.ENA
Keep => PC[27]~reg0.ENA
Keep => PC[28]~reg0.ENA
Keep => PC[29]~reg0.ENA
Keep => PC[30]~reg0.ENA
Keep => PC[31]~reg0.ENA
NextPC[0] => PC[0]~reg0.DATAIN
NextPC[1] => PC[1]~reg0.DATAIN
NextPC[2] => PC[2]~reg0.DATAIN
NextPC[3] => PC[3]~reg0.DATAIN
NextPC[4] => PC[4]~reg0.DATAIN
NextPC[5] => PC[5]~reg0.DATAIN
NextPC[6] => PC[6]~reg0.DATAIN
NextPC[7] => PC[7]~reg0.DATAIN
NextPC[8] => PC[8]~reg0.DATAIN
NextPC[9] => PC[9]~reg0.DATAIN
NextPC[10] => PC[10]~reg0.DATAIN
NextPC[11] => PC[11]~reg0.DATAIN
NextPC[12] => PC[12]~reg0.DATAIN
NextPC[13] => PC[13]~reg0.DATAIN
NextPC[14] => PC[14]~reg0.DATAIN
NextPC[15] => PC[15]~reg0.DATAIN
NextPC[16] => PC[16]~reg0.DATAIN
NextPC[17] => PC[17]~reg0.DATAIN
NextPC[18] => PC[18]~reg0.DATAIN
NextPC[19] => PC[19]~reg0.DATAIN
NextPC[20] => PC[20]~reg0.DATAIN
NextPC[21] => PC[21]~reg0.DATAIN
NextPC[22] => PC[22]~reg0.DATAIN
NextPC[23] => PC[23]~reg0.DATAIN
NextPC[24] => PC[24]~reg0.DATAIN
NextPC[25] => PC[25]~reg0.DATAIN
NextPC[26] => PC[26]~reg0.DATAIN
NextPC[27] => PC[27]~reg0.DATAIN
NextPC[28] => PC[28]~reg0.DATAIN
NextPC[29] => PC[29]~reg0.DATAIN
NextPC[30] => PC[30]~reg0.DATAIN
NextPC[31] => PC[31]~reg0.DATAIN
PC[0] <= PC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[1] <= PC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[2] <= PC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[3] <= PC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[4] <= PC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[5] <= PC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[6] <= PC[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[7] <= PC[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[8] <= PC[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[9] <= PC[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[10] <= PC[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[11] <= PC[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[12] <= PC[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[13] <= PC[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[14] <= PC[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[15] <= PC[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[16] <= PC[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[17] <= PC[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[18] <= PC[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[19] <= PC[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[20] <= PC[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[21] <= PC[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[22] <= PC[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[23] <= PC[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[24] <= PC[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[25] <= PC[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[26] <= PC[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[27] <= PC[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[28] <= PC[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[29] <= PC[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[30] <= PC[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[31] <= PC[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|InstMem:IM
Addr[0] => Mux0.IN69
Addr[0] => Mux1.IN69
Addr[0] => Mux2.IN69
Addr[0] => Mux3.IN69
Addr[0] => Mux4.IN69
Addr[0] => Mux5.IN69
Addr[0] => Mux6.IN69
Addr[0] => Mux7.IN69
Addr[0] => Add0.IN64
Addr[0] => Mux16.IN69
Addr[0] => Mux17.IN69
Addr[0] => Mux18.IN69
Addr[0] => Mux19.IN69
Addr[0] => Mux20.IN69
Addr[0] => Mux21.IN69
Addr[0] => Mux22.IN69
Addr[0] => Mux23.IN69
Addr[0] => Add2.IN64
Addr[1] => Mux0.IN68
Addr[1] => Mux1.IN68
Addr[1] => Mux2.IN68
Addr[1] => Mux3.IN68
Addr[1] => Mux4.IN68
Addr[1] => Mux5.IN68
Addr[1] => Mux6.IN68
Addr[1] => Mux7.IN68
Addr[1] => Add0.IN63
Addr[1] => Add1.IN62
Addr[1] => Add2.IN63
Addr[2] => Mux0.IN67
Addr[2] => Mux1.IN67
Addr[2] => Mux2.IN67
Addr[2] => Mux3.IN67
Addr[2] => Mux4.IN67
Addr[2] => Mux5.IN67
Addr[2] => Mux6.IN67
Addr[2] => Mux7.IN67
Addr[2] => Add0.IN62
Addr[2] => Add1.IN61
Addr[2] => Add2.IN62
Addr[3] => Mux0.IN66
Addr[3] => Mux1.IN66
Addr[3] => Mux2.IN66
Addr[3] => Mux3.IN66
Addr[3] => Mux4.IN66
Addr[3] => Mux5.IN66
Addr[3] => Mux6.IN66
Addr[3] => Mux7.IN66
Addr[3] => Add0.IN61
Addr[3] => Add1.IN60
Addr[3] => Add2.IN61
Addr[4] => Mux0.IN65
Addr[4] => Mux1.IN65
Addr[4] => Mux2.IN65
Addr[4] => Mux3.IN65
Addr[4] => Mux4.IN65
Addr[4] => Mux5.IN65
Addr[4] => Mux6.IN65
Addr[4] => Mux7.IN65
Addr[4] => Add0.IN60
Addr[4] => Add1.IN59
Addr[4] => Add2.IN60
Addr[5] => Mux0.IN64
Addr[5] => Mux1.IN64
Addr[5] => Mux2.IN64
Addr[5] => Mux3.IN64
Addr[5] => Mux4.IN64
Addr[5] => Mux5.IN64
Addr[5] => Mux6.IN64
Addr[5] => Mux7.IN64
Addr[5] => Add0.IN59
Addr[5] => Add1.IN58
Addr[5] => Add2.IN59
Addr[6] => Add0.IN58
Addr[6] => Add1.IN57
Addr[6] => Add2.IN58
Addr[7] => Add0.IN57
Addr[7] => Add1.IN56
Addr[7] => Add2.IN57
Addr[8] => Add0.IN56
Addr[8] => Add1.IN55
Addr[8] => Add2.IN56
Addr[9] => Add0.IN55
Addr[9] => Add1.IN54
Addr[9] => Add2.IN55
Addr[10] => Add0.IN54
Addr[10] => Add1.IN53
Addr[10] => Add2.IN54
Addr[11] => Add0.IN53
Addr[11] => Add1.IN52
Addr[11] => Add2.IN53
Addr[12] => Add0.IN52
Addr[12] => Add1.IN51
Addr[12] => Add2.IN52
Addr[13] => Add0.IN51
Addr[13] => Add1.IN50
Addr[13] => Add2.IN51
Addr[14] => Add0.IN50
Addr[14] => Add1.IN49
Addr[14] => Add2.IN50
Addr[15] => Add0.IN49
Addr[15] => Add1.IN48
Addr[15] => Add2.IN49
Addr[16] => Add0.IN48
Addr[16] => Add1.IN47
Addr[16] => Add2.IN48
Addr[17] => Add0.IN47
Addr[17] => Add1.IN46
Addr[17] => Add2.IN47
Addr[18] => Add0.IN46
Addr[18] => Add1.IN45
Addr[18] => Add2.IN46
Addr[19] => Add0.IN45
Addr[19] => Add1.IN44
Addr[19] => Add2.IN45
Addr[20] => Add0.IN44
Addr[20] => Add1.IN43
Addr[20] => Add2.IN44
Addr[21] => Add0.IN43
Addr[21] => Add1.IN42
Addr[21] => Add2.IN43
Addr[22] => Add0.IN42
Addr[22] => Add1.IN41
Addr[22] => Add2.IN42
Addr[23] => Add0.IN41
Addr[23] => Add1.IN40
Addr[23] => Add2.IN41
Addr[24] => Add0.IN40
Addr[24] => Add1.IN39
Addr[24] => Add2.IN40
Addr[25] => Add0.IN39
Addr[25] => Add1.IN38
Addr[25] => Add2.IN39
Addr[26] => Add0.IN38
Addr[26] => Add1.IN37
Addr[26] => Add2.IN38
Addr[27] => Add0.IN37
Addr[27] => Add1.IN36
Addr[27] => Add2.IN37
Addr[28] => Add0.IN36
Addr[28] => Add1.IN35
Addr[28] => Add2.IN36
Addr[29] => Add0.IN35
Addr[29] => Add1.IN34
Addr[29] => Add2.IN35
Addr[30] => Add0.IN34
Addr[30] => Add1.IN33
Addr[30] => Add2.IN34
Addr[31] => Add0.IN33
Addr[31] => Add1.IN32
Addr[31] => Add2.IN33
Inst[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
Inst[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
Inst[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
Inst[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
Inst[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
Inst[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
Inst[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
Inst[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
Inst[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
Inst[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
Inst[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
Inst[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
Inst[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
Inst[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
Inst[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
Inst[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
Inst[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Inst[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Inst[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Inst[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Inst[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Inst[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Inst[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Inst[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Inst[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Inst[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Inst[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Inst[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Inst[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Inst[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Inst[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Inst[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|IF_ID:IF_ID_Reg
clk => Inst_out[0]~reg0.CLK
clk => Inst_out[1]~reg0.CLK
clk => Inst_out[2]~reg0.CLK
clk => Inst_out[3]~reg0.CLK
clk => Inst_out[4]~reg0.CLK
clk => Inst_out[5]~reg0.CLK
clk => Inst_out[6]~reg0.CLK
clk => Inst_out[7]~reg0.CLK
clk => Inst_out[8]~reg0.CLK
clk => Inst_out[9]~reg0.CLK
clk => Inst_out[10]~reg0.CLK
clk => Inst_out[11]~reg0.CLK
clk => Inst_out[12]~reg0.CLK
clk => Inst_out[13]~reg0.CLK
clk => Inst_out[14]~reg0.CLK
clk => Inst_out[15]~reg0.CLK
clk => Inst_out[16]~reg0.CLK
clk => Inst_out[17]~reg0.CLK
clk => Inst_out[18]~reg0.CLK
clk => Inst_out[19]~reg0.CLK
clk => Inst_out[20]~reg0.CLK
clk => Inst_out[21]~reg0.CLK
clk => Inst_out[22]~reg0.CLK
clk => Inst_out[23]~reg0.CLK
clk => Inst_out[24]~reg0.CLK
clk => Inst_out[25]~reg0.CLK
clk => Inst_out[26]~reg0.CLK
clk => Inst_out[27]~reg0.CLK
clk => Inst_out[28]~reg0.CLK
clk => Inst_out[29]~reg0.CLK
clk => Inst_out[30]~reg0.CLK
clk => Inst_out[31]~reg0.CLK
clk => PCP4_out[0]~reg0.CLK
clk => PCP4_out[1]~reg0.CLK
clk => PCP4_out[2]~reg0.CLK
clk => PCP4_out[3]~reg0.CLK
clk => PCP4_out[4]~reg0.CLK
clk => PCP4_out[5]~reg0.CLK
clk => PCP4_out[6]~reg0.CLK
clk => PCP4_out[7]~reg0.CLK
clk => PCP4_out[8]~reg0.CLK
clk => PCP4_out[9]~reg0.CLK
clk => PCP4_out[10]~reg0.CLK
clk => PCP4_out[11]~reg0.CLK
clk => PCP4_out[12]~reg0.CLK
clk => PCP4_out[13]~reg0.CLK
clk => PCP4_out[14]~reg0.CLK
clk => PCP4_out[15]~reg0.CLK
clk => PCP4_out[16]~reg0.CLK
clk => PCP4_out[17]~reg0.CLK
clk => PCP4_out[18]~reg0.CLK
clk => PCP4_out[19]~reg0.CLK
clk => PCP4_out[20]~reg0.CLK
clk => PCP4_out[21]~reg0.CLK
clk => PCP4_out[22]~reg0.CLK
clk => PCP4_out[23]~reg0.CLK
clk => PCP4_out[24]~reg0.CLK
clk => PCP4_out[25]~reg0.CLK
clk => PCP4_out[26]~reg0.CLK
clk => PCP4_out[27]~reg0.CLK
clk => PCP4_out[28]~reg0.CLK
clk => PCP4_out[29]~reg0.CLK
clk => PCP4_out[30]~reg0.CLK
clk => PCP4_out[31]~reg0.CLK
Reset => PCP4_out.OUTPUTSELECT
Reset => PCP4_out.OUTPUTSELECT
Reset => PCP4_out.OUTPUTSELECT
Reset => PCP4_out.OUTPUTSELECT
Reset => PCP4_out.OUTPUTSELECT
Reset => PCP4_out.OUTPUTSELECT
Reset => PCP4_out.OUTPUTSELECT
Reset => PCP4_out.OUTPUTSELECT
Reset => PCP4_out.OUTPUTSELECT
Reset => PCP4_out.OUTPUTSELECT
Reset => PCP4_out.OUTPUTSELECT
Reset => PCP4_out.OUTPUTSELECT
Reset => PCP4_out.OUTPUTSELECT
Reset => PCP4_out.OUTPUTSELECT
Reset => PCP4_out.OUTPUTSELECT
Reset => PCP4_out.OUTPUTSELECT
Reset => PCP4_out.OUTPUTSELECT
Reset => PCP4_out.OUTPUTSELECT
Reset => PCP4_out.OUTPUTSELECT
Reset => PCP4_out.OUTPUTSELECT
Reset => PCP4_out.OUTPUTSELECT
Reset => PCP4_out.OUTPUTSELECT
Reset => PCP4_out.OUTPUTSELECT
Reset => PCP4_out.OUTPUTSELECT
Reset => PCP4_out.OUTPUTSELECT
Reset => PCP4_out.OUTPUTSELECT
Reset => PCP4_out.OUTPUTSELECT
Reset => PCP4_out.OUTPUTSELECT
Reset => PCP4_out.OUTPUTSELECT
Reset => PCP4_out.OUTPUTSELECT
Reset => PCP4_out.OUTPUTSELECT
Reset => PCP4_out.OUTPUTSELECT
Reset => Inst_out.OUTPUTSELECT
Reset => Inst_out.OUTPUTSELECT
Reset => Inst_out.OUTPUTSELECT
Reset => Inst_out.OUTPUTSELECT
Reset => Inst_out.OUTPUTSELECT
Reset => Inst_out.OUTPUTSELECT
Reset => Inst_out.OUTPUTSELECT
Reset => Inst_out.OUTPUTSELECT
Reset => Inst_out.OUTPUTSELECT
Reset => Inst_out.OUTPUTSELECT
Reset => Inst_out.OUTPUTSELECT
Reset => Inst_out.OUTPUTSELECT
Reset => Inst_out.OUTPUTSELECT
Reset => Inst_out.OUTPUTSELECT
Reset => Inst_out.OUTPUTSELECT
Reset => Inst_out.OUTPUTSELECT
Reset => Inst_out.OUTPUTSELECT
Reset => Inst_out.OUTPUTSELECT
Reset => Inst_out.OUTPUTSELECT
Reset => Inst_out.OUTPUTSELECT
Reset => Inst_out.OUTPUTSELECT
Reset => Inst_out.OUTPUTSELECT
Reset => Inst_out.OUTPUTSELECT
Reset => Inst_out.OUTPUTSELECT
Reset => Inst_out.OUTPUTSELECT
Reset => Inst_out.OUTPUTSELECT
Reset => Inst_out.OUTPUTSELECT
Reset => Inst_out.OUTPUTSELECT
Reset => Inst_out.OUTPUTSELECT
Reset => Inst_out.OUTPUTSELECT
Reset => Inst_out.OUTPUTSELECT
Reset => Inst_out.OUTPUTSELECT
Keep => PCP4_out.OUTPUTSELECT
Keep => PCP4_out.OUTPUTSELECT
Keep => PCP4_out.OUTPUTSELECT
Keep => PCP4_out.OUTPUTSELECT
Keep => PCP4_out.OUTPUTSELECT
Keep => PCP4_out.OUTPUTSELECT
Keep => PCP4_out.OUTPUTSELECT
Keep => PCP4_out.OUTPUTSELECT
Keep => PCP4_out.OUTPUTSELECT
Keep => PCP4_out.OUTPUTSELECT
Keep => PCP4_out.OUTPUTSELECT
Keep => PCP4_out.OUTPUTSELECT
Keep => PCP4_out.OUTPUTSELECT
Keep => PCP4_out.OUTPUTSELECT
Keep => PCP4_out.OUTPUTSELECT
Keep => PCP4_out.OUTPUTSELECT
Keep => PCP4_out.OUTPUTSELECT
Keep => PCP4_out.OUTPUTSELECT
Keep => PCP4_out.OUTPUTSELECT
Keep => PCP4_out.OUTPUTSELECT
Keep => PCP4_out.OUTPUTSELECT
Keep => PCP4_out.OUTPUTSELECT
Keep => PCP4_out.OUTPUTSELECT
Keep => PCP4_out.OUTPUTSELECT
Keep => PCP4_out.OUTPUTSELECT
Keep => PCP4_out.OUTPUTSELECT
Keep => PCP4_out.OUTPUTSELECT
Keep => PCP4_out.OUTPUTSELECT
Keep => PCP4_out.OUTPUTSELECT
Keep => PCP4_out.OUTPUTSELECT
Keep => PCP4_out.OUTPUTSELECT
Keep => PCP4_out.OUTPUTSELECT
Keep => Inst_out.OUTPUTSELECT
Keep => Inst_out.OUTPUTSELECT
Keep => Inst_out.OUTPUTSELECT
Keep => Inst_out.OUTPUTSELECT
Keep => Inst_out.OUTPUTSELECT
Keep => Inst_out.OUTPUTSELECT
Keep => Inst_out.OUTPUTSELECT
Keep => Inst_out.OUTPUTSELECT
Keep => Inst_out.OUTPUTSELECT
Keep => Inst_out.OUTPUTSELECT
Keep => Inst_out.OUTPUTSELECT
Keep => Inst_out.OUTPUTSELECT
Keep => Inst_out.OUTPUTSELECT
Keep => Inst_out.OUTPUTSELECT
Keep => Inst_out.OUTPUTSELECT
Keep => Inst_out.OUTPUTSELECT
Keep => Inst_out.OUTPUTSELECT
Keep => Inst_out.OUTPUTSELECT
Keep => Inst_out.OUTPUTSELECT
Keep => Inst_out.OUTPUTSELECT
Keep => Inst_out.OUTPUTSELECT
Keep => Inst_out.OUTPUTSELECT
Keep => Inst_out.OUTPUTSELECT
Keep => Inst_out.OUTPUTSELECT
Keep => Inst_out.OUTPUTSELECT
Keep => Inst_out.OUTPUTSELECT
Keep => Inst_out.OUTPUTSELECT
Keep => Inst_out.OUTPUTSELECT
Keep => Inst_out.OUTPUTSELECT
Keep => Inst_out.OUTPUTSELECT
Keep => Inst_out.OUTPUTSELECT
Keep => Inst_out.OUTPUTSELECT
PCP4_in[0] => PCP4_out.DATAA
PCP4_in[1] => PCP4_out.DATAA
PCP4_in[2] => PCP4_out.DATAA
PCP4_in[3] => PCP4_out.DATAA
PCP4_in[4] => PCP4_out.DATAA
PCP4_in[5] => PCP4_out.DATAA
PCP4_in[6] => PCP4_out.DATAA
PCP4_in[7] => PCP4_out.DATAA
PCP4_in[8] => PCP4_out.DATAA
PCP4_in[9] => PCP4_out.DATAA
PCP4_in[10] => PCP4_out.DATAA
PCP4_in[11] => PCP4_out.DATAA
PCP4_in[12] => PCP4_out.DATAA
PCP4_in[13] => PCP4_out.DATAA
PCP4_in[14] => PCP4_out.DATAA
PCP4_in[15] => PCP4_out.DATAA
PCP4_in[16] => PCP4_out.DATAA
PCP4_in[17] => PCP4_out.DATAA
PCP4_in[18] => PCP4_out.DATAA
PCP4_in[19] => PCP4_out.DATAA
PCP4_in[20] => PCP4_out.DATAA
PCP4_in[21] => PCP4_out.DATAA
PCP4_in[22] => PCP4_out.DATAA
PCP4_in[23] => PCP4_out.DATAA
PCP4_in[24] => PCP4_out.DATAA
PCP4_in[25] => PCP4_out.DATAA
PCP4_in[26] => PCP4_out.DATAA
PCP4_in[27] => PCP4_out.DATAA
PCP4_in[28] => PCP4_out.DATAA
PCP4_in[29] => PCP4_out.DATAA
PCP4_in[30] => PCP4_out.DATAA
PCP4_in[31] => PCP4_out.DATAA
Inst_in[0] => Inst_out.DATAA
Inst_in[1] => Inst_out.DATAA
Inst_in[2] => Inst_out.DATAA
Inst_in[3] => Inst_out.DATAA
Inst_in[4] => Inst_out.DATAA
Inst_in[5] => Inst_out.DATAA
Inst_in[6] => Inst_out.DATAA
Inst_in[7] => Inst_out.DATAA
Inst_in[8] => Inst_out.DATAA
Inst_in[9] => Inst_out.DATAA
Inst_in[10] => Inst_out.DATAA
Inst_in[11] => Inst_out.DATAA
Inst_in[12] => Inst_out.DATAA
Inst_in[13] => Inst_out.DATAA
Inst_in[14] => Inst_out.DATAA
Inst_in[15] => Inst_out.DATAA
Inst_in[16] => Inst_out.DATAA
Inst_in[17] => Inst_out.DATAA
Inst_in[18] => Inst_out.DATAA
Inst_in[19] => Inst_out.DATAA
Inst_in[20] => Inst_out.DATAA
Inst_in[21] => Inst_out.DATAA
Inst_in[22] => Inst_out.DATAA
Inst_in[23] => Inst_out.DATAA
Inst_in[24] => Inst_out.DATAA
Inst_in[25] => Inst_out.DATAA
Inst_in[26] => Inst_out.DATAA
Inst_in[27] => Inst_out.DATAA
Inst_in[28] => Inst_out.DATAA
Inst_in[29] => Inst_out.DATAA
Inst_in[30] => Inst_out.DATAA
Inst_in[31] => Inst_out.DATAA
PCP4_out[0] <= PCP4_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCP4_out[1] <= PCP4_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCP4_out[2] <= PCP4_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCP4_out[3] <= PCP4_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCP4_out[4] <= PCP4_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCP4_out[5] <= PCP4_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCP4_out[6] <= PCP4_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCP4_out[7] <= PCP4_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCP4_out[8] <= PCP4_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCP4_out[9] <= PCP4_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCP4_out[10] <= PCP4_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCP4_out[11] <= PCP4_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCP4_out[12] <= PCP4_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCP4_out[13] <= PCP4_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCP4_out[14] <= PCP4_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCP4_out[15] <= PCP4_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCP4_out[16] <= PCP4_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCP4_out[17] <= PCP4_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCP4_out[18] <= PCP4_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCP4_out[19] <= PCP4_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCP4_out[20] <= PCP4_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCP4_out[21] <= PCP4_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCP4_out[22] <= PCP4_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCP4_out[23] <= PCP4_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCP4_out[24] <= PCP4_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCP4_out[25] <= PCP4_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCP4_out[26] <= PCP4_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCP4_out[27] <= PCP4_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCP4_out[28] <= PCP4_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCP4_out[29] <= PCP4_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCP4_out[30] <= PCP4_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCP4_out[31] <= PCP4_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Inst_out[0] <= Inst_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Inst_out[1] <= Inst_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Inst_out[2] <= Inst_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Inst_out[3] <= Inst_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Inst_out[4] <= Inst_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Inst_out[5] <= Inst_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Inst_out[6] <= Inst_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Inst_out[7] <= Inst_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Inst_out[8] <= Inst_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Inst_out[9] <= Inst_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Inst_out[10] <= Inst_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Inst_out[11] <= Inst_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Inst_out[12] <= Inst_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Inst_out[13] <= Inst_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Inst_out[14] <= Inst_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Inst_out[15] <= Inst_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Inst_out[16] <= Inst_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Inst_out[17] <= Inst_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Inst_out[18] <= Inst_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Inst_out[19] <= Inst_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Inst_out[20] <= Inst_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Inst_out[21] <= Inst_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Inst_out[22] <= Inst_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Inst_out[23] <= Inst_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Inst_out[24] <= Inst_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Inst_out[25] <= Inst_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Inst_out[26] <= Inst_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Inst_out[27] <= Inst_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Inst_out[28] <= Inst_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Inst_out[29] <= Inst_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Inst_out[30] <= Inst_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Inst_out[31] <= Inst_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|Extender:extend
Ctr => always0.IN0
imm_16[0] => imm_32[0].DATAIN
imm_16[1] => imm_32[1].DATAIN
imm_16[2] => imm_32[2].DATAIN
imm_16[3] => imm_32[3].DATAIN
imm_16[4] => imm_32[4].DATAIN
imm_16[5] => imm_32[5].DATAIN
imm_16[6] => imm_32[6].DATAIN
imm_16[7] => imm_32[7].DATAIN
imm_16[8] => imm_32[8].DATAIN
imm_16[9] => imm_32[9].DATAIN
imm_16[10] => imm_32[10].DATAIN
imm_16[11] => imm_32[11].DATAIN
imm_16[12] => imm_32[12].DATAIN
imm_16[13] => imm_32[13].DATAIN
imm_16[14] => imm_32[14].DATAIN
imm_16[15] => always0.IN1
imm_16[15] => imm_32[15].DATAIN
imm_32[0] <= imm_16[0].DB_MAX_OUTPUT_PORT_TYPE
imm_32[1] <= imm_16[1].DB_MAX_OUTPUT_PORT_TYPE
imm_32[2] <= imm_16[2].DB_MAX_OUTPUT_PORT_TYPE
imm_32[3] <= imm_16[3].DB_MAX_OUTPUT_PORT_TYPE
imm_32[4] <= imm_16[4].DB_MAX_OUTPUT_PORT_TYPE
imm_32[5] <= imm_16[5].DB_MAX_OUTPUT_PORT_TYPE
imm_32[6] <= imm_16[6].DB_MAX_OUTPUT_PORT_TYPE
imm_32[7] <= imm_16[7].DB_MAX_OUTPUT_PORT_TYPE
imm_32[8] <= imm_16[8].DB_MAX_OUTPUT_PORT_TYPE
imm_32[9] <= imm_16[9].DB_MAX_OUTPUT_PORT_TYPE
imm_32[10] <= imm_16[10].DB_MAX_OUTPUT_PORT_TYPE
imm_32[11] <= imm_16[11].DB_MAX_OUTPUT_PORT_TYPE
imm_32[12] <= imm_16[12].DB_MAX_OUTPUT_PORT_TYPE
imm_32[13] <= imm_16[13].DB_MAX_OUTPUT_PORT_TYPE
imm_32[14] <= imm_16[14].DB_MAX_OUTPUT_PORT_TYPE
imm_32[15] <= imm_16[15].DB_MAX_OUTPUT_PORT_TYPE
imm_32[16] <= always0.DB_MAX_OUTPUT_PORT_TYPE
imm_32[17] <= always0.DB_MAX_OUTPUT_PORT_TYPE
imm_32[18] <= always0.DB_MAX_OUTPUT_PORT_TYPE
imm_32[19] <= always0.DB_MAX_OUTPUT_PORT_TYPE
imm_32[20] <= always0.DB_MAX_OUTPUT_PORT_TYPE
imm_32[21] <= always0.DB_MAX_OUTPUT_PORT_TYPE
imm_32[22] <= always0.DB_MAX_OUTPUT_PORT_TYPE
imm_32[23] <= always0.DB_MAX_OUTPUT_PORT_TYPE
imm_32[24] <= always0.DB_MAX_OUTPUT_PORT_TYPE
imm_32[25] <= always0.DB_MAX_OUTPUT_PORT_TYPE
imm_32[26] <= always0.DB_MAX_OUTPUT_PORT_TYPE
imm_32[27] <= always0.DB_MAX_OUTPUT_PORT_TYPE
imm_32[28] <= always0.DB_MAX_OUTPUT_PORT_TYPE
imm_32[29] <= always0.DB_MAX_OUTPUT_PORT_TYPE
imm_32[30] <= always0.DB_MAX_OUTPUT_PORT_TYPE
imm_32[31] <= always0.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|Register:register
clk => register.we_a.CLK
clk => register.be_a[31].CLK
clk => register.be_a[30].CLK
clk => register.be_a[29].CLK
clk => register.be_a[28].CLK
clk => register.be_a[27].CLK
clk => register.be_a[26].CLK
clk => register.be_a[25].CLK
clk => register.be_a[24].CLK
clk => register.be_a[23].CLK
clk => register.be_a[22].CLK
clk => register.be_a[21].CLK
clk => register.be_a[20].CLK
clk => register.be_a[19].CLK
clk => register.be_a[18].CLK
clk => register.be_a[17].CLK
clk => register.be_a[16].CLK
clk => register.be_a[15].CLK
clk => register.be_a[14].CLK
clk => register.be_a[13].CLK
clk => register.be_a[12].CLK
clk => register.be_a[11].CLK
clk => register.be_a[10].CLK
clk => register.be_a[9].CLK
clk => register.be_a[8].CLK
clk => register.be_a[7].CLK
clk => register.be_a[6].CLK
clk => register.be_a[5].CLK
clk => register.be_a[4].CLK
clk => register.be_a[3].CLK
clk => register.be_a[2].CLK
clk => register.be_a[1].CLK
clk => register.be_a[0].CLK
clk => register.waddr_a[4].CLK
clk => register.waddr_a[3].CLK
clk => register.waddr_a[2].CLK
clk => register.waddr_a[1].CLK
clk => register.waddr_a[0].CLK
clk => register.data_a[31].CLK
clk => register.data_a[30].CLK
clk => register.data_a[29].CLK
clk => register.data_a[28].CLK
clk => register.data_a[27].CLK
clk => register.data_a[26].CLK
clk => register.data_a[25].CLK
clk => register.data_a[24].CLK
clk => register.data_a[23].CLK
clk => register.data_a[22].CLK
clk => register.data_a[21].CLK
clk => register.data_a[20].CLK
clk => register.data_a[19].CLK
clk => register.data_a[18].CLK
clk => register.data_a[17].CLK
clk => register.data_a[16].CLK
clk => register.data_a[15].CLK
clk => register.data_a[14].CLK
clk => register.data_a[13].CLK
clk => register.data_a[12].CLK
clk => register.data_a[11].CLK
clk => register.data_a[10].CLK
clk => register.data_a[9].CLK
clk => register.data_a[8].CLK
clk => register.data_a[7].CLK
clk => register.data_a[6].CLK
clk => register.data_a[5].CLK
clk => register.data_a[4].CLK
clk => register.data_a[3].CLK
clk => register.data_a[2].CLK
clk => register.data_a[1].CLK
clk => register.data_a[0].CLK
clk => register.CLK0
Rs_addr[0] => register.RADDR
Rs_addr[1] => register.RADDR1
Rs_addr[2] => register.RADDR2
Rs_addr[3] => register.RADDR3
Rs_addr[4] => register.RADDR4
Rt_addr[0] => register.PORTBRADDR
Rt_addr[1] => register.PORTBRADDR1
Rt_addr[2] => register.PORTBRADDR2
Rt_addr[3] => register.PORTBRADDR3
Rt_addr[4] => register.PORTBRADDR4
Rd_addr[0] => register.waddr_a[0].DATAIN
Rd_addr[0] => Equal0.IN31
Rd_addr[0] => register.WADDR
Rd_addr[1] => register.waddr_a[1].DATAIN
Rd_addr[1] => Equal0.IN30
Rd_addr[1] => register.WADDR1
Rd_addr[2] => register.waddr_a[2].DATAIN
Rd_addr[2] => Equal0.IN29
Rd_addr[2] => register.WADDR2
Rd_addr[3] => register.waddr_a[3].DATAIN
Rd_addr[3] => Equal0.IN28
Rd_addr[3] => register.WADDR3
Rd_addr[4] => register.waddr_a[4].DATAIN
Rd_addr[4] => Equal0.IN27
Rd_addr[4] => register.WADDR4
Rd_in[0] => register.data_a[24].DATAIN
Rd_in[0] => register.DATAIN24
Rd_in[1] => register.data_a[25].DATAIN
Rd_in[1] => register.DATAIN25
Rd_in[2] => register.data_a[26].DATAIN
Rd_in[2] => register.DATAIN26
Rd_in[3] => register.data_a[27].DATAIN
Rd_in[3] => register.DATAIN27
Rd_in[4] => register.data_a[28].DATAIN
Rd_in[4] => register.DATAIN28
Rd_in[5] => register.data_a[29].DATAIN
Rd_in[5] => register.DATAIN29
Rd_in[6] => register.data_a[30].DATAIN
Rd_in[6] => register.DATAIN30
Rd_in[7] => register.data_a[31].DATAIN
Rd_in[7] => register.DATAIN31
Rd_in[8] => ~NO_FANOUT~
Rd_in[9] => ~NO_FANOUT~
Rd_in[10] => ~NO_FANOUT~
Rd_in[11] => ~NO_FANOUT~
Rd_in[12] => ~NO_FANOUT~
Rd_in[13] => ~NO_FANOUT~
Rd_in[14] => ~NO_FANOUT~
Rd_in[15] => ~NO_FANOUT~
Rd_in[16] => ~NO_FANOUT~
Rd_in[17] => ~NO_FANOUT~
Rd_in[18] => ~NO_FANOUT~
Rd_in[19] => ~NO_FANOUT~
Rd_in[20] => ~NO_FANOUT~
Rd_in[21] => ~NO_FANOUT~
Rd_in[22] => ~NO_FANOUT~
Rd_in[23] => ~NO_FANOUT~
Rd_in[24] => ~NO_FANOUT~
Rd_in[25] => ~NO_FANOUT~
Rd_in[26] => ~NO_FANOUT~
Rd_in[27] => ~NO_FANOUT~
Rd_in[28] => ~NO_FANOUT~
Rd_in[29] => ~NO_FANOUT~
Rd_in[30] => ~NO_FANOUT~
Rd_in[31] => ~NO_FANOUT~
Rd_Byte_w_en[0] => register.OUTPUTSELECT
Rd_Byte_w_en[0] => register.DATAB
Rd_Byte_w_en[1] => register.OUTPUTSELECT
Rd_Byte_w_en[1] => register.DATAB
Rd_Byte_w_en[2] => register.OUTPUTSELECT
Rd_Byte_w_en[2] => register.DATAB
Rd_Byte_w_en[3] => register.DATAA
Rd_Byte_w_en[3] => register.DATAB
Rs_out[0] <= register.DATAOUT
Rs_out[1] <= register.DATAOUT1
Rs_out[2] <= register.DATAOUT2
Rs_out[3] <= register.DATAOUT3
Rs_out[4] <= register.DATAOUT4
Rs_out[5] <= register.DATAOUT5
Rs_out[6] <= register.DATAOUT6
Rs_out[7] <= register.DATAOUT7
Rs_out[8] <= register.DATAOUT8
Rs_out[9] <= register.DATAOUT9
Rs_out[10] <= register.DATAOUT10
Rs_out[11] <= register.DATAOUT11
Rs_out[12] <= register.DATAOUT12
Rs_out[13] <= register.DATAOUT13
Rs_out[14] <= register.DATAOUT14
Rs_out[15] <= register.DATAOUT15
Rs_out[16] <= register.DATAOUT16
Rs_out[17] <= register.DATAOUT17
Rs_out[18] <= register.DATAOUT18
Rs_out[19] <= register.DATAOUT19
Rs_out[20] <= register.DATAOUT20
Rs_out[21] <= register.DATAOUT21
Rs_out[22] <= register.DATAOUT22
Rs_out[23] <= register.DATAOUT23
Rs_out[24] <= register.DATAOUT24
Rs_out[25] <= register.DATAOUT25
Rs_out[26] <= register.DATAOUT26
Rs_out[27] <= register.DATAOUT27
Rs_out[28] <= register.DATAOUT28
Rs_out[29] <= register.DATAOUT29
Rs_out[30] <= register.DATAOUT30
Rs_out[31] <= register.DATAOUT31
Rt_out[0] <= register.PORTBDATAOUT
Rt_out[1] <= register.PORTBDATAOUT1
Rt_out[2] <= register.PORTBDATAOUT2
Rt_out[3] <= register.PORTBDATAOUT3
Rt_out[4] <= register.PORTBDATAOUT4
Rt_out[5] <= register.PORTBDATAOUT5
Rt_out[6] <= register.PORTBDATAOUT6
Rt_out[7] <= register.PORTBDATAOUT7
Rt_out[8] <= register.PORTBDATAOUT8
Rt_out[9] <= register.PORTBDATAOUT9
Rt_out[10] <= register.PORTBDATAOUT10
Rt_out[11] <= register.PORTBDATAOUT11
Rt_out[12] <= register.PORTBDATAOUT12
Rt_out[13] <= register.PORTBDATAOUT13
Rt_out[14] <= register.PORTBDATAOUT14
Rt_out[15] <= register.PORTBDATAOUT15
Rt_out[16] <= register.PORTBDATAOUT16
Rt_out[17] <= register.PORTBDATAOUT17
Rt_out[18] <= register.PORTBDATAOUT18
Rt_out[19] <= register.PORTBDATAOUT19
Rt_out[20] <= register.PORTBDATAOUT20
Rt_out[21] <= register.PORTBDATAOUT21
Rt_out[22] <= register.PORTBDATAOUT22
Rt_out[23] <= register.PORTBDATAOUT23
Rt_out[24] <= register.PORTBDATAOUT24
Rt_out[25] <= register.PORTBDATAOUT25
Rt_out[26] <= register.PORTBDATAOUT26
Rt_out[27] <= register.PORTBDATAOUT27
Rt_out[28] <= register.PORTBDATAOUT28
Rt_out[29] <= register.PORTBDATAOUT29
Rt_out[30] <= register.PORTBDATAOUT30
Rt_out[31] <= register.PORTBDATAOUT31


|PipelineCPU|Controller:control
Op_code[0] => Decoder1.IN5
Op_code[1] => Decoder1.IN4
Op_code[2] => Decoder1.IN3
Op_code[3] => Decoder1.IN2
Op_code[4] => Decoder1.IN1
Op_code[5] => Decoder1.IN0
Funct[0] => Decoder0.IN5
Funct[0] => Equal0.IN11
Funct[0] => Equal1.IN11
Funct[1] => Decoder0.IN4
Funct[1] => Equal0.IN10
Funct[1] => Equal1.IN10
Funct[2] => Decoder0.IN3
Funct[2] => Equal0.IN9
Funct[2] => Equal1.IN9
Funct[3] => Decoder0.IN2
Funct[3] => Equal0.IN8
Funct[3] => Equal1.IN8
Funct[4] => Decoder0.IN1
Funct[4] => Equal0.IN7
Funct[4] => Equal1.IN7
Funct[5] => Decoder0.IN0
Funct[5] => Equal0.IN6
Funct[5] => Equal1.IN6
Shamt[0] => ~NO_FANOUT~
Shamt[1] => ~NO_FANOUT~
Shamt[2] => ~NO_FANOUT~
Shamt[3] => ~NO_FANOUT~
Shamt[4] => ~NO_FANOUT~
Rs[0] => ~NO_FANOUT~
Rs[1] => ~NO_FANOUT~
Rs[2] => ~NO_FANOUT~
Rs[3] => ~NO_FANOUT~
Rs[4] => ~NO_FANOUT~
Rt[0] => ~NO_FANOUT~
Rt[1] => ~NO_FANOUT~
Rt[2] => ~NO_FANOUT~
Rt[3] => ~NO_FANOUT~
Rt[4] => ~NO_FANOUT~
Ext_op <= Ext_op$latch.DB_MAX_OUTPUT_PORT_TYPE
RegDst <= RegDst$latch.DB_MAX_OUTPUT_PORT_TYPE
Shift_amountSrc <= Shift_amountSrc$latch.DB_MAX_OUTPUT_PORT_TYPE
Jump <= Jump$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_Shift_Sel <= ALU_Shift_Sel$latch.DB_MAX_OUTPUT_PORT_TYPE
RegDt0 <= RegDt0$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_op[0] <= ALU_op[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_op[1] <= ALU_op[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_op[2] <= ALU_op[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_op[3] <= ALU_op[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Shift_op[0] <= Shift_op[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Shift_op[1] <= <VCC>
ALUSrcB[0] <= ALUSrcB[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUSrcB[1] <= ALUSrcB[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
condition[0] <= condition[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
condition[1] <= condition[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
condition[2] <= <GND>
MemWr <= MemWr$latch.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg <= MemtoReg$latch.DB_MAX_OUTPUT_PORT_TYPE


|PipelineCPU|ID_Ex:ID_Ex_Reg
clk => Condition_out[0]~reg0.CLK
clk => Condition_out[1]~reg0.CLK
clk => Condition_out[2]~reg0.CLK
clk => ALUSrcB_out[0]~reg0.CLK
clk => ALUSrcB_out[1]~reg0.CLK
clk => ALUSrcB_out[2]~reg0.CLK
clk => Shift_op_out[0]~reg0.CLK
clk => Shift_op_out[1]~reg0.CLK
clk => ALU_op_out[0]~reg0.CLK
clk => ALU_op_out[1]~reg0.CLK
clk => ALU_op_out[2]~reg0.CLK
clk => ALU_op_out[3]~reg0.CLK
clk => RegDt0_out~reg0.CLK
clk => ALUShift_Sel_out~reg0.CLK
clk => Jump_out~reg0.CLK
clk => Shift_amountSrc_out~reg0.CLK
clk => RegDst_out~reg0.CLK
clk => offset_out[0]~reg0.CLK
clk => offset_out[1]~reg0.CLK
clk => offset_out[2]~reg0.CLK
clk => offset_out[3]~reg0.CLK
clk => offset_out[4]~reg0.CLK
clk => offset_out[5]~reg0.CLK
clk => offset_out[6]~reg0.CLK
clk => offset_out[7]~reg0.CLK
clk => offset_out[8]~reg0.CLK
clk => offset_out[9]~reg0.CLK
clk => offset_out[10]~reg0.CLK
clk => offset_out[11]~reg0.CLK
clk => offset_out[12]~reg0.CLK
clk => offset_out[13]~reg0.CLK
clk => offset_out[14]~reg0.CLK
clk => offset_out[15]~reg0.CLK
clk => offset_out[16]~reg0.CLK
clk => offset_out[17]~reg0.CLK
clk => offset_out[18]~reg0.CLK
clk => offset_out[19]~reg0.CLK
clk => offset_out[20]~reg0.CLK
clk => offset_out[21]~reg0.CLK
clk => offset_out[22]~reg0.CLK
clk => offset_out[23]~reg0.CLK
clk => offset_out[24]~reg0.CLK
clk => offset_out[25]~reg0.CLK
clk => offset_out[26]~reg0.CLK
clk => offset_out[27]~reg0.CLK
clk => offset_out[28]~reg0.CLK
clk => offset_out[29]~reg0.CLK
clk => offset_out[30]~reg0.CLK
clk => offset_out[31]~reg0.CLK
clk => Rd_out[0]~reg0.CLK
clk => Rd_out[1]~reg0.CLK
clk => Rd_out[2]~reg0.CLK
clk => Rd_out[3]~reg0.CLK
clk => Rd_out[4]~reg0.CLK
clk => Rt_out[0]~reg0.CLK
clk => Rt_out[1]~reg0.CLK
clk => Rt_out[2]~reg0.CLK
clk => Rt_out[3]~reg0.CLK
clk => Rt_out[4]~reg0.CLK
clk => Rs_out[0]~reg0.CLK
clk => Rs_out[1]~reg0.CLK
clk => Rs_out[2]~reg0.CLK
clk => Rs_out[3]~reg0.CLK
clk => Rs_out[4]~reg0.CLK
Rs_in[0] => Rs_out[0]~reg0.DATAIN
Rs_in[1] => Rs_out[1]~reg0.DATAIN
Rs_in[2] => Rs_out[2]~reg0.DATAIN
Rs_in[3] => Rs_out[3]~reg0.DATAIN
Rs_in[4] => Rs_out[4]~reg0.DATAIN
Rt_in[0] => Rt_out[0]~reg0.DATAIN
Rt_in[1] => Rt_out[1]~reg0.DATAIN
Rt_in[2] => Rt_out[2]~reg0.DATAIN
Rt_in[3] => Rt_out[3]~reg0.DATAIN
Rt_in[4] => Rt_out[4]~reg0.DATAIN
Rd_in[0] => Rd_out[0]~reg0.DATAIN
Rd_in[1] => Rd_out[1]~reg0.DATAIN
Rd_in[2] => Rd_out[2]~reg0.DATAIN
Rd_in[3] => Rd_out[3]~reg0.DATAIN
Rd_in[4] => Rd_out[4]~reg0.DATAIN
offset_in[0] => offset_out[0]~reg0.DATAIN
offset_in[1] => offset_out[1]~reg0.DATAIN
offset_in[2] => offset_out[2]~reg0.DATAIN
offset_in[3] => offset_out[3]~reg0.DATAIN
offset_in[4] => offset_out[4]~reg0.DATAIN
offset_in[5] => offset_out[5]~reg0.DATAIN
offset_in[6] => offset_out[6]~reg0.DATAIN
offset_in[7] => offset_out[7]~reg0.DATAIN
offset_in[8] => offset_out[8]~reg0.DATAIN
offset_in[9] => offset_out[9]~reg0.DATAIN
offset_in[10] => offset_out[10]~reg0.DATAIN
offset_in[11] => offset_out[11]~reg0.DATAIN
offset_in[12] => offset_out[12]~reg0.DATAIN
offset_in[13] => offset_out[13]~reg0.DATAIN
offset_in[14] => offset_out[14]~reg0.DATAIN
offset_in[15] => offset_out[15]~reg0.DATAIN
offset_in[16] => offset_out[16]~reg0.DATAIN
offset_in[17] => offset_out[17]~reg0.DATAIN
offset_in[18] => offset_out[18]~reg0.DATAIN
offset_in[19] => offset_out[19]~reg0.DATAIN
offset_in[20] => offset_out[20]~reg0.DATAIN
offset_in[21] => offset_out[21]~reg0.DATAIN
offset_in[22] => offset_out[22]~reg0.DATAIN
offset_in[23] => offset_out[23]~reg0.DATAIN
offset_in[24] => offset_out[24]~reg0.DATAIN
offset_in[25] => offset_out[25]~reg0.DATAIN
offset_in[26] => offset_out[26]~reg0.DATAIN
offset_in[27] => offset_out[27]~reg0.DATAIN
offset_in[28] => offset_out[28]~reg0.DATAIN
offset_in[29] => offset_out[29]~reg0.DATAIN
offset_in[30] => offset_out[30]~reg0.DATAIN
offset_in[31] => offset_out[31]~reg0.DATAIN
RegDst_in => RegDst_out~reg0.DATAIN
Shift_amountSrc_in => Shift_amountSrc_out~reg0.DATAIN
Jump_in => Jump_out~reg0.DATAIN
ALUShift_Sel_in => ALUShift_Sel_out~reg0.DATAIN
RegDt0_in => RegDt0_out~reg0.DATAIN
ALU_op_in[0] => ALU_op_out[0]~reg0.DATAIN
ALU_op_in[1] => ALU_op_out[1]~reg0.DATAIN
ALU_op_in[2] => ALU_op_out[2]~reg0.DATAIN
ALU_op_in[3] => ALU_op_out[3]~reg0.DATAIN
Shift_op_in[0] => Shift_op_out[0]~reg0.DATAIN
Shift_op_in[1] => Shift_op_out[1]~reg0.DATAIN
ALUSrcB_in[0] => ALUSrcB_out[0]~reg0.DATAIN
ALUSrcB_in[1] => ALUSrcB_out[1]~reg0.DATAIN
ALUSrcB_in[2] => ALUSrcB_out[2]~reg0.DATAIN
Condition_in[0] => Condition_out[0]~reg0.DATAIN
Condition_in[1] => Condition_out[1]~reg0.DATAIN
Condition_in[2] => Condition_out[2]~reg0.DATAIN
Rs_out[0] <= Rs_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rs_out[1] <= Rs_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rs_out[2] <= Rs_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rs_out[3] <= Rs_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rs_out[4] <= Rs_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rt_out[0] <= Rt_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rt_out[1] <= Rt_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rt_out[2] <= Rt_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rt_out[3] <= Rt_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rt_out[4] <= Rt_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rd_out[0] <= Rd_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rd_out[1] <= Rd_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rd_out[2] <= Rd_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rd_out[3] <= Rd_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rd_out[4] <= Rd_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_out[0] <= offset_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_out[1] <= offset_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_out[2] <= offset_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_out[3] <= offset_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_out[4] <= offset_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_out[5] <= offset_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_out[6] <= offset_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_out[7] <= offset_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_out[8] <= offset_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_out[9] <= offset_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_out[10] <= offset_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_out[11] <= offset_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_out[12] <= offset_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_out[13] <= offset_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_out[14] <= offset_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_out[15] <= offset_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_out[16] <= offset_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_out[17] <= offset_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_out[18] <= offset_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_out[19] <= offset_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_out[20] <= offset_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_out[21] <= offset_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_out[22] <= offset_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_out[23] <= offset_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_out[24] <= offset_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_out[25] <= offset_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_out[26] <= offset_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_out[27] <= offset_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_out[28] <= offset_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_out[29] <= offset_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_out[30] <= offset_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset_out[31] <= offset_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegDst_out <= RegDst_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
Shift_amountSrc_out <= Shift_amountSrc_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
Jump_out <= Jump_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUShift_Sel_out <= ALUShift_Sel_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegDt0_out <= RegDt0_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_op_out[0] <= ALU_op_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_op_out[1] <= ALU_op_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_op_out[2] <= ALU_op_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_op_out[3] <= ALU_op_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Shift_op_out[0] <= Shift_op_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Shift_op_out[1] <= Shift_op_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUSrcB_out[0] <= ALUSrcB_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUSrcB_out[1] <= ALUSrcB_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUSrcB_out[2] <= ALUSrcB_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Condition_out[0] <= Condition_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Condition_out[1] <= Condition_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Condition_out[2] <= Condition_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


