// Seed: 4266659392
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    module_0,
    id_5,
    id_6
);
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  for (id_8 = id_2; ~id_8 - 1; id_8 = id_2) begin : LABEL_0
    assign id_3 = {id_6} ? 1 : ~id_4;
  end
  wire id_9 = id_9;
  wire id_10, id_11;
  wire id_12;
  wire id_13;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(negedge id_12) begin : LABEL_0
    id_1 <= 1 - id_2;
  end
  assign id_14 = id_12;
  module_0 modCall_1 (
      id_2,
      id_19,
      id_6,
      id_9,
      id_10,
      id_3,
      id_4
  );
endmodule
