// Seed: 2673200003
module module_0 (
    input wire id_0,
    output supply1 id_1,
    input tri id_2,
    output supply1 id_3,
    input tri0 id_4,
    input wire id_5,
    input wand id_6,
    input supply0 id_7,
    input tri id_8,
    input wire id_9,
    input wire id_10,
    output wor id_11,
    input tri1 id_12,
    input uwire id_13,
    input tri id_14,
    output wand id_15
);
  logic [-1 : "" |  (  1  -  1 'b0 )] id_17;
endmodule
module module_1 (
    input supply0 id_0,
    output wor id_1,
    input tri id_2,
    output tri0 id_3,
    output wand id_4,
    input tri id_5,
    inout wire id_6,
    output tri id_7,
    output logic id_8,
    input tri0 id_9,
    input tri id_10,
    input tri0 id_11,
    input tri id_12,
    input wor id_13
    , id_18,
    input wand id_14,
    output tri1 id_15,
    input supply1 id_16
);
  always @(posedge id_0) id_8 = 1'b0;
  logic id_19;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_6,
      id_4,
      id_0,
      id_6,
      id_10,
      id_9,
      id_2,
      id_2,
      id_14,
      id_15,
      id_13,
      id_6,
      id_11,
      id_1
  );
  assign id_8 = 1;
endmodule
