# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ric_seq.srcs/sources_1/new/ric_seq.vhd" \
"../../../../ric_seq.srcs/sim_1/new/ric_seq_TB.vhd" \

# Do not sort compile order
nosort
