{
  "deps": [
    {
       "name": "and",
       "label": "",
       "connectors": {
          "input": [ { "id": "a", "label": "" },
                     { "id": "b", "label": "" } ],
          "output": [ { "id": "out", "label": "" } ]
       },
       "code": {
          "type": "verilog",
          "data" : "assign out = a & b;"
       }
    }
  ],
  "project":
  {
     "name": "and_wraper",
     "label": "AND",
     "connectors": {
        "input": [ { "id": "x", "label": "" },
                   { "id": "y", "label": "" } ],
        "output": [ { "id": "o", "label": "" } ]
     },
     "code": {
        "type": "graph",
        "data" : {
          "nodes": [
             { "id": "x", "type": "input", "x": 0, "y": 5 },
             { "id": "y", "type": "input", "x": 0, "y": 25 },
             { "id": "a", "type": "and", "x": 10, "y": 10 },
             { "id": "o", "type": "output", "x": 30, "y": 20 }
          ],
          "connections": [
            {
              "source": { "nodeId": "x", "connectorId": "out" },
              "target": { "nodeId": "a", "connectorId": "a" }
            },
            {
              "source": { "nodeId": "y", "connectorId": "out" },
              "target": { "nodeId": "a", "connectorId": "b" }
            },
            {
              "source": { "nodeId": "a", "connectorId": "out" },
              "target": { "nodeId": "o", "connectorId": "in" }
            }
          ]
        }
     }
  }
}
