# systemverilog-parity-checker
3-input odd parity checker using gate-level, dataflow, and behavioral modeling with automated SystemVerilog testbench.
